
quadcopter_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099d8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  08009ba8  08009ba8  00019ba8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009d7c  08009d7c  00019d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009d84  08009d84  00019d84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08009d88  08009d88  00019d88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000008c  20000000  08009d8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001dbc  2000008c  08009e18  0002008c  2**2
                  ALLOC
  8 ._user_heap_stack 00000080  20001e48  08009e18  00021e48  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00010544  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000029c8  00000000  00000000  000305f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ef0  00000000  00000000  00032fc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d78  00000000  00000000  00033eb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006eeb  00000000  00000000  00034c30  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004a4e  00000000  00000000  0003bb1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00040569  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000446c  00000000  00000000  000405e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000008c 	.word	0x2000008c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009b90 	.word	0x08009b90

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000090 	.word	0x20000090
 800020c:	08009b90 	.word	0x08009b90

08000210 <__aeabi_drsub>:
 8000210:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000214:	e002      	b.n	800021c <__adddf3>
 8000216:	bf00      	nop

08000218 <__aeabi_dsub>:
 8000218:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800021c <__adddf3>:
 800021c:	b530      	push	{r4, r5, lr}
 800021e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000222:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000226:	ea94 0f05 	teq	r4, r5
 800022a:	bf08      	it	eq
 800022c:	ea90 0f02 	teqeq	r0, r2
 8000230:	bf1f      	itttt	ne
 8000232:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000236:	ea55 0c02 	orrsne.w	ip, r5, r2
 800023a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800023e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000242:	f000 80e2 	beq.w	800040a <__adddf3+0x1ee>
 8000246:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800024a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800024e:	bfb8      	it	lt
 8000250:	426d      	neglt	r5, r5
 8000252:	dd0c      	ble.n	800026e <__adddf3+0x52>
 8000254:	442c      	add	r4, r5
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	ea82 0000 	eor.w	r0, r2, r0
 8000262:	ea83 0101 	eor.w	r1, r3, r1
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	2d36      	cmp	r5, #54	; 0x36
 8000270:	bf88      	it	hi
 8000272:	bd30      	pophi	{r4, r5, pc}
 8000274:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000278:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800027c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000280:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x70>
 8000286:	4240      	negs	r0, r0
 8000288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800028c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000290:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000294:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x84>
 800029a:	4252      	negs	r2, r2
 800029c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a0:	ea94 0f05 	teq	r4, r5
 80002a4:	f000 80a7 	beq.w	80003f6 <__adddf3+0x1da>
 80002a8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b0:	db0d      	blt.n	80002ce <__adddf3+0xb2>
 80002b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002b6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ba:	1880      	adds	r0, r0, r2
 80002bc:	f141 0100 	adc.w	r1, r1, #0
 80002c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002c4:	1880      	adds	r0, r0, r2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	4159      	adcs	r1, r3
 80002cc:	e00e      	b.n	80002ec <__adddf3+0xd0>
 80002ce:	f1a5 0520 	sub.w	r5, r5, #32
 80002d2:	f10e 0e20 	add.w	lr, lr, #32
 80002d6:	2a01      	cmp	r2, #1
 80002d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002dc:	bf28      	it	cs
 80002de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002e2:	fa43 f305 	asr.w	r3, r3, r5
 80002e6:	18c0      	adds	r0, r0, r3
 80002e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f0:	d507      	bpl.n	8000302 <__adddf3+0xe6>
 80002f2:	f04f 0e00 	mov.w	lr, #0
 80002f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000302:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000306:	d31b      	bcc.n	8000340 <__adddf3+0x124>
 8000308:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800030c:	d30c      	bcc.n	8000328 <__adddf3+0x10c>
 800030e:	0849      	lsrs	r1, r1, #1
 8000310:	ea5f 0030 	movs.w	r0, r0, rrx
 8000314:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000318:	f104 0401 	add.w	r4, r4, #1
 800031c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000320:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000324:	f080 809a 	bcs.w	800045c <__adddf3+0x240>
 8000328:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800032c:	bf08      	it	eq
 800032e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000332:	f150 0000 	adcs.w	r0, r0, #0
 8000336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800033a:	ea41 0105 	orr.w	r1, r1, r5
 800033e:	bd30      	pop	{r4, r5, pc}
 8000340:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000344:	4140      	adcs	r0, r0
 8000346:	eb41 0101 	adc.w	r1, r1, r1
 800034a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800034e:	f1a4 0401 	sub.w	r4, r4, #1
 8000352:	d1e9      	bne.n	8000328 <__adddf3+0x10c>
 8000354:	f091 0f00 	teq	r1, #0
 8000358:	bf04      	itt	eq
 800035a:	4601      	moveq	r1, r0
 800035c:	2000      	moveq	r0, #0
 800035e:	fab1 f381 	clz	r3, r1
 8000362:	bf08      	it	eq
 8000364:	3320      	addeq	r3, #32
 8000366:	f1a3 030b 	sub.w	r3, r3, #11
 800036a:	f1b3 0220 	subs.w	r2, r3, #32
 800036e:	da0c      	bge.n	800038a <__adddf3+0x16e>
 8000370:	320c      	adds	r2, #12
 8000372:	dd08      	ble.n	8000386 <__adddf3+0x16a>
 8000374:	f102 0c14 	add.w	ip, r2, #20
 8000378:	f1c2 020c 	rsb	r2, r2, #12
 800037c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000380:	fa21 f102 	lsr.w	r1, r1, r2
 8000384:	e00c      	b.n	80003a0 <__adddf3+0x184>
 8000386:	f102 0214 	add.w	r2, r2, #20
 800038a:	bfd8      	it	le
 800038c:	f1c2 0c20 	rsble	ip, r2, #32
 8000390:	fa01 f102 	lsl.w	r1, r1, r2
 8000394:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000398:	bfdc      	itt	le
 800039a:	ea41 010c 	orrle.w	r1, r1, ip
 800039e:	4090      	lslle	r0, r2
 80003a0:	1ae4      	subs	r4, r4, r3
 80003a2:	bfa2      	ittt	ge
 80003a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a8:	4329      	orrge	r1, r5
 80003aa:	bd30      	popge	{r4, r5, pc}
 80003ac:	ea6f 0404 	mvn.w	r4, r4
 80003b0:	3c1f      	subs	r4, #31
 80003b2:	da1c      	bge.n	80003ee <__adddf3+0x1d2>
 80003b4:	340c      	adds	r4, #12
 80003b6:	dc0e      	bgt.n	80003d6 <__adddf3+0x1ba>
 80003b8:	f104 0414 	add.w	r4, r4, #20
 80003bc:	f1c4 0220 	rsb	r2, r4, #32
 80003c0:	fa20 f004 	lsr.w	r0, r0, r4
 80003c4:	fa01 f302 	lsl.w	r3, r1, r2
 80003c8:	ea40 0003 	orr.w	r0, r0, r3
 80003cc:	fa21 f304 	lsr.w	r3, r1, r4
 80003d0:	ea45 0103 	orr.w	r1, r5, r3
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f1c4 040c 	rsb	r4, r4, #12
 80003da:	f1c4 0220 	rsb	r2, r4, #32
 80003de:	fa20 f002 	lsr.w	r0, r0, r2
 80003e2:	fa01 f304 	lsl.w	r3, r1, r4
 80003e6:	ea40 0003 	orr.w	r0, r0, r3
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	fa21 f004 	lsr.w	r0, r1, r4
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f094 0f00 	teq	r4, #0
 80003fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003fe:	bf06      	itte	eq
 8000400:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000404:	3401      	addeq	r4, #1
 8000406:	3d01      	subne	r5, #1
 8000408:	e74e      	b.n	80002a8 <__adddf3+0x8c>
 800040a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800040e:	bf18      	it	ne
 8000410:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000414:	d029      	beq.n	800046a <__adddf3+0x24e>
 8000416:	ea94 0f05 	teq	r4, r5
 800041a:	bf08      	it	eq
 800041c:	ea90 0f02 	teqeq	r0, r2
 8000420:	d005      	beq.n	800042e <__adddf3+0x212>
 8000422:	ea54 0c00 	orrs.w	ip, r4, r0
 8000426:	bf04      	itt	eq
 8000428:	4619      	moveq	r1, r3
 800042a:	4610      	moveq	r0, r2
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea91 0f03 	teq	r1, r3
 8000432:	bf1e      	ittt	ne
 8000434:	2100      	movne	r1, #0
 8000436:	2000      	movne	r0, #0
 8000438:	bd30      	popne	{r4, r5, pc}
 800043a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800043e:	d105      	bne.n	800044c <__adddf3+0x230>
 8000440:	0040      	lsls	r0, r0, #1
 8000442:	4149      	adcs	r1, r1
 8000444:	bf28      	it	cs
 8000446:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800044a:	bd30      	pop	{r4, r5, pc}
 800044c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000450:	bf3c      	itt	cc
 8000452:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000456:	bd30      	popcc	{r4, r5, pc}
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf1a      	itte	ne
 8000470:	4619      	movne	r1, r3
 8000472:	4610      	movne	r0, r2
 8000474:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000478:	bf1c      	itt	ne
 800047a:	460b      	movne	r3, r1
 800047c:	4602      	movne	r2, r0
 800047e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000482:	bf06      	itte	eq
 8000484:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000488:	ea91 0f03 	teqeq	r1, r3
 800048c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	bf00      	nop

08000494 <__aeabi_ui2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f04f 0500 	mov.w	r5, #0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e750      	b.n	8000354 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_i2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004cc:	bf48      	it	mi
 80004ce:	4240      	negmi	r0, r0
 80004d0:	f04f 0100 	mov.w	r1, #0
 80004d4:	e73e      	b.n	8000354 <__adddf3+0x138>
 80004d6:	bf00      	nop

080004d8 <__aeabi_f2d>:
 80004d8:	0042      	lsls	r2, r0, #1
 80004da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004de:	ea4f 0131 	mov.w	r1, r1, rrx
 80004e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004e6:	bf1f      	itttt	ne
 80004e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004f4:	4770      	bxne	lr
 80004f6:	f092 0f00 	teq	r2, #0
 80004fa:	bf14      	ite	ne
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e720      	b.n	8000354 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aedc 	beq.w	8000302 <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6c1      	b.n	8000302 <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpun>:
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__aeabi_dcmpun+0x10>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d10a      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x20>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0001 	mov.w	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_d2iz>:
 8000ae0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ae8:	d215      	bcs.n	8000b16 <__aeabi_d2iz+0x36>
 8000aea:	d511      	bpl.n	8000b10 <__aeabi_d2iz+0x30>
 8000aec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000af0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af4:	d912      	bls.n	8000b1c <__aeabi_d2iz+0x3c>
 8000af6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000afa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000afe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b02:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b06:	fa23 f002 	lsr.w	r0, r3, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	4240      	negne	r0, r0
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1a:	d105      	bne.n	8000b28 <__aeabi_d2iz+0x48>
 8000b1c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b20:	bf08      	it	eq
 8000b22:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop

08000b30 <__aeabi_d2uiz>:
 8000b30:	004a      	lsls	r2, r1, #1
 8000b32:	d211      	bcs.n	8000b58 <__aeabi_d2uiz+0x28>
 8000b34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b38:	d211      	bcs.n	8000b5e <__aeabi_d2uiz+0x2e>
 8000b3a:	d50d      	bpl.n	8000b58 <__aeabi_d2uiz+0x28>
 8000b3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b44:	d40e      	bmi.n	8000b64 <__aeabi_d2uiz+0x34>
 8000b46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_d2uiz+0x3a>
 8000b64:	f04f 30ff 	mov.w	r0, #4294967295
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0000 	mov.w	r0, #0
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_d2f>:
 8000b70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b74:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b78:	bf24      	itt	cs
 8000b7a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b7e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b82:	d90d      	bls.n	8000ba0 <__aeabi_d2f+0x30>
 8000b84:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b88:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b8c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b90:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b94:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b98:	bf08      	it	eq
 8000b9a:	f020 0001 	biceq.w	r0, r0, #1
 8000b9e:	4770      	bx	lr
 8000ba0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ba4:	d121      	bne.n	8000bea <__aeabi_d2f+0x7a>
 8000ba6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000baa:	bfbc      	itt	lt
 8000bac:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	4770      	bxlt	lr
 8000bb2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bb6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bba:	f1c2 0218 	rsb	r2, r2, #24
 8000bbe:	f1c2 0c20 	rsb	ip, r2, #32
 8000bc2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bca:	bf18      	it	ne
 8000bcc:	f040 0001 	orrne.w	r0, r0, #1
 8000bd0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bdc:	ea40 000c 	orr.w	r0, r0, ip
 8000be0:	fa23 f302 	lsr.w	r3, r3, r2
 8000be4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be8:	e7cc      	b.n	8000b84 <__aeabi_d2f+0x14>
 8000bea:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bee:	d107      	bne.n	8000c00 <__aeabi_d2f+0x90>
 8000bf0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf4:	bf1e      	ittt	ne
 8000bf6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bfa:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bfe:	4770      	bxne	lr
 8000c00:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c04:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop

08000c10 <__aeabi_frsub>:
 8000c10:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c14:	e002      	b.n	8000c1c <__addsf3>
 8000c16:	bf00      	nop

08000c18 <__aeabi_fsub>:
 8000c18:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c1c <__addsf3>:
 8000c1c:	0042      	lsls	r2, r0, #1
 8000c1e:	bf1f      	itttt	ne
 8000c20:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c24:	ea92 0f03 	teqne	r2, r3
 8000c28:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c2c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c30:	d06a      	beq.n	8000d08 <__addsf3+0xec>
 8000c32:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c36:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c3a:	bfc1      	itttt	gt
 8000c3c:	18d2      	addgt	r2, r2, r3
 8000c3e:	4041      	eorgt	r1, r0
 8000c40:	4048      	eorgt	r0, r1
 8000c42:	4041      	eorgt	r1, r0
 8000c44:	bfb8      	it	lt
 8000c46:	425b      	neglt	r3, r3
 8000c48:	2b19      	cmp	r3, #25
 8000c4a:	bf88      	it	hi
 8000c4c:	4770      	bxhi	lr
 8000c4e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c52:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c56:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c5a:	bf18      	it	ne
 8000c5c:	4240      	negne	r0, r0
 8000c5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c62:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c66:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c6a:	bf18      	it	ne
 8000c6c:	4249      	negne	r1, r1
 8000c6e:	ea92 0f03 	teq	r2, r3
 8000c72:	d03f      	beq.n	8000cf4 <__addsf3+0xd8>
 8000c74:	f1a2 0201 	sub.w	r2, r2, #1
 8000c78:	fa41 fc03 	asr.w	ip, r1, r3
 8000c7c:	eb10 000c 	adds.w	r0, r0, ip
 8000c80:	f1c3 0320 	rsb	r3, r3, #32
 8000c84:	fa01 f103 	lsl.w	r1, r1, r3
 8000c88:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c8c:	d502      	bpl.n	8000c94 <__addsf3+0x78>
 8000c8e:	4249      	negs	r1, r1
 8000c90:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c94:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c98:	d313      	bcc.n	8000cc2 <__addsf3+0xa6>
 8000c9a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c9e:	d306      	bcc.n	8000cae <__addsf3+0x92>
 8000ca0:	0840      	lsrs	r0, r0, #1
 8000ca2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ca6:	f102 0201 	add.w	r2, r2, #1
 8000caa:	2afe      	cmp	r2, #254	; 0xfe
 8000cac:	d251      	bcs.n	8000d52 <__addsf3+0x136>
 8000cae:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cb2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cb6:	bf08      	it	eq
 8000cb8:	f020 0001 	biceq.w	r0, r0, #1
 8000cbc:	ea40 0003 	orr.w	r0, r0, r3
 8000cc0:	4770      	bx	lr
 8000cc2:	0049      	lsls	r1, r1, #1
 8000cc4:	eb40 0000 	adc.w	r0, r0, r0
 8000cc8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000ccc:	f1a2 0201 	sub.w	r2, r2, #1
 8000cd0:	d1ed      	bne.n	8000cae <__addsf3+0x92>
 8000cd2:	fab0 fc80 	clz	ip, r0
 8000cd6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cda:	ebb2 020c 	subs.w	r2, r2, ip
 8000cde:	fa00 f00c 	lsl.w	r0, r0, ip
 8000ce2:	bfaa      	itet	ge
 8000ce4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ce8:	4252      	neglt	r2, r2
 8000cea:	4318      	orrge	r0, r3
 8000cec:	bfbc      	itt	lt
 8000cee:	40d0      	lsrlt	r0, r2
 8000cf0:	4318      	orrlt	r0, r3
 8000cf2:	4770      	bx	lr
 8000cf4:	f092 0f00 	teq	r2, #0
 8000cf8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cfc:	bf06      	itte	eq
 8000cfe:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d02:	3201      	addeq	r2, #1
 8000d04:	3b01      	subne	r3, #1
 8000d06:	e7b5      	b.n	8000c74 <__addsf3+0x58>
 8000d08:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d0c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d10:	bf18      	it	ne
 8000d12:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d16:	d021      	beq.n	8000d5c <__addsf3+0x140>
 8000d18:	ea92 0f03 	teq	r2, r3
 8000d1c:	d004      	beq.n	8000d28 <__addsf3+0x10c>
 8000d1e:	f092 0f00 	teq	r2, #0
 8000d22:	bf08      	it	eq
 8000d24:	4608      	moveq	r0, r1
 8000d26:	4770      	bx	lr
 8000d28:	ea90 0f01 	teq	r0, r1
 8000d2c:	bf1c      	itt	ne
 8000d2e:	2000      	movne	r0, #0
 8000d30:	4770      	bxne	lr
 8000d32:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d36:	d104      	bne.n	8000d42 <__addsf3+0x126>
 8000d38:	0040      	lsls	r0, r0, #1
 8000d3a:	bf28      	it	cs
 8000d3c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d40:	4770      	bx	lr
 8000d42:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d46:	bf3c      	itt	cc
 8000d48:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d4c:	4770      	bxcc	lr
 8000d4e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d52:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d56:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d5a:	4770      	bx	lr
 8000d5c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d60:	bf16      	itet	ne
 8000d62:	4608      	movne	r0, r1
 8000d64:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d68:	4601      	movne	r1, r0
 8000d6a:	0242      	lsls	r2, r0, #9
 8000d6c:	bf06      	itte	eq
 8000d6e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d72:	ea90 0f01 	teqeq	r0, r1
 8000d76:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d7a:	4770      	bx	lr

08000d7c <__aeabi_ui2f>:
 8000d7c:	f04f 0300 	mov.w	r3, #0
 8000d80:	e004      	b.n	8000d8c <__aeabi_i2f+0x8>
 8000d82:	bf00      	nop

08000d84 <__aeabi_i2f>:
 8000d84:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d88:	bf48      	it	mi
 8000d8a:	4240      	negmi	r0, r0
 8000d8c:	ea5f 0c00 	movs.w	ip, r0
 8000d90:	bf08      	it	eq
 8000d92:	4770      	bxeq	lr
 8000d94:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d98:	4601      	mov	r1, r0
 8000d9a:	f04f 0000 	mov.w	r0, #0
 8000d9e:	e01c      	b.n	8000dda <__aeabi_l2f+0x2a>

08000da0 <__aeabi_ul2f>:
 8000da0:	ea50 0201 	orrs.w	r2, r0, r1
 8000da4:	bf08      	it	eq
 8000da6:	4770      	bxeq	lr
 8000da8:	f04f 0300 	mov.w	r3, #0
 8000dac:	e00a      	b.n	8000dc4 <__aeabi_l2f+0x14>
 8000dae:	bf00      	nop

08000db0 <__aeabi_l2f>:
 8000db0:	ea50 0201 	orrs.w	r2, r0, r1
 8000db4:	bf08      	it	eq
 8000db6:	4770      	bxeq	lr
 8000db8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dbc:	d502      	bpl.n	8000dc4 <__aeabi_l2f+0x14>
 8000dbe:	4240      	negs	r0, r0
 8000dc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc4:	ea5f 0c01 	movs.w	ip, r1
 8000dc8:	bf02      	ittt	eq
 8000dca:	4684      	moveq	ip, r0
 8000dcc:	4601      	moveq	r1, r0
 8000dce:	2000      	moveq	r0, #0
 8000dd0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000dd4:	bf08      	it	eq
 8000dd6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000dda:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dde:	fabc f28c 	clz	r2, ip
 8000de2:	3a08      	subs	r2, #8
 8000de4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000de8:	db10      	blt.n	8000e0c <__aeabi_l2f+0x5c>
 8000dea:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dee:	4463      	add	r3, ip
 8000df0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df4:	f1c2 0220 	rsb	r2, r2, #32
 8000df8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dfc:	fa20 f202 	lsr.w	r2, r0, r2
 8000e00:	eb43 0002 	adc.w	r0, r3, r2
 8000e04:	bf08      	it	eq
 8000e06:	f020 0001 	biceq.w	r0, r0, #1
 8000e0a:	4770      	bx	lr
 8000e0c:	f102 0220 	add.w	r2, r2, #32
 8000e10:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e14:	f1c2 0220 	rsb	r2, r2, #32
 8000e18:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e1c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e20:	eb43 0002 	adc.w	r0, r3, r2
 8000e24:	bf08      	it	eq
 8000e26:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e2a:	4770      	bx	lr

08000e2c <__aeabi_fmul>:
 8000e2c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e30:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e34:	bf1e      	ittt	ne
 8000e36:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e3a:	ea92 0f0c 	teqne	r2, ip
 8000e3e:	ea93 0f0c 	teqne	r3, ip
 8000e42:	d06f      	beq.n	8000f24 <__aeabi_fmul+0xf8>
 8000e44:	441a      	add	r2, r3
 8000e46:	ea80 0c01 	eor.w	ip, r0, r1
 8000e4a:	0240      	lsls	r0, r0, #9
 8000e4c:	bf18      	it	ne
 8000e4e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e52:	d01e      	beq.n	8000e92 <__aeabi_fmul+0x66>
 8000e54:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e58:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e5c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e60:	fba0 3101 	umull	r3, r1, r0, r1
 8000e64:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e68:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e6c:	bf3e      	ittt	cc
 8000e6e:	0049      	lslcc	r1, r1, #1
 8000e70:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e74:	005b      	lslcc	r3, r3, #1
 8000e76:	ea40 0001 	orr.w	r0, r0, r1
 8000e7a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e7e:	2afd      	cmp	r2, #253	; 0xfd
 8000e80:	d81d      	bhi.n	8000ebe <__aeabi_fmul+0x92>
 8000e82:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e86:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e8a:	bf08      	it	eq
 8000e8c:	f020 0001 	biceq.w	r0, r0, #1
 8000e90:	4770      	bx	lr
 8000e92:	f090 0f00 	teq	r0, #0
 8000e96:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e9a:	bf08      	it	eq
 8000e9c:	0249      	lsleq	r1, r1, #9
 8000e9e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ea2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ea6:	3a7f      	subs	r2, #127	; 0x7f
 8000ea8:	bfc2      	ittt	gt
 8000eaa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eae:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb2:	4770      	bxgt	lr
 8000eb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000eb8:	f04f 0300 	mov.w	r3, #0
 8000ebc:	3a01      	subs	r2, #1
 8000ebe:	dc5d      	bgt.n	8000f7c <__aeabi_fmul+0x150>
 8000ec0:	f112 0f19 	cmn.w	r2, #25
 8000ec4:	bfdc      	itt	le
 8000ec6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000eca:	4770      	bxle	lr
 8000ecc:	f1c2 0200 	rsb	r2, r2, #0
 8000ed0:	0041      	lsls	r1, r0, #1
 8000ed2:	fa21 f102 	lsr.w	r1, r1, r2
 8000ed6:	f1c2 0220 	rsb	r2, r2, #32
 8000eda:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ede:	ea5f 0031 	movs.w	r0, r1, rrx
 8000ee2:	f140 0000 	adc.w	r0, r0, #0
 8000ee6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000eea:	bf08      	it	eq
 8000eec:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ef0:	4770      	bx	lr
 8000ef2:	f092 0f00 	teq	r2, #0
 8000ef6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0040      	lsleq	r0, r0, #1
 8000efe:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f02:	3a01      	subeq	r2, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fmul+0xce>
 8000f06:	ea40 000c 	orr.w	r0, r0, ip
 8000f0a:	f093 0f00 	teq	r3, #0
 8000f0e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f12:	bf02      	ittt	eq
 8000f14:	0049      	lsleq	r1, r1, #1
 8000f16:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f1a:	3b01      	subeq	r3, #1
 8000f1c:	d0f9      	beq.n	8000f12 <__aeabi_fmul+0xe6>
 8000f1e:	ea41 010c 	orr.w	r1, r1, ip
 8000f22:	e78f      	b.n	8000e44 <__aeabi_fmul+0x18>
 8000f24:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f28:	ea92 0f0c 	teq	r2, ip
 8000f2c:	bf18      	it	ne
 8000f2e:	ea93 0f0c 	teqne	r3, ip
 8000f32:	d00a      	beq.n	8000f4a <__aeabi_fmul+0x11e>
 8000f34:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f38:	bf18      	it	ne
 8000f3a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f3e:	d1d8      	bne.n	8000ef2 <__aeabi_fmul+0xc6>
 8000f40:	ea80 0001 	eor.w	r0, r0, r1
 8000f44:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f48:	4770      	bx	lr
 8000f4a:	f090 0f00 	teq	r0, #0
 8000f4e:	bf17      	itett	ne
 8000f50:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f54:	4608      	moveq	r0, r1
 8000f56:	f091 0f00 	teqne	r1, #0
 8000f5a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f5e:	d014      	beq.n	8000f8a <__aeabi_fmul+0x15e>
 8000f60:	ea92 0f0c 	teq	r2, ip
 8000f64:	d101      	bne.n	8000f6a <__aeabi_fmul+0x13e>
 8000f66:	0242      	lsls	r2, r0, #9
 8000f68:	d10f      	bne.n	8000f8a <__aeabi_fmul+0x15e>
 8000f6a:	ea93 0f0c 	teq	r3, ip
 8000f6e:	d103      	bne.n	8000f78 <__aeabi_fmul+0x14c>
 8000f70:	024b      	lsls	r3, r1, #9
 8000f72:	bf18      	it	ne
 8000f74:	4608      	movne	r0, r1
 8000f76:	d108      	bne.n	8000f8a <__aeabi_fmul+0x15e>
 8000f78:	ea80 0001 	eor.w	r0, r0, r1
 8000f7c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f80:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f88:	4770      	bx	lr
 8000f8a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f8e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f92:	4770      	bx	lr

08000f94 <__aeabi_fdiv>:
 8000f94:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f98:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f9c:	bf1e      	ittt	ne
 8000f9e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fa2:	ea92 0f0c 	teqne	r2, ip
 8000fa6:	ea93 0f0c 	teqne	r3, ip
 8000faa:	d069      	beq.n	8001080 <__aeabi_fdiv+0xec>
 8000fac:	eba2 0203 	sub.w	r2, r2, r3
 8000fb0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fb4:	0249      	lsls	r1, r1, #9
 8000fb6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fba:	d037      	beq.n	800102c <__aeabi_fdiv+0x98>
 8000fbc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fc0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fc4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fc8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000fcc:	428b      	cmp	r3, r1
 8000fce:	bf38      	it	cc
 8000fd0:	005b      	lslcc	r3, r3, #1
 8000fd2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fd6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000fda:	428b      	cmp	r3, r1
 8000fdc:	bf24      	itt	cs
 8000fde:	1a5b      	subcs	r3, r3, r1
 8000fe0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fe4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fe8:	bf24      	itt	cs
 8000fea:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fee:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ff2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ff6:	bf24      	itt	cs
 8000ff8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ffc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001000:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001004:	bf24      	itt	cs
 8001006:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800100a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800100e:	011b      	lsls	r3, r3, #4
 8001010:	bf18      	it	ne
 8001012:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001016:	d1e0      	bne.n	8000fda <__aeabi_fdiv+0x46>
 8001018:	2afd      	cmp	r2, #253	; 0xfd
 800101a:	f63f af50 	bhi.w	8000ebe <__aeabi_fmul+0x92>
 800101e:	428b      	cmp	r3, r1
 8001020:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001024:	bf08      	it	eq
 8001026:	f020 0001 	biceq.w	r0, r0, #1
 800102a:	4770      	bx	lr
 800102c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001030:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001034:	327f      	adds	r2, #127	; 0x7f
 8001036:	bfc2      	ittt	gt
 8001038:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800103c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001040:	4770      	bxgt	lr
 8001042:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001046:	f04f 0300 	mov.w	r3, #0
 800104a:	3a01      	subs	r2, #1
 800104c:	e737      	b.n	8000ebe <__aeabi_fmul+0x92>
 800104e:	f092 0f00 	teq	r2, #0
 8001052:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001056:	bf02      	ittt	eq
 8001058:	0040      	lsleq	r0, r0, #1
 800105a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800105e:	3a01      	subeq	r2, #1
 8001060:	d0f9      	beq.n	8001056 <__aeabi_fdiv+0xc2>
 8001062:	ea40 000c 	orr.w	r0, r0, ip
 8001066:	f093 0f00 	teq	r3, #0
 800106a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800106e:	bf02      	ittt	eq
 8001070:	0049      	lsleq	r1, r1, #1
 8001072:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001076:	3b01      	subeq	r3, #1
 8001078:	d0f9      	beq.n	800106e <__aeabi_fdiv+0xda>
 800107a:	ea41 010c 	orr.w	r1, r1, ip
 800107e:	e795      	b.n	8000fac <__aeabi_fdiv+0x18>
 8001080:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001084:	ea92 0f0c 	teq	r2, ip
 8001088:	d108      	bne.n	800109c <__aeabi_fdiv+0x108>
 800108a:	0242      	lsls	r2, r0, #9
 800108c:	f47f af7d 	bne.w	8000f8a <__aeabi_fmul+0x15e>
 8001090:	ea93 0f0c 	teq	r3, ip
 8001094:	f47f af70 	bne.w	8000f78 <__aeabi_fmul+0x14c>
 8001098:	4608      	mov	r0, r1
 800109a:	e776      	b.n	8000f8a <__aeabi_fmul+0x15e>
 800109c:	ea93 0f0c 	teq	r3, ip
 80010a0:	d104      	bne.n	80010ac <__aeabi_fdiv+0x118>
 80010a2:	024b      	lsls	r3, r1, #9
 80010a4:	f43f af4c 	beq.w	8000f40 <__aeabi_fmul+0x114>
 80010a8:	4608      	mov	r0, r1
 80010aa:	e76e      	b.n	8000f8a <__aeabi_fmul+0x15e>
 80010ac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010b0:	bf18      	it	ne
 80010b2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010b6:	d1ca      	bne.n	800104e <__aeabi_fdiv+0xba>
 80010b8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010bc:	f47f af5c 	bne.w	8000f78 <__aeabi_fmul+0x14c>
 80010c0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010c4:	f47f af3c 	bne.w	8000f40 <__aeabi_fmul+0x114>
 80010c8:	e75f      	b.n	8000f8a <__aeabi_fmul+0x15e>
 80010ca:	bf00      	nop

080010cc <__gesf2>:
 80010cc:	f04f 3cff 	mov.w	ip, #4294967295
 80010d0:	e006      	b.n	80010e0 <__cmpsf2+0x4>
 80010d2:	bf00      	nop

080010d4 <__lesf2>:
 80010d4:	f04f 0c01 	mov.w	ip, #1
 80010d8:	e002      	b.n	80010e0 <__cmpsf2+0x4>
 80010da:	bf00      	nop

080010dc <__cmpsf2>:
 80010dc:	f04f 0c01 	mov.w	ip, #1
 80010e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010e4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010e8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010ec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010f0:	bf18      	it	ne
 80010f2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010f6:	d011      	beq.n	800111c <__cmpsf2+0x40>
 80010f8:	b001      	add	sp, #4
 80010fa:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80010fe:	bf18      	it	ne
 8001100:	ea90 0f01 	teqne	r0, r1
 8001104:	bf58      	it	pl
 8001106:	ebb2 0003 	subspl.w	r0, r2, r3
 800110a:	bf88      	it	hi
 800110c:	17c8      	asrhi	r0, r1, #31
 800110e:	bf38      	it	cc
 8001110:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001114:	bf18      	it	ne
 8001116:	f040 0001 	orrne.w	r0, r0, #1
 800111a:	4770      	bx	lr
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	d102      	bne.n	8001128 <__cmpsf2+0x4c>
 8001122:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001126:	d105      	bne.n	8001134 <__cmpsf2+0x58>
 8001128:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800112c:	d1e4      	bne.n	80010f8 <__cmpsf2+0x1c>
 800112e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001132:	d0e1      	beq.n	80010f8 <__cmpsf2+0x1c>
 8001134:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop

0800113c <__aeabi_cfrcmple>:
 800113c:	4684      	mov	ip, r0
 800113e:	4608      	mov	r0, r1
 8001140:	4661      	mov	r1, ip
 8001142:	e7ff      	b.n	8001144 <__aeabi_cfcmpeq>

08001144 <__aeabi_cfcmpeq>:
 8001144:	b50f      	push	{r0, r1, r2, r3, lr}
 8001146:	f7ff ffc9 	bl	80010dc <__cmpsf2>
 800114a:	2800      	cmp	r0, #0
 800114c:	bf48      	it	mi
 800114e:	f110 0f00 	cmnmi.w	r0, #0
 8001152:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001154 <__aeabi_fcmpeq>:
 8001154:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001158:	f7ff fff4 	bl	8001144 <__aeabi_cfcmpeq>
 800115c:	bf0c      	ite	eq
 800115e:	2001      	moveq	r0, #1
 8001160:	2000      	movne	r0, #0
 8001162:	f85d fb08 	ldr.w	pc, [sp], #8
 8001166:	bf00      	nop

08001168 <__aeabi_fcmplt>:
 8001168:	f84d ed08 	str.w	lr, [sp, #-8]!
 800116c:	f7ff ffea 	bl	8001144 <__aeabi_cfcmpeq>
 8001170:	bf34      	ite	cc
 8001172:	2001      	movcc	r0, #1
 8001174:	2000      	movcs	r0, #0
 8001176:	f85d fb08 	ldr.w	pc, [sp], #8
 800117a:	bf00      	nop

0800117c <__aeabi_fcmple>:
 800117c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001180:	f7ff ffe0 	bl	8001144 <__aeabi_cfcmpeq>
 8001184:	bf94      	ite	ls
 8001186:	2001      	movls	r0, #1
 8001188:	2000      	movhi	r0, #0
 800118a:	f85d fb08 	ldr.w	pc, [sp], #8
 800118e:	bf00      	nop

08001190 <__aeabi_fcmpge>:
 8001190:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001194:	f7ff ffd2 	bl	800113c <__aeabi_cfrcmple>
 8001198:	bf94      	ite	ls
 800119a:	2001      	movls	r0, #1
 800119c:	2000      	movhi	r0, #0
 800119e:	f85d fb08 	ldr.w	pc, [sp], #8
 80011a2:	bf00      	nop

080011a4 <__aeabi_fcmpgt>:
 80011a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011a8:	f7ff ffc8 	bl	800113c <__aeabi_cfrcmple>
 80011ac:	bf34      	ite	cc
 80011ae:	2001      	movcc	r0, #1
 80011b0:	2000      	movcs	r0, #0
 80011b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011b6:	bf00      	nop

080011b8 <__aeabi_fcmpun>:
 80011b8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011bc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80011c0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80011c4:	d102      	bne.n	80011cc <__aeabi_fcmpun+0x14>
 80011c6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80011ca:	d108      	bne.n	80011de <__aeabi_fcmpun+0x26>
 80011cc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80011d0:	d102      	bne.n	80011d8 <__aeabi_fcmpun+0x20>
 80011d2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80011d6:	d102      	bne.n	80011de <__aeabi_fcmpun+0x26>
 80011d8:	f04f 0000 	mov.w	r0, #0
 80011dc:	4770      	bx	lr
 80011de:	f04f 0001 	mov.w	r0, #1
 80011e2:	4770      	bx	lr

080011e4 <__aeabi_f2iz>:
 80011e4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011e8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011ec:	d30f      	bcc.n	800120e <__aeabi_f2iz+0x2a>
 80011ee:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011f2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011f6:	d90d      	bls.n	8001214 <__aeabi_f2iz+0x30>
 80011f8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001200:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001204:	fa23 f002 	lsr.w	r0, r3, r2
 8001208:	bf18      	it	ne
 800120a:	4240      	negne	r0, r0
 800120c:	4770      	bx	lr
 800120e:	f04f 0000 	mov.w	r0, #0
 8001212:	4770      	bx	lr
 8001214:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001218:	d101      	bne.n	800121e <__aeabi_f2iz+0x3a>
 800121a:	0242      	lsls	r2, r0, #9
 800121c:	d105      	bne.n	800122a <__aeabi_f2iz+0x46>
 800121e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001222:	bf08      	it	eq
 8001224:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001228:	4770      	bx	lr
 800122a:	f04f 0000 	mov.w	r0, #0
 800122e:	4770      	bx	lr

08001230 <__aeabi_uldivmod>:
 8001230:	b953      	cbnz	r3, 8001248 <__aeabi_uldivmod+0x18>
 8001232:	b94a      	cbnz	r2, 8001248 <__aeabi_uldivmod+0x18>
 8001234:	2900      	cmp	r1, #0
 8001236:	bf08      	it	eq
 8001238:	2800      	cmpeq	r0, #0
 800123a:	bf1c      	itt	ne
 800123c:	f04f 31ff 	movne.w	r1, #4294967295
 8001240:	f04f 30ff 	movne.w	r0, #4294967295
 8001244:	f000 b97a 	b.w	800153c <__aeabi_idiv0>
 8001248:	f1ad 0c08 	sub.w	ip, sp, #8
 800124c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001250:	f000 f806 	bl	8001260 <__udivmoddi4>
 8001254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800125c:	b004      	add	sp, #16
 800125e:	4770      	bx	lr

08001260 <__udivmoddi4>:
 8001260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001264:	468c      	mov	ip, r1
 8001266:	460e      	mov	r6, r1
 8001268:	4604      	mov	r4, r0
 800126a:	9d08      	ldr	r5, [sp, #32]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d150      	bne.n	8001312 <__udivmoddi4+0xb2>
 8001270:	428a      	cmp	r2, r1
 8001272:	4617      	mov	r7, r2
 8001274:	d96c      	bls.n	8001350 <__udivmoddi4+0xf0>
 8001276:	fab2 fe82 	clz	lr, r2
 800127a:	f1be 0f00 	cmp.w	lr, #0
 800127e:	d00b      	beq.n	8001298 <__udivmoddi4+0x38>
 8001280:	f1ce 0c20 	rsb	ip, lr, #32
 8001284:	fa01 f60e 	lsl.w	r6, r1, lr
 8001288:	fa20 fc0c 	lsr.w	ip, r0, ip
 800128c:	fa02 f70e 	lsl.w	r7, r2, lr
 8001290:	ea4c 0c06 	orr.w	ip, ip, r6
 8001294:	fa00 f40e 	lsl.w	r4, r0, lr
 8001298:	0c3a      	lsrs	r2, r7, #16
 800129a:	fbbc f9f2 	udiv	r9, ip, r2
 800129e:	b2bb      	uxth	r3, r7
 80012a0:	fb02 cc19 	mls	ip, r2, r9, ip
 80012a4:	fb09 fa03 	mul.w	sl, r9, r3
 80012a8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80012ac:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 80012b0:	45b2      	cmp	sl, r6
 80012b2:	d90a      	bls.n	80012ca <__udivmoddi4+0x6a>
 80012b4:	19f6      	adds	r6, r6, r7
 80012b6:	f109 31ff 	add.w	r1, r9, #4294967295
 80012ba:	f080 8125 	bcs.w	8001508 <__udivmoddi4+0x2a8>
 80012be:	45b2      	cmp	sl, r6
 80012c0:	f240 8122 	bls.w	8001508 <__udivmoddi4+0x2a8>
 80012c4:	f1a9 0902 	sub.w	r9, r9, #2
 80012c8:	443e      	add	r6, r7
 80012ca:	eba6 060a 	sub.w	r6, r6, sl
 80012ce:	fbb6 f0f2 	udiv	r0, r6, r2
 80012d2:	fb02 6610 	mls	r6, r2, r0, r6
 80012d6:	fb00 f303 	mul.w	r3, r0, r3
 80012da:	b2a4      	uxth	r4, r4
 80012dc:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 80012e0:	42a3      	cmp	r3, r4
 80012e2:	d909      	bls.n	80012f8 <__udivmoddi4+0x98>
 80012e4:	19e4      	adds	r4, r4, r7
 80012e6:	f100 32ff 	add.w	r2, r0, #4294967295
 80012ea:	f080 810b 	bcs.w	8001504 <__udivmoddi4+0x2a4>
 80012ee:	42a3      	cmp	r3, r4
 80012f0:	f240 8108 	bls.w	8001504 <__udivmoddi4+0x2a4>
 80012f4:	3802      	subs	r0, #2
 80012f6:	443c      	add	r4, r7
 80012f8:	2100      	movs	r1, #0
 80012fa:	1ae4      	subs	r4, r4, r3
 80012fc:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001300:	2d00      	cmp	r5, #0
 8001302:	d062      	beq.n	80013ca <__udivmoddi4+0x16a>
 8001304:	2300      	movs	r3, #0
 8001306:	fa24 f40e 	lsr.w	r4, r4, lr
 800130a:	602c      	str	r4, [r5, #0]
 800130c:	606b      	str	r3, [r5, #4]
 800130e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001312:	428b      	cmp	r3, r1
 8001314:	d907      	bls.n	8001326 <__udivmoddi4+0xc6>
 8001316:	2d00      	cmp	r5, #0
 8001318:	d055      	beq.n	80013c6 <__udivmoddi4+0x166>
 800131a:	2100      	movs	r1, #0
 800131c:	e885 0041 	stmia.w	r5, {r0, r6}
 8001320:	4608      	mov	r0, r1
 8001322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001326:	fab3 f183 	clz	r1, r3
 800132a:	2900      	cmp	r1, #0
 800132c:	f040 808f 	bne.w	800144e <__udivmoddi4+0x1ee>
 8001330:	42b3      	cmp	r3, r6
 8001332:	d302      	bcc.n	800133a <__udivmoddi4+0xda>
 8001334:	4282      	cmp	r2, r0
 8001336:	f200 80fc 	bhi.w	8001532 <__udivmoddi4+0x2d2>
 800133a:	1a84      	subs	r4, r0, r2
 800133c:	eb66 0603 	sbc.w	r6, r6, r3
 8001340:	2001      	movs	r0, #1
 8001342:	46b4      	mov	ip, r6
 8001344:	2d00      	cmp	r5, #0
 8001346:	d040      	beq.n	80013ca <__udivmoddi4+0x16a>
 8001348:	e885 1010 	stmia.w	r5, {r4, ip}
 800134c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001350:	b912      	cbnz	r2, 8001358 <__udivmoddi4+0xf8>
 8001352:	2701      	movs	r7, #1
 8001354:	fbb7 f7f2 	udiv	r7, r7, r2
 8001358:	fab7 fe87 	clz	lr, r7
 800135c:	f1be 0f00 	cmp.w	lr, #0
 8001360:	d135      	bne.n	80013ce <__udivmoddi4+0x16e>
 8001362:	2101      	movs	r1, #1
 8001364:	1bf6      	subs	r6, r6, r7
 8001366:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800136a:	fa1f f887 	uxth.w	r8, r7
 800136e:	fbb6 f2fc 	udiv	r2, r6, ip
 8001372:	fb0c 6612 	mls	r6, ip, r2, r6
 8001376:	fb08 f002 	mul.w	r0, r8, r2
 800137a:	0c23      	lsrs	r3, r4, #16
 800137c:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8001380:	42b0      	cmp	r0, r6
 8001382:	d907      	bls.n	8001394 <__udivmoddi4+0x134>
 8001384:	19f6      	adds	r6, r6, r7
 8001386:	f102 33ff 	add.w	r3, r2, #4294967295
 800138a:	d202      	bcs.n	8001392 <__udivmoddi4+0x132>
 800138c:	42b0      	cmp	r0, r6
 800138e:	f200 80d2 	bhi.w	8001536 <__udivmoddi4+0x2d6>
 8001392:	461a      	mov	r2, r3
 8001394:	1a36      	subs	r6, r6, r0
 8001396:	fbb6 f0fc 	udiv	r0, r6, ip
 800139a:	fb0c 6610 	mls	r6, ip, r0, r6
 800139e:	fb08 f800 	mul.w	r8, r8, r0
 80013a2:	b2a3      	uxth	r3, r4
 80013a4:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 80013a8:	45a0      	cmp	r8, r4
 80013aa:	d907      	bls.n	80013bc <__udivmoddi4+0x15c>
 80013ac:	19e4      	adds	r4, r4, r7
 80013ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80013b2:	d202      	bcs.n	80013ba <__udivmoddi4+0x15a>
 80013b4:	45a0      	cmp	r8, r4
 80013b6:	f200 80b9 	bhi.w	800152c <__udivmoddi4+0x2cc>
 80013ba:	4618      	mov	r0, r3
 80013bc:	eba4 0408 	sub.w	r4, r4, r8
 80013c0:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80013c4:	e79c      	b.n	8001300 <__udivmoddi4+0xa0>
 80013c6:	4629      	mov	r1, r5
 80013c8:	4628      	mov	r0, r5
 80013ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013ce:	fa07 f70e 	lsl.w	r7, r7, lr
 80013d2:	f1ce 0320 	rsb	r3, lr, #32
 80013d6:	fa26 f203 	lsr.w	r2, r6, r3
 80013da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80013de:	fbb2 f1fc 	udiv	r1, r2, ip
 80013e2:	fa1f f887 	uxth.w	r8, r7
 80013e6:	fb0c 2211 	mls	r2, ip, r1, r2
 80013ea:	fa06 f60e 	lsl.w	r6, r6, lr
 80013ee:	fa20 f303 	lsr.w	r3, r0, r3
 80013f2:	fb01 f908 	mul.w	r9, r1, r8
 80013f6:	4333      	orrs	r3, r6
 80013f8:	0c1e      	lsrs	r6, r3, #16
 80013fa:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 80013fe:	45b1      	cmp	r9, r6
 8001400:	fa00 f40e 	lsl.w	r4, r0, lr
 8001404:	d909      	bls.n	800141a <__udivmoddi4+0x1ba>
 8001406:	19f6      	adds	r6, r6, r7
 8001408:	f101 32ff 	add.w	r2, r1, #4294967295
 800140c:	f080 808c 	bcs.w	8001528 <__udivmoddi4+0x2c8>
 8001410:	45b1      	cmp	r9, r6
 8001412:	f240 8089 	bls.w	8001528 <__udivmoddi4+0x2c8>
 8001416:	3902      	subs	r1, #2
 8001418:	443e      	add	r6, r7
 800141a:	eba6 0609 	sub.w	r6, r6, r9
 800141e:	fbb6 f0fc 	udiv	r0, r6, ip
 8001422:	fb0c 6210 	mls	r2, ip, r0, r6
 8001426:	fb00 f908 	mul.w	r9, r0, r8
 800142a:	b29e      	uxth	r6, r3
 800142c:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8001430:	45b1      	cmp	r9, r6
 8001432:	d907      	bls.n	8001444 <__udivmoddi4+0x1e4>
 8001434:	19f6      	adds	r6, r6, r7
 8001436:	f100 33ff 	add.w	r3, r0, #4294967295
 800143a:	d271      	bcs.n	8001520 <__udivmoddi4+0x2c0>
 800143c:	45b1      	cmp	r9, r6
 800143e:	d96f      	bls.n	8001520 <__udivmoddi4+0x2c0>
 8001440:	3802      	subs	r0, #2
 8001442:	443e      	add	r6, r7
 8001444:	eba6 0609 	sub.w	r6, r6, r9
 8001448:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800144c:	e78f      	b.n	800136e <__udivmoddi4+0x10e>
 800144e:	f1c1 0720 	rsb	r7, r1, #32
 8001452:	fa22 f807 	lsr.w	r8, r2, r7
 8001456:	408b      	lsls	r3, r1
 8001458:	ea48 0303 	orr.w	r3, r8, r3
 800145c:	fa26 f407 	lsr.w	r4, r6, r7
 8001460:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8001464:	fbb4 f9fe 	udiv	r9, r4, lr
 8001468:	fa1f fc83 	uxth.w	ip, r3
 800146c:	fb0e 4419 	mls	r4, lr, r9, r4
 8001470:	408e      	lsls	r6, r1
 8001472:	fa20 f807 	lsr.w	r8, r0, r7
 8001476:	fb09 fa0c 	mul.w	sl, r9, ip
 800147a:	ea48 0806 	orr.w	r8, r8, r6
 800147e:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8001482:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8001486:	45a2      	cmp	sl, r4
 8001488:	fa02 f201 	lsl.w	r2, r2, r1
 800148c:	fa00 f601 	lsl.w	r6, r0, r1
 8001490:	d908      	bls.n	80014a4 <__udivmoddi4+0x244>
 8001492:	18e4      	adds	r4, r4, r3
 8001494:	f109 30ff 	add.w	r0, r9, #4294967295
 8001498:	d244      	bcs.n	8001524 <__udivmoddi4+0x2c4>
 800149a:	45a2      	cmp	sl, r4
 800149c:	d942      	bls.n	8001524 <__udivmoddi4+0x2c4>
 800149e:	f1a9 0902 	sub.w	r9, r9, #2
 80014a2:	441c      	add	r4, r3
 80014a4:	eba4 040a 	sub.w	r4, r4, sl
 80014a8:	fbb4 f0fe 	udiv	r0, r4, lr
 80014ac:	fb0e 4410 	mls	r4, lr, r0, r4
 80014b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80014b4:	fa1f f888 	uxth.w	r8, r8
 80014b8:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80014bc:	45a4      	cmp	ip, r4
 80014be:	d907      	bls.n	80014d0 <__udivmoddi4+0x270>
 80014c0:	18e4      	adds	r4, r4, r3
 80014c2:	f100 3eff 	add.w	lr, r0, #4294967295
 80014c6:	d229      	bcs.n	800151c <__udivmoddi4+0x2bc>
 80014c8:	45a4      	cmp	ip, r4
 80014ca:	d927      	bls.n	800151c <__udivmoddi4+0x2bc>
 80014cc:	3802      	subs	r0, #2
 80014ce:	441c      	add	r4, r3
 80014d0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80014d4:	fba0 8902 	umull	r8, r9, r0, r2
 80014d8:	eba4 0c0c 	sub.w	ip, r4, ip
 80014dc:	45cc      	cmp	ip, r9
 80014de:	46c2      	mov	sl, r8
 80014e0:	46ce      	mov	lr, r9
 80014e2:	d315      	bcc.n	8001510 <__udivmoddi4+0x2b0>
 80014e4:	d012      	beq.n	800150c <__udivmoddi4+0x2ac>
 80014e6:	b155      	cbz	r5, 80014fe <__udivmoddi4+0x29e>
 80014e8:	ebb6 030a 	subs.w	r3, r6, sl
 80014ec:	eb6c 060e 	sbc.w	r6, ip, lr
 80014f0:	fa06 f707 	lsl.w	r7, r6, r7
 80014f4:	40cb      	lsrs	r3, r1
 80014f6:	431f      	orrs	r7, r3
 80014f8:	40ce      	lsrs	r6, r1
 80014fa:	602f      	str	r7, [r5, #0]
 80014fc:	606e      	str	r6, [r5, #4]
 80014fe:	2100      	movs	r1, #0
 8001500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001504:	4610      	mov	r0, r2
 8001506:	e6f7      	b.n	80012f8 <__udivmoddi4+0x98>
 8001508:	4689      	mov	r9, r1
 800150a:	e6de      	b.n	80012ca <__udivmoddi4+0x6a>
 800150c:	4546      	cmp	r6, r8
 800150e:	d2ea      	bcs.n	80014e6 <__udivmoddi4+0x286>
 8001510:	ebb8 0a02 	subs.w	sl, r8, r2
 8001514:	eb69 0e03 	sbc.w	lr, r9, r3
 8001518:	3801      	subs	r0, #1
 800151a:	e7e4      	b.n	80014e6 <__udivmoddi4+0x286>
 800151c:	4670      	mov	r0, lr
 800151e:	e7d7      	b.n	80014d0 <__udivmoddi4+0x270>
 8001520:	4618      	mov	r0, r3
 8001522:	e78f      	b.n	8001444 <__udivmoddi4+0x1e4>
 8001524:	4681      	mov	r9, r0
 8001526:	e7bd      	b.n	80014a4 <__udivmoddi4+0x244>
 8001528:	4611      	mov	r1, r2
 800152a:	e776      	b.n	800141a <__udivmoddi4+0x1ba>
 800152c:	3802      	subs	r0, #2
 800152e:	443c      	add	r4, r7
 8001530:	e744      	b.n	80013bc <__udivmoddi4+0x15c>
 8001532:	4608      	mov	r0, r1
 8001534:	e706      	b.n	8001344 <__udivmoddi4+0xe4>
 8001536:	3a02      	subs	r2, #2
 8001538:	443e      	add	r6, r7
 800153a:	e72b      	b.n	8001394 <__udivmoddi4+0x134>

0800153c <__aeabi_idiv0>:
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop

08001540 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f103 0208 	add.w	r2, r3, #8
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	f04f 32ff 	mov.w	r2, #4294967295
 8001558:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f103 0208 	add.w	r2, r3, #8
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	f103 0208 	add.w	r2, r3, #8
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	bc80      	pop	{r7}
 800157c:	4770      	bx	lr

0800157e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800157e:	b480      	push	{r7}
 8001580:	b083      	sub	sp, #12
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	bc80      	pop	{r7}
 8001594:	4770      	bx	lr

08001596 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001596:	b480      	push	{r7}
 8001598:	b085      	sub	sp, #20
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
 800159e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	68fa      	ldr	r2, [r7, #12]
 80015aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	689a      	ldr	r2, [r3, #8]
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	683a      	ldr	r2, [r7, #0]
 80015ba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	683a      	ldr	r2, [r7, #0]
 80015c0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	1c5a      	adds	r2, r3, #1
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	601a      	str	r2, [r3, #0]
}
 80015d2:	bf00      	nop
 80015d4:	3714      	adds	r7, #20
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr

080015dc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015f2:	d103      	bne.n	80015fc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	691b      	ldr	r3, [r3, #16]
 80015f8:	60fb      	str	r3, [r7, #12]
 80015fa:	e00c      	b.n	8001616 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	3308      	adds	r3, #8
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	e002      	b.n	800160a <vListInsert+0x2e>
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	429a      	cmp	r2, r3
 8001614:	d9f6      	bls.n	8001604 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	685a      	ldr	r2, [r3, #4]
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	683a      	ldr	r2, [r7, #0]
 8001624:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	683a      	ldr	r2, [r7, #0]
 8001630:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	1c5a      	adds	r2, r3, #1
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	601a      	str	r2, [r3, #0]
}
 8001642:	bf00      	nop
 8001644:	3714      	adds	r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr

0800164c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800164c:	b480      	push	{r7}
 800164e:	b085      	sub	sp, #20
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	691b      	ldr	r3, [r3, #16]
 8001658:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	6892      	ldr	r2, [r2, #8]
 8001662:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	6852      	ldr	r2, [r2, #4]
 800166c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	685a      	ldr	r2, [r3, #4]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	429a      	cmp	r2, r3
 8001676:	d103      	bne.n	8001680 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	689a      	ldr	r2, [r3, #8]
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	1e5a      	subs	r2, r3, #1
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	681b      	ldr	r3, [r3, #0]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	bc80      	pop	{r7}
 800169c:	4770      	bx	lr
	...

080016a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80016a0:	b480      	push	{r7}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	3b04      	subs	r3, #4
 80016b0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80016b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	3b04      	subs	r3, #4
 80016be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	f023 0201 	bic.w	r2, r3, #1
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	3b04      	subs	r3, #4
 80016ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80016d0:	4a08      	ldr	r2, [pc, #32]	; (80016f4 <pxPortInitialiseStack+0x54>)
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	3b14      	subs	r3, #20
 80016da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	3b20      	subs	r3, #32
 80016e6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80016e8:	68fb      	ldr	r3, [r7, #12]
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3714      	adds	r7, #20
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bc80      	pop	{r7}
 80016f2:	4770      	bx	lr
 80016f4:	080016f9 	.word	0x080016f9

080016f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80016fe:	2300      	movs	r3, #0
 8001700:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001702:	4b10      	ldr	r3, [pc, #64]	; (8001744 <prvTaskExitError+0x4c>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800170a:	d009      	beq.n	8001720 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800170c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001710:	f383 8811 	msr	BASEPRI, r3
 8001714:	f3bf 8f6f 	isb	sy
 8001718:	f3bf 8f4f 	dsb	sy
 800171c:	60fb      	str	r3, [r7, #12]
 800171e:	e7fe      	b.n	800171e <prvTaskExitError+0x26>
 8001720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001724:	f383 8811 	msr	BASEPRI, r3
 8001728:	f3bf 8f6f 	isb	sy
 800172c:	f3bf 8f4f 	dsb	sy
 8001730:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8001732:	bf00      	nop
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d0fc      	beq.n	8001734 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800173a:	bf00      	nop
 800173c:	3714      	adds	r7, #20
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr
 8001744:	20000000 	.word	0x20000000
	...

08001750 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8001750:	4b07      	ldr	r3, [pc, #28]	; (8001770 <pxCurrentTCBConst2>)
 8001752:	6819      	ldr	r1, [r3, #0]
 8001754:	6808      	ldr	r0, [r1, #0]
 8001756:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800175a:	f380 8809 	msr	PSP, r0
 800175e:	f3bf 8f6f 	isb	sy
 8001762:	f04f 0000 	mov.w	r0, #0
 8001766:	f380 8811 	msr	BASEPRI, r0
 800176a:	f04e 0e0d 	orr.w	lr, lr, #13
 800176e:	4770      	bx	lr

08001770 <pxCurrentTCBConst2>:
 8001770:	20001cc4 	.word	0x20001cc4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8001774:	bf00      	nop
 8001776:	bf00      	nop

08001778 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8001778:	4806      	ldr	r0, [pc, #24]	; (8001794 <prvPortStartFirstTask+0x1c>)
 800177a:	6800      	ldr	r0, [r0, #0]
 800177c:	6800      	ldr	r0, [r0, #0]
 800177e:	f380 8808 	msr	MSP, r0
 8001782:	b662      	cpsie	i
 8001784:	b661      	cpsie	f
 8001786:	f3bf 8f4f 	dsb	sy
 800178a:	f3bf 8f6f 	isb	sy
 800178e:	df00      	svc	0
 8001790:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8001792:	bf00      	nop
 8001794:	e000ed08 	.word	0xe000ed08

08001798 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800179e:	4b31      	ldr	r3, [pc, #196]	; (8001864 <xPortStartScheduler+0xcc>)
 80017a0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	22ff      	movs	r2, #255	; 0xff
 80017ae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80017b8:	78fb      	ldrb	r3, [r7, #3]
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	4b29      	ldr	r3, [pc, #164]	; (8001868 <xPortStartScheduler+0xd0>)
 80017c4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80017c6:	4b29      	ldr	r3, [pc, #164]	; (800186c <xPortStartScheduler+0xd4>)
 80017c8:	2207      	movs	r2, #7
 80017ca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80017cc:	e009      	b.n	80017e2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80017ce:	4b27      	ldr	r3, [pc, #156]	; (800186c <xPortStartScheduler+0xd4>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	3b01      	subs	r3, #1
 80017d4:	4a25      	ldr	r2, [pc, #148]	; (800186c <xPortStartScheduler+0xd4>)
 80017d6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80017d8:	78fb      	ldrb	r3, [r7, #3]
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80017e2:	78fb      	ldrb	r3, [r7, #3]
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017ea:	2b80      	cmp	r3, #128	; 0x80
 80017ec:	d0ef      	beq.n	80017ce <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80017ee:	4b1f      	ldr	r3, [pc, #124]	; (800186c <xPortStartScheduler+0xd4>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f1c3 0307 	rsb	r3, r3, #7
 80017f6:	2b04      	cmp	r3, #4
 80017f8:	d009      	beq.n	800180e <xPortStartScheduler+0x76>
 80017fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017fe:	f383 8811 	msr	BASEPRI, r3
 8001802:	f3bf 8f6f 	isb	sy
 8001806:	f3bf 8f4f 	dsb	sy
 800180a:	60bb      	str	r3, [r7, #8]
 800180c:	e7fe      	b.n	800180c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800180e:	4b17      	ldr	r3, [pc, #92]	; (800186c <xPortStartScheduler+0xd4>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	021b      	lsls	r3, r3, #8
 8001814:	4a15      	ldr	r2, [pc, #84]	; (800186c <xPortStartScheduler+0xd4>)
 8001816:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001818:	4b14      	ldr	r3, [pc, #80]	; (800186c <xPortStartScheduler+0xd4>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001820:	4a12      	ldr	r2, [pc, #72]	; (800186c <xPortStartScheduler+0xd4>)
 8001822:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	b2da      	uxtb	r2, r3
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800182c:	4a10      	ldr	r2, [pc, #64]	; (8001870 <xPortStartScheduler+0xd8>)
 800182e:	4b10      	ldr	r3, [pc, #64]	; (8001870 <xPortStartScheduler+0xd8>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001836:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001838:	4a0d      	ldr	r2, [pc, #52]	; (8001870 <xPortStartScheduler+0xd8>)
 800183a:	4b0d      	ldr	r3, [pc, #52]	; (8001870 <xPortStartScheduler+0xd8>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8001842:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8001844:	f000 f8b0 	bl	80019a8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8001848:	4b0a      	ldr	r3, [pc, #40]	; (8001874 <xPortStartScheduler+0xdc>)
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800184e:	f7ff ff93 	bl	8001778 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8001852:	f001 fa23 	bl	8002c9c <vTaskSwitchContext>
	prvTaskExitError();
 8001856:	f7ff ff4f 	bl	80016f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800185a:	2300      	movs	r3, #0
}
 800185c:	4618      	mov	r0, r3
 800185e:	3710      	adds	r7, #16
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	e000e400 	.word	0xe000e400
 8001868:	200000a8 	.word	0x200000a8
 800186c:	200000ac 	.word	0x200000ac
 8001870:	e000ed20 	.word	0xe000ed20
 8001874:	20000000 	.word	0x20000000

08001878 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001882:	f383 8811 	msr	BASEPRI, r3
 8001886:	f3bf 8f6f 	isb	sy
 800188a:	f3bf 8f4f 	dsb	sy
 800188e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8001890:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <vPortEnterCritical+0x54>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	3301      	adds	r3, #1
 8001896:	4a0d      	ldr	r2, [pc, #52]	; (80018cc <vPortEnterCritical+0x54>)
 8001898:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800189a:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <vPortEnterCritical+0x54>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d10e      	bne.n	80018c0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80018a2:	4b0b      	ldr	r3, [pc, #44]	; (80018d0 <vPortEnterCritical+0x58>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d009      	beq.n	80018c0 <vPortEnterCritical+0x48>
 80018ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018b0:	f383 8811 	msr	BASEPRI, r3
 80018b4:	f3bf 8f6f 	isb	sy
 80018b8:	f3bf 8f4f 	dsb	sy
 80018bc:	603b      	str	r3, [r7, #0]
 80018be:	e7fe      	b.n	80018be <vPortEnterCritical+0x46>
	}
}
 80018c0:	bf00      	nop
 80018c2:	370c      	adds	r7, #12
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bc80      	pop	{r7}
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	20000000 	.word	0x20000000
 80018d0:	e000ed04 	.word	0xe000ed04

080018d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80018da:	4b10      	ldr	r3, [pc, #64]	; (800191c <vPortExitCritical+0x48>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d109      	bne.n	80018f6 <vPortExitCritical+0x22>
 80018e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018e6:	f383 8811 	msr	BASEPRI, r3
 80018ea:	f3bf 8f6f 	isb	sy
 80018ee:	f3bf 8f4f 	dsb	sy
 80018f2:	607b      	str	r3, [r7, #4]
 80018f4:	e7fe      	b.n	80018f4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80018f6:	4b09      	ldr	r3, [pc, #36]	; (800191c <vPortExitCritical+0x48>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	3b01      	subs	r3, #1
 80018fc:	4a07      	ldr	r2, [pc, #28]	; (800191c <vPortExitCritical+0x48>)
 80018fe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001900:	4b06      	ldr	r3, [pc, #24]	; (800191c <vPortExitCritical+0x48>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d104      	bne.n	8001912 <vPortExitCritical+0x3e>
 8001908:	2300      	movs	r3, #0
 800190a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8001912:	bf00      	nop
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr
 800191c:	20000000 	.word	0x20000000

08001920 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001920:	f3ef 8009 	mrs	r0, PSP
 8001924:	f3bf 8f6f 	isb	sy
 8001928:	4b0d      	ldr	r3, [pc, #52]	; (8001960 <pxCurrentTCBConst>)
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001930:	6010      	str	r0, [r2, #0]
 8001932:	e92d 4008 	stmdb	sp!, {r3, lr}
 8001936:	f04f 0050 	mov.w	r0, #80	; 0x50
 800193a:	f380 8811 	msr	BASEPRI, r0
 800193e:	f001 f9ad 	bl	8002c9c <vTaskSwitchContext>
 8001942:	f04f 0000 	mov.w	r0, #0
 8001946:	f380 8811 	msr	BASEPRI, r0
 800194a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800194e:	6819      	ldr	r1, [r3, #0]
 8001950:	6808      	ldr	r0, [r1, #0]
 8001952:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001956:	f380 8809 	msr	PSP, r0
 800195a:	f3bf 8f6f 	isb	sy
 800195e:	4770      	bx	lr

08001960 <pxCurrentTCBConst>:
 8001960:	20001cc4 	.word	0x20001cc4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8001964:	bf00      	nop
 8001966:	bf00      	nop

08001968 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
	__asm volatile
 800196e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001972:	f383 8811 	msr	BASEPRI, r3
 8001976:	f3bf 8f6f 	isb	sy
 800197a:	f3bf 8f4f 	dsb	sy
 800197e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001980:	f001 f8d4 	bl	8002b2c <xTaskIncrementTick>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d003      	beq.n	8001992 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800198a:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <SysTick_Handler+0x3c>)
 800198c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001990:	601a      	str	r2, [r3, #0]
 8001992:	2300      	movs	r3, #0
 8001994:	603b      	str	r3, [r7, #0]
	__asm volatile
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800199c:	bf00      	nop
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	e000ed04 	.word	0xe000ed04

080019a8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80019ac:	4b08      	ldr	r3, [pc, #32]	; (80019d0 <vPortSetupTimerInterrupt+0x28>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80019b2:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <vPortSetupTimerInterrupt+0x2c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80019b8:	4b07      	ldr	r3, [pc, #28]	; (80019d8 <vPortSetupTimerInterrupt+0x30>)
 80019ba:	f645 52bf 	movw	r2, #23999	; 0x5dbf
 80019be:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80019c0:	4b03      	ldr	r3, [pc, #12]	; (80019d0 <vPortSetupTimerInterrupt+0x28>)
 80019c2:	2207      	movs	r2, #7
 80019c4:	601a      	str	r2, [r3, #0]
}
 80019c6:	bf00      	nop
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bc80      	pop	{r7}
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	e000e010 	.word	0xe000e010
 80019d4:	e000e018 	.word	0xe000e018
 80019d8:	e000e014 	.word	0xe000e014

080019dc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80019dc:	b480      	push	{r7}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80019e2:	f3ef 8305 	mrs	r3, IPSR
 80019e6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2b0f      	cmp	r3, #15
 80019ec:	d913      	bls.n	8001a16 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80019ee:	4a15      	ldr	r2, [pc, #84]	; (8001a44 <vPortValidateInterruptPriority+0x68>)
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	4413      	add	r3, r2
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80019f8:	4b13      	ldr	r3, [pc, #76]	; (8001a48 <vPortValidateInterruptPriority+0x6c>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	7afa      	ldrb	r2, [r7, #11]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d209      	bcs.n	8001a16 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8001a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a06:	f383 8811 	msr	BASEPRI, r3
 8001a0a:	f3bf 8f6f 	isb	sy
 8001a0e:	f3bf 8f4f 	dsb	sy
 8001a12:	607b      	str	r3, [r7, #4]
 8001a14:	e7fe      	b.n	8001a14 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8001a16:	4b0d      	ldr	r3, [pc, #52]	; (8001a4c <vPortValidateInterruptPriority+0x70>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001a1e:	4b0c      	ldr	r3, [pc, #48]	; (8001a50 <vPortValidateInterruptPriority+0x74>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d909      	bls.n	8001a3a <vPortValidateInterruptPriority+0x5e>
 8001a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a2a:	f383 8811 	msr	BASEPRI, r3
 8001a2e:	f3bf 8f6f 	isb	sy
 8001a32:	f3bf 8f4f 	dsb	sy
 8001a36:	603b      	str	r3, [r7, #0]
 8001a38:	e7fe      	b.n	8001a38 <vPortValidateInterruptPriority+0x5c>
	}
 8001a3a:	bf00      	nop
 8001a3c:	3714      	adds	r7, #20
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bc80      	pop	{r7}
 8001a42:	4770      	bx	lr
 8001a44:	e000e3f0 	.word	0xe000e3f0
 8001a48:	200000a8 	.word	0x200000a8
 8001a4c:	e000ed0c 	.word	0xe000ed0c
 8001a50:	200000ac 	.word	0x200000ac

08001a54 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b088      	sub	sp, #32
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
 8001a60:	f000 ffac 	bl	80029bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
 8001a64:	4b40      	ldr	r3, [pc, #256]	; (8001b68 <pvPortMalloc+0x114>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d104      	bne.n	8001a76 <pvPortMalloc+0x22>
		{
			prvHeapInit();
 8001a6c:	f000 f8c8 	bl	8001c00 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
 8001a70:	4b3d      	ldr	r3, [pc, #244]	; (8001b68 <pvPortMalloc+0x114>)
 8001a72:	2201      	movs	r2, #1
 8001a74:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d00e      	beq.n	8001a9a <pvPortMalloc+0x46>
		{
			xWantedSize += heapSTRUCT_SIZE;
 8001a7c:	2308      	movs	r3, #8
 8001a7e:	461a      	mov	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	4413      	add	r3, r2
 8001a84:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f003 0307 	and.w	r3, r3, #7
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d004      	beq.n	8001a9a <pvPortMalloc+0x46>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f023 0307 	bic.w	r3, r3, #7
 8001a96:	3308      	adds	r3, #8
 8001a98:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d057      	beq.n	8001b50 <pvPortMalloc+0xfc>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f641 32f7 	movw	r2, #7159	; 0x1bf7
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d852      	bhi.n	8001b50 <pvPortMalloc+0xfc>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
 8001aaa:	4b30      	ldr	r3, [pc, #192]	; (8001b6c <pvPortMalloc+0x118>)
 8001aac:	61bb      	str	r3, [r7, #24]
			pxBlock = xStart.pxNextFreeBlock;
 8001aae:	4b2f      	ldr	r3, [pc, #188]	; (8001b6c <pvPortMalloc+0x118>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001ab4:	e004      	b.n	8001ac0 <pvPortMalloc+0x6c>
			{
				pxPreviousBlock = pxBlock;
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	61bb      	str	r3, [r7, #24]
				pxBlock = pxBlock->pxNextFreeBlock;
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	685a      	ldr	r2, [r3, #4]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d203      	bcs.n	8001ad2 <pvPortMalloc+0x7e>
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d1f1      	bne.n	8001ab6 <pvPortMalloc+0x62>
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	4a26      	ldr	r2, [pc, #152]	; (8001b70 <pvPortMalloc+0x11c>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d03a      	beq.n	8001b50 <pvPortMalloc+0xfc>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 8001ada:	69bb      	ldr	r3, [r7, #24]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2208      	movs	r2, #8
 8001ae0:	4413      	add	r3, r2
 8001ae2:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	2208      	movs	r2, #8
 8001af6:	0052      	lsls	r2, r2, #1
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d922      	bls.n	8001b42 <pvPortMalloc+0xee>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001afc:	69fa      	ldr	r2, [r7, #28]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4413      	add	r3, r2
 8001b02:	60fb      	str	r3, [r7, #12]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	685a      	ldr	r2, [r3, #4]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	1ad2      	subs	r2, r2, r3
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	60bb      	str	r3, [r7, #8]
 8001b1c:	4b13      	ldr	r3, [pc, #76]	; (8001b6c <pvPortMalloc+0x118>)
 8001b1e:	613b      	str	r3, [r7, #16]
 8001b20:	e002      	b.n	8001b28 <pvPortMalloc+0xd4>
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	613b      	str	r3, [r7, #16]
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	685a      	ldr	r2, [r3, #4]
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d3f6      	bcc.n	8001b22 <pvPortMalloc+0xce>
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001b42:	4b0c      	ldr	r3, [pc, #48]	; (8001b74 <pvPortMalloc+0x120>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	4a09      	ldr	r2, [pc, #36]	; (8001b74 <pvPortMalloc+0x120>)
 8001b4e:	6013      	str	r3, [r2, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8001b50:	f000 ff42 	bl	80029d8 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <pvPortMalloc+0x10a>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8001b5a:	f005 fc83 	bl	8007464 <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
 8001b5e:	697b      	ldr	r3, [r7, #20]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3720      	adds	r7, #32
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20001cc0 	.word	0x20001cc0
 8001b6c:	20001cb0 	.word	0x20001cb0
 8001b70:	20001cb8 	.word	0x20001cb8
 8001b74:	20000004 	.word	0x20000004

08001b78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	613b      	str	r3, [r7, #16]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d027      	beq.n	8001bda <vPortFree+0x62>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 8001b8a:	2308      	movs	r3, #8
 8001b8c:	425b      	negs	r3, r3
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	4413      	add	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
 8001b98:	f000 ff10 	bl	80029bc <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	60bb      	str	r3, [r7, #8]
 8001ba2:	4b10      	ldr	r3, [pc, #64]	; (8001be4 <vPortFree+0x6c>)
 8001ba4:	617b      	str	r3, [r7, #20]
 8001ba6:	e002      	b.n	8001bae <vPortFree+0x36>
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	617b      	str	r3, [r7, #20]
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d3f6      	bcc.n	8001ba8 <vPortFree+0x30>
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	68fa      	ldr	r2, [r7, #12]
 8001bc6:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	685a      	ldr	r2, [r3, #4]
 8001bcc:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <vPortFree+0x70>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	4a05      	ldr	r2, [pc, #20]	; (8001be8 <vPortFree+0x70>)
 8001bd4:	6013      	str	r3, [r2, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
 8001bd6:	f000 feff 	bl	80029d8 <xTaskResumeAll>
	}
}
 8001bda:	bf00      	nop
 8001bdc:	3718      	adds	r7, #24
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	20001cb0 	.word	0x20001cb0
 8001be8:	20000004 	.word	0x20000004

08001bec <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8001bf0:	4b02      	ldr	r3, [pc, #8]	; (8001bfc <xPortGetFreeHeapSize+0x10>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr
 8001bfc:	20000004 	.word	0x20000004

08001c00 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8001c06:	4b0f      	ldr	r3, [pc, #60]	; (8001c44 <prvHeapInit+0x44>)
 8001c08:	f023 0307 	bic.w	r3, r3, #7
 8001c0c:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001c0e:	4a0e      	ldr	r2, [pc, #56]	; (8001c48 <prvHeapInit+0x48>)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001c14:	4b0c      	ldr	r3, [pc, #48]	; (8001c48 <prvHeapInit+0x48>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
 8001c1a:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <prvHeapInit+0x4c>)
 8001c1c:	f641 32f8 	movw	r2, #7160	; 0x1bf8
 8001c20:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
 8001c22:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <prvHeapInit+0x4c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	f641 32f8 	movw	r2, #7160	; 0x1bf8
 8001c32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	4a05      	ldr	r2, [pc, #20]	; (8001c4c <prvHeapInit+0x4c>)
 8001c38:	601a      	str	r2, [r3, #0]
}
 8001c3a:	bf00      	nop
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bc80      	pop	{r7}
 8001c42:	4770      	bx	lr
 8001c44:	200000b8 	.word	0x200000b8
 8001c48:	20001cb0 	.word	0x20001cb0
 8001c4c:	20001cb8 	.word	0x20001cb8

08001c50 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d109      	bne.n	8001c78 <xQueueGenericReset+0x28>
 8001c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c68:	f383 8811 	msr	BASEPRI, r3
 8001c6c:	f3bf 8f6f 	isb	sy
 8001c70:	f3bf 8f4f 	dsb	sy
 8001c74:	60bb      	str	r3, [r7, #8]
 8001c76:	e7fe      	b.n	8001c76 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8001c78:	f7ff fdfe 	bl	8001878 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c84:	68f9      	ldr	r1, [r7, #12]
 8001c86:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001c88:	fb01 f303 	mul.w	r3, r1, r3
 8001c8c:	441a      	add	r2, r3
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2200      	movs	r2, #0
 8001c96:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ca8:	3b01      	subs	r3, #1
 8001caa:	68f9      	ldr	r1, [r7, #12]
 8001cac:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001cae:	fb01 f303 	mul.w	r3, r1, r3
 8001cb2:	441a      	add	r2, r3
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	22ff      	movs	r2, #255	; 0xff
 8001cbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	22ff      	movs	r2, #255	; 0xff
 8001cc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d114      	bne.n	8001cf8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d01a      	beq.n	8001d0c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	3310      	adds	r3, #16
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f001 f8ac 	bl	8002e38 <xTaskRemoveFromEventList>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d012      	beq.n	8001d0c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001ce6:	4b0d      	ldr	r3, [pc, #52]	; (8001d1c <xQueueGenericReset+0xcc>)
 8001ce8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	f3bf 8f4f 	dsb	sy
 8001cf2:	f3bf 8f6f 	isb	sy
 8001cf6:	e009      	b.n	8001d0c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	3310      	adds	r3, #16
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7ff fc1f 	bl	8001540 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	3324      	adds	r3, #36	; 0x24
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff fc1a 	bl	8001540 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001d0c:	f7ff fde2 	bl	80018d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001d10:	2301      	movs	r3, #1
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	e000ed04 	.word	0xe000ed04

08001d20 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08a      	sub	sp, #40	; 0x28
 8001d24:	af02      	add	r7, sp, #8
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d109      	bne.n	8001d48 <xQueueGenericCreate+0x28>
 8001d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d38:	f383 8811 	msr	BASEPRI, r3
 8001d3c:	f3bf 8f6f 	isb	sy
 8001d40:	f3bf 8f4f 	dsb	sy
 8001d44:	613b      	str	r3, [r7, #16]
 8001d46:	e7fe      	b.n	8001d46 <xQueueGenericCreate+0x26>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	68ba      	ldr	r2, [r7, #8]
 8001d4c:	fb02 f303 	mul.w	r3, r2, r3
 8001d50:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	3348      	adds	r3, #72	; 0x48
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff fe7c 	bl	8001a54 <pvPortMalloc>
 8001d5c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d00d      	beq.n	8001d80 <xQueueGenericCreate+0x60>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	3348      	adds	r3, #72	; 0x48
 8001d6c:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001d6e:	79fa      	ldrb	r2, [r7, #7]
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	4613      	mov	r3, r2
 8001d76:	697a      	ldr	r2, [r7, #20]
 8001d78:	68b9      	ldr	r1, [r7, #8]
 8001d7a:	68f8      	ldr	r0, [r7, #12]
 8001d7c:	f000 f805 	bl	8001d8a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001d80:	69bb      	ldr	r3, [r7, #24]
	}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3720      	adds	r7, #32
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	b084      	sub	sp, #16
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	60f8      	str	r0, [r7, #12]
 8001d92:	60b9      	str	r1, [r7, #8]
 8001d94:	607a      	str	r2, [r7, #4]
 8001d96:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d103      	bne.n	8001da6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	601a      	str	r2, [r3, #0]
 8001da4:	e002      	b.n	8001dac <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	68ba      	ldr	r2, [r7, #8]
 8001db6:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001db8:	2101      	movs	r1, #1
 8001dba:	69b8      	ldr	r0, [r7, #24]
 8001dbc:	f7ff ff48 	bl	8001c50 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001dc0:	bf00      	nop
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08e      	sub	sp, #56	; 0x38
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	60f8      	str	r0, [r7, #12]
 8001dd0:	60b9      	str	r1, [r7, #8]
 8001dd2:	607a      	str	r2, [r7, #4]
 8001dd4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d109      	bne.n	8001df8 <xQueueGenericSend+0x30>
 8001de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001de8:	f383 8811 	msr	BASEPRI, r3
 8001dec:	f3bf 8f6f 	isb	sy
 8001df0:	f3bf 8f4f 	dsb	sy
 8001df4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001df6:	e7fe      	b.n	8001df6 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d103      	bne.n	8001e06 <xQueueGenericSend+0x3e>
 8001dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <xQueueGenericSend+0x42>
 8001e06:	2301      	movs	r3, #1
 8001e08:	e000      	b.n	8001e0c <xQueueGenericSend+0x44>
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d109      	bne.n	8001e24 <xQueueGenericSend+0x5c>
 8001e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e14:	f383 8811 	msr	BASEPRI, r3
 8001e18:	f3bf 8f6f 	isb	sy
 8001e1c:	f3bf 8f4f 	dsb	sy
 8001e20:	627b      	str	r3, [r7, #36]	; 0x24
 8001e22:	e7fe      	b.n	8001e22 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d103      	bne.n	8001e32 <xQueueGenericSend+0x6a>
 8001e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d101      	bne.n	8001e36 <xQueueGenericSend+0x6e>
 8001e32:	2301      	movs	r3, #1
 8001e34:	e000      	b.n	8001e38 <xQueueGenericSend+0x70>
 8001e36:	2300      	movs	r3, #0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d109      	bne.n	8001e50 <xQueueGenericSend+0x88>
 8001e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e40:	f383 8811 	msr	BASEPRI, r3
 8001e44:	f3bf 8f6f 	isb	sy
 8001e48:	f3bf 8f4f 	dsb	sy
 8001e4c:	623b      	str	r3, [r7, #32]
 8001e4e:	e7fe      	b.n	8001e4e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001e50:	f001 f98c 	bl	800316c <xTaskGetSchedulerState>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d102      	bne.n	8001e60 <xQueueGenericSend+0x98>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d101      	bne.n	8001e64 <xQueueGenericSend+0x9c>
 8001e60:	2301      	movs	r3, #1
 8001e62:	e000      	b.n	8001e66 <xQueueGenericSend+0x9e>
 8001e64:	2300      	movs	r3, #0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d109      	bne.n	8001e7e <xQueueGenericSend+0xb6>
 8001e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e6e:	f383 8811 	msr	BASEPRI, r3
 8001e72:	f3bf 8f6f 	isb	sy
 8001e76:	f3bf 8f4f 	dsb	sy
 8001e7a:	61fb      	str	r3, [r7, #28]
 8001e7c:	e7fe      	b.n	8001e7c <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001e7e:	f7ff fcfb 	bl	8001878 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d302      	bcc.n	8001e94 <xQueueGenericSend+0xcc>
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d129      	bne.n	8001ee8 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	68b9      	ldr	r1, [r7, #8]
 8001e98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001e9a:	f000 fa03 	bl	80022a4 <prvCopyDataToQueue>
 8001e9e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d010      	beq.n	8001eca <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eaa:	3324      	adds	r3, #36	; 0x24
 8001eac:	4618      	mov	r0, r3
 8001eae:	f000 ffc3 	bl	8002e38 <xTaskRemoveFromEventList>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d013      	beq.n	8001ee0 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001eb8:	4b3f      	ldr	r3, [pc, #252]	; (8001fb8 <xQueueGenericSend+0x1f0>)
 8001eba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	f3bf 8f4f 	dsb	sy
 8001ec4:	f3bf 8f6f 	isb	sy
 8001ec8:	e00a      	b.n	8001ee0 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d007      	beq.n	8001ee0 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001ed0:	4b39      	ldr	r3, [pc, #228]	; (8001fb8 <xQueueGenericSend+0x1f0>)
 8001ed2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	f3bf 8f4f 	dsb	sy
 8001edc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001ee0:	f7ff fcf8 	bl	80018d4 <vPortExitCritical>
				return pdPASS;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e063      	b.n	8001fb0 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d103      	bne.n	8001ef6 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001eee:	f7ff fcf1 	bl	80018d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	e05c      	b.n	8001fb0 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001ef6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d106      	bne.n	8001f0a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001efc:	f107 0314 	add.w	r3, r7, #20
 8001f00:	4618      	mov	r0, r3
 8001f02:	f000 fffb 	bl	8002efc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001f06:	2301      	movs	r3, #1
 8001f08:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001f0a:	f7ff fce3 	bl	80018d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001f0e:	f000 fd55 	bl	80029bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001f12:	f7ff fcb1 	bl	8001878 <vPortEnterCritical>
 8001f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f18:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001f1c:	b25b      	sxtb	r3, r3
 8001f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f22:	d103      	bne.n	8001f2c <xQueueGenericSend+0x164>
 8001f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001f32:	b25b      	sxtb	r3, r3
 8001f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f38:	d103      	bne.n	8001f42 <xQueueGenericSend+0x17a>
 8001f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001f42:	f7ff fcc7 	bl	80018d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001f46:	1d3a      	adds	r2, r7, #4
 8001f48:	f107 0314 	add.w	r3, r7, #20
 8001f4c:	4611      	mov	r1, r2
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f000 ffea 	bl	8002f28 <xTaskCheckForTimeOut>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d124      	bne.n	8001fa4 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001f5a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f5c:	f000 fa9a 	bl	8002494 <prvIsQueueFull>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d018      	beq.n	8001f98 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f68:	3310      	adds	r3, #16
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	4611      	mov	r1, r2
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f000 ff14 	bl	8002d9c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001f74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f76:	f000 fa25 	bl	80023c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001f7a:	f000 fd2d 	bl	80029d8 <xTaskResumeAll>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	f47f af7c 	bne.w	8001e7e <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8001f86:	4b0c      	ldr	r3, [pc, #48]	; (8001fb8 <xQueueGenericSend+0x1f0>)
 8001f88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f8c:	601a      	str	r2, [r3, #0]
 8001f8e:	f3bf 8f4f 	dsb	sy
 8001f92:	f3bf 8f6f 	isb	sy
 8001f96:	e772      	b.n	8001e7e <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001f98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f9a:	f000 fa13 	bl	80023c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001f9e:	f000 fd1b 	bl	80029d8 <xTaskResumeAll>
 8001fa2:	e76c      	b.n	8001e7e <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001fa4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001fa6:	f000 fa0d 	bl	80023c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001faa:	f000 fd15 	bl	80029d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001fae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3738      	adds	r7, #56	; 0x38
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	e000ed04 	.word	0xe000ed04

08001fbc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b090      	sub	sp, #64	; 0x40
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
 8001fc8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8001fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d109      	bne.n	8001fe8 <xQueueGenericSendFromISR+0x2c>
 8001fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fd8:	f383 8811 	msr	BASEPRI, r3
 8001fdc:	f3bf 8f6f 	isb	sy
 8001fe0:	f3bf 8f4f 	dsb	sy
 8001fe4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001fe6:	e7fe      	b.n	8001fe6 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d103      	bne.n	8001ff6 <xQueueGenericSendFromISR+0x3a>
 8001fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d101      	bne.n	8001ffa <xQueueGenericSendFromISR+0x3e>
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e000      	b.n	8001ffc <xQueueGenericSendFromISR+0x40>
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d109      	bne.n	8002014 <xQueueGenericSendFromISR+0x58>
 8002000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002004:	f383 8811 	msr	BASEPRI, r3
 8002008:	f3bf 8f6f 	isb	sy
 800200c:	f3bf 8f4f 	dsb	sy
 8002010:	627b      	str	r3, [r7, #36]	; 0x24
 8002012:	e7fe      	b.n	8002012 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	2b02      	cmp	r3, #2
 8002018:	d103      	bne.n	8002022 <xQueueGenericSendFromISR+0x66>
 800201a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800201c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800201e:	2b01      	cmp	r3, #1
 8002020:	d101      	bne.n	8002026 <xQueueGenericSendFromISR+0x6a>
 8002022:	2301      	movs	r3, #1
 8002024:	e000      	b.n	8002028 <xQueueGenericSendFromISR+0x6c>
 8002026:	2300      	movs	r3, #0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d109      	bne.n	8002040 <xQueueGenericSendFromISR+0x84>
 800202c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002030:	f383 8811 	msr	BASEPRI, r3
 8002034:	f3bf 8f6f 	isb	sy
 8002038:	f3bf 8f4f 	dsb	sy
 800203c:	623b      	str	r3, [r7, #32]
 800203e:	e7fe      	b.n	800203e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002040:	f7ff fccc 	bl	80019dc <vPortValidateInterruptPriority>
	__asm volatile
 8002044:	f3ef 8211 	mrs	r2, BASEPRI
 8002048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800204c:	f383 8811 	msr	BASEPRI, r3
 8002050:	f3bf 8f6f 	isb	sy
 8002054:	f3bf 8f4f 	dsb	sy
 8002058:	61fa      	str	r2, [r7, #28]
 800205a:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800205c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800205e:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002062:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002066:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002068:	429a      	cmp	r2, r3
 800206a:	d302      	bcc.n	8002072 <xQueueGenericSendFromISR+0xb6>
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	2b02      	cmp	r3, #2
 8002070:	d12f      	bne.n	80020d2 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002074:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002078:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800207c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800207e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002080:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002082:	683a      	ldr	r2, [r7, #0]
 8002084:	68b9      	ldr	r1, [r7, #8]
 8002086:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002088:	f000 f90c 	bl	80022a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800208c:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002094:	d112      	bne.n	80020bc <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800209a:	2b00      	cmp	r3, #0
 800209c:	d016      	beq.n	80020cc <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800209e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020a0:	3324      	adds	r3, #36	; 0x24
 80020a2:	4618      	mov	r0, r3
 80020a4:	f000 fec8 	bl	8002e38 <xTaskRemoveFromEventList>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d00e      	beq.n	80020cc <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d00b      	beq.n	80020cc <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2201      	movs	r2, #1
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	e007      	b.n	80020cc <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80020bc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80020c0:	3301      	adds	r3, #1
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	b25a      	sxtb	r2, r3
 80020c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80020cc:	2301      	movs	r3, #1
 80020ce:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80020d0:	e001      	b.n	80020d6 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020d8:	617b      	str	r3, [r7, #20]
	__asm volatile
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80020e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3740      	adds	r7, #64	; 0x40
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
	...

080020ec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08c      	sub	sp, #48	; 0x30
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80020f8:	2300      	movs	r3, #0
 80020fa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002102:	2b00      	cmp	r3, #0
 8002104:	d109      	bne.n	800211a <xQueueReceive+0x2e>
	__asm volatile
 8002106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800210a:	f383 8811 	msr	BASEPRI, r3
 800210e:	f3bf 8f6f 	isb	sy
 8002112:	f3bf 8f4f 	dsb	sy
 8002116:	623b      	str	r3, [r7, #32]
 8002118:	e7fe      	b.n	8002118 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d103      	bne.n	8002128 <xQueueReceive+0x3c>
 8002120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002124:	2b00      	cmp	r3, #0
 8002126:	d101      	bne.n	800212c <xQueueReceive+0x40>
 8002128:	2301      	movs	r3, #1
 800212a:	e000      	b.n	800212e <xQueueReceive+0x42>
 800212c:	2300      	movs	r3, #0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d109      	bne.n	8002146 <xQueueReceive+0x5a>
 8002132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002136:	f383 8811 	msr	BASEPRI, r3
 800213a:	f3bf 8f6f 	isb	sy
 800213e:	f3bf 8f4f 	dsb	sy
 8002142:	61fb      	str	r3, [r7, #28]
 8002144:	e7fe      	b.n	8002144 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002146:	f001 f811 	bl	800316c <xTaskGetSchedulerState>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d102      	bne.n	8002156 <xQueueReceive+0x6a>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d101      	bne.n	800215a <xQueueReceive+0x6e>
 8002156:	2301      	movs	r3, #1
 8002158:	e000      	b.n	800215c <xQueueReceive+0x70>
 800215a:	2300      	movs	r3, #0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d109      	bne.n	8002174 <xQueueReceive+0x88>
 8002160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002164:	f383 8811 	msr	BASEPRI, r3
 8002168:	f3bf 8f6f 	isb	sy
 800216c:	f3bf 8f4f 	dsb	sy
 8002170:	61bb      	str	r3, [r7, #24]
 8002172:	e7fe      	b.n	8002172 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002174:	f7ff fb80 	bl	8001878 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800217a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800217c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800217e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002180:	2b00      	cmp	r3, #0
 8002182:	d01f      	beq.n	80021c4 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002184:	68b9      	ldr	r1, [r7, #8]
 8002186:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002188:	f000 f8f6 	bl	8002378 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800218c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218e:	1e5a      	subs	r2, r3, #1
 8002190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002192:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002196:	691b      	ldr	r3, [r3, #16]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d00f      	beq.n	80021bc <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800219c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800219e:	3310      	adds	r3, #16
 80021a0:	4618      	mov	r0, r3
 80021a2:	f000 fe49 	bl	8002e38 <xTaskRemoveFromEventList>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d007      	beq.n	80021bc <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80021ac:	4b3c      	ldr	r3, [pc, #240]	; (80022a0 <xQueueReceive+0x1b4>)
 80021ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	f3bf 8f4f 	dsb	sy
 80021b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80021bc:	f7ff fb8a 	bl	80018d4 <vPortExitCritical>
				return pdPASS;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e069      	b.n	8002298 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d103      	bne.n	80021d2 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80021ca:	f7ff fb83 	bl	80018d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80021ce:	2300      	movs	r3, #0
 80021d0:	e062      	b.n	8002298 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80021d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d106      	bne.n	80021e6 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80021d8:	f107 0310 	add.w	r3, r7, #16
 80021dc:	4618      	mov	r0, r3
 80021de:	f000 fe8d 	bl	8002efc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80021e2:	2301      	movs	r3, #1
 80021e4:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80021e6:	f7ff fb75 	bl	80018d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80021ea:	f000 fbe7 	bl	80029bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80021ee:	f7ff fb43 	bl	8001878 <vPortEnterCritical>
 80021f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80021f8:	b25b      	sxtb	r3, r3
 80021fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021fe:	d103      	bne.n	8002208 <xQueueReceive+0x11c>
 8002200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002202:	2200      	movs	r2, #0
 8002204:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800220a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800220e:	b25b      	sxtb	r3, r3
 8002210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002214:	d103      	bne.n	800221e <xQueueReceive+0x132>
 8002216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002218:	2200      	movs	r2, #0
 800221a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800221e:	f7ff fb59 	bl	80018d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002222:	1d3a      	adds	r2, r7, #4
 8002224:	f107 0310 	add.w	r3, r7, #16
 8002228:	4611      	mov	r1, r2
 800222a:	4618      	mov	r0, r3
 800222c:	f000 fe7c 	bl	8002f28 <xTaskCheckForTimeOut>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d123      	bne.n	800227e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002236:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002238:	f000 f916 	bl	8002468 <prvIsQueueEmpty>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d017      	beq.n	8002272 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002244:	3324      	adds	r3, #36	; 0x24
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	4611      	mov	r1, r2
 800224a:	4618      	mov	r0, r3
 800224c:	f000 fda6 	bl	8002d9c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002250:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002252:	f000 f8b7 	bl	80023c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002256:	f000 fbbf 	bl	80029d8 <xTaskResumeAll>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d189      	bne.n	8002174 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8002260:	4b0f      	ldr	r3, [pc, #60]	; (80022a0 <xQueueReceive+0x1b4>)
 8002262:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	f3bf 8f4f 	dsb	sy
 800226c:	f3bf 8f6f 	isb	sy
 8002270:	e780      	b.n	8002174 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002272:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002274:	f000 f8a6 	bl	80023c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002278:	f000 fbae 	bl	80029d8 <xTaskResumeAll>
 800227c:	e77a      	b.n	8002174 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800227e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002280:	f000 f8a0 	bl	80023c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002284:	f000 fba8 	bl	80029d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002288:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800228a:	f000 f8ed 	bl	8002468 <prvIsQueueEmpty>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	f43f af6f 	beq.w	8002174 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002296:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002298:	4618      	mov	r0, r3
 800229a:	3730      	adds	r7, #48	; 0x30
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	e000ed04 	.word	0xe000ed04

080022a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	60b9      	str	r1, [r7, #8]
 80022ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80022b0:	2300      	movs	r3, #0
 80022b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10d      	bne.n	80022de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d14d      	bne.n	8002366 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	4618      	mov	r0, r3
 80022d0:	f000 ff6a 	bl	80031a8 <xTaskPriorityDisinherit>
 80022d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2200      	movs	r2, #0
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	e043      	b.n	8002366 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d119      	bne.n	8002318 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6858      	ldr	r0, [r3, #4]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ec:	461a      	mov	r2, r3
 80022ee:	68b9      	ldr	r1, [r7, #8]
 80022f0:	f006 ffa2 	bl	8009238 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	685a      	ldr	r2, [r3, #4]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fc:	441a      	add	r2, r3
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	685a      	ldr	r2, [r3, #4]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	429a      	cmp	r2, r3
 800230c:	d32b      	bcc.n	8002366 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	605a      	str	r2, [r3, #4]
 8002316:	e026      	b.n	8002366 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	68d8      	ldr	r0, [r3, #12]
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002320:	461a      	mov	r2, r3
 8002322:	68b9      	ldr	r1, [r7, #8]
 8002324:	f006 ff88 	bl	8009238 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	68da      	ldr	r2, [r3, #12]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002330:	425b      	negs	r3, r3
 8002332:	441a      	add	r2, r3
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	68da      	ldr	r2, [r3, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	429a      	cmp	r2, r3
 8002342:	d207      	bcs.n	8002354 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234c:	425b      	negs	r3, r3
 800234e:	441a      	add	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2b02      	cmp	r3, #2
 8002358:	d105      	bne.n	8002366 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d002      	beq.n	8002366 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	3b01      	subs	r3, #1
 8002364:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	1c5a      	adds	r2, r3, #1
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800236e:	697b      	ldr	r3, [r7, #20]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3718      	adds	r7, #24
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	2b00      	cmp	r3, #0
 8002388:	d018      	beq.n	80023bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	68da      	ldr	r2, [r3, #12]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	441a      	add	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	68da      	ldr	r2, [r3, #12]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d303      	bcc.n	80023ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68d9      	ldr	r1, [r3, #12]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b4:	461a      	mov	r2, r3
 80023b6:	6838      	ldr	r0, [r7, #0]
 80023b8:	f006 ff3e 	bl	8009238 <memcpy>
	}
}
 80023bc:	bf00      	nop
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80023cc:	f7ff fa54 	bl	8001878 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80023d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80023d8:	e011      	b.n	80023fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d012      	beq.n	8002408 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	3324      	adds	r3, #36	; 0x24
 80023e6:	4618      	mov	r0, r3
 80023e8:	f000 fd26 	bl	8002e38 <xTaskRemoveFromEventList>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80023f2:	f000 fdf9 	bl	8002fe8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80023f6:	7bfb      	ldrb	r3, [r7, #15]
 80023f8:	3b01      	subs	r3, #1
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80023fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002402:	2b00      	cmp	r3, #0
 8002404:	dce9      	bgt.n	80023da <prvUnlockQueue+0x16>
 8002406:	e000      	b.n	800240a <prvUnlockQueue+0x46>
					break;
 8002408:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	22ff      	movs	r2, #255	; 0xff
 800240e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002412:	f7ff fa5f 	bl	80018d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002416:	f7ff fa2f 	bl	8001878 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002420:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002422:	e011      	b.n	8002448 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	691b      	ldr	r3, [r3, #16]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d012      	beq.n	8002452 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	3310      	adds	r3, #16
 8002430:	4618      	mov	r0, r3
 8002432:	f000 fd01 	bl	8002e38 <xTaskRemoveFromEventList>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800243c:	f000 fdd4 	bl	8002fe8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002440:	7bbb      	ldrb	r3, [r7, #14]
 8002442:	3b01      	subs	r3, #1
 8002444:	b2db      	uxtb	r3, r3
 8002446:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002448:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800244c:	2b00      	cmp	r3, #0
 800244e:	dce9      	bgt.n	8002424 <prvUnlockQueue+0x60>
 8002450:	e000      	b.n	8002454 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002452:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	22ff      	movs	r2, #255	; 0xff
 8002458:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800245c:	f7ff fa3a 	bl	80018d4 <vPortExitCritical>
}
 8002460:	bf00      	nop
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}

08002468 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002470:	f7ff fa02 	bl	8001878 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002478:	2b00      	cmp	r3, #0
 800247a:	d102      	bne.n	8002482 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800247c:	2301      	movs	r3, #1
 800247e:	60fb      	str	r3, [r7, #12]
 8002480:	e001      	b.n	8002486 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002482:	2300      	movs	r3, #0
 8002484:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002486:	f7ff fa25 	bl	80018d4 <vPortExitCritical>

	return xReturn;
 800248a:	68fb      	ldr	r3, [r7, #12]
}
 800248c:	4618      	mov	r0, r3
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800249c:	f7ff f9ec 	bl	8001878 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d102      	bne.n	80024b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80024ac:	2301      	movs	r3, #1
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	e001      	b.n	80024b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80024b2:	2300      	movs	r3, #0
 80024b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80024b6:	f7ff fa0d 	bl	80018d4 <vPortExitCritical>

	return xReturn;
 80024ba:	68fb      	ldr	r3, [r7, #12]
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3710      	adds	r7, #16
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80024d4:	f7ff f9d0 	bl	8001878 <vPortEnterCritical>
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80024de:	b25b      	sxtb	r3, r3
 80024e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e4:	d103      	bne.n	80024ee <vQueueWaitForMessageRestricted+0x2a>
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80024f4:	b25b      	sxtb	r3, r3
 80024f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024fa:	d103      	bne.n	8002504 <vQueueWaitForMessageRestricted+0x40>
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002504:	f7ff f9e6 	bl	80018d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800250c:	2b00      	cmp	r3, #0
 800250e:	d106      	bne.n	800251e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	3324      	adds	r3, #36	; 0x24
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	68b9      	ldr	r1, [r7, #8]
 8002518:	4618      	mov	r0, r3
 800251a:	f000 fc63 	bl	8002de4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800251e:	6978      	ldr	r0, [r7, #20]
 8002520:	f7ff ff50 	bl	80023c4 <prvUnlockQueue>
	}
 8002524:	bf00      	nop
 8002526:	3718      	adds	r7, #24
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800252c:	b580      	push	{r7, lr}
 800252e:	b08c      	sub	sp, #48	; 0x30
 8002530:	af04      	add	r7, sp, #16
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	603b      	str	r3, [r7, #0]
 8002538:	4613      	mov	r3, r2
 800253a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800253c:	88fb      	ldrh	r3, [r7, #6]
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff fa87 	bl	8001a54 <pvPortMalloc>
 8002546:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00e      	beq.n	800256c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800254e:	2050      	movs	r0, #80	; 0x50
 8002550:	f7ff fa80 	bl	8001a54 <pvPortMalloc>
 8002554:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d003      	beq.n	8002564 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	697a      	ldr	r2, [r7, #20]
 8002560:	631a      	str	r2, [r3, #48]	; 0x30
 8002562:	e005      	b.n	8002570 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002564:	6978      	ldr	r0, [r7, #20]
 8002566:	f7ff fb07 	bl	8001b78 <vPortFree>
 800256a:	e001      	b.n	8002570 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800256c:	2300      	movs	r3, #0
 800256e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d013      	beq.n	800259e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002576:	88fa      	ldrh	r2, [r7, #6]
 8002578:	2300      	movs	r3, #0
 800257a:	9303      	str	r3, [sp, #12]
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	9302      	str	r3, [sp, #8]
 8002580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002582:	9301      	str	r3, [sp, #4]
 8002584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	68b9      	ldr	r1, [r7, #8]
 800258c:	68f8      	ldr	r0, [r7, #12]
 800258e:	f000 f80e 	bl	80025ae <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002592:	69f8      	ldr	r0, [r7, #28]
 8002594:	f000 f89a 	bl	80026cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002598:	2301      	movs	r3, #1
 800259a:	61bb      	str	r3, [r7, #24]
 800259c:	e002      	b.n	80025a4 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800259e:	f04f 33ff 	mov.w	r3, #4294967295
 80025a2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80025a4:	69bb      	ldr	r3, [r7, #24]
	}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3720      	adds	r7, #32
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b088      	sub	sp, #32
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	60f8      	str	r0, [r7, #12]
 80025b6:	60b9      	str	r1, [r7, #8]
 80025b8:	607a      	str	r2, [r7, #4]
 80025ba:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80025bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025be:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	461a      	mov	r2, r3
 80025c6:	21a5      	movs	r1, #165	; 0xa5
 80025c8:	f006 fe41 	bl	800924e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80025cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80025d6:	3b01      	subs	r3, #1
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	4413      	add	r3, r2
 80025dc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	f023 0307 	bic.w	r3, r3, #7
 80025e4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	f003 0307 	and.w	r3, r3, #7
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d009      	beq.n	8002604 <prvInitialiseNewTask+0x56>
 80025f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025f4:	f383 8811 	msr	BASEPRI, r3
 80025f8:	f3bf 8f6f 	isb	sy
 80025fc:	f3bf 8f4f 	dsb	sy
 8002600:	617b      	str	r3, [r7, #20]
 8002602:	e7fe      	b.n	8002602 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d01f      	beq.n	800264a <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800260a:	2300      	movs	r3, #0
 800260c:	61fb      	str	r3, [r7, #28]
 800260e:	e012      	b.n	8002636 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002610:	68ba      	ldr	r2, [r7, #8]
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	4413      	add	r3, r2
 8002616:	7819      	ldrb	r1, [r3, #0]
 8002618:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	4413      	add	r3, r2
 800261e:	3334      	adds	r3, #52	; 0x34
 8002620:	460a      	mov	r2, r1
 8002622:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002624:	68ba      	ldr	r2, [r7, #8]
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	4413      	add	r3, r2
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d006      	beq.n	800263e <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	3301      	adds	r3, #1
 8002634:	61fb      	str	r3, [r7, #28]
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	2b09      	cmp	r3, #9
 800263a:	d9e9      	bls.n	8002610 <prvInitialiseNewTask+0x62>
 800263c:	e000      	b.n	8002640 <prvInitialiseNewTask+0x92>
			{
				break;
 800263e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002642:	2200      	movs	r2, #0
 8002644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002648:	e003      	b.n	8002652 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800264a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002654:	2b04      	cmp	r3, #4
 8002656:	d901      	bls.n	800265c <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002658:	2304      	movs	r3, #4
 800265a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800265c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800265e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002660:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002664:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002666:	641a      	str	r2, [r3, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
 8002668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800266a:	2200      	movs	r2, #0
 800266c:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800266e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002670:	3304      	adds	r3, #4
 8002672:	4618      	mov	r0, r3
 8002674:	f7fe ff83 	bl	800157e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800267a:	3318      	adds	r3, #24
 800267c:	4618      	mov	r0, r3
 800267e:	f7fe ff7e 	bl	800157e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002684:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002686:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800268a:	f1c3 0205 	rsb	r2, r3, #5
 800268e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002690:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002696:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800269a:	2200      	movs	r2, #0
 800269c:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800269e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80026a6:	683a      	ldr	r2, [r7, #0]
 80026a8:	68f9      	ldr	r1, [r7, #12]
 80026aa:	69b8      	ldr	r0, [r7, #24]
 80026ac:	f7fe fff8 	bl	80016a0 <pxPortInitialiseStack>
 80026b0:	4602      	mov	r2, r0
 80026b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026b4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80026b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d002      	beq.n	80026c2 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80026bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80026c2:	bf00      	nop
 80026c4:	3720      	adds	r7, #32
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
	...

080026cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80026d4:	f7ff f8d0 	bl	8001878 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80026d8:	4b2a      	ldr	r3, [pc, #168]	; (8002784 <prvAddNewTaskToReadyList+0xb8>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	3301      	adds	r3, #1
 80026de:	4a29      	ldr	r2, [pc, #164]	; (8002784 <prvAddNewTaskToReadyList+0xb8>)
 80026e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80026e2:	4b29      	ldr	r3, [pc, #164]	; (8002788 <prvAddNewTaskToReadyList+0xbc>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d109      	bne.n	80026fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80026ea:	4a27      	ldr	r2, [pc, #156]	; (8002788 <prvAddNewTaskToReadyList+0xbc>)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80026f0:	4b24      	ldr	r3, [pc, #144]	; (8002784 <prvAddNewTaskToReadyList+0xb8>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d110      	bne.n	800271a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80026f8:	f000 fc9c 	bl	8003034 <prvInitialiseTaskLists>
 80026fc:	e00d      	b.n	800271a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80026fe:	4b23      	ldr	r3, [pc, #140]	; (800278c <prvAddNewTaskToReadyList+0xc0>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d109      	bne.n	800271a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002706:	4b20      	ldr	r3, [pc, #128]	; (8002788 <prvAddNewTaskToReadyList+0xbc>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002710:	429a      	cmp	r2, r3
 8002712:	d802      	bhi.n	800271a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002714:	4a1c      	ldr	r2, [pc, #112]	; (8002788 <prvAddNewTaskToReadyList+0xbc>)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800271a:	4b1d      	ldr	r3, [pc, #116]	; (8002790 <prvAddNewTaskToReadyList+0xc4>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	3301      	adds	r3, #1
 8002720:	4a1b      	ldr	r2, [pc, #108]	; (8002790 <prvAddNewTaskToReadyList+0xc4>)
 8002722:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002728:	2201      	movs	r2, #1
 800272a:	409a      	lsls	r2, r3
 800272c:	4b19      	ldr	r3, [pc, #100]	; (8002794 <prvAddNewTaskToReadyList+0xc8>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4313      	orrs	r3, r2
 8002732:	4a18      	ldr	r2, [pc, #96]	; (8002794 <prvAddNewTaskToReadyList+0xc8>)
 8002734:	6013      	str	r3, [r2, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800273a:	4613      	mov	r3, r2
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	4413      	add	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4a15      	ldr	r2, [pc, #84]	; (8002798 <prvAddNewTaskToReadyList+0xcc>)
 8002744:	441a      	add	r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	3304      	adds	r3, #4
 800274a:	4619      	mov	r1, r3
 800274c:	4610      	mov	r0, r2
 800274e:	f7fe ff22 	bl	8001596 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002752:	f7ff f8bf 	bl	80018d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002756:	4b0d      	ldr	r3, [pc, #52]	; (800278c <prvAddNewTaskToReadyList+0xc0>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00e      	beq.n	800277c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800275e:	4b0a      	ldr	r3, [pc, #40]	; (8002788 <prvAddNewTaskToReadyList+0xbc>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002768:	429a      	cmp	r2, r3
 800276a:	d207      	bcs.n	800277c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800276c:	4b0b      	ldr	r3, [pc, #44]	; (800279c <prvAddNewTaskToReadyList+0xd0>)
 800276e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	f3bf 8f4f 	dsb	sy
 8002778:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800277c:	bf00      	nop
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	20001d9c 	.word	0x20001d9c
 8002788:	20001cc4 	.word	0x20001cc4
 800278c:	20001da8 	.word	0x20001da8
 8002790:	20001db8 	.word	0x20001db8
 8002794:	20001da4 	.word	0x20001da4
 8002798:	20001cc8 	.word	0x20001cc8
 800279c:	e000ed04 	.word	0xe000ed04

080027a0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80027a8:	f7ff f866 	bl	8001878 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d102      	bne.n	80027b8 <vTaskDelete+0x18>
 80027b2:	4b38      	ldr	r3, [pc, #224]	; (8002894 <vTaskDelete+0xf4>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	e000      	b.n	80027ba <vTaskDelete+0x1a>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	3304      	adds	r3, #4
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7fe ff43 	bl	800164c <uxListRemove>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d115      	bne.n	80027f8 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027d0:	4931      	ldr	r1, [pc, #196]	; (8002898 <vTaskDelete+0xf8>)
 80027d2:	4613      	mov	r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	4413      	add	r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	440b      	add	r3, r1
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d10a      	bne.n	80027f8 <vTaskDelete+0x58>
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e6:	2201      	movs	r2, #1
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	43da      	mvns	r2, r3
 80027ee:	4b2b      	ldr	r3, [pc, #172]	; (800289c <vTaskDelete+0xfc>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4013      	ands	r3, r2
 80027f4:	4a29      	ldr	r2, [pc, #164]	; (800289c <vTaskDelete+0xfc>)
 80027f6:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d004      	beq.n	800280a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	3318      	adds	r3, #24
 8002804:	4618      	mov	r0, r3
 8002806:	f7fe ff21 	bl	800164c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800280a:	4b25      	ldr	r3, [pc, #148]	; (80028a0 <vTaskDelete+0x100>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	3301      	adds	r3, #1
 8002810:	4a23      	ldr	r2, [pc, #140]	; (80028a0 <vTaskDelete+0x100>)
 8002812:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8002814:	4b1f      	ldr	r3, [pc, #124]	; (8002894 <vTaskDelete+0xf4>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	429a      	cmp	r2, r3
 800281c:	d10b      	bne.n	8002836 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	3304      	adds	r3, #4
 8002822:	4619      	mov	r1, r3
 8002824:	481f      	ldr	r0, [pc, #124]	; (80028a4 <vTaskDelete+0x104>)
 8002826:	f7fe feb6 	bl	8001596 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800282a:	4b1f      	ldr	r3, [pc, #124]	; (80028a8 <vTaskDelete+0x108>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	3301      	adds	r3, #1
 8002830:	4a1d      	ldr	r2, [pc, #116]	; (80028a8 <vTaskDelete+0x108>)
 8002832:	6013      	str	r3, [r2, #0]
 8002834:	e009      	b.n	800284a <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8002836:	4b1d      	ldr	r3, [pc, #116]	; (80028ac <vTaskDelete+0x10c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	3b01      	subs	r3, #1
 800283c:	4a1b      	ldr	r2, [pc, #108]	; (80028ac <vTaskDelete+0x10c>)
 800283e:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f000 fc63 	bl	800310c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8002846:	f000 fc71 	bl	800312c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800284a:	f7ff f843 	bl	80018d4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800284e:	4b18      	ldr	r3, [pc, #96]	; (80028b0 <vTaskDelete+0x110>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d01a      	beq.n	800288c <vTaskDelete+0xec>
		{
			if( pxTCB == pxCurrentTCB )
 8002856:	4b0f      	ldr	r3, [pc, #60]	; (8002894 <vTaskDelete+0xf4>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	429a      	cmp	r2, r3
 800285e:	d115      	bne.n	800288c <vTaskDelete+0xec>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8002860:	4b14      	ldr	r3, [pc, #80]	; (80028b4 <vTaskDelete+0x114>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d009      	beq.n	800287c <vTaskDelete+0xdc>
 8002868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800286c:	f383 8811 	msr	BASEPRI, r3
 8002870:	f3bf 8f6f 	isb	sy
 8002874:	f3bf 8f4f 	dsb	sy
 8002878:	60bb      	str	r3, [r7, #8]
 800287a:	e7fe      	b.n	800287a <vTaskDelete+0xda>
				portYIELD_WITHIN_API();
 800287c:	4b0e      	ldr	r3, [pc, #56]	; (80028b8 <vTaskDelete+0x118>)
 800287e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	f3bf 8f4f 	dsb	sy
 8002888:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800288c:	bf00      	nop
 800288e:	3710      	adds	r7, #16
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	20001cc4 	.word	0x20001cc4
 8002898:	20001cc8 	.word	0x20001cc8
 800289c:	20001da4 	.word	0x20001da4
 80028a0:	20001db8 	.word	0x20001db8
 80028a4:	20001d70 	.word	0x20001d70
 80028a8:	20001d84 	.word	0x20001d84
 80028ac:	20001d9c 	.word	0x20001d9c
 80028b0:	20001da8 	.word	0x20001da8
 80028b4:	20001dc4 	.word	0x20001dc4
 80028b8:	e000ed04 	.word	0xe000ed04

080028bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80028c4:	2300      	movs	r3, #0
 80028c6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d016      	beq.n	80028fc <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80028ce:	4b13      	ldr	r3, [pc, #76]	; (800291c <vTaskDelay+0x60>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d009      	beq.n	80028ea <vTaskDelay+0x2e>
 80028d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028da:	f383 8811 	msr	BASEPRI, r3
 80028de:	f3bf 8f6f 	isb	sy
 80028e2:	f3bf 8f4f 	dsb	sy
 80028e6:	60bb      	str	r3, [r7, #8]
 80028e8:	e7fe      	b.n	80028e8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80028ea:	f000 f867 	bl	80029bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80028ee:	2100      	movs	r1, #0
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f000 fcdd 	bl	80032b0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80028f6:	f000 f86f 	bl	80029d8 <xTaskResumeAll>
 80028fa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d107      	bne.n	8002912 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8002902:	4b07      	ldr	r3, [pc, #28]	; (8002920 <vTaskDelay+0x64>)
 8002904:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	f3bf 8f4f 	dsb	sy
 800290e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002912:	bf00      	nop
 8002914:	3710      	adds	r7, #16
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	20001dc4 	.word	0x20001dc4
 8002920:	e000ed04 	.word	0xe000ed04

08002924 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800292a:	4b1e      	ldr	r3, [pc, #120]	; (80029a4 <vTaskStartScheduler+0x80>)
 800292c:	9301      	str	r3, [sp, #4]
 800292e:	2300      	movs	r3, #0
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	2300      	movs	r3, #0
 8002934:	2246      	movs	r2, #70	; 0x46
 8002936:	491c      	ldr	r1, [pc, #112]	; (80029a8 <vTaskStartScheduler+0x84>)
 8002938:	481c      	ldr	r0, [pc, #112]	; (80029ac <vTaskStartScheduler+0x88>)
 800293a:	f7ff fdf7 	bl	800252c <xTaskCreate>
 800293e:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2b01      	cmp	r3, #1
 8002944:	d102      	bne.n	800294c <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8002946:	f000 fd19 	bl	800337c <xTimerCreateTimerTask>
 800294a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2b01      	cmp	r3, #1
 8002950:	d115      	bne.n	800297e <vTaskStartScheduler+0x5a>
 8002952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002956:	f383 8811 	msr	BASEPRI, r3
 800295a:	f3bf 8f6f 	isb	sy
 800295e:	f3bf 8f4f 	dsb	sy
 8002962:	60bb      	str	r3, [r7, #8]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002964:	4b12      	ldr	r3, [pc, #72]	; (80029b0 <vTaskStartScheduler+0x8c>)
 8002966:	f04f 32ff 	mov.w	r2, #4294967295
 800296a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800296c:	4b11      	ldr	r3, [pc, #68]	; (80029b4 <vTaskStartScheduler+0x90>)
 800296e:	2201      	movs	r2, #1
 8002970:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002972:	4b11      	ldr	r3, [pc, #68]	; (80029b8 <vTaskStartScheduler+0x94>)
 8002974:	2200      	movs	r2, #0
 8002976:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002978:	f7fe ff0e 	bl	8001798 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800297c:	e00d      	b.n	800299a <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002984:	d109      	bne.n	800299a <vTaskStartScheduler+0x76>
 8002986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800298a:	f383 8811 	msr	BASEPRI, r3
 800298e:	f3bf 8f6f 	isb	sy
 8002992:	f3bf 8f4f 	dsb	sy
 8002996:	607b      	str	r3, [r7, #4]
 8002998:	e7fe      	b.n	8002998 <vTaskStartScheduler+0x74>
}
 800299a:	bf00      	nop
 800299c:	3710      	adds	r7, #16
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	20001dc0 	.word	0x20001dc0
 80029a8:	08009ba8 	.word	0x08009ba8
 80029ac:	08003001 	.word	0x08003001
 80029b0:	20001dbc 	.word	0x20001dbc
 80029b4:	20001da8 	.word	0x20001da8
 80029b8:	20001da0 	.word	0x20001da0

080029bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80029c0:	4b04      	ldr	r3, [pc, #16]	; (80029d4 <vTaskSuspendAll+0x18>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	3301      	adds	r3, #1
 80029c6:	4a03      	ldr	r2, [pc, #12]	; (80029d4 <vTaskSuspendAll+0x18>)
 80029c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80029ca:	bf00      	nop
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bc80      	pop	{r7}
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	20001dc4 	.word	0x20001dc4

080029d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80029de:	2300      	movs	r3, #0
 80029e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80029e2:	2300      	movs	r3, #0
 80029e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80029e6:	4b41      	ldr	r3, [pc, #260]	; (8002aec <xTaskResumeAll+0x114>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d109      	bne.n	8002a02 <xTaskResumeAll+0x2a>
 80029ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029f2:	f383 8811 	msr	BASEPRI, r3
 80029f6:	f3bf 8f6f 	isb	sy
 80029fa:	f3bf 8f4f 	dsb	sy
 80029fe:	603b      	str	r3, [r7, #0]
 8002a00:	e7fe      	b.n	8002a00 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002a02:	f7fe ff39 	bl	8001878 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002a06:	4b39      	ldr	r3, [pc, #228]	; (8002aec <xTaskResumeAll+0x114>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	4a37      	ldr	r2, [pc, #220]	; (8002aec <xTaskResumeAll+0x114>)
 8002a0e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a10:	4b36      	ldr	r3, [pc, #216]	; (8002aec <xTaskResumeAll+0x114>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d161      	bne.n	8002adc <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002a18:	4b35      	ldr	r3, [pc, #212]	; (8002af0 <xTaskResumeAll+0x118>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d05d      	beq.n	8002adc <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002a20:	e02e      	b.n	8002a80 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a22:	4b34      	ldr	r3, [pc, #208]	; (8002af4 <xTaskResumeAll+0x11c>)
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	3318      	adds	r3, #24
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7fe fe0c 	bl	800164c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	3304      	adds	r3, #4
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7fe fe07 	bl	800164c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a42:	2201      	movs	r2, #1
 8002a44:	409a      	lsls	r2, r3
 8002a46:	4b2c      	ldr	r3, [pc, #176]	; (8002af8 <xTaskResumeAll+0x120>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	4a2a      	ldr	r2, [pc, #168]	; (8002af8 <xTaskResumeAll+0x120>)
 8002a4e:	6013      	str	r3, [r2, #0]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a54:	4613      	mov	r3, r2
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	4413      	add	r3, r2
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	4a27      	ldr	r2, [pc, #156]	; (8002afc <xTaskResumeAll+0x124>)
 8002a5e:	441a      	add	r2, r3
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	3304      	adds	r3, #4
 8002a64:	4619      	mov	r1, r3
 8002a66:	4610      	mov	r0, r2
 8002a68:	f7fe fd95 	bl	8001596 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a70:	4b23      	ldr	r3, [pc, #140]	; (8002b00 <xTaskResumeAll+0x128>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d302      	bcc.n	8002a80 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8002a7a:	4b22      	ldr	r3, [pc, #136]	; (8002b04 <xTaskResumeAll+0x12c>)
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002a80:	4b1c      	ldr	r3, [pc, #112]	; (8002af4 <xTaskResumeAll+0x11c>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d1cc      	bne.n	8002a22 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d001      	beq.n	8002a92 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002a8e:	f000 fb4d 	bl	800312c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002a92:	4b1d      	ldr	r3, [pc, #116]	; (8002b08 <xTaskResumeAll+0x130>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d010      	beq.n	8002ac0 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002a9e:	f000 f845 	bl	8002b2c <xTaskIncrementTick>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d002      	beq.n	8002aae <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8002aa8:	4b16      	ldr	r3, [pc, #88]	; (8002b04 <xTaskResumeAll+0x12c>)
 8002aaa:	2201      	movs	r2, #1
 8002aac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1f1      	bne.n	8002a9e <xTaskResumeAll+0xc6>

						xPendedTicks = 0;
 8002aba:	4b13      	ldr	r3, [pc, #76]	; (8002b08 <xTaskResumeAll+0x130>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002ac0:	4b10      	ldr	r3, [pc, #64]	; (8002b04 <xTaskResumeAll+0x12c>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d009      	beq.n	8002adc <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002acc:	4b0f      	ldr	r3, [pc, #60]	; (8002b0c <xTaskResumeAll+0x134>)
 8002ace:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	f3bf 8f4f 	dsb	sy
 8002ad8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002adc:	f7fe fefa 	bl	80018d4 <vPortExitCritical>

	return xAlreadyYielded;
 8002ae0:	68bb      	ldr	r3, [r7, #8]
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3710      	adds	r7, #16
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	20001dc4 	.word	0x20001dc4
 8002af0:	20001d9c 	.word	0x20001d9c
 8002af4:	20001d5c 	.word	0x20001d5c
 8002af8:	20001da4 	.word	0x20001da4
 8002afc:	20001cc8 	.word	0x20001cc8
 8002b00:	20001cc4 	.word	0x20001cc4
 8002b04:	20001db0 	.word	0x20001db0
 8002b08:	20001dac 	.word	0x20001dac
 8002b0c:	e000ed04 	.word	0xe000ed04

08002b10 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002b16:	4b04      	ldr	r3, [pc, #16]	; (8002b28 <xTaskGetTickCount+0x18>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002b1c:	687b      	ldr	r3, [r7, #4]
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bc80      	pop	{r7}
 8002b26:	4770      	bx	lr
 8002b28:	20001da0 	.word	0x20001da0

08002b2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002b32:	2300      	movs	r3, #0
 8002b34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b36:	4b4e      	ldr	r3, [pc, #312]	; (8002c70 <xTaskIncrementTick+0x144>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f040 808d 	bne.w	8002c5a <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002b40:	4b4c      	ldr	r3, [pc, #304]	; (8002c74 <xTaskIncrementTick+0x148>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	3301      	adds	r3, #1
 8002b46:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002b48:	4a4a      	ldr	r2, [pc, #296]	; (8002c74 <xTaskIncrementTick+0x148>)
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d11f      	bne.n	8002b94 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8002b54:	4b48      	ldr	r3, [pc, #288]	; (8002c78 <xTaskIncrementTick+0x14c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d009      	beq.n	8002b72 <xTaskIncrementTick+0x46>
 8002b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b62:	f383 8811 	msr	BASEPRI, r3
 8002b66:	f3bf 8f6f 	isb	sy
 8002b6a:	f3bf 8f4f 	dsb	sy
 8002b6e:	603b      	str	r3, [r7, #0]
 8002b70:	e7fe      	b.n	8002b70 <xTaskIncrementTick+0x44>
 8002b72:	4b41      	ldr	r3, [pc, #260]	; (8002c78 <xTaskIncrementTick+0x14c>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	60fb      	str	r3, [r7, #12]
 8002b78:	4b40      	ldr	r3, [pc, #256]	; (8002c7c <xTaskIncrementTick+0x150>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a3e      	ldr	r2, [pc, #248]	; (8002c78 <xTaskIncrementTick+0x14c>)
 8002b7e:	6013      	str	r3, [r2, #0]
 8002b80:	4a3e      	ldr	r2, [pc, #248]	; (8002c7c <xTaskIncrementTick+0x150>)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	6013      	str	r3, [r2, #0]
 8002b86:	4b3e      	ldr	r3, [pc, #248]	; (8002c80 <xTaskIncrementTick+0x154>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	4a3c      	ldr	r2, [pc, #240]	; (8002c80 <xTaskIncrementTick+0x154>)
 8002b8e:	6013      	str	r3, [r2, #0]
 8002b90:	f000 facc 	bl	800312c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002b94:	4b3b      	ldr	r3, [pc, #236]	; (8002c84 <xTaskIncrementTick+0x158>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d348      	bcc.n	8002c30 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b9e:	4b36      	ldr	r3, [pc, #216]	; (8002c78 <xTaskIncrementTick+0x14c>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d104      	bne.n	8002bb2 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ba8:	4b36      	ldr	r3, [pc, #216]	; (8002c84 <xTaskIncrementTick+0x158>)
 8002baa:	f04f 32ff 	mov.w	r2, #4294967295
 8002bae:	601a      	str	r2, [r3, #0]
					break;
 8002bb0:	e03e      	b.n	8002c30 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002bb2:	4b31      	ldr	r3, [pc, #196]	; (8002c78 <xTaskIncrementTick+0x14c>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002bc2:	693a      	ldr	r2, [r7, #16]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d203      	bcs.n	8002bd2 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002bca:	4a2e      	ldr	r2, [pc, #184]	; (8002c84 <xTaskIncrementTick+0x158>)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002bd0:	e02e      	b.n	8002c30 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	3304      	adds	r3, #4
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7fe fd38 	bl	800164c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d004      	beq.n	8002bee <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	3318      	adds	r3, #24
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7fe fd2f 	bl	800164c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	409a      	lsls	r2, r3
 8002bf6:	4b24      	ldr	r3, [pc, #144]	; (8002c88 <xTaskIncrementTick+0x15c>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	4a22      	ldr	r2, [pc, #136]	; (8002c88 <xTaskIncrementTick+0x15c>)
 8002bfe:	6013      	str	r3, [r2, #0]
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c04:	4613      	mov	r3, r2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	4413      	add	r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	4a1f      	ldr	r2, [pc, #124]	; (8002c8c <xTaskIncrementTick+0x160>)
 8002c0e:	441a      	add	r2, r3
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	3304      	adds	r3, #4
 8002c14:	4619      	mov	r1, r3
 8002c16:	4610      	mov	r0, r2
 8002c18:	f7fe fcbd 	bl	8001596 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c20:	4b1b      	ldr	r3, [pc, #108]	; (8002c90 <xTaskIncrementTick+0x164>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d3b9      	bcc.n	8002b9e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c2e:	e7b6      	b.n	8002b9e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002c30:	4b17      	ldr	r3, [pc, #92]	; (8002c90 <xTaskIncrementTick+0x164>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c36:	4915      	ldr	r1, [pc, #84]	; (8002c8c <xTaskIncrementTick+0x160>)
 8002c38:	4613      	mov	r3, r2
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	4413      	add	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d901      	bls.n	8002c4c <xTaskIncrementTick+0x120>
			{
				xSwitchRequired = pdTRUE;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002c4c:	4b11      	ldr	r3, [pc, #68]	; (8002c94 <xTaskIncrementTick+0x168>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d007      	beq.n	8002c64 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8002c54:	2301      	movs	r3, #1
 8002c56:	617b      	str	r3, [r7, #20]
 8002c58:	e004      	b.n	8002c64 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002c5a:	4b0f      	ldr	r3, [pc, #60]	; (8002c98 <xTaskIncrementTick+0x16c>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	3301      	adds	r3, #1
 8002c60:	4a0d      	ldr	r2, [pc, #52]	; (8002c98 <xTaskIncrementTick+0x16c>)
 8002c62:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002c64:	697b      	ldr	r3, [r7, #20]
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	20001dc4 	.word	0x20001dc4
 8002c74:	20001da0 	.word	0x20001da0
 8002c78:	20001d54 	.word	0x20001d54
 8002c7c:	20001d58 	.word	0x20001d58
 8002c80:	20001db4 	.word	0x20001db4
 8002c84:	20001dbc 	.word	0x20001dbc
 8002c88:	20001da4 	.word	0x20001da4
 8002c8c:	20001cc8 	.word	0x20001cc8
 8002c90:	20001cc4 	.word	0x20001cc4
 8002c94:	20001db0 	.word	0x20001db0
 8002c98:	20001dac 	.word	0x20001dac

08002c9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b088      	sub	sp, #32
 8002ca0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002ca2:	4b39      	ldr	r3, [pc, #228]	; (8002d88 <vTaskSwitchContext+0xec>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d003      	beq.n	8002cb2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002caa:	4b38      	ldr	r3, [pc, #224]	; (8002d8c <vTaskSwitchContext+0xf0>)
 8002cac:	2201      	movs	r2, #1
 8002cae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002cb0:	e065      	b.n	8002d7e <vTaskSwitchContext+0xe2>
		xYieldPending = pdFALSE;
 8002cb2:	4b36      	ldr	r3, [pc, #216]	; (8002d8c <vTaskSwitchContext+0xf0>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8002cb8:	4b35      	ldr	r3, [pc, #212]	; (8002d90 <vTaskSwitchContext+0xf4>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cbe:	61fb      	str	r3, [r7, #28]
 8002cc0:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8002cc4:	61bb      	str	r3, [r7, #24]
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d111      	bne.n	8002cf4 <vTaskSwitchContext+0x58>
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	3304      	adds	r3, #4
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d10b      	bne.n	8002cf4 <vTaskSwitchContext+0x58>
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	3308      	adds	r3, #8
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d105      	bne.n	8002cf4 <vTaskSwitchContext+0x58>
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	330c      	adds	r3, #12
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d008      	beq.n	8002d06 <vTaskSwitchContext+0x6a>
 8002cf4:	4b26      	ldr	r3, [pc, #152]	; (8002d90 <vTaskSwitchContext+0xf4>)
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	4b25      	ldr	r3, [pc, #148]	; (8002d90 <vTaskSwitchContext+0xf4>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	3334      	adds	r3, #52	; 0x34
 8002cfe:	4619      	mov	r1, r3
 8002d00:	4610      	mov	r0, r2
 8002d02:	f004 fbb2 	bl	800746a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d06:	4b23      	ldr	r3, [pc, #140]	; (8002d94 <vTaskSwitchContext+0xf8>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	fab3 f383 	clz	r3, r3
 8002d12:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002d14:	7afb      	ldrb	r3, [r7, #11]
 8002d16:	f1c3 031f 	rsb	r3, r3, #31
 8002d1a:	617b      	str	r3, [r7, #20]
 8002d1c:	491e      	ldr	r1, [pc, #120]	; (8002d98 <vTaskSwitchContext+0xfc>)
 8002d1e:	697a      	ldr	r2, [r7, #20]
 8002d20:	4613      	mov	r3, r2
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	4413      	add	r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	440b      	add	r3, r1
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d109      	bne.n	8002d44 <vTaskSwitchContext+0xa8>
	__asm volatile
 8002d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d34:	f383 8811 	msr	BASEPRI, r3
 8002d38:	f3bf 8f6f 	isb	sy
 8002d3c:	f3bf 8f4f 	dsb	sy
 8002d40:	607b      	str	r3, [r7, #4]
 8002d42:	e7fe      	b.n	8002d42 <vTaskSwitchContext+0xa6>
 8002d44:	697a      	ldr	r2, [r7, #20]
 8002d46:	4613      	mov	r3, r2
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	4413      	add	r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	4a12      	ldr	r2, [pc, #72]	; (8002d98 <vTaskSwitchContext+0xfc>)
 8002d50:	4413      	add	r3, r2
 8002d52:	613b      	str	r3, [r7, #16]
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	685a      	ldr	r2, [r3, #4]
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	605a      	str	r2, [r3, #4]
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	685a      	ldr	r2, [r3, #4]
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	3308      	adds	r3, #8
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d104      	bne.n	8002d74 <vTaskSwitchContext+0xd8>
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	685a      	ldr	r2, [r3, #4]
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	605a      	str	r2, [r3, #4]
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	4a05      	ldr	r2, [pc, #20]	; (8002d90 <vTaskSwitchContext+0xf4>)
 8002d7c:	6013      	str	r3, [r2, #0]
}
 8002d7e:	bf00      	nop
 8002d80:	3720      	adds	r7, #32
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	20001dc4 	.word	0x20001dc4
 8002d8c:	20001db0 	.word	0x20001db0
 8002d90:	20001cc4 	.word	0x20001cc4
 8002d94:	20001da4 	.word	0x20001da4
 8002d98:	20001cc8 	.word	0x20001cc8

08002d9c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d109      	bne.n	8002dc0 <vTaskPlaceOnEventList+0x24>
 8002dac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002db0:	f383 8811 	msr	BASEPRI, r3
 8002db4:	f3bf 8f6f 	isb	sy
 8002db8:	f3bf 8f4f 	dsb	sy
 8002dbc:	60fb      	str	r3, [r7, #12]
 8002dbe:	e7fe      	b.n	8002dbe <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002dc0:	4b07      	ldr	r3, [pc, #28]	; (8002de0 <vTaskPlaceOnEventList+0x44>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	3318      	adds	r3, #24
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f7fe fc07 	bl	80015dc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002dce:	2101      	movs	r1, #1
 8002dd0:	6838      	ldr	r0, [r7, #0]
 8002dd2:	f000 fa6d 	bl	80032b0 <prvAddCurrentTaskToDelayedList>
}
 8002dd6:	bf00      	nop
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	20001cc4 	.word	0x20001cc4

08002de4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b086      	sub	sp, #24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	60b9      	str	r1, [r7, #8]
 8002dee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d109      	bne.n	8002e0a <vTaskPlaceOnEventListRestricted+0x26>
 8002df6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dfa:	f383 8811 	msr	BASEPRI, r3
 8002dfe:	f3bf 8f6f 	isb	sy
 8002e02:	f3bf 8f4f 	dsb	sy
 8002e06:	617b      	str	r3, [r7, #20]
 8002e08:	e7fe      	b.n	8002e08 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002e0a:	4b0a      	ldr	r3, [pc, #40]	; (8002e34 <vTaskPlaceOnEventListRestricted+0x50>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	3318      	adds	r3, #24
 8002e10:	4619      	mov	r1, r3
 8002e12:	68f8      	ldr	r0, [r7, #12]
 8002e14:	f7fe fbbf 	bl	8001596 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d002      	beq.n	8002e24 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8002e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e22:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002e24:	6879      	ldr	r1, [r7, #4]
 8002e26:	68b8      	ldr	r0, [r7, #8]
 8002e28:	f000 fa42 	bl	80032b0 <prvAddCurrentTaskToDelayedList>
	}
 8002e2c:	bf00      	nop
 8002e2e:	3718      	adds	r7, #24
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	20001cc4 	.word	0x20001cc4

08002e38 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b086      	sub	sp, #24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d109      	bne.n	8002e62 <xTaskRemoveFromEventList+0x2a>
 8002e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e52:	f383 8811 	msr	BASEPRI, r3
 8002e56:	f3bf 8f6f 	isb	sy
 8002e5a:	f3bf 8f4f 	dsb	sy
 8002e5e:	60fb      	str	r3, [r7, #12]
 8002e60:	e7fe      	b.n	8002e60 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	3318      	adds	r3, #24
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7fe fbf0 	bl	800164c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e6c:	4b1d      	ldr	r3, [pc, #116]	; (8002ee4 <xTaskRemoveFromEventList+0xac>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d11c      	bne.n	8002eae <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	3304      	adds	r3, #4
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7fe fbe7 	bl	800164c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e82:	2201      	movs	r2, #1
 8002e84:	409a      	lsls	r2, r3
 8002e86:	4b18      	ldr	r3, [pc, #96]	; (8002ee8 <xTaskRemoveFromEventList+0xb0>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	4a16      	ldr	r2, [pc, #88]	; (8002ee8 <xTaskRemoveFromEventList+0xb0>)
 8002e8e:	6013      	str	r3, [r2, #0]
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e94:	4613      	mov	r3, r2
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	4413      	add	r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	4a13      	ldr	r2, [pc, #76]	; (8002eec <xTaskRemoveFromEventList+0xb4>)
 8002e9e:	441a      	add	r2, r3
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	3304      	adds	r3, #4
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	4610      	mov	r0, r2
 8002ea8:	f7fe fb75 	bl	8001596 <vListInsertEnd>
 8002eac:	e005      	b.n	8002eba <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	3318      	adds	r3, #24
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	480e      	ldr	r0, [pc, #56]	; (8002ef0 <xTaskRemoveFromEventList+0xb8>)
 8002eb6:	f7fe fb6e 	bl	8001596 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ebe:	4b0d      	ldr	r3, [pc, #52]	; (8002ef4 <xTaskRemoveFromEventList+0xbc>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d905      	bls.n	8002ed4 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002ecc:	4b0a      	ldr	r3, [pc, #40]	; (8002ef8 <xTaskRemoveFromEventList+0xc0>)
 8002ece:	2201      	movs	r2, #1
 8002ed0:	601a      	str	r2, [r3, #0]
 8002ed2:	e001      	b.n	8002ed8 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002ed8:	697b      	ldr	r3, [r7, #20]
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	20001dc4 	.word	0x20001dc4
 8002ee8:	20001da4 	.word	0x20001da4
 8002eec:	20001cc8 	.word	0x20001cc8
 8002ef0:	20001d5c 	.word	0x20001d5c
 8002ef4:	20001cc4 	.word	0x20001cc4
 8002ef8:	20001db0 	.word	0x20001db0

08002efc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002f04:	4b06      	ldr	r3, [pc, #24]	; (8002f20 <vTaskInternalSetTimeOutState+0x24>)
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002f0c:	4b05      	ldr	r3, [pc, #20]	; (8002f24 <vTaskInternalSetTimeOutState+0x28>)
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	605a      	str	r2, [r3, #4]
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bc80      	pop	{r7}
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	20001db4 	.word	0x20001db4
 8002f24:	20001da0 	.word	0x20001da0

08002f28 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b088      	sub	sp, #32
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d109      	bne.n	8002f4c <xTaskCheckForTimeOut+0x24>
 8002f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f3c:	f383 8811 	msr	BASEPRI, r3
 8002f40:	f3bf 8f6f 	isb	sy
 8002f44:	f3bf 8f4f 	dsb	sy
 8002f48:	613b      	str	r3, [r7, #16]
 8002f4a:	e7fe      	b.n	8002f4a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d109      	bne.n	8002f66 <xTaskCheckForTimeOut+0x3e>
 8002f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f56:	f383 8811 	msr	BASEPRI, r3
 8002f5a:	f3bf 8f6f 	isb	sy
 8002f5e:	f3bf 8f4f 	dsb	sy
 8002f62:	60fb      	str	r3, [r7, #12]
 8002f64:	e7fe      	b.n	8002f64 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8002f66:	f7fe fc87 	bl	8001878 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002f6a:	4b1d      	ldr	r3, [pc, #116]	; (8002fe0 <xTaskCheckForTimeOut+0xb8>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	69ba      	ldr	r2, [r7, #24]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f82:	d102      	bne.n	8002f8a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002f84:	2300      	movs	r3, #0
 8002f86:	61fb      	str	r3, [r7, #28]
 8002f88:	e023      	b.n	8002fd2 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	4b15      	ldr	r3, [pc, #84]	; (8002fe4 <xTaskCheckForTimeOut+0xbc>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d007      	beq.n	8002fa6 <xTaskCheckForTimeOut+0x7e>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685a      	ldr	r2, [r3, #4]
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d802      	bhi.n	8002fa6 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	61fb      	str	r3, [r7, #28]
 8002fa4:	e015      	b.n	8002fd2 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d90b      	bls.n	8002fc8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	1ad2      	subs	r2, r2, r3
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f7ff ff9d 	bl	8002efc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	61fb      	str	r3, [r7, #28]
 8002fc6:	e004      	b.n	8002fd2 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002fd2:	f7fe fc7f 	bl	80018d4 <vPortExitCritical>

	return xReturn;
 8002fd6:	69fb      	ldr	r3, [r7, #28]
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3720      	adds	r7, #32
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	20001da0 	.word	0x20001da0
 8002fe4:	20001db4 	.word	0x20001db4

08002fe8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002fec:	4b03      	ldr	r3, [pc, #12]	; (8002ffc <vTaskMissedYield+0x14>)
 8002fee:	2201      	movs	r2, #1
 8002ff0:	601a      	str	r2, [r3, #0]
}
 8002ff2:	bf00      	nop
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bc80      	pop	{r7}
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	20001db0 	.word	0x20001db0

08003000 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003008:	f000 f854 	bl	80030b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800300c:	4b07      	ldr	r3, [pc, #28]	; (800302c <prvIdleTask+0x2c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2b01      	cmp	r3, #1
 8003012:	d907      	bls.n	8003024 <prvIdleTask+0x24>
			{
				taskYIELD();
 8003014:	4b06      	ldr	r3, [pc, #24]	; (8003030 <prvIdleTask+0x30>)
 8003016:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	f3bf 8f4f 	dsb	sy
 8003020:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8003024:	f004 fa27 	bl	8007476 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8003028:	e7ee      	b.n	8003008 <prvIdleTask+0x8>
 800302a:	bf00      	nop
 800302c:	20001cc8 	.word	0x20001cc8
 8003030:	e000ed04 	.word	0xe000ed04

08003034 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800303a:	2300      	movs	r3, #0
 800303c:	607b      	str	r3, [r7, #4]
 800303e:	e00c      	b.n	800305a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	4613      	mov	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	4a12      	ldr	r2, [pc, #72]	; (8003094 <prvInitialiseTaskLists+0x60>)
 800304c:	4413      	add	r3, r2
 800304e:	4618      	mov	r0, r3
 8003050:	f7fe fa76 	bl	8001540 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3301      	adds	r3, #1
 8003058:	607b      	str	r3, [r7, #4]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2b04      	cmp	r3, #4
 800305e:	d9ef      	bls.n	8003040 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003060:	480d      	ldr	r0, [pc, #52]	; (8003098 <prvInitialiseTaskLists+0x64>)
 8003062:	f7fe fa6d 	bl	8001540 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003066:	480d      	ldr	r0, [pc, #52]	; (800309c <prvInitialiseTaskLists+0x68>)
 8003068:	f7fe fa6a 	bl	8001540 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800306c:	480c      	ldr	r0, [pc, #48]	; (80030a0 <prvInitialiseTaskLists+0x6c>)
 800306e:	f7fe fa67 	bl	8001540 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003072:	480c      	ldr	r0, [pc, #48]	; (80030a4 <prvInitialiseTaskLists+0x70>)
 8003074:	f7fe fa64 	bl	8001540 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003078:	480b      	ldr	r0, [pc, #44]	; (80030a8 <prvInitialiseTaskLists+0x74>)
 800307a:	f7fe fa61 	bl	8001540 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800307e:	4b0b      	ldr	r3, [pc, #44]	; (80030ac <prvInitialiseTaskLists+0x78>)
 8003080:	4a05      	ldr	r2, [pc, #20]	; (8003098 <prvInitialiseTaskLists+0x64>)
 8003082:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003084:	4b0a      	ldr	r3, [pc, #40]	; (80030b0 <prvInitialiseTaskLists+0x7c>)
 8003086:	4a05      	ldr	r2, [pc, #20]	; (800309c <prvInitialiseTaskLists+0x68>)
 8003088:	601a      	str	r2, [r3, #0]
}
 800308a:	bf00      	nop
 800308c:	3708      	adds	r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	20001cc8 	.word	0x20001cc8
 8003098:	20001d2c 	.word	0x20001d2c
 800309c:	20001d40 	.word	0x20001d40
 80030a0:	20001d5c 	.word	0x20001d5c
 80030a4:	20001d70 	.word	0x20001d70
 80030a8:	20001d88 	.word	0x20001d88
 80030ac:	20001d54 	.word	0x20001d54
 80030b0:	20001d58 	.word	0x20001d58

080030b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80030ba:	e019      	b.n	80030f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80030bc:	f7fe fbdc 	bl	8001878 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030c0:	4b0f      	ldr	r3, [pc, #60]	; (8003100 <prvCheckTasksWaitingTermination+0x4c>)
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	3304      	adds	r3, #4
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7fe fabd 	bl	800164c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80030d2:	4b0c      	ldr	r3, [pc, #48]	; (8003104 <prvCheckTasksWaitingTermination+0x50>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	3b01      	subs	r3, #1
 80030d8:	4a0a      	ldr	r2, [pc, #40]	; (8003104 <prvCheckTasksWaitingTermination+0x50>)
 80030da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80030dc:	4b0a      	ldr	r3, [pc, #40]	; (8003108 <prvCheckTasksWaitingTermination+0x54>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	3b01      	subs	r3, #1
 80030e2:	4a09      	ldr	r2, [pc, #36]	; (8003108 <prvCheckTasksWaitingTermination+0x54>)
 80030e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80030e6:	f7fe fbf5 	bl	80018d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 f80e 	bl	800310c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80030f0:	4b05      	ldr	r3, [pc, #20]	; (8003108 <prvCheckTasksWaitingTermination+0x54>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d1e1      	bne.n	80030bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80030f8:	bf00      	nop
 80030fa:	3708      	adds	r7, #8
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	20001d70 	.word	0x20001d70
 8003104:	20001d9c 	.word	0x20001d9c
 8003108:	20001d84 	.word	0x20001d84

0800310c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003118:	4618      	mov	r0, r3
 800311a:	f7fe fd2d 	bl	8001b78 <vPortFree>
			vPortFree( pxTCB );
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f7fe fd2a 	bl	8001b78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003124:	bf00      	nop
 8003126:	3708      	adds	r7, #8
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003132:	4b0c      	ldr	r3, [pc, #48]	; (8003164 <prvResetNextTaskUnblockTime+0x38>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d104      	bne.n	8003146 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800313c:	4b0a      	ldr	r3, [pc, #40]	; (8003168 <prvResetNextTaskUnblockTime+0x3c>)
 800313e:	f04f 32ff 	mov.w	r2, #4294967295
 8003142:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003144:	e008      	b.n	8003158 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003146:	4b07      	ldr	r3, [pc, #28]	; (8003164 <prvResetNextTaskUnblockTime+0x38>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	4a04      	ldr	r2, [pc, #16]	; (8003168 <prvResetNextTaskUnblockTime+0x3c>)
 8003156:	6013      	str	r3, [r2, #0]
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	bc80      	pop	{r7}
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	20001d54 	.word	0x20001d54
 8003168:	20001dbc 	.word	0x20001dbc

0800316c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003172:	4b0b      	ldr	r3, [pc, #44]	; (80031a0 <xTaskGetSchedulerState+0x34>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d102      	bne.n	8003180 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800317a:	2301      	movs	r3, #1
 800317c:	607b      	str	r3, [r7, #4]
 800317e:	e008      	b.n	8003192 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003180:	4b08      	ldr	r3, [pc, #32]	; (80031a4 <xTaskGetSchedulerState+0x38>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d102      	bne.n	800318e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003188:	2302      	movs	r3, #2
 800318a:	607b      	str	r3, [r7, #4]
 800318c:	e001      	b.n	8003192 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800318e:	2300      	movs	r3, #0
 8003190:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003192:	687b      	ldr	r3, [r7, #4]
	}
 8003194:	4618      	mov	r0, r3
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	bc80      	pop	{r7}
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	20001da8 	.word	0x20001da8
 80031a4:	20001dc4 	.word	0x20001dc4

080031a8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80031b4:	2300      	movs	r3, #0
 80031b6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d06c      	beq.n	8003298 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80031be:	4b39      	ldr	r3, [pc, #228]	; (80032a4 <xTaskPriorityDisinherit+0xfc>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d009      	beq.n	80031dc <xTaskPriorityDisinherit+0x34>
 80031c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031cc:	f383 8811 	msr	BASEPRI, r3
 80031d0:	f3bf 8f6f 	isb	sy
 80031d4:	f3bf 8f4f 	dsb	sy
 80031d8:	60fb      	str	r3, [r7, #12]
 80031da:	e7fe      	b.n	80031da <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d109      	bne.n	80031f8 <xTaskPriorityDisinherit+0x50>
 80031e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031e8:	f383 8811 	msr	BASEPRI, r3
 80031ec:	f3bf 8f6f 	isb	sy
 80031f0:	f3bf 8f4f 	dsb	sy
 80031f4:	60bb      	str	r3, [r7, #8]
 80031f6:	e7fe      	b.n	80031f6 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fc:	1e5a      	subs	r2, r3, #1
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	645a      	str	r2, [r3, #68]	; 0x44

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	429a      	cmp	r2, r3
 800320c:	d044      	beq.n	8003298 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003212:	2b00      	cmp	r3, #0
 8003214:	d140      	bne.n	8003298 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	3304      	adds	r3, #4
 800321a:	4618      	mov	r0, r3
 800321c:	f7fe fa16 	bl	800164c <uxListRemove>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d115      	bne.n	8003252 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800322a:	491f      	ldr	r1, [pc, #124]	; (80032a8 <xTaskPriorityDisinherit+0x100>)
 800322c:	4613      	mov	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	440b      	add	r3, r1
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d10a      	bne.n	8003252 <xTaskPriorityDisinherit+0xaa>
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003240:	2201      	movs	r2, #1
 8003242:	fa02 f303 	lsl.w	r3, r2, r3
 8003246:	43da      	mvns	r2, r3
 8003248:	4b18      	ldr	r3, [pc, #96]	; (80032ac <xTaskPriorityDisinherit+0x104>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4013      	ands	r3, r2
 800324e:	4a17      	ldr	r2, [pc, #92]	; (80032ac <xTaskPriorityDisinherit+0x104>)
 8003250:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800325e:	f1c3 0205 	rsb	r2, r3, #5
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326a:	2201      	movs	r2, #1
 800326c:	409a      	lsls	r2, r3
 800326e:	4b0f      	ldr	r3, [pc, #60]	; (80032ac <xTaskPriorityDisinherit+0x104>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4313      	orrs	r3, r2
 8003274:	4a0d      	ldr	r2, [pc, #52]	; (80032ac <xTaskPriorityDisinherit+0x104>)
 8003276:	6013      	str	r3, [r2, #0]
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800327c:	4613      	mov	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	4413      	add	r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	4a08      	ldr	r2, [pc, #32]	; (80032a8 <xTaskPriorityDisinherit+0x100>)
 8003286:	441a      	add	r2, r3
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	3304      	adds	r3, #4
 800328c:	4619      	mov	r1, r3
 800328e:	4610      	mov	r0, r2
 8003290:	f7fe f981 	bl	8001596 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003294:	2301      	movs	r3, #1
 8003296:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003298:	697b      	ldr	r3, [r7, #20]
	}
 800329a:	4618      	mov	r0, r3
 800329c:	3718      	adds	r7, #24
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	20001cc4 	.word	0x20001cc4
 80032a8:	20001cc8 	.word	0x20001cc8
 80032ac:	20001da4 	.word	0x20001da4

080032b0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80032ba:	4b29      	ldr	r3, [pc, #164]	; (8003360 <prvAddCurrentTaskToDelayedList+0xb0>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80032c0:	4b28      	ldr	r3, [pc, #160]	; (8003364 <prvAddCurrentTaskToDelayedList+0xb4>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	3304      	adds	r3, #4
 80032c6:	4618      	mov	r0, r3
 80032c8:	f7fe f9c0 	bl	800164c <uxListRemove>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10b      	bne.n	80032ea <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80032d2:	4b24      	ldr	r3, [pc, #144]	; (8003364 <prvAddCurrentTaskToDelayedList+0xb4>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d8:	2201      	movs	r2, #1
 80032da:	fa02 f303 	lsl.w	r3, r2, r3
 80032de:	43da      	mvns	r2, r3
 80032e0:	4b21      	ldr	r3, [pc, #132]	; (8003368 <prvAddCurrentTaskToDelayedList+0xb8>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4013      	ands	r3, r2
 80032e6:	4a20      	ldr	r2, [pc, #128]	; (8003368 <prvAddCurrentTaskToDelayedList+0xb8>)
 80032e8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f0:	d10a      	bne.n	8003308 <prvAddCurrentTaskToDelayedList+0x58>
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d007      	beq.n	8003308 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80032f8:	4b1a      	ldr	r3, [pc, #104]	; (8003364 <prvAddCurrentTaskToDelayedList+0xb4>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	3304      	adds	r3, #4
 80032fe:	4619      	mov	r1, r3
 8003300:	481a      	ldr	r0, [pc, #104]	; (800336c <prvAddCurrentTaskToDelayedList+0xbc>)
 8003302:	f7fe f948 	bl	8001596 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003306:	e026      	b.n	8003356 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4413      	add	r3, r2
 800330e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003310:	4b14      	ldr	r3, [pc, #80]	; (8003364 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68ba      	ldr	r2, [r7, #8]
 8003316:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003318:	68ba      	ldr	r2, [r7, #8]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	429a      	cmp	r2, r3
 800331e:	d209      	bcs.n	8003334 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003320:	4b13      	ldr	r3, [pc, #76]	; (8003370 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	4b0f      	ldr	r3, [pc, #60]	; (8003364 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	3304      	adds	r3, #4
 800332a:	4619      	mov	r1, r3
 800332c:	4610      	mov	r0, r2
 800332e:	f7fe f955 	bl	80015dc <vListInsert>
}
 8003332:	e010      	b.n	8003356 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003334:	4b0f      	ldr	r3, [pc, #60]	; (8003374 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	4b0a      	ldr	r3, [pc, #40]	; (8003364 <prvAddCurrentTaskToDelayedList+0xb4>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	3304      	adds	r3, #4
 800333e:	4619      	mov	r1, r3
 8003340:	4610      	mov	r0, r2
 8003342:	f7fe f94b 	bl	80015dc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003346:	4b0c      	ldr	r3, [pc, #48]	; (8003378 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	68ba      	ldr	r2, [r7, #8]
 800334c:	429a      	cmp	r2, r3
 800334e:	d202      	bcs.n	8003356 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003350:	4a09      	ldr	r2, [pc, #36]	; (8003378 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	6013      	str	r3, [r2, #0]
}
 8003356:	bf00      	nop
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	20001da0 	.word	0x20001da0
 8003364:	20001cc4 	.word	0x20001cc4
 8003368:	20001da4 	.word	0x20001da4
 800336c:	20001d88 	.word	0x20001d88
 8003370:	20001d58 	.word	0x20001d58
 8003374:	20001d54 	.word	0x20001d54
 8003378:	20001dbc 	.word	0x20001dbc

0800337c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8003382:	2300      	movs	r3, #0
 8003384:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003386:	f000 facd 	bl	8003924 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800338a:	4b10      	ldr	r3, [pc, #64]	; (80033cc <xTimerCreateTimerTask+0x50>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d00a      	beq.n	80033a8 <xTimerCreateTimerTask+0x2c>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8003392:	4b0f      	ldr	r3, [pc, #60]	; (80033d0 <xTimerCreateTimerTask+0x54>)
 8003394:	9301      	str	r3, [sp, #4]
 8003396:	2303      	movs	r3, #3
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	2300      	movs	r3, #0
 800339c:	2246      	movs	r2, #70	; 0x46
 800339e:	490d      	ldr	r1, [pc, #52]	; (80033d4 <xTimerCreateTimerTask+0x58>)
 80033a0:	480d      	ldr	r0, [pc, #52]	; (80033d8 <xTimerCreateTimerTask+0x5c>)
 80033a2:	f7ff f8c3 	bl	800252c <xTaskCreate>
 80033a6:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d109      	bne.n	80033c2 <xTimerCreateTimerTask+0x46>
 80033ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033b2:	f383 8811 	msr	BASEPRI, r3
 80033b6:	f3bf 8f6f 	isb	sy
 80033ba:	f3bf 8f4f 	dsb	sy
 80033be:	603b      	str	r3, [r7, #0]
 80033c0:	e7fe      	b.n	80033c0 <xTimerCreateTimerTask+0x44>
	return xReturn;
 80033c2:	687b      	ldr	r3, [r7, #4]
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3708      	adds	r7, #8
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	20001df8 	.word	0x20001df8
 80033d0:	20001dfc 	.word	0x20001dfc
 80033d4:	08009bb0 	.word	0x08009bb0
 80033d8:	0800350d 	.word	0x0800350d

080033dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b08a      	sub	sp, #40	; 0x28
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	607a      	str	r2, [r7, #4]
 80033e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80033ea:	2300      	movs	r3, #0
 80033ec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d109      	bne.n	8003408 <xTimerGenericCommand+0x2c>
 80033f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033f8:	f383 8811 	msr	BASEPRI, r3
 80033fc:	f3bf 8f6f 	isb	sy
 8003400:	f3bf 8f4f 	dsb	sy
 8003404:	623b      	str	r3, [r7, #32]
 8003406:	e7fe      	b.n	8003406 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003408:	4b19      	ldr	r3, [pc, #100]	; (8003470 <xTimerGenericCommand+0x94>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d02a      	beq.n	8003466 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	2b05      	cmp	r3, #5
 8003420:	dc18      	bgt.n	8003454 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003422:	f7ff fea3 	bl	800316c <xTaskGetSchedulerState>
 8003426:	4603      	mov	r3, r0
 8003428:	2b02      	cmp	r3, #2
 800342a:	d109      	bne.n	8003440 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800342c:	4b10      	ldr	r3, [pc, #64]	; (8003470 <xTimerGenericCommand+0x94>)
 800342e:	6818      	ldr	r0, [r3, #0]
 8003430:	f107 0114 	add.w	r1, r7, #20
 8003434:	2300      	movs	r3, #0
 8003436:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003438:	f7fe fcc6 	bl	8001dc8 <xQueueGenericSend>
 800343c:	6278      	str	r0, [r7, #36]	; 0x24
 800343e:	e012      	b.n	8003466 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003440:	4b0b      	ldr	r3, [pc, #44]	; (8003470 <xTimerGenericCommand+0x94>)
 8003442:	6818      	ldr	r0, [r3, #0]
 8003444:	f107 0114 	add.w	r1, r7, #20
 8003448:	2300      	movs	r3, #0
 800344a:	2200      	movs	r2, #0
 800344c:	f7fe fcbc 	bl	8001dc8 <xQueueGenericSend>
 8003450:	6278      	str	r0, [r7, #36]	; 0x24
 8003452:	e008      	b.n	8003466 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003454:	4b06      	ldr	r3, [pc, #24]	; (8003470 <xTimerGenericCommand+0x94>)
 8003456:	6818      	ldr	r0, [r3, #0]
 8003458:	f107 0114 	add.w	r1, r7, #20
 800345c:	2300      	movs	r3, #0
 800345e:	683a      	ldr	r2, [r7, #0]
 8003460:	f7fe fdac 	bl	8001fbc <xQueueGenericSendFromISR>
 8003464:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003468:	4618      	mov	r0, r3
 800346a:	3728      	adds	r7, #40	; 0x28
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	20001df8 	.word	0x20001df8

08003474 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b088      	sub	sp, #32
 8003478:	af02      	add	r7, sp, #8
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800347e:	4b22      	ldr	r3, [pc, #136]	; (8003508 <prvProcessExpiredTimer+0x94>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	3304      	adds	r3, #4
 800348c:	4618      	mov	r0, r3
 800348e:	f7fe f8dd 	bl	800164c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003498:	f003 0304 	and.w	r3, r3, #4
 800349c:	2b00      	cmp	r3, #0
 800349e:	d021      	beq.n	80034e4 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	699a      	ldr	r2, [r3, #24]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	18d1      	adds	r1, r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	683a      	ldr	r2, [r7, #0]
 80034ac:	6978      	ldr	r0, [r7, #20]
 80034ae:	f000 f8cf 	bl	8003650 <prvInsertTimerInActiveList>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d01e      	beq.n	80034f6 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80034b8:	2300      	movs	r3, #0
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	2300      	movs	r3, #0
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	2100      	movs	r1, #0
 80034c2:	6978      	ldr	r0, [r7, #20]
 80034c4:	f7ff ff8a 	bl	80033dc <xTimerGenericCommand>
 80034c8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d112      	bne.n	80034f6 <prvProcessExpiredTimer+0x82>
 80034d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034d4:	f383 8811 	msr	BASEPRI, r3
 80034d8:	f3bf 8f6f 	isb	sy
 80034dc:	f3bf 8f4f 	dsb	sy
 80034e0:	60fb      	str	r3, [r7, #12]
 80034e2:	e7fe      	b.n	80034e2 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034ea:	f023 0301 	bic.w	r3, r3, #1
 80034ee:	b2da      	uxtb	r2, r3
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	6978      	ldr	r0, [r7, #20]
 80034fc:	4798      	blx	r3
}
 80034fe:	bf00      	nop
 8003500:	3718      	adds	r7, #24
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	20001df0 	.word	0x20001df0

0800350c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003514:	f107 0308 	add.w	r3, r7, #8
 8003518:	4618      	mov	r0, r3
 800351a:	f000 f857 	bl	80035cc <prvGetNextExpireTime>
 800351e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	4619      	mov	r1, r3
 8003524:	68f8      	ldr	r0, [r7, #12]
 8003526:	f000 f803 	bl	8003530 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800352a:	f000 f8d3 	bl	80036d4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800352e:	e7f1      	b.n	8003514 <prvTimerTask+0x8>

08003530 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800353a:	f7ff fa3f 	bl	80029bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800353e:	f107 0308 	add.w	r3, r7, #8
 8003542:	4618      	mov	r0, r3
 8003544:	f000 f864 	bl	8003610 <prvSampleTimeNow>
 8003548:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d130      	bne.n	80035b2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d10a      	bne.n	800356c <prvProcessTimerOrBlockTask+0x3c>
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	429a      	cmp	r2, r3
 800355c:	d806      	bhi.n	800356c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800355e:	f7ff fa3b 	bl	80029d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003562:	68f9      	ldr	r1, [r7, #12]
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f7ff ff85 	bl	8003474 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800356a:	e024      	b.n	80035b6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d008      	beq.n	8003584 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003572:	4b13      	ldr	r3, [pc, #76]	; (80035c0 <prvProcessTimerOrBlockTask+0x90>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d101      	bne.n	8003580 <prvProcessTimerOrBlockTask+0x50>
 800357c:	2301      	movs	r3, #1
 800357e:	e000      	b.n	8003582 <prvProcessTimerOrBlockTask+0x52>
 8003580:	2300      	movs	r3, #0
 8003582:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003584:	4b0f      	ldr	r3, [pc, #60]	; (80035c4 <prvProcessTimerOrBlockTask+0x94>)
 8003586:	6818      	ldr	r0, [r3, #0]
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	683a      	ldr	r2, [r7, #0]
 8003590:	4619      	mov	r1, r3
 8003592:	f7fe ff97 	bl	80024c4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003596:	f7ff fa1f 	bl	80029d8 <xTaskResumeAll>
 800359a:	4603      	mov	r3, r0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d10a      	bne.n	80035b6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80035a0:	4b09      	ldr	r3, [pc, #36]	; (80035c8 <prvProcessTimerOrBlockTask+0x98>)
 80035a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035a6:	601a      	str	r2, [r3, #0]
 80035a8:	f3bf 8f4f 	dsb	sy
 80035ac:	f3bf 8f6f 	isb	sy
}
 80035b0:	e001      	b.n	80035b6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80035b2:	f7ff fa11 	bl	80029d8 <xTaskResumeAll>
}
 80035b6:	bf00      	nop
 80035b8:	3710      	adds	r7, #16
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	20001df4 	.word	0x20001df4
 80035c4:	20001df8 	.word	0x20001df8
 80035c8:	e000ed04 	.word	0xe000ed04

080035cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80035d4:	4b0d      	ldr	r3, [pc, #52]	; (800360c <prvGetNextExpireTime+0x40>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d101      	bne.n	80035e2 <prvGetNextExpireTime+0x16>
 80035de:	2201      	movs	r2, #1
 80035e0:	e000      	b.n	80035e4 <prvGetNextExpireTime+0x18>
 80035e2:	2200      	movs	r2, #0
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d105      	bne.n	80035fc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80035f0:	4b06      	ldr	r3, [pc, #24]	; (800360c <prvGetNextExpireTime+0x40>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	60fb      	str	r3, [r7, #12]
 80035fa:	e001      	b.n	8003600 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80035fc:	2300      	movs	r3, #0
 80035fe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003600:	68fb      	ldr	r3, [r7, #12]
}
 8003602:	4618      	mov	r0, r3
 8003604:	3714      	adds	r7, #20
 8003606:	46bd      	mov	sp, r7
 8003608:	bc80      	pop	{r7}
 800360a:	4770      	bx	lr
 800360c:	20001df0 	.word	0x20001df0

08003610 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003618:	f7ff fa7a 	bl	8002b10 <xTaskGetTickCount>
 800361c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800361e:	4b0b      	ldr	r3, [pc, #44]	; (800364c <prvSampleTimeNow+0x3c>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	68fa      	ldr	r2, [r7, #12]
 8003624:	429a      	cmp	r2, r3
 8003626:	d205      	bcs.n	8003634 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003628:	f000 f918 	bl	800385c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	601a      	str	r2, [r3, #0]
 8003632:	e002      	b.n	800363a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800363a:	4a04      	ldr	r2, [pc, #16]	; (800364c <prvSampleTimeNow+0x3c>)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003640:	68fb      	ldr	r3, [r7, #12]
}
 8003642:	4618      	mov	r0, r3
 8003644:	3710      	adds	r7, #16
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop
 800364c:	20001e00 	.word	0x20001e00

08003650 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
 800365c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800365e:	2300      	movs	r3, #0
 8003660:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	68ba      	ldr	r2, [r7, #8]
 8003666:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800366e:	68ba      	ldr	r2, [r7, #8]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	429a      	cmp	r2, r3
 8003674:	d812      	bhi.n	800369c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	1ad2      	subs	r2, r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	429a      	cmp	r2, r3
 8003682:	d302      	bcc.n	800368a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003684:	2301      	movs	r3, #1
 8003686:	617b      	str	r3, [r7, #20]
 8003688:	e01b      	b.n	80036c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800368a:	4b10      	ldr	r3, [pc, #64]	; (80036cc <prvInsertTimerInActiveList+0x7c>)
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	3304      	adds	r3, #4
 8003692:	4619      	mov	r1, r3
 8003694:	4610      	mov	r0, r2
 8003696:	f7fd ffa1 	bl	80015dc <vListInsert>
 800369a:	e012      	b.n	80036c2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800369c:	687a      	ldr	r2, [r7, #4]
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d206      	bcs.n	80036b2 <prvInsertTimerInActiveList+0x62>
 80036a4:	68ba      	ldr	r2, [r7, #8]
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d302      	bcc.n	80036b2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80036ac:	2301      	movs	r3, #1
 80036ae:	617b      	str	r3, [r7, #20]
 80036b0:	e007      	b.n	80036c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80036b2:	4b07      	ldr	r3, [pc, #28]	; (80036d0 <prvInsertTimerInActiveList+0x80>)
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	3304      	adds	r3, #4
 80036ba:	4619      	mov	r1, r3
 80036bc:	4610      	mov	r0, r2
 80036be:	f7fd ff8d 	bl	80015dc <vListInsert>
		}
	}

	return xProcessTimerNow;
 80036c2:	697b      	ldr	r3, [r7, #20]
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3718      	adds	r7, #24
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	20001df4 	.word	0x20001df4
 80036d0:	20001df0 	.word	0x20001df0

080036d4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b08c      	sub	sp, #48	; 0x30
 80036d8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80036da:	e0ac      	b.n	8003836 <prvProcessReceivedCommands+0x162>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f2c0 80a9 	blt.w	8003836 <prvProcessReceivedCommands+0x162>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80036e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ea:	695b      	ldr	r3, [r3, #20]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d004      	beq.n	80036fa <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	3304      	adds	r3, #4
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7fd ffa9 	bl	800164c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80036fa:	1d3b      	adds	r3, r7, #4
 80036fc:	4618      	mov	r0, r3
 80036fe:	f7ff ff87 	bl	8003610 <prvSampleTimeNow>
 8003702:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	2b09      	cmp	r3, #9
 8003708:	f200 8094 	bhi.w	8003834 <prvProcessReceivedCommands+0x160>
 800370c:	a201      	add	r2, pc, #4	; (adr r2, 8003714 <prvProcessReceivedCommands+0x40>)
 800370e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003712:	bf00      	nop
 8003714:	0800373d 	.word	0x0800373d
 8003718:	0800373d 	.word	0x0800373d
 800371c:	0800373d 	.word	0x0800373d
 8003720:	080037af 	.word	0x080037af
 8003724:	080037c3 	.word	0x080037c3
 8003728:	0800380b 	.word	0x0800380b
 800372c:	0800373d 	.word	0x0800373d
 8003730:	0800373d 	.word	0x0800373d
 8003734:	080037af 	.word	0x080037af
 8003738:	080037c3 	.word	0x080037c3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800373c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003742:	f043 0301 	orr.w	r3, r3, #1
 8003746:	b2da      	uxtb	r2, r3
 8003748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800374a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	18d1      	adds	r1, r2, r3
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	6a3a      	ldr	r2, [r7, #32]
 800375a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800375c:	f7ff ff78 	bl	8003650 <prvInsertTimerInActiveList>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d067      	beq.n	8003836 <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800376c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800376e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003770:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003774:	f003 0304 	and.w	r3, r3, #4
 8003778:	2b00      	cmp	r3, #0
 800377a:	d05c      	beq.n	8003836 <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	441a      	add	r2, r3
 8003784:	2300      	movs	r3, #0
 8003786:	9300      	str	r3, [sp, #0]
 8003788:	2300      	movs	r3, #0
 800378a:	2100      	movs	r1, #0
 800378c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800378e:	f7ff fe25 	bl	80033dc <xTimerGenericCommand>
 8003792:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d14d      	bne.n	8003836 <prvProcessReceivedCommands+0x162>
 800379a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800379e:	f383 8811 	msr	BASEPRI, r3
 80037a2:	f3bf 8f6f 	isb	sy
 80037a6:	f3bf 8f4f 	dsb	sy
 80037aa:	61bb      	str	r3, [r7, #24]
 80037ac:	e7fe      	b.n	80037ac <prvProcessReceivedCommands+0xd8>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80037ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80037b4:	f023 0301 	bic.w	r3, r3, #1
 80037b8:	b2da      	uxtb	r2, r3
 80037ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 80037c0:	e039      	b.n	8003836 <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80037c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80037c8:	f043 0301 	orr.w	r3, r3, #1
 80037cc:	b2da      	uxtb	r2, r3
 80037ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80037d4:	68fa      	ldr	r2, [r7, #12]
 80037d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80037da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d109      	bne.n	80037f6 <prvProcessReceivedCommands+0x122>
 80037e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037e6:	f383 8811 	msr	BASEPRI, r3
 80037ea:	f3bf 8f6f 	isb	sy
 80037ee:	f3bf 8f4f 	dsb	sy
 80037f2:	617b      	str	r3, [r7, #20]
 80037f4:	e7fe      	b.n	80037f4 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80037f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f8:	699a      	ldr	r2, [r3, #24]
 80037fa:	6a3b      	ldr	r3, [r7, #32]
 80037fc:	18d1      	adds	r1, r2, r3
 80037fe:	6a3b      	ldr	r3, [r7, #32]
 8003800:	6a3a      	ldr	r2, [r7, #32]
 8003802:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003804:	f7ff ff24 	bl	8003650 <prvInsertTimerInActiveList>
					break;
 8003808:	e015      	b.n	8003836 <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800380a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003810:	f003 0302 	and.w	r3, r3, #2
 8003814:	2b00      	cmp	r3, #0
 8003816:	d103      	bne.n	8003820 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 8003818:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800381a:	f7fe f9ad 	bl	8001b78 <vPortFree>
 800381e:	e00a      	b.n	8003836 <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003822:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003826:	f023 0301 	bic.w	r3, r3, #1
 800382a:	b2da      	uxtb	r2, r3
 800382c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003832:	e000      	b.n	8003836 <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
 8003834:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003836:	4b08      	ldr	r3, [pc, #32]	; (8003858 <prvProcessReceivedCommands+0x184>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f107 0108 	add.w	r1, r7, #8
 800383e:	2200      	movs	r2, #0
 8003840:	4618      	mov	r0, r3
 8003842:	f7fe fc53 	bl	80020ec <xQueueReceive>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	f47f af47 	bne.w	80036dc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800384e:	bf00      	nop
 8003850:	3728      	adds	r7, #40	; 0x28
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	20001df8 	.word	0x20001df8

0800385c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b088      	sub	sp, #32
 8003860:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003862:	e047      	b.n	80038f4 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003864:	4b2d      	ldr	r3, [pc, #180]	; (800391c <prvSwitchTimerLists+0xc0>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800386e:	4b2b      	ldr	r3, [pc, #172]	; (800391c <prvSwitchTimerLists+0xc0>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	3304      	adds	r3, #4
 800387c:	4618      	mov	r0, r3
 800387e:	f7fd fee5 	bl	800164c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	6a1b      	ldr	r3, [r3, #32]
 8003886:	6938      	ldr	r0, [r7, #16]
 8003888:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003890:	f003 0304 	and.w	r3, r3, #4
 8003894:	2b00      	cmp	r3, #0
 8003896:	d02d      	beq.n	80038f4 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	699a      	ldr	r2, [r3, #24]
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	4413      	add	r3, r2
 80038a0:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d90e      	bls.n	80038c8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	68fa      	ldr	r2, [r7, #12]
 80038ae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80038b6:	4b19      	ldr	r3, [pc, #100]	; (800391c <prvSwitchTimerLists+0xc0>)
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	3304      	adds	r3, #4
 80038be:	4619      	mov	r1, r3
 80038c0:	4610      	mov	r0, r2
 80038c2:	f7fd fe8b 	bl	80015dc <vListInsert>
 80038c6:	e015      	b.n	80038f4 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80038c8:	2300      	movs	r3, #0
 80038ca:	9300      	str	r3, [sp, #0]
 80038cc:	2300      	movs	r3, #0
 80038ce:	697a      	ldr	r2, [r7, #20]
 80038d0:	2100      	movs	r1, #0
 80038d2:	6938      	ldr	r0, [r7, #16]
 80038d4:	f7ff fd82 	bl	80033dc <xTimerGenericCommand>
 80038d8:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d109      	bne.n	80038f4 <prvSwitchTimerLists+0x98>
 80038e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038e4:	f383 8811 	msr	BASEPRI, r3
 80038e8:	f3bf 8f6f 	isb	sy
 80038ec:	f3bf 8f4f 	dsb	sy
 80038f0:	603b      	str	r3, [r7, #0]
 80038f2:	e7fe      	b.n	80038f2 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80038f4:	4b09      	ldr	r3, [pc, #36]	; (800391c <prvSwitchTimerLists+0xc0>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1b2      	bne.n	8003864 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80038fe:	4b07      	ldr	r3, [pc, #28]	; (800391c <prvSwitchTimerLists+0xc0>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8003904:	4b06      	ldr	r3, [pc, #24]	; (8003920 <prvSwitchTimerLists+0xc4>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a04      	ldr	r2, [pc, #16]	; (800391c <prvSwitchTimerLists+0xc0>)
 800390a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800390c:	4a04      	ldr	r2, [pc, #16]	; (8003920 <prvSwitchTimerLists+0xc4>)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6013      	str	r3, [r2, #0]
}
 8003912:	bf00      	nop
 8003914:	3718      	adds	r7, #24
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	20001df0 	.word	0x20001df0
 8003920:	20001df4 	.word	0x20001df4

08003924 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003928:	f7fd ffa6 	bl	8001878 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800392c:	4b0d      	ldr	r3, [pc, #52]	; (8003964 <prvCheckForValidListAndQueue+0x40>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d113      	bne.n	800395c <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8003934:	480c      	ldr	r0, [pc, #48]	; (8003968 <prvCheckForValidListAndQueue+0x44>)
 8003936:	f7fd fe03 	bl	8001540 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800393a:	480c      	ldr	r0, [pc, #48]	; (800396c <prvCheckForValidListAndQueue+0x48>)
 800393c:	f7fd fe00 	bl	8001540 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003940:	4b0b      	ldr	r3, [pc, #44]	; (8003970 <prvCheckForValidListAndQueue+0x4c>)
 8003942:	4a09      	ldr	r2, [pc, #36]	; (8003968 <prvCheckForValidListAndQueue+0x44>)
 8003944:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003946:	4b0b      	ldr	r3, [pc, #44]	; (8003974 <prvCheckForValidListAndQueue+0x50>)
 8003948:	4a08      	ldr	r2, [pc, #32]	; (800396c <prvCheckForValidListAndQueue+0x48>)
 800394a:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800394c:	2200      	movs	r2, #0
 800394e:	210c      	movs	r1, #12
 8003950:	2005      	movs	r0, #5
 8003952:	f7fe f9e5 	bl	8001d20 <xQueueGenericCreate>
 8003956:	4602      	mov	r2, r0
 8003958:	4b02      	ldr	r3, [pc, #8]	; (8003964 <prvCheckForValidListAndQueue+0x40>)
 800395a:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800395c:	f7fd ffba 	bl	80018d4 <vPortExitCritical>
}
 8003960:	bf00      	nop
 8003962:	bd80      	pop	{r7, pc}
 8003964:	20001df8 	.word	0x20001df8
 8003968:	20001dc8 	.word	0x20001dc8
 800396c:	20001ddc 	.word	0x20001ddc
 8003970:	20001df0 	.word	0x20001df0
 8003974:	20001df4 	.word	0x20001df4

08003978 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8003978:	b480      	push	{r7}
 800397a:	b087      	sub	sp, #28
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8003980:	2300      	movs	r3, #0
 8003982:	617b      	str	r3, [r7, #20]
 8003984:	2300      	movs	r3, #0
 8003986:	613b      	str	r3, [r7, #16]
 8003988:	230f      	movs	r3, #15
 800398a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	78db      	ldrb	r3, [r3, #3]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d03a      	beq.n	8003a0a <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8003994:	4b27      	ldr	r3, [pc, #156]	; (8003a34 <NVIC_Init+0xbc>)
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	43db      	mvns	r3, r3
 800399a:	0a1b      	lsrs	r3, r3, #8
 800399c:	f003 0307 	and.w	r3, r3, #7
 80039a0:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	f1c3 0304 	rsb	r3, r3, #4
 80039a8:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	fa22 f303 	lsr.w	r3, r2, r3
 80039b2:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	785b      	ldrb	r3, [r3, #1]
 80039b8:	461a      	mov	r2, r3
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	fa02 f303 	lsl.w	r3, r2, r3
 80039c0:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	789b      	ldrb	r3, [r3, #2]
 80039c6:	461a      	mov	r2, r3
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	4013      	ands	r3, r2
 80039cc:	697a      	ldr	r2, [r7, #20]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	011b      	lsls	r3, r3, #4
 80039d6:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80039d8:	4a17      	ldr	r2, [pc, #92]	; (8003a38 <NVIC_Init+0xc0>)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	6979      	ldr	r1, [r7, #20]
 80039e0:	b2c9      	uxtb	r1, r1
 80039e2:	4413      	add	r3, r2
 80039e4:	460a      	mov	r2, r1
 80039e6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80039ea:	4a13      	ldr	r2, [pc, #76]	; (8003a38 <NVIC_Init+0xc0>)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	095b      	lsrs	r3, r3, #5
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	f003 031f 	and.w	r3, r3, #31
 80039fe:	2101      	movs	r1, #1
 8003a00:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003a04:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8003a08:	e00f      	b.n	8003a2a <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003a0a:	490b      	ldr	r1, [pc, #44]	; (8003a38 <NVIC_Init+0xc0>)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	095b      	lsrs	r3, r3, #5
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	f003 031f 	and.w	r3, r3, #31
 8003a1e:	2201      	movs	r2, #1
 8003a20:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003a22:	f100 0320 	add.w	r3, r0, #32
 8003a26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003a2a:	bf00      	nop
 8003a2c:	371c      	adds	r7, #28
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bc80      	pop	{r7}
 8003a32:	4770      	bx	lr
 8003a34:	e000ed00 	.word	0xe000ed00
 8003a38:	e000e100 	.word	0xe000e100

08003a3c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b089      	sub	sp, #36	; 0x24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8003a46:	2300      	movs	r3, #0
 8003a48:	61fb      	str	r3, [r7, #28]
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	613b      	str	r3, [r7, #16]
 8003a4e:	2300      	movs	r3, #0
 8003a50:	61bb      	str	r3, [r7, #24]
 8003a52:	2300      	movs	r3, #0
 8003a54:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8003a56:	2300      	movs	r3, #0
 8003a58:	617b      	str	r3, [r7, #20]
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	78db      	ldrb	r3, [r3, #3]
 8003a62:	f003 030f 	and.w	r3, r3, #15
 8003a66:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	78db      	ldrb	r3, [r3, #3]
 8003a6c:	f003 0310 	and.w	r3, r3, #16
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d005      	beq.n	8003a80 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	789b      	ldrb	r3, [r3, #2]
 8003a78:	461a      	mov	r2, r3
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	881b      	ldrh	r3, [r3, #0]
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d044      	beq.n	8003b14 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003a90:	2300      	movs	r3, #0
 8003a92:	61bb      	str	r3, [r7, #24]
 8003a94:	e038      	b.n	8003b08 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8003a96:	2201      	movs	r2, #1
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	881b      	ldrh	r3, [r3, #0]
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d126      	bne.n	8003b02 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8003aba:	220f      	movs	r2, #15
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	43db      	mvns	r3, r3
 8003ac8:	697a      	ldr	r2, [r7, #20]
 8003aca:	4013      	ands	r3, r2
 8003acc:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003ace:	69fa      	ldr	r2, [r7, #28]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad6:	697a      	ldr	r2, [r7, #20]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	78db      	ldrb	r3, [r3, #3]
 8003ae0:	2b28      	cmp	r3, #40	; 0x28
 8003ae2:	d105      	bne.n	8003af0 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	69bb      	ldr	r3, [r7, #24]
 8003ae8:	409a      	lsls	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	615a      	str	r2, [r3, #20]
 8003aee:	e008      	b.n	8003b02 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	78db      	ldrb	r3, [r3, #3]
 8003af4:	2b48      	cmp	r3, #72	; 0x48
 8003af6:	d104      	bne.n	8003b02 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8003af8:	2201      	movs	r2, #1
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	409a      	lsls	r2, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	3301      	adds	r3, #1
 8003b06:	61bb      	str	r3, [r7, #24]
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	2b07      	cmp	r3, #7
 8003b0c:	d9c3      	bls.n	8003a96 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	881b      	ldrh	r3, [r3, #0]
 8003b18:	2bff      	cmp	r3, #255	; 0xff
 8003b1a:	d946      	bls.n	8003baa <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003b22:	2300      	movs	r3, #0
 8003b24:	61bb      	str	r3, [r7, #24]
 8003b26:	e03a      	b.n	8003b9e <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8003b28:	69bb      	ldr	r3, [r7, #24]
 8003b2a:	3308      	adds	r3, #8
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b32:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	881b      	ldrh	r3, [r3, #0]
 8003b38:	461a      	mov	r2, r3
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d127      	bne.n	8003b98 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8003b4e:	220f      	movs	r2, #15
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	fa02 f303 	lsl.w	r3, r2, r3
 8003b56:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	43db      	mvns	r3, r3
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	4013      	ands	r3, r2
 8003b60:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003b62:	69fa      	ldr	r2, [r7, #28]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6a:	697a      	ldr	r2, [r7, #20]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	78db      	ldrb	r3, [r3, #3]
 8003b74:	2b28      	cmp	r3, #40	; 0x28
 8003b76:	d105      	bne.n	8003b84 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8003b78:	69bb      	ldr	r3, [r7, #24]
 8003b7a:	3308      	adds	r3, #8
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	409a      	lsls	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	78db      	ldrb	r3, [r3, #3]
 8003b88:	2b48      	cmp	r3, #72	; 0x48
 8003b8a:	d105      	bne.n	8003b98 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	3308      	adds	r3, #8
 8003b90:	2201      	movs	r2, #1
 8003b92:	409a      	lsls	r2, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	61bb      	str	r3, [r7, #24]
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	2b07      	cmp	r3, #7
 8003ba2:	d9c1      	bls.n	8003b28 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	605a      	str	r2, [r3, #4]
  }
}
 8003baa:	bf00      	nop
 8003bac:	3724      	adds	r7, #36	; 0x24
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bc80      	pop	{r7}
 8003bb2:	4770      	bx	lr

08003bb4 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b08a      	sub	sp, #40	; 0x28
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 8003bc6:	2304      	movs	r3, #4
 8003bc8:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 8003bca:	4b57      	ldr	r3, [pc, #348]	; (8003d28 <I2C_Init+0x174>)
 8003bcc:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	889b      	ldrh	r3, [r3, #4]
 8003bd2:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 8003bd4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003bd6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003bda:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8003bdc:	f107 0308 	add.w	r3, r7, #8
 8003be0:	4618      	mov	r0, r3
 8003be2:	f000 f98d 	bl	8003f00 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	4a4f      	ldr	r2, [pc, #316]	; (8003d2c <I2C_Init+0x178>)
 8003bee:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf2:	0c9b      	lsrs	r3, r3, #18
 8003bf4:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 8003bf6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003bf8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003c02:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	881b      	ldrh	r3, [r3, #0]
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	f023 0301 	bic.w	r3, r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 8003c14:	2300      	movs	r3, #0
 8003c16:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a44      	ldr	r2, [pc, #272]	; (8003d30 <I2C_Init+0x17c>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d815      	bhi.n	8003c4e <I2C_Init+0x9a>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	005b      	lsls	r3, r3, #1
 8003c28:	69fa      	ldr	r2, [r7, #28]
 8003c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c2e:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 8003c30:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003c32:	2b03      	cmp	r3, #3
 8003c34:	d801      	bhi.n	8003c3a <I2C_Init+0x86>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 8003c36:	2304      	movs	r3, #4
 8003c38:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 8003c3a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003c3c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8003c42:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003c44:	3301      	adds	r3, #1
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	841a      	strh	r2, [r3, #32]
 8003c4c:	e040      	b.n	8003cd0 <I2C_Init+0x11c>
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	88db      	ldrh	r3, [r3, #6]
 8003c52:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d109      	bne.n	8003c6e <I2C_Init+0xba>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	4613      	mov	r3, r2
 8003c60:	005b      	lsls	r3, r3, #1
 8003c62:	4413      	add	r3, r2
 8003c64:	69fa      	ldr	r2, [r7, #28]
 8003c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c6a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003c6c:	e00e      	b.n	8003c8c <I2C_Init+0xd8>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	4613      	mov	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	4413      	add	r3, r2
 8003c78:	009a      	lsls	r2, r3, #2
 8003c7a:	4413      	add	r3, r2
 8003c7c:	69fa      	ldr	r2, [r7, #28]
 8003c7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c82:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8003c84:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003c86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c8a:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 8003c8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003c8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d103      	bne.n	8003c9e <I2C_Init+0xea>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8003c96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003c98:	f043 0301 	orr.w	r3, r3, #1
 8003c9c:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
 8003c9e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003ca0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003caa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cae:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8003cb0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003cb2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003cb6:	fb02 f303 	mul.w	r3, r2, r3
 8003cba:	4a1e      	ldr	r2, [pc, #120]	; (8003d34 <I2C_Init+0x180>)
 8003cbc:	fb82 1203 	smull	r1, r2, r2, r3
 8003cc0:	1192      	asrs	r2, r2, #6
 8003cc2:	17db      	asrs	r3, r3, #31
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	3301      	adds	r3, #1
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003cd4:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	881b      	ldrh	r3, [r3, #0]
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	f043 0301 	orr.w	r3, r3, #1
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	881b      	ldrh	r3, [r3, #0]
 8003cea:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8003cec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003cee:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8003cf2:	f023 0302 	bic.w	r3, r3, #2
 8003cf6:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	889a      	ldrh	r2, [r3, #4]
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	895b      	ldrh	r3, [r3, #10]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	b29a      	uxth	r2, r3
 8003d04:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003d06:	4313      	orrs	r3, r2
 8003d08:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003d0e:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	899a      	ldrh	r2, [r3, #12]
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	891b      	ldrh	r3, [r3, #8]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	811a      	strh	r2, [r3, #8]
}
 8003d20:	bf00      	nop
 8003d22:	3728      	adds	r7, #40	; 0x28
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	007a1200 	.word	0x007a1200
 8003d2c:	431bde83 	.word	0x431bde83
 8003d30:	000186a0 	.word	0x000186a0
 8003d34:	10624dd3 	.word	0x10624dd3

08003d38 <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	460b      	mov	r3, r1
 8003d42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003d44:	78fb      	ldrb	r3, [r7, #3]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d008      	beq.n	8003d5c <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	881b      	ldrh	r3, [r3, #0]
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	f043 0301 	orr.w	r3, r3, #1
 8003d54:	b29a      	uxth	r2, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
  }
}
 8003d5a:	e007      	b.n	8003d6c <I2C_Cmd+0x34>
    I2Cx->CR1 &= CR1_PE_Reset;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	881b      	ldrh	r3, [r3, #0]
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	f023 0301 	bic.w	r3, r3, #1
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	801a      	strh	r2, [r3, #0]
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bc80      	pop	{r7}
 8003d74:	4770      	bx	lr

08003d76 <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8003d76:	b480      	push	{r7}
 8003d78:	b083      	sub	sp, #12
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
 8003d7e:	460b      	mov	r3, r1
 8003d80:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003d82:	78fb      	ldrb	r3, [r7, #3]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d008      	beq.n	8003d9a <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	881b      	ldrh	r3, [r3, #0]
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d92:	b29a      	uxth	r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
  }
}
 8003d98:	e007      	b.n	8003daa <I2C_GenerateSTART+0x34>
    I2Cx->CR1 &= CR1_START_Reset;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	881b      	ldrh	r3, [r3, #0]
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003da4:	b29a      	uxth	r2, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	801a      	strh	r2, [r3, #0]
}
 8003daa:	bf00      	nop
 8003dac:	370c      	adds	r7, #12
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bc80      	pop	{r7}
 8003db2:	4770      	bx	lr

08003db4 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003dc0:	78fb      	ldrb	r3, [r7, #3]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d008      	beq.n	8003dd8 <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	881b      	ldrh	r3, [r3, #0]
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003dd0:	b29a      	uxth	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
  }
}
 8003dd6:	e007      	b.n	8003de8 <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 &= CR1_STOP_Reset;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	881b      	ldrh	r3, [r3, #0]
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003de2:	b29a      	uxth	r2, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	801a      	strh	r2, [r3, #0]
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bc80      	pop	{r7}
 8003df0:	4770      	bx	lr

08003df2 <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8003df2:	b480      	push	{r7}
 8003df4:	b083      	sub	sp, #12
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
 8003dfa:	460b      	mov	r3, r1
 8003dfc:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003dfe:	78fb      	ldrb	r3, [r7, #3]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d008      	beq.n	8003e16 <I2C_AcknowledgeConfig+0x24>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	881b      	ldrh	r3, [r3, #0]
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e0e:	b29a      	uxth	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
  }
}
 8003e14:	e007      	b.n	8003e26 <I2C_AcknowledgeConfig+0x34>
    I2Cx->CR1 &= CR1_ACK_Reset;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	881b      	ldrh	r3, [r3, #0]
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e20:	b29a      	uxth	r2, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	801a      	strh	r2, [r3, #0]
}
 8003e26:	bf00      	nop
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bc80      	pop	{r7}
 8003e2e:	4770      	bx	lr

08003e30 <I2C_SendData>:
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	460b      	mov	r3, r1
 8003e3a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8003e3c:	78fb      	ldrb	r3, [r7, #3]
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	821a      	strh	r2, [r3, #16]
}
 8003e44:	bf00      	nop
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bc80      	pop	{r7}
 8003e4c:	4770      	bx	lr

08003e4e <I2C_ReceiveData>:
  * @brief  Returns the most recent received data by the I2Cx peripheral.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval The value of the received data.
  */
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b083      	sub	sp, #12
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	8a1b      	ldrh	r3, [r3, #16]
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	b2db      	uxtb	r3, r3
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	370c      	adds	r7, #12
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bc80      	pop	{r7}
 8003e66:	4770      	bx	lr

08003e68 <I2C_Send7bitAddress>:
  *     @arg I2C_Direction_Transmitter: Transmitter mode
  *     @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	460b      	mov	r3, r1
 8003e72:	70fb      	strb	r3, [r7, #3]
 8003e74:	4613      	mov	r3, r2
 8003e76:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8003e78:	78bb      	ldrb	r3, [r7, #2]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d004      	beq.n	8003e88 <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 8003e7e:	78fb      	ldrb	r3, [r7, #3]
 8003e80:	f043 0301 	orr.w	r3, r3, #1
 8003e84:	70fb      	strb	r3, [r7, #3]
 8003e86:	e003      	b.n	8003e90 <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 8003e88:	78fb      	ldrb	r3, [r7, #3]
 8003e8a:	f023 0301 	bic.w	r3, r3, #1
 8003e8e:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 8003e90:	78fb      	ldrb	r3, [r7, #3]
 8003e92:	b29a      	uxth	r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	821a      	strh	r2, [r3, #16]
}
 8003e98:	bf00      	nop
 8003e9a:	370c      	adds	r7, #12
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bc80      	pop	{r7}
 8003ea0:	4770      	bx	lr

08003ea2 <I2C_CheckEvent>:
  * @retval An ErrorStatus enumeration value:
  * - SUCCESS: Last event is equal to the I2C_EVENT
  * - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
 8003ea2:	b480      	push	{r7}
 8003ea4:	b087      	sub	sp, #28
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	6078      	str	r0, [r7, #4]
 8003eaa:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 8003eac:	2300      	movs	r3, #0
 8003eae:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	60fb      	str	r3, [r7, #12]
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	8a9b      	ldrh	r3, [r3, #20]
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	8b1b      	ldrh	r3, [r3, #24]
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	041b      	lsls	r3, r3, #16
 8003ed0:	60bb      	str	r3, [r7, #8]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 8003ed2:	68fa      	ldr	r2, [r7, #12]
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003edc:	613b      	str	r3, [r7, #16]

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 8003ede:	693a      	ldr	r2, [r7, #16]
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	401a      	ands	r2, r3
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d102      	bne.n	8003ef0 <I2C_CheckEvent+0x4e>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 8003eea:	2301      	movs	r3, #1
 8003eec:	75fb      	strb	r3, [r7, #23]
 8003eee:	e001      	b.n	8003ef4 <I2C_CheckEvent+0x52>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 8003ef4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	371c      	adds	r7, #28
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bc80      	pop	{r7}
 8003efe:	4770      	bx	lr

08003f00 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b089      	sub	sp, #36	; 0x24
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	61fb      	str	r3, [r7, #28]
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	61bb      	str	r3, [r7, #24]
 8003f10:	2300      	movs	r3, #0
 8003f12:	617b      	str	r3, [r7, #20]
 8003f14:	2300      	movs	r3, #0
 8003f16:	613b      	str	r3, [r7, #16]
#ifdef  STM32F10X_CL
  uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
#endif /* STM32F10X_CL */

#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	60fb      	str	r3, [r7, #12]
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8003f1c:	4b4a      	ldr	r3, [pc, #296]	; (8004048 <RCC_GetClocksFreq+0x148>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f003 030c 	and.w	r3, r3, #12
 8003f24:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	2b04      	cmp	r3, #4
 8003f2a:	d007      	beq.n	8003f3c <RCC_GetClocksFreq+0x3c>
 8003f2c:	2b08      	cmp	r3, #8
 8003f2e:	d009      	beq.n	8003f44 <RCC_GetClocksFreq+0x44>
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d12f      	bne.n	8003f94 <RCC_GetClocksFreq+0x94>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4a45      	ldr	r2, [pc, #276]	; (800404c <RCC_GetClocksFreq+0x14c>)
 8003f38:	601a      	str	r2, [r3, #0]
      break;
 8003f3a:	e02f      	b.n	8003f9c <RCC_GetClocksFreq+0x9c>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a43      	ldr	r2, [pc, #268]	; (800404c <RCC_GetClocksFreq+0x14c>)
 8003f40:	601a      	str	r2, [r3, #0]
      break;
 8003f42:	e02b      	b.n	8003f9c <RCC_GetClocksFreq+0x9c>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8003f44:	4b40      	ldr	r3, [pc, #256]	; (8004048 <RCC_GetClocksFreq+0x148>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003f4c:	61bb      	str	r3, [r7, #24]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8003f4e:	4b3e      	ldr	r3, [pc, #248]	; (8004048 <RCC_GetClocksFreq+0x148>)
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f56:	617b      	str	r3, [r7, #20]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	0c9b      	lsrs	r3, r3, #18
 8003f5c:	3302      	adds	r3, #2
 8003f5e:	61bb      	str	r3, [r7, #24]
      
      if (pllsource == 0x00)
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d106      	bne.n	8003f74 <RCC_GetClocksFreq+0x74>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	4a39      	ldr	r2, [pc, #228]	; (8004050 <RCC_GetClocksFreq+0x150>)
 8003f6a:	fb02 f203 	mul.w	r2, r2, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8003f72:	e013      	b.n	8003f9c <RCC_GetClocksFreq+0x9c>
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 8003f74:	4b34      	ldr	r3, [pc, #208]	; (8004048 <RCC_GetClocksFreq+0x148>)
 8003f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f78:	f003 030f 	and.w	r3, r3, #15
 8003f7c:	3301      	adds	r3, #1
 8003f7e:	60fb      	str	r3, [r7, #12]
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 8003f80:	4a32      	ldr	r2, [pc, #200]	; (800404c <RCC_GetClocksFreq+0x14c>)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f88:	69ba      	ldr	r2, [r7, #24]
 8003f8a:	fb02 f203 	mul.w	r2, r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	601a      	str	r2, [r3, #0]
      break;
 8003f92:	e003      	b.n	8003f9c <RCC_GetClocksFreq+0x9c>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4a2d      	ldr	r2, [pc, #180]	; (800404c <RCC_GetClocksFreq+0x14c>)
 8003f98:	601a      	str	r2, [r3, #0]
      break;
 8003f9a:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8003f9c:	4b2a      	ldr	r3, [pc, #168]	; (8004048 <RCC_GetClocksFreq+0x148>)
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003fa4:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	091b      	lsrs	r3, r3, #4
 8003faa:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8003fac:	4a29      	ldr	r2, [pc, #164]	; (8004054 <RCC_GetClocksFreq+0x154>)
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	613b      	str	r3, [r7, #16]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	40da      	lsrs	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8003fc4:	4b20      	ldr	r3, [pc, #128]	; (8004048 <RCC_GetClocksFreq+0x148>)
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003fcc:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	0a1b      	lsrs	r3, r3, #8
 8003fd2:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8003fd4:	4a1f      	ldr	r2, [pc, #124]	; (8004054 <RCC_GetClocksFreq+0x154>)
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	4413      	add	r3, r2
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	40da      	lsrs	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8003fec:	4b16      	ldr	r3, [pc, #88]	; (8004048 <RCC_GetClocksFreq+0x148>)
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003ff4:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	0adb      	lsrs	r3, r3, #11
 8003ffa:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8003ffc:	4a15      	ldr	r2, [pc, #84]	; (8004054 <RCC_GetClocksFreq+0x154>)
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	4413      	add	r3, r2
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	b2db      	uxtb	r3, r3
 8004006:	613b      	str	r3, [r7, #16]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685a      	ldr	r2, [r3, #4]
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	40da      	lsrs	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8004014:	4b0c      	ldr	r3, [pc, #48]	; (8004048 <RCC_GetClocksFreq+0x148>)
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800401c:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 14;
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	0b9b      	lsrs	r3, r3, #14
 8004022:	61fb      	str	r3, [r7, #28]
  presc = ADCPrescTable[tmp];
 8004024:	4a0c      	ldr	r2, [pc, #48]	; (8004058 <RCC_GetClocksFreq+0x158>)
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	4413      	add	r3, r2
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	b2db      	uxtb	r3, r3
 800402e:	613b      	str	r3, [r7, #16]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	68da      	ldr	r2, [r3, #12]
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	fbb2 f2f3 	udiv	r2, r2, r3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	611a      	str	r2, [r3, #16]
}
 800403e:	bf00      	nop
 8004040:	3724      	adds	r7, #36	; 0x24
 8004042:	46bd      	mov	sp, r7
 8004044:	bc80      	pop	{r7}
 8004046:	4770      	bx	lr
 8004048:	40021000 	.word	0x40021000
 800404c:	007a1200 	.word	0x007a1200
 8004050:	003d0900 	.word	0x003d0900
 8004054:	20000008 	.word	0x20000008
 8004058:	20000018 	.word	0x20000018

0800405c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	460b      	mov	r3, r1
 8004066:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004068:	78fb      	ldrb	r3, [r7, #3]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d006      	beq.n	800407c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800406e:	4909      	ldr	r1, [pc, #36]	; (8004094 <RCC_APB2PeriphClockCmd+0x38>)
 8004070:	4b08      	ldr	r3, [pc, #32]	; (8004094 <RCC_APB2PeriphClockCmd+0x38>)
 8004072:	699a      	ldr	r2, [r3, #24]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	4313      	orrs	r3, r2
 8004078:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800407a:	e006      	b.n	800408a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800407c:	4905      	ldr	r1, [pc, #20]	; (8004094 <RCC_APB2PeriphClockCmd+0x38>)
 800407e:	4b05      	ldr	r3, [pc, #20]	; (8004094 <RCC_APB2PeriphClockCmd+0x38>)
 8004080:	699a      	ldr	r2, [r3, #24]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	43db      	mvns	r3, r3
 8004086:	4013      	ands	r3, r2
 8004088:	618b      	str	r3, [r1, #24]
}
 800408a:	bf00      	nop
 800408c:	370c      	adds	r7, #12
 800408e:	46bd      	mov	sp, r7
 8004090:	bc80      	pop	{r7}
 8004092:	4770      	bx	lr
 8004094:	40021000 	.word	0x40021000

08004098 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	460b      	mov	r3, r1
 80040a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80040a4:	78fb      	ldrb	r3, [r7, #3]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d006      	beq.n	80040b8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80040aa:	4909      	ldr	r1, [pc, #36]	; (80040d0 <RCC_APB1PeriphClockCmd+0x38>)
 80040ac:	4b08      	ldr	r3, [pc, #32]	; (80040d0 <RCC_APB1PeriphClockCmd+0x38>)
 80040ae:	69da      	ldr	r2, [r3, #28]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80040b6:	e006      	b.n	80040c6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80040b8:	4905      	ldr	r1, [pc, #20]	; (80040d0 <RCC_APB1PeriphClockCmd+0x38>)
 80040ba:	4b05      	ldr	r3, [pc, #20]	; (80040d0 <RCC_APB1PeriphClockCmd+0x38>)
 80040bc:	69da      	ldr	r2, [r3, #28]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	43db      	mvns	r3, r3
 80040c2:	4013      	ands	r3, r2
 80040c4:	61cb      	str	r3, [r1, #28]
}
 80040c6:	bf00      	nop
 80040c8:	370c      	adds	r7, #12
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bc80      	pop	{r7}
 80040ce:	4770      	bx	lr
 80040d0:	40021000 	.word	0x40021000

080040d4 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b085      	sub	sp, #20
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80040de:	2300      	movs	r3, #0
 80040e0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	881b      	ldrh	r3, [r3, #0]
 80040e6:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	4a2e      	ldr	r2, [pc, #184]	; (80041a4 <TIM_TimeBaseInit+0xd0>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d013      	beq.n	8004118 <TIM_TimeBaseInit+0x44>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4a2d      	ldr	r2, [pc, #180]	; (80041a8 <TIM_TimeBaseInit+0xd4>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d00f      	beq.n	8004118 <TIM_TimeBaseInit+0x44>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040fe:	d00b      	beq.n	8004118 <TIM_TimeBaseInit+0x44>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a2a      	ldr	r2, [pc, #168]	; (80041ac <TIM_TimeBaseInit+0xd8>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d007      	beq.n	8004118 <TIM_TimeBaseInit+0x44>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a29      	ldr	r2, [pc, #164]	; (80041b0 <TIM_TimeBaseInit+0xdc>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d003      	beq.n	8004118 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	4a28      	ldr	r2, [pc, #160]	; (80041b4 <TIM_TimeBaseInit+0xe0>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d108      	bne.n	800412a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8004118:	89fb      	ldrh	r3, [r7, #14]
 800411a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800411e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	885a      	ldrh	r2, [r3, #2]
 8004124:	89fb      	ldrh	r3, [r7, #14]
 8004126:	4313      	orrs	r3, r2
 8004128:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a22      	ldr	r2, [pc, #136]	; (80041b8 <TIM_TimeBaseInit+0xe4>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d00c      	beq.n	800414c <TIM_TimeBaseInit+0x78>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a21      	ldr	r2, [pc, #132]	; (80041bc <TIM_TimeBaseInit+0xe8>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d008      	beq.n	800414c <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 800413a:	89fb      	ldrh	r3, [r7, #14]
 800413c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004140:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	88da      	ldrh	r2, [r3, #6]
 8004146:	89fb      	ldrh	r3, [r7, #14]
 8004148:	4313      	orrs	r3, r2
 800414a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	89fa      	ldrh	r2, [r7, #14]
 8004150:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	889a      	ldrh	r2, [r3, #4]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	881a      	ldrh	r2, [r3, #0]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a0f      	ldr	r2, [pc, #60]	; (80041a4 <TIM_TimeBaseInit+0xd0>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d00f      	beq.n	800418a <TIM_TimeBaseInit+0xb6>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a0e      	ldr	r2, [pc, #56]	; (80041a8 <TIM_TimeBaseInit+0xd4>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d00b      	beq.n	800418a <TIM_TimeBaseInit+0xb6>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a12      	ldr	r2, [pc, #72]	; (80041c0 <TIM_TimeBaseInit+0xec>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d007      	beq.n	800418a <TIM_TimeBaseInit+0xb6>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a11      	ldr	r2, [pc, #68]	; (80041c4 <TIM_TimeBaseInit+0xf0>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d003      	beq.n	800418a <TIM_TimeBaseInit+0xb6>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a10      	ldr	r2, [pc, #64]	; (80041c8 <TIM_TimeBaseInit+0xf4>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d104      	bne.n	8004194 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	7a1b      	ldrb	r3, [r3, #8]
 800418e:	b29a      	uxth	r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	829a      	strh	r2, [r3, #20]
}
 800419a:	bf00      	nop
 800419c:	3714      	adds	r7, #20
 800419e:	46bd      	mov	sp, r7
 80041a0:	bc80      	pop	{r7}
 80041a2:	4770      	bx	lr
 80041a4:	40012c00 	.word	0x40012c00
 80041a8:	40013400 	.word	0x40013400
 80041ac:	40000400 	.word	0x40000400
 80041b0:	40000800 	.word	0x40000800
 80041b4:	40000c00 	.word	0x40000c00
 80041b8:	40001000 	.word	0x40001000
 80041bc:	40001400 	.word	0x40001400
 80041c0:	40014000 	.word	0x40014000
 80041c4:	40014400 	.word	0x40014400
 80041c8:	40014800 	.word	0x40014800

080041cc <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80041d6:	2300      	movs	r3, #0
 80041d8:	817b      	strh	r3, [r7, #10]
 80041da:	2300      	movs	r3, #0
 80041dc:	81fb      	strh	r3, [r7, #14]
 80041de:	2300      	movs	r3, #0
 80041e0:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	8c1b      	ldrh	r3, [r3, #32]
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	f023 0301 	bic.w	r3, r3, #1
 80041ec:	b29a      	uxth	r2, r3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	8c1b      	ldrh	r3, [r3, #32]
 80041f6:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	889b      	ldrh	r3, [r3, #4]
 80041fc:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	8b1b      	ldrh	r3, [r3, #24]
 8004202:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 8004204:	897b      	ldrh	r3, [r7, #10]
 8004206:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800420a:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 800420c:	897b      	ldrh	r3, [r7, #10]
 800420e:	f023 0303 	bic.w	r3, r3, #3
 8004212:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	881a      	ldrh	r2, [r3, #0]
 8004218:	897b      	ldrh	r3, [r7, #10]
 800421a:	4313      	orrs	r3, r2
 800421c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 800421e:	89fb      	ldrh	r3, [r7, #14]
 8004220:	f023 0302 	bic.w	r3, r3, #2
 8004224:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	891a      	ldrh	r2, [r3, #8]
 800422a:	89fb      	ldrh	r3, [r7, #14]
 800422c:	4313      	orrs	r3, r2
 800422e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	885a      	ldrh	r2, [r3, #2]
 8004234:	89fb      	ldrh	r3, [r7, #14]
 8004236:	4313      	orrs	r3, r2
 8004238:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a24      	ldr	r2, [pc, #144]	; (80042d0 <TIM_OC1Init+0x104>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d00f      	beq.n	8004262 <TIM_OC1Init+0x96>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a23      	ldr	r2, [pc, #140]	; (80042d4 <TIM_OC1Init+0x108>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d00b      	beq.n	8004262 <TIM_OC1Init+0x96>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a22      	ldr	r2, [pc, #136]	; (80042d8 <TIM_OC1Init+0x10c>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d007      	beq.n	8004262 <TIM_OC1Init+0x96>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a21      	ldr	r2, [pc, #132]	; (80042dc <TIM_OC1Init+0x110>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d003      	beq.n	8004262 <TIM_OC1Init+0x96>
     (TIMx == TIM16)|| (TIMx == TIM17))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a20      	ldr	r2, [pc, #128]	; (80042e0 <TIM_OC1Init+0x114>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d123      	bne.n	80042aa <TIM_OC1Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 8004262:	89fb      	ldrh	r3, [r7, #14]
 8004264:	f023 0308 	bic.w	r3, r3, #8
 8004268:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	895a      	ldrh	r2, [r3, #10]
 800426e:	89fb      	ldrh	r3, [r7, #14]
 8004270:	4313      	orrs	r3, r2
 8004272:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 8004274:	89fb      	ldrh	r3, [r7, #14]
 8004276:	f023 0304 	bic.w	r3, r3, #4
 800427a:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	889a      	ldrh	r2, [r3, #4]
 8004280:	89fb      	ldrh	r3, [r7, #14]
 8004282:	4313      	orrs	r3, r2
 8004284:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 8004286:	89bb      	ldrh	r3, [r7, #12]
 8004288:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800428c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 800428e:	89bb      	ldrh	r3, [r7, #12]
 8004290:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004294:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	899a      	ldrh	r2, [r3, #12]
 800429a:	89bb      	ldrh	r3, [r7, #12]
 800429c:	4313      	orrs	r3, r2
 800429e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	89da      	ldrh	r2, [r3, #14]
 80042a4:	89bb      	ldrh	r3, [r7, #12]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	89ba      	ldrh	r2, [r7, #12]
 80042ae:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	897a      	ldrh	r2, [r7, #10]
 80042b4:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	88da      	ldrh	r2, [r3, #6]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	89fa      	ldrh	r2, [r7, #14]
 80042c2:	841a      	strh	r2, [r3, #32]
}
 80042c4:	bf00      	nop
 80042c6:	3714      	adds	r7, #20
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bc80      	pop	{r7}
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	40012c00 	.word	0x40012c00
 80042d4:	40013400 	.word	0x40013400
 80042d8:	40014000 	.word	0x40014000
 80042dc:	40014400 	.word	0x40014400
 80042e0:	40014800 	.word	0x40014800

080042e4 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80042ee:	2300      	movs	r3, #0
 80042f0:	817b      	strh	r3, [r7, #10]
 80042f2:	2300      	movs	r3, #0
 80042f4:	81fb      	strh	r3, [r7, #14]
 80042f6:	2300      	movs	r3, #0
 80042f8:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	8c1b      	ldrh	r3, [r3, #32]
 80042fe:	b29b      	uxth	r3, r3
 8004300:	f023 0310 	bic.w	r3, r3, #16
 8004304:	b29a      	uxth	r2, r3
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	8c1b      	ldrh	r3, [r3, #32]
 800430e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	889b      	ldrh	r3, [r3, #4]
 8004314:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	8b1b      	ldrh	r3, [r3, #24]
 800431a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 800431c:	897b      	ldrh	r3, [r7, #10]
 800431e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004322:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 8004324:	897b      	ldrh	r3, [r7, #10]
 8004326:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800432a:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	881b      	ldrh	r3, [r3, #0]
 8004330:	021b      	lsls	r3, r3, #8
 8004332:	b29a      	uxth	r2, r3
 8004334:	897b      	ldrh	r3, [r7, #10]
 8004336:	4313      	orrs	r3, r2
 8004338:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 800433a:	89fb      	ldrh	r3, [r7, #14]
 800433c:	f023 0320 	bic.w	r3, r3, #32
 8004340:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	891b      	ldrh	r3, [r3, #8]
 8004346:	011b      	lsls	r3, r3, #4
 8004348:	b29a      	uxth	r2, r3
 800434a:	89fb      	ldrh	r3, [r7, #14]
 800434c:	4313      	orrs	r3, r2
 800434e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	885b      	ldrh	r3, [r3, #2]
 8004354:	011b      	lsls	r3, r3, #4
 8004356:	b29a      	uxth	r2, r3
 8004358:	89fb      	ldrh	r3, [r7, #14]
 800435a:	4313      	orrs	r3, r2
 800435c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a22      	ldr	r2, [pc, #136]	; (80043ec <TIM_OC2Init+0x108>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d003      	beq.n	800436e <TIM_OC2Init+0x8a>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a21      	ldr	r2, [pc, #132]	; (80043f0 <TIM_OC2Init+0x10c>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d12b      	bne.n	80043c6 <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 800436e:	89fb      	ldrh	r3, [r7, #14]
 8004370:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004374:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	895b      	ldrh	r3, [r3, #10]
 800437a:	011b      	lsls	r3, r3, #4
 800437c:	b29a      	uxth	r2, r3
 800437e:	89fb      	ldrh	r3, [r7, #14]
 8004380:	4313      	orrs	r3, r2
 8004382:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 8004384:	89fb      	ldrh	r3, [r7, #14]
 8004386:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800438a:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	889b      	ldrh	r3, [r3, #4]
 8004390:	011b      	lsls	r3, r3, #4
 8004392:	b29a      	uxth	r2, r3
 8004394:	89fb      	ldrh	r3, [r7, #14]
 8004396:	4313      	orrs	r3, r2
 8004398:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 800439a:	89bb      	ldrh	r3, [r7, #12]
 800439c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80043a0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 80043a2:	89bb      	ldrh	r3, [r7, #12]
 80043a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80043a8:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	899b      	ldrh	r3, [r3, #12]
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	b29a      	uxth	r2, r3
 80043b2:	89bb      	ldrh	r3, [r7, #12]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	89db      	ldrh	r3, [r3, #14]
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	b29a      	uxth	r2, r3
 80043c0:	89bb      	ldrh	r3, [r7, #12]
 80043c2:	4313      	orrs	r3, r2
 80043c4:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	89ba      	ldrh	r2, [r7, #12]
 80043ca:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	897a      	ldrh	r2, [r7, #10]
 80043d0:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	88da      	ldrh	r2, [r3, #6]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	89fa      	ldrh	r2, [r7, #14]
 80043de:	841a      	strh	r2, [r3, #32]
}
 80043e0:	bf00      	nop
 80043e2:	3714      	adds	r7, #20
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bc80      	pop	{r7}
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	40012c00 	.word	0x40012c00
 80043f0:	40013400 	.word	0x40013400

080043f4 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b085      	sub	sp, #20
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80043fe:	2300      	movs	r3, #0
 8004400:	817b      	strh	r3, [r7, #10]
 8004402:	2300      	movs	r3, #0
 8004404:	81fb      	strh	r3, [r7, #14]
 8004406:	2300      	movs	r3, #0
 8004408:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	8c1b      	ldrh	r3, [r3, #32]
 800440e:	b29b      	uxth	r3, r3
 8004410:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004414:	b29a      	uxth	r2, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	8c1b      	ldrh	r3, [r3, #32]
 800441e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	889b      	ldrh	r3, [r3, #4]
 8004424:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	8b9b      	ldrh	r3, [r3, #28]
 800442a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 800442c:	897b      	ldrh	r3, [r7, #10]
 800442e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004432:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 8004434:	897b      	ldrh	r3, [r7, #10]
 8004436:	f023 0303 	bic.w	r3, r3, #3
 800443a:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	881a      	ldrh	r2, [r3, #0]
 8004440:	897b      	ldrh	r3, [r7, #10]
 8004442:	4313      	orrs	r3, r2
 8004444:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8004446:	89fb      	ldrh	r3, [r7, #14]
 8004448:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800444c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	891b      	ldrh	r3, [r3, #8]
 8004452:	021b      	lsls	r3, r3, #8
 8004454:	b29a      	uxth	r2, r3
 8004456:	89fb      	ldrh	r3, [r7, #14]
 8004458:	4313      	orrs	r3, r2
 800445a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	885b      	ldrh	r3, [r3, #2]
 8004460:	021b      	lsls	r3, r3, #8
 8004462:	b29a      	uxth	r2, r3
 8004464:	89fb      	ldrh	r3, [r7, #14]
 8004466:	4313      	orrs	r3, r2
 8004468:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a22      	ldr	r2, [pc, #136]	; (80044f8 <TIM_OC3Init+0x104>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d003      	beq.n	800447a <TIM_OC3Init+0x86>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a21      	ldr	r2, [pc, #132]	; (80044fc <TIM_OC3Init+0x108>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d12b      	bne.n	80044d2 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 800447a:	89fb      	ldrh	r3, [r7, #14]
 800447c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004480:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	895b      	ldrh	r3, [r3, #10]
 8004486:	021b      	lsls	r3, r3, #8
 8004488:	b29a      	uxth	r2, r3
 800448a:	89fb      	ldrh	r3, [r7, #14]
 800448c:	4313      	orrs	r3, r2
 800448e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 8004490:	89fb      	ldrh	r3, [r7, #14]
 8004492:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004496:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	889b      	ldrh	r3, [r3, #4]
 800449c:	021b      	lsls	r3, r3, #8
 800449e:	b29a      	uxth	r2, r3
 80044a0:	89fb      	ldrh	r3, [r7, #14]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 80044a6:	89bb      	ldrh	r3, [r7, #12]
 80044a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80044ac:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 80044ae:	89bb      	ldrh	r3, [r7, #12]
 80044b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044b4:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	899b      	ldrh	r3, [r3, #12]
 80044ba:	011b      	lsls	r3, r3, #4
 80044bc:	b29a      	uxth	r2, r3
 80044be:	89bb      	ldrh	r3, [r7, #12]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	89db      	ldrh	r3, [r3, #14]
 80044c8:	011b      	lsls	r3, r3, #4
 80044ca:	b29a      	uxth	r2, r3
 80044cc:	89bb      	ldrh	r3, [r7, #12]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	89ba      	ldrh	r2, [r7, #12]
 80044d6:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	897a      	ldrh	r2, [r7, #10]
 80044dc:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	88da      	ldrh	r2, [r3, #6]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	89fa      	ldrh	r2, [r7, #14]
 80044ea:	841a      	strh	r2, [r3, #32]
}
 80044ec:	bf00      	nop
 80044ee:	3714      	adds	r7, #20
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bc80      	pop	{r7}
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	40012c00 	.word	0x40012c00
 80044fc:	40013400 	.word	0x40013400

08004500 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004500:	b480      	push	{r7}
 8004502:	b085      	sub	sp, #20
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800450a:	2300      	movs	r3, #0
 800450c:	81bb      	strh	r3, [r7, #12]
 800450e:	2300      	movs	r3, #0
 8004510:	817b      	strh	r3, [r7, #10]
 8004512:	2300      	movs	r3, #0
 8004514:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	8c1b      	ldrh	r3, [r3, #32]
 800451a:	b29b      	uxth	r3, r3
 800451c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004520:	b29a      	uxth	r2, r3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	8c1b      	ldrh	r3, [r3, #32]
 800452a:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	889b      	ldrh	r3, [r3, #4]
 8004530:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	8b9b      	ldrh	r3, [r3, #28]
 8004536:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 8004538:	89bb      	ldrh	r3, [r7, #12]
 800453a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800453e:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 8004540:	89bb      	ldrh	r3, [r7, #12]
 8004542:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004546:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	881b      	ldrh	r3, [r3, #0]
 800454c:	021b      	lsls	r3, r3, #8
 800454e:	b29a      	uxth	r2, r3
 8004550:	89bb      	ldrh	r3, [r7, #12]
 8004552:	4313      	orrs	r3, r2
 8004554:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 8004556:	897b      	ldrh	r3, [r7, #10]
 8004558:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800455c:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	891b      	ldrh	r3, [r3, #8]
 8004562:	031b      	lsls	r3, r3, #12
 8004564:	b29a      	uxth	r2, r3
 8004566:	897b      	ldrh	r3, [r7, #10]
 8004568:	4313      	orrs	r3, r2
 800456a:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	885b      	ldrh	r3, [r3, #2]
 8004570:	031b      	lsls	r3, r3, #12
 8004572:	b29a      	uxth	r2, r3
 8004574:	897b      	ldrh	r3, [r7, #10]
 8004576:	4313      	orrs	r3, r2
 8004578:	817b      	strh	r3, [r7, #10]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	4a12      	ldr	r2, [pc, #72]	; (80045c8 <TIM_OC4Init+0xc8>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d003      	beq.n	800458a <TIM_OC4Init+0x8a>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4a11      	ldr	r2, [pc, #68]	; (80045cc <TIM_OC4Init+0xcc>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d10a      	bne.n	80045a0 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 800458a:	89fb      	ldrh	r3, [r7, #14]
 800458c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004590:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	899b      	ldrh	r3, [r3, #12]
 8004596:	019b      	lsls	r3, r3, #6
 8004598:	b29a      	uxth	r2, r3
 800459a:	89fb      	ldrh	r3, [r7, #14]
 800459c:	4313      	orrs	r3, r2
 800459e:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	89fa      	ldrh	r2, [r7, #14]
 80045a4:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	89ba      	ldrh	r2, [r7, #12]
 80045aa:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	88da      	ldrh	r2, [r3, #6]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	897a      	ldrh	r2, [r7, #10]
 80045ba:	841a      	strh	r2, [r3, #32]
}
 80045bc:	bf00      	nop
 80045be:	3714      	adds	r7, #20
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bc80      	pop	{r7}
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	40012c00 	.word	0x40012c00
 80045cc:	40013400 	.word	0x40013400

080045d0 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	460b      	mov	r3, r1
 80045da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80045dc:	78fb      	ldrb	r3, [r7, #3]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d008      	beq.n	80045f4 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	881b      	ldrh	r3, [r3, #0]
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	f043 0301 	orr.w	r3, r3, #1
 80045ec:	b29a      	uxth	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 80045f2:	e007      	b.n	8004604 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	881b      	ldrh	r3, [r3, #0]
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	f023 0301 	bic.w	r3, r3, #1
 80045fe:	b29a      	uxth	r2, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	801a      	strh	r2, [r3, #0]
}
 8004604:	bf00      	nop
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	bc80      	pop	{r7}
 800460c:	4770      	bx	lr

0800460e <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 800460e:	b480      	push	{r7}
 8004610:	b083      	sub	sp, #12
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
 8004616:	460b      	mov	r3, r1
 8004618:	807b      	strh	r3, [r7, #2]
 800461a:	4613      	mov	r3, r2
 800461c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800461e:	787b      	ldrb	r3, [r7, #1]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d008      	beq.n	8004636 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	899b      	ldrh	r3, [r3, #12]
 8004628:	b29a      	uxth	r2, r3
 800462a:	887b      	ldrh	r3, [r7, #2]
 800462c:	4313      	orrs	r3, r2
 800462e:	b29a      	uxth	r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8004634:	e009      	b.n	800464a <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	899b      	ldrh	r3, [r3, #12]
 800463a:	b29a      	uxth	r2, r3
 800463c:	887b      	ldrh	r3, [r7, #2]
 800463e:	43db      	mvns	r3, r3
 8004640:	b29b      	uxth	r3, r3
 8004642:	4013      	ands	r3, r2
 8004644:	b29a      	uxth	r2, r3
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	819a      	strh	r2, [r3, #12]
}
 800464a:	bf00      	nop
 800464c:	370c      	adds	r7, #12
 800464e:	46bd      	mov	sp, r7
 8004650:	bc80      	pop	{r7}
 8004652:	4770      	bx	lr

08004654 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	460b      	mov	r3, r1
 800465e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004660:	78fb      	ldrb	r3, [r7, #3]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d008      	beq.n	8004678 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	881b      	ldrh	r3, [r3, #0]
 800466a:	b29b      	uxth	r3, r3
 800466c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004670:	b29a      	uxth	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 8004676:	e007      	b.n	8004688 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	881b      	ldrh	r3, [r3, #0]
 800467c:	b29b      	uxth	r3, r3
 800467e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004682:	b29a      	uxth	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	801a      	strh	r2, [r3, #0]
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	bc80      	pop	{r7}
 8004690:	4770      	bx	lr

08004692 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8004692:	b480      	push	{r7}
 8004694:	b085      	sub	sp, #20
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
 800469a:	460b      	mov	r3, r1
 800469c:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800469e:	2300      	movs	r3, #0
 80046a0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	8b1b      	ldrh	r3, [r3, #24]
 80046a6:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 80046a8:	89fb      	ldrh	r3, [r7, #14]
 80046aa:	f023 0308 	bic.w	r3, r3, #8
 80046ae:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80046b0:	89fa      	ldrh	r2, [r7, #14]
 80046b2:	887b      	ldrh	r3, [r7, #2]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	89fa      	ldrh	r2, [r7, #14]
 80046bc:	831a      	strh	r2, [r3, #24]
}
 80046be:	bf00      	nop
 80046c0:	3714      	adds	r7, #20
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bc80      	pop	{r7}
 80046c6:	4770      	bx	lr

080046c8 <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	460b      	mov	r3, r1
 80046d2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80046d4:	2300      	movs	r3, #0
 80046d6:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	8b1b      	ldrh	r3, [r3, #24]
 80046dc:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 80046de:	89fb      	ldrh	r3, [r7, #14]
 80046e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80046e4:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80046e6:	887b      	ldrh	r3, [r7, #2]
 80046e8:	021b      	lsls	r3, r3, #8
 80046ea:	b29a      	uxth	r2, r3
 80046ec:	89fb      	ldrh	r3, [r7, #14]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	89fa      	ldrh	r2, [r7, #14]
 80046f6:	831a      	strh	r2, [r3, #24]
}
 80046f8:	bf00      	nop
 80046fa:	3714      	adds	r7, #20
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bc80      	pop	{r7}
 8004700:	4770      	bx	lr

08004702 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8004702:	b480      	push	{r7}
 8004704:	b085      	sub	sp, #20
 8004706:	af00      	add	r7, sp, #0
 8004708:	6078      	str	r0, [r7, #4]
 800470a:	460b      	mov	r3, r1
 800470c:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800470e:	2300      	movs	r3, #0
 8004710:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	8b9b      	ldrh	r3, [r3, #28]
 8004716:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 8004718:	89fb      	ldrh	r3, [r7, #14]
 800471a:	f023 0308 	bic.w	r3, r3, #8
 800471e:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8004720:	89fa      	ldrh	r2, [r7, #14]
 8004722:	887b      	ldrh	r3, [r7, #2]
 8004724:	4313      	orrs	r3, r2
 8004726:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	89fa      	ldrh	r2, [r7, #14]
 800472c:	839a      	strh	r2, [r3, #28]
}
 800472e:	bf00      	nop
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	bc80      	pop	{r7}
 8004736:	4770      	bx	lr

08004738 <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8004738:	b480      	push	{r7}
 800473a:	b085      	sub	sp, #20
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	460b      	mov	r3, r1
 8004742:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8004744:	2300      	movs	r3, #0
 8004746:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	8b9b      	ldrh	r3, [r3, #28]
 800474c:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 800474e:	89fb      	ldrh	r3, [r7, #14]
 8004750:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004754:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8004756:	887b      	ldrh	r3, [r7, #2]
 8004758:	021b      	lsls	r3, r3, #8
 800475a:	b29a      	uxth	r2, r3
 800475c:	89fb      	ldrh	r3, [r7, #14]
 800475e:	4313      	orrs	r3, r2
 8004760:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	89fa      	ldrh	r2, [r7, #14]
 8004766:	839a      	strh	r2, [r3, #28]
}
 8004768:	bf00      	nop
 800476a:	3714      	adds	r7, #20
 800476c:	46bd      	mov	sp, r7
 800476e:	bc80      	pop	{r7}
 8004770:	4770      	bx	lr

08004772 <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8004772:	b480      	push	{r7}
 8004774:	b085      	sub	sp, #20
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
 800477a:	460b      	mov	r3, r1
 800477c:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 800477e:	2300      	movs	r3, #0
 8004780:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8004782:	2300      	movs	r3, #0
 8004784:	81bb      	strh	r3, [r7, #12]
 8004786:	2300      	movs	r3, #0
 8004788:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	8a1b      	ldrh	r3, [r3, #16]
 800478e:	b29a      	uxth	r2, r3
 8004790:	887b      	ldrh	r3, [r7, #2]
 8004792:	4013      	ands	r3, r2
 8004794:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	899b      	ldrh	r3, [r3, #12]
 800479a:	b29a      	uxth	r2, r3
 800479c:	887b      	ldrh	r3, [r7, #2]
 800479e:	4013      	ands	r3, r2
 80047a0:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80047a2:	89bb      	ldrh	r3, [r7, #12]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d005      	beq.n	80047b4 <TIM_GetITStatus+0x42>
 80047a8:	897b      	ldrh	r3, [r7, #10]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d002      	beq.n	80047b4 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80047ae:	2301      	movs	r3, #1
 80047b0:	73fb      	strb	r3, [r7, #15]
 80047b2:	e001      	b.n	80047b8 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80047b4:	2300      	movs	r3, #0
 80047b6:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80047b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3714      	adds	r7, #20
 80047be:	46bd      	mov	sp, r7
 80047c0:	bc80      	pop	{r7}
 80047c2:	4770      	bx	lr

080047c4 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	460b      	mov	r3, r1
 80047ce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80047d0:	887b      	ldrh	r3, [r7, #2]
 80047d2:	43db      	mvns	r3, r3
 80047d4:	b29a      	uxth	r2, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	821a      	strh	r2, [r3, #16]
}
 80047da:	bf00      	nop
 80047dc:	370c      	adds	r7, #12
 80047de:	46bd      	mov	sp, r7
 80047e0:	bc80      	pop	{r7}
 80047e2:	4770      	bx	lr

080047e4 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b08c      	sub	sp, #48	; 0x30
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80047ee:	2300      	movs	r3, #0
 80047f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80047f2:	2300      	movs	r3, #0
 80047f4:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 80047f6:	2300      	movs	r3, #0
 80047f8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 80047fa:	2300      	movs	r3, #0
 80047fc:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 80047fe:	2300      	movs	r3, #0
 8004800:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	8a1b      	ldrh	r3, [r3, #16]
 800480a:	b29b      	uxth	r3, r3
 800480c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800480e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004810:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8004814:	4013      	ands	r3, r2
 8004816:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	88db      	ldrh	r3, [r3, #6]
 800481c:	461a      	mov	r2, r3
 800481e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004820:	4313      	orrs	r3, r2
 8004822:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8004824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004826:	b29a      	uxth	r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	899b      	ldrh	r3, [r3, #12]
 8004830:	b29b      	uxth	r3, r3
 8004832:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8004834:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004836:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 800483a:	4013      	ands	r3, r2
 800483c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	889a      	ldrh	r2, [r3, #4]
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	891b      	ldrh	r3, [r3, #8]
 8004846:	4313      	orrs	r3, r2
 8004848:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800484e:	4313      	orrs	r3, r2
 8004850:	b29b      	uxth	r3, r3
 8004852:	461a      	mov	r2, r3
 8004854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004856:	4313      	orrs	r3, r2
 8004858:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800485a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800485c:	b29a      	uxth	r2, r3
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	8a9b      	ldrh	r3, [r3, #20]
 8004866:	b29b      	uxth	r3, r3
 8004868:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 800486a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800486c:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8004870:	4013      	ands	r3, r2
 8004872:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	899b      	ldrh	r3, [r3, #12]
 8004878:	461a      	mov	r2, r3
 800487a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800487c:	4313      	orrs	r3, r2
 800487e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8004880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004882:	b29a      	uxth	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8004888:	f107 0308 	add.w	r3, r7, #8
 800488c:	4618      	mov	r0, r3
 800488e:	f7ff fb37 	bl	8003f00 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	4a2e      	ldr	r2, [pc, #184]	; (8004950 <USART_Init+0x16c>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d102      	bne.n	80048a0 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	62bb      	str	r3, [r7, #40]	; 0x28
 800489e:	e001      	b.n	80048a4 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	899b      	ldrh	r3, [r3, #12]
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	b21b      	sxth	r3, r3
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	da0c      	bge.n	80048ca <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80048b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80048b2:	4613      	mov	r3, r2
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	4413      	add	r3, r2
 80048b8:	009a      	lsls	r2, r3, #2
 80048ba:	441a      	add	r2, r3
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	005b      	lsls	r3, r3, #1
 80048c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80048c6:	627b      	str	r3, [r7, #36]	; 0x24
 80048c8:	e00b      	b.n	80048e2 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80048ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80048cc:	4613      	mov	r3, r2
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	4413      	add	r3, r2
 80048d2:	009a      	lsls	r2, r3, #2
 80048d4:	441a      	add	r2, r3
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e0:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 80048e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e4:	4a1b      	ldr	r2, [pc, #108]	; (8004954 <USART_Init+0x170>)
 80048e6:	fba2 2303 	umull	r2, r3, r2, r3
 80048ea:	095b      	lsrs	r3, r3, #5
 80048ec:	011b      	lsls	r3, r3, #4
 80048ee:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80048f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048f2:	091b      	lsrs	r3, r3, #4
 80048f4:	2264      	movs	r2, #100	; 0x64
 80048f6:	fb02 f303 	mul.w	r3, r2, r3
 80048fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	899b      	ldrh	r3, [r3, #12]
 8004904:	b29b      	uxth	r3, r3
 8004906:	b21b      	sxth	r3, r3
 8004908:	2b00      	cmp	r3, #0
 800490a:	da0c      	bge.n	8004926 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800490c:	6a3b      	ldr	r3, [r7, #32]
 800490e:	00db      	lsls	r3, r3, #3
 8004910:	3332      	adds	r3, #50	; 0x32
 8004912:	4a10      	ldr	r2, [pc, #64]	; (8004954 <USART_Init+0x170>)
 8004914:	fba2 2303 	umull	r2, r3, r2, r3
 8004918:	095b      	lsrs	r3, r3, #5
 800491a:	f003 0307 	and.w	r3, r3, #7
 800491e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004920:	4313      	orrs	r3, r2
 8004922:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004924:	e00b      	b.n	800493e <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8004926:	6a3b      	ldr	r3, [r7, #32]
 8004928:	011b      	lsls	r3, r3, #4
 800492a:	3332      	adds	r3, #50	; 0x32
 800492c:	4a09      	ldr	r2, [pc, #36]	; (8004954 <USART_Init+0x170>)
 800492e:	fba2 2303 	umull	r2, r3, r2, r3
 8004932:	095b      	lsrs	r3, r3, #5
 8004934:	f003 030f 	and.w	r3, r3, #15
 8004938:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800493a:	4313      	orrs	r3, r2
 800493c:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 800493e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004940:	b29a      	uxth	r2, r3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	811a      	strh	r2, [r3, #8]
}
 8004946:	bf00      	nop
 8004948:	3730      	adds	r7, #48	; 0x30
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	40013800 	.word	0x40013800
 8004954:	51eb851f 	.word	0x51eb851f

08004958 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	460b      	mov	r3, r1
 8004962:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004964:	78fb      	ldrb	r3, [r7, #3]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d008      	beq.n	800497c <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	899b      	ldrh	r3, [r3, #12]
 800496e:	b29b      	uxth	r3, r3
 8004970:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004974:	b29a      	uxth	r2, r3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 800497a:	e007      	b.n	800498c <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	899b      	ldrh	r3, [r3, #12]
 8004980:	b29b      	uxth	r3, r3
 8004982:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004986:	b29a      	uxth	r2, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	819a      	strh	r2, [r3, #12]
}
 800498c:	bf00      	nop
 800498e:	370c      	adds	r7, #12
 8004990:	46bd      	mov	sp, r7
 8004992:	bc80      	pop	{r7}
 8004994:	4770      	bx	lr

08004996 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8004996:	b480      	push	{r7}
 8004998:	b083      	sub	sp, #12
 800499a:	af00      	add	r7, sp, #0
 800499c:	6078      	str	r0, [r7, #4]
 800499e:	460b      	mov	r3, r1
 80049a0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80049a2:	887b      	ldrh	r3, [r7, #2]
 80049a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049a8:	b29a      	uxth	r2, r3
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	809a      	strh	r2, [r3, #4]
}
 80049ae:	bf00      	nop
 80049b0:	370c      	adds	r7, #12
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bc80      	pop	{r7}
 80049b6:	4770      	bx	lr

080049b8 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b085      	sub	sp, #20
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	460b      	mov	r3, r1
 80049c2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80049c4:	2300      	movs	r3, #0
 80049c6:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	881b      	ldrh	r3, [r3, #0]
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	887b      	ldrh	r3, [r7, #2]
 80049d0:	4013      	ands	r3, r2
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d002      	beq.n	80049de <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80049d8:	2301      	movs	r3, #1
 80049da:	73fb      	strb	r3, [r7, #15]
 80049dc:	e001      	b.n	80049e2 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80049de:	2300      	movs	r3, #0
 80049e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80049e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3714      	adds	r7, #20
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bc80      	pop	{r7}
 80049ec:	4770      	bx	lr
	...

080049f0 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 80049f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049f2:	b0ab      	sub	sp, #172	; 0xac
 80049f4:	af02      	add	r7, sp, #8
 80049f6:	60f8      	str	r0, [r7, #12]
 80049f8:	60b9      	str	r1, [r7, #8]
 80049fa:	607a      	str	r2, [r7, #4]
 80049fc:	603b      	str	r3, [r7, #0]
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 80049fe:	f04f 0100 	mov.w	r1, #0
 8004a02:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8004a06:	f7fc fba5 	bl	8001154 <__aeabi_fcmpeq>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d01f      	beq.n	8004a50 <MadgwickAHRSupdate+0x60>
 8004a10:	f04f 0100 	mov.w	r1, #0
 8004a14:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8004a18:	f7fc fb9c 	bl	8001154 <__aeabi_fcmpeq>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d016      	beq.n	8004a50 <MadgwickAHRSupdate+0x60>
 8004a22:	f04f 0100 	mov.w	r1, #0
 8004a26:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8004a2a:	f7fc fb93 	bl	8001154 <__aeabi_fcmpeq>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d00d      	beq.n	8004a50 <MadgwickAHRSupdate+0x60>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 8004a34:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004a38:	9301      	str	r3, [sp, #4]
 8004a3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004a3e:	9300      	str	r3, [sp, #0]
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	68b9      	ldr	r1, [r7, #8]
 8004a46:	68f8      	ldr	r0, [r7, #12]
 8004a48:	f001 f93e 	bl	8005cc8 <MadgwickAHRSupdateIMU>
		return;
 8004a4c:	f001 b92c 	b.w	8005ca8 <MadgwickAHRSupdate+0x12b8>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8004a50:	4bb0      	ldr	r3, [pc, #704]	; (8004d14 <MadgwickAHRSupdate+0x324>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004a58:	68f9      	ldr	r1, [r7, #12]
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7fc f9e6 	bl	8000e2c <__aeabi_fmul>
 8004a60:	4603      	mov	r3, r0
 8004a62:	461c      	mov	r4, r3
 8004a64:	4bac      	ldr	r3, [pc, #688]	; (8004d18 <MadgwickAHRSupdate+0x328>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68b9      	ldr	r1, [r7, #8]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7fc f9de 	bl	8000e2c <__aeabi_fmul>
 8004a70:	4603      	mov	r3, r0
 8004a72:	4619      	mov	r1, r3
 8004a74:	4620      	mov	r0, r4
 8004a76:	f7fc f8cf 	bl	8000c18 <__aeabi_fsub>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	461c      	mov	r4, r3
 8004a7e:	4ba7      	ldr	r3, [pc, #668]	; (8004d1c <MadgwickAHRSupdate+0x32c>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	6879      	ldr	r1, [r7, #4]
 8004a84:	4618      	mov	r0, r3
 8004a86:	f7fc f9d1 	bl	8000e2c <__aeabi_fmul>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	4620      	mov	r0, r4
 8004a90:	f7fc f8c2 	bl	8000c18 <__aeabi_fsub>
 8004a94:	4603      	mov	r3, r0
 8004a96:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f7fc f9c6 	bl	8000e2c <__aeabi_fmul>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8004aa6:	4b9e      	ldr	r3, [pc, #632]	; (8004d20 <MadgwickAHRSupdate+0x330>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68f9      	ldr	r1, [r7, #12]
 8004aac:	4618      	mov	r0, r3
 8004aae:	f7fc f9bd 	bl	8000e2c <__aeabi_fmul>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	461c      	mov	r4, r3
 8004ab6:	4b98      	ldr	r3, [pc, #608]	; (8004d18 <MadgwickAHRSupdate+0x328>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	6879      	ldr	r1, [r7, #4]
 8004abc:	4618      	mov	r0, r3
 8004abe:	f7fc f9b5 	bl	8000e2c <__aeabi_fmul>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	4620      	mov	r0, r4
 8004ac8:	f7fc f8a8 	bl	8000c1c <__addsf3>
 8004acc:	4603      	mov	r3, r0
 8004ace:	461c      	mov	r4, r3
 8004ad0:	4b92      	ldr	r3, [pc, #584]	; (8004d1c <MadgwickAHRSupdate+0x32c>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68b9      	ldr	r1, [r7, #8]
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f7fc f9a8 	bl	8000e2c <__aeabi_fmul>
 8004adc:	4603      	mov	r3, r0
 8004ade:	4619      	mov	r1, r3
 8004ae0:	4620      	mov	r0, r4
 8004ae2:	f7fc f899 	bl	8000c18 <__aeabi_fsub>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004aec:	4618      	mov	r0, r3
 8004aee:	f7fc f99d 	bl	8000e2c <__aeabi_fmul>
 8004af2:	4603      	mov	r3, r0
 8004af4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8004af8:	4b89      	ldr	r3, [pc, #548]	; (8004d20 <MadgwickAHRSupdate+0x330>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68b9      	ldr	r1, [r7, #8]
 8004afe:	4618      	mov	r0, r3
 8004b00:	f7fc f994 	bl	8000e2c <__aeabi_fmul>
 8004b04:	4603      	mov	r3, r0
 8004b06:	461c      	mov	r4, r3
 8004b08:	4b82      	ldr	r3, [pc, #520]	; (8004d14 <MadgwickAHRSupdate+0x324>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	6879      	ldr	r1, [r7, #4]
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7fc f98c 	bl	8000e2c <__aeabi_fmul>
 8004b14:	4603      	mov	r3, r0
 8004b16:	4619      	mov	r1, r3
 8004b18:	4620      	mov	r0, r4
 8004b1a:	f7fc f87d 	bl	8000c18 <__aeabi_fsub>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	461c      	mov	r4, r3
 8004b22:	4b7e      	ldr	r3, [pc, #504]	; (8004d1c <MadgwickAHRSupdate+0x32c>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68f9      	ldr	r1, [r7, #12]
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f7fc f97f 	bl	8000e2c <__aeabi_fmul>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	4619      	mov	r1, r3
 8004b32:	4620      	mov	r0, r4
 8004b34:	f7fc f872 	bl	8000c1c <__addsf3>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f7fc f974 	bl	8000e2c <__aeabi_fmul>
 8004b44:	4603      	mov	r3, r0
 8004b46:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8004b4a:	4b75      	ldr	r3, [pc, #468]	; (8004d20 <MadgwickAHRSupdate+0x330>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	6879      	ldr	r1, [r7, #4]
 8004b50:	4618      	mov	r0, r3
 8004b52:	f7fc f96b 	bl	8000e2c <__aeabi_fmul>
 8004b56:	4603      	mov	r3, r0
 8004b58:	461c      	mov	r4, r3
 8004b5a:	4b6e      	ldr	r3, [pc, #440]	; (8004d14 <MadgwickAHRSupdate+0x324>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68b9      	ldr	r1, [r7, #8]
 8004b60:	4618      	mov	r0, r3
 8004b62:	f7fc f963 	bl	8000e2c <__aeabi_fmul>
 8004b66:	4603      	mov	r3, r0
 8004b68:	4619      	mov	r1, r3
 8004b6a:	4620      	mov	r0, r4
 8004b6c:	f7fc f856 	bl	8000c1c <__addsf3>
 8004b70:	4603      	mov	r3, r0
 8004b72:	461c      	mov	r4, r3
 8004b74:	4b68      	ldr	r3, [pc, #416]	; (8004d18 <MadgwickAHRSupdate+0x328>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	68f9      	ldr	r1, [r7, #12]
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7fc f956 	bl	8000e2c <__aeabi_fmul>
 8004b80:	4603      	mov	r3, r0
 8004b82:	4619      	mov	r1, r3
 8004b84:	4620      	mov	r0, r4
 8004b86:	f7fc f847 	bl	8000c18 <__aeabi_fsub>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004b90:	4618      	mov	r0, r3
 8004b92:	f7fc f94b 	bl	8000e2c <__aeabi_fmul>
 8004b96:	4603      	mov	r3, r0
 8004b98:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8004b9c:	f04f 0100 	mov.w	r1, #0
 8004ba0:	6838      	ldr	r0, [r7, #0]
 8004ba2:	f7fc fad7 	bl	8001154 <__aeabi_fcmpeq>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d012      	beq.n	8004bd2 <MadgwickAHRSupdate+0x1e2>
 8004bac:	f04f 0100 	mov.w	r1, #0
 8004bb0:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8004bb4:	f7fc face 	bl	8001154 <__aeabi_fcmpeq>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d009      	beq.n	8004bd2 <MadgwickAHRSupdate+0x1e2>
 8004bbe:	f04f 0100 	mov.w	r1, #0
 8004bc2:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8004bc6:	f7fc fac5 	bl	8001154 <__aeabi_fcmpeq>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f040 87c0 	bne.w	8005b52 <MadgwickAHRSupdate+0x1162>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8004bd2:	6839      	ldr	r1, [r7, #0]
 8004bd4:	6838      	ldr	r0, [r7, #0]
 8004bd6:	f7fc f929 	bl	8000e2c <__aeabi_fmul>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	461c      	mov	r4, r3
 8004bde:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8004be2:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8004be6:	f7fc f921 	bl	8000e2c <__aeabi_fmul>
 8004bea:	4603      	mov	r3, r0
 8004bec:	4619      	mov	r1, r3
 8004bee:	4620      	mov	r0, r4
 8004bf0:	f7fc f814 	bl	8000c1c <__addsf3>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	461c      	mov	r4, r3
 8004bf8:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 8004bfc:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8004c00:	f7fc f914 	bl	8000e2c <__aeabi_fmul>
 8004c04:	4603      	mov	r3, r0
 8004c06:	4619      	mov	r1, r3
 8004c08:	4620      	mov	r0, r4
 8004c0a:	f7fc f807 	bl	8000c1c <__addsf3>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	4618      	mov	r0, r3
 8004c12:	f001 fcbb 	bl	800658c <invSqrt>
 8004c16:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		ax *= recipNorm;
 8004c1a:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8004c1e:	6838      	ldr	r0, [r7, #0]
 8004c20:	f7fc f904 	bl	8000e2c <__aeabi_fmul>
 8004c24:	4603      	mov	r3, r0
 8004c26:	603b      	str	r3, [r7, #0]
		ay *= recipNorm;
 8004c28:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8004c2c:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8004c30:	f7fc f8fc 	bl	8000e2c <__aeabi_fmul>
 8004c34:	4603      	mov	r3, r0
 8004c36:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
		az *= recipNorm;   
 8004c3a:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8004c3e:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8004c42:	f7fc f8f3 	bl	8000e2c <__aeabi_fmul>
 8004c46:	4603      	mov	r3, r0
 8004c48:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 8004c4c:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 8004c50:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8004c54:	f7fc f8ea 	bl	8000e2c <__aeabi_fmul>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	461c      	mov	r4, r3
 8004c5c:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 8004c60:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8004c64:	f7fc f8e2 	bl	8000e2c <__aeabi_fmul>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	4620      	mov	r0, r4
 8004c6e:	f7fb ffd5 	bl	8000c1c <__addsf3>
 8004c72:	4603      	mov	r3, r0
 8004c74:	461c      	mov	r4, r3
 8004c76:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8004c7a:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8004c7e:	f7fc f8d5 	bl	8000e2c <__aeabi_fmul>
 8004c82:	4603      	mov	r3, r0
 8004c84:	4619      	mov	r1, r3
 8004c86:	4620      	mov	r0, r4
 8004c88:	f7fb ffc8 	bl	8000c1c <__addsf3>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f001 fc7c 	bl	800658c <invSqrt>
 8004c94:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		mx *= recipNorm;
 8004c98:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8004c9c:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8004ca0:	f7fc f8c4 	bl	8000e2c <__aeabi_fmul>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
		my *= recipNorm;
 8004caa:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8004cae:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8004cb2:	f7fc f8bb 	bl	8000e2c <__aeabi_fmul>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
		mz *= recipNorm;
 8004cbc:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8004cc0:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8004cc4:	f7fc f8b2 	bl	8000e2c <__aeabi_fmul>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 8004cce:	4b14      	ldr	r3, [pc, #80]	; (8004d20 <MadgwickAHRSupdate+0x330>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f7fb ffa1 	bl	8000c1c <__addsf3>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f7fc f8a3 	bl	8000e2c <__aeabi_fmul>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		_2q0my = 2.0f * q0 * my;
 8004cec:	4b0c      	ldr	r3, [pc, #48]	; (8004d20 <MadgwickAHRSupdate+0x330>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4619      	mov	r1, r3
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f7fb ff92 	bl	8000c1c <__addsf3>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7fc f894 	bl	8000e2c <__aeabi_fmul>
 8004d04:	4603      	mov	r3, r0
 8004d06:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		_2q0mz = 2.0f * q0 * mz;
 8004d0a:	4b05      	ldr	r3, [pc, #20]	; (8004d20 <MadgwickAHRSupdate+0x330>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4619      	mov	r1, r3
 8004d10:	4618      	mov	r0, r3
 8004d12:	e007      	b.n	8004d24 <MadgwickAHRSupdate+0x334>
 8004d14:	20001e04 	.word	0x20001e04
 8004d18:	20001e08 	.word	0x20001e08
 8004d1c:	20001e0c 	.word	0x20001e0c
 8004d20:	20000020 	.word	0x20000020
 8004d24:	f7fb ff7a 	bl	8000c1c <__addsf3>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7fc f87c 	bl	8000e2c <__aeabi_fmul>
 8004d34:	4603      	mov	r3, r0
 8004d36:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		_2q1mx = 2.0f * q1 * mx;
 8004d3a:	4b98      	ldr	r3, [pc, #608]	; (8004f9c <MadgwickAHRSupdate+0x5ac>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4619      	mov	r1, r3
 8004d40:	4618      	mov	r0, r3
 8004d42:	f7fb ff6b 	bl	8000c1c <__addsf3>
 8004d46:	4603      	mov	r3, r0
 8004d48:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f7fc f86d 	bl	8000e2c <__aeabi_fmul>
 8004d52:	4603      	mov	r3, r0
 8004d54:	67fb      	str	r3, [r7, #124]	; 0x7c
		_2q0 = 2.0f * q0;
 8004d56:	4b92      	ldr	r3, [pc, #584]	; (8004fa0 <MadgwickAHRSupdate+0x5b0>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f7fb ff5d 	bl	8000c1c <__addsf3>
 8004d62:	4603      	mov	r3, r0
 8004d64:	67bb      	str	r3, [r7, #120]	; 0x78
		_2q1 = 2.0f * q1;
 8004d66:	4b8d      	ldr	r3, [pc, #564]	; (8004f9c <MadgwickAHRSupdate+0x5ac>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f7fb ff55 	bl	8000c1c <__addsf3>
 8004d72:	4603      	mov	r3, r0
 8004d74:	677b      	str	r3, [r7, #116]	; 0x74
		_2q2 = 2.0f * q2;
 8004d76:	4b8b      	ldr	r3, [pc, #556]	; (8004fa4 <MadgwickAHRSupdate+0x5b4>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f7fb ff4d 	bl	8000c1c <__addsf3>
 8004d82:	4603      	mov	r3, r0
 8004d84:	673b      	str	r3, [r7, #112]	; 0x70
		_2q3 = 2.0f * q3;
 8004d86:	4b88      	ldr	r3, [pc, #544]	; (8004fa8 <MadgwickAHRSupdate+0x5b8>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f7fb ff45 	bl	8000c1c <__addsf3>
 8004d92:	4603      	mov	r3, r0
 8004d94:	66fb      	str	r3, [r7, #108]	; 0x6c
		_2q0q2 = 2.0f * q0 * q2;
 8004d96:	4b82      	ldr	r3, [pc, #520]	; (8004fa0 <MadgwickAHRSupdate+0x5b0>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f7fb ff3d 	bl	8000c1c <__addsf3>
 8004da2:	4603      	mov	r3, r0
 8004da4:	461a      	mov	r2, r3
 8004da6:	4b7f      	ldr	r3, [pc, #508]	; (8004fa4 <MadgwickAHRSupdate+0x5b4>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4619      	mov	r1, r3
 8004dac:	4610      	mov	r0, r2
 8004dae:	f7fc f83d 	bl	8000e2c <__aeabi_fmul>
 8004db2:	4603      	mov	r3, r0
 8004db4:	66bb      	str	r3, [r7, #104]	; 0x68
		_2q2q3 = 2.0f * q2 * q3;
 8004db6:	4b7b      	ldr	r3, [pc, #492]	; (8004fa4 <MadgwickAHRSupdate+0x5b4>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4619      	mov	r1, r3
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7fb ff2d 	bl	8000c1c <__addsf3>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	4b78      	ldr	r3, [pc, #480]	; (8004fa8 <MadgwickAHRSupdate+0x5b8>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4619      	mov	r1, r3
 8004dcc:	4610      	mov	r0, r2
 8004dce:	f7fc f82d 	bl	8000e2c <__aeabi_fmul>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	667b      	str	r3, [r7, #100]	; 0x64
		q0q0 = q0 * q0;
 8004dd6:	4b72      	ldr	r3, [pc, #456]	; (8004fa0 <MadgwickAHRSupdate+0x5b0>)
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	4b71      	ldr	r3, [pc, #452]	; (8004fa0 <MadgwickAHRSupdate+0x5b0>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4619      	mov	r1, r3
 8004de0:	4610      	mov	r0, r2
 8004de2:	f7fc f823 	bl	8000e2c <__aeabi_fmul>
 8004de6:	4603      	mov	r3, r0
 8004de8:	663b      	str	r3, [r7, #96]	; 0x60
		q0q1 = q0 * q1;
 8004dea:	4b6d      	ldr	r3, [pc, #436]	; (8004fa0 <MadgwickAHRSupdate+0x5b0>)
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	4b6b      	ldr	r3, [pc, #428]	; (8004f9c <MadgwickAHRSupdate+0x5ac>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4619      	mov	r1, r3
 8004df4:	4610      	mov	r0, r2
 8004df6:	f7fc f819 	bl	8000e2c <__aeabi_fmul>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	65fb      	str	r3, [r7, #92]	; 0x5c
		q0q2 = q0 * q2;
 8004dfe:	4b68      	ldr	r3, [pc, #416]	; (8004fa0 <MadgwickAHRSupdate+0x5b0>)
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	4b68      	ldr	r3, [pc, #416]	; (8004fa4 <MadgwickAHRSupdate+0x5b4>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4619      	mov	r1, r3
 8004e08:	4610      	mov	r0, r2
 8004e0a:	f7fc f80f 	bl	8000e2c <__aeabi_fmul>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	65bb      	str	r3, [r7, #88]	; 0x58
		q0q3 = q0 * q3;
 8004e12:	4b63      	ldr	r3, [pc, #396]	; (8004fa0 <MadgwickAHRSupdate+0x5b0>)
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	4b64      	ldr	r3, [pc, #400]	; (8004fa8 <MadgwickAHRSupdate+0x5b8>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	4610      	mov	r0, r2
 8004e1e:	f7fc f805 	bl	8000e2c <__aeabi_fmul>
 8004e22:	4603      	mov	r3, r0
 8004e24:	657b      	str	r3, [r7, #84]	; 0x54
		q1q1 = q1 * q1;
 8004e26:	4b5d      	ldr	r3, [pc, #372]	; (8004f9c <MadgwickAHRSupdate+0x5ac>)
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	4b5c      	ldr	r3, [pc, #368]	; (8004f9c <MadgwickAHRSupdate+0x5ac>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4619      	mov	r1, r3
 8004e30:	4610      	mov	r0, r2
 8004e32:	f7fb fffb 	bl	8000e2c <__aeabi_fmul>
 8004e36:	4603      	mov	r3, r0
 8004e38:	653b      	str	r3, [r7, #80]	; 0x50
		q1q2 = q1 * q2;
 8004e3a:	4b58      	ldr	r3, [pc, #352]	; (8004f9c <MadgwickAHRSupdate+0x5ac>)
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	4b59      	ldr	r3, [pc, #356]	; (8004fa4 <MadgwickAHRSupdate+0x5b4>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4619      	mov	r1, r3
 8004e44:	4610      	mov	r0, r2
 8004e46:	f7fb fff1 	bl	8000e2c <__aeabi_fmul>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	64fb      	str	r3, [r7, #76]	; 0x4c
		q1q3 = q1 * q3;
 8004e4e:	4b53      	ldr	r3, [pc, #332]	; (8004f9c <MadgwickAHRSupdate+0x5ac>)
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	4b55      	ldr	r3, [pc, #340]	; (8004fa8 <MadgwickAHRSupdate+0x5b8>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4619      	mov	r1, r3
 8004e58:	4610      	mov	r0, r2
 8004e5a:	f7fb ffe7 	bl	8000e2c <__aeabi_fmul>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	64bb      	str	r3, [r7, #72]	; 0x48
		q2q2 = q2 * q2;
 8004e62:	4b50      	ldr	r3, [pc, #320]	; (8004fa4 <MadgwickAHRSupdate+0x5b4>)
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	4b4f      	ldr	r3, [pc, #316]	; (8004fa4 <MadgwickAHRSupdate+0x5b4>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4619      	mov	r1, r3
 8004e6c:	4610      	mov	r0, r2
 8004e6e:	f7fb ffdd 	bl	8000e2c <__aeabi_fmul>
 8004e72:	4603      	mov	r3, r0
 8004e74:	647b      	str	r3, [r7, #68]	; 0x44
		q2q3 = q2 * q3;
 8004e76:	4b4b      	ldr	r3, [pc, #300]	; (8004fa4 <MadgwickAHRSupdate+0x5b4>)
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	4b4b      	ldr	r3, [pc, #300]	; (8004fa8 <MadgwickAHRSupdate+0x5b8>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4619      	mov	r1, r3
 8004e80:	4610      	mov	r0, r2
 8004e82:	f7fb ffd3 	bl	8000e2c <__aeabi_fmul>
 8004e86:	4603      	mov	r3, r0
 8004e88:	643b      	str	r3, [r7, #64]	; 0x40
		q3q3 = q3 * q3;
 8004e8a:	4b47      	ldr	r3, [pc, #284]	; (8004fa8 <MadgwickAHRSupdate+0x5b8>)
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	4b46      	ldr	r3, [pc, #280]	; (8004fa8 <MadgwickAHRSupdate+0x5b8>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4619      	mov	r1, r3
 8004e94:	4610      	mov	r0, r2
 8004e96:	f7fb ffc9 	bl	8000e2c <__aeabi_fmul>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	63fb      	str	r3, [r7, #60]	; 0x3c

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8004e9e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8004ea0:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8004ea4:	f7fb ffc2 	bl	8000e2c <__aeabi_fmul>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	461c      	mov	r4, r3
 8004eac:	4b3e      	ldr	r3, [pc, #248]	; (8004fa8 <MadgwickAHRSupdate+0x5b8>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f7fb ffb9 	bl	8000e2c <__aeabi_fmul>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	4620      	mov	r0, r4
 8004ec0:	f7fb feaa 	bl	8000c18 <__aeabi_fsub>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	461c      	mov	r4, r3
 8004ec8:	4b36      	ldr	r3, [pc, #216]	; (8004fa4 <MadgwickAHRSupdate+0x5b4>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f7fb ffab 	bl	8000e2c <__aeabi_fmul>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	4619      	mov	r1, r3
 8004eda:	4620      	mov	r0, r4
 8004edc:	f7fb fe9e 	bl	8000c1c <__addsf3>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	461c      	mov	r4, r3
 8004ee4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004ee6:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8004eea:	f7fb ff9f 	bl	8000e2c <__aeabi_fmul>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	4620      	mov	r0, r4
 8004ef4:	f7fb fe92 	bl	8000c1c <__addsf3>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	461c      	mov	r4, r3
 8004efc:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 8004f00:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8004f02:	f7fb ff93 	bl	8000e2c <__aeabi_fmul>
 8004f06:	4603      	mov	r3, r0
 8004f08:	461a      	mov	r2, r3
 8004f0a:	4b26      	ldr	r3, [pc, #152]	; (8004fa4 <MadgwickAHRSupdate+0x5b4>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4619      	mov	r1, r3
 8004f10:	4610      	mov	r0, r2
 8004f12:	f7fb ff8b 	bl	8000e2c <__aeabi_fmul>
 8004f16:	4603      	mov	r3, r0
 8004f18:	4619      	mov	r1, r3
 8004f1a:	4620      	mov	r0, r4
 8004f1c:	f7fb fe7e 	bl	8000c1c <__addsf3>
 8004f20:	4603      	mov	r3, r0
 8004f22:	461c      	mov	r4, r3
 8004f24:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8004f28:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8004f2a:	f7fb ff7f 	bl	8000e2c <__aeabi_fmul>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	461a      	mov	r2, r3
 8004f32:	4b1d      	ldr	r3, [pc, #116]	; (8004fa8 <MadgwickAHRSupdate+0x5b8>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4619      	mov	r1, r3
 8004f38:	4610      	mov	r0, r2
 8004f3a:	f7fb ff77 	bl	8000e2c <__aeabi_fmul>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	4619      	mov	r1, r3
 8004f42:	4620      	mov	r0, r4
 8004f44:	f7fb fe6a 	bl	8000c1c <__addsf3>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	461c      	mov	r4, r3
 8004f4c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004f4e:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8004f52:	f7fb ff6b 	bl	8000e2c <__aeabi_fmul>
 8004f56:	4603      	mov	r3, r0
 8004f58:	4619      	mov	r1, r3
 8004f5a:	4620      	mov	r0, r4
 8004f5c:	f7fb fe5c 	bl	8000c18 <__aeabi_fsub>
 8004f60:	4603      	mov	r3, r0
 8004f62:	461c      	mov	r4, r3
 8004f64:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004f66:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8004f6a:	f7fb ff5f 	bl	8000e2c <__aeabi_fmul>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	4619      	mov	r1, r3
 8004f72:	4620      	mov	r0, r4
 8004f74:	f7fb fe50 	bl	8000c18 <__aeabi_fsub>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	63bb      	str	r3, [r7, #56]	; 0x38
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 8004f7c:	4b0a      	ldr	r3, [pc, #40]	; (8004fa8 <MadgwickAHRSupdate+0x5b8>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7fb ff51 	bl	8000e2c <__aeabi_fmul>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	461c      	mov	r4, r3
 8004f8e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8004f90:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8004f94:	f7fb ff4a 	bl	8000e2c <__aeabi_fmul>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	e007      	b.n	8004fac <MadgwickAHRSupdate+0x5bc>
 8004f9c:	20001e04 	.word	0x20001e04
 8004fa0:	20000020 	.word	0x20000020
 8004fa4:	20001e08 	.word	0x20001e08
 8004fa8:	20001e0c 	.word	0x20001e0c
 8004fac:	4619      	mov	r1, r3
 8004fae:	4620      	mov	r0, r4
 8004fb0:	f7fb fe34 	bl	8000c1c <__addsf3>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	461c      	mov	r4, r3
 8004fb8:	4ba3      	ldr	r3, [pc, #652]	; (8005248 <MadgwickAHRSupdate+0x858>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f7fb ff33 	bl	8000e2c <__aeabi_fmul>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	4619      	mov	r1, r3
 8004fca:	4620      	mov	r0, r4
 8004fcc:	f7fb fe24 	bl	8000c18 <__aeabi_fsub>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	461c      	mov	r4, r3
 8004fd4:	4b9d      	ldr	r3, [pc, #628]	; (800524c <MadgwickAHRSupdate+0x85c>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7fb ff26 	bl	8000e2c <__aeabi_fmul>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	4620      	mov	r0, r4
 8004fe6:	f7fb fe19 	bl	8000c1c <__addsf3>
 8004fea:	4603      	mov	r3, r0
 8004fec:	461c      	mov	r4, r3
 8004fee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004ff0:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8004ff4:	f7fb ff1a 	bl	8000e2c <__aeabi_fmul>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	4620      	mov	r0, r4
 8004ffe:	f7fb fe0b 	bl	8000c18 <__aeabi_fsub>
 8005002:	4603      	mov	r3, r0
 8005004:	461c      	mov	r4, r3
 8005006:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005008:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 800500c:	f7fb ff0e 	bl	8000e2c <__aeabi_fmul>
 8005010:	4603      	mov	r3, r0
 8005012:	4619      	mov	r1, r3
 8005014:	4620      	mov	r0, r4
 8005016:	f7fb fe01 	bl	8000c1c <__addsf3>
 800501a:	4603      	mov	r3, r0
 800501c:	461c      	mov	r4, r3
 800501e:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8005022:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8005024:	f7fb ff02 	bl	8000e2c <__aeabi_fmul>
 8005028:	4603      	mov	r3, r0
 800502a:	461a      	mov	r2, r3
 800502c:	4b88      	ldr	r3, [pc, #544]	; (8005250 <MadgwickAHRSupdate+0x860>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4619      	mov	r1, r3
 8005032:	4610      	mov	r0, r2
 8005034:	f7fb fefa 	bl	8000e2c <__aeabi_fmul>
 8005038:	4603      	mov	r3, r0
 800503a:	4619      	mov	r1, r3
 800503c:	4620      	mov	r0, r4
 800503e:	f7fb fded 	bl	8000c1c <__addsf3>
 8005042:	4603      	mov	r3, r0
 8005044:	461c      	mov	r4, r3
 8005046:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005048:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 800504c:	f7fb feee 	bl	8000e2c <__aeabi_fmul>
 8005050:	4603      	mov	r3, r0
 8005052:	4619      	mov	r1, r3
 8005054:	4620      	mov	r0, r4
 8005056:	f7fb fddf 	bl	8000c18 <__aeabi_fsub>
 800505a:	4603      	mov	r3, r0
 800505c:	637b      	str	r3, [r7, #52]	; 0x34
		_2bx = sqrt(hx * hx + hy * hy);
 800505e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005060:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005062:	f7fb fee3 	bl	8000e2c <__aeabi_fmul>
 8005066:	4603      	mov	r3, r0
 8005068:	461c      	mov	r4, r3
 800506a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800506c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800506e:	f7fb fedd 	bl	8000e2c <__aeabi_fmul>
 8005072:	4603      	mov	r3, r0
 8005074:	4619      	mov	r1, r3
 8005076:	4620      	mov	r0, r4
 8005078:	f7fb fdd0 	bl	8000c1c <__addsf3>
 800507c:	4603      	mov	r3, r0
 800507e:	4618      	mov	r0, r3
 8005080:	f7fb fa2a 	bl	80004d8 <__aeabi_f2d>
 8005084:	4603      	mov	r3, r0
 8005086:	460c      	mov	r4, r1
 8005088:	4618      	mov	r0, r3
 800508a:	4621      	mov	r1, r4
 800508c:	f004 f8e8 	bl	8009260 <sqrt>
 8005090:	4603      	mov	r3, r0
 8005092:	460c      	mov	r4, r1
 8005094:	4618      	mov	r0, r3
 8005096:	4621      	mov	r1, r4
 8005098:	f7fb fd6a 	bl	8000b70 <__aeabi_d2f>
 800509c:	4603      	mov	r3, r0
 800509e:	633b      	str	r3, [r7, #48]	; 0x30
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 80050a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80050a4:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 80050a8:	4b68      	ldr	r3, [pc, #416]	; (800524c <MadgwickAHRSupdate+0x85c>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4619      	mov	r1, r3
 80050ae:	4610      	mov	r0, r2
 80050b0:	f7fb febc 	bl	8000e2c <__aeabi_fmul>
 80050b4:	4603      	mov	r3, r0
 80050b6:	461c      	mov	r4, r3
 80050b8:	4b63      	ldr	r3, [pc, #396]	; (8005248 <MadgwickAHRSupdate+0x858>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80050c0:	4618      	mov	r0, r3
 80050c2:	f7fb feb3 	bl	8000e2c <__aeabi_fmul>
 80050c6:	4603      	mov	r3, r0
 80050c8:	4619      	mov	r1, r3
 80050ca:	4620      	mov	r0, r4
 80050cc:	f7fb fda6 	bl	8000c1c <__addsf3>
 80050d0:	4603      	mov	r3, r0
 80050d2:	461c      	mov	r4, r3
 80050d4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80050d6:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 80050da:	f7fb fea7 	bl	8000e2c <__aeabi_fmul>
 80050de:	4603      	mov	r3, r0
 80050e0:	4619      	mov	r1, r3
 80050e2:	4620      	mov	r0, r4
 80050e4:	f7fb fd9a 	bl	8000c1c <__addsf3>
 80050e8:	4603      	mov	r3, r0
 80050ea:	461c      	mov	r4, r3
 80050ec:	4b58      	ldr	r3, [pc, #352]	; (8005250 <MadgwickAHRSupdate+0x860>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80050f2:	4618      	mov	r0, r3
 80050f4:	f7fb fe9a 	bl	8000e2c <__aeabi_fmul>
 80050f8:	4603      	mov	r3, r0
 80050fa:	4619      	mov	r1, r3
 80050fc:	4620      	mov	r0, r4
 80050fe:	f7fb fd8d 	bl	8000c1c <__addsf3>
 8005102:	4603      	mov	r3, r0
 8005104:	461c      	mov	r4, r3
 8005106:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005108:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 800510c:	f7fb fe8e 	bl	8000e2c <__aeabi_fmul>
 8005110:	4603      	mov	r3, r0
 8005112:	4619      	mov	r1, r3
 8005114:	4620      	mov	r0, r4
 8005116:	f7fb fd7f 	bl	8000c18 <__aeabi_fsub>
 800511a:	4603      	mov	r3, r0
 800511c:	461c      	mov	r4, r3
 800511e:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 8005122:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8005124:	f7fb fe82 	bl	8000e2c <__aeabi_fmul>
 8005128:	4603      	mov	r3, r0
 800512a:	461a      	mov	r2, r3
 800512c:	4b48      	ldr	r3, [pc, #288]	; (8005250 <MadgwickAHRSupdate+0x860>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4619      	mov	r1, r3
 8005132:	4610      	mov	r0, r2
 8005134:	f7fb fe7a 	bl	8000e2c <__aeabi_fmul>
 8005138:	4603      	mov	r3, r0
 800513a:	4619      	mov	r1, r3
 800513c:	4620      	mov	r0, r4
 800513e:	f7fb fd6d 	bl	8000c1c <__addsf3>
 8005142:	4603      	mov	r3, r0
 8005144:	461c      	mov	r4, r3
 8005146:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005148:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 800514c:	f7fb fe6e 	bl	8000e2c <__aeabi_fmul>
 8005150:	4603      	mov	r3, r0
 8005152:	4619      	mov	r1, r3
 8005154:	4620      	mov	r0, r4
 8005156:	f7fb fd5f 	bl	8000c18 <__aeabi_fsub>
 800515a:	4603      	mov	r3, r0
 800515c:	461c      	mov	r4, r3
 800515e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005160:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8005164:	f7fb fe62 	bl	8000e2c <__aeabi_fmul>
 8005168:	4603      	mov	r3, r0
 800516a:	4619      	mov	r1, r3
 800516c:	4620      	mov	r0, r4
 800516e:	f7fb fd55 	bl	8000c1c <__addsf3>
 8005172:	4603      	mov	r3, r0
 8005174:	62fb      	str	r3, [r7, #44]	; 0x2c
		_4bx = 2.0f * _2bx;
 8005176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005178:	4619      	mov	r1, r3
 800517a:	4618      	mov	r0, r3
 800517c:	f7fb fd4e 	bl	8000c1c <__addsf3>
 8005180:	4603      	mov	r3, r0
 8005182:	62bb      	str	r3, [r7, #40]	; 0x28
		_4bz = 2.0f * _2bz;
 8005184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005186:	4619      	mov	r1, r3
 8005188:	4618      	mov	r0, r3
 800518a:	f7fb fd47 	bl	8000c1c <__addsf3>
 800518e:	4603      	mov	r3, r0
 8005190:	627b      	str	r3, [r7, #36]	; 0x24

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8005192:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005194:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 8005198:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800519a:	4619      	mov	r1, r3
 800519c:	4618      	mov	r0, r3
 800519e:	f7fb fd3d 	bl	8000c1c <__addsf3>
 80051a2:	4603      	mov	r3, r0
 80051a4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80051a6:	4618      	mov	r0, r3
 80051a8:	f7fb fd36 	bl	8000c18 <__aeabi_fsub>
 80051ac:	4603      	mov	r3, r0
 80051ae:	6839      	ldr	r1, [r7, #0]
 80051b0:	4618      	mov	r0, r3
 80051b2:	f7fb fd31 	bl	8000c18 <__aeabi_fsub>
 80051b6:	4603      	mov	r3, r0
 80051b8:	4619      	mov	r1, r3
 80051ba:	4620      	mov	r0, r4
 80051bc:	f7fb fe36 	bl	8000e2c <__aeabi_fmul>
 80051c0:	4603      	mov	r3, r0
 80051c2:	461c      	mov	r4, r3
 80051c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051c6:	4619      	mov	r1, r3
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7fb fd27 	bl	8000c1c <__addsf3>
 80051ce:	4603      	mov	r3, r0
 80051d0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80051d2:	4618      	mov	r0, r3
 80051d4:	f7fb fd22 	bl	8000c1c <__addsf3>
 80051d8:	4603      	mov	r3, r0
 80051da:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 80051de:	4618      	mov	r0, r3
 80051e0:	f7fb fd1a 	bl	8000c18 <__aeabi_fsub>
 80051e4:	4603      	mov	r3, r0
 80051e6:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80051e8:	4618      	mov	r0, r3
 80051ea:	f7fb fe1f 	bl	8000e2c <__aeabi_fmul>
 80051ee:	4603      	mov	r3, r0
 80051f0:	4619      	mov	r1, r3
 80051f2:	4620      	mov	r0, r4
 80051f4:	f7fb fd12 	bl	8000c1c <__addsf3>
 80051f8:	4603      	mov	r3, r0
 80051fa:	461c      	mov	r4, r3
 80051fc:	4b13      	ldr	r3, [pc, #76]	; (800524c <MadgwickAHRSupdate+0x85c>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005202:	4618      	mov	r0, r3
 8005204:	f7fb fe12 	bl	8000e2c <__aeabi_fmul>
 8005208:	4603      	mov	r3, r0
 800520a:	461d      	mov	r5, r3
 800520c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800520e:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8005212:	f7fb fd01 	bl	8000c18 <__aeabi_fsub>
 8005216:	4603      	mov	r3, r0
 8005218:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800521a:	4618      	mov	r0, r3
 800521c:	f7fb fcfc 	bl	8000c18 <__aeabi_fsub>
 8005220:	4603      	mov	r3, r0
 8005222:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005224:	4618      	mov	r0, r3
 8005226:	f7fb fe01 	bl	8000e2c <__aeabi_fmul>
 800522a:	4603      	mov	r3, r0
 800522c:	461e      	mov	r6, r3
 800522e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005230:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005232:	f7fb fcf1 	bl	8000c18 <__aeabi_fsub>
 8005236:	4603      	mov	r3, r0
 8005238:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800523a:	4618      	mov	r0, r3
 800523c:	f7fb fdf6 	bl	8000e2c <__aeabi_fmul>
 8005240:	4603      	mov	r3, r0
 8005242:	4619      	mov	r1, r3
 8005244:	e006      	b.n	8005254 <MadgwickAHRSupdate+0x864>
 8005246:	bf00      	nop
 8005248:	20001e04 	.word	0x20001e04
 800524c:	20001e08 	.word	0x20001e08
 8005250:	20001e0c 	.word	0x20001e0c
 8005254:	4630      	mov	r0, r6
 8005256:	f7fb fce1 	bl	8000c1c <__addsf3>
 800525a:	4603      	mov	r3, r0
 800525c:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 8005260:	4618      	mov	r0, r3
 8005262:	f7fb fcd9 	bl	8000c18 <__aeabi_fsub>
 8005266:	4603      	mov	r3, r0
 8005268:	4619      	mov	r1, r3
 800526a:	4628      	mov	r0, r5
 800526c:	f7fb fdde 	bl	8000e2c <__aeabi_fmul>
 8005270:	4603      	mov	r3, r0
 8005272:	4619      	mov	r1, r3
 8005274:	4620      	mov	r0, r4
 8005276:	f7fb fccf 	bl	8000c18 <__aeabi_fsub>
 800527a:	4603      	mov	r3, r0
 800527c:	461c      	mov	r4, r3
 800527e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005280:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8005284:	4b9e      	ldr	r3, [pc, #632]	; (8005500 <MadgwickAHRSupdate+0xb10>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4619      	mov	r1, r3
 800528a:	4610      	mov	r0, r2
 800528c:	f7fb fdce 	bl	8000e2c <__aeabi_fmul>
 8005290:	4603      	mov	r3, r0
 8005292:	461d      	mov	r5, r3
 8005294:	4b9b      	ldr	r3, [pc, #620]	; (8005504 <MadgwickAHRSupdate+0xb14>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800529a:	4618      	mov	r0, r3
 800529c:	f7fb fdc6 	bl	8000e2c <__aeabi_fmul>
 80052a0:	4603      	mov	r3, r0
 80052a2:	4619      	mov	r1, r3
 80052a4:	4628      	mov	r0, r5
 80052a6:	f7fb fcb9 	bl	8000c1c <__addsf3>
 80052aa:	4603      	mov	r3, r0
 80052ac:	461d      	mov	r5, r3
 80052ae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80052b0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80052b2:	f7fb fcb1 	bl	8000c18 <__aeabi_fsub>
 80052b6:	4603      	mov	r3, r0
 80052b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80052ba:	4618      	mov	r0, r3
 80052bc:	f7fb fdb6 	bl	8000e2c <__aeabi_fmul>
 80052c0:	4603      	mov	r3, r0
 80052c2:	461e      	mov	r6, r3
 80052c4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80052c6:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80052c8:	f7fb fca8 	bl	8000c1c <__addsf3>
 80052cc:	4603      	mov	r3, r0
 80052ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80052d0:	4618      	mov	r0, r3
 80052d2:	f7fb fdab 	bl	8000e2c <__aeabi_fmul>
 80052d6:	4603      	mov	r3, r0
 80052d8:	4619      	mov	r1, r3
 80052da:	4630      	mov	r0, r6
 80052dc:	f7fb fc9e 	bl	8000c1c <__addsf3>
 80052e0:	4603      	mov	r3, r0
 80052e2:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 80052e6:	4618      	mov	r0, r3
 80052e8:	f7fb fc96 	bl	8000c18 <__aeabi_fsub>
 80052ec:	4603      	mov	r3, r0
 80052ee:	4619      	mov	r1, r3
 80052f0:	4628      	mov	r0, r5
 80052f2:	f7fb fd9b 	bl	8000e2c <__aeabi_fmul>
 80052f6:	4603      	mov	r3, r0
 80052f8:	4619      	mov	r1, r3
 80052fa:	4620      	mov	r0, r4
 80052fc:	f7fb fc8e 	bl	8000c1c <__addsf3>
 8005300:	4603      	mov	r3, r0
 8005302:	461c      	mov	r4, r3
 8005304:	4b80      	ldr	r3, [pc, #512]	; (8005508 <MadgwickAHRSupdate+0xb18>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800530a:	4618      	mov	r0, r3
 800530c:	f7fb fd8e 	bl	8000e2c <__aeabi_fmul>
 8005310:	4603      	mov	r3, r0
 8005312:	461d      	mov	r5, r3
 8005314:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005316:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8005318:	f7fb fc80 	bl	8000c1c <__addsf3>
 800531c:	4603      	mov	r3, r0
 800531e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005320:	4618      	mov	r0, r3
 8005322:	f7fb fd83 	bl	8000e2c <__aeabi_fmul>
 8005326:	4603      	mov	r3, r0
 8005328:	461e      	mov	r6, r3
 800532a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800532c:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8005330:	f7fb fc72 	bl	8000c18 <__aeabi_fsub>
 8005334:	4603      	mov	r3, r0
 8005336:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005338:	4618      	mov	r0, r3
 800533a:	f7fb fc6d 	bl	8000c18 <__aeabi_fsub>
 800533e:	4603      	mov	r3, r0
 8005340:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005342:	4618      	mov	r0, r3
 8005344:	f7fb fd72 	bl	8000e2c <__aeabi_fmul>
 8005348:	4603      	mov	r3, r0
 800534a:	4619      	mov	r1, r3
 800534c:	4630      	mov	r0, r6
 800534e:	f7fb fc65 	bl	8000c1c <__addsf3>
 8005352:	4603      	mov	r3, r0
 8005354:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8005358:	4618      	mov	r0, r3
 800535a:	f7fb fc5d 	bl	8000c18 <__aeabi_fsub>
 800535e:	4603      	mov	r3, r0
 8005360:	4619      	mov	r1, r3
 8005362:	4628      	mov	r0, r5
 8005364:	f7fb fd62 	bl	8000e2c <__aeabi_fmul>
 8005368:	4603      	mov	r3, r0
 800536a:	4619      	mov	r1, r3
 800536c:	4620      	mov	r0, r4
 800536e:	f7fb fc55 	bl	8000c1c <__addsf3>
 8005372:	4603      	mov	r3, r0
 8005374:	623b      	str	r3, [r7, #32]
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8005376:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005378:	4619      	mov	r1, r3
 800537a:	4618      	mov	r0, r3
 800537c:	f7fb fc4e 	bl	8000c1c <__addsf3>
 8005380:	4603      	mov	r3, r0
 8005382:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005384:	4618      	mov	r0, r3
 8005386:	f7fb fc47 	bl	8000c18 <__aeabi_fsub>
 800538a:	4603      	mov	r3, r0
 800538c:	6839      	ldr	r1, [r7, #0]
 800538e:	4618      	mov	r0, r3
 8005390:	f7fb fc42 	bl	8000c18 <__aeabi_fsub>
 8005394:	4603      	mov	r3, r0
 8005396:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8005398:	4618      	mov	r0, r3
 800539a:	f7fb fd47 	bl	8000e2c <__aeabi_fmul>
 800539e:	4603      	mov	r3, r0
 80053a0:	461c      	mov	r4, r3
 80053a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053a4:	4619      	mov	r1, r3
 80053a6:	4618      	mov	r0, r3
 80053a8:	f7fb fc38 	bl	8000c1c <__addsf3>
 80053ac:	4603      	mov	r3, r0
 80053ae:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80053b0:	4618      	mov	r0, r3
 80053b2:	f7fb fc33 	bl	8000c1c <__addsf3>
 80053b6:	4603      	mov	r3, r0
 80053b8:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 80053bc:	4618      	mov	r0, r3
 80053be:	f7fb fc2b 	bl	8000c18 <__aeabi_fsub>
 80053c2:	4603      	mov	r3, r0
 80053c4:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80053c6:	4618      	mov	r0, r3
 80053c8:	f7fb fd30 	bl	8000e2c <__aeabi_fmul>
 80053cc:	4603      	mov	r3, r0
 80053ce:	4619      	mov	r1, r3
 80053d0:	4620      	mov	r0, r4
 80053d2:	f7fb fc23 	bl	8000c1c <__addsf3>
 80053d6:	4603      	mov	r3, r0
 80053d8:	461c      	mov	r4, r3
 80053da:	4b4a      	ldr	r3, [pc, #296]	; (8005504 <MadgwickAHRSupdate+0xb14>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7fb fd22 	bl	8000e2c <__aeabi_fmul>
 80053e8:	4603      	mov	r3, r0
 80053ea:	461d      	mov	r5, r3
 80053ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053ee:	4619      	mov	r1, r3
 80053f0:	4618      	mov	r0, r3
 80053f2:	f7fb fc13 	bl	8000c1c <__addsf3>
 80053f6:	4603      	mov	r3, r0
 80053f8:	4619      	mov	r1, r3
 80053fa:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80053fe:	f7fb fc0b 	bl	8000c18 <__aeabi_fsub>
 8005402:	4603      	mov	r3, r0
 8005404:	461e      	mov	r6, r3
 8005406:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005408:	4619      	mov	r1, r3
 800540a:	4618      	mov	r0, r3
 800540c:	f7fb fc06 	bl	8000c1c <__addsf3>
 8005410:	4603      	mov	r3, r0
 8005412:	4619      	mov	r1, r3
 8005414:	4630      	mov	r0, r6
 8005416:	f7fb fbff 	bl	8000c18 <__aeabi_fsub>
 800541a:	4603      	mov	r3, r0
 800541c:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 8005420:	4618      	mov	r0, r3
 8005422:	f7fb fbf9 	bl	8000c18 <__aeabi_fsub>
 8005426:	4603      	mov	r3, r0
 8005428:	4619      	mov	r1, r3
 800542a:	4628      	mov	r0, r5
 800542c:	f7fb fcfe 	bl	8000e2c <__aeabi_fmul>
 8005430:	4603      	mov	r3, r0
 8005432:	4619      	mov	r1, r3
 8005434:	4620      	mov	r0, r4
 8005436:	f7fb fbef 	bl	8000c18 <__aeabi_fsub>
 800543a:	4603      	mov	r3, r0
 800543c:	461c      	mov	r4, r3
 800543e:	4b30      	ldr	r3, [pc, #192]	; (8005500 <MadgwickAHRSupdate+0xb10>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005444:	4618      	mov	r0, r3
 8005446:	f7fb fcf1 	bl	8000e2c <__aeabi_fmul>
 800544a:	4603      	mov	r3, r0
 800544c:	461d      	mov	r5, r3
 800544e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005450:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8005454:	f7fb fbe0 	bl	8000c18 <__aeabi_fsub>
 8005458:	4603      	mov	r3, r0
 800545a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800545c:	4618      	mov	r0, r3
 800545e:	f7fb fbdb 	bl	8000c18 <__aeabi_fsub>
 8005462:	4603      	mov	r3, r0
 8005464:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005466:	4618      	mov	r0, r3
 8005468:	f7fb fce0 	bl	8000e2c <__aeabi_fmul>
 800546c:	4603      	mov	r3, r0
 800546e:	461e      	mov	r6, r3
 8005470:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005472:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005474:	f7fb fbd0 	bl	8000c18 <__aeabi_fsub>
 8005478:	4603      	mov	r3, r0
 800547a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800547c:	4618      	mov	r0, r3
 800547e:	f7fb fcd5 	bl	8000e2c <__aeabi_fmul>
 8005482:	4603      	mov	r3, r0
 8005484:	4619      	mov	r1, r3
 8005486:	4630      	mov	r0, r6
 8005488:	f7fb fbc8 	bl	8000c1c <__addsf3>
 800548c:	4603      	mov	r3, r0
 800548e:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 8005492:	4618      	mov	r0, r3
 8005494:	f7fb fbc0 	bl	8000c18 <__aeabi_fsub>
 8005498:	4603      	mov	r3, r0
 800549a:	4619      	mov	r1, r3
 800549c:	4628      	mov	r0, r5
 800549e:	f7fb fcc5 	bl	8000e2c <__aeabi_fmul>
 80054a2:	4603      	mov	r3, r0
 80054a4:	4619      	mov	r1, r3
 80054a6:	4620      	mov	r0, r4
 80054a8:	f7fb fbb8 	bl	8000c1c <__addsf3>
 80054ac:	4603      	mov	r3, r0
 80054ae:	461c      	mov	r4, r3
 80054b0:	4b15      	ldr	r3, [pc, #84]	; (8005508 <MadgwickAHRSupdate+0xb18>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80054b6:	4618      	mov	r0, r3
 80054b8:	f7fb fcb8 	bl	8000e2c <__aeabi_fmul>
 80054bc:	4603      	mov	r3, r0
 80054be:	461d      	mov	r5, r3
 80054c0:	4b12      	ldr	r3, [pc, #72]	; (800550c <MadgwickAHRSupdate+0xb1c>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7fb fcb0 	bl	8000e2c <__aeabi_fmul>
 80054cc:	4603      	mov	r3, r0
 80054ce:	4619      	mov	r1, r3
 80054d0:	4628      	mov	r0, r5
 80054d2:	f7fb fba3 	bl	8000c1c <__addsf3>
 80054d6:	4603      	mov	r3, r0
 80054d8:	461d      	mov	r5, r3
 80054da:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80054dc:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80054de:	f7fb fb9b 	bl	8000c18 <__aeabi_fsub>
 80054e2:	4603      	mov	r3, r0
 80054e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7fb fca0 	bl	8000e2c <__aeabi_fmul>
 80054ec:	4603      	mov	r3, r0
 80054ee:	461e      	mov	r6, r3
 80054f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80054f2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80054f4:	f7fb fb92 	bl	8000c1c <__addsf3>
 80054f8:	4603      	mov	r3, r0
 80054fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054fc:	4618      	mov	r0, r3
 80054fe:	e007      	b.n	8005510 <MadgwickAHRSupdate+0xb20>
 8005500:	20001e0c 	.word	0x20001e0c
 8005504:	20001e04 	.word	0x20001e04
 8005508:	20001e08 	.word	0x20001e08
 800550c:	20000020 	.word	0x20000020
 8005510:	f7fb fc8c 	bl	8000e2c <__aeabi_fmul>
 8005514:	4603      	mov	r3, r0
 8005516:	4619      	mov	r1, r3
 8005518:	4630      	mov	r0, r6
 800551a:	f7fb fb7f 	bl	8000c1c <__addsf3>
 800551e:	4603      	mov	r3, r0
 8005520:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 8005524:	4618      	mov	r0, r3
 8005526:	f7fb fb77 	bl	8000c18 <__aeabi_fsub>
 800552a:	4603      	mov	r3, r0
 800552c:	4619      	mov	r1, r3
 800552e:	4628      	mov	r0, r5
 8005530:	f7fb fc7c 	bl	8000e2c <__aeabi_fmul>
 8005534:	4603      	mov	r3, r0
 8005536:	4619      	mov	r1, r3
 8005538:	4620      	mov	r0, r4
 800553a:	f7fb fb6f 	bl	8000c1c <__addsf3>
 800553e:	4603      	mov	r3, r0
 8005540:	461c      	mov	r4, r3
 8005542:	4b9f      	ldr	r3, [pc, #636]	; (80057c0 <MadgwickAHRSupdate+0xdd0>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005548:	4618      	mov	r0, r3
 800554a:	f7fb fc6f 	bl	8000e2c <__aeabi_fmul>
 800554e:	4603      	mov	r3, r0
 8005550:	461d      	mov	r5, r3
 8005552:	4b9c      	ldr	r3, [pc, #624]	; (80057c4 <MadgwickAHRSupdate+0xdd4>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005558:	4618      	mov	r0, r3
 800555a:	f7fb fc67 	bl	8000e2c <__aeabi_fmul>
 800555e:	4603      	mov	r3, r0
 8005560:	4619      	mov	r1, r3
 8005562:	4628      	mov	r0, r5
 8005564:	f7fb fb58 	bl	8000c18 <__aeabi_fsub>
 8005568:	4603      	mov	r3, r0
 800556a:	461d      	mov	r5, r3
 800556c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800556e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8005570:	f7fb fb54 	bl	8000c1c <__addsf3>
 8005574:	4603      	mov	r3, r0
 8005576:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005578:	4618      	mov	r0, r3
 800557a:	f7fb fc57 	bl	8000e2c <__aeabi_fmul>
 800557e:	4603      	mov	r3, r0
 8005580:	461e      	mov	r6, r3
 8005582:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005584:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8005588:	f7fb fb46 	bl	8000c18 <__aeabi_fsub>
 800558c:	4603      	mov	r3, r0
 800558e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005590:	4618      	mov	r0, r3
 8005592:	f7fb fb41 	bl	8000c18 <__aeabi_fsub>
 8005596:	4603      	mov	r3, r0
 8005598:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800559a:	4618      	mov	r0, r3
 800559c:	f7fb fc46 	bl	8000e2c <__aeabi_fmul>
 80055a0:	4603      	mov	r3, r0
 80055a2:	4619      	mov	r1, r3
 80055a4:	4630      	mov	r0, r6
 80055a6:	f7fb fb39 	bl	8000c1c <__addsf3>
 80055aa:	4603      	mov	r3, r0
 80055ac:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7fb fb31 	bl	8000c18 <__aeabi_fsub>
 80055b6:	4603      	mov	r3, r0
 80055b8:	4619      	mov	r1, r3
 80055ba:	4628      	mov	r0, r5
 80055bc:	f7fb fc36 	bl	8000e2c <__aeabi_fmul>
 80055c0:	4603      	mov	r3, r0
 80055c2:	4619      	mov	r1, r3
 80055c4:	4620      	mov	r0, r4
 80055c6:	f7fb fb29 	bl	8000c1c <__addsf3>
 80055ca:	4603      	mov	r3, r0
 80055cc:	61fb      	str	r3, [r7, #28]
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80055ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055d0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 80055d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055d6:	4619      	mov	r1, r3
 80055d8:	4618      	mov	r0, r3
 80055da:	f7fb fb1f 	bl	8000c1c <__addsf3>
 80055de:	4603      	mov	r3, r0
 80055e0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80055e2:	4618      	mov	r0, r3
 80055e4:	f7fb fb18 	bl	8000c18 <__aeabi_fsub>
 80055e8:	4603      	mov	r3, r0
 80055ea:	6839      	ldr	r1, [r7, #0]
 80055ec:	4618      	mov	r0, r3
 80055ee:	f7fb fb13 	bl	8000c18 <__aeabi_fsub>
 80055f2:	4603      	mov	r3, r0
 80055f4:	4619      	mov	r1, r3
 80055f6:	4620      	mov	r0, r4
 80055f8:	f7fb fc18 	bl	8000e2c <__aeabi_fmul>
 80055fc:	4603      	mov	r3, r0
 80055fe:	461c      	mov	r4, r3
 8005600:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005602:	4619      	mov	r1, r3
 8005604:	4618      	mov	r0, r3
 8005606:	f7fb fb09 	bl	8000c1c <__addsf3>
 800560a:	4603      	mov	r3, r0
 800560c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800560e:	4618      	mov	r0, r3
 8005610:	f7fb fb04 	bl	8000c1c <__addsf3>
 8005614:	4603      	mov	r3, r0
 8005616:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800561a:	4618      	mov	r0, r3
 800561c:	f7fb fafc 	bl	8000c18 <__aeabi_fsub>
 8005620:	4603      	mov	r3, r0
 8005622:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8005624:	4618      	mov	r0, r3
 8005626:	f7fb fc01 	bl	8000e2c <__aeabi_fmul>
 800562a:	4603      	mov	r3, r0
 800562c:	4619      	mov	r1, r3
 800562e:	4620      	mov	r0, r4
 8005630:	f7fb faf4 	bl	8000c1c <__addsf3>
 8005634:	4603      	mov	r3, r0
 8005636:	461c      	mov	r4, r3
 8005638:	4b63      	ldr	r3, [pc, #396]	; (80057c8 <MadgwickAHRSupdate+0xdd8>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8005640:	4618      	mov	r0, r3
 8005642:	f7fb fbf3 	bl	8000e2c <__aeabi_fmul>
 8005646:	4603      	mov	r3, r0
 8005648:	461d      	mov	r5, r3
 800564a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800564c:	4619      	mov	r1, r3
 800564e:	4618      	mov	r0, r3
 8005650:	f7fb fae4 	bl	8000c1c <__addsf3>
 8005654:	4603      	mov	r3, r0
 8005656:	4619      	mov	r1, r3
 8005658:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800565c:	f7fb fadc 	bl	8000c18 <__aeabi_fsub>
 8005660:	4603      	mov	r3, r0
 8005662:	461e      	mov	r6, r3
 8005664:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005666:	4619      	mov	r1, r3
 8005668:	4618      	mov	r0, r3
 800566a:	f7fb fad7 	bl	8000c1c <__addsf3>
 800566e:	4603      	mov	r3, r0
 8005670:	4619      	mov	r1, r3
 8005672:	4630      	mov	r0, r6
 8005674:	f7fb fad0 	bl	8000c18 <__aeabi_fsub>
 8005678:	4603      	mov	r3, r0
 800567a:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 800567e:	4618      	mov	r0, r3
 8005680:	f7fb faca 	bl	8000c18 <__aeabi_fsub>
 8005684:	4603      	mov	r3, r0
 8005686:	4619      	mov	r1, r3
 8005688:	4628      	mov	r0, r5
 800568a:	f7fb fbcf 	bl	8000e2c <__aeabi_fmul>
 800568e:	4603      	mov	r3, r0
 8005690:	4619      	mov	r1, r3
 8005692:	4620      	mov	r0, r4
 8005694:	f7fb fac0 	bl	8000c18 <__aeabi_fsub>
 8005698:	4603      	mov	r3, r0
 800569a:	461c      	mov	r4, r3
 800569c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800569e:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 80056a2:	4b49      	ldr	r3, [pc, #292]	; (80057c8 <MadgwickAHRSupdate+0xdd8>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4619      	mov	r1, r3
 80056a8:	4610      	mov	r0, r2
 80056aa:	f7fb fbbf 	bl	8000e2c <__aeabi_fmul>
 80056ae:	4603      	mov	r3, r0
 80056b0:	461d      	mov	r5, r3
 80056b2:	4b46      	ldr	r3, [pc, #280]	; (80057cc <MadgwickAHRSupdate+0xddc>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80056b8:	4618      	mov	r0, r3
 80056ba:	f7fb fbb7 	bl	8000e2c <__aeabi_fmul>
 80056be:	4603      	mov	r3, r0
 80056c0:	4619      	mov	r1, r3
 80056c2:	4628      	mov	r0, r5
 80056c4:	f7fb faa8 	bl	8000c18 <__aeabi_fsub>
 80056c8:	4603      	mov	r3, r0
 80056ca:	461d      	mov	r5, r3
 80056cc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80056ce:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 80056d2:	f7fb faa1 	bl	8000c18 <__aeabi_fsub>
 80056d6:	4603      	mov	r3, r0
 80056d8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80056da:	4618      	mov	r0, r3
 80056dc:	f7fb fa9c 	bl	8000c18 <__aeabi_fsub>
 80056e0:	4603      	mov	r3, r0
 80056e2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80056e4:	4618      	mov	r0, r3
 80056e6:	f7fb fba1 	bl	8000e2c <__aeabi_fmul>
 80056ea:	4603      	mov	r3, r0
 80056ec:	461e      	mov	r6, r3
 80056ee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80056f0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80056f2:	f7fb fa91 	bl	8000c18 <__aeabi_fsub>
 80056f6:	4603      	mov	r3, r0
 80056f8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80056fa:	4618      	mov	r0, r3
 80056fc:	f7fb fb96 	bl	8000e2c <__aeabi_fmul>
 8005700:	4603      	mov	r3, r0
 8005702:	4619      	mov	r1, r3
 8005704:	4630      	mov	r0, r6
 8005706:	f7fb fa89 	bl	8000c1c <__addsf3>
 800570a:	4603      	mov	r3, r0
 800570c:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 8005710:	4618      	mov	r0, r3
 8005712:	f7fb fa81 	bl	8000c18 <__aeabi_fsub>
 8005716:	4603      	mov	r3, r0
 8005718:	4619      	mov	r1, r3
 800571a:	4628      	mov	r0, r5
 800571c:	f7fb fb86 	bl	8000e2c <__aeabi_fmul>
 8005720:	4603      	mov	r3, r0
 8005722:	4619      	mov	r1, r3
 8005724:	4620      	mov	r0, r4
 8005726:	f7fb fa79 	bl	8000c1c <__addsf3>
 800572a:	4603      	mov	r3, r0
 800572c:	461c      	mov	r4, r3
 800572e:	4b25      	ldr	r3, [pc, #148]	; (80057c4 <MadgwickAHRSupdate+0xdd4>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005734:	4618      	mov	r0, r3
 8005736:	f7fb fb79 	bl	8000e2c <__aeabi_fmul>
 800573a:	4603      	mov	r3, r0
 800573c:	461d      	mov	r5, r3
 800573e:	4b20      	ldr	r3, [pc, #128]	; (80057c0 <MadgwickAHRSupdate+0xdd0>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005744:	4618      	mov	r0, r3
 8005746:	f7fb fb71 	bl	8000e2c <__aeabi_fmul>
 800574a:	4603      	mov	r3, r0
 800574c:	4619      	mov	r1, r3
 800574e:	4628      	mov	r0, r5
 8005750:	f7fb fa64 	bl	8000c1c <__addsf3>
 8005754:	4603      	mov	r3, r0
 8005756:	461d      	mov	r5, r3
 8005758:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800575a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800575c:	f7fb fa5c 	bl	8000c18 <__aeabi_fsub>
 8005760:	4603      	mov	r3, r0
 8005762:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005764:	4618      	mov	r0, r3
 8005766:	f7fb fb61 	bl	8000e2c <__aeabi_fmul>
 800576a:	4603      	mov	r3, r0
 800576c:	461e      	mov	r6, r3
 800576e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005770:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8005772:	f7fb fa53 	bl	8000c1c <__addsf3>
 8005776:	4603      	mov	r3, r0
 8005778:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800577a:	4618      	mov	r0, r3
 800577c:	f7fb fb56 	bl	8000e2c <__aeabi_fmul>
 8005780:	4603      	mov	r3, r0
 8005782:	4619      	mov	r1, r3
 8005784:	4630      	mov	r0, r6
 8005786:	f7fb fa49 	bl	8000c1c <__addsf3>
 800578a:	4603      	mov	r3, r0
 800578c:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 8005790:	4618      	mov	r0, r3
 8005792:	f7fb fa41 	bl	8000c18 <__aeabi_fsub>
 8005796:	4603      	mov	r3, r0
 8005798:	4619      	mov	r1, r3
 800579a:	4628      	mov	r0, r5
 800579c:	f7fb fb46 	bl	8000e2c <__aeabi_fmul>
 80057a0:	4603      	mov	r3, r0
 80057a2:	4619      	mov	r1, r3
 80057a4:	4620      	mov	r0, r4
 80057a6:	f7fb fa39 	bl	8000c1c <__addsf3>
 80057aa:	4603      	mov	r3, r0
 80057ac:	461c      	mov	r4, r3
 80057ae:	4b07      	ldr	r3, [pc, #28]	; (80057cc <MadgwickAHRSupdate+0xddc>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80057b4:	4618      	mov	r0, r3
 80057b6:	f7fb fb39 	bl	8000e2c <__aeabi_fmul>
 80057ba:	4603      	mov	r3, r0
 80057bc:	461d      	mov	r5, r3
 80057be:	e007      	b.n	80057d0 <MadgwickAHRSupdate+0xde0>
 80057c0:	20001e0c 	.word	0x20001e0c
 80057c4:	20001e04 	.word	0x20001e04
 80057c8:	20001e08 	.word	0x20001e08
 80057cc:	20000020 	.word	0x20000020
 80057d0:	4b9f      	ldr	r3, [pc, #636]	; (8005a50 <MadgwickAHRSupdate+0x1060>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7fb fb28 	bl	8000e2c <__aeabi_fmul>
 80057dc:	4603      	mov	r3, r0
 80057de:	4619      	mov	r1, r3
 80057e0:	4628      	mov	r0, r5
 80057e2:	f7fb fa19 	bl	8000c18 <__aeabi_fsub>
 80057e6:	4603      	mov	r3, r0
 80057e8:	461d      	mov	r5, r3
 80057ea:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80057ec:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80057ee:	f7fb fa15 	bl	8000c1c <__addsf3>
 80057f2:	4603      	mov	r3, r0
 80057f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80057f6:	4618      	mov	r0, r3
 80057f8:	f7fb fb18 	bl	8000e2c <__aeabi_fmul>
 80057fc:	4603      	mov	r3, r0
 80057fe:	461e      	mov	r6, r3
 8005800:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005802:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8005806:	f7fb fa07 	bl	8000c18 <__aeabi_fsub>
 800580a:	4603      	mov	r3, r0
 800580c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800580e:	4618      	mov	r0, r3
 8005810:	f7fb fa02 	bl	8000c18 <__aeabi_fsub>
 8005814:	4603      	mov	r3, r0
 8005816:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005818:	4618      	mov	r0, r3
 800581a:	f7fb fb07 	bl	8000e2c <__aeabi_fmul>
 800581e:	4603      	mov	r3, r0
 8005820:	4619      	mov	r1, r3
 8005822:	4630      	mov	r0, r6
 8005824:	f7fb f9fa 	bl	8000c1c <__addsf3>
 8005828:	4603      	mov	r3, r0
 800582a:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 800582e:	4618      	mov	r0, r3
 8005830:	f7fb f9f2 	bl	8000c18 <__aeabi_fsub>
 8005834:	4603      	mov	r3, r0
 8005836:	4619      	mov	r1, r3
 8005838:	4628      	mov	r0, r5
 800583a:	f7fb faf7 	bl	8000e2c <__aeabi_fmul>
 800583e:	4603      	mov	r3, r0
 8005840:	4619      	mov	r1, r3
 8005842:	4620      	mov	r0, r4
 8005844:	f7fb f9ea 	bl	8000c1c <__addsf3>
 8005848:	4603      	mov	r3, r0
 800584a:	61bb      	str	r3, [r7, #24]
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800584c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800584e:	4619      	mov	r1, r3
 8005850:	4618      	mov	r0, r3
 8005852:	f7fb f9e3 	bl	8000c1c <__addsf3>
 8005856:	4603      	mov	r3, r0
 8005858:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800585a:	4618      	mov	r0, r3
 800585c:	f7fb f9dc 	bl	8000c18 <__aeabi_fsub>
 8005860:	4603      	mov	r3, r0
 8005862:	6839      	ldr	r1, [r7, #0]
 8005864:	4618      	mov	r0, r3
 8005866:	f7fb f9d7 	bl	8000c18 <__aeabi_fsub>
 800586a:	4603      	mov	r3, r0
 800586c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800586e:	4618      	mov	r0, r3
 8005870:	f7fb fadc 	bl	8000e2c <__aeabi_fmul>
 8005874:	4603      	mov	r3, r0
 8005876:	461c      	mov	r4, r3
 8005878:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800587a:	4619      	mov	r1, r3
 800587c:	4618      	mov	r0, r3
 800587e:	f7fb f9cd 	bl	8000c1c <__addsf3>
 8005882:	4603      	mov	r3, r0
 8005884:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8005886:	4618      	mov	r0, r3
 8005888:	f7fb f9c8 	bl	8000c1c <__addsf3>
 800588c:	4603      	mov	r3, r0
 800588e:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8005892:	4618      	mov	r0, r3
 8005894:	f7fb f9c0 	bl	8000c18 <__aeabi_fsub>
 8005898:	4603      	mov	r3, r0
 800589a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800589c:	4618      	mov	r0, r3
 800589e:	f7fb fac5 	bl	8000e2c <__aeabi_fmul>
 80058a2:	4603      	mov	r3, r0
 80058a4:	4619      	mov	r1, r3
 80058a6:	4620      	mov	r0, r4
 80058a8:	f7fb f9b8 	bl	8000c1c <__addsf3>
 80058ac:	4603      	mov	r3, r0
 80058ae:	461c      	mov	r4, r3
 80058b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058b2:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 80058b6:	4b67      	ldr	r3, [pc, #412]	; (8005a54 <MadgwickAHRSupdate+0x1064>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4619      	mov	r1, r3
 80058bc:	4610      	mov	r0, r2
 80058be:	f7fb fab5 	bl	8000e2c <__aeabi_fmul>
 80058c2:	4603      	mov	r3, r0
 80058c4:	461d      	mov	r5, r3
 80058c6:	4b64      	ldr	r3, [pc, #400]	; (8005a58 <MadgwickAHRSupdate+0x1068>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80058cc:	4618      	mov	r0, r3
 80058ce:	f7fb faad 	bl	8000e2c <__aeabi_fmul>
 80058d2:	4603      	mov	r3, r0
 80058d4:	4619      	mov	r1, r3
 80058d6:	4628      	mov	r0, r5
 80058d8:	f7fb f9a0 	bl	8000c1c <__addsf3>
 80058dc:	4603      	mov	r3, r0
 80058de:	461d      	mov	r5, r3
 80058e0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80058e2:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 80058e6:	f7fb f997 	bl	8000c18 <__aeabi_fsub>
 80058ea:	4603      	mov	r3, r0
 80058ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7fb f992 	bl	8000c18 <__aeabi_fsub>
 80058f4:	4603      	mov	r3, r0
 80058f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7fb fa97 	bl	8000e2c <__aeabi_fmul>
 80058fe:	4603      	mov	r3, r0
 8005900:	461e      	mov	r6, r3
 8005902:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005904:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005906:	f7fb f987 	bl	8000c18 <__aeabi_fsub>
 800590a:	4603      	mov	r3, r0
 800590c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800590e:	4618      	mov	r0, r3
 8005910:	f7fb fa8c 	bl	8000e2c <__aeabi_fmul>
 8005914:	4603      	mov	r3, r0
 8005916:	4619      	mov	r1, r3
 8005918:	4630      	mov	r0, r6
 800591a:	f7fb f97f 	bl	8000c1c <__addsf3>
 800591e:	4603      	mov	r3, r0
 8005920:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 8005924:	4618      	mov	r0, r3
 8005926:	f7fb f977 	bl	8000c18 <__aeabi_fsub>
 800592a:	4603      	mov	r3, r0
 800592c:	4619      	mov	r1, r3
 800592e:	4628      	mov	r0, r5
 8005930:	f7fb fa7c 	bl	8000e2c <__aeabi_fmul>
 8005934:	4603      	mov	r3, r0
 8005936:	4619      	mov	r1, r3
 8005938:	4620      	mov	r0, r4
 800593a:	f7fb f96f 	bl	8000c1c <__addsf3>
 800593e:	4603      	mov	r3, r0
 8005940:	461c      	mov	r4, r3
 8005942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005944:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8005948:	4b44      	ldr	r3, [pc, #272]	; (8005a5c <MadgwickAHRSupdate+0x106c>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4619      	mov	r1, r3
 800594e:	4610      	mov	r0, r2
 8005950:	f7fb fa6c 	bl	8000e2c <__aeabi_fmul>
 8005954:	4603      	mov	r3, r0
 8005956:	461d      	mov	r5, r3
 8005958:	4b3d      	ldr	r3, [pc, #244]	; (8005a50 <MadgwickAHRSupdate+0x1060>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800595e:	4618      	mov	r0, r3
 8005960:	f7fb fa64 	bl	8000e2c <__aeabi_fmul>
 8005964:	4603      	mov	r3, r0
 8005966:	4619      	mov	r1, r3
 8005968:	4628      	mov	r0, r5
 800596a:	f7fb f957 	bl	8000c1c <__addsf3>
 800596e:	4603      	mov	r3, r0
 8005970:	461d      	mov	r5, r3
 8005972:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005974:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8005976:	f7fb f94f 	bl	8000c18 <__aeabi_fsub>
 800597a:	4603      	mov	r3, r0
 800597c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800597e:	4618      	mov	r0, r3
 8005980:	f7fb fa54 	bl	8000e2c <__aeabi_fmul>
 8005984:	4603      	mov	r3, r0
 8005986:	461e      	mov	r6, r3
 8005988:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800598a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800598c:	f7fb f946 	bl	8000c1c <__addsf3>
 8005990:	4603      	mov	r3, r0
 8005992:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005994:	4618      	mov	r0, r3
 8005996:	f7fb fa49 	bl	8000e2c <__aeabi_fmul>
 800599a:	4603      	mov	r3, r0
 800599c:	4619      	mov	r1, r3
 800599e:	4630      	mov	r0, r6
 80059a0:	f7fb f93c 	bl	8000c1c <__addsf3>
 80059a4:	4603      	mov	r3, r0
 80059a6:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7fb f934 	bl	8000c18 <__aeabi_fsub>
 80059b0:	4603      	mov	r3, r0
 80059b2:	4619      	mov	r1, r3
 80059b4:	4628      	mov	r0, r5
 80059b6:	f7fb fa39 	bl	8000e2c <__aeabi_fmul>
 80059ba:	4603      	mov	r3, r0
 80059bc:	4619      	mov	r1, r3
 80059be:	4620      	mov	r0, r4
 80059c0:	f7fb f92c 	bl	8000c1c <__addsf3>
 80059c4:	4603      	mov	r3, r0
 80059c6:	461c      	mov	r4, r3
 80059c8:	4b23      	ldr	r3, [pc, #140]	; (8005a58 <MadgwickAHRSupdate+0x1068>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80059ce:	4618      	mov	r0, r3
 80059d0:	f7fb fa2c 	bl	8000e2c <__aeabi_fmul>
 80059d4:	4603      	mov	r3, r0
 80059d6:	461d      	mov	r5, r3
 80059d8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80059da:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80059dc:	f7fb f91e 	bl	8000c1c <__addsf3>
 80059e0:	4603      	mov	r3, r0
 80059e2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80059e4:	4618      	mov	r0, r3
 80059e6:	f7fb fa21 	bl	8000e2c <__aeabi_fmul>
 80059ea:	4603      	mov	r3, r0
 80059ec:	461e      	mov	r6, r3
 80059ee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80059f0:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 80059f4:	f7fb f910 	bl	8000c18 <__aeabi_fsub>
 80059f8:	4603      	mov	r3, r0
 80059fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80059fc:	4618      	mov	r0, r3
 80059fe:	f7fb f90b 	bl	8000c18 <__aeabi_fsub>
 8005a02:	4603      	mov	r3, r0
 8005a04:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005a06:	4618      	mov	r0, r3
 8005a08:	f7fb fa10 	bl	8000e2c <__aeabi_fmul>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	4619      	mov	r1, r3
 8005a10:	4630      	mov	r0, r6
 8005a12:	f7fb f903 	bl	8000c1c <__addsf3>
 8005a16:	4603      	mov	r3, r0
 8005a18:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f7fb f8fb 	bl	8000c18 <__aeabi_fsub>
 8005a22:	4603      	mov	r3, r0
 8005a24:	4619      	mov	r1, r3
 8005a26:	4628      	mov	r0, r5
 8005a28:	f7fb fa00 	bl	8000e2c <__aeabi_fmul>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	4619      	mov	r1, r3
 8005a30:	4620      	mov	r0, r4
 8005a32:	f7fb f8f3 	bl	8000c1c <__addsf3>
 8005a36:	4603      	mov	r3, r0
 8005a38:	617b      	str	r3, [r7, #20]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8005a3a:	6a39      	ldr	r1, [r7, #32]
 8005a3c:	6a38      	ldr	r0, [r7, #32]
 8005a3e:	f7fb f9f5 	bl	8000e2c <__aeabi_fmul>
 8005a42:	4603      	mov	r3, r0
 8005a44:	461c      	mov	r4, r3
 8005a46:	69f9      	ldr	r1, [r7, #28]
 8005a48:	69f8      	ldr	r0, [r7, #28]
 8005a4a:	f7fb f9ef 	bl	8000e2c <__aeabi_fmul>
 8005a4e:	e007      	b.n	8005a60 <MadgwickAHRSupdate+0x1070>
 8005a50:	20001e08 	.word	0x20001e08
 8005a54:	20001e0c 	.word	0x20001e0c
 8005a58:	20001e04 	.word	0x20001e04
 8005a5c:	20000020 	.word	0x20000020
 8005a60:	4603      	mov	r3, r0
 8005a62:	4619      	mov	r1, r3
 8005a64:	4620      	mov	r0, r4
 8005a66:	f7fb f8d9 	bl	8000c1c <__addsf3>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	461c      	mov	r4, r3
 8005a6e:	69b9      	ldr	r1, [r7, #24]
 8005a70:	69b8      	ldr	r0, [r7, #24]
 8005a72:	f7fb f9db 	bl	8000e2c <__aeabi_fmul>
 8005a76:	4603      	mov	r3, r0
 8005a78:	4619      	mov	r1, r3
 8005a7a:	4620      	mov	r0, r4
 8005a7c:	f7fb f8ce 	bl	8000c1c <__addsf3>
 8005a80:	4603      	mov	r3, r0
 8005a82:	461c      	mov	r4, r3
 8005a84:	6979      	ldr	r1, [r7, #20]
 8005a86:	6978      	ldr	r0, [r7, #20]
 8005a88:	f7fb f9d0 	bl	8000e2c <__aeabi_fmul>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	4619      	mov	r1, r3
 8005a90:	4620      	mov	r0, r4
 8005a92:	f7fb f8c3 	bl	8000c1c <__addsf3>
 8005a96:	4603      	mov	r3, r0
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f000 fd77 	bl	800658c <invSqrt>
 8005a9e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		s0 *= recipNorm;
 8005aa2:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8005aa6:	6a38      	ldr	r0, [r7, #32]
 8005aa8:	f7fb f9c0 	bl	8000e2c <__aeabi_fmul>
 8005aac:	4603      	mov	r3, r0
 8005aae:	623b      	str	r3, [r7, #32]
		s1 *= recipNorm;
 8005ab0:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8005ab4:	69f8      	ldr	r0, [r7, #28]
 8005ab6:	f7fb f9b9 	bl	8000e2c <__aeabi_fmul>
 8005aba:	4603      	mov	r3, r0
 8005abc:	61fb      	str	r3, [r7, #28]
		s2 *= recipNorm;
 8005abe:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8005ac2:	69b8      	ldr	r0, [r7, #24]
 8005ac4:	f7fb f9b2 	bl	8000e2c <__aeabi_fmul>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	61bb      	str	r3, [r7, #24]
		s3 *= recipNorm;
 8005acc:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8005ad0:	6978      	ldr	r0, [r7, #20]
 8005ad2:	f7fb f9ab 	bl	8000e2c <__aeabi_fmul>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	617b      	str	r3, [r7, #20]

		// Apply feedback step
		qDot1 -= beta * s0;
 8005ada:	4b75      	ldr	r3, [pc, #468]	; (8005cb0 <MadgwickAHRSupdate+0x12c0>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	6a39      	ldr	r1, [r7, #32]
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f7fb f9a3 	bl	8000e2c <__aeabi_fmul>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	4619      	mov	r1, r3
 8005aea:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8005aee:	f7fb f893 	bl	8000c18 <__aeabi_fsub>
 8005af2:	4603      	mov	r3, r0
 8005af4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		qDot2 -= beta * s1;
 8005af8:	4b6d      	ldr	r3, [pc, #436]	; (8005cb0 <MadgwickAHRSupdate+0x12c0>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	69f9      	ldr	r1, [r7, #28]
 8005afe:	4618      	mov	r0, r3
 8005b00:	f7fb f994 	bl	8000e2c <__aeabi_fmul>
 8005b04:	4603      	mov	r3, r0
 8005b06:	4619      	mov	r1, r3
 8005b08:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8005b0c:	f7fb f884 	bl	8000c18 <__aeabi_fsub>
 8005b10:	4603      	mov	r3, r0
 8005b12:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		qDot3 -= beta * s2;
 8005b16:	4b66      	ldr	r3, [pc, #408]	; (8005cb0 <MadgwickAHRSupdate+0x12c0>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	69b9      	ldr	r1, [r7, #24]
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f7fb f985 	bl	8000e2c <__aeabi_fmul>
 8005b22:	4603      	mov	r3, r0
 8005b24:	4619      	mov	r1, r3
 8005b26:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8005b2a:	f7fb f875 	bl	8000c18 <__aeabi_fsub>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		qDot4 -= beta * s3;
 8005b34:	4b5e      	ldr	r3, [pc, #376]	; (8005cb0 <MadgwickAHRSupdate+0x12c0>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	6979      	ldr	r1, [r7, #20]
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7fb f976 	bl	8000e2c <__aeabi_fmul>
 8005b40:	4603      	mov	r3, r0
 8005b42:	4619      	mov	r1, r3
 8005b44:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8005b48:	f7fb f866 	bl	8000c18 <__aeabi_fsub>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8005b52:	4958      	ldr	r1, [pc, #352]	; (8005cb4 <MadgwickAHRSupdate+0x12c4>)
 8005b54:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8005b58:	f7fb f968 	bl	8000e2c <__aeabi_fmul>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	461a      	mov	r2, r3
 8005b60:	4b55      	ldr	r3, [pc, #340]	; (8005cb8 <MadgwickAHRSupdate+0x12c8>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4619      	mov	r1, r3
 8005b66:	4610      	mov	r0, r2
 8005b68:	f7fb f858 	bl	8000c1c <__addsf3>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	461a      	mov	r2, r3
 8005b70:	4b51      	ldr	r3, [pc, #324]	; (8005cb8 <MadgwickAHRSupdate+0x12c8>)
 8005b72:	601a      	str	r2, [r3, #0]
	q1 += qDot2 * (1.0f / sampleFreq);
 8005b74:	494f      	ldr	r1, [pc, #316]	; (8005cb4 <MadgwickAHRSupdate+0x12c4>)
 8005b76:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8005b7a:	f7fb f957 	bl	8000e2c <__aeabi_fmul>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	461a      	mov	r2, r3
 8005b82:	4b4e      	ldr	r3, [pc, #312]	; (8005cbc <MadgwickAHRSupdate+0x12cc>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4619      	mov	r1, r3
 8005b88:	4610      	mov	r0, r2
 8005b8a:	f7fb f847 	bl	8000c1c <__addsf3>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	461a      	mov	r2, r3
 8005b92:	4b4a      	ldr	r3, [pc, #296]	; (8005cbc <MadgwickAHRSupdate+0x12cc>)
 8005b94:	601a      	str	r2, [r3, #0]
	q2 += qDot3 * (1.0f / sampleFreq);
 8005b96:	4947      	ldr	r1, [pc, #284]	; (8005cb4 <MadgwickAHRSupdate+0x12c4>)
 8005b98:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8005b9c:	f7fb f946 	bl	8000e2c <__aeabi_fmul>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	4b46      	ldr	r3, [pc, #280]	; (8005cc0 <MadgwickAHRSupdate+0x12d0>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4619      	mov	r1, r3
 8005baa:	4610      	mov	r0, r2
 8005bac:	f7fb f836 	bl	8000c1c <__addsf3>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	4b42      	ldr	r3, [pc, #264]	; (8005cc0 <MadgwickAHRSupdate+0x12d0>)
 8005bb6:	601a      	str	r2, [r3, #0]
	q3 += qDot4 * (1.0f / sampleFreq);
 8005bb8:	493e      	ldr	r1, [pc, #248]	; (8005cb4 <MadgwickAHRSupdate+0x12c4>)
 8005bba:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8005bbe:	f7fb f935 	bl	8000e2c <__aeabi_fmul>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	461a      	mov	r2, r3
 8005bc6:	4b3f      	ldr	r3, [pc, #252]	; (8005cc4 <MadgwickAHRSupdate+0x12d4>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4619      	mov	r1, r3
 8005bcc:	4610      	mov	r0, r2
 8005bce:	f7fb f825 	bl	8000c1c <__addsf3>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	4b3b      	ldr	r3, [pc, #236]	; (8005cc4 <MadgwickAHRSupdate+0x12d4>)
 8005bd8:	601a      	str	r2, [r3, #0]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8005bda:	4b37      	ldr	r3, [pc, #220]	; (8005cb8 <MadgwickAHRSupdate+0x12c8>)
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	4b36      	ldr	r3, [pc, #216]	; (8005cb8 <MadgwickAHRSupdate+0x12c8>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4619      	mov	r1, r3
 8005be4:	4610      	mov	r0, r2
 8005be6:	f7fb f921 	bl	8000e2c <__aeabi_fmul>
 8005bea:	4603      	mov	r3, r0
 8005bec:	461c      	mov	r4, r3
 8005bee:	4b33      	ldr	r3, [pc, #204]	; (8005cbc <MadgwickAHRSupdate+0x12cc>)
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	4b32      	ldr	r3, [pc, #200]	; (8005cbc <MadgwickAHRSupdate+0x12cc>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	4610      	mov	r0, r2
 8005bfa:	f7fb f917 	bl	8000e2c <__aeabi_fmul>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	4619      	mov	r1, r3
 8005c02:	4620      	mov	r0, r4
 8005c04:	f7fb f80a 	bl	8000c1c <__addsf3>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	461c      	mov	r4, r3
 8005c0c:	4b2c      	ldr	r3, [pc, #176]	; (8005cc0 <MadgwickAHRSupdate+0x12d0>)
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	4b2b      	ldr	r3, [pc, #172]	; (8005cc0 <MadgwickAHRSupdate+0x12d0>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4619      	mov	r1, r3
 8005c16:	4610      	mov	r0, r2
 8005c18:	f7fb f908 	bl	8000e2c <__aeabi_fmul>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	4619      	mov	r1, r3
 8005c20:	4620      	mov	r0, r4
 8005c22:	f7fa fffb 	bl	8000c1c <__addsf3>
 8005c26:	4603      	mov	r3, r0
 8005c28:	461c      	mov	r4, r3
 8005c2a:	4b26      	ldr	r3, [pc, #152]	; (8005cc4 <MadgwickAHRSupdate+0x12d4>)
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	4b25      	ldr	r3, [pc, #148]	; (8005cc4 <MadgwickAHRSupdate+0x12d4>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4619      	mov	r1, r3
 8005c34:	4610      	mov	r0, r2
 8005c36:	f7fb f8f9 	bl	8000e2c <__aeabi_fmul>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	4619      	mov	r1, r3
 8005c3e:	4620      	mov	r0, r4
 8005c40:	f7fa ffec 	bl	8000c1c <__addsf3>
 8005c44:	4603      	mov	r3, r0
 8005c46:	4618      	mov	r0, r3
 8005c48:	f000 fca0 	bl	800658c <invSqrt>
 8005c4c:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	q0 *= recipNorm;
 8005c50:	4b19      	ldr	r3, [pc, #100]	; (8005cb8 <MadgwickAHRSupdate+0x12c8>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7fb f8e7 	bl	8000e2c <__aeabi_fmul>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	461a      	mov	r2, r3
 8005c62:	4b15      	ldr	r3, [pc, #84]	; (8005cb8 <MadgwickAHRSupdate+0x12c8>)
 8005c64:	601a      	str	r2, [r3, #0]
	q1 *= recipNorm;
 8005c66:	4b15      	ldr	r3, [pc, #84]	; (8005cbc <MadgwickAHRSupdate+0x12cc>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7fb f8dc 	bl	8000e2c <__aeabi_fmul>
 8005c74:	4603      	mov	r3, r0
 8005c76:	461a      	mov	r2, r3
 8005c78:	4b10      	ldr	r3, [pc, #64]	; (8005cbc <MadgwickAHRSupdate+0x12cc>)
 8005c7a:	601a      	str	r2, [r3, #0]
	q2 *= recipNorm;
 8005c7c:	4b10      	ldr	r3, [pc, #64]	; (8005cc0 <MadgwickAHRSupdate+0x12d0>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8005c84:	4618      	mov	r0, r3
 8005c86:	f7fb f8d1 	bl	8000e2c <__aeabi_fmul>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	4b0c      	ldr	r3, [pc, #48]	; (8005cc0 <MadgwickAHRSupdate+0x12d0>)
 8005c90:	601a      	str	r2, [r3, #0]
	q3 *= recipNorm;
 8005c92:	4b0c      	ldr	r3, [pc, #48]	; (8005cc4 <MadgwickAHRSupdate+0x12d4>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f7fb f8c6 	bl	8000e2c <__aeabi_fmul>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	4b07      	ldr	r3, [pc, #28]	; (8005cc4 <MadgwickAHRSupdate+0x12d4>)
 8005ca6:	601a      	str	r2, [r3, #0]
}
 8005ca8:	37a4      	adds	r7, #164	; 0xa4
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cae:	bf00      	nop
 8005cb0:	2000001c 	.word	0x2000001c
 8005cb4:	3a9aaa96 	.word	0x3a9aaa96
 8005cb8:	20000020 	.word	0x20000020
 8005cbc:	20001e04 	.word	0x20001e04
 8005cc0:	20001e08 	.word	0x20001e08
 8005cc4:	20001e0c 	.word	0x20001e0c

08005cc8 <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 8005cc8:	b590      	push	{r4, r7, lr}
 8005cca:	b09b      	sub	sp, #108	; 0x6c
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]
 8005cd4:	603b      	str	r3, [r7, #0]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8005cd6:	4b9e      	ldr	r3, [pc, #632]	; (8005f50 <MadgwickAHRSupdateIMU+0x288>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005cde:	68f9      	ldr	r1, [r7, #12]
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f7fb f8a3 	bl	8000e2c <__aeabi_fmul>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	461c      	mov	r4, r3
 8005cea:	4b9a      	ldr	r3, [pc, #616]	; (8005f54 <MadgwickAHRSupdateIMU+0x28c>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	68b9      	ldr	r1, [r7, #8]
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7fb f89b 	bl	8000e2c <__aeabi_fmul>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	4620      	mov	r0, r4
 8005cfc:	f7fa ff8c 	bl	8000c18 <__aeabi_fsub>
 8005d00:	4603      	mov	r3, r0
 8005d02:	461c      	mov	r4, r3
 8005d04:	4b94      	ldr	r3, [pc, #592]	; (8005f58 <MadgwickAHRSupdateIMU+0x290>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	6879      	ldr	r1, [r7, #4]
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f7fb f88e 	bl	8000e2c <__aeabi_fmul>
 8005d10:	4603      	mov	r3, r0
 8005d12:	4619      	mov	r1, r3
 8005d14:	4620      	mov	r0, r4
 8005d16:	f7fa ff7f 	bl	8000c18 <__aeabi_fsub>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005d20:	4618      	mov	r0, r3
 8005d22:	f7fb f883 	bl	8000e2c <__aeabi_fmul>
 8005d26:	4603      	mov	r3, r0
 8005d28:	667b      	str	r3, [r7, #100]	; 0x64
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8005d2a:	4b8c      	ldr	r3, [pc, #560]	; (8005f5c <MadgwickAHRSupdateIMU+0x294>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	68f9      	ldr	r1, [r7, #12]
 8005d30:	4618      	mov	r0, r3
 8005d32:	f7fb f87b 	bl	8000e2c <__aeabi_fmul>
 8005d36:	4603      	mov	r3, r0
 8005d38:	461c      	mov	r4, r3
 8005d3a:	4b86      	ldr	r3, [pc, #536]	; (8005f54 <MadgwickAHRSupdateIMU+0x28c>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	6879      	ldr	r1, [r7, #4]
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7fb f873 	bl	8000e2c <__aeabi_fmul>
 8005d46:	4603      	mov	r3, r0
 8005d48:	4619      	mov	r1, r3
 8005d4a:	4620      	mov	r0, r4
 8005d4c:	f7fa ff66 	bl	8000c1c <__addsf3>
 8005d50:	4603      	mov	r3, r0
 8005d52:	461c      	mov	r4, r3
 8005d54:	4b80      	ldr	r3, [pc, #512]	; (8005f58 <MadgwickAHRSupdateIMU+0x290>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68b9      	ldr	r1, [r7, #8]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7fb f866 	bl	8000e2c <__aeabi_fmul>
 8005d60:	4603      	mov	r3, r0
 8005d62:	4619      	mov	r1, r3
 8005d64:	4620      	mov	r0, r4
 8005d66:	f7fa ff57 	bl	8000c18 <__aeabi_fsub>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005d70:	4618      	mov	r0, r3
 8005d72:	f7fb f85b 	bl	8000e2c <__aeabi_fmul>
 8005d76:	4603      	mov	r3, r0
 8005d78:	663b      	str	r3, [r7, #96]	; 0x60
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8005d7a:	4b78      	ldr	r3, [pc, #480]	; (8005f5c <MadgwickAHRSupdateIMU+0x294>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	68b9      	ldr	r1, [r7, #8]
 8005d80:	4618      	mov	r0, r3
 8005d82:	f7fb f853 	bl	8000e2c <__aeabi_fmul>
 8005d86:	4603      	mov	r3, r0
 8005d88:	461c      	mov	r4, r3
 8005d8a:	4b71      	ldr	r3, [pc, #452]	; (8005f50 <MadgwickAHRSupdateIMU+0x288>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	6879      	ldr	r1, [r7, #4]
 8005d90:	4618      	mov	r0, r3
 8005d92:	f7fb f84b 	bl	8000e2c <__aeabi_fmul>
 8005d96:	4603      	mov	r3, r0
 8005d98:	4619      	mov	r1, r3
 8005d9a:	4620      	mov	r0, r4
 8005d9c:	f7fa ff3c 	bl	8000c18 <__aeabi_fsub>
 8005da0:	4603      	mov	r3, r0
 8005da2:	461c      	mov	r4, r3
 8005da4:	4b6c      	ldr	r3, [pc, #432]	; (8005f58 <MadgwickAHRSupdateIMU+0x290>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	68f9      	ldr	r1, [r7, #12]
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7fb f83e 	bl	8000e2c <__aeabi_fmul>
 8005db0:	4603      	mov	r3, r0
 8005db2:	4619      	mov	r1, r3
 8005db4:	4620      	mov	r0, r4
 8005db6:	f7fa ff31 	bl	8000c1c <__addsf3>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f7fb f833 	bl	8000e2c <__aeabi_fmul>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	65fb      	str	r3, [r7, #92]	; 0x5c
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8005dca:	4b64      	ldr	r3, [pc, #400]	; (8005f5c <MadgwickAHRSupdateIMU+0x294>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	6879      	ldr	r1, [r7, #4]
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f7fb f82b 	bl	8000e2c <__aeabi_fmul>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	461c      	mov	r4, r3
 8005dda:	4b5d      	ldr	r3, [pc, #372]	; (8005f50 <MadgwickAHRSupdateIMU+0x288>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68b9      	ldr	r1, [r7, #8]
 8005de0:	4618      	mov	r0, r3
 8005de2:	f7fb f823 	bl	8000e2c <__aeabi_fmul>
 8005de6:	4603      	mov	r3, r0
 8005de8:	4619      	mov	r1, r3
 8005dea:	4620      	mov	r0, r4
 8005dec:	f7fa ff16 	bl	8000c1c <__addsf3>
 8005df0:	4603      	mov	r3, r0
 8005df2:	461c      	mov	r4, r3
 8005df4:	4b57      	ldr	r3, [pc, #348]	; (8005f54 <MadgwickAHRSupdateIMU+0x28c>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	68f9      	ldr	r1, [r7, #12]
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f7fb f816 	bl	8000e2c <__aeabi_fmul>
 8005e00:	4603      	mov	r3, r0
 8005e02:	4619      	mov	r1, r3
 8005e04:	4620      	mov	r0, r4
 8005e06:	f7fa ff07 	bl	8000c18 <__aeabi_fsub>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005e10:	4618      	mov	r0, r3
 8005e12:	f7fb f80b 	bl	8000e2c <__aeabi_fmul>
 8005e16:	4603      	mov	r3, r0
 8005e18:	65bb      	str	r3, [r7, #88]	; 0x58

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8005e1a:	f04f 0100 	mov.w	r1, #0
 8005e1e:	6838      	ldr	r0, [r7, #0]
 8005e20:	f7fb f998 	bl	8001154 <__aeabi_fcmpeq>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d010      	beq.n	8005e4c <MadgwickAHRSupdateIMU+0x184>
 8005e2a:	f04f 0100 	mov.w	r1, #0
 8005e2e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8005e30:	f7fb f990 	bl	8001154 <__aeabi_fcmpeq>
 8005e34:	4603      	mov	r3, r0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d008      	beq.n	8005e4c <MadgwickAHRSupdateIMU+0x184>
 8005e3a:	f04f 0100 	mov.w	r1, #0
 8005e3e:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8005e40:	f7fb f988 	bl	8001154 <__aeabi_fcmpeq>
 8005e44:	4603      	mov	r3, r0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	f040 823c 	bne.w	80062c4 <MadgwickAHRSupdateIMU+0x5fc>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8005e4c:	6839      	ldr	r1, [r7, #0]
 8005e4e:	6838      	ldr	r0, [r7, #0]
 8005e50:	f7fa ffec 	bl	8000e2c <__aeabi_fmul>
 8005e54:	4603      	mov	r3, r0
 8005e56:	461c      	mov	r4, r3
 8005e58:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8005e5a:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8005e5c:	f7fa ffe6 	bl	8000e2c <__aeabi_fmul>
 8005e60:	4603      	mov	r3, r0
 8005e62:	4619      	mov	r1, r3
 8005e64:	4620      	mov	r0, r4
 8005e66:	f7fa fed9 	bl	8000c1c <__addsf3>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	461c      	mov	r4, r3
 8005e6e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005e70:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8005e72:	f7fa ffdb 	bl	8000e2c <__aeabi_fmul>
 8005e76:	4603      	mov	r3, r0
 8005e78:	4619      	mov	r1, r3
 8005e7a:	4620      	mov	r0, r4
 8005e7c:	f7fa fece 	bl	8000c1c <__addsf3>
 8005e80:	4603      	mov	r3, r0
 8005e82:	4618      	mov	r0, r3
 8005e84:	f000 fb82 	bl	800658c <invSqrt>
 8005e88:	6578      	str	r0, [r7, #84]	; 0x54
		ax *= recipNorm;
 8005e8a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005e8c:	6838      	ldr	r0, [r7, #0]
 8005e8e:	f7fa ffcd 	bl	8000e2c <__aeabi_fmul>
 8005e92:	4603      	mov	r3, r0
 8005e94:	603b      	str	r3, [r7, #0]
		ay *= recipNorm;
 8005e96:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005e98:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8005e9a:	f7fa ffc7 	bl	8000e2c <__aeabi_fmul>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	67bb      	str	r3, [r7, #120]	; 0x78
		az *= recipNorm;   
 8005ea2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005ea4:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8005ea6:	f7fa ffc1 	bl	8000e2c <__aeabi_fmul>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	67fb      	str	r3, [r7, #124]	; 0x7c

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 8005eae:	4b2b      	ldr	r3, [pc, #172]	; (8005f5c <MadgwickAHRSupdateIMU+0x294>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f7fa feb1 	bl	8000c1c <__addsf3>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	653b      	str	r3, [r7, #80]	; 0x50
		_2q1 = 2.0f * q1;
 8005ebe:	4b24      	ldr	r3, [pc, #144]	; (8005f50 <MadgwickAHRSupdateIMU+0x288>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4619      	mov	r1, r3
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f7fa fea9 	bl	8000c1c <__addsf3>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	64fb      	str	r3, [r7, #76]	; 0x4c
		_2q2 = 2.0f * q2;
 8005ece:	4b21      	ldr	r3, [pc, #132]	; (8005f54 <MadgwickAHRSupdateIMU+0x28c>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f7fa fea1 	bl	8000c1c <__addsf3>
 8005eda:	4603      	mov	r3, r0
 8005edc:	64bb      	str	r3, [r7, #72]	; 0x48
		_2q3 = 2.0f * q3;
 8005ede:	4b1e      	ldr	r3, [pc, #120]	; (8005f58 <MadgwickAHRSupdateIMU+0x290>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4619      	mov	r1, r3
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f7fa fe99 	bl	8000c1c <__addsf3>
 8005eea:	4603      	mov	r3, r0
 8005eec:	647b      	str	r3, [r7, #68]	; 0x44
		_4q0 = 4.0f * q0;
 8005eee:	4b1b      	ldr	r3, [pc, #108]	; (8005f5c <MadgwickAHRSupdateIMU+0x294>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f7fa ff98 	bl	8000e2c <__aeabi_fmul>
 8005efc:	4603      	mov	r3, r0
 8005efe:	643b      	str	r3, [r7, #64]	; 0x40
		_4q1 = 4.0f * q1;
 8005f00:	4b13      	ldr	r3, [pc, #76]	; (8005f50 <MadgwickAHRSupdateIMU+0x288>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f7fa ff8f 	bl	8000e2c <__aeabi_fmul>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	63fb      	str	r3, [r7, #60]	; 0x3c
		_4q2 = 4.0f * q2;
 8005f12:	4b10      	ldr	r3, [pc, #64]	; (8005f54 <MadgwickAHRSupdateIMU+0x28c>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f7fa ff86 	bl	8000e2c <__aeabi_fmul>
 8005f20:	4603      	mov	r3, r0
 8005f22:	63bb      	str	r3, [r7, #56]	; 0x38
		_8q1 = 8.0f * q1;
 8005f24:	4b0a      	ldr	r3, [pc, #40]	; (8005f50 <MadgwickAHRSupdateIMU+0x288>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f7fa ff7d 	bl	8000e2c <__aeabi_fmul>
 8005f32:	4603      	mov	r3, r0
 8005f34:	637b      	str	r3, [r7, #52]	; 0x34
		_8q2 = 8.0f * q2;
 8005f36:	4b07      	ldr	r3, [pc, #28]	; (8005f54 <MadgwickAHRSupdateIMU+0x28c>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f7fa ff74 	bl	8000e2c <__aeabi_fmul>
 8005f44:	4603      	mov	r3, r0
 8005f46:	633b      	str	r3, [r7, #48]	; 0x30
		q0q0 = q0 * q0;
 8005f48:	4b04      	ldr	r3, [pc, #16]	; (8005f5c <MadgwickAHRSupdateIMU+0x294>)
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	e008      	b.n	8005f60 <MadgwickAHRSupdateIMU+0x298>
 8005f4e:	bf00      	nop
 8005f50:	20001e04 	.word	0x20001e04
 8005f54:	20001e08 	.word	0x20001e08
 8005f58:	20001e0c 	.word	0x20001e0c
 8005f5c:	20000020 	.word	0x20000020
 8005f60:	4b9a      	ldr	r3, [pc, #616]	; (80061cc <MadgwickAHRSupdateIMU+0x504>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4619      	mov	r1, r3
 8005f66:	4610      	mov	r0, r2
 8005f68:	f7fa ff60 	bl	8000e2c <__aeabi_fmul>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
		q1q1 = q1 * q1;
 8005f70:	4b97      	ldr	r3, [pc, #604]	; (80061d0 <MadgwickAHRSupdateIMU+0x508>)
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	4b96      	ldr	r3, [pc, #600]	; (80061d0 <MadgwickAHRSupdateIMU+0x508>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4619      	mov	r1, r3
 8005f7a:	4610      	mov	r0, r2
 8005f7c:	f7fa ff56 	bl	8000e2c <__aeabi_fmul>
 8005f80:	4603      	mov	r3, r0
 8005f82:	62bb      	str	r3, [r7, #40]	; 0x28
		q2q2 = q2 * q2;
 8005f84:	4b93      	ldr	r3, [pc, #588]	; (80061d4 <MadgwickAHRSupdateIMU+0x50c>)
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	4b92      	ldr	r3, [pc, #584]	; (80061d4 <MadgwickAHRSupdateIMU+0x50c>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	4610      	mov	r0, r2
 8005f90:	f7fa ff4c 	bl	8000e2c <__aeabi_fmul>
 8005f94:	4603      	mov	r3, r0
 8005f96:	627b      	str	r3, [r7, #36]	; 0x24
		q3q3 = q3 * q3;
 8005f98:	4b8f      	ldr	r3, [pc, #572]	; (80061d8 <MadgwickAHRSupdateIMU+0x510>)
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	4b8e      	ldr	r3, [pc, #568]	; (80061d8 <MadgwickAHRSupdateIMU+0x510>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	4610      	mov	r0, r2
 8005fa4:	f7fa ff42 	bl	8000e2c <__aeabi_fmul>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	623b      	str	r3, [r7, #32]

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8005fac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005fae:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8005fb0:	f7fa ff3c 	bl	8000e2c <__aeabi_fmul>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	461c      	mov	r4, r3
 8005fb8:	6839      	ldr	r1, [r7, #0]
 8005fba:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005fbc:	f7fa ff36 	bl	8000e2c <__aeabi_fmul>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	4619      	mov	r1, r3
 8005fc4:	4620      	mov	r0, r4
 8005fc6:	f7fa fe29 	bl	8000c1c <__addsf3>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	461c      	mov	r4, r3
 8005fce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005fd0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8005fd2:	f7fa ff2b 	bl	8000e2c <__aeabi_fmul>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	4619      	mov	r1, r3
 8005fda:	4620      	mov	r0, r4
 8005fdc:	f7fa fe1e 	bl	8000c1c <__addsf3>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	461c      	mov	r4, r3
 8005fe4:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8005fe6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8005fe8:	f7fa ff20 	bl	8000e2c <__aeabi_fmul>
 8005fec:	4603      	mov	r3, r0
 8005fee:	4619      	mov	r1, r3
 8005ff0:	4620      	mov	r0, r4
 8005ff2:	f7fa fe11 	bl	8000c18 <__aeabi_fsub>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	61fb      	str	r3, [r7, #28]
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8005ffa:	6a39      	ldr	r1, [r7, #32]
 8005ffc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005ffe:	f7fa ff15 	bl	8000e2c <__aeabi_fmul>
 8006002:	4603      	mov	r3, r0
 8006004:	461c      	mov	r4, r3
 8006006:	6839      	ldr	r1, [r7, #0]
 8006008:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800600a:	f7fa ff0f 	bl	8000e2c <__aeabi_fmul>
 800600e:	4603      	mov	r3, r0
 8006010:	4619      	mov	r1, r3
 8006012:	4620      	mov	r0, r4
 8006014:	f7fa fe00 	bl	8000c18 <__aeabi_fsub>
 8006018:	4603      	mov	r3, r0
 800601a:	461c      	mov	r4, r3
 800601c:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8006020:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006022:	f7fa ff03 	bl	8000e2c <__aeabi_fmul>
 8006026:	4603      	mov	r3, r0
 8006028:	461a      	mov	r2, r3
 800602a:	4b69      	ldr	r3, [pc, #420]	; (80061d0 <MadgwickAHRSupdateIMU+0x508>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4619      	mov	r1, r3
 8006030:	4610      	mov	r0, r2
 8006032:	f7fa fefb 	bl	8000e2c <__aeabi_fmul>
 8006036:	4603      	mov	r3, r0
 8006038:	4619      	mov	r1, r3
 800603a:	4620      	mov	r0, r4
 800603c:	f7fa fdee 	bl	8000c1c <__addsf3>
 8006040:	4603      	mov	r3, r0
 8006042:	461c      	mov	r4, r3
 8006044:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8006046:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8006048:	f7fa fef0 	bl	8000e2c <__aeabi_fmul>
 800604c:	4603      	mov	r3, r0
 800604e:	4619      	mov	r1, r3
 8006050:	4620      	mov	r0, r4
 8006052:	f7fa fde1 	bl	8000c18 <__aeabi_fsub>
 8006056:	4603      	mov	r3, r0
 8006058:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800605a:	4618      	mov	r0, r3
 800605c:	f7fa fddc 	bl	8000c18 <__aeabi_fsub>
 8006060:	4603      	mov	r3, r0
 8006062:	461c      	mov	r4, r3
 8006064:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006066:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006068:	f7fa fee0 	bl	8000e2c <__aeabi_fmul>
 800606c:	4603      	mov	r3, r0
 800606e:	4619      	mov	r1, r3
 8006070:	4620      	mov	r0, r4
 8006072:	f7fa fdd3 	bl	8000c1c <__addsf3>
 8006076:	4603      	mov	r3, r0
 8006078:	461c      	mov	r4, r3
 800607a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800607c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800607e:	f7fa fed5 	bl	8000e2c <__aeabi_fmul>
 8006082:	4603      	mov	r3, r0
 8006084:	4619      	mov	r1, r3
 8006086:	4620      	mov	r0, r4
 8006088:	f7fa fdc8 	bl	8000c1c <__addsf3>
 800608c:	4603      	mov	r3, r0
 800608e:	461c      	mov	r4, r3
 8006090:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006092:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006094:	f7fa feca 	bl	8000e2c <__aeabi_fmul>
 8006098:	4603      	mov	r3, r0
 800609a:	4619      	mov	r1, r3
 800609c:	4620      	mov	r0, r4
 800609e:	f7fa fdbd 	bl	8000c1c <__addsf3>
 80060a2:	4603      	mov	r3, r0
 80060a4:	61bb      	str	r3, [r7, #24]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80060a6:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80060aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80060ac:	f7fa febe 	bl	8000e2c <__aeabi_fmul>
 80060b0:	4603      	mov	r3, r0
 80060b2:	461a      	mov	r2, r3
 80060b4:	4b47      	ldr	r3, [pc, #284]	; (80061d4 <MadgwickAHRSupdateIMU+0x50c>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4619      	mov	r1, r3
 80060ba:	4610      	mov	r0, r2
 80060bc:	f7fa feb6 	bl	8000e2c <__aeabi_fmul>
 80060c0:	4603      	mov	r3, r0
 80060c2:	461c      	mov	r4, r3
 80060c4:	6839      	ldr	r1, [r7, #0]
 80060c6:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80060c8:	f7fa feb0 	bl	8000e2c <__aeabi_fmul>
 80060cc:	4603      	mov	r3, r0
 80060ce:	4619      	mov	r1, r3
 80060d0:	4620      	mov	r0, r4
 80060d2:	f7fa fda3 	bl	8000c1c <__addsf3>
 80060d6:	4603      	mov	r3, r0
 80060d8:	461c      	mov	r4, r3
 80060da:	6a39      	ldr	r1, [r7, #32]
 80060dc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80060de:	f7fa fea5 	bl	8000e2c <__aeabi_fmul>
 80060e2:	4603      	mov	r3, r0
 80060e4:	4619      	mov	r1, r3
 80060e6:	4620      	mov	r0, r4
 80060e8:	f7fa fd98 	bl	8000c1c <__addsf3>
 80060ec:	4603      	mov	r3, r0
 80060ee:	461c      	mov	r4, r3
 80060f0:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80060f2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80060f4:	f7fa fe9a 	bl	8000e2c <__aeabi_fmul>
 80060f8:	4603      	mov	r3, r0
 80060fa:	4619      	mov	r1, r3
 80060fc:	4620      	mov	r0, r4
 80060fe:	f7fa fd8b 	bl	8000c18 <__aeabi_fsub>
 8006102:	4603      	mov	r3, r0
 8006104:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006106:	4618      	mov	r0, r3
 8006108:	f7fa fd86 	bl	8000c18 <__aeabi_fsub>
 800610c:	4603      	mov	r3, r0
 800610e:	461c      	mov	r4, r3
 8006110:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006112:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006114:	f7fa fe8a 	bl	8000e2c <__aeabi_fmul>
 8006118:	4603      	mov	r3, r0
 800611a:	4619      	mov	r1, r3
 800611c:	4620      	mov	r0, r4
 800611e:	f7fa fd7d 	bl	8000c1c <__addsf3>
 8006122:	4603      	mov	r3, r0
 8006124:	461c      	mov	r4, r3
 8006126:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006128:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800612a:	f7fa fe7f 	bl	8000e2c <__aeabi_fmul>
 800612e:	4603      	mov	r3, r0
 8006130:	4619      	mov	r1, r3
 8006132:	4620      	mov	r0, r4
 8006134:	f7fa fd72 	bl	8000c1c <__addsf3>
 8006138:	4603      	mov	r3, r0
 800613a:	461c      	mov	r4, r3
 800613c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800613e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006140:	f7fa fe74 	bl	8000e2c <__aeabi_fmul>
 8006144:	4603      	mov	r3, r0
 8006146:	4619      	mov	r1, r3
 8006148:	4620      	mov	r0, r4
 800614a:	f7fa fd67 	bl	8000c1c <__addsf3>
 800614e:	4603      	mov	r3, r0
 8006150:	617b      	str	r3, [r7, #20]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8006152:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8006156:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006158:	f7fa fe68 	bl	8000e2c <__aeabi_fmul>
 800615c:	4603      	mov	r3, r0
 800615e:	461a      	mov	r2, r3
 8006160:	4b1d      	ldr	r3, [pc, #116]	; (80061d8 <MadgwickAHRSupdateIMU+0x510>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4619      	mov	r1, r3
 8006166:	4610      	mov	r0, r2
 8006168:	f7fa fe60 	bl	8000e2c <__aeabi_fmul>
 800616c:	4603      	mov	r3, r0
 800616e:	461c      	mov	r4, r3
 8006170:	6839      	ldr	r1, [r7, #0]
 8006172:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8006174:	f7fa fe5a 	bl	8000e2c <__aeabi_fmul>
 8006178:	4603      	mov	r3, r0
 800617a:	4619      	mov	r1, r3
 800617c:	4620      	mov	r0, r4
 800617e:	f7fa fd4b 	bl	8000c18 <__aeabi_fsub>
 8006182:	4603      	mov	r3, r0
 8006184:	461c      	mov	r4, r3
 8006186:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800618a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800618c:	f7fa fe4e 	bl	8000e2c <__aeabi_fmul>
 8006190:	4603      	mov	r3, r0
 8006192:	461a      	mov	r2, r3
 8006194:	4b10      	ldr	r3, [pc, #64]	; (80061d8 <MadgwickAHRSupdateIMU+0x510>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4619      	mov	r1, r3
 800619a:	4610      	mov	r0, r2
 800619c:	f7fa fe46 	bl	8000e2c <__aeabi_fmul>
 80061a0:	4603      	mov	r3, r0
 80061a2:	4619      	mov	r1, r3
 80061a4:	4620      	mov	r0, r4
 80061a6:	f7fa fd39 	bl	8000c1c <__addsf3>
 80061aa:	4603      	mov	r3, r0
 80061ac:	461c      	mov	r4, r3
 80061ae:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80061b0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80061b2:	f7fa fe3b 	bl	8000e2c <__aeabi_fmul>
 80061b6:	4603      	mov	r3, r0
 80061b8:	4619      	mov	r1, r3
 80061ba:	4620      	mov	r0, r4
 80061bc:	f7fa fd2c 	bl	8000c18 <__aeabi_fsub>
 80061c0:	4603      	mov	r3, r0
 80061c2:	613b      	str	r3, [r7, #16]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80061c4:	69f9      	ldr	r1, [r7, #28]
 80061c6:	69f8      	ldr	r0, [r7, #28]
 80061c8:	e008      	b.n	80061dc <MadgwickAHRSupdateIMU+0x514>
 80061ca:	bf00      	nop
 80061cc:	20000020 	.word	0x20000020
 80061d0:	20001e04 	.word	0x20001e04
 80061d4:	20001e08 	.word	0x20001e08
 80061d8:	20001e0c 	.word	0x20001e0c
 80061dc:	f7fa fe26 	bl	8000e2c <__aeabi_fmul>
 80061e0:	4603      	mov	r3, r0
 80061e2:	461c      	mov	r4, r3
 80061e4:	69b9      	ldr	r1, [r7, #24]
 80061e6:	69b8      	ldr	r0, [r7, #24]
 80061e8:	f7fa fe20 	bl	8000e2c <__aeabi_fmul>
 80061ec:	4603      	mov	r3, r0
 80061ee:	4619      	mov	r1, r3
 80061f0:	4620      	mov	r0, r4
 80061f2:	f7fa fd13 	bl	8000c1c <__addsf3>
 80061f6:	4603      	mov	r3, r0
 80061f8:	461c      	mov	r4, r3
 80061fa:	6979      	ldr	r1, [r7, #20]
 80061fc:	6978      	ldr	r0, [r7, #20]
 80061fe:	f7fa fe15 	bl	8000e2c <__aeabi_fmul>
 8006202:	4603      	mov	r3, r0
 8006204:	4619      	mov	r1, r3
 8006206:	4620      	mov	r0, r4
 8006208:	f7fa fd08 	bl	8000c1c <__addsf3>
 800620c:	4603      	mov	r3, r0
 800620e:	461c      	mov	r4, r3
 8006210:	6939      	ldr	r1, [r7, #16]
 8006212:	6938      	ldr	r0, [r7, #16]
 8006214:	f7fa fe0a 	bl	8000e2c <__aeabi_fmul>
 8006218:	4603      	mov	r3, r0
 800621a:	4619      	mov	r1, r3
 800621c:	4620      	mov	r0, r4
 800621e:	f7fa fcfd 	bl	8000c1c <__addsf3>
 8006222:	4603      	mov	r3, r0
 8006224:	4618      	mov	r0, r3
 8006226:	f000 f9b1 	bl	800658c <invSqrt>
 800622a:	6578      	str	r0, [r7, #84]	; 0x54
		s0 *= recipNorm;
 800622c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800622e:	69f8      	ldr	r0, [r7, #28]
 8006230:	f7fa fdfc 	bl	8000e2c <__aeabi_fmul>
 8006234:	4603      	mov	r3, r0
 8006236:	61fb      	str	r3, [r7, #28]
		s1 *= recipNorm;
 8006238:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800623a:	69b8      	ldr	r0, [r7, #24]
 800623c:	f7fa fdf6 	bl	8000e2c <__aeabi_fmul>
 8006240:	4603      	mov	r3, r0
 8006242:	61bb      	str	r3, [r7, #24]
		s2 *= recipNorm;
 8006244:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006246:	6978      	ldr	r0, [r7, #20]
 8006248:	f7fa fdf0 	bl	8000e2c <__aeabi_fmul>
 800624c:	4603      	mov	r3, r0
 800624e:	617b      	str	r3, [r7, #20]
		s3 *= recipNorm;
 8006250:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006252:	6938      	ldr	r0, [r7, #16]
 8006254:	f7fa fdea 	bl	8000e2c <__aeabi_fmul>
 8006258:	4603      	mov	r3, r0
 800625a:	613b      	str	r3, [r7, #16]

		// Apply feedback step
		qDot1 -= beta * s0;
 800625c:	4b6c      	ldr	r3, [pc, #432]	; (8006410 <MadgwickAHRSupdateIMU+0x748>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	69f9      	ldr	r1, [r7, #28]
 8006262:	4618      	mov	r0, r3
 8006264:	f7fa fde2 	bl	8000e2c <__aeabi_fmul>
 8006268:	4603      	mov	r3, r0
 800626a:	4619      	mov	r1, r3
 800626c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800626e:	f7fa fcd3 	bl	8000c18 <__aeabi_fsub>
 8006272:	4603      	mov	r3, r0
 8006274:	667b      	str	r3, [r7, #100]	; 0x64
		qDot2 -= beta * s1;
 8006276:	4b66      	ldr	r3, [pc, #408]	; (8006410 <MadgwickAHRSupdateIMU+0x748>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	69b9      	ldr	r1, [r7, #24]
 800627c:	4618      	mov	r0, r3
 800627e:	f7fa fdd5 	bl	8000e2c <__aeabi_fmul>
 8006282:	4603      	mov	r3, r0
 8006284:	4619      	mov	r1, r3
 8006286:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8006288:	f7fa fcc6 	bl	8000c18 <__aeabi_fsub>
 800628c:	4603      	mov	r3, r0
 800628e:	663b      	str	r3, [r7, #96]	; 0x60
		qDot3 -= beta * s2;
 8006290:	4b5f      	ldr	r3, [pc, #380]	; (8006410 <MadgwickAHRSupdateIMU+0x748>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	6979      	ldr	r1, [r7, #20]
 8006296:	4618      	mov	r0, r3
 8006298:	f7fa fdc8 	bl	8000e2c <__aeabi_fmul>
 800629c:	4603      	mov	r3, r0
 800629e:	4619      	mov	r1, r3
 80062a0:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80062a2:	f7fa fcb9 	bl	8000c18 <__aeabi_fsub>
 80062a6:	4603      	mov	r3, r0
 80062a8:	65fb      	str	r3, [r7, #92]	; 0x5c
		qDot4 -= beta * s3;
 80062aa:	4b59      	ldr	r3, [pc, #356]	; (8006410 <MadgwickAHRSupdateIMU+0x748>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	6939      	ldr	r1, [r7, #16]
 80062b0:	4618      	mov	r0, r3
 80062b2:	f7fa fdbb 	bl	8000e2c <__aeabi_fmul>
 80062b6:	4603      	mov	r3, r0
 80062b8:	4619      	mov	r1, r3
 80062ba:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80062bc:	f7fa fcac 	bl	8000c18 <__aeabi_fsub>
 80062c0:	4603      	mov	r3, r0
 80062c2:	65bb      	str	r3, [r7, #88]	; 0x58
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 80062c4:	4953      	ldr	r1, [pc, #332]	; (8006414 <MadgwickAHRSupdateIMU+0x74c>)
 80062c6:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80062c8:	f7fa fdb0 	bl	8000e2c <__aeabi_fmul>
 80062cc:	4603      	mov	r3, r0
 80062ce:	461a      	mov	r2, r3
 80062d0:	4b51      	ldr	r3, [pc, #324]	; (8006418 <MadgwickAHRSupdateIMU+0x750>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4619      	mov	r1, r3
 80062d6:	4610      	mov	r0, r2
 80062d8:	f7fa fca0 	bl	8000c1c <__addsf3>
 80062dc:	4603      	mov	r3, r0
 80062de:	461a      	mov	r2, r3
 80062e0:	4b4d      	ldr	r3, [pc, #308]	; (8006418 <MadgwickAHRSupdateIMU+0x750>)
 80062e2:	601a      	str	r2, [r3, #0]
	q1 += qDot2 * (1.0f / sampleFreq);
 80062e4:	494b      	ldr	r1, [pc, #300]	; (8006414 <MadgwickAHRSupdateIMU+0x74c>)
 80062e6:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80062e8:	f7fa fda0 	bl	8000e2c <__aeabi_fmul>
 80062ec:	4603      	mov	r3, r0
 80062ee:	461a      	mov	r2, r3
 80062f0:	4b4a      	ldr	r3, [pc, #296]	; (800641c <MadgwickAHRSupdateIMU+0x754>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4619      	mov	r1, r3
 80062f6:	4610      	mov	r0, r2
 80062f8:	f7fa fc90 	bl	8000c1c <__addsf3>
 80062fc:	4603      	mov	r3, r0
 80062fe:	461a      	mov	r2, r3
 8006300:	4b46      	ldr	r3, [pc, #280]	; (800641c <MadgwickAHRSupdateIMU+0x754>)
 8006302:	601a      	str	r2, [r3, #0]
	q2 += qDot3 * (1.0f / sampleFreq);
 8006304:	4943      	ldr	r1, [pc, #268]	; (8006414 <MadgwickAHRSupdateIMU+0x74c>)
 8006306:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8006308:	f7fa fd90 	bl	8000e2c <__aeabi_fmul>
 800630c:	4603      	mov	r3, r0
 800630e:	461a      	mov	r2, r3
 8006310:	4b43      	ldr	r3, [pc, #268]	; (8006420 <MadgwickAHRSupdateIMU+0x758>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4619      	mov	r1, r3
 8006316:	4610      	mov	r0, r2
 8006318:	f7fa fc80 	bl	8000c1c <__addsf3>
 800631c:	4603      	mov	r3, r0
 800631e:	461a      	mov	r2, r3
 8006320:	4b3f      	ldr	r3, [pc, #252]	; (8006420 <MadgwickAHRSupdateIMU+0x758>)
 8006322:	601a      	str	r2, [r3, #0]
	q3 += qDot4 * (1.0f / sampleFreq);
 8006324:	493b      	ldr	r1, [pc, #236]	; (8006414 <MadgwickAHRSupdateIMU+0x74c>)
 8006326:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006328:	f7fa fd80 	bl	8000e2c <__aeabi_fmul>
 800632c:	4603      	mov	r3, r0
 800632e:	461a      	mov	r2, r3
 8006330:	4b3c      	ldr	r3, [pc, #240]	; (8006424 <MadgwickAHRSupdateIMU+0x75c>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4619      	mov	r1, r3
 8006336:	4610      	mov	r0, r2
 8006338:	f7fa fc70 	bl	8000c1c <__addsf3>
 800633c:	4603      	mov	r3, r0
 800633e:	461a      	mov	r2, r3
 8006340:	4b38      	ldr	r3, [pc, #224]	; (8006424 <MadgwickAHRSupdateIMU+0x75c>)
 8006342:	601a      	str	r2, [r3, #0]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8006344:	4b34      	ldr	r3, [pc, #208]	; (8006418 <MadgwickAHRSupdateIMU+0x750>)
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	4b33      	ldr	r3, [pc, #204]	; (8006418 <MadgwickAHRSupdateIMU+0x750>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4619      	mov	r1, r3
 800634e:	4610      	mov	r0, r2
 8006350:	f7fa fd6c 	bl	8000e2c <__aeabi_fmul>
 8006354:	4603      	mov	r3, r0
 8006356:	461c      	mov	r4, r3
 8006358:	4b30      	ldr	r3, [pc, #192]	; (800641c <MadgwickAHRSupdateIMU+0x754>)
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	4b2f      	ldr	r3, [pc, #188]	; (800641c <MadgwickAHRSupdateIMU+0x754>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4619      	mov	r1, r3
 8006362:	4610      	mov	r0, r2
 8006364:	f7fa fd62 	bl	8000e2c <__aeabi_fmul>
 8006368:	4603      	mov	r3, r0
 800636a:	4619      	mov	r1, r3
 800636c:	4620      	mov	r0, r4
 800636e:	f7fa fc55 	bl	8000c1c <__addsf3>
 8006372:	4603      	mov	r3, r0
 8006374:	461c      	mov	r4, r3
 8006376:	4b2a      	ldr	r3, [pc, #168]	; (8006420 <MadgwickAHRSupdateIMU+0x758>)
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	4b29      	ldr	r3, [pc, #164]	; (8006420 <MadgwickAHRSupdateIMU+0x758>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4619      	mov	r1, r3
 8006380:	4610      	mov	r0, r2
 8006382:	f7fa fd53 	bl	8000e2c <__aeabi_fmul>
 8006386:	4603      	mov	r3, r0
 8006388:	4619      	mov	r1, r3
 800638a:	4620      	mov	r0, r4
 800638c:	f7fa fc46 	bl	8000c1c <__addsf3>
 8006390:	4603      	mov	r3, r0
 8006392:	461c      	mov	r4, r3
 8006394:	4b23      	ldr	r3, [pc, #140]	; (8006424 <MadgwickAHRSupdateIMU+0x75c>)
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	4b22      	ldr	r3, [pc, #136]	; (8006424 <MadgwickAHRSupdateIMU+0x75c>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4619      	mov	r1, r3
 800639e:	4610      	mov	r0, r2
 80063a0:	f7fa fd44 	bl	8000e2c <__aeabi_fmul>
 80063a4:	4603      	mov	r3, r0
 80063a6:	4619      	mov	r1, r3
 80063a8:	4620      	mov	r0, r4
 80063aa:	f7fa fc37 	bl	8000c1c <__addsf3>
 80063ae:	4603      	mov	r3, r0
 80063b0:	4618      	mov	r0, r3
 80063b2:	f000 f8eb 	bl	800658c <invSqrt>
 80063b6:	6578      	str	r0, [r7, #84]	; 0x54
	q0 *= recipNorm;
 80063b8:	4b17      	ldr	r3, [pc, #92]	; (8006418 <MadgwickAHRSupdateIMU+0x750>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80063be:	4618      	mov	r0, r3
 80063c0:	f7fa fd34 	bl	8000e2c <__aeabi_fmul>
 80063c4:	4603      	mov	r3, r0
 80063c6:	461a      	mov	r2, r3
 80063c8:	4b13      	ldr	r3, [pc, #76]	; (8006418 <MadgwickAHRSupdateIMU+0x750>)
 80063ca:	601a      	str	r2, [r3, #0]
	q1 *= recipNorm;
 80063cc:	4b13      	ldr	r3, [pc, #76]	; (800641c <MadgwickAHRSupdateIMU+0x754>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80063d2:	4618      	mov	r0, r3
 80063d4:	f7fa fd2a 	bl	8000e2c <__aeabi_fmul>
 80063d8:	4603      	mov	r3, r0
 80063da:	461a      	mov	r2, r3
 80063dc:	4b0f      	ldr	r3, [pc, #60]	; (800641c <MadgwickAHRSupdateIMU+0x754>)
 80063de:	601a      	str	r2, [r3, #0]
	q2 *= recipNorm;
 80063e0:	4b0f      	ldr	r3, [pc, #60]	; (8006420 <MadgwickAHRSupdateIMU+0x758>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80063e6:	4618      	mov	r0, r3
 80063e8:	f7fa fd20 	bl	8000e2c <__aeabi_fmul>
 80063ec:	4603      	mov	r3, r0
 80063ee:	461a      	mov	r2, r3
 80063f0:	4b0b      	ldr	r3, [pc, #44]	; (8006420 <MadgwickAHRSupdateIMU+0x758>)
 80063f2:	601a      	str	r2, [r3, #0]
	q3 *= recipNorm;
 80063f4:	4b0b      	ldr	r3, [pc, #44]	; (8006424 <MadgwickAHRSupdateIMU+0x75c>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80063fa:	4618      	mov	r0, r3
 80063fc:	f7fa fd16 	bl	8000e2c <__aeabi_fmul>
 8006400:	4603      	mov	r3, r0
 8006402:	461a      	mov	r2, r3
 8006404:	4b07      	ldr	r3, [pc, #28]	; (8006424 <MadgwickAHRSupdateIMU+0x75c>)
 8006406:	601a      	str	r2, [r3, #0]
}
 8006408:	bf00      	nop
 800640a:	376c      	adds	r7, #108	; 0x6c
 800640c:	46bd      	mov	sp, r7
 800640e:	bd90      	pop	{r4, r7, pc}
 8006410:	2000001c 	.word	0x2000001c
 8006414:	3a9aaa96 	.word	0x3a9aaa96
 8006418:	20000020 	.word	0x20000020
 800641c:	20001e04 	.word	0x20001e04
 8006420:	20001e08 	.word	0x20001e08
 8006424:	20001e0c 	.word	0x20001e0c

08006428 <Madgwick_computeAngles>:

void Madgwick_computeAngles(void)
{
 8006428:	b5b0      	push	{r4, r5, r7, lr}
 800642a:	af00      	add	r7, sp, #0
	roll = atan2f(q0*q1 + q2*q3, 0.5f - q1*q1 - q2*q2);
 800642c:	4b50      	ldr	r3, [pc, #320]	; (8006570 <Madgwick_computeAngles+0x148>)
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	4b50      	ldr	r3, [pc, #320]	; (8006574 <Madgwick_computeAngles+0x14c>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4619      	mov	r1, r3
 8006436:	4610      	mov	r0, r2
 8006438:	f7fa fcf8 	bl	8000e2c <__aeabi_fmul>
 800643c:	4603      	mov	r3, r0
 800643e:	461c      	mov	r4, r3
 8006440:	4b4d      	ldr	r3, [pc, #308]	; (8006578 <Madgwick_computeAngles+0x150>)
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	4b4d      	ldr	r3, [pc, #308]	; (800657c <Madgwick_computeAngles+0x154>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4619      	mov	r1, r3
 800644a:	4610      	mov	r0, r2
 800644c:	f7fa fcee 	bl	8000e2c <__aeabi_fmul>
 8006450:	4603      	mov	r3, r0
 8006452:	4619      	mov	r1, r3
 8006454:	4620      	mov	r0, r4
 8006456:	f7fa fbe1 	bl	8000c1c <__addsf3>
 800645a:	4603      	mov	r3, r0
 800645c:	461c      	mov	r4, r3
 800645e:	4b45      	ldr	r3, [pc, #276]	; (8006574 <Madgwick_computeAngles+0x14c>)
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	4b44      	ldr	r3, [pc, #272]	; (8006574 <Madgwick_computeAngles+0x14c>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4619      	mov	r1, r3
 8006468:	4610      	mov	r0, r2
 800646a:	f7fa fcdf 	bl	8000e2c <__aeabi_fmul>
 800646e:	4603      	mov	r3, r0
 8006470:	4619      	mov	r1, r3
 8006472:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8006476:	f7fa fbcf 	bl	8000c18 <__aeabi_fsub>
 800647a:	4603      	mov	r3, r0
 800647c:	461d      	mov	r5, r3
 800647e:	4b3e      	ldr	r3, [pc, #248]	; (8006578 <Madgwick_computeAngles+0x150>)
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	4b3d      	ldr	r3, [pc, #244]	; (8006578 <Madgwick_computeAngles+0x150>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4619      	mov	r1, r3
 8006488:	4610      	mov	r0, r2
 800648a:	f7fa fccf 	bl	8000e2c <__aeabi_fmul>
 800648e:	4603      	mov	r3, r0
 8006490:	4619      	mov	r1, r3
 8006492:	4628      	mov	r0, r5
 8006494:	f7fa fbc0 	bl	8000c18 <__aeabi_fsub>
 8006498:	4603      	mov	r3, r0
 800649a:	4619      	mov	r1, r3
 800649c:	4620      	mov	r0, r4
 800649e:	f002 ff81 	bl	80093a4 <atan2f>
 80064a2:	4602      	mov	r2, r0
 80064a4:	4b36      	ldr	r3, [pc, #216]	; (8006580 <Madgwick_computeAngles+0x158>)
 80064a6:	601a      	str	r2, [r3, #0]
	pitch = asinf(-2.0f * (q1*q3 - q0*q2));
 80064a8:	4b32      	ldr	r3, [pc, #200]	; (8006574 <Madgwick_computeAngles+0x14c>)
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	4b33      	ldr	r3, [pc, #204]	; (800657c <Madgwick_computeAngles+0x154>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4619      	mov	r1, r3
 80064b2:	4610      	mov	r0, r2
 80064b4:	f7fa fcba 	bl	8000e2c <__aeabi_fmul>
 80064b8:	4603      	mov	r3, r0
 80064ba:	461c      	mov	r4, r3
 80064bc:	4b2c      	ldr	r3, [pc, #176]	; (8006570 <Madgwick_computeAngles+0x148>)
 80064be:	681a      	ldr	r2, [r3, #0]
 80064c0:	4b2d      	ldr	r3, [pc, #180]	; (8006578 <Madgwick_computeAngles+0x150>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4619      	mov	r1, r3
 80064c6:	4610      	mov	r0, r2
 80064c8:	f7fa fcb0 	bl	8000e2c <__aeabi_fmul>
 80064cc:	4603      	mov	r3, r0
 80064ce:	4619      	mov	r1, r3
 80064d0:	4620      	mov	r0, r4
 80064d2:	f7fa fba1 	bl	8000c18 <__aeabi_fsub>
 80064d6:	4603      	mov	r3, r0
 80064d8:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80064dc:	4618      	mov	r0, r3
 80064de:	f7fa fca5 	bl	8000e2c <__aeabi_fmul>
 80064e2:	4603      	mov	r3, r0
 80064e4:	4618      	mov	r0, r3
 80064e6:	f002 ff0f 	bl	8009308 <asinf>
 80064ea:	4602      	mov	r2, r0
 80064ec:	4b25      	ldr	r3, [pc, #148]	; (8006584 <Madgwick_computeAngles+0x15c>)
 80064ee:	601a      	str	r2, [r3, #0]
	yaw = atan2f(q1*q2 + q0*q3, 0.5f - q2*q2 - q3*q3);
 80064f0:	4b20      	ldr	r3, [pc, #128]	; (8006574 <Madgwick_computeAngles+0x14c>)
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	4b20      	ldr	r3, [pc, #128]	; (8006578 <Madgwick_computeAngles+0x150>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4619      	mov	r1, r3
 80064fa:	4610      	mov	r0, r2
 80064fc:	f7fa fc96 	bl	8000e2c <__aeabi_fmul>
 8006500:	4603      	mov	r3, r0
 8006502:	461c      	mov	r4, r3
 8006504:	4b1a      	ldr	r3, [pc, #104]	; (8006570 <Madgwick_computeAngles+0x148>)
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	4b1c      	ldr	r3, [pc, #112]	; (800657c <Madgwick_computeAngles+0x154>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4619      	mov	r1, r3
 800650e:	4610      	mov	r0, r2
 8006510:	f7fa fc8c 	bl	8000e2c <__aeabi_fmul>
 8006514:	4603      	mov	r3, r0
 8006516:	4619      	mov	r1, r3
 8006518:	4620      	mov	r0, r4
 800651a:	f7fa fb7f 	bl	8000c1c <__addsf3>
 800651e:	4603      	mov	r3, r0
 8006520:	461c      	mov	r4, r3
 8006522:	4b15      	ldr	r3, [pc, #84]	; (8006578 <Madgwick_computeAngles+0x150>)
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	4b14      	ldr	r3, [pc, #80]	; (8006578 <Madgwick_computeAngles+0x150>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4619      	mov	r1, r3
 800652c:	4610      	mov	r0, r2
 800652e:	f7fa fc7d 	bl	8000e2c <__aeabi_fmul>
 8006532:	4603      	mov	r3, r0
 8006534:	4619      	mov	r1, r3
 8006536:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 800653a:	f7fa fb6d 	bl	8000c18 <__aeabi_fsub>
 800653e:	4603      	mov	r3, r0
 8006540:	461d      	mov	r5, r3
 8006542:	4b0e      	ldr	r3, [pc, #56]	; (800657c <Madgwick_computeAngles+0x154>)
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	4b0d      	ldr	r3, [pc, #52]	; (800657c <Madgwick_computeAngles+0x154>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4619      	mov	r1, r3
 800654c:	4610      	mov	r0, r2
 800654e:	f7fa fc6d 	bl	8000e2c <__aeabi_fmul>
 8006552:	4603      	mov	r3, r0
 8006554:	4619      	mov	r1, r3
 8006556:	4628      	mov	r0, r5
 8006558:	f7fa fb5e 	bl	8000c18 <__aeabi_fsub>
 800655c:	4603      	mov	r3, r0
 800655e:	4619      	mov	r1, r3
 8006560:	4620      	mov	r0, r4
 8006562:	f002 ff1f 	bl	80093a4 <atan2f>
 8006566:	4602      	mov	r2, r0
 8006568:	4b07      	ldr	r3, [pc, #28]	; (8006588 <Madgwick_computeAngles+0x160>)
 800656a:	601a      	str	r2, [r3, #0]
}
 800656c:	bf00      	nop
 800656e:	bdb0      	pop	{r4, r5, r7, pc}
 8006570:	20000020 	.word	0x20000020
 8006574:	20001e04 	.word	0x20001e04
 8006578:	20001e08 	.word	0x20001e08
 800657c:	20001e0c 	.word	0x20001e0c
 8006580:	20001e10 	.word	0x20001e10
 8006584:	20001e14 	.word	0x20001e14
 8006588:	20001e18 	.word	0x20001e18

0800658c <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 800658c:	b580      	push	{r7, lr}
 800658e:	b086      	sub	sp, #24
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
	float halfx = 0.5f * x;
 8006594:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f7fa fc47 	bl	8000e2c <__aeabi_fmul>
 800659e:	4603      	mov	r3, r0
 80065a0:	617b      	str	r3, [r7, #20]
	float y = x;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 80065a6:	f107 0310 	add.w	r3, r7, #16
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	105a      	asrs	r2, r3, #1
 80065b2:	4b13      	ldr	r3, [pc, #76]	; (8006600 <invSqrt+0x74>)
 80065b4:	1a9b      	subs	r3, r3, r2
 80065b6:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 80065b8:	f107 030c 	add.w	r3, r7, #12
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	6979      	ldr	r1, [r7, #20]
 80065c4:	4618      	mov	r0, r3
 80065c6:	f7fa fc31 	bl	8000e2c <__aeabi_fmul>
 80065ca:	4603      	mov	r3, r0
 80065cc:	461a      	mov	r2, r3
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	4619      	mov	r1, r3
 80065d2:	4610      	mov	r0, r2
 80065d4:	f7fa fc2a 	bl	8000e2c <__aeabi_fmul>
 80065d8:	4603      	mov	r3, r0
 80065da:	4619      	mov	r1, r3
 80065dc:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 80065e0:	f7fa fb1a 	bl	8000c18 <__aeabi_fsub>
 80065e4:	4603      	mov	r3, r0
 80065e6:	461a      	mov	r2, r3
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	4619      	mov	r1, r3
 80065ec:	4610      	mov	r0, r2
 80065ee:	f7fa fc1d 	bl	8000e2c <__aeabi_fmul>
 80065f2:	4603      	mov	r3, r0
 80065f4:	613b      	str	r3, [r7, #16]
	return y;
 80065f6:	693b      	ldr	r3, [r7, #16]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3718      	adds	r7, #24
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	5f3759df 	.word	0x5f3759df

08006604 <low_pass_filter>:
 * the filter)
 *
 * @retval none.
 **************************************************************************/
void low_pass_filter(float CurrentData, float* filteredData, float filterCoeff)
{
 8006604:	b590      	push	{r4, r7, lr}
 8006606:	b085      	sub	sp, #20
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	607a      	str	r2, [r7, #4]
	(*filteredData) = (filterCoeff*CurrentData)+((1-filterCoeff)*(*filteredData));
 8006610:	68f9      	ldr	r1, [r7, #12]
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f7fa fc0a 	bl	8000e2c <__aeabi_fmul>
 8006618:	4603      	mov	r3, r0
 800661a:	461c      	mov	r4, r3
 800661c:	6879      	ldr	r1, [r7, #4]
 800661e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8006622:	f7fa faf9 	bl	8000c18 <__aeabi_fsub>
 8006626:	4603      	mov	r3, r0
 8006628:	461a      	mov	r2, r3
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4619      	mov	r1, r3
 8006630:	4610      	mov	r0, r2
 8006632:	f7fa fbfb 	bl	8000e2c <__aeabi_fmul>
 8006636:	4603      	mov	r3, r0
 8006638:	4619      	mov	r1, r3
 800663a:	4620      	mov	r0, r4
 800663c:	f7fa faee 	bl	8000c1c <__addsf3>
 8006640:	4603      	mov	r3, r0
 8006642:	461a      	mov	r2, r3
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	601a      	str	r2, [r3, #0]
}
 8006648:	bf00      	nop
 800664a:	3714      	adds	r7, #20
 800664c:	46bd      	mov	sp, r7
 800664e:	bd90      	pop	{r4, r7, pc}

08006650 <gyro_caliberate>:
 * @param calibValue: array of previously calculated gyro bias
 *
 * @retval none.
 **************************************************************************/
void gyro_caliberate(int16_t* gyroData, float* calibValue)
{
 8006650:	b590      	push	{r4, r7, lr}
 8006652:	b083      	sub	sp, #12
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	6039      	str	r1, [r7, #0]
	gyroData[0] = (gyroData[0])-calibValue[0];
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006660:	4618      	mov	r0, r3
 8006662:	f7fa fb8f 	bl	8000d84 <__aeabi_i2f>
 8006666:	4602      	mov	r2, r0
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4619      	mov	r1, r3
 800666e:	4610      	mov	r0, r2
 8006670:	f7fa fad2 	bl	8000c18 <__aeabi_fsub>
 8006674:	4603      	mov	r3, r0
 8006676:	4618      	mov	r0, r3
 8006678:	f7fa fdb4 	bl	80011e4 <__aeabi_f2iz>
 800667c:	4603      	mov	r3, r0
 800667e:	b21a      	sxth	r2, r3
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	801a      	strh	r2, [r3, #0]
	gyroData[1] = (gyroData[1])-calibValue[1];
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	1c9c      	adds	r4, r3, #2
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	3302      	adds	r3, #2
 800668c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006690:	4618      	mov	r0, r3
 8006692:	f7fa fb77 	bl	8000d84 <__aeabi_i2f>
 8006696:	4602      	mov	r2, r0
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	3304      	adds	r3, #4
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4619      	mov	r1, r3
 80066a0:	4610      	mov	r0, r2
 80066a2:	f7fa fab9 	bl	8000c18 <__aeabi_fsub>
 80066a6:	4603      	mov	r3, r0
 80066a8:	4618      	mov	r0, r3
 80066aa:	f7fa fd9b 	bl	80011e4 <__aeabi_f2iz>
 80066ae:	4603      	mov	r3, r0
 80066b0:	b21b      	sxth	r3, r3
 80066b2:	8023      	strh	r3, [r4, #0]
	gyroData[2] = (gyroData[2])-calibValue[2];
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	1d1c      	adds	r4, r3, #4
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	3304      	adds	r3, #4
 80066bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80066c0:	4618      	mov	r0, r3
 80066c2:	f7fa fb5f 	bl	8000d84 <__aeabi_i2f>
 80066c6:	4602      	mov	r2, r0
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	3308      	adds	r3, #8
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4619      	mov	r1, r3
 80066d0:	4610      	mov	r0, r2
 80066d2:	f7fa faa1 	bl	8000c18 <__aeabi_fsub>
 80066d6:	4603      	mov	r3, r0
 80066d8:	4618      	mov	r0, r3
 80066da:	f7fa fd83 	bl	80011e4 <__aeabi_f2iz>
 80066de:	4603      	mov	r3, r0
 80066e0:	b21b      	sxth	r3, r3
 80066e2:	8023      	strh	r3, [r4, #0]
}
 80066e4:	bf00      	nop
 80066e6:	370c      	adds	r7, #12
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd90      	pop	{r4, r7, pc}

080066ec <accel_caliberate>:
 * @param calibValue: array of previously calculated acceleromter bias
 *
 * @retval none.
 **************************************************************************/
void accel_caliberate(int16_t* accelData, float* calibValue)
{
 80066ec:	b590      	push	{r4, r7, lr}
 80066ee:	b083      	sub	sp, #12
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	6039      	str	r1, [r7, #0]
	accelData[0] = accelData[0]+calibValue[0];
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80066fc:	4618      	mov	r0, r3
 80066fe:	f7fa fb41 	bl	8000d84 <__aeabi_i2f>
 8006702:	4602      	mov	r2, r0
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4619      	mov	r1, r3
 800670a:	4610      	mov	r0, r2
 800670c:	f7fa fa86 	bl	8000c1c <__addsf3>
 8006710:	4603      	mov	r3, r0
 8006712:	4618      	mov	r0, r3
 8006714:	f7fa fd66 	bl	80011e4 <__aeabi_f2iz>
 8006718:	4603      	mov	r3, r0
 800671a:	b21a      	sxth	r2, r3
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	801a      	strh	r2, [r3, #0]
	accelData[1] = accelData[1]+calibValue[1];
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	1c9c      	adds	r4, r3, #2
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	3302      	adds	r3, #2
 8006728:	f9b3 3000 	ldrsh.w	r3, [r3]
 800672c:	4618      	mov	r0, r3
 800672e:	f7fa fb29 	bl	8000d84 <__aeabi_i2f>
 8006732:	4602      	mov	r2, r0
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	3304      	adds	r3, #4
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4619      	mov	r1, r3
 800673c:	4610      	mov	r0, r2
 800673e:	f7fa fa6d 	bl	8000c1c <__addsf3>
 8006742:	4603      	mov	r3, r0
 8006744:	4618      	mov	r0, r3
 8006746:	f7fa fd4d 	bl	80011e4 <__aeabi_f2iz>
 800674a:	4603      	mov	r3, r0
 800674c:	b21b      	sxth	r3, r3
 800674e:	8023      	strh	r3, [r4, #0]
	accelData[2] = accelData[2]+calibValue[2];
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	1d1c      	adds	r4, r3, #4
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	3304      	adds	r3, #4
 8006758:	f9b3 3000 	ldrsh.w	r3, [r3]
 800675c:	4618      	mov	r0, r3
 800675e:	f7fa fb11 	bl	8000d84 <__aeabi_i2f>
 8006762:	4602      	mov	r2, r0
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	3308      	adds	r3, #8
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4619      	mov	r1, r3
 800676c:	4610      	mov	r0, r2
 800676e:	f7fa fa55 	bl	8000c1c <__addsf3>
 8006772:	4603      	mov	r3, r0
 8006774:	4618      	mov	r0, r3
 8006776:	f7fa fd35 	bl	80011e4 <__aeabi_f2iz>
 800677a:	4603      	mov	r3, r0
 800677c:	b21b      	sxth	r3, r3
 800677e:	8023      	strh	r3, [r4, #0]
}
 8006780:	bf00      	nop
 8006782:	370c      	adds	r7, #12
 8006784:	46bd      	mov	sp, r7
 8006786:	bd90      	pop	{r4, r7, pc}

08006788 <convert_degrees_to_radians>:
 * @param degrees: value to be converted in degrees
 *
 * @retval value in radians.
 **************************************************************************/
float convert_degrees_to_radians(float degrees)
{
 8006788:	b590      	push	{r4, r7, lr}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
	/* radians = (degrees*PI)/180 */
	//return (degrees*M_PI)/180;
	return (degrees*0.01745);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f7f9 fea1 	bl	80004d8 <__aeabi_f2d>
 8006796:	a308      	add	r3, pc, #32	; (adr r3, 80067b8 <convert_degrees_to_radians+0x30>)
 8006798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800679c:	f7f9 fef0 	bl	8000580 <__aeabi_dmul>
 80067a0:	4603      	mov	r3, r0
 80067a2:	460c      	mov	r4, r1
 80067a4:	4618      	mov	r0, r3
 80067a6:	4621      	mov	r1, r4
 80067a8:	f7fa f9e2 	bl	8000b70 <__aeabi_d2f>
 80067ac:	4603      	mov	r3, r0
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	370c      	adds	r7, #12
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd90      	pop	{r4, r7, pc}
 80067b6:	bf00      	nop
 80067b8:	ad42c3ca 	.word	0xad42c3ca
 80067bc:	3f91de69 	.word	0x3f91de69

080067c0 <convert_radians_to_degrees>:
 * @param radianVal: value to be converted in radians
 *
 * @retval value in degrees.
 **************************************************************************/
float convert_radians_to_degrees(float radianVal)
{
 80067c0:	b590      	push	{r4, r7, lr}
 80067c2:	b083      	sub	sp, #12
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
	/* degrees = (radians*180)/PI */
	/* return (radianVal*180)/M_PI */;
	return (radianVal*57.29577);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f7f9 fe85 	bl	80004d8 <__aeabi_f2d>
 80067ce:	a308      	add	r3, pc, #32	; (adr r3, 80067f0 <convert_radians_to_degrees+0x30>)
 80067d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d4:	f7f9 fed4 	bl	8000580 <__aeabi_dmul>
 80067d8:	4603      	mov	r3, r0
 80067da:	460c      	mov	r4, r1
 80067dc:	4618      	mov	r0, r3
 80067de:	4621      	mov	r1, r4
 80067e0:	f7fa f9c6 	bl	8000b70 <__aeabi_d2f>
 80067e4:	4603      	mov	r3, r0

}
 80067e6:	4618      	mov	r0, r3
 80067e8:	370c      	adds	r7, #12
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd90      	pop	{r4, r7, pc}
 80067ee:	bf00      	nop
 80067f0:	ca9691a7 	.word	0xca9691a7
 80067f4:	404ca5db 	.word	0x404ca5db

080067f8 <debug_led_init>:
 * initilizes the debug led gpio.
 *
 * @return none.
 **************************************************************************/
void debug_led_init(void)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	// Enable GPIO clock
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 80067fe:	2101      	movs	r1, #1
 8006800:	2001      	movs	r0, #1
 8006802:	f7fd fc2b 	bl	800405c <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8006806:	2101      	movs	r1, #1
 8006808:	2010      	movs	r0, #16
 800680a:	f7fd fc27 	bl	800405c <RCC_APB2PeriphClockCmd>

	// Configure pin as output push-pull (LED)
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 800680e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006812:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8006814:	2310      	movs	r3, #16
 8006816:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8006818:	2303      	movs	r3, #3
 800681a:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800681c:	1d3b      	adds	r3, r7, #4
 800681e:	4619      	mov	r1, r3
 8006820:	4803      	ldr	r0, [pc, #12]	; (8006830 <debug_led_init+0x38>)
 8006822:	f7fd f90b 	bl	8003a3c <GPIO_Init>
}
 8006826:	bf00      	nop
 8006828:	3708      	adds	r7, #8
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop
 8006830:	40011000 	.word	0x40011000

08006834 <mpu6050_init>:
 * 0x10: 1000 degrees/second, error: 26
 * 0x18: 2000 degrees/second, error: 13
 *
 **************************************************************************/
int8_t mpu6050_init(uint8_t gyroFullScaleRange, uint8_t accelFullScaleRange)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0
 800683a:	4603      	mov	r3, r0
 800683c:	460a      	mov	r2, r1
 800683e:	71fb      	strb	r3, [r7, #7]
 8006840:	4613      	mov	r3, r2
 8006842:	71bb      	strb	r3, [r7, #6]
	int8_t returnCode=0;
 8006844:	2300      	movs	r3, #0
 8006846:	73fb      	strb	r3, [r7, #15]

	/* turn off sleep mode */
	returnCode = i2c_slave_mem_write(MPU6050_ID, 0x6B, 0);
 8006848:	2200      	movs	r2, #0
 800684a:	216b      	movs	r1, #107	; 0x6b
 800684c:	2068      	movs	r0, #104	; 0x68
 800684e:	f000 fbc5 	bl	8006fdc <i2c_slave_mem_write>
 8006852:	4603      	mov	r3, r0
 8006854:	73fb      	strb	r3, [r7, #15]
	if(returnCode == -1)
 8006856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800685a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800685e:	d102      	bne.n	8006866 <mpu6050_init+0x32>
		return -1;
 8006860:	f04f 33ff 	mov.w	r3, #4294967295
 8006864:	e020      	b.n	80068a8 <mpu6050_init+0x74>

	returnCode = i2c_slave_mem_write(MPU6050_ID, 0x1B, gyroFullScaleRange);
 8006866:	79fb      	ldrb	r3, [r7, #7]
 8006868:	461a      	mov	r2, r3
 800686a:	211b      	movs	r1, #27
 800686c:	2068      	movs	r0, #104	; 0x68
 800686e:	f000 fbb5 	bl	8006fdc <i2c_slave_mem_write>
 8006872:	4603      	mov	r3, r0
 8006874:	73fb      	strb	r3, [r7, #15]
	if(returnCode == -1)
 8006876:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800687a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800687e:	d102      	bne.n	8006886 <mpu6050_init+0x52>
		return -1;
 8006880:	f04f 33ff 	mov.w	r3, #4294967295
 8006884:	e010      	b.n	80068a8 <mpu6050_init+0x74>

	returnCode = i2c_slave_mem_write(MPU6050_ID, 0x1C, accelFullScaleRange);
 8006886:	79bb      	ldrb	r3, [r7, #6]
 8006888:	461a      	mov	r2, r3
 800688a:	211c      	movs	r1, #28
 800688c:	2068      	movs	r0, #104	; 0x68
 800688e:	f000 fba5 	bl	8006fdc <i2c_slave_mem_write>
 8006892:	4603      	mov	r3, r0
 8006894:	73fb      	strb	r3, [r7, #15]
	if(returnCode == -1)
 8006896:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800689a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800689e:	d102      	bne.n	80068a6 <mpu6050_init+0x72>
		return -1;
 80068a0:	f04f 33ff 	mov.w	r3, #4294967295
 80068a4:	e000      	b.n	80068a8 <mpu6050_init+0x74>

	return 0;
 80068a6:	2300      	movs	r3, #0
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3710      	adds	r7, #16
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <mpu6050_aux_i2c_bus_host_access>:
 * MPU6050_HOST_AUX_BUS_CONNECT or MPU6050_HOST_AUX_BUS_DISCONNECT
 * @retval 0 on success, -1 on timeout.
 *
 **************************************************************************/
int8_t mpu6050_aux_i2c_bus_host_access(uint8_t aux_i2c_bus_status)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b084      	sub	sp, #16
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	4603      	mov	r3, r0
 80068b8:	71fb      	strb	r3, [r7, #7]
	int8_t returnCode=0;
 80068ba:	2300      	movs	r3, #0
 80068bc:	73fb      	strb	r3, [r7, #15]

	if(aux_i2c_bus_status == 1)
 80068be:	79fb      	ldrb	r3, [r7, #7]
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d11d      	bne.n	8006900 <mpu6050_aux_i2c_bus_host_access+0x50>
	{
		/*disable mpu6050 master*/
		returnCode = i2c_slave_mem_write(MPU6050_ID, 0x6A, 0x00);
 80068c4:	2200      	movs	r2, #0
 80068c6:	216a      	movs	r1, #106	; 0x6a
 80068c8:	2068      	movs	r0, #104	; 0x68
 80068ca:	f000 fb87 	bl	8006fdc <i2c_slave_mem_write>
 80068ce:	4603      	mov	r3, r0
 80068d0:	73fb      	strb	r3, [r7, #15]
		if(returnCode == -1)
 80068d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068da:	d102      	bne.n	80068e2 <mpu6050_aux_i2c_bus_host_access+0x32>
			return -1;
 80068dc:	f04f 33ff 	mov.w	r3, #4294967295
 80068e0:	e02f      	b.n	8006942 <mpu6050_aux_i2c_bus_host_access+0x92>

		/*enable auxiliary i2c bus access*/
		returnCode = i2c_slave_mem_write(MPU6050_ID, 0x37, 0x02);
 80068e2:	2202      	movs	r2, #2
 80068e4:	2137      	movs	r1, #55	; 0x37
 80068e6:	2068      	movs	r0, #104	; 0x68
 80068e8:	f000 fb78 	bl	8006fdc <i2c_slave_mem_write>
 80068ec:	4603      	mov	r3, r0
 80068ee:	73fb      	strb	r3, [r7, #15]
		if(returnCode == -1)
 80068f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068f8:	d123      	bne.n	8006942 <mpu6050_aux_i2c_bus_host_access+0x92>
			return -1;
 80068fa:	f04f 33ff 	mov.w	r3, #4294967295
 80068fe:	e020      	b.n	8006942 <mpu6050_aux_i2c_bus_host_access+0x92>
	}

	else if(aux_i2c_bus_status == 0)
 8006900:	79fb      	ldrb	r3, [r7, #7]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d11d      	bne.n	8006942 <mpu6050_aux_i2c_bus_host_access+0x92>
	{
		/*disable mpu6050 master*/
		returnCode = i2c_slave_mem_write(MPU6050_ID, 0x6A, 0x20);
 8006906:	2220      	movs	r2, #32
 8006908:	216a      	movs	r1, #106	; 0x6a
 800690a:	2068      	movs	r0, #104	; 0x68
 800690c:	f000 fb66 	bl	8006fdc <i2c_slave_mem_write>
 8006910:	4603      	mov	r3, r0
 8006912:	73fb      	strb	r3, [r7, #15]
		if(returnCode == -1)
 8006914:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800691c:	d102      	bne.n	8006924 <mpu6050_aux_i2c_bus_host_access+0x74>
			return -1;
 800691e:	f04f 33ff 	mov.w	r3, #4294967295
 8006922:	e00e      	b.n	8006942 <mpu6050_aux_i2c_bus_host_access+0x92>

		/*enable auxiliary i2c bus access*/
		returnCode = i2c_slave_mem_write(MPU6050_ID, 0x37, 0x00);
 8006924:	2200      	movs	r2, #0
 8006926:	2137      	movs	r1, #55	; 0x37
 8006928:	2068      	movs	r0, #104	; 0x68
 800692a:	f000 fb57 	bl	8006fdc <i2c_slave_mem_write>
 800692e:	4603      	mov	r3, r0
 8006930:	73fb      	strb	r3, [r7, #15]
		if(returnCode == -1)
 8006932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800693a:	d102      	bne.n	8006942 <mpu6050_aux_i2c_bus_host_access+0x92>
			return -1;
 800693c:	f04f 33ff 	mov.w	r3, #4294967295
 8006940:	e7ff      	b.n	8006942 <mpu6050_aux_i2c_bus_host_access+0x92>
	}
}
 8006942:	4618      	mov	r0, r3
 8006944:	3710      	adds	r7, #16
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}

0800694a <hmc5883l_init>:
/************************************************************************//*
 * initializes the HMC5883L magnetometer sensor
 * @retval 0 on success, -1 on timeout.
 **************************************************************************/
int8_t hmc5883l_init(void)
{
 800694a:	b580      	push	{r7, lr}
 800694c:	b082      	sub	sp, #8
 800694e:	af00      	add	r7, sp, #0
	int8_t returnCode=0;
 8006950:	2300      	movs	r3, #0
 8006952:	71fb      	strb	r3, [r7, #7]

	returnCode = i2c_slave_mem_write(HMC5883L_ID, 0x00, 0x78);
 8006954:	2278      	movs	r2, #120	; 0x78
 8006956:	2100      	movs	r1, #0
 8006958:	201e      	movs	r0, #30
 800695a:	f000 fb3f 	bl	8006fdc <i2c_slave_mem_write>
 800695e:	4603      	mov	r3, r0
 8006960:	71fb      	strb	r3, [r7, #7]
	if(returnCode == -1)
 8006962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800696a:	d102      	bne.n	8006972 <hmc5883l_init+0x28>
		return -1;
 800696c:	f04f 33ff 	mov.w	r3, #4294967295
 8006970:	e01e      	b.n	80069b0 <hmc5883l_init+0x66>

	returnCode = i2c_slave_mem_write(HMC5883L_ID, 0x01, 0xA0);
 8006972:	22a0      	movs	r2, #160	; 0xa0
 8006974:	2101      	movs	r1, #1
 8006976:	201e      	movs	r0, #30
 8006978:	f000 fb30 	bl	8006fdc <i2c_slave_mem_write>
 800697c:	4603      	mov	r3, r0
 800697e:	71fb      	strb	r3, [r7, #7]
	if(returnCode == -1)
 8006980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006988:	d102      	bne.n	8006990 <hmc5883l_init+0x46>
		return -1;
 800698a:	f04f 33ff 	mov.w	r3, #4294967295
 800698e:	e00f      	b.n	80069b0 <hmc5883l_init+0x66>

	returnCode = i2c_slave_mem_write(HMC5883L_ID, 0x02, 0x00);
 8006990:	2200      	movs	r2, #0
 8006992:	2102      	movs	r1, #2
 8006994:	201e      	movs	r0, #30
 8006996:	f000 fb21 	bl	8006fdc <i2c_slave_mem_write>
 800699a:	4603      	mov	r3, r0
 800699c:	71fb      	strb	r3, [r7, #7]
	if(returnCode == -1)
 800699e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069a6:	d102      	bne.n	80069ae <hmc5883l_init+0x64>
		return -1;
 80069a8:	f04f 33ff 	mov.w	r3, #4294967295
 80069ac:	e000      	b.n	80069b0 <hmc5883l_init+0x66>

	return 0;
 80069ae:	2300      	movs	r3, #0
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3708      	adds	r7, #8
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <gyro_measurement_read>:
 *
 * @param gyroBuffer: buffer for the read data to be stored.
 * @retval 0 on success, -1 on timeout.
 **************************************************************************/
int8_t gyro_measurement_read(int16_t* gyroBuffer)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b084      	sub	sp, #16
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
	uint8_t gyroReadValues[6];
	int8_t errorValue;

	errorValue = i2c_slave_mem_read(MPU6050_ID, 0x43, gyroReadValues, 6);
 80069c0:	f107 0208 	add.w	r2, r7, #8
 80069c4:	2306      	movs	r3, #6
 80069c6:	2143      	movs	r1, #67	; 0x43
 80069c8:	2068      	movs	r0, #104	; 0x68
 80069ca:	f000 fa43 	bl	8006e54 <i2c_slave_mem_read>
 80069ce:	4603      	mov	r3, r0
 80069d0:	73fb      	strb	r3, [r7, #15]

	if(errorValue == 0)
 80069d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d11e      	bne.n	8006a18 <gyro_measurement_read+0x60>
	{
		gyroBuffer[0] = (gyroReadValues[0]<<8)|gyroReadValues[1];//x_out
 80069da:	7a3b      	ldrb	r3, [r7, #8]
 80069dc:	021b      	lsls	r3, r3, #8
 80069de:	b21a      	sxth	r2, r3
 80069e0:	7a7b      	ldrb	r3, [r7, #9]
 80069e2:	b21b      	sxth	r3, r3
 80069e4:	4313      	orrs	r3, r2
 80069e6:	b21a      	sxth	r2, r3
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	801a      	strh	r2, [r3, #0]
		gyroBuffer[1] = (gyroReadValues[2]<<8)|gyroReadValues[3];//y_out
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	3302      	adds	r3, #2
 80069f0:	7aba      	ldrb	r2, [r7, #10]
 80069f2:	0212      	lsls	r2, r2, #8
 80069f4:	b211      	sxth	r1, r2
 80069f6:	7afa      	ldrb	r2, [r7, #11]
 80069f8:	b212      	sxth	r2, r2
 80069fa:	430a      	orrs	r2, r1
 80069fc:	b212      	sxth	r2, r2
 80069fe:	801a      	strh	r2, [r3, #0]
		gyroBuffer[2] = (gyroReadValues[4]<<8)|gyroReadValues[5];//z_out
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	3304      	adds	r3, #4
 8006a04:	7b3a      	ldrb	r2, [r7, #12]
 8006a06:	0212      	lsls	r2, r2, #8
 8006a08:	b211      	sxth	r1, r2
 8006a0a:	7b7a      	ldrb	r2, [r7, #13]
 8006a0c:	b212      	sxth	r2, r2
 8006a0e:	430a      	orrs	r2, r1
 8006a10:	b212      	sxth	r2, r2
 8006a12:	801a      	strh	r2, [r3, #0]
		return 0;
 8006a14:	2300      	movs	r3, #0
 8006a16:	e001      	b.n	8006a1c <gyro_measurement_read+0x64>
	}
	else
		return -1;
 8006a18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3710      	adds	r7, #16
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}

08006a24 <accel_measurement_read>:
 *
 * @param accelBuffer: buffer for the read data to be stored.
 * @retval 0 on success, -1 on timeout.
 **************************************************************************/
int8_t accel_measurement_read(int16_t* accelBuffer)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b084      	sub	sp, #16
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
	uint8_t accelReadValues[6];
	int8_t errorValue;

	errorValue = i2c_slave_mem_read(MPU6050_ID, 0x3B, accelReadValues, 6);
 8006a2c:	f107 0208 	add.w	r2, r7, #8
 8006a30:	2306      	movs	r3, #6
 8006a32:	213b      	movs	r1, #59	; 0x3b
 8006a34:	2068      	movs	r0, #104	; 0x68
 8006a36:	f000 fa0d 	bl	8006e54 <i2c_slave_mem_read>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	73fb      	strb	r3, [r7, #15]

	if(errorValue == 0)
 8006a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d11e      	bne.n	8006a84 <accel_measurement_read+0x60>
	{
		accelBuffer[0] = (accelReadValues[0]<<8)|accelReadValues[1];//x_out
 8006a46:	7a3b      	ldrb	r3, [r7, #8]
 8006a48:	021b      	lsls	r3, r3, #8
 8006a4a:	b21a      	sxth	r2, r3
 8006a4c:	7a7b      	ldrb	r3, [r7, #9]
 8006a4e:	b21b      	sxth	r3, r3
 8006a50:	4313      	orrs	r3, r2
 8006a52:	b21a      	sxth	r2, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	801a      	strh	r2, [r3, #0]
		accelBuffer[1] = (accelReadValues[2]<<8)|accelReadValues[3];//y_out
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	3302      	adds	r3, #2
 8006a5c:	7aba      	ldrb	r2, [r7, #10]
 8006a5e:	0212      	lsls	r2, r2, #8
 8006a60:	b211      	sxth	r1, r2
 8006a62:	7afa      	ldrb	r2, [r7, #11]
 8006a64:	b212      	sxth	r2, r2
 8006a66:	430a      	orrs	r2, r1
 8006a68:	b212      	sxth	r2, r2
 8006a6a:	801a      	strh	r2, [r3, #0]
		accelBuffer[2] = (accelReadValues[4]<<8)|accelReadValues[5];//z_out
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	3304      	adds	r3, #4
 8006a70:	7b3a      	ldrb	r2, [r7, #12]
 8006a72:	0212      	lsls	r2, r2, #8
 8006a74:	b211      	sxth	r1, r2
 8006a76:	7b7a      	ldrb	r2, [r7, #13]
 8006a78:	b212      	sxth	r2, r2
 8006a7a:	430a      	orrs	r2, r1
 8006a7c:	b212      	sxth	r2, r2
 8006a7e:	801a      	strh	r2, [r3, #0]
		return 0;
 8006a80:	2300      	movs	r3, #0
 8006a82:	e001      	b.n	8006a88 <accel_measurement_read+0x64>
	}
	else
		return -1;
 8006a84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3710      	adds	r7, #16
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}

08006a90 <magneto_measurement_read>:
 *
 * @param magnetoBuffer: buffer for the read data to be stored.
 * @retval 0 on success, -1 on timeout.
 **************************************************************************/
int8_t magneto_measurement_read(int16_t* magnetoBuffer)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b084      	sub	sp, #16
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
	uint8_t magnetoReadValues[6];
	int8_t errorValue;

	errorValue = i2c_slave_mem_read(HMC5883L_ID, 0x03, magnetoReadValues, 6);
 8006a98:	f107 0208 	add.w	r2, r7, #8
 8006a9c:	2306      	movs	r3, #6
 8006a9e:	2103      	movs	r1, #3
 8006aa0:	201e      	movs	r0, #30
 8006aa2:	f000 f9d7 	bl	8006e54 <i2c_slave_mem_read>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	73fb      	strb	r3, [r7, #15]

	if(errorValue == 0)
 8006aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d11e      	bne.n	8006af0 <magneto_measurement_read+0x60>
	{
		/* in HMC5883L data registers are in the order X, Z, Y */
		magnetoBuffer[0] = (magnetoReadValues[0]<<8)|magnetoReadValues[1];//x_out
 8006ab2:	7a3b      	ldrb	r3, [r7, #8]
 8006ab4:	021b      	lsls	r3, r3, #8
 8006ab6:	b21a      	sxth	r2, r3
 8006ab8:	7a7b      	ldrb	r3, [r7, #9]
 8006aba:	b21b      	sxth	r3, r3
 8006abc:	4313      	orrs	r3, r2
 8006abe:	b21a      	sxth	r2, r3
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	801a      	strh	r2, [r3, #0]
		magnetoBuffer[2] = (magnetoReadValues[2]<<8)|magnetoReadValues[3];//z_out
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	3304      	adds	r3, #4
 8006ac8:	7aba      	ldrb	r2, [r7, #10]
 8006aca:	0212      	lsls	r2, r2, #8
 8006acc:	b211      	sxth	r1, r2
 8006ace:	7afa      	ldrb	r2, [r7, #11]
 8006ad0:	b212      	sxth	r2, r2
 8006ad2:	430a      	orrs	r2, r1
 8006ad4:	b212      	sxth	r2, r2
 8006ad6:	801a      	strh	r2, [r3, #0]
		magnetoBuffer[1] = (magnetoReadValues[4]<<8)|magnetoReadValues[5];//y_out
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	3302      	adds	r3, #2
 8006adc:	7b3a      	ldrb	r2, [r7, #12]
 8006ade:	0212      	lsls	r2, r2, #8
 8006ae0:	b211      	sxth	r1, r2
 8006ae2:	7b7a      	ldrb	r2, [r7, #13]
 8006ae4:	b212      	sxth	r2, r2
 8006ae6:	430a      	orrs	r2, r1
 8006ae8:	b212      	sxth	r2, r2
 8006aea:	801a      	strh	r2, [r3, #0]
		return 0;
 8006aec:	2300      	movs	r3, #0
 8006aee:	e001      	b.n	8006af4 <magneto_measurement_read+0x64>
	}
	else
		return -1;
 8006af0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3710      	adds	r7, #16
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}

08006afc <imu_raw_measurement_read>:
 *
 * @param returnBuffer: buffer for the read data to be stored.
 * @retval 0 on success, -1 on timeout.
 **************************************************************************/
int8_t imu_raw_measurement_read(int16_t* accelBuffer, int16_t* gyroBuffer)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b086      	sub	sp, #24
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
	uint8_t ReadValues[14];
	int8_t errorValue;

	errorValue = i2c_slave_mem_read(MPU6050_ID, 0x3B, ReadValues, 14);
 8006b06:	f107 0208 	add.w	r2, r7, #8
 8006b0a:	230e      	movs	r3, #14
 8006b0c:	213b      	movs	r1, #59	; 0x3b
 8006b0e:	2068      	movs	r0, #104	; 0x68
 8006b10:	f000 f9a0 	bl	8006e54 <i2c_slave_mem_read>
 8006b14:	4603      	mov	r3, r0
 8006b16:	75fb      	strb	r3, [r7, #23]

	if(errorValue == 0)
 8006b18:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d13b      	bne.n	8006b98 <imu_raw_measurement_read+0x9c>
	{
		accelBuffer[0] = (ReadValues[0]<<8)|ReadValues[1];//x_out
 8006b20:	7a3b      	ldrb	r3, [r7, #8]
 8006b22:	021b      	lsls	r3, r3, #8
 8006b24:	b21a      	sxth	r2, r3
 8006b26:	7a7b      	ldrb	r3, [r7, #9]
 8006b28:	b21b      	sxth	r3, r3
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	b21a      	sxth	r2, r3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	801a      	strh	r2, [r3, #0]
		accelBuffer[1] = (ReadValues[2]<<8)|ReadValues[3];//y_out
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	3302      	adds	r3, #2
 8006b36:	7aba      	ldrb	r2, [r7, #10]
 8006b38:	0212      	lsls	r2, r2, #8
 8006b3a:	b211      	sxth	r1, r2
 8006b3c:	7afa      	ldrb	r2, [r7, #11]
 8006b3e:	b212      	sxth	r2, r2
 8006b40:	430a      	orrs	r2, r1
 8006b42:	b212      	sxth	r2, r2
 8006b44:	801a      	strh	r2, [r3, #0]
		accelBuffer[2] = (ReadValues[4]<<8)|ReadValues[5];//z_out
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	3304      	adds	r3, #4
 8006b4a:	7b3a      	ldrb	r2, [r7, #12]
 8006b4c:	0212      	lsls	r2, r2, #8
 8006b4e:	b211      	sxth	r1, r2
 8006b50:	7b7a      	ldrb	r2, [r7, #13]
 8006b52:	b212      	sxth	r2, r2
 8006b54:	430a      	orrs	r2, r1
 8006b56:	b212      	sxth	r2, r2
 8006b58:	801a      	strh	r2, [r3, #0]

		gyroBuffer[0] = (ReadValues[8]<<8)|ReadValues[9];//x_out
 8006b5a:	7c3b      	ldrb	r3, [r7, #16]
 8006b5c:	021b      	lsls	r3, r3, #8
 8006b5e:	b21a      	sxth	r2, r3
 8006b60:	7c7b      	ldrb	r3, [r7, #17]
 8006b62:	b21b      	sxth	r3, r3
 8006b64:	4313      	orrs	r3, r2
 8006b66:	b21a      	sxth	r2, r3
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	801a      	strh	r2, [r3, #0]
		gyroBuffer[1] = (ReadValues[10]<<8)|ReadValues[11];//y_out
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	3302      	adds	r3, #2
 8006b70:	7cba      	ldrb	r2, [r7, #18]
 8006b72:	0212      	lsls	r2, r2, #8
 8006b74:	b211      	sxth	r1, r2
 8006b76:	7cfa      	ldrb	r2, [r7, #19]
 8006b78:	b212      	sxth	r2, r2
 8006b7a:	430a      	orrs	r2, r1
 8006b7c:	b212      	sxth	r2, r2
 8006b7e:	801a      	strh	r2, [r3, #0]
		gyroBuffer[2] = (ReadValues[12]<<8)|ReadValues[13];//z_out
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	3304      	adds	r3, #4
 8006b84:	7d3a      	ldrb	r2, [r7, #20]
 8006b86:	0212      	lsls	r2, r2, #8
 8006b88:	b211      	sxth	r1, r2
 8006b8a:	7d7a      	ldrb	r2, [r7, #21]
 8006b8c:	b212      	sxth	r2, r2
 8006b8e:	430a      	orrs	r2, r1
 8006b90:	b212      	sxth	r2, r2
 8006b92:	801a      	strh	r2, [r3, #0]
		return 0;
 8006b94:	2300      	movs	r3, #0
 8006b96:	e001      	b.n	8006b9c <imu_raw_measurement_read+0xa0>
	}
	else
		return -1;
 8006b98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3718      	adds	r7, #24
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <gyro_calc_bias>:
 * @param gyroCalibData: gyro axis calibration values return buffer.
 * @retval 0 if success, -1 on failure.
 *
 **************************************************************************/
int8_t gyro_calc_bias(float* gyroCalibData)
{
 8006ba4:	b590      	push	{r4, r7, lr}
 8006ba6:	b087      	sub	sp, #28
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
	uint32_t sampleCount=0;
 8006bac:	2300      	movs	r3, #0
 8006bae:	617b      	str	r3, [r7, #20]
	int16_t gyroRawData[3];

	gyroCalibData[X_AXIS_INDEX]=0;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f04f 0200 	mov.w	r2, #0
 8006bb6:	601a      	str	r2, [r3, #0]
	gyroCalibData[Y_AXIS_INDEX]=0;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	3304      	adds	r3, #4
 8006bbc:	f04f 0200 	mov.w	r2, #0
 8006bc0:	601a      	str	r2, [r3, #0]
	gyroCalibData[Z_AXIS_INDEX]=0;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	3308      	adds	r3, #8
 8006bc6:	f04f 0200 	mov.w	r2, #0
 8006bca:	601a      	str	r2, [r3, #0]

	while(sampleCount<200)
 8006bcc:	e043      	b.n	8006c56 <gyro_calc_bias+0xb2>
	{
		if(gyro_measurement_read(gyroRawData)<0)
 8006bce:	f107 030c 	add.w	r3, r7, #12
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f7ff fef0 	bl	80069b8 <gyro_measurement_read>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	da02      	bge.n	8006be4 <gyro_calc_bias+0x40>
			return -1;
 8006bde:	f04f 33ff 	mov.w	r3, #4294967295
 8006be2:	e05d      	b.n	8006ca0 <gyro_calc_bias+0xfc>

		gyroCalibData[X_AXIS_INDEX] = (gyroRawData[X_AXIS_INDEX]+gyroCalibData[X_AXIS_INDEX]);
 8006be4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006be8:	4618      	mov	r0, r3
 8006bea:	f7fa f8cb 	bl	8000d84 <__aeabi_i2f>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4619      	mov	r1, r3
 8006bf6:	4610      	mov	r0, r2
 8006bf8:	f7fa f810 	bl	8000c1c <__addsf3>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	461a      	mov	r2, r3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	601a      	str	r2, [r3, #0]
		gyroCalibData[Y_AXIS_INDEX] = (gyroRawData[Y_AXIS_INDEX]+gyroCalibData[Y_AXIS_INDEX]);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	1d1c      	adds	r4, r3, #4
 8006c08:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f7fa f8b9 	bl	8000d84 <__aeabi_i2f>
 8006c12:	4602      	mov	r2, r0
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	3304      	adds	r3, #4
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	4610      	mov	r0, r2
 8006c1e:	f7f9 fffd 	bl	8000c1c <__addsf3>
 8006c22:	4603      	mov	r3, r0
 8006c24:	6023      	str	r3, [r4, #0]
		gyroCalibData[Z_AXIS_INDEX] = (gyroRawData[Z_AXIS_INDEX]+gyroCalibData[Z_AXIS_INDEX]);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f103 0408 	add.w	r4, r3, #8
 8006c2c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006c30:	4618      	mov	r0, r3
 8006c32:	f7fa f8a7 	bl	8000d84 <__aeabi_i2f>
 8006c36:	4602      	mov	r2, r0
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	3308      	adds	r3, #8
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4619      	mov	r1, r3
 8006c40:	4610      	mov	r0, r2
 8006c42:	f7f9 ffeb 	bl	8000c1c <__addsf3>
 8006c46:	4603      	mov	r3, r0
 8006c48:	6023      	str	r3, [r4, #0]
		sampleCount++;
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	3301      	adds	r3, #1
 8006c4e:	617b      	str	r3, [r7, #20]
		delay_ms(15);
 8006c50:	200f      	movs	r0, #15
 8006c52:	f002 fa3d 	bl	80090d0 <delay_ms>
	while(sampleCount<200)
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	2bc7      	cmp	r3, #199	; 0xc7
 8006c5a:	d9b8      	bls.n	8006bce <gyro_calc_bias+0x2a>
	}

	gyroCalibData[X_AXIS_INDEX] = gyroCalibData[X_AXIS_INDEX]/200;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4911      	ldr	r1, [pc, #68]	; (8006ca8 <gyro_calc_bias+0x104>)
 8006c62:	4618      	mov	r0, r3
 8006c64:	f7fa f996 	bl	8000f94 <__aeabi_fdiv>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	461a      	mov	r2, r3
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	601a      	str	r2, [r3, #0]
	gyroCalibData[Y_AXIS_INDEX] = gyroCalibData[Y_AXIS_INDEX]/200;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	1d1c      	adds	r4, r3, #4
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	3304      	adds	r3, #4
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	490b      	ldr	r1, [pc, #44]	; (8006ca8 <gyro_calc_bias+0x104>)
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f7fa f989 	bl	8000f94 <__aeabi_fdiv>
 8006c82:	4603      	mov	r3, r0
 8006c84:	6023      	str	r3, [r4, #0]
	gyroCalibData[Z_AXIS_INDEX] = gyroCalibData[Z_AXIS_INDEX]/200;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f103 0408 	add.w	r4, r3, #8
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	3308      	adds	r3, #8
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4905      	ldr	r1, [pc, #20]	; (8006ca8 <gyro_calc_bias+0x104>)
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7fa f97d 	bl	8000f94 <__aeabi_fdiv>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	6023      	str	r3, [r4, #0]

	return 0;
 8006c9e:	2300      	movs	r3, #0
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	371c      	adds	r7, #28
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd90      	pop	{r4, r7, pc}
 8006ca8:	43480000 	.word	0x43480000

08006cac <accel_calc_bias>:
 * buffer.
 * @retval 0 if success, -1 on failure.
 *
 **************************************************************************/
int8_t accel_calc_bias(float* accelCalibData)
{
 8006cac:	b590      	push	{r4, r7, lr}
 8006cae:	b087      	sub	sp, #28
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
	uint32_t sampleCount=0;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	617b      	str	r3, [r7, #20]
	int16_t accelRawData[3];

	accelCalibData[X_AXIS_INDEX]=0;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f04f 0200 	mov.w	r2, #0
 8006cbe:	601a      	str	r2, [r3, #0]
	accelCalibData[Y_AXIS_INDEX]=0;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	3304      	adds	r3, #4
 8006cc4:	f04f 0200 	mov.w	r2, #0
 8006cc8:	601a      	str	r2, [r3, #0]
	accelCalibData[Z_AXIS_INDEX]=0;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	3308      	adds	r3, #8
 8006cce:	f04f 0200 	mov.w	r2, #0
 8006cd2:	601a      	str	r2, [r3, #0]

	while(sampleCount<200)
 8006cd4:	e043      	b.n	8006d5e <accel_calc_bias+0xb2>
	{
		if(accel_measurement_read(accelRawData)<0)
 8006cd6:	f107 030c 	add.w	r3, r7, #12
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7ff fea2 	bl	8006a24 <accel_measurement_read>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	da02      	bge.n	8006cec <accel_calc_bias+0x40>
			return -1;
 8006ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8006cea:	e06f      	b.n	8006dcc <accel_calc_bias+0x120>

		accelCalibData[X_AXIS_INDEX] = (accelRawData[X_AXIS_INDEX]+accelCalibData[X_AXIS_INDEX]);
 8006cec:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7fa f847 	bl	8000d84 <__aeabi_i2f>
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4619      	mov	r1, r3
 8006cfe:	4610      	mov	r0, r2
 8006d00:	f7f9 ff8c 	bl	8000c1c <__addsf3>
 8006d04:	4603      	mov	r3, r0
 8006d06:	461a      	mov	r2, r3
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	601a      	str	r2, [r3, #0]
		accelCalibData[Y_AXIS_INDEX] = (accelRawData[Y_AXIS_INDEX]+accelCalibData[Y_AXIS_INDEX]);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	1d1c      	adds	r4, r3, #4
 8006d10:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006d14:	4618      	mov	r0, r3
 8006d16:	f7fa f835 	bl	8000d84 <__aeabi_i2f>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	3304      	adds	r3, #4
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4619      	mov	r1, r3
 8006d24:	4610      	mov	r0, r2
 8006d26:	f7f9 ff79 	bl	8000c1c <__addsf3>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	6023      	str	r3, [r4, #0]
		accelCalibData[Z_AXIS_INDEX] = (accelRawData[Z_AXIS_INDEX]+accelCalibData[Z_AXIS_INDEX]);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f103 0408 	add.w	r4, r3, #8
 8006d34:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f7fa f823 	bl	8000d84 <__aeabi_i2f>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	3308      	adds	r3, #8
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4619      	mov	r1, r3
 8006d48:	4610      	mov	r0, r2
 8006d4a:	f7f9 ff67 	bl	8000c1c <__addsf3>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	6023      	str	r3, [r4, #0]
		sampleCount++;
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	3301      	adds	r3, #1
 8006d56:	617b      	str	r3, [r7, #20]
		delay_ms(15);
 8006d58:	200f      	movs	r0, #15
 8006d5a:	f002 f9b9 	bl	80090d0 <delay_ms>
	while(sampleCount<200)
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	2bc7      	cmp	r3, #199	; 0xc7
 8006d62:	d9b8      	bls.n	8006cd6 <accel_calc_bias+0x2a>
	}

	accelCalibData[X_AXIS_INDEX] = 0-(accelCalibData[X_AXIS_INDEX]/200);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	491a      	ldr	r1, [pc, #104]	; (8006dd4 <accel_calc_bias+0x128>)
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	f7fa f912 	bl	8000f94 <__aeabi_fdiv>
 8006d70:	4603      	mov	r3, r0
 8006d72:	4619      	mov	r1, r3
 8006d74:	f04f 0000 	mov.w	r0, #0
 8006d78:	f7f9 ff4e 	bl	8000c18 <__aeabi_fsub>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	461a      	mov	r2, r3
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	601a      	str	r2, [r3, #0]
	accelCalibData[Y_AXIS_INDEX] = 0-(accelCalibData[Y_AXIS_INDEX]/200);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	1d1c      	adds	r4, r3, #4
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	3304      	adds	r3, #4
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4911      	ldr	r1, [pc, #68]	; (8006dd4 <accel_calc_bias+0x128>)
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7fa f8ff 	bl	8000f94 <__aeabi_fdiv>
 8006d96:	4603      	mov	r3, r0
 8006d98:	4619      	mov	r1, r3
 8006d9a:	f04f 0000 	mov.w	r0, #0
 8006d9e:	f7f9 ff3b 	bl	8000c18 <__aeabi_fsub>
 8006da2:	4603      	mov	r3, r0
 8006da4:	6023      	str	r3, [r4, #0]
	accelCalibData[Z_AXIS_INDEX] = 8192-(accelCalibData[Z_AXIS_INDEX]/200);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f103 0408 	add.w	r4, r3, #8
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	3308      	adds	r3, #8
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4908      	ldr	r1, [pc, #32]	; (8006dd4 <accel_calc_bias+0x128>)
 8006db4:	4618      	mov	r0, r3
 8006db6:	f7fa f8ed 	bl	8000f94 <__aeabi_fdiv>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	4619      	mov	r1, r3
 8006dbe:	f04f 408c 	mov.w	r0, #1174405120	; 0x46000000
 8006dc2:	f7f9 ff29 	bl	8000c18 <__aeabi_fsub>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	6023      	str	r3, [r4, #0]

	return 0;
 8006dca:	2300      	movs	r3, #0
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	371c      	adds	r7, #28
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd90      	pop	{r4, r7, pc}
 8006dd4:	43480000 	.word	0x43480000

08006dd8 <I2C_LowLevel_Init>:
 * @param ClockSpeed Bus communication frequency in Hz
 * @param OwnAddress MCU I2C address
 * @return none.
 **************************************************************************/
void I2C_LowLevel_Init(uint32_t ClockSpeed, uint8_t OwnAddress)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b088      	sub	sp, #32
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
 8006de0:	460b      	mov	r3, r1
 8006de2:	70fb      	strb	r3, [r7, #3]
	I2C_InitTypeDef  I2C_InitStructure;
	GPIO_InitTypeDef  GPIO_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8006de4:	2101      	movs	r1, #1
 8006de6:	2008      	movs	r0, #8
 8006de8:	f7fd f938 	bl	800405c <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 8006dec:	2101      	movs	r1, #1
 8006dee:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8006df2:	f7fd f951 	bl	8004098 <RCC_APB1PeriphClockCmd>


	/* Configure I2C_EE pins: SCL and SDA */
	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_6 | GPIO_Pin_7;
 8006df6:	23c0      	movs	r3, #192	; 0xc0
 8006df8:	81bb      	strh	r3, [r7, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8006dfa:	2303      	movs	r3, #3
 8006dfc:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 8006dfe:	231c      	movs	r3, #28
 8006e00:	73fb      	strb	r3, [r7, #15]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8006e02:	f107 030c 	add.w	r3, r7, #12
 8006e06:	4619      	mov	r1, r3
 8006e08:	4810      	ldr	r0, [pc, #64]	; (8006e4c <I2C_LowLevel_Init+0x74>)
 8006e0a:	f7fc fe17 	bl	8003a3c <GPIO_Init>

	/* I2C configuration */
	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	82bb      	strh	r3, [r7, #20]
	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 8006e12:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8006e16:	82fb      	strh	r3, [r7, #22]
	I2C_InitStructure.I2C_OwnAddress1 = OwnAddress;
 8006e18:	78fb      	ldrb	r3, [r7, #3]
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	833b      	strh	r3, [r7, #24]
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 8006e1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e22:	837b      	strh	r3, [r7, #26]
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8006e24:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006e28:	83bb      	strh	r3, [r7, #28]
	I2C_InitStructure.I2C_ClockSpeed = ClockSpeed;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	613b      	str	r3, [r7, #16]

	/* I2C Peripheral Enable */
	I2C_Cmd(I2C1, ENABLE);
 8006e2e:	2101      	movs	r1, #1
 8006e30:	4807      	ldr	r0, [pc, #28]	; (8006e50 <I2C_LowLevel_Init+0x78>)
 8006e32:	f7fc ff81 	bl	8003d38 <I2C_Cmd>
	/* Apply I2C configuration after enabling it */
	I2C_Init(I2C1, &I2C_InitStructure);
 8006e36:	f107 0310 	add.w	r3, r7, #16
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	4804      	ldr	r0, [pc, #16]	; (8006e50 <I2C_LowLevel_Init+0x78>)
 8006e3e:	f7fc feb9 	bl	8003bb4 <I2C_Init>
}
 8006e42:	bf00      	nop
 8006e44:	3720      	adds	r7, #32
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
 8006e4a:	bf00      	nop
 8006e4c:	40010c00 	.word	0x40010c00
 8006e50:	40005400 	.word	0x40005400

08006e54 <i2c_slave_mem_read>:
 * @param writeBuffer pointer to the buffer to hold the read data.
 * @param bytesNum number of bytes to read from slave.
 * @return 0 on success, -1 on timeout.
 **************************************************************************/
int8_t i2c_slave_mem_read(uint8_t slaveAddr, uint8_t registerAddr, uint8_t* writeBuffer, uint8_t bytesNum)
{
 8006e54:	b590      	push	{r4, r7, lr}
 8006e56:	b085      	sub	sp, #20
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	603a      	str	r2, [r7, #0]
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	4603      	mov	r3, r0
 8006e60:	71fb      	strb	r3, [r7, #7]
 8006e62:	460b      	mov	r3, r1
 8006e64:	71bb      	strb	r3, [r7, #6]
 8006e66:	4613      	mov	r3, r2
 8006e68:	717b      	strb	r3, [r7, #5]
	uint8_t i;

	i = bytesNum;
 8006e6a:	797b      	ldrb	r3, [r7, #5]
 8006e6c:	73fb      	strb	r3, [r7, #15]
	timeout_alarm_set(5*bytesNum);
 8006e6e:	797a      	ldrb	r2, [r7, #5]
 8006e70:	4613      	mov	r3, r2
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	4413      	add	r3, r2
 8006e76:	4618      	mov	r0, r3
 8006e78:	f002 f940 	bl	80090fc <timeout_alarm_set>

	I2C_AcknowledgeConfig(I2C1,ENABLE);
 8006e7c:	2101      	movs	r1, #1
 8006e7e:	4851      	ldr	r0, [pc, #324]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006e80:	f7fc ffb7 	bl	8003df2 <I2C_AcknowledgeConfig>

	I2C_GenerateSTART(I2C1,ENABLE);
 8006e84:	2101      	movs	r1, #1
 8006e86:	484f      	ldr	r0, [pc, #316]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006e88:	f7fc ff75 	bl	8003d76 <I2C_GenerateSTART>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT))
 8006e8c:	e007      	b.n	8006e9e <i2c_slave_mem_read+0x4a>
	{
		if(timeout_alarm_status_check() == 1)
 8006e8e:	f002 f953 	bl	8009138 <timeout_alarm_status_check>
 8006e92:	4603      	mov	r3, r0
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d102      	bne.n	8006e9e <i2c_slave_mem_read+0x4a>
			return -1;
 8006e98:	f04f 33ff 	mov.w	r3, #4294967295
 8006e9c:	e08e      	b.n	8006fbc <i2c_slave_mem_read+0x168>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT))
 8006e9e:	494a      	ldr	r1, [pc, #296]	; (8006fc8 <i2c_slave_mem_read+0x174>)
 8006ea0:	4848      	ldr	r0, [pc, #288]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006ea2:	f7fc fffe 	bl	8003ea2 <I2C_CheckEvent>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d0f0      	beq.n	8006e8e <i2c_slave_mem_read+0x3a>
	}

	I2C_Send7bitAddress(I2C1, (slaveAddr<<1), I2C_Direction_Transmitter);
 8006eac:	79fb      	ldrb	r3, [r7, #7]
 8006eae:	005b      	lsls	r3, r3, #1
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	4619      	mov	r1, r3
 8006eb6:	4843      	ldr	r0, [pc, #268]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006eb8:	f7fc ffd6 	bl	8003e68 <I2C_Send7bitAddress>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8006ebc:	e007      	b.n	8006ece <i2c_slave_mem_read+0x7a>
	{
		if(timeout_alarm_status_check() == 1)
 8006ebe:	f002 f93b 	bl	8009138 <timeout_alarm_status_check>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d102      	bne.n	8006ece <i2c_slave_mem_read+0x7a>
			return -1;
 8006ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8006ecc:	e076      	b.n	8006fbc <i2c_slave_mem_read+0x168>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8006ece:	493f      	ldr	r1, [pc, #252]	; (8006fcc <i2c_slave_mem_read+0x178>)
 8006ed0:	483c      	ldr	r0, [pc, #240]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006ed2:	f7fc ffe6 	bl	8003ea2 <I2C_CheckEvent>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d0f0      	beq.n	8006ebe <i2c_slave_mem_read+0x6a>
	}

	I2C_SendData(I2C1, registerAddr);
 8006edc:	79bb      	ldrb	r3, [r7, #6]
 8006ede:	4619      	mov	r1, r3
 8006ee0:	4838      	ldr	r0, [pc, #224]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006ee2:	f7fc ffa5 	bl	8003e30 <I2C_SendData>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED))
 8006ee6:	e007      	b.n	8006ef8 <i2c_slave_mem_read+0xa4>
	{
		if(timeout_alarm_status_check() == 1)
 8006ee8:	f002 f926 	bl	8009138 <timeout_alarm_status_check>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d102      	bne.n	8006ef8 <i2c_slave_mem_read+0xa4>
			return -1;
 8006ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8006ef6:	e061      	b.n	8006fbc <i2c_slave_mem_read+0x168>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED))
 8006ef8:	4935      	ldr	r1, [pc, #212]	; (8006fd0 <i2c_slave_mem_read+0x17c>)
 8006efa:	4832      	ldr	r0, [pc, #200]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006efc:	f7fc ffd1 	bl	8003ea2 <I2C_CheckEvent>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d0f0      	beq.n	8006ee8 <i2c_slave_mem_read+0x94>
	}

	I2C_GenerateSTART(I2C1,ENABLE);
 8006f06:	2101      	movs	r1, #1
 8006f08:	482e      	ldr	r0, [pc, #184]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006f0a:	f7fc ff34 	bl	8003d76 <I2C_GenerateSTART>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT))
 8006f0e:	e007      	b.n	8006f20 <i2c_slave_mem_read+0xcc>
	{
		if(timeout_alarm_status_check() == 1)
 8006f10:	f002 f912 	bl	8009138 <timeout_alarm_status_check>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d102      	bne.n	8006f20 <i2c_slave_mem_read+0xcc>
			return -1;
 8006f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f1e:	e04d      	b.n	8006fbc <i2c_slave_mem_read+0x168>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT))
 8006f20:	4929      	ldr	r1, [pc, #164]	; (8006fc8 <i2c_slave_mem_read+0x174>)
 8006f22:	4828      	ldr	r0, [pc, #160]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006f24:	f7fc ffbd 	bl	8003ea2 <I2C_CheckEvent>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d0f0      	beq.n	8006f10 <i2c_slave_mem_read+0xbc>
	}

	I2C_Send7bitAddress(I2C1, slaveAddr<<1, I2C_Direction_Receiver);
 8006f2e:	79fb      	ldrb	r3, [r7, #7]
 8006f30:	005b      	lsls	r3, r3, #1
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	2201      	movs	r2, #1
 8006f36:	4619      	mov	r1, r3
 8006f38:	4822      	ldr	r0, [pc, #136]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006f3a:	f7fc ff95 	bl	8003e68 <I2C_Send7bitAddress>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED))
 8006f3e:	e007      	b.n	8006f50 <i2c_slave_mem_read+0xfc>
	{
		if(timeout_alarm_status_check() == 1)
 8006f40:	f002 f8fa 	bl	8009138 <timeout_alarm_status_check>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b01      	cmp	r3, #1
 8006f48:	d102      	bne.n	8006f50 <i2c_slave_mem_read+0xfc>
			return -1;
 8006f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f4e:	e035      	b.n	8006fbc <i2c_slave_mem_read+0x168>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED))
 8006f50:	4920      	ldr	r1, [pc, #128]	; (8006fd4 <i2c_slave_mem_read+0x180>)
 8006f52:	481c      	ldr	r0, [pc, #112]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006f54:	f7fc ffa5 	bl	8003ea2 <I2C_CheckEvent>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d0f0      	beq.n	8006f40 <i2c_slave_mem_read+0xec>
	}

	while(i>0)
 8006f5e:	e023      	b.n	8006fa8 <i2c_slave_mem_read+0x154>
	{
		while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_RECEIVED))
		{
			if(timeout_alarm_status_check() == 1)
 8006f60:	f002 f8ea 	bl	8009138 <timeout_alarm_status_check>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b01      	cmp	r3, #1
 8006f68:	d102      	bne.n	8006f70 <i2c_slave_mem_read+0x11c>
				return -1;
 8006f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f6e:	e025      	b.n	8006fbc <i2c_slave_mem_read+0x168>
		while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_RECEIVED))
 8006f70:	4919      	ldr	r1, [pc, #100]	; (8006fd8 <i2c_slave_mem_read+0x184>)
 8006f72:	4814      	ldr	r0, [pc, #80]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006f74:	f7fc ff95 	bl	8003ea2 <I2C_CheckEvent>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d0f0      	beq.n	8006f60 <i2c_slave_mem_read+0x10c>
		}
		if(i==1)
 8006f7e:	7bfb      	ldrb	r3, [r7, #15]
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d103      	bne.n	8006f8c <i2c_slave_mem_read+0x138>
			I2C_AcknowledgeConfig(I2C1,DISABLE);
 8006f84:	2100      	movs	r1, #0
 8006f86:	480f      	ldr	r0, [pc, #60]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006f88:	f7fc ff33 	bl	8003df2 <I2C_AcknowledgeConfig>
		writeBuffer[bytesNum-i] = I2C_ReceiveData(I2C1);
 8006f8c:	797a      	ldrb	r2, [r7, #5]
 8006f8e:	7bfb      	ldrb	r3, [r7, #15]
 8006f90:	1ad3      	subs	r3, r2, r3
 8006f92:	461a      	mov	r2, r3
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	189c      	adds	r4, r3, r2
 8006f98:	480a      	ldr	r0, [pc, #40]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006f9a:	f7fc ff58 	bl	8003e4e <I2C_ReceiveData>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	7023      	strb	r3, [r4, #0]
		i--;
 8006fa2:	7bfb      	ldrb	r3, [r7, #15]
 8006fa4:	3b01      	subs	r3, #1
 8006fa6:	73fb      	strb	r3, [r7, #15]
	while(i>0)
 8006fa8:	7bfb      	ldrb	r3, [r7, #15]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d1e0      	bne.n	8006f70 <i2c_slave_mem_read+0x11c>
	}
	I2C_GenerateSTOP(I2C1,ENABLE);
 8006fae:	2101      	movs	r1, #1
 8006fb0:	4804      	ldr	r0, [pc, #16]	; (8006fc4 <i2c_slave_mem_read+0x170>)
 8006fb2:	f7fc feff 	bl	8003db4 <I2C_GenerateSTOP>
	timeout_alarm_off();
 8006fb6:	f002 f8cb 	bl	8009150 <timeout_alarm_off>
	return 0;
 8006fba:	2300      	movs	r3, #0
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3714      	adds	r7, #20
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd90      	pop	{r4, r7, pc}
 8006fc4:	40005400 	.word	0x40005400
 8006fc8:	00030001 	.word	0x00030001
 8006fcc:	00070082 	.word	0x00070082
 8006fd0:	00070084 	.word	0x00070084
 8006fd4:	00030002 	.word	0x00030002
 8006fd8:	00030040 	.word	0x00030040

08006fdc <i2c_slave_mem_write>:
 * @param registerAddr starting memory location of slave to start writing to.
 * @param writedata data to be written to the slave register.
 * @return 0 on success, -1 on timeout.
 **************************************************************************/
int8_t i2c_slave_mem_write(uint8_t slaveAddr, uint8_t registerAddr, uint8_t writeData)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b082      	sub	sp, #8
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	71fb      	strb	r3, [r7, #7]
 8006fe6:	460b      	mov	r3, r1
 8006fe8:	71bb      	strb	r3, [r7, #6]
 8006fea:	4613      	mov	r3, r2
 8006fec:	717b      	strb	r3, [r7, #5]
	timeout_alarm_set(20);
 8006fee:	2014      	movs	r0, #20
 8006ff0:	f002 f884 	bl	80090fc <timeout_alarm_set>

	I2C_GenerateSTART(I2C1,ENABLE);
 8006ff4:	2101      	movs	r1, #1
 8006ff6:	482f      	ldr	r0, [pc, #188]	; (80070b4 <i2c_slave_mem_write+0xd8>)
 8006ff8:	f7fc febd 	bl	8003d76 <I2C_GenerateSTART>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT))
 8006ffc:	e007      	b.n	800700e <i2c_slave_mem_write+0x32>
	{
			if(timeout_alarm_status_check() == 1)
 8006ffe:	f002 f89b 	bl	8009138 <timeout_alarm_status_check>
 8007002:	4603      	mov	r3, r0
 8007004:	2b01      	cmp	r3, #1
 8007006:	d102      	bne.n	800700e <i2c_slave_mem_write+0x32>
				return -1;
 8007008:	f04f 33ff 	mov.w	r3, #4294967295
 800700c:	e04d      	b.n	80070aa <i2c_slave_mem_write+0xce>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT))
 800700e:	492a      	ldr	r1, [pc, #168]	; (80070b8 <i2c_slave_mem_write+0xdc>)
 8007010:	4828      	ldr	r0, [pc, #160]	; (80070b4 <i2c_slave_mem_write+0xd8>)
 8007012:	f7fc ff46 	bl	8003ea2 <I2C_CheckEvent>
 8007016:	4603      	mov	r3, r0
 8007018:	2b00      	cmp	r3, #0
 800701a:	d0f0      	beq.n	8006ffe <i2c_slave_mem_write+0x22>
	}

	I2C_Send7bitAddress(I2C1, (slaveAddr<<1), I2C_Direction_Transmitter);
 800701c:	79fb      	ldrb	r3, [r7, #7]
 800701e:	005b      	lsls	r3, r3, #1
 8007020:	b2db      	uxtb	r3, r3
 8007022:	2200      	movs	r2, #0
 8007024:	4619      	mov	r1, r3
 8007026:	4823      	ldr	r0, [pc, #140]	; (80070b4 <i2c_slave_mem_write+0xd8>)
 8007028:	f7fc ff1e 	bl	8003e68 <I2C_Send7bitAddress>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 800702c:	e007      	b.n	800703e <i2c_slave_mem_write+0x62>
	{
			if(timeout_alarm_status_check() == 1)
 800702e:	f002 f883 	bl	8009138 <timeout_alarm_status_check>
 8007032:	4603      	mov	r3, r0
 8007034:	2b01      	cmp	r3, #1
 8007036:	d102      	bne.n	800703e <i2c_slave_mem_write+0x62>
				return -1;
 8007038:	f04f 33ff 	mov.w	r3, #4294967295
 800703c:	e035      	b.n	80070aa <i2c_slave_mem_write+0xce>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 800703e:	491f      	ldr	r1, [pc, #124]	; (80070bc <i2c_slave_mem_write+0xe0>)
 8007040:	481c      	ldr	r0, [pc, #112]	; (80070b4 <i2c_slave_mem_write+0xd8>)
 8007042:	f7fc ff2e 	bl	8003ea2 <I2C_CheckEvent>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d0f0      	beq.n	800702e <i2c_slave_mem_write+0x52>
	}

	I2C_SendData(I2C1,registerAddr);
 800704c:	79bb      	ldrb	r3, [r7, #6]
 800704e:	4619      	mov	r1, r3
 8007050:	4818      	ldr	r0, [pc, #96]	; (80070b4 <i2c_slave_mem_write+0xd8>)
 8007052:	f7fc feed 	bl	8003e30 <I2C_SendData>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED))
 8007056:	e007      	b.n	8007068 <i2c_slave_mem_write+0x8c>
	{
			if(timeout_alarm_status_check() == 1)
 8007058:	f002 f86e 	bl	8009138 <timeout_alarm_status_check>
 800705c:	4603      	mov	r3, r0
 800705e:	2b01      	cmp	r3, #1
 8007060:	d102      	bne.n	8007068 <i2c_slave_mem_write+0x8c>
				return -1;
 8007062:	f04f 33ff 	mov.w	r3, #4294967295
 8007066:	e020      	b.n	80070aa <i2c_slave_mem_write+0xce>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED))
 8007068:	4915      	ldr	r1, [pc, #84]	; (80070c0 <i2c_slave_mem_write+0xe4>)
 800706a:	4812      	ldr	r0, [pc, #72]	; (80070b4 <i2c_slave_mem_write+0xd8>)
 800706c:	f7fc ff19 	bl	8003ea2 <I2C_CheckEvent>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d0f0      	beq.n	8007058 <i2c_slave_mem_write+0x7c>
	}

	I2C_SendData(I2C1,writeData);
 8007076:	797b      	ldrb	r3, [r7, #5]
 8007078:	4619      	mov	r1, r3
 800707a:	480e      	ldr	r0, [pc, #56]	; (80070b4 <i2c_slave_mem_write+0xd8>)
 800707c:	f7fc fed8 	bl	8003e30 <I2C_SendData>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED))
 8007080:	e007      	b.n	8007092 <i2c_slave_mem_write+0xb6>
	{
			if(timeout_alarm_status_check() == 1)
 8007082:	f002 f859 	bl	8009138 <timeout_alarm_status_check>
 8007086:	4603      	mov	r3, r0
 8007088:	2b01      	cmp	r3, #1
 800708a:	d102      	bne.n	8007092 <i2c_slave_mem_write+0xb6>
				return -1;
 800708c:	f04f 33ff 	mov.w	r3, #4294967295
 8007090:	e00b      	b.n	80070aa <i2c_slave_mem_write+0xce>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED))
 8007092:	490b      	ldr	r1, [pc, #44]	; (80070c0 <i2c_slave_mem_write+0xe4>)
 8007094:	4807      	ldr	r0, [pc, #28]	; (80070b4 <i2c_slave_mem_write+0xd8>)
 8007096:	f7fc ff04 	bl	8003ea2 <I2C_CheckEvent>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d0f0      	beq.n	8007082 <i2c_slave_mem_write+0xa6>
	}

	I2C_GenerateSTOP(I2C1,ENABLE);
 80070a0:	2101      	movs	r1, #1
 80070a2:	4804      	ldr	r0, [pc, #16]	; (80070b4 <i2c_slave_mem_write+0xd8>)
 80070a4:	f7fc fe86 	bl	8003db4 <I2C_GenerateSTOP>

	return 0;
 80070a8:	2300      	movs	r3, #0
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3708      	adds	r7, #8
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}
 80070b2:	bf00      	nop
 80070b4:	40005400 	.word	0x40005400
 80070b8:	00030001 	.word	0x00030001
 80070bc:	00070082 	.word	0x00070082
 80070c0:	00070084 	.word	0x00070084

080070c4 <test_task>:
int16_t gyroRawData[3];
int16_t accelRawData[3];
int16_t magRawData[3];

void test_task(void *pvParameters)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b085      	sub	sp, #20
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
	int8_t errorValue;

	while(1)
	{
		errorValue++;
 80070cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80070d0:	b2db      	uxtb	r3, r3
 80070d2:	3301      	adds	r3, #1
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	73fb      	strb	r3, [r7, #15]
 80070d8:	e7f8      	b.n	80070cc <test_task+0x8>
	...

080070dc <motion_control_task>:

	}
}

void motion_control_task(void *pvParameters)
{
 80070dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e0:	b09b      	sub	sp, #108	; 0x6c
 80070e2:	af06      	add	r7, sp, #24
 80070e4:	6078      	str	r0, [r7, #4]
#define CALC_WORK_TIME 0
#if CALC_WORK_TIME
uint8_t workCount=0;
#endif

	uint8_t accelCalibFlag=0;
 80070e6:	2300      	movs	r3, #0
 80070e8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	float accelCalibVal[3]={0};
 80070ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80070f0:	2200      	movs	r2, #0
 80070f2:	601a      	str	r2, [r3, #0]
 80070f4:	605a      	str	r2, [r3, #4]
 80070f6:	609a      	str	r2, [r3, #8]
	float accelFiltered[3]={0};
 80070f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80070fc:	2200      	movs	r2, #0
 80070fe:	601a      	str	r2, [r3, #0]
 8007100:	605a      	str	r2, [r3, #4]
 8007102:	609a      	str	r2, [r3, #8]
	float gyroRawRadPerSec[3] = {0};
 8007104:	f107 0318 	add.w	r3, r7, #24
 8007108:	2200      	movs	r2, #0
 800710a:	601a      	str	r2, [r3, #0]
 800710c:	605a      	str	r2, [r3, #4]
 800710e:	609a      	str	r2, [r3, #8]

	uint8_t gyroCalibFlag=0;
 8007110:	2300      	movs	r3, #0
 8007112:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	float gyroCalibVal[3]={0};
 8007116:	f107 030c 	add.w	r3, r7, #12
 800711a:	2200      	movs	r2, #0
 800711c:	601a      	str	r2, [r3, #0]
 800711e:	605a      	str	r2, [r3, #4]
 8007120:	609a      	str	r2, [r3, #8]

	extern volatile float roll, pitch, yaw;

	const float accelFilterAlpha = 0.05;
 8007122:	4b85      	ldr	r3, [pc, #532]	; (8007338 <motion_control_task+0x25c>)
 8007124:	63fb      	str	r3, [r7, #60]	; 0x3c

	uint32_t i=0,j=0;
 8007126:	2300      	movs	r3, #0
 8007128:	64bb      	str	r3, [r7, #72]	; 0x48
 800712a:	2300      	movs	r3, #0
 800712c:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t magReadCount=0;
 800712e:	2300      	movs	r3, #0
 8007130:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	while(1)
	{
    	if(!gyroCalibFlag)
 8007134:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8007138:	2b00      	cmp	r3, #0
 800713a:	d114      	bne.n	8007166 <motion_control_task+0x8a>
    	{
    		uart_printf("gyro calibration started\n");
 800713c:	487f      	ldr	r0, [pc, #508]	; (800733c <motion_control_task+0x260>)
 800713e:	f001 fddb 	bl	8008cf8 <printf_>
    		if(gyro_calc_bias(gyroCalibVal)<0)
 8007142:	f107 030c 	add.w	r3, r7, #12
 8007146:	4618      	mov	r0, r3
 8007148:	f7ff fd2c 	bl	8006ba4 <gyro_calc_bias>
 800714c:	4603      	mov	r3, r0
 800714e:	2b00      	cmp	r3, #0
 8007150:	da03      	bge.n	800715a <motion_control_task+0x7e>
    		{
    			uart_printf("gyro calibration fail\n");
 8007152:	487b      	ldr	r0, [pc, #492]	; (8007340 <motion_control_task+0x264>)
 8007154:	f001 fdd0 	bl	8008cf8 <printf_>
    			while(1);
 8007158:	e7fe      	b.n	8007158 <motion_control_task+0x7c>
    		}
    		gyroCalibFlag = 1;
 800715a:	2301      	movs	r3, #1
 800715c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
    		vTaskDelay(10/portTICK_PERIOD_MS);
 8007160:	200a      	movs	r0, #10
 8007162:	f7fb fbab 	bl	80028bc <vTaskDelay>
    	}

    	if(!accelCalibFlag)
 8007166:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800716a:	2b00      	cmp	r3, #0
 800716c:	d114      	bne.n	8007198 <motion_control_task+0xbc>
		{
			uart_printf("accel calibration started\n");
 800716e:	4875      	ldr	r0, [pc, #468]	; (8007344 <motion_control_task+0x268>)
 8007170:	f001 fdc2 	bl	8008cf8 <printf_>
			if(accel_calc_bias(accelCalibVal)<0)
 8007174:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007178:	4618      	mov	r0, r3
 800717a:	f7ff fd97 	bl	8006cac <accel_calc_bias>
 800717e:	4603      	mov	r3, r0
 8007180:	2b00      	cmp	r3, #0
 8007182:	da03      	bge.n	800718c <motion_control_task+0xb0>
			{
				uart_printf("accel calibration fail\n");
 8007184:	4870      	ldr	r0, [pc, #448]	; (8007348 <motion_control_task+0x26c>)
 8007186:	f001 fdb7 	bl	8008cf8 <printf_>
				while(1);
 800718a:	e7fe      	b.n	800718a <motion_control_task+0xae>
			}
			vTaskDelay(10/portTICK_PERIOD_MS);
 800718c:	200a      	movs	r0, #10
 800718e:	f7fb fb95 	bl	80028bc <vTaskDelay>
			accelCalibFlag = 1;
 8007192:	2301      	movs	r3, #1
 8007194:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		}

    	if((gyroCalibFlag == 1)&&(accelCalibFlag == 1))
 8007198:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800719c:	2b01      	cmp	r3, #1
 800719e:	d1c9      	bne.n	8007134 <motion_control_task+0x58>
 80071a0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d1c5      	bne.n	8007134 <motion_control_task+0x58>
#if CALC_WORK_TIME
if(workCount==0)
	uart_printf("*%d\n",millis());
#endif

    		if(magReadCount>=2)
 80071a8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d90e      	bls.n	80071ce <motion_control_task+0xf2>
			{
				if(magneto_measurement_read(magRawData)<0)
 80071b0:	4866      	ldr	r0, [pc, #408]	; (800734c <motion_control_task+0x270>)
 80071b2:	f7ff fc6d 	bl	8006a90 <magneto_measurement_read>
 80071b6:	4603      	mov	r3, r0
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	da02      	bge.n	80071c2 <motion_control_task+0xe6>
					uart_printf("magnetometer read fail\n");
 80071bc:	4864      	ldr	r0, [pc, #400]	; (8007350 <motion_control_task+0x274>)
 80071be:	f001 fd9b 	bl	8008cf8 <printf_>
				magReadCount=0;
 80071c2:	2300      	movs	r3, #0
 80071c4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				vTaskDelay(1/portTICK_PERIOD_MS);
 80071c8:	2001      	movs	r0, #1
 80071ca:	f7fb fb77 	bl	80028bc <vTaskDelay>

			}
			magReadCount++;
 80071ce:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80071d2:	3301      	adds	r3, #1
 80071d4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

    		if(imu_raw_measurement_read(accelRawData, gyroRawData)<0)
 80071d8:	495e      	ldr	r1, [pc, #376]	; (8007354 <motion_control_task+0x278>)
 80071da:	485f      	ldr	r0, [pc, #380]	; (8007358 <motion_control_task+0x27c>)
 80071dc:	f7ff fc8e 	bl	8006afc <imu_raw_measurement_read>
 80071e0:	4603      	mov	r3, r0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	da02      	bge.n	80071ec <motion_control_task+0x110>
    			uart_printf("imu read fail\n");
 80071e6:	485d      	ldr	r0, [pc, #372]	; (800735c <motion_control_task+0x280>)
 80071e8:	f001 fd86 	bl	8008cf8 <printf_>

    		accel_caliberate(accelRawData, accelCalibVal);
 80071ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80071f0:	4619      	mov	r1, r3
 80071f2:	4859      	ldr	r0, [pc, #356]	; (8007358 <motion_control_task+0x27c>)
 80071f4:	f7ff fa7a 	bl	80066ec <accel_caliberate>

    		low_pass_filter(accelRawData[X_AXIS_INDEX], &accelFiltered[X_AXIS_INDEX], accelFilterAlpha);
 80071f8:	4b57      	ldr	r3, [pc, #348]	; (8007358 <motion_control_task+0x27c>)
 80071fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80071fe:	4618      	mov	r0, r3
 8007200:	f7f9 fdc0 	bl	8000d84 <__aeabi_i2f>
 8007204:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007208:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800720a:	4619      	mov	r1, r3
 800720c:	f7ff f9fa 	bl	8006604 <low_pass_filter>
    		low_pass_filter(accelRawData[Y_AXIS_INDEX], &accelFiltered[Y_AXIS_INDEX], accelFilterAlpha);
 8007210:	4b51      	ldr	r3, [pc, #324]	; (8007358 <motion_control_task+0x27c>)
 8007212:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8007216:	4618      	mov	r0, r3
 8007218:	f7f9 fdb4 	bl	8000d84 <__aeabi_i2f>
 800721c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007220:	3304      	adds	r3, #4
 8007222:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007224:	4619      	mov	r1, r3
 8007226:	f7ff f9ed 	bl	8006604 <low_pass_filter>
    		low_pass_filter(accelRawData[Z_AXIS_INDEX], &accelFiltered[Z_AXIS_INDEX], accelFilterAlpha);
 800722a:	4b4b      	ldr	r3, [pc, #300]	; (8007358 <motion_control_task+0x27c>)
 800722c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8007230:	4618      	mov	r0, r3
 8007232:	f7f9 fda7 	bl	8000d84 <__aeabi_i2f>
 8007236:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800723a:	3308      	adds	r3, #8
 800723c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800723e:	4619      	mov	r1, r3
 8007240:	f7ff f9e0 	bl	8006604 <low_pass_filter>

    		gyro_caliberate(gyroRawData, gyroCalibVal);
 8007244:	f107 030c 	add.w	r3, r7, #12
 8007248:	4619      	mov	r1, r3
 800724a:	4842      	ldr	r0, [pc, #264]	; (8007354 <motion_control_task+0x278>)
 800724c:	f7ff fa00 	bl	8006650 <gyro_caliberate>

			//convert to radians/second
    		gyroRawRadPerSec[X_AXIS_INDEX] = convert_degrees_to_radians((float)gyroRawData[X_AXIS_INDEX]);
 8007250:	4b40      	ldr	r3, [pc, #256]	; (8007354 <motion_control_task+0x278>)
 8007252:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007256:	4618      	mov	r0, r3
 8007258:	f7f9 fd94 	bl	8000d84 <__aeabi_i2f>
 800725c:	4603      	mov	r3, r0
 800725e:	4618      	mov	r0, r3
 8007260:	f7ff fa92 	bl	8006788 <convert_degrees_to_radians>
 8007264:	4603      	mov	r3, r0
 8007266:	61bb      	str	r3, [r7, #24]
    		gyroRawRadPerSec[Y_AXIS_INDEX] = convert_degrees_to_radians((float)gyroRawData[Y_AXIS_INDEX]);
 8007268:	4b3a      	ldr	r3, [pc, #232]	; (8007354 <motion_control_task+0x278>)
 800726a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800726e:	4618      	mov	r0, r3
 8007270:	f7f9 fd88 	bl	8000d84 <__aeabi_i2f>
 8007274:	4603      	mov	r3, r0
 8007276:	4618      	mov	r0, r3
 8007278:	f7ff fa86 	bl	8006788 <convert_degrees_to_radians>
 800727c:	4603      	mov	r3, r0
 800727e:	61fb      	str	r3, [r7, #28]
    		gyroRawRadPerSec[Z_AXIS_INDEX] = convert_degrees_to_radians((float)gyroRawData[Z_AXIS_INDEX]);
 8007280:	4b34      	ldr	r3, [pc, #208]	; (8007354 <motion_control_task+0x278>)
 8007282:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8007286:	4618      	mov	r0, r3
 8007288:	f7f9 fd7c 	bl	8000d84 <__aeabi_i2f>
 800728c:	4603      	mov	r3, r0
 800728e:	4618      	mov	r0, r3
 8007290:	f7ff fa7a 	bl	8006788 <convert_degrees_to_radians>
 8007294:	4603      	mov	r3, r0
 8007296:	623b      	str	r3, [r7, #32]


			for(j=0;j<5;j++)
 8007298:	2300      	movs	r3, #0
 800729a:	647b      	str	r3, [r7, #68]	; 0x44
 800729c:	e02d      	b.n	80072fa <motion_control_task+0x21e>
			{
				MadgwickAHRSupdate(gyroRawRadPerSec[X_AXIS_INDEX], gyroRawRadPerSec[Y_AXIS_INDEX], gyroRawRadPerSec[Z_AXIS_INDEX],
 800729e:	69be      	ldr	r6, [r7, #24]
 80072a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80072a4:	f8d7 9020 	ldr.w	r9, [r7, #32]
 80072a8:	f8d7 a024 	ldr.w	sl, [r7, #36]	; 0x24
 80072ac:	6abc      	ldr	r4, [r7, #40]	; 0x28
 80072ae:	6afd      	ldr	r5, [r7, #44]	; 0x2c
								   accelFiltered[X_AXIS_INDEX], accelFiltered[Y_AXIS_INDEX], accelFiltered[Z_AXIS_INDEX],
								   magRawData[X_AXIS_INDEX], magRawData[Y_AXIS_INDEX], magRawData[Z_AXIS_INDEX]);
 80072b0:	4b26      	ldr	r3, [pc, #152]	; (800734c <motion_control_task+0x270>)
 80072b2:	f9b3 3000 	ldrsh.w	r3, [r3]
				MadgwickAHRSupdate(gyroRawRadPerSec[X_AXIS_INDEX], gyroRawRadPerSec[Y_AXIS_INDEX], gyroRawRadPerSec[Z_AXIS_INDEX],
 80072b6:	4618      	mov	r0, r3
 80072b8:	f7f9 fd64 	bl	8000d84 <__aeabi_i2f>
 80072bc:	4683      	mov	fp, r0
								   magRawData[X_AXIS_INDEX], magRawData[Y_AXIS_INDEX], magRawData[Z_AXIS_INDEX]);
 80072be:	4b23      	ldr	r3, [pc, #140]	; (800734c <motion_control_task+0x270>)
 80072c0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
				MadgwickAHRSupdate(gyroRawRadPerSec[X_AXIS_INDEX], gyroRawRadPerSec[Y_AXIS_INDEX], gyroRawRadPerSec[Z_AXIS_INDEX],
 80072c4:	4618      	mov	r0, r3
 80072c6:	f7f9 fd5d 	bl	8000d84 <__aeabi_i2f>
 80072ca:	6038      	str	r0, [r7, #0]
								   magRawData[X_AXIS_INDEX], magRawData[Y_AXIS_INDEX], magRawData[Z_AXIS_INDEX]);
 80072cc:	4b1f      	ldr	r3, [pc, #124]	; (800734c <motion_control_task+0x270>)
 80072ce:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
				MadgwickAHRSupdate(gyroRawRadPerSec[X_AXIS_INDEX], gyroRawRadPerSec[Y_AXIS_INDEX], gyroRawRadPerSec[Z_AXIS_INDEX],
 80072d2:	4618      	mov	r0, r3
 80072d4:	f7f9 fd56 	bl	8000d84 <__aeabi_i2f>
 80072d8:	4603      	mov	r3, r0
 80072da:	9304      	str	r3, [sp, #16]
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	9303      	str	r3, [sp, #12]
 80072e0:	f8cd b008 	str.w	fp, [sp, #8]
 80072e4:	9501      	str	r5, [sp, #4]
 80072e6:	9400      	str	r4, [sp, #0]
 80072e8:	4653      	mov	r3, sl
 80072ea:	464a      	mov	r2, r9
 80072ec:	4641      	mov	r1, r8
 80072ee:	4630      	mov	r0, r6
 80072f0:	f7fd fb7e 	bl	80049f0 <MadgwickAHRSupdate>
			for(j=0;j<5;j++)
 80072f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072f6:	3301      	adds	r3, #1
 80072f8:	647b      	str	r3, [r7, #68]	; 0x44
 80072fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072fc:	2b04      	cmp	r3, #4
 80072fe:	d9ce      	bls.n	800729e <motion_control_task+0x1c2>
			}
			Madgwick_computeAngles();
 8007300:	f7ff f892 	bl	8006428 <Madgwick_computeAngles>
	uart_printf("#%d\n",millis());
	workCount=0;
}
#endif

			i++;
 8007304:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007306:	3301      	adds	r3, #1
 8007308:	64bb      	str	r3, [r7, #72]	; 0x48
			if(i==20)
 800730a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800730c:	2b14      	cmp	r3, #20
 800730e:	f47f af11 	bne.w	8007134 <motion_control_task+0x58>
			{
				uart_printf("%.1f\n", convert_radians_to_degrees(roll));
 8007312:	4b13      	ldr	r3, [pc, #76]	; (8007360 <motion_control_task+0x284>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4618      	mov	r0, r3
 8007318:	f7ff fa52 	bl	80067c0 <convert_radians_to_degrees>
 800731c:	4603      	mov	r3, r0
 800731e:	4618      	mov	r0, r3
 8007320:	f7f9 f8da 	bl	80004d8 <__aeabi_f2d>
 8007324:	4603      	mov	r3, r0
 8007326:	460c      	mov	r4, r1
 8007328:	461a      	mov	r2, r3
 800732a:	4623      	mov	r3, r4
 800732c:	480d      	ldr	r0, [pc, #52]	; (8007364 <motion_control_task+0x288>)
 800732e:	f001 fce3 	bl	8008cf8 <printf_>
//				uart_printf("roll: %.1f  pitch: %.1f  yaw: %.1f\n", roll_filtered*DEGREE_CNVRT_CONST, pitch_filtered*DEGREE_CNVRT_CONST, yaw_filtered*DEGREE_CNVRT_CONST);

				i=0;
 8007332:	2300      	movs	r3, #0
 8007334:	64bb      	str	r3, [r7, #72]	; 0x48
    	if(!gyroCalibFlag)
 8007336:	e6fd      	b.n	8007134 <motion_control_task+0x58>
 8007338:	3d4ccccd 	.word	0x3d4ccccd
 800733c:	08009bb8 	.word	0x08009bb8
 8007340:	08009bd4 	.word	0x08009bd4
 8007344:	08009bec 	.word	0x08009bec
 8007348:	08009c08 	.word	0x08009c08
 800734c:	20001e30 	.word	0x20001e30
 8007350:	08009c20 	.word	0x08009c20
 8007354:	20001e40 	.word	0x20001e40
 8007358:	20001e38 	.word	0x20001e38
 800735c:	08009c38 	.word	0x08009c38
 8007360:	20001e10 	.word	0x20001e10
 8007364:	08009c48 	.word	0x08009c48

08007368 <drone_init_task>:
	}
}


void drone_init_task(void *pvParameters)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b084      	sub	sp, #16
 800736c:	af02      	add	r7, sp, #8
 800736e:	6078      	str	r0, [r7, #4]
	timer3_init();
 8007370:	f001 fdfa 	bl	8008f68 <timer3_init>
	motors_pwm_init();
 8007374:	f001 fe2c 	bl	8008fd0 <motors_pwm_init>
	I2C_LowLevel_Init(400000, 0x38);
 8007378:	2138      	movs	r1, #56	; 0x38
 800737a:	4827      	ldr	r0, [pc, #156]	; (8007418 <drone_init_task+0xb0>)
 800737c:	f7ff fd2c 	bl	8006dd8 <I2C_LowLevel_Init>
	debug_led_init();
 8007380:	f7ff fa3a 	bl	80067f8 <debug_led_init>
	uart_console_init(9600);
 8007384:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8007388:	f001 fef2 	bl	8009170 <uart_console_init>
	/*safety delay for mpu6050 to powerup*/
	vTaskDelay(500/portTICK_PERIOD_MS);
 800738c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007390:	f7fb fa94 	bl	80028bc <vTaskDelay>
	if(mpu6050_init(FS_SEL3, FS_SEL1)<0)
 8007394:	2108      	movs	r1, #8
 8007396:	2018      	movs	r0, #24
 8007398:	f7ff fa4c 	bl	8006834 <mpu6050_init>
 800739c:	4603      	mov	r3, r0
 800739e:	2b00      	cmp	r3, #0
 80073a0:	da03      	bge.n	80073aa <drone_init_task+0x42>
	{
		uart_printf("mpu6050 init failed.\n");
 80073a2:	481e      	ldr	r0, [pc, #120]	; (800741c <drone_init_task+0xb4>)
 80073a4:	f001 fca8 	bl	8008cf8 <printf_>
		while(1);
 80073a8:	e7fe      	b.n	80073a8 <drone_init_task+0x40>
	}

	if(mpu6050_aux_i2c_bus_host_access(MPU6050_HOST_AUX_BUS_CONNECT)<0)
 80073aa:	2001      	movs	r0, #1
 80073ac:	f7ff fa80 	bl	80068b0 <mpu6050_aux_i2c_bus_host_access>
 80073b0:	4603      	mov	r3, r0
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	da03      	bge.n	80073be <drone_init_task+0x56>
	{
		uart_printf("aux bus connect failed.\n");
 80073b6:	481a      	ldr	r0, [pc, #104]	; (8007420 <drone_init_task+0xb8>)
 80073b8:	f001 fc9e 	bl	8008cf8 <printf_>
		while(1);
 80073bc:	e7fe      	b.n	80073bc <drone_init_task+0x54>
	}

	if(hmc5883l_init()<0)
 80073be:	f7ff fac4 	bl	800694a <hmc5883l_init>
 80073c2:	4603      	mov	r3, r0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	da03      	bge.n	80073d0 <drone_init_task+0x68>
	{
		uart_printf("magnetometer init failed.\n");
 80073c8:	4816      	ldr	r0, [pc, #88]	; (8007424 <drone_init_task+0xbc>)
 80073ca:	f001 fc95 	bl	8008cf8 <printf_>
		while(1);
 80073ce:	e7fe      	b.n	80073ce <drone_init_task+0x66>
	}

	else
	{
		uart_printf("drone init complete.\n");
 80073d0:	4815      	ldr	r0, [pc, #84]	; (8007428 <drone_init_task+0xc0>)
 80073d2:	f001 fc91 	bl	8008cf8 <printf_>
		vTaskDelay(2000/portTICK_PERIOD_MS);
 80073d6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80073da:	f7fb fa6f 	bl	80028bc <vTaskDelay>
		xTaskCreate(motion_control_task, "motion_control_task", 1000, NULL, 1, NULL );
 80073de:	2300      	movs	r3, #0
 80073e0:	9301      	str	r3, [sp, #4]
 80073e2:	2301      	movs	r3, #1
 80073e4:	9300      	str	r3, [sp, #0]
 80073e6:	2300      	movs	r3, #0
 80073e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80073ec:	490f      	ldr	r1, [pc, #60]	; (800742c <drone_init_task+0xc4>)
 80073ee:	4810      	ldr	r0, [pc, #64]	; (8007430 <drone_init_task+0xc8>)
 80073f0:	f7fb f89c 	bl	800252c <xTaskCreate>
		xTaskCreate(test_task, "test_task", 500, NULL, 1, NULL );
 80073f4:	2300      	movs	r3, #0
 80073f6:	9301      	str	r3, [sp, #4]
 80073f8:	2301      	movs	r3, #1
 80073fa:	9300      	str	r3, [sp, #0]
 80073fc:	2300      	movs	r3, #0
 80073fe:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8007402:	490c      	ldr	r1, [pc, #48]	; (8007434 <drone_init_task+0xcc>)
 8007404:	480c      	ldr	r0, [pc, #48]	; (8007438 <drone_init_task+0xd0>)
 8007406:	f7fb f891 	bl	800252c <xTaskCreate>
		vTaskDelete(NULL);
 800740a:	2000      	movs	r0, #0
 800740c:	f7fb f9c8 	bl	80027a0 <vTaskDelete>
	}
}
 8007410:	bf00      	nop
 8007412:	3708      	adds	r7, #8
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}
 8007418:	00061a80 	.word	0x00061a80
 800741c:	08009c50 	.word	0x08009c50
 8007420:	08009c68 	.word	0x08009c68
 8007424:	08009c84 	.word	0x08009c84
 8007428:	08009ca0 	.word	0x08009ca0
 800742c:	08009cb8 	.word	0x08009cb8
 8007430:	080070dd 	.word	0x080070dd
 8007434:	08009ccc 	.word	0x08009ccc
 8007438:	080070c5 	.word	0x080070c5

0800743c <main>:

int main(void)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b082      	sub	sp, #8
 8007440:	af02      	add	r7, sp, #8
  	xTaskCreate(drone_init_task, "drone_init_task", 200, NULL, 0, NULL );
 8007442:	2300      	movs	r3, #0
 8007444:	9301      	str	r3, [sp, #4]
 8007446:	2300      	movs	r3, #0
 8007448:	9300      	str	r3, [sp, #0]
 800744a:	2300      	movs	r3, #0
 800744c:	22c8      	movs	r2, #200	; 0xc8
 800744e:	4903      	ldr	r1, [pc, #12]	; (800745c <main+0x20>)
 8007450:	4803      	ldr	r0, [pc, #12]	; (8007460 <main+0x24>)
 8007452:	f7fb f86b 	bl	800252c <xTaskCreate>
	vTaskStartScheduler();
 8007456:	f7fb fa65 	bl	8002924 <vTaskStartScheduler>
	while(1);
 800745a:	e7fe      	b.n	800745a <main+0x1e>
 800745c:	08009cd8 	.word	0x08009cd8
 8007460:	08007369 	.word	0x08007369

08007464 <vApplicationMallocFailedHook>:

    }
}

void vApplicationMallocFailedHook( void )
{
 8007464:	b480      	push	{r7}
 8007466:	af00      	add	r7, sp, #0
	/* Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	for( ;; );
 8007468:	e7fe      	b.n	8007468 <vApplicationMallocFailedHook+0x4>

0800746a <vApplicationStackOverflowHook>:
}

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
 800746a:	b480      	push	{r7}
 800746c:	b083      	sub	sp, #12
 800746e:	af00      	add	r7, sp, #0
 8007470:	6078      	str	r0, [r7, #4]
 8007472:	6039      	str	r1, [r7, #0]
	( void ) pxTask;

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	for( ;; );
 8007474:	e7fe      	b.n	8007474 <vApplicationStackOverflowHook+0xa>

08007476 <vApplicationIdleHook>:
}

void vApplicationIdleHook( void )
{
 8007476:	b580      	push	{r7, lr}
 8007478:	b082      	sub	sp, #8
 800747a:	af00      	add	r7, sp, #0
	volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amout of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
 800747c:	f7fa fbb6 	bl	8001bec <xPortGetFreeHeapSize>
 8007480:	4603      	mov	r3, r0
 8007482:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
 8007484:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
 8007486:	bf00      	nop
 8007488:	3708      	adds	r7, #8
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}
	...

08007490 <_putchar>:
  void* arg;
} out_fct_wrap_type;

// custom function
void _putchar(char character)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b082      	sub	sp, #8
 8007494:	af00      	add	r7, sp, #0
 8007496:	4603      	mov	r3, r0
 8007498:	71fb      	strb	r3, [r7, #7]
	USART_SendData(PRINTF_USART, character);
 800749a:	79fb      	ldrb	r3, [r7, #7]
 800749c:	b29b      	uxth	r3, r3
 800749e:	4619      	mov	r1, r3
 80074a0:	4807      	ldr	r0, [pc, #28]	; (80074c0 <_putchar+0x30>)
 80074a2:	f7fd fa78 	bl	8004996 <USART_SendData>
	while(USART_GetFlagStatus(PRINTF_USART, USART_FLAG_TC) == 0);
 80074a6:	bf00      	nop
 80074a8:	2140      	movs	r1, #64	; 0x40
 80074aa:	4805      	ldr	r0, [pc, #20]	; (80074c0 <_putchar+0x30>)
 80074ac:	f7fd fa84 	bl	80049b8 <USART_GetFlagStatus>
 80074b0:	4603      	mov	r3, r0
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d0f8      	beq.n	80074a8 <_putchar+0x18>
}
 80074b6:	bf00      	nop
 80074b8:	3708      	adds	r7, #8
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
 80074be:	bf00      	nop
 80074c0:	40013800 	.word	0x40013800

080074c4 <_out_null>:
}


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	60b9      	str	r1, [r7, #8]
 80074cc:	607a      	str	r2, [r7, #4]
 80074ce:	603b      	str	r3, [r7, #0]
 80074d0:	4603      	mov	r3, r0
 80074d2:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 80074d4:	bf00      	nop
 80074d6:	3714      	adds	r7, #20
 80074d8:	46bd      	mov	sp, r7
 80074da:	bc80      	pop	{r7}
 80074dc:	4770      	bx	lr

080074de <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 80074de:	b580      	push	{r7, lr}
 80074e0:	b084      	sub	sp, #16
 80074e2:	af00      	add	r7, sp, #0
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	607a      	str	r2, [r7, #4]
 80074e8:	603b      	str	r3, [r7, #0]
 80074ea:	4603      	mov	r3, r0
 80074ec:	73fb      	strb	r3, [r7, #15]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 80074ee:	7bfb      	ldrb	r3, [r7, #15]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d003      	beq.n	80074fc <_out_char+0x1e>
    _putchar(character);
 80074f4:	7bfb      	ldrb	r3, [r7, #15]
 80074f6:	4618      	mov	r0, r3
 80074f8:	f7ff ffca 	bl	8007490 <_putchar>
  }
}
 80074fc:	bf00      	nop
 80074fe:	3710      	adds	r7, #16
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}

08007504 <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 8007504:	b480      	push	{r7}
 8007506:	b085      	sub	sp, #20
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	60fb      	str	r3, [r7, #12]
 8007512:	e002      	b.n	800751a <_strnlen_s+0x16>
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	3301      	adds	r3, #1
 8007518:	60fb      	str	r3, [r7, #12]
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d004      	beq.n	800752c <_strnlen_s+0x28>
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	1e5a      	subs	r2, r3, #1
 8007526:	603a      	str	r2, [r7, #0]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d1f3      	bne.n	8007514 <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 800752c:	68fa      	ldr	r2, [r7, #12]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	1ad3      	subs	r3, r2, r3
}
 8007532:	4618      	mov	r0, r3
 8007534:	3714      	adds	r7, #20
 8007536:	46bd      	mov	sp, r7
 8007538:	bc80      	pop	{r7}
 800753a:	4770      	bx	lr

0800753c <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	4603      	mov	r3, r0
 8007544:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 8007546:	79fb      	ldrb	r3, [r7, #7]
 8007548:	2b2f      	cmp	r3, #47	; 0x2f
 800754a:	d904      	bls.n	8007556 <_is_digit+0x1a>
 800754c:	79fb      	ldrb	r3, [r7, #7]
 800754e:	2b39      	cmp	r3, #57	; 0x39
 8007550:	d801      	bhi.n	8007556 <_is_digit+0x1a>
 8007552:	2301      	movs	r3, #1
 8007554:	e000      	b.n	8007558 <_is_digit+0x1c>
 8007556:	2300      	movs	r3, #0
 8007558:	f003 0301 	and.w	r3, r3, #1
 800755c:	b2db      	uxtb	r3, r3
}
 800755e:	4618      	mov	r0, r3
 8007560:	370c      	adds	r7, #12
 8007562:	46bd      	mov	sp, r7
 8007564:	bc80      	pop	{r7}
 8007566:	4770      	bx	lr

08007568 <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b084      	sub	sp, #16
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 8007570:	2300      	movs	r3, #0
 8007572:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8007574:	e00e      	b.n	8007594 <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8007576:	68fa      	ldr	r2, [r7, #12]
 8007578:	4613      	mov	r3, r2
 800757a:	009b      	lsls	r3, r3, #2
 800757c:	4413      	add	r3, r2
 800757e:	005b      	lsls	r3, r3, #1
 8007580:	4618      	mov	r0, r3
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	1c59      	adds	r1, r3, #1
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	6011      	str	r1, [r2, #0]
 800758c:	781b      	ldrb	r3, [r3, #0]
 800758e:	4403      	add	r3, r0
 8007590:	3b30      	subs	r3, #48	; 0x30
 8007592:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	781b      	ldrb	r3, [r3, #0]
 800759a:	4618      	mov	r0, r3
 800759c:	f7ff ffce 	bl	800753c <_is_digit>
 80075a0:	4603      	mov	r3, r0
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d1e7      	bne.n	8007576 <_atoi+0xe>
  }
  return i;
 80075a6:	68fb      	ldr	r3, [r7, #12]
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3710      	adds	r7, #16
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 80075b0:	b590      	push	{r4, r7, lr}
 80075b2:	b087      	sub	sp, #28
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	60b9      	str	r1, [r7, #8]
 80075ba:	607a      	str	r2, [r7, #4]
 80075bc:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 80075c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075c4:	f003 0302 	and.w	r3, r3, #2
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d125      	bne.n	8007618 <_out_rev+0x68>
 80075cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075ce:	f003 0301 	and.w	r3, r3, #1
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d120      	bne.n	8007618 <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 80075d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075d8:	617b      	str	r3, [r7, #20]
 80075da:	e00a      	b.n	80075f2 <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 80075dc:	687a      	ldr	r2, [r7, #4]
 80075de:	1c53      	adds	r3, r2, #1
 80075e0:	607b      	str	r3, [r7, #4]
 80075e2:	68fc      	ldr	r4, [r7, #12]
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	68b9      	ldr	r1, [r7, #8]
 80075e8:	2020      	movs	r0, #32
 80075ea:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	3301      	adds	r3, #1
 80075f0:	617b      	str	r3, [r7, #20]
 80075f2:	697a      	ldr	r2, [r7, #20]
 80075f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d3f0      	bcc.n	80075dc <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 80075fa:	e00d      	b.n	8007618 <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 80075fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075fe:	3b01      	subs	r3, #1
 8007600:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007602:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007606:	4413      	add	r3, r2
 8007608:	7818      	ldrb	r0, [r3, #0]
 800760a:	687a      	ldr	r2, [r7, #4]
 800760c:	1c53      	adds	r3, r2, #1
 800760e:	607b      	str	r3, [r7, #4]
 8007610:	68fc      	ldr	r4, [r7, #12]
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	68b9      	ldr	r1, [r7, #8]
 8007616:	47a0      	blx	r4
  while (len) {
 8007618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800761a:	2b00      	cmp	r3, #0
 800761c:	d1ee      	bne.n	80075fc <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 800761e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007620:	f003 0302 	and.w	r3, r3, #2
 8007624:	2b00      	cmp	r3, #0
 8007626:	d00e      	beq.n	8007646 <_out_rev+0x96>
    while (idx - start_idx < width) {
 8007628:	e007      	b.n	800763a <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	1c53      	adds	r3, r2, #1
 800762e:	607b      	str	r3, [r7, #4]
 8007630:	68fc      	ldr	r4, [r7, #12]
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	68b9      	ldr	r1, [r7, #8]
 8007636:	2020      	movs	r0, #32
 8007638:	47a0      	blx	r4
    while (idx - start_idx < width) {
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	1ad2      	subs	r2, r2, r3
 8007640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007642:	429a      	cmp	r2, r3
 8007644:	d3f1      	bcc.n	800762a <_out_rev+0x7a>
    }
  }

  return idx;
 8007646:	687b      	ldr	r3, [r7, #4]
}
 8007648:	4618      	mov	r0, r3
 800764a:	371c      	adds	r7, #28
 800764c:	46bd      	mov	sp, r7
 800764e:	bd90      	pop	{r4, r7, pc}

08007650 <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b088      	sub	sp, #32
 8007654:	af04      	add	r7, sp, #16
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	607a      	str	r2, [r7, #4]
 800765c:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 800765e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007660:	f003 0302 	and.w	r3, r3, #2
 8007664:	2b00      	cmp	r3, #0
 8007666:	d136      	bne.n	80076d6 <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8007668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800766a:	2b00      	cmp	r3, #0
 800766c:	d018      	beq.n	80076a0 <_ntoa_format+0x50>
 800766e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007670:	f003 0301 	and.w	r3, r3, #1
 8007674:	2b00      	cmp	r3, #0
 8007676:	d013      	beq.n	80076a0 <_ntoa_format+0x50>
 8007678:	f897 3020 	ldrb.w	r3, [r7, #32]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d104      	bne.n	800768a <_ntoa_format+0x3a>
 8007680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007682:	f003 030c 	and.w	r3, r3, #12
 8007686:	2b00      	cmp	r3, #0
 8007688:	d00a      	beq.n	80076a0 <_ntoa_format+0x50>
      width--;
 800768a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800768c:	3b01      	subs	r3, #1
 800768e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8007690:	e006      	b.n	80076a0 <_ntoa_format+0x50>
      buf[len++] = '0';
 8007692:	69fb      	ldr	r3, [r7, #28]
 8007694:	1c5a      	adds	r2, r3, #1
 8007696:	61fa      	str	r2, [r7, #28]
 8007698:	69ba      	ldr	r2, [r7, #24]
 800769a:	4413      	add	r3, r2
 800769c:	2230      	movs	r2, #48	; 0x30
 800769e:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80076a0:	69fa      	ldr	r2, [r7, #28]
 80076a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076a4:	429a      	cmp	r2, r3
 80076a6:	d20a      	bcs.n	80076be <_ntoa_format+0x6e>
 80076a8:	69fb      	ldr	r3, [r7, #28]
 80076aa:	2b1f      	cmp	r3, #31
 80076ac:	d9f1      	bls.n	8007692 <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80076ae:	e006      	b.n	80076be <_ntoa_format+0x6e>
      buf[len++] = '0';
 80076b0:	69fb      	ldr	r3, [r7, #28]
 80076b2:	1c5a      	adds	r2, r3, #1
 80076b4:	61fa      	str	r2, [r7, #28]
 80076b6:	69ba      	ldr	r2, [r7, #24]
 80076b8:	4413      	add	r3, r2
 80076ba:	2230      	movs	r2, #48	; 0x30
 80076bc:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80076be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c0:	f003 0301 	and.w	r3, r3, #1
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d006      	beq.n	80076d6 <_ntoa_format+0x86>
 80076c8:	69fa      	ldr	r2, [r7, #28]
 80076ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076cc:	429a      	cmp	r2, r3
 80076ce:	d202      	bcs.n	80076d6 <_ntoa_format+0x86>
 80076d0:	69fb      	ldr	r3, [r7, #28]
 80076d2:	2b1f      	cmp	r3, #31
 80076d4:	d9ec      	bls.n	80076b0 <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 80076d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076d8:	f003 0310 	and.w	r3, r3, #16
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d058      	beq.n	8007792 <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 80076e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d116      	bne.n	8007718 <_ntoa_format+0xc8>
 80076ea:	69fb      	ldr	r3, [r7, #28]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d013      	beq.n	8007718 <_ntoa_format+0xc8>
 80076f0:	69fa      	ldr	r2, [r7, #28]
 80076f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076f4:	429a      	cmp	r2, r3
 80076f6:	d003      	beq.n	8007700 <_ntoa_format+0xb0>
 80076f8:	69fa      	ldr	r2, [r7, #28]
 80076fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076fc:	429a      	cmp	r2, r3
 80076fe:	d10b      	bne.n	8007718 <_ntoa_format+0xc8>
      len--;
 8007700:	69fb      	ldr	r3, [r7, #28]
 8007702:	3b01      	subs	r3, #1
 8007704:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 8007706:	69fb      	ldr	r3, [r7, #28]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d005      	beq.n	8007718 <_ntoa_format+0xc8>
 800770c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770e:	2b10      	cmp	r3, #16
 8007710:	d102      	bne.n	8007718 <_ntoa_format+0xc8>
        len--;
 8007712:	69fb      	ldr	r3, [r7, #28]
 8007714:	3b01      	subs	r3, #1
 8007716:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8007718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800771a:	2b10      	cmp	r3, #16
 800771c:	d10f      	bne.n	800773e <_ntoa_format+0xee>
 800771e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007720:	f003 0320 	and.w	r3, r3, #32
 8007724:	2b00      	cmp	r3, #0
 8007726:	d10a      	bne.n	800773e <_ntoa_format+0xee>
 8007728:	69fb      	ldr	r3, [r7, #28]
 800772a:	2b1f      	cmp	r3, #31
 800772c:	d807      	bhi.n	800773e <_ntoa_format+0xee>
      buf[len++] = 'x';
 800772e:	69fb      	ldr	r3, [r7, #28]
 8007730:	1c5a      	adds	r2, r3, #1
 8007732:	61fa      	str	r2, [r7, #28]
 8007734:	69ba      	ldr	r2, [r7, #24]
 8007736:	4413      	add	r3, r2
 8007738:	2278      	movs	r2, #120	; 0x78
 800773a:	701a      	strb	r2, [r3, #0]
 800773c:	e01f      	b.n	800777e <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800773e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007740:	2b10      	cmp	r3, #16
 8007742:	d10f      	bne.n	8007764 <_ntoa_format+0x114>
 8007744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007746:	f003 0320 	and.w	r3, r3, #32
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00a      	beq.n	8007764 <_ntoa_format+0x114>
 800774e:	69fb      	ldr	r3, [r7, #28]
 8007750:	2b1f      	cmp	r3, #31
 8007752:	d807      	bhi.n	8007764 <_ntoa_format+0x114>
      buf[len++] = 'X';
 8007754:	69fb      	ldr	r3, [r7, #28]
 8007756:	1c5a      	adds	r2, r3, #1
 8007758:	61fa      	str	r2, [r7, #28]
 800775a:	69ba      	ldr	r2, [r7, #24]
 800775c:	4413      	add	r3, r2
 800775e:	2258      	movs	r2, #88	; 0x58
 8007760:	701a      	strb	r2, [r3, #0]
 8007762:	e00c      	b.n	800777e <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8007764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007766:	2b02      	cmp	r3, #2
 8007768:	d109      	bne.n	800777e <_ntoa_format+0x12e>
 800776a:	69fb      	ldr	r3, [r7, #28]
 800776c:	2b1f      	cmp	r3, #31
 800776e:	d806      	bhi.n	800777e <_ntoa_format+0x12e>
      buf[len++] = 'b';
 8007770:	69fb      	ldr	r3, [r7, #28]
 8007772:	1c5a      	adds	r2, r3, #1
 8007774:	61fa      	str	r2, [r7, #28]
 8007776:	69ba      	ldr	r2, [r7, #24]
 8007778:	4413      	add	r3, r2
 800777a:	2262      	movs	r2, #98	; 0x62
 800777c:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 800777e:	69fb      	ldr	r3, [r7, #28]
 8007780:	2b1f      	cmp	r3, #31
 8007782:	d806      	bhi.n	8007792 <_ntoa_format+0x142>
      buf[len++] = '0';
 8007784:	69fb      	ldr	r3, [r7, #28]
 8007786:	1c5a      	adds	r2, r3, #1
 8007788:	61fa      	str	r2, [r7, #28]
 800778a:	69ba      	ldr	r2, [r7, #24]
 800778c:	4413      	add	r3, r2
 800778e:	2230      	movs	r2, #48	; 0x30
 8007790:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8007792:	69fb      	ldr	r3, [r7, #28]
 8007794:	2b1f      	cmp	r3, #31
 8007796:	d824      	bhi.n	80077e2 <_ntoa_format+0x192>
    if (negative) {
 8007798:	f897 3020 	ldrb.w	r3, [r7, #32]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d007      	beq.n	80077b0 <_ntoa_format+0x160>
      buf[len++] = '-';
 80077a0:	69fb      	ldr	r3, [r7, #28]
 80077a2:	1c5a      	adds	r2, r3, #1
 80077a4:	61fa      	str	r2, [r7, #28]
 80077a6:	69ba      	ldr	r2, [r7, #24]
 80077a8:	4413      	add	r3, r2
 80077aa:	222d      	movs	r2, #45	; 0x2d
 80077ac:	701a      	strb	r2, [r3, #0]
 80077ae:	e018      	b.n	80077e2 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 80077b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077b2:	f003 0304 	and.w	r3, r3, #4
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d007      	beq.n	80077ca <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	1c5a      	adds	r2, r3, #1
 80077be:	61fa      	str	r2, [r7, #28]
 80077c0:	69ba      	ldr	r2, [r7, #24]
 80077c2:	4413      	add	r3, r2
 80077c4:	222b      	movs	r2, #43	; 0x2b
 80077c6:	701a      	strb	r2, [r3, #0]
 80077c8:	e00b      	b.n	80077e2 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 80077ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077cc:	f003 0308 	and.w	r3, r3, #8
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d006      	beq.n	80077e2 <_ntoa_format+0x192>
      buf[len++] = ' ';
 80077d4:	69fb      	ldr	r3, [r7, #28]
 80077d6:	1c5a      	adds	r2, r3, #1
 80077d8:	61fa      	str	r2, [r7, #28]
 80077da:	69ba      	ldr	r2, [r7, #24]
 80077dc:	4413      	add	r3, r2
 80077de:	2220      	movs	r2, #32
 80077e0:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 80077e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077e4:	9303      	str	r3, [sp, #12]
 80077e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077e8:	9302      	str	r3, [sp, #8]
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	9301      	str	r3, [sp, #4]
 80077ee:	69bb      	ldr	r3, [r7, #24]
 80077f0:	9300      	str	r3, [sp, #0]
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	687a      	ldr	r2, [r7, #4]
 80077f6:	68b9      	ldr	r1, [r7, #8]
 80077f8:	68f8      	ldr	r0, [r7, #12]
 80077fa:	f7ff fed9 	bl	80075b0 <_out_rev>
 80077fe:	4603      	mov	r3, r0
}
 8007800:	4618      	mov	r0, r3
 8007802:	3710      	adds	r7, #16
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}

08007808 <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b096      	sub	sp, #88	; 0x58
 800780c:	af08      	add	r7, sp, #32
 800780e:	60f8      	str	r0, [r7, #12]
 8007810:	60b9      	str	r1, [r7, #8]
 8007812:	607a      	str	r2, [r7, #4]
 8007814:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8007816:	2300      	movs	r3, #0
 8007818:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 800781a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800781c:	2b00      	cmp	r3, #0
 800781e:	d103      	bne.n	8007828 <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8007820:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007822:	f023 0310 	bic.w	r3, r3, #16
 8007826:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8007828:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800782a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800782e:	2b00      	cmp	r3, #0
 8007830:	d002      	beq.n	8007838 <_ntoa_long+0x30>
 8007832:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007834:	2b00      	cmp	r3, #0
 8007836:	d033      	beq.n	80078a0 <_ntoa_long+0x98>
    do {
      const char digit = (char)(value % base);
 8007838:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800783a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800783c:	fbb3 f2f2 	udiv	r2, r3, r2
 8007840:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007842:	fb01 f202 	mul.w	r2, r1, r2
 8007846:	1a9b      	subs	r3, r3, r2
 8007848:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 800784c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800784e:	1c5a      	adds	r2, r3, #1
 8007850:	637a      	str	r2, [r7, #52]	; 0x34
 8007852:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8007856:	2a09      	cmp	r2, #9
 8007858:	d804      	bhi.n	8007864 <_ntoa_long+0x5c>
 800785a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800785e:	3230      	adds	r2, #48	; 0x30
 8007860:	b2d2      	uxtb	r2, r2
 8007862:	e00d      	b.n	8007880 <_ntoa_long+0x78>
 8007864:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007866:	f002 0220 	and.w	r2, r2, #32
 800786a:	2a00      	cmp	r2, #0
 800786c:	d001      	beq.n	8007872 <_ntoa_long+0x6a>
 800786e:	2141      	movs	r1, #65	; 0x41
 8007870:	e000      	b.n	8007874 <_ntoa_long+0x6c>
 8007872:	2161      	movs	r1, #97	; 0x61
 8007874:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8007878:	440a      	add	r2, r1
 800787a:	b2d2      	uxtb	r2, r2
 800787c:	3a0a      	subs	r2, #10
 800787e:	b2d2      	uxtb	r2, r2
 8007880:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8007884:	440b      	add	r3, r1
 8007886:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 800788a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800788c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800788e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007892:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8007894:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007896:	2b00      	cmp	r3, #0
 8007898:	d002      	beq.n	80078a0 <_ntoa_long+0x98>
 800789a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800789c:	2b1f      	cmp	r3, #31
 800789e:	d9cb      	bls.n	8007838 <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 80078a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80078a2:	9306      	str	r3, [sp, #24]
 80078a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078a6:	9305      	str	r3, [sp, #20]
 80078a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078aa:	9304      	str	r3, [sp, #16]
 80078ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078ae:	9303      	str	r3, [sp, #12]
 80078b0:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80078b4:	9302      	str	r3, [sp, #8]
 80078b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078b8:	9301      	str	r3, [sp, #4]
 80078ba:	f107 0310 	add.w	r3, r7, #16
 80078be:	9300      	str	r3, [sp, #0]
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	687a      	ldr	r2, [r7, #4]
 80078c4:	68b9      	ldr	r1, [r7, #8]
 80078c6:	68f8      	ldr	r0, [r7, #12]
 80078c8:	f7ff fec2 	bl	8007650 <_ntoa_format>
 80078cc:	4603      	mov	r3, r0
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3738      	adds	r7, #56	; 0x38
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}

080078d6 <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 80078d6:	b590      	push	{r4, r7, lr}
 80078d8:	b097      	sub	sp, #92	; 0x5c
 80078da:	af08      	add	r7, sp, #32
 80078dc:	60f8      	str	r0, [r7, #12]
 80078de:	60b9      	str	r1, [r7, #8]
 80078e0:	607a      	str	r2, [r7, #4]
 80078e2:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 80078e4:	2300      	movs	r3, #0
 80078e6:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 80078e8:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 80078ec:	4323      	orrs	r3, r4
 80078ee:	d103      	bne.n	80078f8 <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 80078f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80078f2:	f023 0310 	bic.w	r3, r3, #16
 80078f6:	66bb      	str	r3, [r7, #104]	; 0x68
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 80078f8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80078fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d003      	beq.n	800790a <_ntoa_long_long+0x34>
 8007902:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8007906:	4323      	orrs	r3, r4
 8007908:	d039      	beq.n	800797e <_ntoa_long_long+0xa8>
    do {
      const char digit = (char)(value % base);
 800790a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800790e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007912:	f7f9 fc8d 	bl	8001230 <__aeabi_uldivmod>
 8007916:	461c      	mov	r4, r3
 8007918:	4613      	mov	r3, r2
 800791a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 800791e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007920:	1c5a      	adds	r2, r3, #1
 8007922:	637a      	str	r2, [r7, #52]	; 0x34
 8007924:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8007928:	2a09      	cmp	r2, #9
 800792a:	d804      	bhi.n	8007936 <_ntoa_long_long+0x60>
 800792c:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8007930:	3230      	adds	r2, #48	; 0x30
 8007932:	b2d2      	uxtb	r2, r2
 8007934:	e00d      	b.n	8007952 <_ntoa_long_long+0x7c>
 8007936:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007938:	f002 0220 	and.w	r2, r2, #32
 800793c:	2a00      	cmp	r2, #0
 800793e:	d001      	beq.n	8007944 <_ntoa_long_long+0x6e>
 8007940:	2141      	movs	r1, #65	; 0x41
 8007942:	e000      	b.n	8007946 <_ntoa_long_long+0x70>
 8007944:	2161      	movs	r1, #97	; 0x61
 8007946:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800794a:	440a      	add	r2, r1
 800794c:	b2d2      	uxtb	r2, r2
 800794e:	3a0a      	subs	r2, #10
 8007950:	b2d2      	uxtb	r2, r2
 8007952:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8007956:	440b      	add	r3, r1
 8007958:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 800795c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007960:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007964:	f7f9 fc64 	bl	8001230 <__aeabi_uldivmod>
 8007968:	4603      	mov	r3, r0
 800796a:	460c      	mov	r4, r1
 800796c:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8007970:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8007974:	4323      	orrs	r3, r4
 8007976:	d002      	beq.n	800797e <_ntoa_long_long+0xa8>
 8007978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800797a:	2b1f      	cmp	r3, #31
 800797c:	d9c5      	bls.n	800790a <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 800797e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007980:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007982:	9206      	str	r2, [sp, #24]
 8007984:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007986:	9205      	str	r2, [sp, #20]
 8007988:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800798a:	9204      	str	r2, [sp, #16]
 800798c:	9303      	str	r3, [sp, #12]
 800798e:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8007992:	9302      	str	r3, [sp, #8]
 8007994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007996:	9301      	str	r3, [sp, #4]
 8007998:	f107 0310 	add.w	r3, r7, #16
 800799c:	9300      	str	r3, [sp, #0]
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	68b9      	ldr	r1, [r7, #8]
 80079a4:	68f8      	ldr	r0, [r7, #12]
 80079a6:	f7ff fe53 	bl	8007650 <_ntoa_format>
 80079aa:	4603      	mov	r3, r0
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	373c      	adds	r7, #60	; 0x3c
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd90      	pop	{r4, r7, pc}
 80079b4:	0000      	movs	r0, r0
	...

080079b8 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 80079b8:	b590      	push	{r4, r7, lr}
 80079ba:	b09d      	sub	sp, #116	; 0x74
 80079bc:	af06      	add	r7, sp, #24
 80079be:	60f8      	str	r0, [r7, #12]
 80079c0:	60b9      	str	r1, [r7, #8]
 80079c2:	607a      	str	r2, [r7, #4]
 80079c4:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 80079c6:	2300      	movs	r3, #0
 80079c8:	657b      	str	r3, [r7, #84]	; 0x54
  double diff = 0.0;
 80079ca:	f04f 0300 	mov.w	r3, #0
 80079ce:	f04f 0400 	mov.w	r4, #0
 80079d2:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 80079d6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80079da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80079de:	f7f9 f837 	bl	8000a50 <__aeabi_dcmpeq>
 80079e2:	4603      	mov	r3, r0
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d10f      	bne.n	8007a08 <_ftoa+0x50>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 80079e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80079ea:	9303      	str	r3, [sp, #12]
 80079ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80079ee:	9302      	str	r3, [sp, #8]
 80079f0:	2303      	movs	r3, #3
 80079f2:	9301      	str	r3, [sp, #4]
 80079f4:	4bac      	ldr	r3, [pc, #688]	; (8007ca8 <_ftoa+0x2f0>)
 80079f6:	9300      	str	r3, [sp, #0]
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	687a      	ldr	r2, [r7, #4]
 80079fc:	68b9      	ldr	r1, [r7, #8]
 80079fe:	68f8      	ldr	r0, [r7, #12]
 8007a00:	f7ff fdd6 	bl	80075b0 <_out_rev>
 8007a04:	4603      	mov	r3, r0
 8007a06:	e234      	b.n	8007e72 <_ftoa+0x4ba>
  if (value < -DBL_MAX)
 8007a08:	f04f 32ff 	mov.w	r2, #4294967295
 8007a0c:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8007a10:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007a14:	f7f9 f826 	bl	8000a64 <__aeabi_dcmplt>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d00f      	beq.n	8007a3e <_ftoa+0x86>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8007a1e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a20:	9303      	str	r3, [sp, #12]
 8007a22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a24:	9302      	str	r3, [sp, #8]
 8007a26:	2304      	movs	r3, #4
 8007a28:	9301      	str	r3, [sp, #4]
 8007a2a:	4ba0      	ldr	r3, [pc, #640]	; (8007cac <_ftoa+0x2f4>)
 8007a2c:	9300      	str	r3, [sp, #0]
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	687a      	ldr	r2, [r7, #4]
 8007a32:	68b9      	ldr	r1, [r7, #8]
 8007a34:	68f8      	ldr	r0, [r7, #12]
 8007a36:	f7ff fdbb 	bl	80075b0 <_out_rev>
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	e219      	b.n	8007e72 <_ftoa+0x4ba>
  if (value > DBL_MAX)
 8007a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8007a42:	4b9b      	ldr	r3, [pc, #620]	; (8007cb0 <_ftoa+0x2f8>)
 8007a44:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007a48:	f7f9 f82a 	bl	8000aa0 <__aeabi_dcmpgt>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d01d      	beq.n	8007a8e <_ftoa+0xd6>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8007a52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a54:	f003 0304 	and.w	r3, r3, #4
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d001      	beq.n	8007a60 <_ftoa+0xa8>
 8007a5c:	4b95      	ldr	r3, [pc, #596]	; (8007cb4 <_ftoa+0x2fc>)
 8007a5e:	e000      	b.n	8007a62 <_ftoa+0xaa>
 8007a60:	4b95      	ldr	r3, [pc, #596]	; (8007cb8 <_ftoa+0x300>)
 8007a62:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007a64:	f002 0204 	and.w	r2, r2, #4
 8007a68:	2a00      	cmp	r2, #0
 8007a6a:	d001      	beq.n	8007a70 <_ftoa+0xb8>
 8007a6c:	2204      	movs	r2, #4
 8007a6e:	e000      	b.n	8007a72 <_ftoa+0xba>
 8007a70:	2203      	movs	r2, #3
 8007a72:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8007a74:	9103      	str	r1, [sp, #12]
 8007a76:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8007a78:	9102      	str	r1, [sp, #8]
 8007a7a:	9201      	str	r2, [sp, #4]
 8007a7c:	9300      	str	r3, [sp, #0]
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	687a      	ldr	r2, [r7, #4]
 8007a82:	68b9      	ldr	r1, [r7, #8]
 8007a84:	68f8      	ldr	r0, [r7, #12]
 8007a86:	f7ff fd93 	bl	80075b0 <_out_rev>
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	e1f1      	b.n	8007e72 <_ftoa+0x4ba>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8007a8e:	a382      	add	r3, pc, #520	; (adr r3, 8007c98 <_ftoa+0x2e0>)
 8007a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a94:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007a98:	f7f9 f802 	bl	8000aa0 <__aeabi_dcmpgt>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d109      	bne.n	8007ab6 <_ftoa+0xfe>
 8007aa2:	a37f      	add	r3, pc, #508	; (adr r3, 8007ca0 <_ftoa+0x2e8>)
 8007aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007aac:	f7f8 ffda 	bl	8000a64 <__aeabi_dcmplt>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d011      	beq.n	8007ada <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8007ab6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ab8:	9304      	str	r3, [sp, #16]
 8007aba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007abc:	9303      	str	r3, [sp, #12]
 8007abe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007ac0:	9302      	str	r3, [sp, #8]
 8007ac2:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8007ac6:	e88d 0018 	stmia.w	sp, {r3, r4}
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	687a      	ldr	r2, [r7, #4]
 8007ace:	68b9      	ldr	r1, [r7, #8]
 8007ad0:	68f8      	ldr	r0, [r7, #12]
 8007ad2:	f000 f9d9 	bl	8007e88 <_etoa>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	e1cb      	b.n	8007e72 <_ftoa+0x4ba>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8007ada:	2300      	movs	r3, #0
 8007adc:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  if (value < 0) {
 8007ae0:	f04f 0200 	mov.w	r2, #0
 8007ae4:	f04f 0300 	mov.w	r3, #0
 8007ae8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007aec:	f7f8 ffba 	bl	8000a64 <__aeabi_dcmplt>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d00e      	beq.n	8007b14 <_ftoa+0x15c>
    negative = true;
 8007af6:	2301      	movs	r3, #1
 8007af8:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    value = 0 - value;
 8007afc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8007b00:	f04f 0000 	mov.w	r0, #0
 8007b04:	f04f 0100 	mov.w	r1, #0
 8007b08:	f7f8 fb86 	bl	8000218 <__aeabi_dsub>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	460c      	mov	r4, r1
 8007b10:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8007b14:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d10e      	bne.n	8007b3c <_ftoa+0x184>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8007b1e:	2306      	movs	r3, #6
 8007b20:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8007b22:	e00b      	b.n	8007b3c <_ftoa+0x184>
    buf[len++] = '0';
 8007b24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b26:	1c5a      	adds	r2, r3, #1
 8007b28:	657a      	str	r2, [r7, #84]	; 0x54
 8007b2a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007b2e:	4413      	add	r3, r2
 8007b30:	2230      	movs	r2, #48	; 0x30
 8007b32:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 8007b36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b38:	3b01      	subs	r3, #1
 8007b3a:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8007b3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b3e:	2b1f      	cmp	r3, #31
 8007b40:	d802      	bhi.n	8007b48 <_ftoa+0x190>
 8007b42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b44:	2b09      	cmp	r3, #9
 8007b46:	d8ed      	bhi.n	8007b24 <_ftoa+0x16c>
  }

  int whole = (int)value;
 8007b48:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007b4c:	f7f8 ffc8 	bl	8000ae0 <__aeabi_d2iz>
 8007b50:	4603      	mov	r3, r0
 8007b52:	64fb      	str	r3, [r7, #76]	; 0x4c
  double tmp = (value - whole) * pow10[prec];
 8007b54:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8007b56:	f7f8 fcad 	bl	80004b4 <__aeabi_i2d>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	460c      	mov	r4, r1
 8007b5e:	461a      	mov	r2, r3
 8007b60:	4623      	mov	r3, r4
 8007b62:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007b66:	f7f8 fb57 	bl	8000218 <__aeabi_dsub>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	460c      	mov	r4, r1
 8007b6e:	4618      	mov	r0, r3
 8007b70:	4621      	mov	r1, r4
 8007b72:	4a52      	ldr	r2, [pc, #328]	; (8007cbc <_ftoa+0x304>)
 8007b74:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b76:	00db      	lsls	r3, r3, #3
 8007b78:	4413      	add	r3, r2
 8007b7a:	cb18      	ldmia	r3, {r3, r4}
 8007b7c:	461a      	mov	r2, r3
 8007b7e:	4623      	mov	r3, r4
 8007b80:	f7f8 fcfe 	bl	8000580 <__aeabi_dmul>
 8007b84:	4603      	mov	r3, r0
 8007b86:	460c      	mov	r4, r1
 8007b88:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
  unsigned long frac = (unsigned long)tmp;
 8007b8c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007b90:	f7f8 ffce 	bl	8000b30 <__aeabi_d2uiz>
 8007b94:	4603      	mov	r3, r0
 8007b96:	64bb      	str	r3, [r7, #72]	; 0x48
  diff = tmp - frac;
 8007b98:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8007b9a:	f7f8 fc7b 	bl	8000494 <__aeabi_ui2d>
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	460c      	mov	r4, r1
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	4623      	mov	r3, r4
 8007ba6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007baa:	f7f8 fb35 	bl	8000218 <__aeabi_dsub>
 8007bae:	4603      	mov	r3, r0
 8007bb0:	460c      	mov	r4, r1
 8007bb2:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38

  if (diff > 0.5) {
 8007bb6:	f04f 0200 	mov.w	r2, #0
 8007bba:	4b41      	ldr	r3, [pc, #260]	; (8007cc0 <_ftoa+0x308>)
 8007bbc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007bc0:	f7f8 ff6e 	bl	8000aa0 <__aeabi_dcmpgt>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d017      	beq.n	8007bfa <_ftoa+0x242>
    ++frac;
 8007bca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007bcc:	3301      	adds	r3, #1
 8007bce:	64bb      	str	r3, [r7, #72]	; 0x48
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8007bd0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8007bd2:	f7f8 fc5f 	bl	8000494 <__aeabi_ui2d>
 8007bd6:	4a39      	ldr	r2, [pc, #228]	; (8007cbc <_ftoa+0x304>)
 8007bd8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007bda:	00db      	lsls	r3, r3, #3
 8007bdc:	4413      	add	r3, r2
 8007bde:	cb18      	ldmia	r3, {r3, r4}
 8007be0:	461a      	mov	r2, r3
 8007be2:	4623      	mov	r3, r4
 8007be4:	f7f8 ff52 	bl	8000a8c <__aeabi_dcmpge>
 8007be8:	4603      	mov	r3, r0
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d01a      	beq.n	8007c24 <_ftoa+0x26c>
      frac = 0;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	64bb      	str	r3, [r7, #72]	; 0x48
      ++whole;
 8007bf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bf4:	3301      	adds	r3, #1
 8007bf6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007bf8:	e014      	b.n	8007c24 <_ftoa+0x26c>
    }
  }
  else if (diff < 0.5) {
 8007bfa:	f04f 0200 	mov.w	r2, #0
 8007bfe:	4b30      	ldr	r3, [pc, #192]	; (8007cc0 <_ftoa+0x308>)
 8007c00:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007c04:	f7f8 ff2e 	bl	8000a64 <__aeabi_dcmplt>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d10a      	bne.n	8007c24 <_ftoa+0x26c>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 8007c0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d004      	beq.n	8007c1e <_ftoa+0x266>
 8007c14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c16:	f003 0301 	and.w	r3, r3, #1
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d002      	beq.n	8007c24 <_ftoa+0x26c>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8007c1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c20:	3301      	adds	r3, #1
 8007c22:	64bb      	str	r3, [r7, #72]	; 0x48
  }

  if (prec == 0U) {
 8007c24:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d14c      	bne.n	8007cc4 <_ftoa+0x30c>
    diff = value - (double)whole;
 8007c2a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8007c2c:	f7f8 fc42 	bl	80004b4 <__aeabi_i2d>
 8007c30:	4603      	mov	r3, r0
 8007c32:	460c      	mov	r4, r1
 8007c34:	461a      	mov	r2, r3
 8007c36:	4623      	mov	r3, r4
 8007c38:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007c3c:	f7f8 faec 	bl	8000218 <__aeabi_dsub>
 8007c40:	4603      	mov	r3, r0
 8007c42:	460c      	mov	r4, r1
 8007c44:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8007c48:	2301      	movs	r3, #1
 8007c4a:	461c      	mov	r4, r3
 8007c4c:	f04f 0200 	mov.w	r2, #0
 8007c50:	4b1b      	ldr	r3, [pc, #108]	; (8007cc0 <_ftoa+0x308>)
 8007c52:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007c56:	f7f8 ff05 	bl	8000a64 <__aeabi_dcmplt>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d101      	bne.n	8007c64 <_ftoa+0x2ac>
 8007c60:	2300      	movs	r3, #0
 8007c62:	461c      	mov	r4, r3
 8007c64:	b2e3      	uxtb	r3, r4
 8007c66:	f083 0301 	eor.w	r3, r3, #1
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d109      	bne.n	8007c84 <_ftoa+0x2cc>
 8007c70:	f04f 0200 	mov.w	r2, #0
 8007c74:	4b12      	ldr	r3, [pc, #72]	; (8007cc0 <_ftoa+0x308>)
 8007c76:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007c7a:	f7f8 ff11 	bl	8000aa0 <__aeabi_dcmpgt>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d066      	beq.n	8007d52 <_ftoa+0x39a>
 8007c84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c86:	f003 0301 	and.w	r3, r3, #1
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	f000 8084 	beq.w	8007d98 <_ftoa+0x3e0>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 8007c90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c92:	3301      	adds	r3, #1
 8007c94:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c96:	e07f      	b.n	8007d98 <_ftoa+0x3e0>
 8007c98:	00000000 	.word	0x00000000
 8007c9c:	41cdcd65 	.word	0x41cdcd65
 8007ca0:	00000000 	.word	0x00000000
 8007ca4:	c1cdcd65 	.word	0xc1cdcd65
 8007ca8:	08009ce8 	.word	0x08009ce8
 8007cac:	08009cec 	.word	0x08009cec
 8007cb0:	7fefffff 	.word	0x7fefffff
 8007cb4:	08009cf4 	.word	0x08009cf4
 8007cb8:	08009cfc 	.word	0x08009cfc
 8007cbc:	08009d00 	.word	0x08009d00
 8007cc0:	3fe00000 	.word	0x3fe00000
    }
  }
  else {
    unsigned int count = prec;
 8007cc4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007cc6:	647b      	str	r3, [r7, #68]	; 0x44
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8007cc8:	e020      	b.n	8007d0c <_ftoa+0x354>
      --count;
 8007cca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ccc:	3b01      	subs	r3, #1
 8007cce:	647b      	str	r3, [r7, #68]	; 0x44
      buf[len++] = (char)(48U + (frac % 10U));
 8007cd0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007cd2:	1c4b      	adds	r3, r1, #1
 8007cd4:	657b      	str	r3, [r7, #84]	; 0x54
 8007cd6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8007cd8:	4b68      	ldr	r3, [pc, #416]	; (8007e7c <_ftoa+0x4c4>)
 8007cda:	fba3 2300 	umull	r2, r3, r3, r0
 8007cde:	08da      	lsrs	r2, r3, #3
 8007ce0:	4613      	mov	r3, r2
 8007ce2:	009b      	lsls	r3, r3, #2
 8007ce4:	4413      	add	r3, r2
 8007ce6:	005b      	lsls	r3, r3, #1
 8007ce8:	1ac2      	subs	r2, r0, r3
 8007cea:	b2d3      	uxtb	r3, r2
 8007cec:	3330      	adds	r3, #48	; 0x30
 8007cee:	b2da      	uxtb	r2, r3
 8007cf0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007cf4:	440b      	add	r3, r1
 8007cf6:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 8007cfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007cfc:	4a5f      	ldr	r2, [pc, #380]	; (8007e7c <_ftoa+0x4c4>)
 8007cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8007d02:	08db      	lsrs	r3, r3, #3
 8007d04:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d003      	beq.n	8007d14 <_ftoa+0x35c>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8007d0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d0e:	2b1f      	cmp	r3, #31
 8007d10:	d9db      	bls.n	8007cca <_ftoa+0x312>
 8007d12:	e00a      	b.n	8007d2a <_ftoa+0x372>
        break;
 8007d14:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8007d16:	e008      	b.n	8007d2a <_ftoa+0x372>
      buf[len++] = '0';
 8007d18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d1a:	1c5a      	adds	r2, r3, #1
 8007d1c:	657a      	str	r2, [r7, #84]	; 0x54
 8007d1e:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007d22:	4413      	add	r3, r2
 8007d24:	2230      	movs	r2, #48	; 0x30
 8007d26:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8007d2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d2c:	2b1f      	cmp	r3, #31
 8007d2e:	d804      	bhi.n	8007d3a <_ftoa+0x382>
 8007d30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d32:	1e5a      	subs	r2, r3, #1
 8007d34:	647a      	str	r2, [r7, #68]	; 0x44
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d1ee      	bne.n	8007d18 <_ftoa+0x360>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8007d3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d3c:	2b1f      	cmp	r3, #31
 8007d3e:	d82b      	bhi.n	8007d98 <_ftoa+0x3e0>
      // add decimal
      buf[len++] = '.';
 8007d40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d42:	1c5a      	adds	r2, r3, #1
 8007d44:	657a      	str	r2, [r7, #84]	; 0x54
 8007d46:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007d4a:	4413      	add	r3, r2
 8007d4c:	222e      	movs	r2, #46	; 0x2e
 8007d4e:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8007d52:	e021      	b.n	8007d98 <_ftoa+0x3e0>
    buf[len++] = (char)(48 + (whole % 10));
 8007d54:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8007d56:	1c43      	adds	r3, r0, #1
 8007d58:	657b      	str	r3, [r7, #84]	; 0x54
 8007d5a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007d5c:	4b48      	ldr	r3, [pc, #288]	; (8007e80 <_ftoa+0x4c8>)
 8007d5e:	fb83 1302 	smull	r1, r3, r3, r2
 8007d62:	1099      	asrs	r1, r3, #2
 8007d64:	17d3      	asrs	r3, r2, #31
 8007d66:	1ac9      	subs	r1, r1, r3
 8007d68:	460b      	mov	r3, r1
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	440b      	add	r3, r1
 8007d6e:	005b      	lsls	r3, r3, #1
 8007d70:	1ad1      	subs	r1, r2, r3
 8007d72:	b2cb      	uxtb	r3, r1
 8007d74:	3330      	adds	r3, #48	; 0x30
 8007d76:	b2da      	uxtb	r2, r3
 8007d78:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007d7c:	4403      	add	r3, r0
 8007d7e:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 8007d82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d84:	4a3e      	ldr	r2, [pc, #248]	; (8007e80 <_ftoa+0x4c8>)
 8007d86:	fb82 1203 	smull	r1, r2, r2, r3
 8007d8a:	1092      	asrs	r2, r2, #2
 8007d8c:	17db      	asrs	r3, r3, #31
 8007d8e:	1ad3      	subs	r3, r2, r3
 8007d90:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d003      	beq.n	8007da0 <_ftoa+0x3e8>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8007d98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d9a:	2b1f      	cmp	r3, #31
 8007d9c:	d9da      	bls.n	8007d54 <_ftoa+0x39c>
 8007d9e:	e000      	b.n	8007da2 <_ftoa+0x3ea>
      break;
 8007da0:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8007da2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007da4:	f003 0302 	and.w	r3, r3, #2
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d124      	bne.n	8007df6 <_ftoa+0x43e>
 8007dac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007dae:	f003 0301 	and.w	r3, r3, #1
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d01f      	beq.n	8007df6 <_ftoa+0x43e>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8007db6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d015      	beq.n	8007de8 <_ftoa+0x430>
 8007dbc:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d104      	bne.n	8007dce <_ftoa+0x416>
 8007dc4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007dc6:	f003 030c 	and.w	r3, r3, #12
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d00c      	beq.n	8007de8 <_ftoa+0x430>
      width--;
 8007dce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007dd0:	3b01      	subs	r3, #1
 8007dd2:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8007dd4:	e008      	b.n	8007de8 <_ftoa+0x430>
      buf[len++] = '0';
 8007dd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007dd8:	1c5a      	adds	r2, r3, #1
 8007dda:	657a      	str	r2, [r7, #84]	; 0x54
 8007ddc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007de0:	4413      	add	r3, r2
 8007de2:	2230      	movs	r2, #48	; 0x30
 8007de4:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8007de8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007dea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d202      	bcs.n	8007df6 <_ftoa+0x43e>
 8007df0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007df2:	2b1f      	cmp	r3, #31
 8007df4:	d9ef      	bls.n	8007dd6 <_ftoa+0x41e>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8007df6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007df8:	2b1f      	cmp	r3, #31
 8007dfa:	d82a      	bhi.n	8007e52 <_ftoa+0x49a>
    if (negative) {
 8007dfc:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d009      	beq.n	8007e18 <_ftoa+0x460>
      buf[len++] = '-';
 8007e04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007e06:	1c5a      	adds	r2, r3, #1
 8007e08:	657a      	str	r2, [r7, #84]	; 0x54
 8007e0a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007e0e:	4413      	add	r3, r2
 8007e10:	222d      	movs	r2, #45	; 0x2d
 8007e12:	f803 2c48 	strb.w	r2, [r3, #-72]
 8007e16:	e01c      	b.n	8007e52 <_ftoa+0x49a>
    }
    else if (flags & FLAGS_PLUS) {
 8007e18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e1a:	f003 0304 	and.w	r3, r3, #4
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d009      	beq.n	8007e36 <_ftoa+0x47e>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8007e22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007e24:	1c5a      	adds	r2, r3, #1
 8007e26:	657a      	str	r2, [r7, #84]	; 0x54
 8007e28:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007e2c:	4413      	add	r3, r2
 8007e2e:	222b      	movs	r2, #43	; 0x2b
 8007e30:	f803 2c48 	strb.w	r2, [r3, #-72]
 8007e34:	e00d      	b.n	8007e52 <_ftoa+0x49a>
    }
    else if (flags & FLAGS_SPACE) {
 8007e36:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e38:	f003 0308 	and.w	r3, r3, #8
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d008      	beq.n	8007e52 <_ftoa+0x49a>
      buf[len++] = ' ';
 8007e40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007e42:	1c5a      	adds	r2, r3, #1
 8007e44:	657a      	str	r2, [r7, #84]	; 0x54
 8007e46:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007e4a:	4413      	add	r3, r2
 8007e4c:	2220      	movs	r2, #32
 8007e4e:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8007e52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e54:	9303      	str	r3, [sp, #12]
 8007e56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e58:	9302      	str	r3, [sp, #8]
 8007e5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007e5c:	9301      	str	r3, [sp, #4]
 8007e5e:	f107 0310 	add.w	r3, r7, #16
 8007e62:	9300      	str	r3, [sp, #0]
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	687a      	ldr	r2, [r7, #4]
 8007e68:	68b9      	ldr	r1, [r7, #8]
 8007e6a:	68f8      	ldr	r0, [r7, #12]
 8007e6c:	f7ff fba0 	bl	80075b0 <_out_rev>
 8007e70:	4603      	mov	r3, r0
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	375c      	adds	r7, #92	; 0x5c
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd90      	pop	{r4, r7, pc}
 8007e7a:	bf00      	nop
 8007e7c:	cccccccd 	.word	0xcccccccd
 8007e80:	66666667 	.word	0x66666667
 8007e84:	00000000 	.word	0x00000000

08007e88 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8007e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e8c:	b09b      	sub	sp, #108	; 0x6c
 8007e8e:	af06      	add	r7, sp, #24
 8007e90:	6178      	str	r0, [r7, #20]
 8007e92:	6139      	str	r1, [r7, #16]
 8007e94:	60fa      	str	r2, [r7, #12]
 8007e96:	60bb      	str	r3, [r7, #8]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 8007e98:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8007e9c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8007ea0:	f7f8 fdd6 	bl	8000a50 <__aeabi_dcmpeq>
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d014      	beq.n	8007ed4 <_etoa+0x4c>
 8007eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8007eae:	4bc0      	ldr	r3, [pc, #768]	; (80081b0 <_etoa+0x328>)
 8007eb0:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8007eb4:	f7f8 fdf4 	bl	8000aa0 <__aeabi_dcmpgt>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d10a      	bne.n	8007ed4 <_etoa+0x4c>
 8007ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8007ec2:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8007ec6:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8007eca:	f7f8 fdcb 	bl	8000a64 <__aeabi_dcmplt>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d014      	beq.n	8007efe <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8007ed4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007ed8:	9304      	str	r3, [sp, #16]
 8007eda:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007ede:	9303      	str	r3, [sp, #12]
 8007ee0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007ee4:	9302      	str	r3, [sp, #8]
 8007ee6:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8007eea:	e88d 0018 	stmia.w	sp, {r3, r4}
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	68fa      	ldr	r2, [r7, #12]
 8007ef2:	6939      	ldr	r1, [r7, #16]
 8007ef4:	6978      	ldr	r0, [r7, #20]
 8007ef6:	f7ff fd5f 	bl	80079b8 <_ftoa>
 8007efa:	4603      	mov	r3, r0
 8007efc:	e241      	b.n	8008382 <_etoa+0x4fa>
  }

  // determine the sign
  const bool negative = value < 0;
 8007efe:	2301      	movs	r3, #1
 8007f00:	461e      	mov	r6, r3
 8007f02:	f04f 0200 	mov.w	r2, #0
 8007f06:	f04f 0300 	mov.w	r3, #0
 8007f0a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8007f0e:	f7f8 fda9 	bl	8000a64 <__aeabi_dcmplt>
 8007f12:	4603      	mov	r3, r0
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d101      	bne.n	8007f1c <_etoa+0x94>
 8007f18:	2300      	movs	r3, #0
 8007f1a:	461e      	mov	r6, r3
 8007f1c:	f887 6043 	strb.w	r6, [r7, #67]	; 0x43
  if (negative) {
 8007f20:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d005      	beq.n	8007f34 <_etoa+0xac>
    value = -value;
 8007f28:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007f2a:	67bb      	str	r3, [r7, #120]	; 0x78
 8007f2c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007f2e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8007f32:	67fb      	str	r3, [r7, #124]	; 0x7c
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 8007f34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007f38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d102      	bne.n	8007f46 <_etoa+0xbe>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8007f40:	2306      	movs	r3, #6
 8007f42:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 8007f46:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8007f4a:	e9c7 2306 	strd	r2, r3, [r7, #24]
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 8007f4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f52:	ea4f 5813 	mov.w	r8, r3, lsr #20
 8007f56:	f04f 0900 	mov.w	r9, #0
 8007f5a:	4643      	mov	r3, r8
 8007f5c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007f60:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007f64:	63fb      	str	r3, [r7, #60]	; 0x3c
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 8007f66:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f6e:	4991      	ldr	r1, [pc, #580]	; (80081b4 <_etoa+0x32c>)
 8007f70:	ea02 0200 	and.w	r2, r2, r0
 8007f74:	ea03 0301 	and.w	r3, r3, r1
 8007f78:	f04f 0000 	mov.w	r0, #0
 8007f7c:	498e      	ldr	r1, [pc, #568]	; (80081b8 <_etoa+0x330>)
 8007f7e:	ea42 0200 	orr.w	r2, r2, r0
 8007f82:	ea43 0301 	orr.w	r3, r3, r1
 8007f86:	e9c7 2306 	strd	r2, r3, [r7, #24]
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8007f8a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007f8c:	f7f8 fa92 	bl	80004b4 <__aeabi_i2d>
 8007f90:	a37b      	add	r3, pc, #492	; (adr r3, 8008180 <_etoa+0x2f8>)
 8007f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f96:	f7f8 faf3 	bl	8000580 <__aeabi_dmul>
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	460b      	mov	r3, r1
 8007f9e:	4610      	mov	r0, r2
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	a379      	add	r3, pc, #484	; (adr r3, 8008188 <_etoa+0x300>)
 8007fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa8:	f7f8 f938 	bl	800021c <__adddf3>
 8007fac:	4602      	mov	r2, r0
 8007fae:	460b      	mov	r3, r1
 8007fb0:	4690      	mov	r8, r2
 8007fb2:	4699      	mov	r9, r3
 8007fb4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007fb8:	f04f 0200 	mov.w	r2, #0
 8007fbc:	4b7f      	ldr	r3, [pc, #508]	; (80081bc <_etoa+0x334>)
 8007fbe:	f7f8 f92b 	bl	8000218 <__aeabi_dsub>
 8007fc2:	4602      	mov	r2, r0
 8007fc4:	460b      	mov	r3, r1
 8007fc6:	4610      	mov	r0, r2
 8007fc8:	4619      	mov	r1, r3
 8007fca:	a371      	add	r3, pc, #452	; (adr r3, 8008190 <_etoa+0x308>)
 8007fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd0:	f7f8 fad6 	bl	8000580 <__aeabi_dmul>
 8007fd4:	4602      	mov	r2, r0
 8007fd6:	460b      	mov	r3, r1
 8007fd8:	4640      	mov	r0, r8
 8007fda:	4649      	mov	r1, r9
 8007fdc:	f7f8 f91e 	bl	800021c <__adddf3>
 8007fe0:	4602      	mov	r2, r0
 8007fe2:	460b      	mov	r3, r1
 8007fe4:	4610      	mov	r0, r2
 8007fe6:	4619      	mov	r1, r3
 8007fe8:	f7f8 fd7a 	bl	8000ae0 <__aeabi_d2iz>
 8007fec:	4603      	mov	r3, r0
 8007fee:	64fb      	str	r3, [r7, #76]	; 0x4c
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8007ff0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8007ff2:	f7f8 fa5f 	bl	80004b4 <__aeabi_i2d>
 8007ff6:	a368      	add	r3, pc, #416	; (adr r3, 8008198 <_etoa+0x310>)
 8007ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffc:	f7f8 fac0 	bl	8000580 <__aeabi_dmul>
 8008000:	4602      	mov	r2, r0
 8008002:	460b      	mov	r3, r1
 8008004:	4610      	mov	r0, r2
 8008006:	4619      	mov	r1, r3
 8008008:	f04f 0200 	mov.w	r2, #0
 800800c:	4b6c      	ldr	r3, [pc, #432]	; (80081c0 <_etoa+0x338>)
 800800e:	f7f8 f905 	bl	800021c <__adddf3>
 8008012:	4602      	mov	r2, r0
 8008014:	460b      	mov	r3, r1
 8008016:	4610      	mov	r0, r2
 8008018:	4619      	mov	r1, r3
 800801a:	f7f8 fd61 	bl	8000ae0 <__aeabi_d2iz>
 800801e:	4603      	mov	r3, r0
 8008020:	63fb      	str	r3, [r7, #60]	; 0x3c
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 8008022:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008024:	f7f8 fa46 	bl	80004b4 <__aeabi_i2d>
 8008028:	a35d      	add	r3, pc, #372	; (adr r3, 80081a0 <_etoa+0x318>)
 800802a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800802e:	f7f8 faa7 	bl	8000580 <__aeabi_dmul>
 8008032:	4602      	mov	r2, r0
 8008034:	460b      	mov	r3, r1
 8008036:	4690      	mov	r8, r2
 8008038:	4699      	mov	r9, r3
 800803a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800803c:	f7f8 fa3a 	bl	80004b4 <__aeabi_i2d>
 8008040:	a359      	add	r3, pc, #356	; (adr r3, 80081a8 <_etoa+0x320>)
 8008042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008046:	f7f8 fa9b 	bl	8000580 <__aeabi_dmul>
 800804a:	4602      	mov	r2, r0
 800804c:	460b      	mov	r3, r1
 800804e:	4640      	mov	r0, r8
 8008050:	4649      	mov	r1, r9
 8008052:	f7f8 f8e1 	bl	8000218 <__aeabi_dsub>
 8008056:	4602      	mov	r2, r0
 8008058:	460b      	mov	r3, r1
 800805a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  const double z2 = z * z;
 800805e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008062:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8008066:	f7f8 fa8b 	bl	8000580 <__aeabi_dmul>
 800806a:	4602      	mov	r2, r0
 800806c:	460b      	mov	r3, r1
 800806e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 8008072:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008074:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8008078:	461a      	mov	r2, r3
 800807a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800807e:	0515      	lsls	r5, r2, #20
 8008080:	2400      	movs	r4, #0
 8008082:	e9c7 4506 	strd	r4, r5, [r7, #24]
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8008086:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800808a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800808e:	4602      	mov	r2, r0
 8008090:	460b      	mov	r3, r1
 8008092:	f7f8 f8c3 	bl	800021c <__adddf3>
 8008096:	4602      	mov	r2, r0
 8008098:	460b      	mov	r3, r1
 800809a:	4690      	mov	r8, r2
 800809c:	4699      	mov	r9, r3
 800809e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80080a2:	f04f 0000 	mov.w	r0, #0
 80080a6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80080aa:	f7f8 f8b5 	bl	8000218 <__aeabi_dsub>
 80080ae:	4602      	mov	r2, r0
 80080b0:	460b      	mov	r3, r1
 80080b2:	4692      	mov	sl, r2
 80080b4:	469b      	mov	fp, r3
 80080b6:	f04f 0200 	mov.w	r2, #0
 80080ba:	4b42      	ldr	r3, [pc, #264]	; (80081c4 <_etoa+0x33c>)
 80080bc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80080c0:	f7f8 fb88 	bl	80007d4 <__aeabi_ddiv>
 80080c4:	4602      	mov	r2, r0
 80080c6:	460b      	mov	r3, r1
 80080c8:	4610      	mov	r0, r2
 80080ca:	4619      	mov	r1, r3
 80080cc:	f04f 0200 	mov.w	r2, #0
 80080d0:	4b3d      	ldr	r3, [pc, #244]	; (80081c8 <_etoa+0x340>)
 80080d2:	f7f8 f8a3 	bl	800021c <__adddf3>
 80080d6:	4602      	mov	r2, r0
 80080d8:	460b      	mov	r3, r1
 80080da:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80080de:	f7f8 fb79 	bl	80007d4 <__aeabi_ddiv>
 80080e2:	4602      	mov	r2, r0
 80080e4:	460b      	mov	r3, r1
 80080e6:	4610      	mov	r0, r2
 80080e8:	4619      	mov	r1, r3
 80080ea:	f04f 0200 	mov.w	r2, #0
 80080ee:	4b37      	ldr	r3, [pc, #220]	; (80081cc <_etoa+0x344>)
 80080f0:	f7f8 f894 	bl	800021c <__adddf3>
 80080f4:	4602      	mov	r2, r0
 80080f6:	460b      	mov	r3, r1
 80080f8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80080fc:	f7f8 fb6a 	bl	80007d4 <__aeabi_ddiv>
 8008100:	4602      	mov	r2, r0
 8008102:	460b      	mov	r3, r1
 8008104:	4650      	mov	r0, sl
 8008106:	4659      	mov	r1, fp
 8008108:	f7f8 f888 	bl	800021c <__adddf3>
 800810c:	4602      	mov	r2, r0
 800810e:	460b      	mov	r3, r1
 8008110:	4640      	mov	r0, r8
 8008112:	4649      	mov	r1, r9
 8008114:	f7f8 fb5e 	bl	80007d4 <__aeabi_ddiv>
 8008118:	4602      	mov	r2, r0
 800811a:	460b      	mov	r3, r1
 800811c:	4610      	mov	r0, r2
 800811e:	4619      	mov	r1, r3
 8008120:	f04f 0200 	mov.w	r2, #0
 8008124:	4b24      	ldr	r3, [pc, #144]	; (80081b8 <_etoa+0x330>)
 8008126:	f7f8 f879 	bl	800021c <__adddf3>
 800812a:	4602      	mov	r2, r0
 800812c:	460b      	mov	r3, r1
 800812e:	4620      	mov	r0, r4
 8008130:	4629      	mov	r1, r5
 8008132:	f7f8 fa25 	bl	8000580 <__aeabi_dmul>
 8008136:	4603      	mov	r3, r0
 8008138:	460c      	mov	r4, r1
 800813a:	e9c7 3406 	strd	r3, r4, [r7, #24]
  // correct for rounding errors
  if (value < conv.F) {
 800813e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008142:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8008146:	f7f8 fcab 	bl	8000aa0 <__aeabi_dcmpgt>
 800814a:	4603      	mov	r3, r0
 800814c:	2b00      	cmp	r3, #0
 800814e:	d00d      	beq.n	800816c <_etoa+0x2e4>
    expval--;
 8008150:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008152:	3b01      	subs	r3, #1
 8008154:	64fb      	str	r3, [r7, #76]	; 0x4c
    conv.F /= 10;
 8008156:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800815a:	f04f 0200 	mov.w	r2, #0
 800815e:	4b1a      	ldr	r3, [pc, #104]	; (80081c8 <_etoa+0x340>)
 8008160:	f7f8 fb38 	bl	80007d4 <__aeabi_ddiv>
 8008164:	4603      	mov	r3, r0
 8008166:	460c      	mov	r4, r1
 8008168:	e9c7 3406 	strd	r3, r4, [r7, #24]
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 800816c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800816e:	2b63      	cmp	r3, #99	; 0x63
 8008170:	dc2e      	bgt.n	80081d0 <_etoa+0x348>
 8008172:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008174:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8008178:	db2a      	blt.n	80081d0 <_etoa+0x348>
 800817a:	2304      	movs	r3, #4
 800817c:	e029      	b.n	80081d2 <_etoa+0x34a>
 800817e:	bf00      	nop
 8008180:	509f79fb 	.word	0x509f79fb
 8008184:	3fd34413 	.word	0x3fd34413
 8008188:	8b60c8b3 	.word	0x8b60c8b3
 800818c:	3fc68a28 	.word	0x3fc68a28
 8008190:	636f4361 	.word	0x636f4361
 8008194:	3fd287a7 	.word	0x3fd287a7
 8008198:	0979a371 	.word	0x0979a371
 800819c:	400a934f 	.word	0x400a934f
 80081a0:	bbb55516 	.word	0xbbb55516
 80081a4:	40026bb1 	.word	0x40026bb1
 80081a8:	fefa39ef 	.word	0xfefa39ef
 80081ac:	3fe62e42 	.word	0x3fe62e42
 80081b0:	7fefffff 	.word	0x7fefffff
 80081b4:	000fffff 	.word	0x000fffff
 80081b8:	3ff00000 	.word	0x3ff00000
 80081bc:	3ff80000 	.word	0x3ff80000
 80081c0:	3fe00000 	.word	0x3fe00000
 80081c4:	402c0000 	.word	0x402c0000
 80081c8:	40240000 	.word	0x40240000
 80081cc:	40180000 	.word	0x40180000
 80081d0:	2305      	movs	r3, #5
 80081d2:	64bb      	str	r3, [r7, #72]	; 0x48

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 80081d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80081d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d03d      	beq.n	800825c <_etoa+0x3d4>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 80081e0:	a36b      	add	r3, pc, #428	; (adr r3, 8008390 <_etoa+0x508>)
 80081e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e6:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80081ea:	f7f8 fc4f 	bl	8000a8c <__aeabi_dcmpge>
 80081ee:	4603      	mov	r3, r0
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d024      	beq.n	800823e <_etoa+0x3b6>
 80081f4:	a368      	add	r3, pc, #416	; (adr r3, 8008398 <_etoa+0x510>)
 80081f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081fa:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80081fe:	f7f8 fc31 	bl	8000a64 <__aeabi_dcmplt>
 8008202:	4603      	mov	r3, r0
 8008204:	2b00      	cmp	r3, #0
 8008206:	d01a      	beq.n	800823e <_etoa+0x3b6>
      if ((int)prec > expval) {
 8008208:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800820c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800820e:	429a      	cmp	r2, r3
 8008210:	dd07      	ble.n	8008222 <_etoa+0x39a>
        prec = (unsigned)((int)prec - expval - 1);
 8008212:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008216:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008218:	1ad3      	subs	r3, r2, r3
 800821a:	3b01      	subs	r3, #1
 800821c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008220:	e002      	b.n	8008228 <_etoa+0x3a0>
      }
      else {
        prec = 0;
 8008222:	2300      	movs	r3, #0
 8008224:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 8008228:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800822c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008230:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      // no characters in exponent
      minwidth = 0U;
 8008234:	2300      	movs	r3, #0
 8008236:	64bb      	str	r3, [r7, #72]	; 0x48
      expval   = 0;
 8008238:	2300      	movs	r3, #0
 800823a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800823c:	e00e      	b.n	800825c <_etoa+0x3d4>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 800823e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008242:	2b00      	cmp	r3, #0
 8008244:	d00a      	beq.n	800825c <_etoa+0x3d4>
 8008246:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800824a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800824e:	2b00      	cmp	r3, #0
 8008250:	d004      	beq.n	800825c <_etoa+0x3d4>
        --prec;
 8008252:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008256:	3b01      	subs	r3, #1
 8008258:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 800825c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008260:	647b      	str	r3, [r7, #68]	; 0x44
  if (width > minwidth) {
 8008262:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008266:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008268:	429a      	cmp	r2, r3
 800826a:	d904      	bls.n	8008276 <_etoa+0x3ee>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 800826c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800826e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008270:	1ad3      	subs	r3, r2, r3
 8008272:	647b      	str	r3, [r7, #68]	; 0x44
 8008274:	e001      	b.n	800827a <_etoa+0x3f2>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 8008276:	2300      	movs	r3, #0
 8008278:	647b      	str	r3, [r7, #68]	; 0x44
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 800827a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800827e:	f003 0302 	and.w	r3, r3, #2
 8008282:	2b00      	cmp	r3, #0
 8008284:	d004      	beq.n	8008290 <_etoa+0x408>
 8008286:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008288:	2b00      	cmp	r3, #0
 800828a:	d001      	beq.n	8008290 <_etoa+0x408>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 800828c:	2300      	movs	r3, #0
 800828e:	647b      	str	r3, [r7, #68]	; 0x44
  }

  // rescale the float value
  if (expval) {
 8008290:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008292:	2b00      	cmp	r3, #0
 8008294:	d00b      	beq.n	80082ae <_etoa+0x426>
    value /= conv.F;
 8008296:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800829a:	461a      	mov	r2, r3
 800829c:	4623      	mov	r3, r4
 800829e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80082a2:	f7f8 fa97 	bl	80007d4 <__aeabi_ddiv>
 80082a6:	4603      	mov	r3, r0
 80082a8:	460c      	mov	r4, r1
 80082aa:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
  }

  // output the floating part
  const size_t start_idx = idx;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	627b      	str	r3, [r7, #36]	; 0x24
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 80082b2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d006      	beq.n	80082c8 <_etoa+0x440>
 80082ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80082bc:	603b      	str	r3, [r7, #0]
 80082be:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80082c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80082c4:	607b      	str	r3, [r7, #4]
 80082c6:	e003      	b.n	80082d0 <_etoa+0x448>
 80082c8:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 80082cc:	e887 0018 	stmia.w	r7, {r3, r4}
 80082d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80082d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80082d8:	9304      	str	r3, [sp, #16]
 80082da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082dc:	9303      	str	r3, [sp, #12]
 80082de:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80082e2:	9302      	str	r3, [sp, #8]
 80082e4:	e897 0018 	ldmia.w	r7, {r3, r4}
 80082e8:	e88d 0018 	stmia.w	sp, {r3, r4}
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	68fa      	ldr	r2, [r7, #12]
 80082f0:	6939      	ldr	r1, [r7, #16]
 80082f2:	6978      	ldr	r0, [r7, #20]
 80082f4:	f7ff fb60 	bl	80079b8 <_ftoa>
 80082f8:	60f8      	str	r0, [r7, #12]

  // output the exponent part
  if (minwidth) {
 80082fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d03f      	beq.n	8008380 <_etoa+0x4f8>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8008300:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008304:	f003 0320 	and.w	r3, r3, #32
 8008308:	2b00      	cmp	r3, #0
 800830a:	d001      	beq.n	8008310 <_etoa+0x488>
 800830c:	2045      	movs	r0, #69	; 0x45
 800830e:	e000      	b.n	8008312 <_etoa+0x48a>
 8008310:	2065      	movs	r0, #101	; 0x65
 8008312:	68fa      	ldr	r2, [r7, #12]
 8008314:	1c53      	adds	r3, r2, #1
 8008316:	60fb      	str	r3, [r7, #12]
 8008318:	697c      	ldr	r4, [r7, #20]
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	6939      	ldr	r1, [r7, #16]
 800831e:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 8008320:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008322:	2b00      	cmp	r3, #0
 8008324:	bfb8      	it	lt
 8008326:	425b      	neglt	r3, r3
 8008328:	4618      	mov	r0, r3
 800832a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800832c:	0fdb      	lsrs	r3, r3, #31
 800832e:	b2db      	uxtb	r3, r3
 8008330:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008332:	3a01      	subs	r2, #1
 8008334:	2105      	movs	r1, #5
 8008336:	9105      	str	r1, [sp, #20]
 8008338:	9204      	str	r2, [sp, #16]
 800833a:	2200      	movs	r2, #0
 800833c:	9203      	str	r2, [sp, #12]
 800833e:	220a      	movs	r2, #10
 8008340:	9202      	str	r2, [sp, #8]
 8008342:	9301      	str	r3, [sp, #4]
 8008344:	9000      	str	r0, [sp, #0]
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	68fa      	ldr	r2, [r7, #12]
 800834a:	6939      	ldr	r1, [r7, #16]
 800834c:	6978      	ldr	r0, [r7, #20]
 800834e:	f7ff fa5b 	bl	8007808 <_ntoa_long>
 8008352:	60f8      	str	r0, [r7, #12]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 8008354:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008358:	f003 0302 	and.w	r3, r3, #2
 800835c:	2b00      	cmp	r3, #0
 800835e:	d00f      	beq.n	8008380 <_etoa+0x4f8>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8008360:	e007      	b.n	8008372 <_etoa+0x4ea>
 8008362:	68fa      	ldr	r2, [r7, #12]
 8008364:	1c53      	adds	r3, r2, #1
 8008366:	60fb      	str	r3, [r7, #12]
 8008368:	697c      	ldr	r4, [r7, #20]
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	6939      	ldr	r1, [r7, #16]
 800836e:	2020      	movs	r0, #32
 8008370:	47a0      	blx	r4
 8008372:	68fa      	ldr	r2, [r7, #12]
 8008374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008376:	1ad2      	subs	r2, r2, r3
 8008378:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800837c:	429a      	cmp	r2, r3
 800837e:	d3f0      	bcc.n	8008362 <_etoa+0x4da>
    }
  }
  return idx;
 8008380:	68fb      	ldr	r3, [r7, #12]
}
 8008382:	4618      	mov	r0, r3
 8008384:	3754      	adds	r7, #84	; 0x54
 8008386:	46bd      	mov	sp, r7
 8008388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800838c:	f3af 8000 	nop.w
 8008390:	eb1c432d 	.word	0xeb1c432d
 8008394:	3f1a36e2 	.word	0x3f1a36e2
 8008398:	00000000 	.word	0x00000000
 800839c:	412e8480 	.word	0x412e8480

080083a0 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 80083a0:	b5b0      	push	{r4, r5, r7, lr}
 80083a2:	b0a0      	sub	sp, #128	; 0x80
 80083a4:	af0a      	add	r7, sp, #40	; 0x28
 80083a6:	60f8      	str	r0, [r7, #12]
 80083a8:	60b9      	str	r1, [r7, #8]
 80083aa:	607a      	str	r2, [r7, #4]
 80083ac:	603b      	str	r3, [r7, #0]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 80083ae:	2300      	movs	r3, #0
 80083b0:	647b      	str	r3, [r7, #68]	; 0x44

  if (!buffer) {
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	f040 8488 	bne.w	8008cca <_vsnprintf+0x92a>
    // use null output function
    out = _out_null;
 80083ba:	4ba0      	ldr	r3, [pc, #640]	; (800863c <_vsnprintf+0x29c>)
 80083bc:	60fb      	str	r3, [r7, #12]
  }

  while (*format)
 80083be:	f000 bc84 	b.w	8008cca <_vsnprintf+0x92a>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	781b      	ldrb	r3, [r3, #0]
 80083c6:	2b25      	cmp	r3, #37	; 0x25
 80083c8:	d00d      	beq.n	80083e6 <_vsnprintf+0x46>
      // no
      out(*format, buffer, idx++, maxlen);
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	7818      	ldrb	r0, [r3, #0]
 80083ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80083d0:	1c53      	adds	r3, r2, #1
 80083d2:	647b      	str	r3, [r7, #68]	; 0x44
 80083d4:	68fc      	ldr	r4, [r7, #12]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	68b9      	ldr	r1, [r7, #8]
 80083da:	47a0      	blx	r4
      format++;
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	3301      	adds	r3, #1
 80083e0:	603b      	str	r3, [r7, #0]
      continue;
 80083e2:	f000 bc72 	b.w	8008cca <_vsnprintf+0x92a>
    }
    else {
      // yes, evaluate it
      format++;
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	3301      	adds	r3, #1
 80083ea:	603b      	str	r3, [r7, #0]
    }

    // evaluate flags
    flags = 0U;
 80083ec:	2300      	movs	r3, #0
 80083ee:	657b      	str	r3, [r7, #84]	; 0x54
    do {
      switch (*format) {
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	3b20      	subs	r3, #32
 80083f6:	2b10      	cmp	r3, #16
 80083f8:	d856      	bhi.n	80084a8 <_vsnprintf+0x108>
 80083fa:	a201      	add	r2, pc, #4	; (adr r2, 8008400 <_vsnprintf+0x60>)
 80083fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008400:	08008481 	.word	0x08008481
 8008404:	080084a9 	.word	0x080084a9
 8008408:	080084a9 	.word	0x080084a9
 800840c:	08008495 	.word	0x08008495
 8008410:	080084a9 	.word	0x080084a9
 8008414:	080084a9 	.word	0x080084a9
 8008418:	080084a9 	.word	0x080084a9
 800841c:	080084a9 	.word	0x080084a9
 8008420:	080084a9 	.word	0x080084a9
 8008424:	080084a9 	.word	0x080084a9
 8008428:	080084a9 	.word	0x080084a9
 800842c:	0800846d 	.word	0x0800846d
 8008430:	080084a9 	.word	0x080084a9
 8008434:	08008459 	.word	0x08008459
 8008438:	080084a9 	.word	0x080084a9
 800843c:	080084a9 	.word	0x080084a9
 8008440:	08008445 	.word	0x08008445
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8008444:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008446:	f043 0301 	orr.w	r3, r3, #1
 800844a:	657b      	str	r3, [r7, #84]	; 0x54
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	3301      	adds	r3, #1
 8008450:	603b      	str	r3, [r7, #0]
 8008452:	2301      	movs	r3, #1
 8008454:	64bb      	str	r3, [r7, #72]	; 0x48
 8008456:	e02a      	b.n	80084ae <_vsnprintf+0x10e>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8008458:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800845a:	f043 0302 	orr.w	r3, r3, #2
 800845e:	657b      	str	r3, [r7, #84]	; 0x54
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	3301      	adds	r3, #1
 8008464:	603b      	str	r3, [r7, #0]
 8008466:	2301      	movs	r3, #1
 8008468:	64bb      	str	r3, [r7, #72]	; 0x48
 800846a:	e020      	b.n	80084ae <_vsnprintf+0x10e>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 800846c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800846e:	f043 0304 	orr.w	r3, r3, #4
 8008472:	657b      	str	r3, [r7, #84]	; 0x54
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	3301      	adds	r3, #1
 8008478:	603b      	str	r3, [r7, #0]
 800847a:	2301      	movs	r3, #1
 800847c:	64bb      	str	r3, [r7, #72]	; 0x48
 800847e:	e016      	b.n	80084ae <_vsnprintf+0x10e>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8008480:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008482:	f043 0308 	orr.w	r3, r3, #8
 8008486:	657b      	str	r3, [r7, #84]	; 0x54
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	3301      	adds	r3, #1
 800848c:	603b      	str	r3, [r7, #0]
 800848e:	2301      	movs	r3, #1
 8008490:	64bb      	str	r3, [r7, #72]	; 0x48
 8008492:	e00c      	b.n	80084ae <_vsnprintf+0x10e>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8008494:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008496:	f043 0310 	orr.w	r3, r3, #16
 800849a:	657b      	str	r3, [r7, #84]	; 0x54
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	3301      	adds	r3, #1
 80084a0:	603b      	str	r3, [r7, #0]
 80084a2:	2301      	movs	r3, #1
 80084a4:	64bb      	str	r3, [r7, #72]	; 0x48
 80084a6:	e002      	b.n	80084ae <_vsnprintf+0x10e>
        default :                                   n = 0U; break;
 80084a8:	2300      	movs	r3, #0
 80084aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80084ac:	bf00      	nop
      }
    } while (n);
 80084ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d19d      	bne.n	80083f0 <_vsnprintf+0x50>

    // evaluate width field
    width = 0U;
 80084b4:	2300      	movs	r3, #0
 80084b6:	653b      	str	r3, [r7, #80]	; 0x50
    if (_is_digit(*format)) {
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	4618      	mov	r0, r3
 80084be:	f7ff f83d 	bl	800753c <_is_digit>
 80084c2:	4603      	mov	r3, r0
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d005      	beq.n	80084d4 <_vsnprintf+0x134>
      width = _atoi(&format);
 80084c8:	463b      	mov	r3, r7
 80084ca:	4618      	mov	r0, r3
 80084cc:	f7ff f84c 	bl	8007568 <_atoi>
 80084d0:	6538      	str	r0, [r7, #80]	; 0x50
 80084d2:	e018      	b.n	8008506 <_vsnprintf+0x166>
    }
    else if (*format == '*') {
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	781b      	ldrb	r3, [r3, #0]
 80084d8:	2b2a      	cmp	r3, #42	; 0x2a
 80084da:	d114      	bne.n	8008506 <_vsnprintf+0x166>
      const int w = va_arg(va, int);
 80084dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80084de:	1d1a      	adds	r2, r3, #4
 80084e0:	66ba      	str	r2, [r7, #104]	; 0x68
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	633b      	str	r3, [r7, #48]	; 0x30
      if (w < 0) {
 80084e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	da07      	bge.n	80084fc <_vsnprintf+0x15c>
        flags |= FLAGS_LEFT;    // reverse padding
 80084ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084ee:	f043 0302 	orr.w	r3, r3, #2
 80084f2:	657b      	str	r3, [r7, #84]	; 0x54
        width = (unsigned int)-w;
 80084f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084f6:	425b      	negs	r3, r3
 80084f8:	653b      	str	r3, [r7, #80]	; 0x50
 80084fa:	e001      	b.n	8008500 <_vsnprintf+0x160>
      }
      else {
        width = (unsigned int)w;
 80084fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084fe:	653b      	str	r3, [r7, #80]	; 0x50
      }
      format++;
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	3301      	adds	r3, #1
 8008504:	603b      	str	r3, [r7, #0]
    }

    // evaluate precision field
    precision = 0U;
 8008506:	2300      	movs	r3, #0
 8008508:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (*format == '.') {
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	781b      	ldrb	r3, [r3, #0]
 800850e:	2b2e      	cmp	r3, #46	; 0x2e
 8008510:	d124      	bne.n	800855c <_vsnprintf+0x1bc>
      flags |= FLAGS_PRECISION;
 8008512:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008514:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008518:	657b      	str	r3, [r7, #84]	; 0x54
      format++;
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	3301      	adds	r3, #1
 800851e:	603b      	str	r3, [r7, #0]
      if (_is_digit(*format)) {
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	781b      	ldrb	r3, [r3, #0]
 8008524:	4618      	mov	r0, r3
 8008526:	f7ff f809 	bl	800753c <_is_digit>
 800852a:	4603      	mov	r3, r0
 800852c:	2b00      	cmp	r3, #0
 800852e:	d005      	beq.n	800853c <_vsnprintf+0x19c>
        precision = _atoi(&format);
 8008530:	463b      	mov	r3, r7
 8008532:	4618      	mov	r0, r3
 8008534:	f7ff f818 	bl	8007568 <_atoi>
 8008538:	64f8      	str	r0, [r7, #76]	; 0x4c
 800853a:	e00f      	b.n	800855c <_vsnprintf+0x1bc>
      }
      else if (*format == '*') {
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	781b      	ldrb	r3, [r3, #0]
 8008540:	2b2a      	cmp	r3, #42	; 0x2a
 8008542:	d10b      	bne.n	800855c <_vsnprintf+0x1bc>
        const int prec = (int)va_arg(va, int);
 8008544:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008546:	1d1a      	adds	r2, r3, #4
 8008548:	66ba      	str	r2, [r7, #104]	; 0x68
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	62fb      	str	r3, [r7, #44]	; 0x2c
        precision = prec > 0 ? (unsigned int)prec : 0U;
 800854e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008550:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008554:	64fb      	str	r3, [r7, #76]	; 0x4c
        format++;
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	3301      	adds	r3, #1
 800855a:	603b      	str	r3, [r7, #0]
      }
    }

    // evaluate length field
    switch (*format) {
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	3b68      	subs	r3, #104	; 0x68
 8008562:	2b12      	cmp	r3, #18
 8008564:	d866      	bhi.n	8008634 <_vsnprintf+0x294>
 8008566:	a201      	add	r2, pc, #4	; (adr r2, 800856c <_vsnprintf+0x1cc>)
 8008568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800856c:	080085df 	.word	0x080085df
 8008570:	08008635 	.word	0x08008635
 8008574:	08008615 	.word	0x08008615
 8008578:	08008635 	.word	0x08008635
 800857c:	080085b9 	.word	0x080085b9
 8008580:	08008635 	.word	0x08008635
 8008584:	08008635 	.word	0x08008635
 8008588:	08008635 	.word	0x08008635
 800858c:	08008635 	.word	0x08008635
 8008590:	08008635 	.word	0x08008635
 8008594:	08008635 	.word	0x08008635
 8008598:	08008635 	.word	0x08008635
 800859c:	08008605 	.word	0x08008605
 80085a0:	08008635 	.word	0x08008635
 80085a4:	08008635 	.word	0x08008635
 80085a8:	08008635 	.word	0x08008635
 80085ac:	08008635 	.word	0x08008635
 80085b0:	08008635 	.word	0x08008635
 80085b4:	08008625 	.word	0x08008625
      case 'l' :
        flags |= FLAGS_LONG;
 80085b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085be:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	3301      	adds	r3, #1
 80085c4:	603b      	str	r3, [r7, #0]
        if (*format == 'l') {
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	2b6c      	cmp	r3, #108	; 0x6c
 80085cc:	d134      	bne.n	8008638 <_vsnprintf+0x298>
          flags |= FLAGS_LONG_LONG;
 80085ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80085d4:	657b      	str	r3, [r7, #84]	; 0x54
          format++;
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	3301      	adds	r3, #1
 80085da:	603b      	str	r3, [r7, #0]
        }
        break;
 80085dc:	e02c      	b.n	8008638 <_vsnprintf+0x298>
      case 'h' :
        flags |= FLAGS_SHORT;
 80085de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085e4:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	3301      	adds	r3, #1
 80085ea:	603b      	str	r3, [r7, #0]
        if (*format == 'h') {
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	781b      	ldrb	r3, [r3, #0]
 80085f0:	2b68      	cmp	r3, #104	; 0x68
 80085f2:	d125      	bne.n	8008640 <_vsnprintf+0x2a0>
          flags |= FLAGS_CHAR;
 80085f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085fa:	657b      	str	r3, [r7, #84]	; 0x54
          format++;
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	3301      	adds	r3, #1
 8008600:	603b      	str	r3, [r7, #0]
        }
        break;
 8008602:	e01d      	b.n	8008640 <_vsnprintf+0x2a0>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8008604:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008606:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800860a:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	3301      	adds	r3, #1
 8008610:	603b      	str	r3, [r7, #0]
        break;
 8008612:	e016      	b.n	8008642 <_vsnprintf+0x2a2>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8008614:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008616:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800861a:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	3301      	adds	r3, #1
 8008620:	603b      	str	r3, [r7, #0]
        break;
 8008622:	e00e      	b.n	8008642 <_vsnprintf+0x2a2>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8008624:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008626:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800862a:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	3301      	adds	r3, #1
 8008630:	603b      	str	r3, [r7, #0]
        break;
 8008632:	e006      	b.n	8008642 <_vsnprintf+0x2a2>
      default :
        break;
 8008634:	bf00      	nop
 8008636:	e004      	b.n	8008642 <_vsnprintf+0x2a2>
        break;
 8008638:	bf00      	nop
 800863a:	e002      	b.n	8008642 <_vsnprintf+0x2a2>
 800863c:	080074c5 	.word	0x080074c5
        break;
 8008640:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	781b      	ldrb	r3, [r3, #0]
 8008646:	3b25      	subs	r3, #37	; 0x25
 8008648:	2b53      	cmp	r3, #83	; 0x53
 800864a:	f200 8331 	bhi.w	8008cb0 <_vsnprintf+0x910>
 800864e:	a201      	add	r2, pc, #4	; (adr r2, 8008654 <_vsnprintf+0x2b4>)
 8008650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008654:	08008c99 	.word	0x08008c99
 8008658:	08008cb1 	.word	0x08008cb1
 800865c:	08008cb1 	.word	0x08008cb1
 8008660:	08008cb1 	.word	0x08008cb1
 8008664:	08008cb1 	.word	0x08008cb1
 8008668:	08008cb1 	.word	0x08008cb1
 800866c:	08008cb1 	.word	0x08008cb1
 8008670:	08008cb1 	.word	0x08008cb1
 8008674:	08008cb1 	.word	0x08008cb1
 8008678:	08008cb1 	.word	0x08008cb1
 800867c:	08008cb1 	.word	0x08008cb1
 8008680:	08008cb1 	.word	0x08008cb1
 8008684:	08008cb1 	.word	0x08008cb1
 8008688:	08008cb1 	.word	0x08008cb1
 800868c:	08008cb1 	.word	0x08008cb1
 8008690:	08008cb1 	.word	0x08008cb1
 8008694:	08008cb1 	.word	0x08008cb1
 8008698:	08008cb1 	.word	0x08008cb1
 800869c:	08008cb1 	.word	0x08008cb1
 80086a0:	08008cb1 	.word	0x08008cb1
 80086a4:	08008cb1 	.word	0x08008cb1
 80086a8:	08008cb1 	.word	0x08008cb1
 80086ac:	08008cb1 	.word	0x08008cb1
 80086b0:	08008cb1 	.word	0x08008cb1
 80086b4:	08008cb1 	.word	0x08008cb1
 80086b8:	08008cb1 	.word	0x08008cb1
 80086bc:	08008cb1 	.word	0x08008cb1
 80086c0:	08008cb1 	.word	0x08008cb1
 80086c4:	08008cb1 	.word	0x08008cb1
 80086c8:	08008cb1 	.word	0x08008cb1
 80086cc:	08008cb1 	.word	0x08008cb1
 80086d0:	08008cb1 	.word	0x08008cb1
 80086d4:	08008a73 	.word	0x08008a73
 80086d8:	08008a2d 	.word	0x08008a2d
 80086dc:	08008a73 	.word	0x08008a73
 80086e0:	08008cb1 	.word	0x08008cb1
 80086e4:	08008cb1 	.word	0x08008cb1
 80086e8:	08008cb1 	.word	0x08008cb1
 80086ec:	08008cb1 	.word	0x08008cb1
 80086f0:	08008cb1 	.word	0x08008cb1
 80086f4:	08008cb1 	.word	0x08008cb1
 80086f8:	08008cb1 	.word	0x08008cb1
 80086fc:	08008cb1 	.word	0x08008cb1
 8008700:	08008cb1 	.word	0x08008cb1
 8008704:	08008cb1 	.word	0x08008cb1
 8008708:	08008cb1 	.word	0x08008cb1
 800870c:	08008cb1 	.word	0x08008cb1
 8008710:	08008cb1 	.word	0x08008cb1
 8008714:	08008cb1 	.word	0x08008cb1
 8008718:	08008cb1 	.word	0x08008cb1
 800871c:	08008cb1 	.word	0x08008cb1
 8008720:	080087a5 	.word	0x080087a5
 8008724:	08008cb1 	.word	0x08008cb1
 8008728:	08008cb1 	.word	0x08008cb1
 800872c:	08008cb1 	.word	0x08008cb1
 8008730:	08008cb1 	.word	0x08008cb1
 8008734:	08008cb1 	.word	0x08008cb1
 8008738:	08008cb1 	.word	0x08008cb1
 800873c:	08008cb1 	.word	0x08008cb1
 8008740:	08008cb1 	.word	0x08008cb1
 8008744:	08008cb1 	.word	0x08008cb1
 8008748:	080087a5 	.word	0x080087a5
 800874c:	08008ad9 	.word	0x08008ad9
 8008750:	080087a5 	.word	0x080087a5
 8008754:	08008a73 	.word	0x08008a73
 8008758:	08008a2d 	.word	0x08008a2d
 800875c:	08008a73 	.word	0x08008a73
 8008760:	08008cb1 	.word	0x08008cb1
 8008764:	080087a5 	.word	0x080087a5
 8008768:	08008cb1 	.word	0x08008cb1
 800876c:	08008cb1 	.word	0x08008cb1
 8008770:	08008cb1 	.word	0x08008cb1
 8008774:	08008cb1 	.word	0x08008cb1
 8008778:	08008cb1 	.word	0x08008cb1
 800877c:	080087a5 	.word	0x080087a5
 8008780:	08008c11 	.word	0x08008c11
 8008784:	08008cb1 	.word	0x08008cb1
 8008788:	08008cb1 	.word	0x08008cb1
 800878c:	08008b4d 	.word	0x08008b4d
 8008790:	08008cb1 	.word	0x08008cb1
 8008794:	080087a5 	.word	0x080087a5
 8008798:	08008cb1 	.word	0x08008cb1
 800879c:	08008cb1 	.word	0x08008cb1
 80087a0:	080087a5 	.word	0x080087a5
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	781b      	ldrb	r3, [r3, #0]
 80087a8:	2b78      	cmp	r3, #120	; 0x78
 80087aa:	d003      	beq.n	80087b4 <_vsnprintf+0x414>
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	2b58      	cmp	r3, #88	; 0x58
 80087b2:	d102      	bne.n	80087ba <_vsnprintf+0x41a>
          base = 16U;
 80087b4:	2310      	movs	r3, #16
 80087b6:	643b      	str	r3, [r7, #64]	; 0x40
 80087b8:	e013      	b.n	80087e2 <_vsnprintf+0x442>
        }
        else if (*format == 'o') {
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	781b      	ldrb	r3, [r3, #0]
 80087be:	2b6f      	cmp	r3, #111	; 0x6f
 80087c0:	d102      	bne.n	80087c8 <_vsnprintf+0x428>
          base =  8U;
 80087c2:	2308      	movs	r3, #8
 80087c4:	643b      	str	r3, [r7, #64]	; 0x40
 80087c6:	e00c      	b.n	80087e2 <_vsnprintf+0x442>
        }
        else if (*format == 'b') {
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	781b      	ldrb	r3, [r3, #0]
 80087cc:	2b62      	cmp	r3, #98	; 0x62
 80087ce:	d102      	bne.n	80087d6 <_vsnprintf+0x436>
          base =  2U;
 80087d0:	2302      	movs	r3, #2
 80087d2:	643b      	str	r3, [r7, #64]	; 0x40
 80087d4:	e005      	b.n	80087e2 <_vsnprintf+0x442>
        }
        else {
          base = 10U;
 80087d6:	230a      	movs	r3, #10
 80087d8:	643b      	str	r3, [r7, #64]	; 0x40
          flags &= ~FLAGS_HASH;   // no hash for dec format
 80087da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80087dc:	f023 0310 	bic.w	r3, r3, #16
 80087e0:	657b      	str	r3, [r7, #84]	; 0x54
        }
        // uppercase
        if (*format == 'X') {
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	781b      	ldrb	r3, [r3, #0]
 80087e6:	2b58      	cmp	r3, #88	; 0x58
 80087e8:	d103      	bne.n	80087f2 <_vsnprintf+0x452>
          flags |= FLAGS_UPPERCASE;
 80087ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80087ec:	f043 0320 	orr.w	r3, r3, #32
 80087f0:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	781b      	ldrb	r3, [r3, #0]
 80087f6:	2b69      	cmp	r3, #105	; 0x69
 80087f8:	d007      	beq.n	800880a <_vsnprintf+0x46a>
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	781b      	ldrb	r3, [r3, #0]
 80087fe:	2b64      	cmp	r3, #100	; 0x64
 8008800:	d003      	beq.n	800880a <_vsnprintf+0x46a>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8008802:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008804:	f023 030c 	bic.w	r3, r3, #12
 8008808:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 800880a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800880c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008810:	2b00      	cmp	r3, #0
 8008812:	d003      	beq.n	800881c <_vsnprintf+0x47c>
          flags &= ~FLAGS_ZEROPAD;
 8008814:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008816:	f023 0301 	bic.w	r3, r3, #1
 800881a:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	781b      	ldrb	r3, [r3, #0]
 8008820:	2b69      	cmp	r3, #105	; 0x69
 8008822:	d004      	beq.n	800882e <_vsnprintf+0x48e>
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	781b      	ldrb	r3, [r3, #0]
 8008828:	2b64      	cmp	r3, #100	; 0x64
 800882a:	f040 808c 	bne.w	8008946 <_vsnprintf+0x5a6>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 800882e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008830:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008834:	2b00      	cmp	r3, #0
 8008836:	d02d      	beq.n	8008894 <_vsnprintf+0x4f4>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 8008838:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800883a:	3307      	adds	r3, #7
 800883c:	f023 0307 	bic.w	r3, r3, #7
 8008840:	f103 0208 	add.w	r2, r3, #8
 8008844:	66ba      	str	r2, [r7, #104]	; 0x68
 8008846:	cb18      	ldmia	r3, {r3, r4}
 8008848:	e9c7 3408 	strd	r3, r4, [r7, #32]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800884c:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8008850:	2b00      	cmp	r3, #0
 8008852:	f174 0200 	sbcs.w	r2, r4, #0
 8008856:	da02      	bge.n	800885e <_vsnprintf+0x4be>
 8008858:	425b      	negs	r3, r3
 800885a:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
 800885e:	4619      	mov	r1, r3
 8008860:	4622      	mov	r2, r4
 8008862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008864:	0fdb      	lsrs	r3, r3, #31
 8008866:	b2d8      	uxtb	r0, r3
 8008868:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800886a:	f04f 0400 	mov.w	r4, #0
 800886e:	6d7d      	ldr	r5, [r7, #84]	; 0x54
 8008870:	9508      	str	r5, [sp, #32]
 8008872:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 8008874:	9507      	str	r5, [sp, #28]
 8008876:	6cfd      	ldr	r5, [r7, #76]	; 0x4c
 8008878:	9506      	str	r5, [sp, #24]
 800887a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800887e:	9002      	str	r0, [sp, #8]
 8008880:	e88d 0006 	stmia.w	sp, {r1, r2}
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008888:	68b9      	ldr	r1, [r7, #8]
 800888a:	68f8      	ldr	r0, [r7, #12]
 800888c:	f7ff f823 	bl	80078d6 <_ntoa_long_long>
 8008890:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 8008892:	e0c7      	b.n	8008a24 <_vsnprintf+0x684>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8008894:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800889a:	2b00      	cmp	r3, #0
 800889c:	d01e      	beq.n	80088dc <_vsnprintf+0x53c>
            const long value = va_arg(va, long);
 800889e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80088a0:	1d1a      	adds	r2, r3, #4
 80088a2:	66ba      	str	r2, [r7, #104]	; 0x68
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	61fb      	str	r3, [r7, #28]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 80088a8:	69fb      	ldr	r3, [r7, #28]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	bfb8      	it	lt
 80088ae:	425b      	neglt	r3, r3
 80088b0:	4619      	mov	r1, r3
 80088b2:	69fb      	ldr	r3, [r7, #28]
 80088b4:	0fdb      	lsrs	r3, r3, #31
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80088ba:	9205      	str	r2, [sp, #20]
 80088bc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80088be:	9204      	str	r2, [sp, #16]
 80088c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80088c2:	9203      	str	r2, [sp, #12]
 80088c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80088c6:	9202      	str	r2, [sp, #8]
 80088c8:	9301      	str	r3, [sp, #4]
 80088ca:	9100      	str	r1, [sp, #0]
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80088d0:	68b9      	ldr	r1, [r7, #8]
 80088d2:	68f8      	ldr	r0, [r7, #12]
 80088d4:	f7fe ff98 	bl	8007808 <_ntoa_long>
 80088d8:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 80088da:	e0a3      	b.n	8008a24 <_vsnprintf+0x684>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 80088dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d005      	beq.n	80088f2 <_vsnprintf+0x552>
 80088e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80088e8:	1d1a      	adds	r2, r3, #4
 80088ea:	66ba      	str	r2, [r7, #104]	; 0x68
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	b2db      	uxtb	r3, r3
 80088f0:	e00e      	b.n	8008910 <_vsnprintf+0x570>
 80088f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d005      	beq.n	8008908 <_vsnprintf+0x568>
 80088fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80088fe:	1d1a      	adds	r2, r3, #4
 8008900:	66ba      	str	r2, [r7, #104]	; 0x68
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	b21b      	sxth	r3, r3
 8008906:	e003      	b.n	8008910 <_vsnprintf+0x570>
 8008908:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800890a:	1d1a      	adds	r2, r3, #4
 800890c:	66ba      	str	r2, [r7, #104]	; 0x68
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	61bb      	str	r3, [r7, #24]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8008912:	69bb      	ldr	r3, [r7, #24]
 8008914:	2b00      	cmp	r3, #0
 8008916:	bfb8      	it	lt
 8008918:	425b      	neglt	r3, r3
 800891a:	4619      	mov	r1, r3
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	0fdb      	lsrs	r3, r3, #31
 8008920:	b2db      	uxtb	r3, r3
 8008922:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008924:	9205      	str	r2, [sp, #20]
 8008926:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008928:	9204      	str	r2, [sp, #16]
 800892a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800892c:	9203      	str	r2, [sp, #12]
 800892e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008930:	9202      	str	r2, [sp, #8]
 8008932:	9301      	str	r3, [sp, #4]
 8008934:	9100      	str	r1, [sp, #0]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800893a:	68b9      	ldr	r1, [r7, #8]
 800893c:	68f8      	ldr	r0, [r7, #12]
 800893e:	f7fe ff63 	bl	8007808 <_ntoa_long>
 8008942:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 8008944:	e06e      	b.n	8008a24 <_vsnprintf+0x684>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8008946:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008948:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800894c:	2b00      	cmp	r3, #0
 800894e:	d01f      	beq.n	8008990 <_vsnprintf+0x5f0>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8008950:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008952:	3307      	adds	r3, #7
 8008954:	f023 0307 	bic.w	r3, r3, #7
 8008958:	f103 0208 	add.w	r2, r3, #8
 800895c:	66ba      	str	r2, [r7, #104]	; 0x68
 800895e:	cb18      	ldmia	r3, {r3, r4}
 8008960:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008962:	4611      	mov	r1, r2
 8008964:	f04f 0200 	mov.w	r2, #0
 8008968:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800896a:	9008      	str	r0, [sp, #32]
 800896c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800896e:	9007      	str	r0, [sp, #28]
 8008970:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008972:	9006      	str	r0, [sp, #24]
 8008974:	e9cd 1204 	strd	r1, r2, [sp, #16]
 8008978:	2200      	movs	r2, #0
 800897a:	9202      	str	r2, [sp, #8]
 800897c:	e88d 0018 	stmia.w	sp, {r3, r4}
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008984:	68b9      	ldr	r1, [r7, #8]
 8008986:	68f8      	ldr	r0, [r7, #12]
 8008988:	f7fe ffa5 	bl	80078d6 <_ntoa_long_long>
 800898c:	6478      	str	r0, [r7, #68]	; 0x44
 800898e:	e049      	b.n	8008a24 <_vsnprintf+0x684>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8008990:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008996:	2b00      	cmp	r3, #0
 8008998:	d016      	beq.n	80089c8 <_vsnprintf+0x628>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 800899a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800899c:	1d1a      	adds	r2, r3, #4
 800899e:	66ba      	str	r2, [r7, #104]	; 0x68
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80089a4:	9205      	str	r2, [sp, #20]
 80089a6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80089a8:	9204      	str	r2, [sp, #16]
 80089aa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80089ac:	9203      	str	r2, [sp, #12]
 80089ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80089b0:	9202      	str	r2, [sp, #8]
 80089b2:	2200      	movs	r2, #0
 80089b4:	9201      	str	r2, [sp, #4]
 80089b6:	9300      	str	r3, [sp, #0]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80089bc:	68b9      	ldr	r1, [r7, #8]
 80089be:	68f8      	ldr	r0, [r7, #12]
 80089c0:	f7fe ff22 	bl	8007808 <_ntoa_long>
 80089c4:	6478      	str	r0, [r7, #68]	; 0x44
 80089c6:	e02d      	b.n	8008a24 <_vsnprintf+0x684>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 80089c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80089ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d005      	beq.n	80089de <_vsnprintf+0x63e>
 80089d2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80089d4:	1d1a      	adds	r2, r3, #4
 80089d6:	66ba      	str	r2, [r7, #104]	; 0x68
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	b2db      	uxtb	r3, r3
 80089dc:	e00e      	b.n	80089fc <_vsnprintf+0x65c>
 80089de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80089e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d005      	beq.n	80089f4 <_vsnprintf+0x654>
 80089e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80089ea:	1d1a      	adds	r2, r3, #4
 80089ec:	66ba      	str	r2, [r7, #104]	; 0x68
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	b29b      	uxth	r3, r3
 80089f2:	e003      	b.n	80089fc <_vsnprintf+0x65c>
 80089f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80089f6:	1d1a      	adds	r2, r3, #4
 80089f8:	66ba      	str	r2, [r7, #104]	; 0x68
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	62bb      	str	r3, [r7, #40]	; 0x28
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 80089fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a00:	9305      	str	r3, [sp, #20]
 8008a02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a04:	9304      	str	r3, [sp, #16]
 8008a06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a08:	9303      	str	r3, [sp, #12]
 8008a0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a0c:	9302      	str	r3, [sp, #8]
 8008a0e:	2300      	movs	r3, #0
 8008a10:	9301      	str	r3, [sp, #4]
 8008a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a14:	9300      	str	r3, [sp, #0]
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a1a:	68b9      	ldr	r1, [r7, #8]
 8008a1c:	68f8      	ldr	r0, [r7, #12]
 8008a1e:	f7fe fef3 	bl	8007808 <_ntoa_long>
 8008a22:	6478      	str	r0, [r7, #68]	; 0x44
          }
        }
        format++;
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	3301      	adds	r3, #1
 8008a28:	603b      	str	r3, [r7, #0]
        break;
 8008a2a:	e14e      	b.n	8008cca <_vsnprintf+0x92a>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	781b      	ldrb	r3, [r3, #0]
 8008a30:	2b46      	cmp	r3, #70	; 0x46
 8008a32:	d103      	bne.n	8008a3c <_vsnprintf+0x69c>
 8008a34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a36:	f043 0320 	orr.w	r3, r3, #32
 8008a3a:	657b      	str	r3, [r7, #84]	; 0x54
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8008a3c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008a3e:	3307      	adds	r3, #7
 8008a40:	f023 0307 	bic.w	r3, r3, #7
 8008a44:	f103 0208 	add.w	r2, r3, #8
 8008a48:	66ba      	str	r2, [r7, #104]	; 0x68
 8008a4a:	cb18      	ldmia	r3, {r3, r4}
 8008a4c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008a4e:	9204      	str	r2, [sp, #16]
 8008a50:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008a52:	9203      	str	r2, [sp, #12]
 8008a54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008a56:	9202      	str	r2, [sp, #8]
 8008a58:	e88d 0018 	stmia.w	sp, {r3, r4}
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a60:	68b9      	ldr	r1, [r7, #8]
 8008a62:	68f8      	ldr	r0, [r7, #12]
 8008a64:	f7fe ffa8 	bl	80079b8 <_ftoa>
 8008a68:	6478      	str	r0, [r7, #68]	; 0x44
        format++;
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	3301      	adds	r3, #1
 8008a6e:	603b      	str	r3, [r7, #0]
        break;
 8008a70:	e12b      	b.n	8008cca <_vsnprintf+0x92a>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	781b      	ldrb	r3, [r3, #0]
 8008a76:	2b67      	cmp	r3, #103	; 0x67
 8008a78:	d003      	beq.n	8008a82 <_vsnprintf+0x6e2>
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	2b47      	cmp	r3, #71	; 0x47
 8008a80:	d103      	bne.n	8008a8a <_vsnprintf+0x6ea>
 8008a82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008a88:	657b      	str	r3, [r7, #84]	; 0x54
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	781b      	ldrb	r3, [r3, #0]
 8008a8e:	2b45      	cmp	r3, #69	; 0x45
 8008a90:	d003      	beq.n	8008a9a <_vsnprintf+0x6fa>
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	781b      	ldrb	r3, [r3, #0]
 8008a96:	2b47      	cmp	r3, #71	; 0x47
 8008a98:	d103      	bne.n	8008aa2 <_vsnprintf+0x702>
 8008a9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a9c:	f043 0320 	orr.w	r3, r3, #32
 8008aa0:	657b      	str	r3, [r7, #84]	; 0x54
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8008aa2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008aa4:	3307      	adds	r3, #7
 8008aa6:	f023 0307 	bic.w	r3, r3, #7
 8008aaa:	f103 0208 	add.w	r2, r3, #8
 8008aae:	66ba      	str	r2, [r7, #104]	; 0x68
 8008ab0:	cb18      	ldmia	r3, {r3, r4}
 8008ab2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008ab4:	9204      	str	r2, [sp, #16]
 8008ab6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008ab8:	9203      	str	r2, [sp, #12]
 8008aba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008abc:	9202      	str	r2, [sp, #8]
 8008abe:	e88d 0018 	stmia.w	sp, {r3, r4}
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ac6:	68b9      	ldr	r1, [r7, #8]
 8008ac8:	68f8      	ldr	r0, [r7, #12]
 8008aca:	f7ff f9dd 	bl	8007e88 <_etoa>
 8008ace:	6478      	str	r0, [r7, #68]	; 0x44
        format++;
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	3301      	adds	r3, #1
 8008ad4:	603b      	str	r3, [r7, #0]
        break;
 8008ad6:	e0f8      	b.n	8008cca <_vsnprintf+0x92a>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	63fb      	str	r3, [r7, #60]	; 0x3c
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8008adc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ade:	f003 0302 	and.w	r3, r3, #2
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d10e      	bne.n	8008b04 <_vsnprintf+0x764>
          while (l++ < width) {
 8008ae6:	e007      	b.n	8008af8 <_vsnprintf+0x758>
            out(' ', buffer, idx++, maxlen);
 8008ae8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008aea:	1c53      	adds	r3, r2, #1
 8008aec:	647b      	str	r3, [r7, #68]	; 0x44
 8008aee:	68fc      	ldr	r4, [r7, #12]
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	68b9      	ldr	r1, [r7, #8]
 8008af4:	2020      	movs	r0, #32
 8008af6:	47a0      	blx	r4
          while (l++ < width) {
 8008af8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008afa:	1c5a      	adds	r2, r3, #1
 8008afc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008afe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d3f1      	bcc.n	8008ae8 <_vsnprintf+0x748>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8008b04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008b06:	1d1a      	adds	r2, r3, #4
 8008b08:	66ba      	str	r2, [r7, #104]	; 0x68
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	b2d8      	uxtb	r0, r3
 8008b0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008b10:	1c53      	adds	r3, r2, #1
 8008b12:	647b      	str	r3, [r7, #68]	; 0x44
 8008b14:	68fc      	ldr	r4, [r7, #12]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	68b9      	ldr	r1, [r7, #8]
 8008b1a:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 8008b1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b1e:	f003 0302 	and.w	r3, r3, #2
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d00e      	beq.n	8008b44 <_vsnprintf+0x7a4>
          while (l++ < width) {
 8008b26:	e007      	b.n	8008b38 <_vsnprintf+0x798>
            out(' ', buffer, idx++, maxlen);
 8008b28:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008b2a:	1c53      	adds	r3, r2, #1
 8008b2c:	647b      	str	r3, [r7, #68]	; 0x44
 8008b2e:	68fc      	ldr	r4, [r7, #12]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	68b9      	ldr	r1, [r7, #8]
 8008b34:	2020      	movs	r0, #32
 8008b36:	47a0      	blx	r4
          while (l++ < width) {
 8008b38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b3a:	1c5a      	adds	r2, r3, #1
 8008b3c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008b3e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d3f1      	bcc.n	8008b28 <_vsnprintf+0x788>
          }
        }
        format++;
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	3301      	adds	r3, #1
 8008b48:	603b      	str	r3, [r7, #0]
        break;
 8008b4a:	e0be      	b.n	8008cca <_vsnprintf+0x92a>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 8008b4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008b4e:	1d1a      	adds	r2, r3, #4
 8008b50:	66ba      	str	r2, [r7, #104]	; 0x68
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	63bb      	str	r3, [r7, #56]	; 0x38
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8008b56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d001      	beq.n	8008b60 <_vsnprintf+0x7c0>
 8008b5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b5e:	e001      	b.n	8008b64 <_vsnprintf+0x7c4>
 8008b60:	f04f 33ff 	mov.w	r3, #4294967295
 8008b64:	4619      	mov	r1, r3
 8008b66:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008b68:	f7fe fccc 	bl	8007504 <_strnlen_s>
 8008b6c:	6378      	str	r0, [r7, #52]	; 0x34
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8008b6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d005      	beq.n	8008b84 <_vsnprintf+0x7e4>
          l = (l < precision ? l : precision);
 8008b78:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	bf28      	it	cs
 8008b80:	4613      	movcs	r3, r2
 8008b82:	637b      	str	r3, [r7, #52]	; 0x34
        }
        if (!(flags & FLAGS_LEFT)) {
 8008b84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b86:	f003 0302 	and.w	r3, r3, #2
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d11a      	bne.n	8008bc4 <_vsnprintf+0x824>
          while (l++ < width) {
 8008b8e:	e007      	b.n	8008ba0 <_vsnprintf+0x800>
            out(' ', buffer, idx++, maxlen);
 8008b90:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008b92:	1c53      	adds	r3, r2, #1
 8008b94:	647b      	str	r3, [r7, #68]	; 0x44
 8008b96:	68fc      	ldr	r4, [r7, #12]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	68b9      	ldr	r1, [r7, #8]
 8008b9c:	2020      	movs	r0, #32
 8008b9e:	47a0      	blx	r4
          while (l++ < width) {
 8008ba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ba2:	1c5a      	adds	r2, r3, #1
 8008ba4:	637a      	str	r2, [r7, #52]	; 0x34
 8008ba6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d3f1      	bcc.n	8008b90 <_vsnprintf+0x7f0>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8008bac:	e00a      	b.n	8008bc4 <_vsnprintf+0x824>
          out(*(p++), buffer, idx++, maxlen);
 8008bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bb0:	1c5a      	adds	r2, r3, #1
 8008bb2:	63ba      	str	r2, [r7, #56]	; 0x38
 8008bb4:	7818      	ldrb	r0, [r3, #0]
 8008bb6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008bb8:	1c53      	adds	r3, r2, #1
 8008bba:	647b      	str	r3, [r7, #68]	; 0x44
 8008bbc:	68fc      	ldr	r4, [r7, #12]
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	68b9      	ldr	r1, [r7, #8]
 8008bc2:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8008bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d009      	beq.n	8008be0 <_vsnprintf+0x840>
 8008bcc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008bce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d0eb      	beq.n	8008bae <_vsnprintf+0x80e>
 8008bd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bd8:	1e5a      	subs	r2, r3, #1
 8008bda:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d1e6      	bne.n	8008bae <_vsnprintf+0x80e>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 8008be0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008be2:	f003 0302 	and.w	r3, r3, #2
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d00e      	beq.n	8008c08 <_vsnprintf+0x868>
          while (l++ < width) {
 8008bea:	e007      	b.n	8008bfc <_vsnprintf+0x85c>
            out(' ', buffer, idx++, maxlen);
 8008bec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008bee:	1c53      	adds	r3, r2, #1
 8008bf0:	647b      	str	r3, [r7, #68]	; 0x44
 8008bf2:	68fc      	ldr	r4, [r7, #12]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	68b9      	ldr	r1, [r7, #8]
 8008bf8:	2020      	movs	r0, #32
 8008bfa:	47a0      	blx	r4
          while (l++ < width) {
 8008bfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bfe:	1c5a      	adds	r2, r3, #1
 8008c00:	637a      	str	r2, [r7, #52]	; 0x34
 8008c02:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d3f1      	bcc.n	8008bec <_vsnprintf+0x84c>
          }
        }
        format++;
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	603b      	str	r3, [r7, #0]
        break;
 8008c0e:	e05c      	b.n	8008cca <_vsnprintf+0x92a>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8008c10:	2308      	movs	r3, #8
 8008c12:	653b      	str	r3, [r7, #80]	; 0x50
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8008c14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c16:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 8008c1a:	657b      	str	r3, [r7, #84]	; 0x54
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	75fb      	strb	r3, [r7, #23]
        if (is_ll) {
 8008c20:	7dfb      	ldrb	r3, [r7, #23]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d01d      	beq.n	8008c62 <_vsnprintf+0x8c2>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 8008c26:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008c28:	1d1a      	adds	r2, r3, #4
 8008c2a:	66ba      	str	r2, [r7, #104]	; 0x68
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f04f 0400 	mov.w	r4, #0
 8008c32:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008c34:	9208      	str	r2, [sp, #32]
 8008c36:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008c38:	9207      	str	r2, [sp, #28]
 8008c3a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008c3c:	9206      	str	r2, [sp, #24]
 8008c3e:	f04f 0110 	mov.w	r1, #16
 8008c42:	f04f 0200 	mov.w	r2, #0
 8008c46:	e9cd 1204 	strd	r1, r2, [sp, #16]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	9202      	str	r2, [sp, #8]
 8008c4e:	e88d 0018 	stmia.w	sp, {r3, r4}
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008c56:	68b9      	ldr	r1, [r7, #8]
 8008c58:	68f8      	ldr	r0, [r7, #12]
 8008c5a:	f7fe fe3c 	bl	80078d6 <_ntoa_long_long>
 8008c5e:	6478      	str	r0, [r7, #68]	; 0x44
 8008c60:	e016      	b.n	8008c90 <_vsnprintf+0x8f0>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 8008c62:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008c64:	1d1a      	adds	r2, r3, #4
 8008c66:	66ba      	str	r2, [r7, #104]	; 0x68
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c6e:	9305      	str	r3, [sp, #20]
 8008c70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c72:	9304      	str	r3, [sp, #16]
 8008c74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c76:	9303      	str	r3, [sp, #12]
 8008c78:	2310      	movs	r3, #16
 8008c7a:	9302      	str	r3, [sp, #8]
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	9301      	str	r3, [sp, #4]
 8008c80:	9200      	str	r2, [sp, #0]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008c86:	68b9      	ldr	r1, [r7, #8]
 8008c88:	68f8      	ldr	r0, [r7, #12]
 8008c8a:	f7fe fdbd 	bl	8007808 <_ntoa_long>
 8008c8e:	6478      	str	r0, [r7, #68]	; 0x44
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	3301      	adds	r3, #1
 8008c94:	603b      	str	r3, [r7, #0]
        break;
 8008c96:	e018      	b.n	8008cca <_vsnprintf+0x92a>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 8008c98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008c9a:	1c53      	adds	r3, r2, #1
 8008c9c:	647b      	str	r3, [r7, #68]	; 0x44
 8008c9e:	68fc      	ldr	r4, [r7, #12]
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	68b9      	ldr	r1, [r7, #8]
 8008ca4:	2025      	movs	r0, #37	; 0x25
 8008ca6:	47a0      	blx	r4
        format++;
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	3301      	adds	r3, #1
 8008cac:	603b      	str	r3, [r7, #0]
        break;
 8008cae:	e00c      	b.n	8008cca <_vsnprintf+0x92a>

      default :
        out(*format, buffer, idx++, maxlen);
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	7818      	ldrb	r0, [r3, #0]
 8008cb4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008cb6:	1c53      	adds	r3, r2, #1
 8008cb8:	647b      	str	r3, [r7, #68]	; 0x44
 8008cba:	68fc      	ldr	r4, [r7, #12]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	68b9      	ldr	r1, [r7, #8]
 8008cc0:	47a0      	blx	r4
        format++;
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	603b      	str	r3, [r7, #0]
        break;
 8008cc8:	bf00      	nop
  while (*format)
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	781b      	ldrb	r3, [r3, #0]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	f47f ab77 	bne.w	80083c2 <_vsnprintf+0x22>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 8008cd4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d302      	bcc.n	8008ce2 <_vsnprintf+0x942>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	1e5a      	subs	r2, r3, #1
 8008ce0:	e000      	b.n	8008ce4 <_vsnprintf+0x944>
 8008ce2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ce4:	68fc      	ldr	r4, [r7, #12]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	68b9      	ldr	r1, [r7, #8]
 8008cea:	2000      	movs	r0, #0
 8008cec:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8008cee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3758      	adds	r7, #88	; 0x58
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bdb0      	pop	{r4, r5, r7, pc}

08008cf8 <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 8008cf8:	b40f      	push	{r0, r1, r2, r3}
 8008cfa:	b580      	push	{r7, lr}
 8008cfc:	b086      	sub	sp, #24
 8008cfe:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 8008d00:	f107 031c 	add.w	r3, r7, #28
 8008d04:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8008d06:	1d39      	adds	r1, r7, #4
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	9300      	str	r3, [sp, #0]
 8008d0c:	69bb      	ldr	r3, [r7, #24]
 8008d0e:	f04f 32ff 	mov.w	r2, #4294967295
 8008d12:	4806      	ldr	r0, [pc, #24]	; (8008d2c <printf_+0x34>)
 8008d14:	f7ff fb44 	bl	80083a0 <_vsnprintf>
 8008d18:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3710      	adds	r7, #16
 8008d20:	46bd      	mov	sp, r7
 8008d22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008d26:	b004      	add	sp, #16
 8008d28:	4770      	bx	lr
 8008d2a:	bf00      	nop
 8008d2c:	080074df 	.word	0x080074df

08008d30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008d30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008d68 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8008d34:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8008d36:	e003      	b.n	8008d40 <LoopCopyDataInit>

08008d38 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8008d38:	4b0c      	ldr	r3, [pc, #48]	; (8008d6c <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8008d3a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8008d3c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8008d3e:	3104      	adds	r1, #4

08008d40 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8008d40:	480b      	ldr	r0, [pc, #44]	; (8008d70 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8008d42:	4b0c      	ldr	r3, [pc, #48]	; (8008d74 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8008d44:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8008d46:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8008d48:	d3f6      	bcc.n	8008d38 <CopyDataInit>
	ldr	r2, =_sbss
 8008d4a:	4a0b      	ldr	r2, [pc, #44]	; (8008d78 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8008d4c:	e002      	b.n	8008d54 <LoopFillZerobss>

08008d4e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8008d4e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8008d50:	f842 3b04 	str.w	r3, [r2], #4

08008d54 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8008d54:	4b09      	ldr	r3, [pc, #36]	; (8008d7c <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8008d56:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8008d58:	d3f9      	bcc.n	8008d4e <FillZerobss>
	
/* Call the clock system intitialization function.*/
  bl  SystemInit 
 8008d5a:	f000 f82b 	bl	8008db4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array  
 8008d5e:	f000 fa47 	bl	80091f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008d62:	f7fe fb6b 	bl	800743c <main>
	bx	lr
 8008d66:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008d68:	20002000 	.word	0x20002000
	ldr	r3, =_sidata
 8008d6c:	08009d8c 	.word	0x08009d8c
	ldr	r0, =_sdata
 8008d70:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8008d74:	2000008c 	.word	0x2000008c
	ldr	r2, =_sbss
 8008d78:	2000008c 	.word	0x2000008c
	ldr	r3, = _ebss
 8008d7c:	20001e48 	.word	0x20001e48

08008d80 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008d80:	e7fe      	b.n	8008d80 <ADC1_IRQHandler>

08008d82 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8008d82:	b480      	push	{r7}
 8008d84:	af00      	add	r7, sp, #0
}
 8008d86:	bf00      	nop
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bc80      	pop	{r7}
 8008d8c:	4770      	bx	lr

08008d8e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8008d8e:	b480      	push	{r7}
 8008d90:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8008d92:	e7fe      	b.n	8008d92 <HardFault_Handler+0x4>

08008d94 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8008d94:	b480      	push	{r7}
 8008d96:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8008d98:	e7fe      	b.n	8008d98 <MemManage_Handler+0x4>

08008d9a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8008d9a:	b480      	push	{r7}
 8008d9c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8008d9e:	e7fe      	b.n	8008d9e <BusFault_Handler+0x4>

08008da0 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8008da0:	b480      	push	{r7}
 8008da2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8008da4:	e7fe      	b.n	8008da4 <UsageFault_Handler+0x4>

08008da6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8008da6:	b480      	push	{r7}
 8008da8:	af00      	add	r7, sp, #0
}
 8008daa:	bf00      	nop
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bc80      	pop	{r7}
 8008db0:	4770      	bx	lr
	...

08008db4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8008db8:	4a17      	ldr	r2, [pc, #92]	; (8008e18 <SystemInit+0x64>)
 8008dba:	4b17      	ldr	r3, [pc, #92]	; (8008e18 <SystemInit+0x64>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f043 0301 	orr.w	r3, r3, #1
 8008dc2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8008dc4:	4914      	ldr	r1, [pc, #80]	; (8008e18 <SystemInit+0x64>)
 8008dc6:	4b14      	ldr	r3, [pc, #80]	; (8008e18 <SystemInit+0x64>)
 8008dc8:	685a      	ldr	r2, [r3, #4]
 8008dca:	4b14      	ldr	r3, [pc, #80]	; (8008e1c <SystemInit+0x68>)
 8008dcc:	4013      	ands	r3, r2
 8008dce:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8008dd0:	4a11      	ldr	r2, [pc, #68]	; (8008e18 <SystemInit+0x64>)
 8008dd2:	4b11      	ldr	r3, [pc, #68]	; (8008e18 <SystemInit+0x64>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8008dda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008dde:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008de0:	4a0d      	ldr	r2, [pc, #52]	; (8008e18 <SystemInit+0x64>)
 8008de2:	4b0d      	ldr	r3, [pc, #52]	; (8008e18 <SystemInit+0x64>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008dea:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8008dec:	4a0a      	ldr	r2, [pc, #40]	; (8008e18 <SystemInit+0x64>)
 8008dee:	4b0a      	ldr	r3, [pc, #40]	; (8008e18 <SystemInit+0x64>)
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8008df6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8008df8:	4b07      	ldr	r3, [pc, #28]	; (8008e18 <SystemInit+0x64>)
 8008dfa:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8008dfe:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
 8008e00:	4b05      	ldr	r3, [pc, #20]	; (8008e18 <SystemInit+0x64>)
 8008e02:	2200      	movs	r2, #0
 8008e04:	62da      	str	r2, [r3, #44]	; 0x2c
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8008e06:	f000 f80d 	bl	8008e24 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8008e0a:	4b05      	ldr	r3, [pc, #20]	; (8008e20 <SystemInit+0x6c>)
 8008e0c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008e10:	609a      	str	r2, [r3, #8]
#endif 
}
 8008e12:	bf00      	nop
 8008e14:	bd80      	pop	{r7, pc}
 8008e16:	bf00      	nop
 8008e18:	40021000 	.word	0x40021000
 8008e1c:	f8ff0000 	.word	0xf8ff0000
 8008e20:	e000ed00 	.word	0xe000ed00

08008e24 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	af00      	add	r7, sp, #0
#ifdef SYSCLK_FREQ_HSE
  SetSysClockToHSE();
#elif defined SYSCLK_FREQ_24MHz
  SetSysClockTo24();
 8008e28:	f000 f802 	bl	8008e30 <SetSysClockTo24>
  SetSysClockTo72();
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8008e2c:	bf00      	nop
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <SetSysClockTo24>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo24(void)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b083      	sub	sp, #12
 8008e34:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8008e36:	2300      	movs	r3, #0
 8008e38:	607b      	str	r3, [r7, #4]
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8008e3e:	4a30      	ldr	r2, [pc, #192]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008e40:	4b2f      	ldr	r3, [pc, #188]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e48:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8008e4a:	4b2d      	ldr	r3, [pc, #180]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e52:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	3301      	adds	r3, #1
 8008e58:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d103      	bne.n	8008e68 <SetSysClockTo24+0x38>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8008e66:	d1f0      	bne.n	8008e4a <SetSysClockTo24+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8008e68:	4b25      	ldr	r3, [pc, #148]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d002      	beq.n	8008e7a <SetSysClockTo24+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8008e74:	2301      	movs	r3, #1
 8008e76:	603b      	str	r3, [r7, #0]
 8008e78:	e001      	b.n	8008e7e <SetSysClockTo24+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	d137      	bne.n	8008ef4 <SetSysClockTo24+0xc4>
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
#endif
 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8008e84:	4a1e      	ldr	r2, [pc, #120]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008e86:	4b1e      	ldr	r3, [pc, #120]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8008e8c:	4a1c      	ldr	r2, [pc, #112]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008e8e:	4b1c      	ldr	r3, [pc, #112]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8008e94:	4a1a      	ldr	r2, [pc, #104]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008e96:	4b1a      	ldr	r3, [pc, #104]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	6053      	str	r3, [r2, #4]
    while((RCC->CR & RCC_CR_PLL2RDY) == 0)
    {
    }   
#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
    /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8008e9c:	4a18      	ldr	r2, [pc, #96]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008e9e:	4b18      	ldr	r3, [pc, #96]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008ea0:	685b      	ldr	r3, [r3, #4]
 8008ea2:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8008ea6:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLLMULL6);
 8008ea8:	4a15      	ldr	r2, [pc, #84]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008eaa:	4b15      	ldr	r3, [pc, #84]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008eac:	685b      	ldr	r3, [r3, #4]
 8008eae:	f443 1398 	orr.w	r3, r3, #1245184	; 0x130000
 8008eb2:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8008eb4:	4a12      	ldr	r2, [pc, #72]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008eb6:	4b12      	ldr	r3, [pc, #72]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008ebe:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8008ec0:	bf00      	nop
 8008ec2:	4b0f      	ldr	r3, [pc, #60]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d0f9      	beq.n	8008ec2 <SetSysClockTo24+0x92>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8008ece:	4a0c      	ldr	r2, [pc, #48]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008ed0:	4b0b      	ldr	r3, [pc, #44]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	f023 0303 	bic.w	r3, r3, #3
 8008ed8:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8008eda:	4a09      	ldr	r2, [pc, #36]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008edc:	4b08      	ldr	r3, [pc, #32]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	f043 0302 	orr.w	r3, r3, #2
 8008ee4:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8008ee6:	bf00      	nop
 8008ee8:	4b05      	ldr	r3, [pc, #20]	; (8008f00 <SetSysClockTo24+0xd0>)
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	f003 030c 	and.w	r3, r3, #12
 8008ef0:	2b08      	cmp	r3, #8
 8008ef2:	d1f9      	bne.n	8008ee8 <SetSysClockTo24+0xb8>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  } 
}
 8008ef4:	bf00      	nop
 8008ef6:	370c      	adds	r7, #12
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bc80      	pop	{r7}
 8008efc:	4770      	bx	lr
 8008efe:	bf00      	nop
 8008f00:	40021000 	.word	0x40021000

08008f04 <TIM3_IRQHandler>:
 * Timer 3 ISR
 *
 * @return none.
 **************************************************************************/
void TIM3_IRQHandler(void)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	af00      	add	r7, sp, #0
    if(TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET)
 8008f08:	2101      	movs	r1, #1
 8008f0a:	4811      	ldr	r0, [pc, #68]	; (8008f50 <TIM3_IRQHandler+0x4c>)
 8008f0c:	f7fb fc31 	bl	8004772 <TIM_GetITStatus>
 8008f10:	4603      	mov	r3, r0
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d015      	beq.n	8008f42 <TIM3_IRQHandler+0x3e>
    {
    	elapsed_ms++;
 8008f16:	4b0f      	ldr	r3, [pc, #60]	; (8008f54 <TIM3_IRQHandler+0x50>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	3301      	adds	r3, #1
 8008f1c:	4a0d      	ldr	r2, [pc, #52]	; (8008f54 <TIM3_IRQHandler+0x50>)
 8008f1e:	6013      	str	r3, [r2, #0]
    	if(timeOutTimerStatus == 1)
 8008f20:	4b0d      	ldr	r3, [pc, #52]	; (8008f58 <TIM3_IRQHandler+0x54>)
 8008f22:	781b      	ldrb	r3, [r3, #0]
 8008f24:	b2db      	uxtb	r3, r3
 8008f26:	2b01      	cmp	r3, #1
 8008f28:	d10b      	bne.n	8008f42 <TIM3_IRQHandler+0x3e>
    	{
    		if((elapsed_ms - timeOutTimerStartTime) > timeOutTimerAlarmTime)
 8008f2a:	4b0a      	ldr	r3, [pc, #40]	; (8008f54 <TIM3_IRQHandler+0x50>)
 8008f2c:	681a      	ldr	r2, [r3, #0]
 8008f2e:	4b0b      	ldr	r3, [pc, #44]	; (8008f5c <TIM3_IRQHandler+0x58>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	1ad2      	subs	r2, r2, r3
 8008f34:	4b0a      	ldr	r3, [pc, #40]	; (8008f60 <TIM3_IRQHandler+0x5c>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	429a      	cmp	r2, r3
 8008f3a:	d902      	bls.n	8008f42 <TIM3_IRQHandler+0x3e>
    			timeOutTimerAlarmStatus = 1;
 8008f3c:	4b09      	ldr	r3, [pc, #36]	; (8008f64 <TIM3_IRQHandler+0x60>)
 8008f3e:	2201      	movs	r2, #1
 8008f40:	701a      	strb	r2, [r3, #0]
    	}
   }

    TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 8008f42:	2101      	movs	r1, #1
 8008f44:	4802      	ldr	r0, [pc, #8]	; (8008f50 <TIM3_IRQHandler+0x4c>)
 8008f46:	f7fb fc3d 	bl	80047c4 <TIM_ClearITPendingBit>
}
 8008f4a:	bf00      	nop
 8008f4c:	bd80      	pop	{r7, pc}
 8008f4e:	bf00      	nop
 8008f50:	40000400 	.word	0x40000400
 8008f54:	20001e1c 	.word	0x20001e1c
 8008f58:	20001e20 	.word	0x20001e20
 8008f5c:	20001e28 	.word	0x20001e28
 8008f60:	20001e24 	.word	0x20001e24
 8008f64:	20001e2c 	.word	0x20001e2c

08008f68 <timer3_init>:
 * Initializes timer 3 peripheral for delay and millis functions.
 *
 * @return none.
 **************************************************************************/
void timer3_init(void)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b084      	sub	sp, #16
 8008f6c:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8008f6e:	2101      	movs	r1, #1
 8008f70:	2002      	movs	r0, #2
 8008f72:	f7fb f891 	bl	8004098 <RCC_APB1PeriphClockCmd>

	//configure timer 3 interrupt
	NVIC_InitTypeDef nvicStructure;
	nvicStructure.NVIC_IRQChannel = TIM3_IRQn;
 8008f76:	231d      	movs	r3, #29
 8008f78:	733b      	strb	r3, [r7, #12]
	nvicStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	737b      	strb	r3, [r7, #13]
	nvicStructure.NVIC_IRQChannelSubPriority = 1;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	73bb      	strb	r3, [r7, #14]
	nvicStructure.NVIC_IRQChannelCmd = ENABLE;
 8008f82:	2301      	movs	r3, #1
 8008f84:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&nvicStructure);
 8008f86:	f107 030c 	add.w	r3, r7, #12
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f7fa fcf4 	bl	8003978 <NVIC_Init>
	 * interrupt.
	 *
	 * TIM_Period is actually auto reload register(ARR).
	 */
	TIM_TimeBaseInitTypeDef timerInitStructure;
	timerInitStructure.TIM_Prescaler = 2400-1;
 8008f90:	f640 135f 	movw	r3, #2399	; 0x95f
 8008f94:	803b      	strh	r3, [r7, #0]
	timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8008f96:	2300      	movs	r3, #0
 8008f98:	807b      	strh	r3, [r7, #2]
	timerInitStructure.TIM_Period = 10-1;
 8008f9a:	2309      	movs	r3, #9
 8008f9c:	80bb      	strh	r3, [r7, #4]
	timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	80fb      	strh	r3, [r7, #6]
	timerInitStructure.TIM_RepetitionCounter = 0;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	723b      	strb	r3, [r7, #8]
	TIM_TimeBaseInit(TIM3, &timerInitStructure);
 8008fa6:	463b      	mov	r3, r7
 8008fa8:	4619      	mov	r1, r3
 8008faa:	4808      	ldr	r0, [pc, #32]	; (8008fcc <timer3_init+0x64>)
 8008fac:	f7fb f892 	bl	80040d4 <TIM_TimeBaseInit>

	TIM_ITConfig(TIM3, TIM_IT_Update , ENABLE);
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	2101      	movs	r1, #1
 8008fb4:	4805      	ldr	r0, [pc, #20]	; (8008fcc <timer3_init+0x64>)
 8008fb6:	f7fb fb2a 	bl	800460e <TIM_ITConfig>
	TIM_Cmd(TIM3, ENABLE);
 8008fba:	2101      	movs	r1, #1
 8008fbc:	4803      	ldr	r0, [pc, #12]	; (8008fcc <timer3_init+0x64>)
 8008fbe:	f7fb fb07 	bl	80045d0 <TIM_Cmd>
}
 8008fc2:	bf00      	nop
 8008fc4:	3710      	adds	r7, #16
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}
 8008fca:	bf00      	nop
 8008fcc:	40000400 	.word	0x40000400

08008fd0 <motors_pwm_init>:
 * initializes timer 2 to output PWM signals
 *
 * @return none.
 **************************************************************************/
void motors_pwm_init(void)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b088      	sub	sp, #32
 8008fd4:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8008fd6:	2101      	movs	r1, #1
 8008fd8:	2001      	movs	r0, #1
 8008fda:	f7fb f85d 	bl	8004098 <RCC_APB1PeriphClockCmd>
	/* GPIOA and GPIOB clock enable */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
 8008fde:	2101      	movs	r1, #1
 8008fe0:	2005      	movs	r0, #5
 8008fe2:	f7fb f83b 	bl	800405c <RCC_APB2PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
 8008fe6:	230f      	movs	r3, #15
 8008fe8:	803b      	strh	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8008fea:	2318      	movs	r3, #24
 8008fec:	70fb      	strb	r3, [r7, #3]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8008fee:	2303      	movs	r3, #3
 8008ff0:	70bb      	strb	r3, [r7, #2]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8008ff2:	463b      	mov	r3, r7
 8008ff4:	4619      	mov	r1, r3
 8008ff6:	4830      	ldr	r0, [pc, #192]	; (80090b8 <motors_pwm_init+0xe8>)
 8008ff8:	f7fa fd20 	bl	8003a3c <GPIO_Init>

	TIM_TimeBaseStructure.TIM_Period = MOTOR_TIM_ARR_REG_VAL;
 8008ffc:	23c7      	movs	r3, #199	; 0xc7
 8008ffe:	833b      	strh	r3, [r7, #24]
	TIM_TimeBaseStructure.TIM_Prescaler = MOTOR_TIM_PRESCALER_VAL;
 8009000:	f640 135f 	movw	r3, #2399	; 0x95f
 8009004:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8009006:	2300      	movs	r3, #0
 8009008:	837b      	strh	r3, [r7, #26]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800900a:	2300      	movs	r3, #0
 800900c:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800900e:	f107 0314 	add.w	r3, r7, #20
 8009012:	4619      	mov	r1, r3
 8009014:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8009018:	f7fb f85c 	bl	80040d4 <TIM_TimeBaseInit>

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800901c:	2360      	movs	r3, #96	; 0x60
 800901e:	80bb      	strh	r3, [r7, #4]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8009020:	2301      	movs	r3, #1
 8009022:	80fb      	strh	r3, [r7, #6]
	TIM_OCInitStructure.TIM_Pulse = 0;
 8009024:	2300      	movs	r3, #0
 8009026:	817b      	strh	r3, [r7, #10]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8009028:	2300      	movs	r3, #0
 800902a:	81bb      	strh	r3, [r7, #12]
	TIM_OC1Init(TIM2, &TIM_OCInitStructure);
 800902c:	1d3b      	adds	r3, r7, #4
 800902e:	4619      	mov	r1, r3
 8009030:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8009034:	f7fb f8ca 	bl	80041cc <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8009038:	2108      	movs	r1, #8
 800903a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800903e:	f7fb fb28 	bl	8004692 <TIM_OC1PreloadConfig>

	/* PWM1 Mode configuration: Channel2 */
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8009042:	2301      	movs	r3, #1
 8009044:	80fb      	strh	r3, [r7, #6]
	TIM_OCInitStructure.TIM_Pulse = 0;
 8009046:	2300      	movs	r3, #0
 8009048:	817b      	strh	r3, [r7, #10]
	TIM_OC2Init(TIM2, &TIM_OCInitStructure);
 800904a:	1d3b      	adds	r3, r7, #4
 800904c:	4619      	mov	r1, r3
 800904e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8009052:	f7fb f947 	bl	80042e4 <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8009056:	2108      	movs	r1, #8
 8009058:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800905c:	f7fb fb34 	bl	80046c8 <TIM_OC2PreloadConfig>

	/* PWM1 Mode configuration: Channel3 */
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8009060:	2301      	movs	r3, #1
 8009062:	80fb      	strh	r3, [r7, #6]
	TIM_OCInitStructure.TIM_Pulse = 0;
 8009064:	2300      	movs	r3, #0
 8009066:	817b      	strh	r3, [r7, #10]
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 8009068:	1d3b      	adds	r3, r7, #4
 800906a:	4619      	mov	r1, r3
 800906c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8009070:	f7fb f9c0 	bl	80043f4 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8009074:	2108      	movs	r1, #8
 8009076:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800907a:	f7fb fb42 	bl	8004702 <TIM_OC3PreloadConfig>

	/* PWM1 Mode configuration: Channel4 */
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 800907e:	2301      	movs	r3, #1
 8009080:	80fb      	strh	r3, [r7, #6]
	TIM_OCInitStructure.TIM_Pulse = 0;
 8009082:	2300      	movs	r3, #0
 8009084:	817b      	strh	r3, [r7, #10]
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8009086:	1d3b      	adds	r3, r7, #4
 8009088:	4619      	mov	r1, r3
 800908a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800908e:	f7fb fa37 	bl	8004500 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8009092:	2108      	movs	r1, #8
 8009094:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8009098:	f7fb fb4e 	bl	8004738 <TIM_OC4PreloadConfig>

	TIM_ARRPreloadConfig(TIM2, ENABLE);
 800909c:	2101      	movs	r1, #1
 800909e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80090a2:	f7fb fad7 	bl	8004654 <TIM_ARRPreloadConfig>
	/* TIM3 enable counter */
	TIM_Cmd(TIM2, ENABLE);
 80090a6:	2101      	movs	r1, #1
 80090a8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80090ac:	f7fb fa90 	bl	80045d0 <TIM_Cmd>
}
 80090b0:	bf00      	nop
 80090b2:	3720      	adds	r7, #32
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}
 80090b8:	40010800 	.word	0x40010800

080090bc <millis>:
 * for tracking the current time
 *
 * @retval current time in milliseconds
 **************************************************************************/
uint32_t millis(void)
{
 80090bc:	b480      	push	{r7}
 80090be:	af00      	add	r7, sp, #0
	return elapsed_ms;
 80090c0:	4b02      	ldr	r3, [pc, #8]	; (80090cc <millis+0x10>)
 80090c2:	681b      	ldr	r3, [r3, #0]
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bc80      	pop	{r7}
 80090ca:	4770      	bx	lr
 80090cc:	20001e1c 	.word	0x20001e1c

080090d0 <delay_ms>:
 *
 * @param delay_ms: delay time in milli seconds
 * @return none.
 **************************************************************************/
void delay_ms(uint32_t delay_ms)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b084      	sub	sp, #16
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
	uint32_t currentTime_ms;
	uint32_t startTime_ms;

	startTime_ms = millis();
 80090d8:	f7ff fff0 	bl	80090bc <millis>
 80090dc:	60f8      	str	r0, [r7, #12]
	while(1)
	{
		currentTime_ms = millis();
 80090de:	f7ff ffed 	bl	80090bc <millis>
 80090e2:	60b8      	str	r0, [r7, #8]
		if((currentTime_ms-startTime_ms)>delay_ms)
 80090e4:	68ba      	ldr	r2, [r7, #8]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	1ad2      	subs	r2, r2, r3
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	429a      	cmp	r2, r3
 80090ee:	d800      	bhi.n	80090f2 <delay_ms+0x22>
		currentTime_ms = millis();
 80090f0:	e7f5      	b.n	80090de <delay_ms+0xe>
			return ;
 80090f2:	bf00      	nop
	}
}
 80090f4:	3710      	adds	r7, #16
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}
	...

080090fc <timeout_alarm_set>:
 *
 * @param alarmTime_ms: timeout time in milliseconds.
 * @return none.
 **************************************************************************/
void timeout_alarm_set(uint32_t alarmTime_ms)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b082      	sub	sp, #8
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
	timeOutTimerStartTime = millis();
 8009104:	f7ff ffda 	bl	80090bc <millis>
 8009108:	4602      	mov	r2, r0
 800910a:	4b07      	ldr	r3, [pc, #28]	; (8009128 <timeout_alarm_set+0x2c>)
 800910c:	601a      	str	r2, [r3, #0]
	timeOutTimerStatus = 1;
 800910e:	4b07      	ldr	r3, [pc, #28]	; (800912c <timeout_alarm_set+0x30>)
 8009110:	2201      	movs	r2, #1
 8009112:	701a      	strb	r2, [r3, #0]
	timeOutTimerAlarmTime = alarmTime_ms;
 8009114:	4a06      	ldr	r2, [pc, #24]	; (8009130 <timeout_alarm_set+0x34>)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6013      	str	r3, [r2, #0]
	timeOutTimerAlarmStatus = 0;
 800911a:	4b06      	ldr	r3, [pc, #24]	; (8009134 <timeout_alarm_set+0x38>)
 800911c:	2200      	movs	r2, #0
 800911e:	701a      	strb	r2, [r3, #0]
}
 8009120:	bf00      	nop
 8009122:	3708      	adds	r7, #8
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}
 8009128:	20001e28 	.word	0x20001e28
 800912c:	20001e20 	.word	0x20001e20
 8009130:	20001e24 	.word	0x20001e24
 8009134:	20001e2c 	.word	0x20001e2c

08009138 <timeout_alarm_status_check>:
 * checks if timeout has occurred
 *
 * retval 1 if timeout happened. else 0.
 **************************************************************************/
uint8_t timeout_alarm_status_check(void)
{
 8009138:	b480      	push	{r7}
 800913a:	af00      	add	r7, sp, #0
	return timeOutTimerAlarmStatus;
 800913c:	4b03      	ldr	r3, [pc, #12]	; (800914c <timeout_alarm_status_check+0x14>)
 800913e:	781b      	ldrb	r3, [r3, #0]
 8009140:	b2db      	uxtb	r3, r3
}
 8009142:	4618      	mov	r0, r3
 8009144:	46bd      	mov	sp, r7
 8009146:	bc80      	pop	{r7}
 8009148:	4770      	bx	lr
 800914a:	bf00      	nop
 800914c:	20001e2c 	.word	0x20001e2c

08009150 <timeout_alarm_off>:
 * turns off the alarm.
 *
 * @return none.
 **************************************************************************/
void timeout_alarm_off(void)
{
 8009150:	b480      	push	{r7}
 8009152:	af00      	add	r7, sp, #0
	timeOutTimerStatus = 0;
 8009154:	4b04      	ldr	r3, [pc, #16]	; (8009168 <timeout_alarm_off+0x18>)
 8009156:	2200      	movs	r2, #0
 8009158:	701a      	strb	r2, [r3, #0]
	timeOutTimerAlarmStatus = 0;
 800915a:	4b04      	ldr	r3, [pc, #16]	; (800916c <timeout_alarm_off+0x1c>)
 800915c:	2200      	movs	r2, #0
 800915e:	701a      	strb	r2, [r3, #0]
}
 8009160:	bf00      	nop
 8009162:	46bd      	mov	sp, r7
 8009164:	bc80      	pop	{r7}
 8009166:	4770      	bx	lr
 8009168:	20001e20 	.word	0x20001e20
 800916c:	20001e2c 	.word	0x20001e2c

08009170 <uart_console_init>:
 *
 * @param baudRate: uart baud rate
 * @return none.
 **************************************************************************/
void uart_console_init(uint32_t baudRate)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b088      	sub	sp, #32
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;

	/* Enable peripheral clocks for USART1 on GPIOA */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA |
 8009178:	2101      	movs	r1, #1
 800917a:	f244 0005 	movw	r0, #16389	; 0x4005
 800917e:	f7fa ff6d 	bl	800405c <RCC_APB2PeriphClockCmd>
						   RCC_APB2Periph_AFIO, ENABLE);

	/* Configure PA9 and PA10 as USART1 TX/RX */

	/* PA9 = alternate function push/pull output */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8009182:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009186:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8009188:	2303      	movs	r3, #3
 800918a:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800918c:	2318      	movs	r3, #24
 800918e:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8009190:	f107 031c 	add.w	r3, r7, #28
 8009194:	4619      	mov	r1, r3
 8009196:	4814      	ldr	r0, [pc, #80]	; (80091e8 <uart_console_init+0x78>)
 8009198:	f7fa fc50 	bl	8003a3c <GPIO_Init>

	/* PA10 = floating input */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 800919c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80091a0:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80091a2:	2304      	movs	r3, #4
 80091a4:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80091a6:	f107 031c 	add.w	r3, r7, #28
 80091aa:	4619      	mov	r1, r3
 80091ac:	480e      	ldr	r0, [pc, #56]	; (80091e8 <uart_console_init+0x78>)
 80091ae:	f7fa fc45 	bl	8003a3c <GPIO_Init>

	/* Configure and initialize usart... */
	USART_InitStructure.USART_BaudRate = baudRate;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	60fb      	str	r3, [r7, #12]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80091b6:	2300      	movs	r3, #0
 80091b8:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80091ba:	2300      	movs	r3, #0
 80091bc:	827b      	strh	r3, [r7, #18]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 80091be:	2300      	movs	r3, #0
 80091c0:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80091c2:	2300      	movs	r3, #0
 80091c4:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80091c6:	230c      	movs	r3, #12
 80091c8:	82fb      	strh	r3, [r7, #22]

	USART_Init(USART1, &USART_InitStructure);
 80091ca:	f107 030c 	add.w	r3, r7, #12
 80091ce:	4619      	mov	r1, r3
 80091d0:	4806      	ldr	r0, [pc, #24]	; (80091ec <uart_console_init+0x7c>)
 80091d2:	f7fb fb07 	bl	80047e4 <USART_Init>

	/* Enable USART1 */
	USART_Cmd(USART1, ENABLE);
 80091d6:	2101      	movs	r1, #1
 80091d8:	4804      	ldr	r0, [pc, #16]	; (80091ec <uart_console_init+0x7c>)
 80091da:	f7fb fbbd 	bl	8004958 <USART_Cmd>
}
 80091de:	bf00      	nop
 80091e0:	3720      	adds	r7, #32
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}
 80091e6:	bf00      	nop
 80091e8:	40010800 	.word	0x40010800
 80091ec:	40013800 	.word	0x40013800

080091f0 <__libc_init_array>:
 80091f0:	b570      	push	{r4, r5, r6, lr}
 80091f2:	2500      	movs	r5, #0
 80091f4:	4e0c      	ldr	r6, [pc, #48]	; (8009228 <__libc_init_array+0x38>)
 80091f6:	4c0d      	ldr	r4, [pc, #52]	; (800922c <__libc_init_array+0x3c>)
 80091f8:	1ba4      	subs	r4, r4, r6
 80091fa:	10a4      	asrs	r4, r4, #2
 80091fc:	42a5      	cmp	r5, r4
 80091fe:	d109      	bne.n	8009214 <__libc_init_array+0x24>
 8009200:	f000 fcc6 	bl	8009b90 <_init>
 8009204:	2500      	movs	r5, #0
 8009206:	4e0a      	ldr	r6, [pc, #40]	; (8009230 <__libc_init_array+0x40>)
 8009208:	4c0a      	ldr	r4, [pc, #40]	; (8009234 <__libc_init_array+0x44>)
 800920a:	1ba4      	subs	r4, r4, r6
 800920c:	10a4      	asrs	r4, r4, #2
 800920e:	42a5      	cmp	r5, r4
 8009210:	d105      	bne.n	800921e <__libc_init_array+0x2e>
 8009212:	bd70      	pop	{r4, r5, r6, pc}
 8009214:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009218:	4798      	blx	r3
 800921a:	3501      	adds	r5, #1
 800921c:	e7ee      	b.n	80091fc <__libc_init_array+0xc>
 800921e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009222:	4798      	blx	r3
 8009224:	3501      	adds	r5, #1
 8009226:	e7f2      	b.n	800920e <__libc_init_array+0x1e>
 8009228:	08009d84 	.word	0x08009d84
 800922c:	08009d84 	.word	0x08009d84
 8009230:	08009d84 	.word	0x08009d84
 8009234:	08009d88 	.word	0x08009d88

08009238 <memcpy>:
 8009238:	b510      	push	{r4, lr}
 800923a:	1e43      	subs	r3, r0, #1
 800923c:	440a      	add	r2, r1
 800923e:	4291      	cmp	r1, r2
 8009240:	d100      	bne.n	8009244 <memcpy+0xc>
 8009242:	bd10      	pop	{r4, pc}
 8009244:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009248:	f803 4f01 	strb.w	r4, [r3, #1]!
 800924c:	e7f7      	b.n	800923e <memcpy+0x6>

0800924e <memset>:
 800924e:	4603      	mov	r3, r0
 8009250:	4402      	add	r2, r0
 8009252:	4293      	cmp	r3, r2
 8009254:	d100      	bne.n	8009258 <memset+0xa>
 8009256:	4770      	bx	lr
 8009258:	f803 1b01 	strb.w	r1, [r3], #1
 800925c:	e7f9      	b.n	8009252 <memset+0x4>
	...

08009260 <sqrt>:
 8009260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009264:	b08b      	sub	sp, #44	; 0x2c
 8009266:	4604      	mov	r4, r0
 8009268:	460d      	mov	r5, r1
 800926a:	f000 f89d 	bl	80093a8 <__ieee754_sqrt>
 800926e:	4b24      	ldr	r3, [pc, #144]	; (8009300 <sqrt+0xa0>)
 8009270:	4680      	mov	r8, r0
 8009272:	f993 a000 	ldrsb.w	sl, [r3]
 8009276:	4689      	mov	r9, r1
 8009278:	f1ba 3fff 	cmp.w	sl, #4294967295
 800927c:	d02b      	beq.n	80092d6 <sqrt+0x76>
 800927e:	4622      	mov	r2, r4
 8009280:	462b      	mov	r3, r5
 8009282:	4620      	mov	r0, r4
 8009284:	4629      	mov	r1, r5
 8009286:	f7f7 fc15 	bl	8000ab4 <__aeabi_dcmpun>
 800928a:	4683      	mov	fp, r0
 800928c:	bb18      	cbnz	r0, 80092d6 <sqrt+0x76>
 800928e:	2600      	movs	r6, #0
 8009290:	2700      	movs	r7, #0
 8009292:	4632      	mov	r2, r6
 8009294:	463b      	mov	r3, r7
 8009296:	4620      	mov	r0, r4
 8009298:	4629      	mov	r1, r5
 800929a:	f7f7 fbe3 	bl	8000a64 <__aeabi_dcmplt>
 800929e:	b1d0      	cbz	r0, 80092d6 <sqrt+0x76>
 80092a0:	2301      	movs	r3, #1
 80092a2:	9300      	str	r3, [sp, #0]
 80092a4:	4b17      	ldr	r3, [pc, #92]	; (8009304 <sqrt+0xa4>)
 80092a6:	f8cd b020 	str.w	fp, [sp, #32]
 80092aa:	9301      	str	r3, [sp, #4]
 80092ac:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80092b0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80092b4:	f1ba 0f00 	cmp.w	sl, #0
 80092b8:	d112      	bne.n	80092e0 <sqrt+0x80>
 80092ba:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80092be:	4668      	mov	r0, sp
 80092c0:	f000 fb44 	bl	800994c <matherr>
 80092c4:	b1b8      	cbz	r0, 80092f6 <sqrt+0x96>
 80092c6:	9b08      	ldr	r3, [sp, #32]
 80092c8:	b11b      	cbz	r3, 80092d2 <sqrt+0x72>
 80092ca:	f000 fc5b 	bl	8009b84 <__errno>
 80092ce:	9b08      	ldr	r3, [sp, #32]
 80092d0:	6003      	str	r3, [r0, #0]
 80092d2:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 80092d6:	4640      	mov	r0, r8
 80092d8:	4649      	mov	r1, r9
 80092da:	b00b      	add	sp, #44	; 0x2c
 80092dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092e0:	4632      	mov	r2, r6
 80092e2:	463b      	mov	r3, r7
 80092e4:	4630      	mov	r0, r6
 80092e6:	4639      	mov	r1, r7
 80092e8:	f7f7 fa74 	bl	80007d4 <__aeabi_ddiv>
 80092ec:	f1ba 0f02 	cmp.w	sl, #2
 80092f0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80092f4:	d1e3      	bne.n	80092be <sqrt+0x5e>
 80092f6:	f000 fc45 	bl	8009b84 <__errno>
 80092fa:	2321      	movs	r3, #33	; 0x21
 80092fc:	6003      	str	r3, [r0, #0]
 80092fe:	e7e2      	b.n	80092c6 <sqrt+0x66>
 8009300:	20000024 	.word	0x20000024
 8009304:	08009d50 	.word	0x08009d50

08009308 <asinf>:
 8009308:	b5f0      	push	{r4, r5, r6, r7, lr}
 800930a:	b08b      	sub	sp, #44	; 0x2c
 800930c:	4604      	mov	r4, r0
 800930e:	f000 f8f7 	bl	8009500 <__ieee754_asinf>
 8009312:	4e21      	ldr	r6, [pc, #132]	; (8009398 <asinf+0x90>)
 8009314:	4605      	mov	r5, r0
 8009316:	f996 3000 	ldrsb.w	r3, [r6]
 800931a:	3301      	adds	r3, #1
 800931c:	d038      	beq.n	8009390 <asinf+0x88>
 800931e:	4621      	mov	r1, r4
 8009320:	4620      	mov	r0, r4
 8009322:	f7f7 ff49 	bl	80011b8 <__aeabi_fcmpun>
 8009326:	4607      	mov	r7, r0
 8009328:	2800      	cmp	r0, #0
 800932a:	d131      	bne.n	8009390 <asinf+0x88>
 800932c:	4620      	mov	r0, r4
 800932e:	f000 fc25 	bl	8009b7c <fabsf>
 8009332:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009336:	f7f7 ff35 	bl	80011a4 <__aeabi_fcmpgt>
 800933a:	b348      	cbz	r0, 8009390 <asinf+0x88>
 800933c:	2301      	movs	r3, #1
 800933e:	9300      	str	r3, [sp, #0]
 8009340:	4b16      	ldr	r3, [pc, #88]	; (800939c <asinf+0x94>)
 8009342:	4620      	mov	r0, r4
 8009344:	9301      	str	r3, [sp, #4]
 8009346:	9708      	str	r7, [sp, #32]
 8009348:	f7f7 f8c6 	bl	80004d8 <__aeabi_f2d>
 800934c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009350:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009354:	4812      	ldr	r0, [pc, #72]	; (80093a0 <asinf+0x98>)
 8009356:	f000 fafb 	bl	8009950 <nan>
 800935a:	f996 3000 	ldrsb.w	r3, [r6]
 800935e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009362:	2b02      	cmp	r3, #2
 8009364:	d104      	bne.n	8009370 <asinf+0x68>
 8009366:	f000 fc0d 	bl	8009b84 <__errno>
 800936a:	2321      	movs	r3, #33	; 0x21
 800936c:	6003      	str	r3, [r0, #0]
 800936e:	e004      	b.n	800937a <asinf+0x72>
 8009370:	4668      	mov	r0, sp
 8009372:	f000 faeb 	bl	800994c <matherr>
 8009376:	2800      	cmp	r0, #0
 8009378:	d0f5      	beq.n	8009366 <asinf+0x5e>
 800937a:	9b08      	ldr	r3, [sp, #32]
 800937c:	b11b      	cbz	r3, 8009386 <asinf+0x7e>
 800937e:	f000 fc01 	bl	8009b84 <__errno>
 8009382:	9b08      	ldr	r3, [sp, #32]
 8009384:	6003      	str	r3, [r0, #0]
 8009386:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800938a:	f7f7 fbf1 	bl	8000b70 <__aeabi_d2f>
 800938e:	4605      	mov	r5, r0
 8009390:	4628      	mov	r0, r5
 8009392:	b00b      	add	sp, #44	; 0x2c
 8009394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009396:	bf00      	nop
 8009398:	20000024 	.word	0x20000024
 800939c:	08009d55 	.word	0x08009d55
 80093a0:	08009d5a 	.word	0x08009d5a

080093a4 <atan2f>:
 80093a4:	f000 b9f0 	b.w	8009788 <__ieee754_atan2f>

080093a8 <__ieee754_sqrt>:
 80093a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093ac:	f8df e14c 	ldr.w	lr, [pc, #332]	; 80094fc <__ieee754_sqrt+0x154>
 80093b0:	4606      	mov	r6, r0
 80093b2:	ea3e 0e01 	bics.w	lr, lr, r1
 80093b6:	460d      	mov	r5, r1
 80093b8:	4607      	mov	r7, r0
 80093ba:	460a      	mov	r2, r1
 80093bc:	460c      	mov	r4, r1
 80093be:	4603      	mov	r3, r0
 80093c0:	d10f      	bne.n	80093e2 <__ieee754_sqrt+0x3a>
 80093c2:	4602      	mov	r2, r0
 80093c4:	460b      	mov	r3, r1
 80093c6:	f7f7 f8db 	bl	8000580 <__aeabi_dmul>
 80093ca:	4602      	mov	r2, r0
 80093cc:	460b      	mov	r3, r1
 80093ce:	4630      	mov	r0, r6
 80093d0:	4629      	mov	r1, r5
 80093d2:	f7f6 ff23 	bl	800021c <__adddf3>
 80093d6:	4606      	mov	r6, r0
 80093d8:	460d      	mov	r5, r1
 80093da:	4630      	mov	r0, r6
 80093dc:	4629      	mov	r1, r5
 80093de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093e2:	2900      	cmp	r1, #0
 80093e4:	dc0e      	bgt.n	8009404 <__ieee754_sqrt+0x5c>
 80093e6:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 80093ea:	ea5e 0707 	orrs.w	r7, lr, r7
 80093ee:	d0f4      	beq.n	80093da <__ieee754_sqrt+0x32>
 80093f0:	b141      	cbz	r1, 8009404 <__ieee754_sqrt+0x5c>
 80093f2:	4602      	mov	r2, r0
 80093f4:	460b      	mov	r3, r1
 80093f6:	f7f6 ff0f 	bl	8000218 <__aeabi_dsub>
 80093fa:	4602      	mov	r2, r0
 80093fc:	460b      	mov	r3, r1
 80093fe:	f7f7 f9e9 	bl	80007d4 <__aeabi_ddiv>
 8009402:	e7e8      	b.n	80093d6 <__ieee754_sqrt+0x2e>
 8009404:	1512      	asrs	r2, r2, #20
 8009406:	d10c      	bne.n	8009422 <__ieee754_sqrt+0x7a>
 8009408:	2c00      	cmp	r4, #0
 800940a:	d06e      	beq.n	80094ea <__ieee754_sqrt+0x142>
 800940c:	2100      	movs	r1, #0
 800940e:	02e6      	lsls	r6, r4, #11
 8009410:	d56f      	bpl.n	80094f2 <__ieee754_sqrt+0x14a>
 8009412:	1e48      	subs	r0, r1, #1
 8009414:	1a12      	subs	r2, r2, r0
 8009416:	f1c1 0020 	rsb	r0, r1, #32
 800941a:	fa23 f000 	lsr.w	r0, r3, r0
 800941e:	4304      	orrs	r4, r0
 8009420:	408b      	lsls	r3, r1
 8009422:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009426:	07d5      	lsls	r5, r2, #31
 8009428:	f04f 0500 	mov.w	r5, #0
 800942c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009430:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8009434:	bf42      	ittt	mi
 8009436:	0064      	lslmi	r4, r4, #1
 8009438:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 800943c:	005b      	lslmi	r3, r3, #1
 800943e:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 8009442:	1050      	asrs	r0, r2, #1
 8009444:	4421      	add	r1, r4
 8009446:	2216      	movs	r2, #22
 8009448:	462c      	mov	r4, r5
 800944a:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800944e:	005b      	lsls	r3, r3, #1
 8009450:	19a7      	adds	r7, r4, r6
 8009452:	428f      	cmp	r7, r1
 8009454:	bfde      	ittt	le
 8009456:	1bc9      	suble	r1, r1, r7
 8009458:	19bc      	addle	r4, r7, r6
 800945a:	19ad      	addle	r5, r5, r6
 800945c:	0049      	lsls	r1, r1, #1
 800945e:	3a01      	subs	r2, #1
 8009460:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8009464:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009468:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800946c:	d1f0      	bne.n	8009450 <__ieee754_sqrt+0xa8>
 800946e:	f04f 0e20 	mov.w	lr, #32
 8009472:	4694      	mov	ip, r2
 8009474:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009478:	42a1      	cmp	r1, r4
 800947a:	eb06 070c 	add.w	r7, r6, ip
 800947e:	dc02      	bgt.n	8009486 <__ieee754_sqrt+0xde>
 8009480:	d112      	bne.n	80094a8 <__ieee754_sqrt+0x100>
 8009482:	429f      	cmp	r7, r3
 8009484:	d810      	bhi.n	80094a8 <__ieee754_sqrt+0x100>
 8009486:	2f00      	cmp	r7, #0
 8009488:	eb07 0c06 	add.w	ip, r7, r6
 800948c:	da34      	bge.n	80094f8 <__ieee754_sqrt+0x150>
 800948e:	f1bc 0f00 	cmp.w	ip, #0
 8009492:	db31      	blt.n	80094f8 <__ieee754_sqrt+0x150>
 8009494:	f104 0801 	add.w	r8, r4, #1
 8009498:	1b09      	subs	r1, r1, r4
 800949a:	4644      	mov	r4, r8
 800949c:	429f      	cmp	r7, r3
 800949e:	bf88      	it	hi
 80094a0:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80094a4:	1bdb      	subs	r3, r3, r7
 80094a6:	4432      	add	r2, r6
 80094a8:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 80094ac:	f1be 0e01 	subs.w	lr, lr, #1
 80094b0:	4439      	add	r1, r7
 80094b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80094b6:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80094ba:	d1dd      	bne.n	8009478 <__ieee754_sqrt+0xd0>
 80094bc:	430b      	orrs	r3, r1
 80094be:	d006      	beq.n	80094ce <__ieee754_sqrt+0x126>
 80094c0:	1c54      	adds	r4, r2, #1
 80094c2:	bf0b      	itete	eq
 80094c4:	4672      	moveq	r2, lr
 80094c6:	3201      	addne	r2, #1
 80094c8:	3501      	addeq	r5, #1
 80094ca:	f022 0201 	bicne.w	r2, r2, #1
 80094ce:	106b      	asrs	r3, r5, #1
 80094d0:	0852      	lsrs	r2, r2, #1
 80094d2:	07e9      	lsls	r1, r5, #31
 80094d4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80094d8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80094dc:	bf48      	it	mi
 80094de:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80094e2:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 80094e6:	4616      	mov	r6, r2
 80094e8:	e777      	b.n	80093da <__ieee754_sqrt+0x32>
 80094ea:	0adc      	lsrs	r4, r3, #11
 80094ec:	3a15      	subs	r2, #21
 80094ee:	055b      	lsls	r3, r3, #21
 80094f0:	e78a      	b.n	8009408 <__ieee754_sqrt+0x60>
 80094f2:	0064      	lsls	r4, r4, #1
 80094f4:	3101      	adds	r1, #1
 80094f6:	e78a      	b.n	800940e <__ieee754_sqrt+0x66>
 80094f8:	46a0      	mov	r8, r4
 80094fa:	e7cd      	b.n	8009498 <__ieee754_sqrt+0xf0>
 80094fc:	7ff00000 	.word	0x7ff00000

08009500 <__ieee754_asinf>:
 8009500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009504:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8009508:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 800950c:	4604      	mov	r4, r0
 800950e:	4607      	mov	r7, r0
 8009510:	d10c      	bne.n	800952c <__ieee754_asinf+0x2c>
 8009512:	498d      	ldr	r1, [pc, #564]	; (8009748 <__ieee754_asinf+0x248>)
 8009514:	f7f7 fc8a 	bl	8000e2c <__aeabi_fmul>
 8009518:	498c      	ldr	r1, [pc, #560]	; (800974c <__ieee754_asinf+0x24c>)
 800951a:	4605      	mov	r5, r0
 800951c:	4620      	mov	r0, r4
 800951e:	f7f7 fc85 	bl	8000e2c <__aeabi_fmul>
 8009522:	4601      	mov	r1, r0
 8009524:	4628      	mov	r0, r5
 8009526:	f7f7 fb79 	bl	8000c1c <__addsf3>
 800952a:	e006      	b.n	800953a <__ieee754_asinf+0x3a>
 800952c:	dd09      	ble.n	8009542 <__ieee754_asinf+0x42>
 800952e:	4601      	mov	r1, r0
 8009530:	f7f7 fb72 	bl	8000c18 <__aeabi_fsub>
 8009534:	4601      	mov	r1, r0
 8009536:	f7f7 fd2d 	bl	8000f94 <__aeabi_fdiv>
 800953a:	4604      	mov	r4, r0
 800953c:	4620      	mov	r0, r4
 800953e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009542:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8009546:	da0b      	bge.n	8009560 <__ieee754_asinf+0x60>
 8009548:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
 800954c:	da73      	bge.n	8009636 <__ieee754_asinf+0x136>
 800954e:	4980      	ldr	r1, [pc, #512]	; (8009750 <__ieee754_asinf+0x250>)
 8009550:	f7f7 fb64 	bl	8000c1c <__addsf3>
 8009554:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009558:	f7f7 fe24 	bl	80011a4 <__aeabi_fcmpgt>
 800955c:	2800      	cmp	r0, #0
 800955e:	d1ed      	bne.n	800953c <__ieee754_asinf+0x3c>
 8009560:	4620      	mov	r0, r4
 8009562:	f000 fb0b 	bl	8009b7c <fabsf>
 8009566:	4601      	mov	r1, r0
 8009568:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800956c:	f7f7 fb54 	bl	8000c18 <__aeabi_fsub>
 8009570:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8009574:	f7f7 fc5a 	bl	8000e2c <__aeabi_fmul>
 8009578:	4604      	mov	r4, r0
 800957a:	4976      	ldr	r1, [pc, #472]	; (8009754 <__ieee754_asinf+0x254>)
 800957c:	f7f7 fc56 	bl	8000e2c <__aeabi_fmul>
 8009580:	4975      	ldr	r1, [pc, #468]	; (8009758 <__ieee754_asinf+0x258>)
 8009582:	f7f7 fb4b 	bl	8000c1c <__addsf3>
 8009586:	4621      	mov	r1, r4
 8009588:	f7f7 fc50 	bl	8000e2c <__aeabi_fmul>
 800958c:	4973      	ldr	r1, [pc, #460]	; (800975c <__ieee754_asinf+0x25c>)
 800958e:	f7f7 fb43 	bl	8000c18 <__aeabi_fsub>
 8009592:	4621      	mov	r1, r4
 8009594:	f7f7 fc4a 	bl	8000e2c <__aeabi_fmul>
 8009598:	4971      	ldr	r1, [pc, #452]	; (8009760 <__ieee754_asinf+0x260>)
 800959a:	f7f7 fb3f 	bl	8000c1c <__addsf3>
 800959e:	4621      	mov	r1, r4
 80095a0:	f7f7 fc44 	bl	8000e2c <__aeabi_fmul>
 80095a4:	496f      	ldr	r1, [pc, #444]	; (8009764 <__ieee754_asinf+0x264>)
 80095a6:	f7f7 fb37 	bl	8000c18 <__aeabi_fsub>
 80095aa:	4621      	mov	r1, r4
 80095ac:	f7f7 fc3e 	bl	8000e2c <__aeabi_fmul>
 80095b0:	496d      	ldr	r1, [pc, #436]	; (8009768 <__ieee754_asinf+0x268>)
 80095b2:	f7f7 fb33 	bl	8000c1c <__addsf3>
 80095b6:	4621      	mov	r1, r4
 80095b8:	f7f7 fc38 	bl	8000e2c <__aeabi_fmul>
 80095bc:	496b      	ldr	r1, [pc, #428]	; (800976c <__ieee754_asinf+0x26c>)
 80095be:	4680      	mov	r8, r0
 80095c0:	4620      	mov	r0, r4
 80095c2:	f7f7 fc33 	bl	8000e2c <__aeabi_fmul>
 80095c6:	496a      	ldr	r1, [pc, #424]	; (8009770 <__ieee754_asinf+0x270>)
 80095c8:	f7f7 fb26 	bl	8000c18 <__aeabi_fsub>
 80095cc:	4621      	mov	r1, r4
 80095ce:	f7f7 fc2d 	bl	8000e2c <__aeabi_fmul>
 80095d2:	4968      	ldr	r1, [pc, #416]	; (8009774 <__ieee754_asinf+0x274>)
 80095d4:	f7f7 fb22 	bl	8000c1c <__addsf3>
 80095d8:	4621      	mov	r1, r4
 80095da:	f7f7 fc27 	bl	8000e2c <__aeabi_fmul>
 80095de:	4966      	ldr	r1, [pc, #408]	; (8009778 <__ieee754_asinf+0x278>)
 80095e0:	f7f7 fb1a 	bl	8000c18 <__aeabi_fsub>
 80095e4:	4621      	mov	r1, r4
 80095e6:	f7f7 fc21 	bl	8000e2c <__aeabi_fmul>
 80095ea:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80095ee:	f7f7 fb15 	bl	8000c1c <__addsf3>
 80095f2:	4681      	mov	r9, r0
 80095f4:	4620      	mov	r0, r4
 80095f6:	f000 f957 	bl	80098a8 <__ieee754_sqrtf>
 80095fa:	4b60      	ldr	r3, [pc, #384]	; (800977c <__ieee754_asinf+0x27c>)
 80095fc:	4606      	mov	r6, r0
 80095fe:	429d      	cmp	r5, r3
 8009600:	dd63      	ble.n	80096ca <__ieee754_asinf+0x1ca>
 8009602:	4649      	mov	r1, r9
 8009604:	4640      	mov	r0, r8
 8009606:	f7f7 fcc5 	bl	8000f94 <__aeabi_fdiv>
 800960a:	4631      	mov	r1, r6
 800960c:	f7f7 fc0e 	bl	8000e2c <__aeabi_fmul>
 8009610:	4631      	mov	r1, r6
 8009612:	f7f7 fb03 	bl	8000c1c <__addsf3>
 8009616:	4601      	mov	r1, r0
 8009618:	f7f7 fb00 	bl	8000c1c <__addsf3>
 800961c:	4958      	ldr	r1, [pc, #352]	; (8009780 <__ieee754_asinf+0x280>)
 800961e:	f7f7 fafd 	bl	8000c1c <__addsf3>
 8009622:	4601      	mov	r1, r0
 8009624:	4848      	ldr	r0, [pc, #288]	; (8009748 <__ieee754_asinf+0x248>)
 8009626:	f7f7 faf7 	bl	8000c18 <__aeabi_fsub>
 800962a:	2f00      	cmp	r7, #0
 800962c:	4604      	mov	r4, r0
 800962e:	bfd8      	it	le
 8009630:	f100 4400 	addle.w	r4, r0, #2147483648	; 0x80000000
 8009634:	e782      	b.n	800953c <__ieee754_asinf+0x3c>
 8009636:	4601      	mov	r1, r0
 8009638:	f7f7 fbf8 	bl	8000e2c <__aeabi_fmul>
 800963c:	4605      	mov	r5, r0
 800963e:	4945      	ldr	r1, [pc, #276]	; (8009754 <__ieee754_asinf+0x254>)
 8009640:	f7f7 fbf4 	bl	8000e2c <__aeabi_fmul>
 8009644:	4944      	ldr	r1, [pc, #272]	; (8009758 <__ieee754_asinf+0x258>)
 8009646:	f7f7 fae9 	bl	8000c1c <__addsf3>
 800964a:	4629      	mov	r1, r5
 800964c:	f7f7 fbee 	bl	8000e2c <__aeabi_fmul>
 8009650:	4942      	ldr	r1, [pc, #264]	; (800975c <__ieee754_asinf+0x25c>)
 8009652:	f7f7 fae1 	bl	8000c18 <__aeabi_fsub>
 8009656:	4629      	mov	r1, r5
 8009658:	f7f7 fbe8 	bl	8000e2c <__aeabi_fmul>
 800965c:	4940      	ldr	r1, [pc, #256]	; (8009760 <__ieee754_asinf+0x260>)
 800965e:	f7f7 fadd 	bl	8000c1c <__addsf3>
 8009662:	4629      	mov	r1, r5
 8009664:	f7f7 fbe2 	bl	8000e2c <__aeabi_fmul>
 8009668:	493e      	ldr	r1, [pc, #248]	; (8009764 <__ieee754_asinf+0x264>)
 800966a:	f7f7 fad5 	bl	8000c18 <__aeabi_fsub>
 800966e:	4629      	mov	r1, r5
 8009670:	f7f7 fbdc 	bl	8000e2c <__aeabi_fmul>
 8009674:	493c      	ldr	r1, [pc, #240]	; (8009768 <__ieee754_asinf+0x268>)
 8009676:	f7f7 fad1 	bl	8000c1c <__addsf3>
 800967a:	4629      	mov	r1, r5
 800967c:	f7f7 fbd6 	bl	8000e2c <__aeabi_fmul>
 8009680:	493a      	ldr	r1, [pc, #232]	; (800976c <__ieee754_asinf+0x26c>)
 8009682:	4606      	mov	r6, r0
 8009684:	4628      	mov	r0, r5
 8009686:	f7f7 fbd1 	bl	8000e2c <__aeabi_fmul>
 800968a:	4939      	ldr	r1, [pc, #228]	; (8009770 <__ieee754_asinf+0x270>)
 800968c:	f7f7 fac4 	bl	8000c18 <__aeabi_fsub>
 8009690:	4629      	mov	r1, r5
 8009692:	f7f7 fbcb 	bl	8000e2c <__aeabi_fmul>
 8009696:	4937      	ldr	r1, [pc, #220]	; (8009774 <__ieee754_asinf+0x274>)
 8009698:	f7f7 fac0 	bl	8000c1c <__addsf3>
 800969c:	4629      	mov	r1, r5
 800969e:	f7f7 fbc5 	bl	8000e2c <__aeabi_fmul>
 80096a2:	4935      	ldr	r1, [pc, #212]	; (8009778 <__ieee754_asinf+0x278>)
 80096a4:	f7f7 fab8 	bl	8000c18 <__aeabi_fsub>
 80096a8:	4629      	mov	r1, r5
 80096aa:	f7f7 fbbf 	bl	8000e2c <__aeabi_fmul>
 80096ae:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80096b2:	f7f7 fab3 	bl	8000c1c <__addsf3>
 80096b6:	4601      	mov	r1, r0
 80096b8:	4630      	mov	r0, r6
 80096ba:	f7f7 fc6b 	bl	8000f94 <__aeabi_fdiv>
 80096be:	4621      	mov	r1, r4
 80096c0:	f7f7 fbb4 	bl	8000e2c <__aeabi_fmul>
 80096c4:	4601      	mov	r1, r0
 80096c6:	4620      	mov	r0, r4
 80096c8:	e72d      	b.n	8009526 <__ieee754_asinf+0x26>
 80096ca:	f420 657f 	bic.w	r5, r0, #4080	; 0xff0
 80096ce:	4649      	mov	r1, r9
 80096d0:	4640      	mov	r0, r8
 80096d2:	f7f7 fc5f 	bl	8000f94 <__aeabi_fdiv>
 80096d6:	4631      	mov	r1, r6
 80096d8:	4680      	mov	r8, r0
 80096da:	4630      	mov	r0, r6
 80096dc:	f7f7 fa9e 	bl	8000c1c <__addsf3>
 80096e0:	4601      	mov	r1, r0
 80096e2:	4640      	mov	r0, r8
 80096e4:	f7f7 fba2 	bl	8000e2c <__aeabi_fmul>
 80096e8:	f025 050f 	bic.w	r5, r5, #15
 80096ec:	4680      	mov	r8, r0
 80096ee:	4629      	mov	r1, r5
 80096f0:	4628      	mov	r0, r5
 80096f2:	f7f7 fb9b 	bl	8000e2c <__aeabi_fmul>
 80096f6:	4601      	mov	r1, r0
 80096f8:	4620      	mov	r0, r4
 80096fa:	f7f7 fa8d 	bl	8000c18 <__aeabi_fsub>
 80096fe:	4631      	mov	r1, r6
 8009700:	4604      	mov	r4, r0
 8009702:	4628      	mov	r0, r5
 8009704:	f7f7 fa8a 	bl	8000c1c <__addsf3>
 8009708:	4601      	mov	r1, r0
 800970a:	4620      	mov	r0, r4
 800970c:	f7f7 fc42 	bl	8000f94 <__aeabi_fdiv>
 8009710:	4601      	mov	r1, r0
 8009712:	f7f7 fa83 	bl	8000c1c <__addsf3>
 8009716:	4601      	mov	r1, r0
 8009718:	480c      	ldr	r0, [pc, #48]	; (800974c <__ieee754_asinf+0x24c>)
 800971a:	f7f7 fa7d 	bl	8000c18 <__aeabi_fsub>
 800971e:	4601      	mov	r1, r0
 8009720:	4640      	mov	r0, r8
 8009722:	f7f7 fa79 	bl	8000c18 <__aeabi_fsub>
 8009726:	4629      	mov	r1, r5
 8009728:	4604      	mov	r4, r0
 800972a:	4628      	mov	r0, r5
 800972c:	f7f7 fa76 	bl	8000c1c <__addsf3>
 8009730:	4601      	mov	r1, r0
 8009732:	4814      	ldr	r0, [pc, #80]	; (8009784 <__ieee754_asinf+0x284>)
 8009734:	f7f7 fa70 	bl	8000c18 <__aeabi_fsub>
 8009738:	4601      	mov	r1, r0
 800973a:	4620      	mov	r0, r4
 800973c:	f7f7 fa6c 	bl	8000c18 <__aeabi_fsub>
 8009740:	4601      	mov	r1, r0
 8009742:	4810      	ldr	r0, [pc, #64]	; (8009784 <__ieee754_asinf+0x284>)
 8009744:	e76f      	b.n	8009626 <__ieee754_asinf+0x126>
 8009746:	bf00      	nop
 8009748:	3fc90fdb 	.word	0x3fc90fdb
 800974c:	b33bbd2e 	.word	0xb33bbd2e
 8009750:	7149f2ca 	.word	0x7149f2ca
 8009754:	3811ef08 	.word	0x3811ef08
 8009758:	3a4f7f04 	.word	0x3a4f7f04
 800975c:	3d241146 	.word	0x3d241146
 8009760:	3e4e0aa8 	.word	0x3e4e0aa8
 8009764:	3ea6b090 	.word	0x3ea6b090
 8009768:	3e2aaaab 	.word	0x3e2aaaab
 800976c:	3d9dc62e 	.word	0x3d9dc62e
 8009770:	3f303361 	.word	0x3f303361
 8009774:	4001572d 	.word	0x4001572d
 8009778:	4019d139 	.word	0x4019d139
 800977c:	3f799999 	.word	0x3f799999
 8009780:	333bbd2e 	.word	0x333bbd2e
 8009784:	3f490fdb 	.word	0x3f490fdb

08009788 <__ieee754_atan2f>:
 8009788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800978a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800978e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8009792:	4603      	mov	r3, r0
 8009794:	dc05      	bgt.n	80097a2 <__ieee754_atan2f+0x1a>
 8009796:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800979a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800979e:	4607      	mov	r7, r0
 80097a0:	dd04      	ble.n	80097ac <__ieee754_atan2f+0x24>
 80097a2:	4618      	mov	r0, r3
 80097a4:	f7f7 fa3a 	bl	8000c1c <__addsf3>
 80097a8:	4603      	mov	r3, r0
 80097aa:	e010      	b.n	80097ce <__ieee754_atan2f+0x46>
 80097ac:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 80097b0:	d103      	bne.n	80097ba <__ieee754_atan2f+0x32>
 80097b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80097b6:	f000 b8d1 	b.w	800995c <atanf>
 80097ba:	178c      	asrs	r4, r1, #30
 80097bc:	f004 0402 	and.w	r4, r4, #2
 80097c0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80097c4:	b92a      	cbnz	r2, 80097d2 <__ieee754_atan2f+0x4a>
 80097c6:	2c02      	cmp	r4, #2
 80097c8:	d023      	beq.n	8009812 <__ieee754_atan2f+0x8a>
 80097ca:	2c03      	cmp	r4, #3
 80097cc:	d023      	beq.n	8009816 <__ieee754_atan2f+0x8e>
 80097ce:	4618      	mov	r0, r3
 80097d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097d2:	b91e      	cbnz	r6, 80097dc <__ieee754_atan2f+0x54>
 80097d4:	2f00      	cmp	r7, #0
 80097d6:	da53      	bge.n	8009880 <__ieee754_atan2f+0xf8>
 80097d8:	4b2a      	ldr	r3, [pc, #168]	; (8009884 <__ieee754_atan2f+0xfc>)
 80097da:	e7f8      	b.n	80097ce <__ieee754_atan2f+0x46>
 80097dc:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80097e0:	d11b      	bne.n	800981a <__ieee754_atan2f+0x92>
 80097e2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80097e6:	d10b      	bne.n	8009800 <__ieee754_atan2f+0x78>
 80097e8:	2c02      	cmp	r4, #2
 80097ea:	d005      	beq.n	80097f8 <__ieee754_atan2f+0x70>
 80097ec:	2c03      	cmp	r4, #3
 80097ee:	d005      	beq.n	80097fc <__ieee754_atan2f+0x74>
 80097f0:	2c01      	cmp	r4, #1
 80097f2:	d141      	bne.n	8009878 <__ieee754_atan2f+0xf0>
 80097f4:	4b24      	ldr	r3, [pc, #144]	; (8009888 <__ieee754_atan2f+0x100>)
 80097f6:	e7ea      	b.n	80097ce <__ieee754_atan2f+0x46>
 80097f8:	4b24      	ldr	r3, [pc, #144]	; (800988c <__ieee754_atan2f+0x104>)
 80097fa:	e7e8      	b.n	80097ce <__ieee754_atan2f+0x46>
 80097fc:	4b24      	ldr	r3, [pc, #144]	; (8009890 <__ieee754_atan2f+0x108>)
 80097fe:	e7e6      	b.n	80097ce <__ieee754_atan2f+0x46>
 8009800:	2c02      	cmp	r4, #2
 8009802:	d006      	beq.n	8009812 <__ieee754_atan2f+0x8a>
 8009804:	2c03      	cmp	r4, #3
 8009806:	d006      	beq.n	8009816 <__ieee754_atan2f+0x8e>
 8009808:	2c01      	cmp	r4, #1
 800980a:	d137      	bne.n	800987c <__ieee754_atan2f+0xf4>
 800980c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009810:	e7dd      	b.n	80097ce <__ieee754_atan2f+0x46>
 8009812:	4b20      	ldr	r3, [pc, #128]	; (8009894 <__ieee754_atan2f+0x10c>)
 8009814:	e7db      	b.n	80097ce <__ieee754_atan2f+0x46>
 8009816:	4b20      	ldr	r3, [pc, #128]	; (8009898 <__ieee754_atan2f+0x110>)
 8009818:	e7d9      	b.n	80097ce <__ieee754_atan2f+0x46>
 800981a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800981e:	d0d9      	beq.n	80097d4 <__ieee754_atan2f+0x4c>
 8009820:	1b92      	subs	r2, r2, r6
 8009822:	15d2      	asrs	r2, r2, #23
 8009824:	2a3c      	cmp	r2, #60	; 0x3c
 8009826:	dc17      	bgt.n	8009858 <__ieee754_atan2f+0xd0>
 8009828:	2900      	cmp	r1, #0
 800982a:	da01      	bge.n	8009830 <__ieee754_atan2f+0xa8>
 800982c:	323c      	adds	r2, #60	; 0x3c
 800982e:	db15      	blt.n	800985c <__ieee754_atan2f+0xd4>
 8009830:	4618      	mov	r0, r3
 8009832:	f7f7 fbaf 	bl	8000f94 <__aeabi_fdiv>
 8009836:	f000 f9a1 	bl	8009b7c <fabsf>
 800983a:	f000 f88f 	bl	800995c <atanf>
 800983e:	4603      	mov	r3, r0
 8009840:	2c01      	cmp	r4, #1
 8009842:	d00d      	beq.n	8009860 <__ieee754_atan2f+0xd8>
 8009844:	2c02      	cmp	r4, #2
 8009846:	d00e      	beq.n	8009866 <__ieee754_atan2f+0xde>
 8009848:	2c00      	cmp	r4, #0
 800984a:	d0c0      	beq.n	80097ce <__ieee754_atan2f+0x46>
 800984c:	4913      	ldr	r1, [pc, #76]	; (800989c <__ieee754_atan2f+0x114>)
 800984e:	4618      	mov	r0, r3
 8009850:	f7f7 f9e4 	bl	8000c1c <__addsf3>
 8009854:	490f      	ldr	r1, [pc, #60]	; (8009894 <__ieee754_atan2f+0x10c>)
 8009856:	e00c      	b.n	8009872 <__ieee754_atan2f+0xea>
 8009858:	4b11      	ldr	r3, [pc, #68]	; (80098a0 <__ieee754_atan2f+0x118>)
 800985a:	e7f1      	b.n	8009840 <__ieee754_atan2f+0xb8>
 800985c:	2300      	movs	r3, #0
 800985e:	e7ef      	b.n	8009840 <__ieee754_atan2f+0xb8>
 8009860:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009864:	e7b3      	b.n	80097ce <__ieee754_atan2f+0x46>
 8009866:	490d      	ldr	r1, [pc, #52]	; (800989c <__ieee754_atan2f+0x114>)
 8009868:	4618      	mov	r0, r3
 800986a:	f7f7 f9d7 	bl	8000c1c <__addsf3>
 800986e:	4601      	mov	r1, r0
 8009870:	4808      	ldr	r0, [pc, #32]	; (8009894 <__ieee754_atan2f+0x10c>)
 8009872:	f7f7 f9d1 	bl	8000c18 <__aeabi_fsub>
 8009876:	e797      	b.n	80097a8 <__ieee754_atan2f+0x20>
 8009878:	4b0a      	ldr	r3, [pc, #40]	; (80098a4 <__ieee754_atan2f+0x11c>)
 800987a:	e7a8      	b.n	80097ce <__ieee754_atan2f+0x46>
 800987c:	2300      	movs	r3, #0
 800987e:	e7a6      	b.n	80097ce <__ieee754_atan2f+0x46>
 8009880:	4b07      	ldr	r3, [pc, #28]	; (80098a0 <__ieee754_atan2f+0x118>)
 8009882:	e7a4      	b.n	80097ce <__ieee754_atan2f+0x46>
 8009884:	bfc90fdb 	.word	0xbfc90fdb
 8009888:	bf490fdb 	.word	0xbf490fdb
 800988c:	4016cbe4 	.word	0x4016cbe4
 8009890:	c016cbe4 	.word	0xc016cbe4
 8009894:	40490fdb 	.word	0x40490fdb
 8009898:	c0490fdb 	.word	0xc0490fdb
 800989c:	33bbbd2e 	.word	0x33bbbd2e
 80098a0:	3fc90fdb 	.word	0x3fc90fdb
 80098a4:	3f490fdb 	.word	0x3f490fdb

080098a8 <__ieee754_sqrtf>:
 80098a8:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80098ac:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80098b0:	b570      	push	{r4, r5, r6, lr}
 80098b2:	4603      	mov	r3, r0
 80098b4:	4604      	mov	r4, r0
 80098b6:	d309      	bcc.n	80098cc <__ieee754_sqrtf+0x24>
 80098b8:	4601      	mov	r1, r0
 80098ba:	f7f7 fab7 	bl	8000e2c <__aeabi_fmul>
 80098be:	4601      	mov	r1, r0
 80098c0:	4620      	mov	r0, r4
 80098c2:	f7f7 f9ab 	bl	8000c1c <__addsf3>
 80098c6:	4604      	mov	r4, r0
 80098c8:	4620      	mov	r0, r4
 80098ca:	bd70      	pop	{r4, r5, r6, pc}
 80098cc:	2a00      	cmp	r2, #0
 80098ce:	d0fb      	beq.n	80098c8 <__ieee754_sqrtf+0x20>
 80098d0:	2800      	cmp	r0, #0
 80098d2:	da06      	bge.n	80098e2 <__ieee754_sqrtf+0x3a>
 80098d4:	4601      	mov	r1, r0
 80098d6:	f7f7 f99f 	bl	8000c18 <__aeabi_fsub>
 80098da:	4601      	mov	r1, r0
 80098dc:	f7f7 fb5a 	bl	8000f94 <__aeabi_fdiv>
 80098e0:	e7f1      	b.n	80098c6 <__ieee754_sqrtf+0x1e>
 80098e2:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 80098e6:	ea4f 54e0 	mov.w	r4, r0, asr #23
 80098ea:	d204      	bcs.n	80098f6 <__ieee754_sqrtf+0x4e>
 80098ec:	2200      	movs	r2, #0
 80098ee:	0219      	lsls	r1, r3, #8
 80098f0:	d529      	bpl.n	8009946 <__ieee754_sqrtf+0x9e>
 80098f2:	3a01      	subs	r2, #1
 80098f4:	1aa4      	subs	r4, r4, r2
 80098f6:	3c7f      	subs	r4, #127	; 0x7f
 80098f8:	07e2      	lsls	r2, r4, #31
 80098fa:	f04f 0200 	mov.w	r2, #0
 80098fe:	ea4f 0164 	mov.w	r1, r4, asr #1
 8009902:	4616      	mov	r6, r2
 8009904:	f04f 0419 	mov.w	r4, #25
 8009908:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800990c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009910:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009914:	bf48      	it	mi
 8009916:	005b      	lslmi	r3, r3, #1
 8009918:	005b      	lsls	r3, r3, #1
 800991a:	1835      	adds	r5, r6, r0
 800991c:	429d      	cmp	r5, r3
 800991e:	bfde      	ittt	le
 8009920:	182e      	addle	r6, r5, r0
 8009922:	1b5b      	suble	r3, r3, r5
 8009924:	1812      	addle	r2, r2, r0
 8009926:	3c01      	subs	r4, #1
 8009928:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800992c:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8009930:	d1f3      	bne.n	800991a <__ieee754_sqrtf+0x72>
 8009932:	b113      	cbz	r3, 800993a <__ieee754_sqrtf+0x92>
 8009934:	3201      	adds	r2, #1
 8009936:	f022 0201 	bic.w	r2, r2, #1
 800993a:	1054      	asrs	r4, r2, #1
 800993c:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8009940:	eb04 54c1 	add.w	r4, r4, r1, lsl #23
 8009944:	e7c0      	b.n	80098c8 <__ieee754_sqrtf+0x20>
 8009946:	005b      	lsls	r3, r3, #1
 8009948:	3201      	adds	r2, #1
 800994a:	e7d0      	b.n	80098ee <__ieee754_sqrtf+0x46>

0800994c <matherr>:
 800994c:	2000      	movs	r0, #0
 800994e:	4770      	bx	lr

08009950 <nan>:
 8009950:	2000      	movs	r0, #0
 8009952:	4901      	ldr	r1, [pc, #4]	; (8009958 <nan+0x8>)
 8009954:	4770      	bx	lr
 8009956:	bf00      	nop
 8009958:	7ff80000 	.word	0x7ff80000

0800995c <atanf>:
 800995c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009960:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8009964:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8009968:	4604      	mov	r4, r0
 800996a:	4607      	mov	r7, r0
 800996c:	db0e      	blt.n	800998c <atanf+0x30>
 800996e:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8009972:	dd04      	ble.n	800997e <atanf+0x22>
 8009974:	4601      	mov	r1, r0
 8009976:	f7f7 f951 	bl	8000c1c <__addsf3>
 800997a:	4604      	mov	r4, r0
 800997c:	e003      	b.n	8009986 <atanf+0x2a>
 800997e:	2800      	cmp	r0, #0
 8009980:	f300 80d2 	bgt.w	8009b28 <atanf+0x1cc>
 8009984:	4c69      	ldr	r4, [pc, #420]	; (8009b2c <atanf+0x1d0>)
 8009986:	4620      	mov	r0, r4
 8009988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800998c:	4b68      	ldr	r3, [pc, #416]	; (8009b30 <atanf+0x1d4>)
 800998e:	429d      	cmp	r5, r3
 8009990:	dc0e      	bgt.n	80099b0 <atanf+0x54>
 8009992:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 8009996:	da08      	bge.n	80099aa <atanf+0x4e>
 8009998:	4966      	ldr	r1, [pc, #408]	; (8009b34 <atanf+0x1d8>)
 800999a:	f7f7 f93f 	bl	8000c1c <__addsf3>
 800999e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80099a2:	f7f7 fbff 	bl	80011a4 <__aeabi_fcmpgt>
 80099a6:	2800      	cmp	r0, #0
 80099a8:	d1ed      	bne.n	8009986 <atanf+0x2a>
 80099aa:	f04f 36ff 	mov.w	r6, #4294967295
 80099ae:	e01c      	b.n	80099ea <atanf+0x8e>
 80099b0:	f000 f8e4 	bl	8009b7c <fabsf>
 80099b4:	4b60      	ldr	r3, [pc, #384]	; (8009b38 <atanf+0x1dc>)
 80099b6:	4604      	mov	r4, r0
 80099b8:	429d      	cmp	r5, r3
 80099ba:	dc7c      	bgt.n	8009ab6 <atanf+0x15a>
 80099bc:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 80099c0:	429d      	cmp	r5, r3
 80099c2:	dc67      	bgt.n	8009a94 <atanf+0x138>
 80099c4:	4601      	mov	r1, r0
 80099c6:	f7f7 f929 	bl	8000c1c <__addsf3>
 80099ca:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80099ce:	f7f7 f923 	bl	8000c18 <__aeabi_fsub>
 80099d2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80099d6:	4605      	mov	r5, r0
 80099d8:	4620      	mov	r0, r4
 80099da:	f7f7 f91f 	bl	8000c1c <__addsf3>
 80099de:	4601      	mov	r1, r0
 80099e0:	4628      	mov	r0, r5
 80099e2:	f7f7 fad7 	bl	8000f94 <__aeabi_fdiv>
 80099e6:	2600      	movs	r6, #0
 80099e8:	4604      	mov	r4, r0
 80099ea:	4621      	mov	r1, r4
 80099ec:	4620      	mov	r0, r4
 80099ee:	f7f7 fa1d 	bl	8000e2c <__aeabi_fmul>
 80099f2:	4601      	mov	r1, r0
 80099f4:	4680      	mov	r8, r0
 80099f6:	f7f7 fa19 	bl	8000e2c <__aeabi_fmul>
 80099fa:	4605      	mov	r5, r0
 80099fc:	494f      	ldr	r1, [pc, #316]	; (8009b3c <atanf+0x1e0>)
 80099fe:	f7f7 fa15 	bl	8000e2c <__aeabi_fmul>
 8009a02:	494f      	ldr	r1, [pc, #316]	; (8009b40 <atanf+0x1e4>)
 8009a04:	f7f7 f90a 	bl	8000c1c <__addsf3>
 8009a08:	4629      	mov	r1, r5
 8009a0a:	f7f7 fa0f 	bl	8000e2c <__aeabi_fmul>
 8009a0e:	494d      	ldr	r1, [pc, #308]	; (8009b44 <atanf+0x1e8>)
 8009a10:	f7f7 f904 	bl	8000c1c <__addsf3>
 8009a14:	4629      	mov	r1, r5
 8009a16:	f7f7 fa09 	bl	8000e2c <__aeabi_fmul>
 8009a1a:	494b      	ldr	r1, [pc, #300]	; (8009b48 <atanf+0x1ec>)
 8009a1c:	f7f7 f8fe 	bl	8000c1c <__addsf3>
 8009a20:	4629      	mov	r1, r5
 8009a22:	f7f7 fa03 	bl	8000e2c <__aeabi_fmul>
 8009a26:	4949      	ldr	r1, [pc, #292]	; (8009b4c <atanf+0x1f0>)
 8009a28:	f7f7 f8f8 	bl	8000c1c <__addsf3>
 8009a2c:	4629      	mov	r1, r5
 8009a2e:	f7f7 f9fd 	bl	8000e2c <__aeabi_fmul>
 8009a32:	4947      	ldr	r1, [pc, #284]	; (8009b50 <atanf+0x1f4>)
 8009a34:	f7f7 f8f2 	bl	8000c1c <__addsf3>
 8009a38:	4641      	mov	r1, r8
 8009a3a:	f7f7 f9f7 	bl	8000e2c <__aeabi_fmul>
 8009a3e:	4945      	ldr	r1, [pc, #276]	; (8009b54 <atanf+0x1f8>)
 8009a40:	4680      	mov	r8, r0
 8009a42:	4628      	mov	r0, r5
 8009a44:	f7f7 f9f2 	bl	8000e2c <__aeabi_fmul>
 8009a48:	4943      	ldr	r1, [pc, #268]	; (8009b58 <atanf+0x1fc>)
 8009a4a:	f7f7 f8e5 	bl	8000c18 <__aeabi_fsub>
 8009a4e:	4629      	mov	r1, r5
 8009a50:	f7f7 f9ec 	bl	8000e2c <__aeabi_fmul>
 8009a54:	4941      	ldr	r1, [pc, #260]	; (8009b5c <atanf+0x200>)
 8009a56:	f7f7 f8df 	bl	8000c18 <__aeabi_fsub>
 8009a5a:	4629      	mov	r1, r5
 8009a5c:	f7f7 f9e6 	bl	8000e2c <__aeabi_fmul>
 8009a60:	493f      	ldr	r1, [pc, #252]	; (8009b60 <atanf+0x204>)
 8009a62:	f7f7 f8d9 	bl	8000c18 <__aeabi_fsub>
 8009a66:	4629      	mov	r1, r5
 8009a68:	f7f7 f9e0 	bl	8000e2c <__aeabi_fmul>
 8009a6c:	493d      	ldr	r1, [pc, #244]	; (8009b64 <atanf+0x208>)
 8009a6e:	f7f7 f8d3 	bl	8000c18 <__aeabi_fsub>
 8009a72:	4629      	mov	r1, r5
 8009a74:	f7f7 f9da 	bl	8000e2c <__aeabi_fmul>
 8009a78:	1c73      	adds	r3, r6, #1
 8009a7a:	4601      	mov	r1, r0
 8009a7c:	4640      	mov	r0, r8
 8009a7e:	d139      	bne.n	8009af4 <atanf+0x198>
 8009a80:	f7f7 f8cc 	bl	8000c1c <__addsf3>
 8009a84:	4621      	mov	r1, r4
 8009a86:	f7f7 f9d1 	bl	8000e2c <__aeabi_fmul>
 8009a8a:	4601      	mov	r1, r0
 8009a8c:	4620      	mov	r0, r4
 8009a8e:	f7f7 f8c3 	bl	8000c18 <__aeabi_fsub>
 8009a92:	e772      	b.n	800997a <atanf+0x1e>
 8009a94:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009a98:	f7f7 f8be 	bl	8000c18 <__aeabi_fsub>
 8009a9c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009aa0:	4605      	mov	r5, r0
 8009aa2:	4620      	mov	r0, r4
 8009aa4:	f7f7 f8ba 	bl	8000c1c <__addsf3>
 8009aa8:	4601      	mov	r1, r0
 8009aaa:	4628      	mov	r0, r5
 8009aac:	f7f7 fa72 	bl	8000f94 <__aeabi_fdiv>
 8009ab0:	2601      	movs	r6, #1
 8009ab2:	4604      	mov	r4, r0
 8009ab4:	e799      	b.n	80099ea <atanf+0x8e>
 8009ab6:	4b2c      	ldr	r3, [pc, #176]	; (8009b68 <atanf+0x20c>)
 8009ab8:	429d      	cmp	r5, r3
 8009aba:	dc14      	bgt.n	8009ae6 <atanf+0x18a>
 8009abc:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8009ac0:	f7f7 f8aa 	bl	8000c18 <__aeabi_fsub>
 8009ac4:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8009ac8:	4605      	mov	r5, r0
 8009aca:	4620      	mov	r0, r4
 8009acc:	f7f7 f9ae 	bl	8000e2c <__aeabi_fmul>
 8009ad0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009ad4:	f7f7 f8a2 	bl	8000c1c <__addsf3>
 8009ad8:	4601      	mov	r1, r0
 8009ada:	4628      	mov	r0, r5
 8009adc:	f7f7 fa5a 	bl	8000f94 <__aeabi_fdiv>
 8009ae0:	2602      	movs	r6, #2
 8009ae2:	4604      	mov	r4, r0
 8009ae4:	e781      	b.n	80099ea <atanf+0x8e>
 8009ae6:	4601      	mov	r1, r0
 8009ae8:	4820      	ldr	r0, [pc, #128]	; (8009b6c <atanf+0x210>)
 8009aea:	f7f7 fa53 	bl	8000f94 <__aeabi_fdiv>
 8009aee:	2603      	movs	r6, #3
 8009af0:	4604      	mov	r4, r0
 8009af2:	e77a      	b.n	80099ea <atanf+0x8e>
 8009af4:	f7f7 f892 	bl	8000c1c <__addsf3>
 8009af8:	4621      	mov	r1, r4
 8009afa:	f7f7 f997 	bl	8000e2c <__aeabi_fmul>
 8009afe:	4b1c      	ldr	r3, [pc, #112]	; (8009b70 <atanf+0x214>)
 8009b00:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8009b04:	f7f7 f888 	bl	8000c18 <__aeabi_fsub>
 8009b08:	4621      	mov	r1, r4
 8009b0a:	f7f7 f885 	bl	8000c18 <__aeabi_fsub>
 8009b0e:	4b19      	ldr	r3, [pc, #100]	; (8009b74 <atanf+0x218>)
 8009b10:	4601      	mov	r1, r0
 8009b12:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009b16:	f7f7 f87f 	bl	8000c18 <__aeabi_fsub>
 8009b1a:	2f00      	cmp	r7, #0
 8009b1c:	4604      	mov	r4, r0
 8009b1e:	f6bf af32 	bge.w	8009986 <atanf+0x2a>
 8009b22:	f100 4400 	add.w	r4, r0, #2147483648	; 0x80000000
 8009b26:	e72e      	b.n	8009986 <atanf+0x2a>
 8009b28:	4c13      	ldr	r4, [pc, #76]	; (8009b78 <atanf+0x21c>)
 8009b2a:	e72c      	b.n	8009986 <atanf+0x2a>
 8009b2c:	bfc90fdb 	.word	0xbfc90fdb
 8009b30:	3edfffff 	.word	0x3edfffff
 8009b34:	7149f2ca 	.word	0x7149f2ca
 8009b38:	3f97ffff 	.word	0x3f97ffff
 8009b3c:	3c8569d7 	.word	0x3c8569d7
 8009b40:	3d4bda59 	.word	0x3d4bda59
 8009b44:	3d886b35 	.word	0x3d886b35
 8009b48:	3dba2e6e 	.word	0x3dba2e6e
 8009b4c:	3e124925 	.word	0x3e124925
 8009b50:	3eaaaaab 	.word	0x3eaaaaab
 8009b54:	bd15a221 	.word	0xbd15a221
 8009b58:	3d6ef16b 	.word	0x3d6ef16b
 8009b5c:	3d9d8795 	.word	0x3d9d8795
 8009b60:	3de38e38 	.word	0x3de38e38
 8009b64:	3e4ccccd 	.word	0x3e4ccccd
 8009b68:	401bffff 	.word	0x401bffff
 8009b6c:	bf800000 	.word	0xbf800000
 8009b70:	08009d6c 	.word	0x08009d6c
 8009b74:	08009d5c 	.word	0x08009d5c
 8009b78:	3fc90fdb 	.word	0x3fc90fdb

08009b7c <fabsf>:
 8009b7c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8009b80:	4770      	bx	lr
	...

08009b84 <__errno>:
 8009b84:	4b01      	ldr	r3, [pc, #4]	; (8009b8c <__errno+0x8>)
 8009b86:	6818      	ldr	r0, [r3, #0]
 8009b88:	4770      	bx	lr
 8009b8a:	bf00      	nop
 8009b8c:	20000028 	.word	0x20000028

08009b90 <_init>:
 8009b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b92:	bf00      	nop
 8009b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b96:	bc08      	pop	{r3}
 8009b98:	469e      	mov	lr, r3
 8009b9a:	4770      	bx	lr

08009b9c <_fini>:
 8009b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b9e:	bf00      	nop
 8009ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ba2:	bc08      	pop	{r3}
 8009ba4:	469e      	mov	lr, r3
 8009ba6:	4770      	bx	lr
