
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002286                       # Number of seconds simulated
sim_ticks                                  2285576500                       # Number of ticks simulated
final_tick                                 2285576500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 242774                       # Simulator instruction rate (inst/s)
host_op_rate                                   368005                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              111880049                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648760                       # Number of bytes of host memory used
host_seconds                                    20.43                       # Real time elapsed on the host
sim_insts                                     4959569                       # Number of instructions simulated
sim_ops                                       7517907                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           28096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           62720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               90816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        28096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          28096                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              439                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              980                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1419                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           12292741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           27441654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               39734395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      12292741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          12292741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          12292741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          27441654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              39734395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       439.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       980.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 3117                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1419                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1419                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   90816                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    90816                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 81                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                193                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  1                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                  7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                11                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                46                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                84                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                95                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2285493000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1419                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1181                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      192                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       37                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          387                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     230.036176                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    129.416434                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    273.966582                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           240     62.02%     62.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           36      9.30%     71.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           18      4.65%     75.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           15      3.88%     79.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            5      1.29%     81.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           53     13.70%     94.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      0.78%     95.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      0.78%     96.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           14      3.62%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           387                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        28096                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        62720                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 12292741.021794721484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 27441654.217218283564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          439                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          980                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     16019000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     53584250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36489.75                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     54677.81                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      42997000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 69603250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     7095000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      30300.92                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 49050.92                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         39.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      39.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.31                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.31                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1022                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  72.02                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1610636.36                       # Average gap between requests
system.mem_ctrl.pageHitRate                     72.02                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2191980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1149885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  7397040                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          174557760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              45470040                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               7432320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        528538770                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        363759840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          35970960                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1166543415                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             510.393511                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2166298500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      12246500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       73840000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF      59971000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    947279250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       33151250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1159088500                       # Time in different power states
system.mem_ctrl_1.actEnergy                    642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2734620                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               5762700                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                400800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         30724140                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          6331680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         526231680                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               580522680                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             253.993984                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2271652250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        724500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        3120000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2188030000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     16489750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        9837000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     67375250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  267103                       # Number of BP lookups
system.cpu.branchPred.condPredicted            267103                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4462                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               237609                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   29428                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                130                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          237609                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             196914                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            40695                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          640                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1884498                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      303267                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            74                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            38                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      516227                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           125                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2285576500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4571154                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              31839                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5136456                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      267103                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             226342                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4509596                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    9088                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           885                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    516142                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   260                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4547008                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.711044                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.651936                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   499170     10.98%     10.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   315544      6.94%     17.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3732294     82.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4547008                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.058432                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.123667                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   229340                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                437381                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3624948                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                250795                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   4544                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                7669715                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 16485                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   4544                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   367493                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   18748                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1275                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3737556                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                417392                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7653000                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  8204                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    24                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  59505                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 149855                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  76338                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             8972                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            10278032                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              17184020                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12165575                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            686091                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10093581                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   184451                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    314306                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1901244                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              304534                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            320664                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               74                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7636406                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 110                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7570285                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             12164                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          118608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       174114                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            101                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4547008                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.664894                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.614242                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              351219      7.72%      7.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              821293     18.06%     25.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3374496     74.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4547008                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       1      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   751      0.15%      0.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    250      0.05%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     55      0.01%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   117      0.02%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.03%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 483645     98.85%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4287      0.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               284      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4233446     55.92%     55.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               390944      5.16%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    41      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              548834      7.25%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6093      0.08%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                9515      0.13%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           90000      1.19%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9300      0.12%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          90000      1.19%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1617510     21.37%     92.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              200855      2.65%     95.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          270064      3.57%     98.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         102730      1.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7570285                       # Type of FU issued
system.cpu.iq.rate                           1.656099                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      489249                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.064628                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17929230                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6600866                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6432068                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2259761                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1154284                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1124514                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6930215                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1129035                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           395634                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        32650                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2828                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2516                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   4544                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4804                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1578                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7636516                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1098                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1901244                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               304534                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 47                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1545                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             26                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3807                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          817                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 4624                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7560309                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1884494                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9976                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2187761                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   258769                       # Number of branches executed
system.cpu.iew.exec_stores                     303267                       # Number of stores executed
system.cpu.iew.exec_rate                     1.653917                       # Inst execution rate
system.cpu.iew.wb_sent                        7557205                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7556582                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5888639                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9369560                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.653102                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628486                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          110180                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              4519                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4538706                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.656399                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.714024                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       645155     14.21%     14.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       269195      5.93%     20.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3624356     79.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4538706                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4959569                       # Number of instructions committed
system.cpu.commit.committedOps                7517907                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2170612                       # Number of memory references committed
system.cpu.commit.loads                       1868594                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     258206                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1118846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6781078                       # Number of committed integer instructions.
system.cpu.commit.function_calls                28023                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          105      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4210661     56.01%     56.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          390928      5.20%     61.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               39      0.00%     61.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         540010      7.18%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6070      0.08%     68.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     68.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           9514      0.13%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        90000      1.20%     69.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9300      0.12%     69.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        90000      1.20%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1598538     21.26%     92.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         199302      2.65%     95.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       270056      3.59%     98.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       102716      1.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7517907                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3624356                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      8542437                       # The number of ROB reads
system.cpu.rob.rob_writes                    15264477                       # The number of ROB writes
system.cpu.timesIdled                             269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           24146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4959569                       # Number of Instructions Simulated
system.cpu.committedOps                       7517907                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.921684                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.921684                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.084971                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.084971                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 12003314                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6364139                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    686032                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1021738                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1560382                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2752902                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2725247                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           788.246005                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1790512                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               981                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1825.190622                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   788.246005                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.192443                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.192443                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          981                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          862                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.239502                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14327405                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14327405                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1488384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1488384                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       301147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301147                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1789531                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1789531                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1789531                       # number of overall hits
system.cpu.dcache.overall_hits::total         1789531                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          401                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           401                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          871                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          871                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1272                       # number of overall misses
system.cpu.dcache.overall_misses::total          1272                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     53035500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     53035500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     93769500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     93769500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    146805000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    146805000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    146805000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    146805000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1488785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1488785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       302018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       302018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1790803                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1790803                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1790803                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1790803                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000269                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000269                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002884                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000710                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000710                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000710                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000710                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 132258.104738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 132258.104738                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 107657.290471                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 107657.290471                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 115412.735849                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 115412.735849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 115412.735849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 115412.735849                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          373                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          289                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          289                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          291                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          291                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          869                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          869                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          981                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          981                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9538000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9538000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     92755000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     92755000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    102293000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    102293000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    102293000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    102293000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002877                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002877                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000548                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000548                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000548                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85160.714286                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85160.714286                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 106737.629459                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106737.629459                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104274.209990                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104274.209990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104274.209990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104274.209990                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.562961                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              516030                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               445                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1159.617978                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.562961                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994387                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994387                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4129581                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4129581                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       515585                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          515585                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       515585                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           515585                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       515585                       # number of overall hits
system.cpu.icache.overall_hits::total          515585                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          557                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           557                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          557                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            557                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          557                       # number of overall misses
system.cpu.icache.overall_misses::total           557                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45781499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45781499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     45781499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45781499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45781499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45781499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       516142                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       516142                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       516142                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       516142                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       516142                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       516142                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001079                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001079                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001079                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82192.996409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82192.996409                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82192.996409                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82192.996409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82192.996409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82192.996409                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          111                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          111                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          111                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          446                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          446                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          446                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          446                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          446                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          446                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37912500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37912500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37912500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37912500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37912500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37912500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000864                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000864                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000864                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000864                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000864                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000864                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85005.605381                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85005.605381                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85005.605381                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85005.605381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85005.605381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85005.605381                       # average overall mshr miss latency
system.cpu.icache.replacements                    189                       # number of replacements
system.l2bus.snoop_filter.tot_requests           1616                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 557                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               197                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                869                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               869                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            558                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1080                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1962                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3042                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        62784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    91264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 8                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1435                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.003484                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.058946                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1430     99.65%     99.65% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      0.35%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1435                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               808000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1112500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2452500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1175.129723                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1426                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1419                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.004933                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   390.140942                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   784.988781                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.190499                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.383295                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.573794                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1411                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1249                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.688965                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12835                       # Number of tag accesses
system.l2cache.tags.data_accesses               12835                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::.cpu.inst            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total            7                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               6                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                   7                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              6                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              1                       # number of overall hits
system.l2cache.overall_hits::total                  7                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          869                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            869                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          440                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          551                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           440                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           980                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1420                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          440                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          980                       # number of overall misses
system.l2cache.overall_misses::total             1420                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91451500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91451500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     37184500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9359500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     46544000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     37184500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    100811000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    137995500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     37184500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    100811000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    137995500                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          869                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          869                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          446                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          112                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          558                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          446                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          981                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1427                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          446                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          981                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1427                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.986547                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.991071                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.987455                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.986547                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.998981                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.995095                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.986547                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.998981                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.995095                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 105237.629459                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 105237.629459                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84510.227273                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 84319.819820                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84471.869328                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 84510.227273                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 102868.367347                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 97179.929577                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 84510.227273                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 102868.367347                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 97179.929577                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          869                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          869                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          440                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          551                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          440                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          980                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1420                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          440                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          980                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1420                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     89713500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     89713500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     36306500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9137500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     45444000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     36306500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     98851000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    135157500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     36306500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     98851000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    135157500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.986547                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.991071                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.987455                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.986547                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.998981                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.995095                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.986547                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.998981                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.995095                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 103237.629459                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 103237.629459                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82514.772727                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82319.819820                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82475.499093                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82514.772727                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 100868.367347                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 95181.338028                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82514.772727                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 100868.367347                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 95181.338028                       # average overall mshr miss latency
system.l2cache.replacements                         8                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1423                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 550                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                869                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               869                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            550                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2842                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        90816                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1419                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1419    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1419                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               711500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3547500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1179.434677                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1419                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1419                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   392.172558                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   787.262118                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.023936                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.048051                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.071987                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1419                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1257                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.086609                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                24123                       # Number of tag accesses
system.l3cache.tags.data_accesses               24123                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          869                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            869                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          439                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          550                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           439                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           980                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1419                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          439                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          980                       # number of overall misses
system.l3cache.overall_misses::total             1419                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     81892500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     81892500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     32355500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8138500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     40494000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     32355500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     90031000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    122386500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     32355500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     90031000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    122386500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          869                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          869                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          439                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          111                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          550                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          439                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          980                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1419                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          439                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          980                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1419                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 94237.629459                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 94237.629459                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 73702.733485                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 73319.819820                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 73625.454545                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 73702.733485                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 91868.367347                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 86248.414376                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 73702.733485                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 91868.367347                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 86248.414376                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          869                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          869                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          439                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          550                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          439                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          980                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1419                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          439                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          980                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1419                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     80154500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     80154500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     31477500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7916500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     39394000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     31477500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     88071000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    119548500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     31477500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     88071000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    119548500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 92237.629459                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 92237.629459                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 71702.733485                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71319.819820                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71625.454545                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 71702.733485                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 89868.367347                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 84248.414376                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 71702.733485                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 89868.367347                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 84248.414376                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1419                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2285576500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                550                       # Transaction distribution
system.membus.trans_dist::ReadExReq               869                       # Transaction distribution
system.membus.trans_dist::ReadExResp              869                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           550                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        90816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        90816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   90816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1419                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1419    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1419                       # Request fanout histogram
system.membus.reqLayer0.occupancy              709500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3827750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
