

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Mon Jul 22 20:58:07 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_OPT3_SAT
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.134|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  343|  343|  343|  343|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_exp_15_7_s_fu_159  |exp_15_7_s  |    2|    2|    1|    1| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Max_Loop         |   20|   20|         2|          -|          -|    10|    no    |
        |- Sum_Loop         |   50|   50|         5|          -|          -|    10|    no    |
        |- Prediction_Loop  |  270|  270|        27|          -|          -|    10|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    343|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      3|     374|    505|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    233|    -|
|Register         |        -|      -|     147|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     521|   1081|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_sdiv_22ns_14sbsm_U664  |cnn_sdiv_22ns_14sbsm  |        0|      0|  275|  167|    0|
    |grp_exp_15_7_s_fu_159      |exp_15_7_s            |        0|      3|   99|  338|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|      3|  374|  505|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_fu_211_p2                |     +    |      0|  0|  13|           4|           1|
    |j_fu_404_p2                |     +    |      0|  0|  13|           4|           1|
    |m_fu_176_p2                |     +    |      0|  0|  13|           4|           1|
    |ret_V_2_fu_317_p2          |     +    |      0|  0|  21|          15|          15|
    |sum_V_fu_331_p2            |     +    |      0|  0|  19|          14|          14|
    |grp_exp_15_7_s_fu_159_x_V  |     -    |      0|  0|  21|          15|          15|
    |overflow_fu_476_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_350_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_500_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_262_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_170_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1495_fu_191_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln20_fu_205_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln27_fu_398_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln785_fu_458_p2       |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln786_fu_488_p2       |   icmp   |      0|  0|  11|           8|           2|
    |or_ln340_1_fu_368_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_506_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_518_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_280_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_464_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_494_p2         |    or    |      0|  0|   2|           1|           1|
    |p_Val2_5_fu_302_p3         |  select  |      0|  0|  14|           1|          14|
    |prediction_V_d0            |  select  |      0|  0|  14|           1|          14|
    |select_ln13_fu_197_p3      |  select  |      0|  0|  14|           1|          14|
    |select_ln340_1_fu_524_p3   |  select  |      0|  0|  14|           1|          13|
    |select_ln340_2_fu_374_p3   |  select  |      0|  0|  14|           1|          13|
    |select_ln340_4_fu_390_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln340_fu_286_p3     |  select  |      0|  0|  14|           1|          13|
    |select_ln388_1_fu_532_p3   |  select  |      0|  0|  15|           1|          15|
    |select_ln388_2_fu_382_p3   |  select  |      0|  0|  15|           1|          15|
    |select_ln388_fu_294_p3     |  select  |      0|  0|  15|           1|          15|
    |xor_ln340_1_fu_512_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_362_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_268_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_4_fu_356_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_274_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_470_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_482_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_344_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_256_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 343|         127|         242|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  161|         36|    1|         36|
    |dense_array_V_address0  |   27|          5|    4|         20|
    |i_0_reg_137             |    9|          2|    4|          8|
    |j_0_reg_148             |    9|          2|    4|          8|
    |m_0_reg_114             |    9|          2|    4|          8|
    |p_Val2_1_reg_102        |    9|          2|   14|         28|
    |p_Val2_4_reg_125        |    9|          2|   14|         28|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  233|         51|   45|        136|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  35|   0|   35|          0|
    |dense_array_V_addr_1_reg_580        |   4|   0|    4|          0|
    |grp_exp_15_7_s_fu_159_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_137                         |   4|   0|    4|          0|
    |i_reg_575                           |   4|   0|    4|          0|
    |j_0_reg_148                         |   4|   0|    4|          0|
    |j_reg_605                           |   4|   0|    4|          0|
    |m_0_reg_114                         |   4|   0|    4|          0|
    |m_reg_552                           |   4|   0|    4|          0|
    |p_Val2_1_reg_102                    |  14|   0|   14|          0|
    |p_Val2_4_reg_125                    |  14|   0|   14|          0|
    |p_Val2_5_reg_590                    |  14|   0|   14|          0|
    |rhs_V_reg_562                       |  15|   0|   15|          0|
    |sext_ln27_reg_585                   |  22|   0|   22|          0|
    |zext_ln29_reg_610                   |   4|   0|   64|         60|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 147|   0|  207|         60|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    soft_max   | return value |
|dense_array_V_address0  | out |    4|  ap_memory | dense_array_V |     array    |
|dense_array_V_ce0       | out |    1|  ap_memory | dense_array_V |     array    |
|dense_array_V_we0       | out |    1|  ap_memory | dense_array_V |     array    |
|dense_array_V_d0        | out |   14|  ap_memory | dense_array_V |     array    |
|dense_array_V_q0        |  in |   14|  ap_memory | dense_array_V |     array    |
|prediction_V_address0   | out |    4|  ap_memory |  prediction_V |     array    |
|prediction_V_ce0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_we0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_d0         | out |   14|  ap_memory |  prediction_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

