
avr_layered_architecture.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000634  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000006  00800060  00000634  000006c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  00800066  00800066  000006ce  2**0
                  ALLOC

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 49 00 	jmp	0x92	; 0x92 <__vector_19>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e4 e3       	ldi	r30, 0x34	; 52
  68:	f6 e0       	ldi	r31, 0x06	; 6
  6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
  70:	a6 36       	cpi	r26, 0x66	; 102
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	a6 e6       	ldi	r26, 0x66	; 102
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a9 36       	cpi	r26, 0x69	; 105
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 13 03 	call	0x626	; 0x626 <main>
  8a:	0c 94 18 03 	jmp	0x630	; 0x630 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__vector_19>:
  92:	1f 92       	push	r1
  94:	0f 92       	push	r0
  96:	0f b6       	in	r0, 0x3f	; 63
  98:	0f 92       	push	r0
  9a:	11 24       	eor	r1, r1
  9c:	2f 93       	push	r18
  9e:	3f 93       	push	r19
  a0:	4f 93       	push	r20
  a2:	5f 93       	push	r21
  a4:	6f 93       	push	r22
  a6:	7f 93       	push	r23
  a8:	8f 93       	push	r24
  aa:	9f 93       	push	r25
  ac:	af 93       	push	r26
  ae:	bf 93       	push	r27
  b0:	ef 93       	push	r30
  b2:	ff 93       	push	r31
  b4:	e0 91 66 00 	lds	r30, 0x0066
  b8:	f0 91 67 00 	lds	r31, 0x0067
  bc:	30 97       	sbiw	r30, 0x00	; 0
  be:	09 f0       	breq	.+2      	; 0xc2 <__vector_19+0x30>
  c0:	09 95       	icall
  c2:	ff 91       	pop	r31
  c4:	ef 91       	pop	r30
  c6:	bf 91       	pop	r27
  c8:	af 91       	pop	r26
  ca:	9f 91       	pop	r25
  cc:	8f 91       	pop	r24
  ce:	7f 91       	pop	r23
  d0:	6f 91       	pop	r22
  d2:	5f 91       	pop	r21
  d4:	4f 91       	pop	r20
  d6:	3f 91       	pop	r19
  d8:	2f 91       	pop	r18
  da:	0f 90       	pop	r0
  dc:	0f be       	out	0x3f, r0	; 63
  de:	0f 90       	pop	r0
  e0:	1f 90       	pop	r1
  e2:	18 95       	reti

000000e4 <timer0_start>:
  e4:	23 b7       	in	r18, 0x33	; 51
  e6:	28 7f       	andi	r18, 0xF8	; 248
  e8:	fc 01       	movw	r30, r24
  ea:	82 81       	ldd	r24, Z+2	; 0x02
  ec:	28 2b       	or	r18, r24
  ee:	23 bf       	out	0x33, r18	; 51
  f0:	89 b7       	in	r24, 0x39	; 57
  f2:	82 60       	ori	r24, 0x02	; 2
  f4:	89 bf       	out	0x39, r24	; 57
  f6:	62 bf       	out	0x32, r22	; 50
  f8:	4c bf       	out	0x3c, r20	; 60
  fa:	08 95       	ret

000000fc <timer0_stop>:
  fc:	83 b7       	in	r24, 0x33	; 51
  fe:	88 7f       	andi	r24, 0xF8	; 248
 100:	83 bf       	out	0x33, r24	; 51
 102:	08 95       	ret

00000104 <timer0_setCallBack>:
 104:	90 93 67 00 	sts	0x0067, r25
 108:	80 93 66 00 	sts	0x0066, r24
 10c:	08 95       	ret

0000010e <timer0_init>:
 10e:	0f 93       	push	r16
 110:	1f 93       	push	r17
 112:	8c 01       	movw	r16, r24
 114:	8b e0       	ldi	r24, 0x0B	; 11
 116:	61 e0       	ldi	r22, 0x01	; 1
 118:	0e 94 b3 00 	call	0x166	; 0x166 <set_pin_dir>
 11c:	43 b7       	in	r20, 0x33	; 51
 11e:	f8 01       	movw	r30, r16
 120:	80 81       	ld	r24, Z
 122:	90 e0       	ldi	r25, 0x00	; 0
 124:	9c 01       	movw	r18, r24
 126:	21 70       	andi	r18, 0x01	; 1
 128:	30 70       	andi	r19, 0x00	; 0
 12a:	56 e0       	ldi	r21, 0x06	; 6
 12c:	22 0f       	add	r18, r18
 12e:	33 1f       	adc	r19, r19
 130:	5a 95       	dec	r21
 132:	e1 f7       	brne	.-8      	; 0x12c <timer0_init+0x1e>
 134:	82 70       	andi	r24, 0x02	; 2
 136:	90 70       	andi	r25, 0x00	; 0
 138:	88 0f       	add	r24, r24
 13a:	99 1f       	adc	r25, r25
 13c:	88 0f       	add	r24, r24
 13e:	99 1f       	adc	r25, r25
 140:	28 2b       	or	r18, r24
 142:	47 7b       	andi	r20, 0xB7	; 183
 144:	24 2b       	or	r18, r20
 146:	23 bf       	out	0x33, r18	; 51
 148:	93 b7       	in	r25, 0x33	; 51
 14a:	81 81       	ldd	r24, Z+1	; 0x01
 14c:	82 95       	swap	r24
 14e:	80 7f       	andi	r24, 0xF0	; 240
 150:	9f 7c       	andi	r25, 0xCF	; 207
 152:	89 2b       	or	r24, r25
 154:	83 bf       	out	0x33, r24	; 51
 156:	83 b7       	in	r24, 0x33	; 51
 158:	88 7f       	andi	r24, 0xF8	; 248
 15a:	92 81       	ldd	r25, Z+2	; 0x02
 15c:	89 2b       	or	r24, r25
 15e:	83 bf       	out	0x33, r24	; 51
 160:	1f 91       	pop	r17
 162:	0f 91       	pop	r16
 164:	08 95       	ret

00000166 <set_pin_dir>:
 166:	48 2f       	mov	r20, r24
 168:	47 70       	andi	r20, 0x07	; 7
 16a:	86 95       	lsr	r24
 16c:	86 95       	lsr	r24
 16e:	86 95       	lsr	r24
 170:	81 30       	cpi	r24, 0x01	; 1
 172:	b1 f1       	breq	.+108    	; 0x1e0 <set_pin_dir+0x7a>
 174:	81 30       	cpi	r24, 0x01	; 1
 176:	38 f0       	brcs	.+14     	; 0x186 <set_pin_dir+0x20>
 178:	82 30       	cpi	r24, 0x02	; 2
 17a:	09 f4       	brne	.+2      	; 0x17e <set_pin_dir+0x18>
 17c:	5e c0       	rjmp	.+188    	; 0x23a <set_pin_dir+0xd4>
 17e:	83 30       	cpi	r24, 0x03	; 3
 180:	09 f0       	breq	.+2      	; 0x184 <set_pin_dir+0x1e>
 182:	b2 c0       	rjmp	.+356    	; 0x2e8 <set_pin_dir+0x182>
 184:	86 c0       	rjmp	.+268    	; 0x292 <set_pin_dir+0x12c>
 186:	66 23       	and	r22, r22
 188:	61 f4       	brne	.+24     	; 0x1a2 <set_pin_dir+0x3c>
 18a:	2a b3       	in	r18, 0x1a	; 26
 18c:	81 e0       	ldi	r24, 0x01	; 1
 18e:	90 e0       	ldi	r25, 0x00	; 0
 190:	02 c0       	rjmp	.+4      	; 0x196 <set_pin_dir+0x30>
 192:	88 0f       	add	r24, r24
 194:	99 1f       	adc	r25, r25
 196:	4a 95       	dec	r20
 198:	e2 f7       	brpl	.-8      	; 0x192 <set_pin_dir+0x2c>
 19a:	80 95       	com	r24
 19c:	82 23       	and	r24, r18
 19e:	8a bb       	out	0x1a, r24	; 26
 1a0:	08 95       	ret
 1a2:	61 30       	cpi	r22, 0x01	; 1
 1a4:	59 f4       	brne	.+22     	; 0x1bc <set_pin_dir+0x56>
 1a6:	2a b3       	in	r18, 0x1a	; 26
 1a8:	81 e0       	ldi	r24, 0x01	; 1
 1aa:	90 e0       	ldi	r25, 0x00	; 0
 1ac:	02 c0       	rjmp	.+4      	; 0x1b2 <set_pin_dir+0x4c>
 1ae:	88 0f       	add	r24, r24
 1b0:	99 1f       	adc	r25, r25
 1b2:	4a 95       	dec	r20
 1b4:	e2 f7       	brpl	.-8      	; 0x1ae <set_pin_dir+0x48>
 1b6:	28 2b       	or	r18, r24
 1b8:	2a bb       	out	0x1a, r18	; 26
 1ba:	08 95       	ret
 1bc:	62 30       	cpi	r22, 0x02	; 2
 1be:	09 f0       	breq	.+2      	; 0x1c2 <set_pin_dir+0x5c>
 1c0:	93 c0       	rjmp	.+294    	; 0x2e8 <set_pin_dir+0x182>
 1c2:	3a b3       	in	r19, 0x1a	; 26
 1c4:	81 e0       	ldi	r24, 0x01	; 1
 1c6:	90 e0       	ldi	r25, 0x00	; 0
 1c8:	01 c0       	rjmp	.+2      	; 0x1cc <set_pin_dir+0x66>
 1ca:	88 0f       	add	r24, r24
 1cc:	4a 95       	dec	r20
 1ce:	ea f7       	brpl	.-6      	; 0x1ca <set_pin_dir+0x64>
 1d0:	28 2f       	mov	r18, r24
 1d2:	20 95       	com	r18
 1d4:	23 23       	and	r18, r19
 1d6:	2a bb       	out	0x1a, r18	; 26
 1d8:	2b b3       	in	r18, 0x1b	; 27
 1da:	82 2b       	or	r24, r18
 1dc:	8b bb       	out	0x1b, r24	; 27
 1de:	08 95       	ret
 1e0:	66 23       	and	r22, r22
 1e2:	61 f4       	brne	.+24     	; 0x1fc <set_pin_dir+0x96>
 1e4:	27 b3       	in	r18, 0x17	; 23
 1e6:	81 e0       	ldi	r24, 0x01	; 1
 1e8:	90 e0       	ldi	r25, 0x00	; 0
 1ea:	02 c0       	rjmp	.+4      	; 0x1f0 <set_pin_dir+0x8a>
 1ec:	88 0f       	add	r24, r24
 1ee:	99 1f       	adc	r25, r25
 1f0:	4a 95       	dec	r20
 1f2:	e2 f7       	brpl	.-8      	; 0x1ec <set_pin_dir+0x86>
 1f4:	80 95       	com	r24
 1f6:	82 23       	and	r24, r18
 1f8:	87 bb       	out	0x17, r24	; 23
 1fa:	08 95       	ret
 1fc:	61 30       	cpi	r22, 0x01	; 1
 1fe:	59 f4       	brne	.+22     	; 0x216 <set_pin_dir+0xb0>
 200:	27 b3       	in	r18, 0x17	; 23
 202:	81 e0       	ldi	r24, 0x01	; 1
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	02 c0       	rjmp	.+4      	; 0x20c <set_pin_dir+0xa6>
 208:	88 0f       	add	r24, r24
 20a:	99 1f       	adc	r25, r25
 20c:	4a 95       	dec	r20
 20e:	e2 f7       	brpl	.-8      	; 0x208 <set_pin_dir+0xa2>
 210:	28 2b       	or	r18, r24
 212:	27 bb       	out	0x17, r18	; 23
 214:	08 95       	ret
 216:	62 30       	cpi	r22, 0x02	; 2
 218:	09 f0       	breq	.+2      	; 0x21c <set_pin_dir+0xb6>
 21a:	66 c0       	rjmp	.+204    	; 0x2e8 <set_pin_dir+0x182>
 21c:	37 b3       	in	r19, 0x17	; 23
 21e:	81 e0       	ldi	r24, 0x01	; 1
 220:	90 e0       	ldi	r25, 0x00	; 0
 222:	01 c0       	rjmp	.+2      	; 0x226 <set_pin_dir+0xc0>
 224:	88 0f       	add	r24, r24
 226:	4a 95       	dec	r20
 228:	ea f7       	brpl	.-6      	; 0x224 <set_pin_dir+0xbe>
 22a:	28 2f       	mov	r18, r24
 22c:	20 95       	com	r18
 22e:	23 23       	and	r18, r19
 230:	27 bb       	out	0x17, r18	; 23
 232:	28 b3       	in	r18, 0x18	; 24
 234:	82 2b       	or	r24, r18
 236:	88 bb       	out	0x18, r24	; 24
 238:	08 95       	ret
 23a:	66 23       	and	r22, r22
 23c:	61 f4       	brne	.+24     	; 0x256 <set_pin_dir+0xf0>
 23e:	24 b3       	in	r18, 0x14	; 20
 240:	81 e0       	ldi	r24, 0x01	; 1
 242:	90 e0       	ldi	r25, 0x00	; 0
 244:	02 c0       	rjmp	.+4      	; 0x24a <set_pin_dir+0xe4>
 246:	88 0f       	add	r24, r24
 248:	99 1f       	adc	r25, r25
 24a:	4a 95       	dec	r20
 24c:	e2 f7       	brpl	.-8      	; 0x246 <set_pin_dir+0xe0>
 24e:	80 95       	com	r24
 250:	82 23       	and	r24, r18
 252:	84 bb       	out	0x14, r24	; 20
 254:	08 95       	ret
 256:	61 30       	cpi	r22, 0x01	; 1
 258:	59 f4       	brne	.+22     	; 0x270 <set_pin_dir+0x10a>
 25a:	24 b3       	in	r18, 0x14	; 20
 25c:	81 e0       	ldi	r24, 0x01	; 1
 25e:	90 e0       	ldi	r25, 0x00	; 0
 260:	02 c0       	rjmp	.+4      	; 0x266 <set_pin_dir+0x100>
 262:	88 0f       	add	r24, r24
 264:	99 1f       	adc	r25, r25
 266:	4a 95       	dec	r20
 268:	e2 f7       	brpl	.-8      	; 0x262 <set_pin_dir+0xfc>
 26a:	28 2b       	or	r18, r24
 26c:	24 bb       	out	0x14, r18	; 20
 26e:	08 95       	ret
 270:	62 30       	cpi	r22, 0x02	; 2
 272:	d1 f5       	brne	.+116    	; 0x2e8 <set_pin_dir+0x182>
 274:	34 b3       	in	r19, 0x14	; 20
 276:	81 e0       	ldi	r24, 0x01	; 1
 278:	90 e0       	ldi	r25, 0x00	; 0
 27a:	01 c0       	rjmp	.+2      	; 0x27e <set_pin_dir+0x118>
 27c:	88 0f       	add	r24, r24
 27e:	4a 95       	dec	r20
 280:	ea f7       	brpl	.-6      	; 0x27c <set_pin_dir+0x116>
 282:	28 2f       	mov	r18, r24
 284:	20 95       	com	r18
 286:	23 23       	and	r18, r19
 288:	24 bb       	out	0x14, r18	; 20
 28a:	25 b3       	in	r18, 0x15	; 21
 28c:	82 2b       	or	r24, r18
 28e:	85 bb       	out	0x15, r24	; 21
 290:	08 95       	ret
 292:	66 23       	and	r22, r22
 294:	61 f4       	brne	.+24     	; 0x2ae <set_pin_dir+0x148>
 296:	22 b3       	in	r18, 0x12	; 18
 298:	81 e0       	ldi	r24, 0x01	; 1
 29a:	90 e0       	ldi	r25, 0x00	; 0
 29c:	02 c0       	rjmp	.+4      	; 0x2a2 <set_pin_dir+0x13c>
 29e:	88 0f       	add	r24, r24
 2a0:	99 1f       	adc	r25, r25
 2a2:	4a 95       	dec	r20
 2a4:	e2 f7       	brpl	.-8      	; 0x29e <set_pin_dir+0x138>
 2a6:	80 95       	com	r24
 2a8:	82 23       	and	r24, r18
 2aa:	82 bb       	out	0x12, r24	; 18
 2ac:	08 95       	ret
 2ae:	61 30       	cpi	r22, 0x01	; 1
 2b0:	59 f4       	brne	.+22     	; 0x2c8 <set_pin_dir+0x162>
 2b2:	22 b3       	in	r18, 0x12	; 18
 2b4:	81 e0       	ldi	r24, 0x01	; 1
 2b6:	90 e0       	ldi	r25, 0x00	; 0
 2b8:	02 c0       	rjmp	.+4      	; 0x2be <set_pin_dir+0x158>
 2ba:	88 0f       	add	r24, r24
 2bc:	99 1f       	adc	r25, r25
 2be:	4a 95       	dec	r20
 2c0:	e2 f7       	brpl	.-8      	; 0x2ba <set_pin_dir+0x154>
 2c2:	28 2b       	or	r18, r24
 2c4:	22 bb       	out	0x12, r18	; 18
 2c6:	08 95       	ret
 2c8:	62 30       	cpi	r22, 0x02	; 2
 2ca:	71 f4       	brne	.+28     	; 0x2e8 <set_pin_dir+0x182>
 2cc:	32 b3       	in	r19, 0x12	; 18
 2ce:	81 e0       	ldi	r24, 0x01	; 1
 2d0:	90 e0       	ldi	r25, 0x00	; 0
 2d2:	01 c0       	rjmp	.+2      	; 0x2d6 <set_pin_dir+0x170>
 2d4:	88 0f       	add	r24, r24
 2d6:	4a 95       	dec	r20
 2d8:	ea f7       	brpl	.-6      	; 0x2d4 <set_pin_dir+0x16e>
 2da:	28 2f       	mov	r18, r24
 2dc:	20 95       	com	r18
 2de:	23 23       	and	r18, r19
 2e0:	22 bb       	out	0x12, r18	; 18
 2e2:	21 b3       	in	r18, 0x11	; 17
 2e4:	82 2b       	or	r24, r18
 2e6:	81 bb       	out	0x11, r24	; 17
 2e8:	08 95       	ret

000002ea <set_pin_state>:
 2ea:	38 2f       	mov	r19, r24
 2ec:	37 70       	andi	r19, 0x07	; 7
 2ee:	86 95       	lsr	r24
 2f0:	86 95       	lsr	r24
 2f2:	86 95       	lsr	r24
 2f4:	81 30       	cpi	r24, 0x01	; 1
 2f6:	29 f1       	breq	.+74     	; 0x342 <set_pin_state+0x58>
 2f8:	81 30       	cpi	r24, 0x01	; 1
 2fa:	38 f0       	brcs	.+14     	; 0x30a <set_pin_state+0x20>
 2fc:	82 30       	cpi	r24, 0x02	; 2
 2fe:	09 f4       	brne	.+2      	; 0x302 <set_pin_state+0x18>
 300:	3c c0       	rjmp	.+120    	; 0x37a <set_pin_state+0x90>
 302:	83 30       	cpi	r24, 0x03	; 3
 304:	09 f0       	breq	.+2      	; 0x308 <set_pin_state+0x1e>
 306:	6e c0       	rjmp	.+220    	; 0x3e4 <set_pin_state+0xfa>
 308:	53 c0       	rjmp	.+166    	; 0x3b0 <set_pin_state+0xc6>
 30a:	66 23       	and	r22, r22
 30c:	61 f4       	brne	.+24     	; 0x326 <set_pin_state+0x3c>
 30e:	2b b3       	in	r18, 0x1b	; 27
 310:	81 e0       	ldi	r24, 0x01	; 1
 312:	90 e0       	ldi	r25, 0x00	; 0
 314:	02 c0       	rjmp	.+4      	; 0x31a <set_pin_state+0x30>
 316:	88 0f       	add	r24, r24
 318:	99 1f       	adc	r25, r25
 31a:	3a 95       	dec	r19
 31c:	e2 f7       	brpl	.-8      	; 0x316 <set_pin_state+0x2c>
 31e:	80 95       	com	r24
 320:	82 23       	and	r24, r18
 322:	8b bb       	out	0x1b, r24	; 27
 324:	08 95       	ret
 326:	61 30       	cpi	r22, 0x01	; 1
 328:	09 f0       	breq	.+2      	; 0x32c <set_pin_state+0x42>
 32a:	5c c0       	rjmp	.+184    	; 0x3e4 <set_pin_state+0xfa>
 32c:	2b b3       	in	r18, 0x1b	; 27
 32e:	81 e0       	ldi	r24, 0x01	; 1
 330:	90 e0       	ldi	r25, 0x00	; 0
 332:	02 c0       	rjmp	.+4      	; 0x338 <set_pin_state+0x4e>
 334:	88 0f       	add	r24, r24
 336:	99 1f       	adc	r25, r25
 338:	3a 95       	dec	r19
 33a:	e2 f7       	brpl	.-8      	; 0x334 <set_pin_state+0x4a>
 33c:	28 2b       	or	r18, r24
 33e:	2b bb       	out	0x1b, r18	; 27
 340:	08 95       	ret
 342:	66 23       	and	r22, r22
 344:	61 f4       	brne	.+24     	; 0x35e <set_pin_state+0x74>
 346:	28 b3       	in	r18, 0x18	; 24
 348:	81 e0       	ldi	r24, 0x01	; 1
 34a:	90 e0       	ldi	r25, 0x00	; 0
 34c:	02 c0       	rjmp	.+4      	; 0x352 <set_pin_state+0x68>
 34e:	88 0f       	add	r24, r24
 350:	99 1f       	adc	r25, r25
 352:	3a 95       	dec	r19
 354:	e2 f7       	brpl	.-8      	; 0x34e <set_pin_state+0x64>
 356:	80 95       	com	r24
 358:	82 23       	and	r24, r18
 35a:	88 bb       	out	0x18, r24	; 24
 35c:	08 95       	ret
 35e:	61 30       	cpi	r22, 0x01	; 1
 360:	09 f0       	breq	.+2      	; 0x364 <set_pin_state+0x7a>
 362:	40 c0       	rjmp	.+128    	; 0x3e4 <set_pin_state+0xfa>
 364:	28 b3       	in	r18, 0x18	; 24
 366:	81 e0       	ldi	r24, 0x01	; 1
 368:	90 e0       	ldi	r25, 0x00	; 0
 36a:	02 c0       	rjmp	.+4      	; 0x370 <set_pin_state+0x86>
 36c:	88 0f       	add	r24, r24
 36e:	99 1f       	adc	r25, r25
 370:	3a 95       	dec	r19
 372:	e2 f7       	brpl	.-8      	; 0x36c <set_pin_state+0x82>
 374:	28 2b       	or	r18, r24
 376:	28 bb       	out	0x18, r18	; 24
 378:	08 95       	ret
 37a:	66 23       	and	r22, r22
 37c:	61 f4       	brne	.+24     	; 0x396 <set_pin_state+0xac>
 37e:	25 b3       	in	r18, 0x15	; 21
 380:	81 e0       	ldi	r24, 0x01	; 1
 382:	90 e0       	ldi	r25, 0x00	; 0
 384:	02 c0       	rjmp	.+4      	; 0x38a <set_pin_state+0xa0>
 386:	88 0f       	add	r24, r24
 388:	99 1f       	adc	r25, r25
 38a:	3a 95       	dec	r19
 38c:	e2 f7       	brpl	.-8      	; 0x386 <set_pin_state+0x9c>
 38e:	80 95       	com	r24
 390:	82 23       	and	r24, r18
 392:	85 bb       	out	0x15, r24	; 21
 394:	08 95       	ret
 396:	61 30       	cpi	r22, 0x01	; 1
 398:	29 f5       	brne	.+74     	; 0x3e4 <set_pin_state+0xfa>
 39a:	25 b3       	in	r18, 0x15	; 21
 39c:	81 e0       	ldi	r24, 0x01	; 1
 39e:	90 e0       	ldi	r25, 0x00	; 0
 3a0:	02 c0       	rjmp	.+4      	; 0x3a6 <set_pin_state+0xbc>
 3a2:	88 0f       	add	r24, r24
 3a4:	99 1f       	adc	r25, r25
 3a6:	3a 95       	dec	r19
 3a8:	e2 f7       	brpl	.-8      	; 0x3a2 <set_pin_state+0xb8>
 3aa:	28 2b       	or	r18, r24
 3ac:	25 bb       	out	0x15, r18	; 21
 3ae:	08 95       	ret
 3b0:	66 23       	and	r22, r22
 3b2:	61 f4       	brne	.+24     	; 0x3cc <set_pin_state+0xe2>
 3b4:	21 b3       	in	r18, 0x11	; 17
 3b6:	81 e0       	ldi	r24, 0x01	; 1
 3b8:	90 e0       	ldi	r25, 0x00	; 0
 3ba:	02 c0       	rjmp	.+4      	; 0x3c0 <set_pin_state+0xd6>
 3bc:	88 0f       	add	r24, r24
 3be:	99 1f       	adc	r25, r25
 3c0:	3a 95       	dec	r19
 3c2:	e2 f7       	brpl	.-8      	; 0x3bc <set_pin_state+0xd2>
 3c4:	80 95       	com	r24
 3c6:	82 23       	and	r24, r18
 3c8:	81 bb       	out	0x11, r24	; 17
 3ca:	08 95       	ret
 3cc:	61 30       	cpi	r22, 0x01	; 1
 3ce:	51 f4       	brne	.+20     	; 0x3e4 <set_pin_state+0xfa>
 3d0:	21 b3       	in	r18, 0x11	; 17
 3d2:	81 e0       	ldi	r24, 0x01	; 1
 3d4:	90 e0       	ldi	r25, 0x00	; 0
 3d6:	02 c0       	rjmp	.+4      	; 0x3dc <set_pin_state+0xf2>
 3d8:	88 0f       	add	r24, r24
 3da:	99 1f       	adc	r25, r25
 3dc:	3a 95       	dec	r19
 3de:	e2 f7       	brpl	.-8      	; 0x3d8 <set_pin_state+0xee>
 3e0:	28 2b       	or	r18, r24
 3e2:	21 bb       	out	0x11, r18	; 17
 3e4:	08 95       	ret

000003e6 <read_pin>:
 3e6:	38 2f       	mov	r19, r24
 3e8:	37 70       	andi	r19, 0x07	; 7
 3ea:	86 95       	lsr	r24
 3ec:	86 95       	lsr	r24
 3ee:	86 95       	lsr	r24
 3f0:	81 30       	cpi	r24, 0x01	; 1
 3f2:	51 f0       	breq	.+20     	; 0x408 <read_pin+0x22>
 3f4:	81 30       	cpi	r24, 0x01	; 1
 3f6:	30 f0       	brcs	.+12     	; 0x404 <read_pin+0x1e>
 3f8:	82 30       	cpi	r24, 0x02	; 2
 3fa:	41 f0       	breq	.+16     	; 0x40c <read_pin+0x26>
 3fc:	83 30       	cpi	r24, 0x03	; 3
 3fe:	41 f0       	breq	.+16     	; 0x410 <read_pin+0x2a>
 400:	20 e0       	ldi	r18, 0x00	; 0
 402:	15 c0       	rjmp	.+42     	; 0x42e <read_pin+0x48>
 404:	29 b3       	in	r18, 0x19	; 25
 406:	05 c0       	rjmp	.+10     	; 0x412 <read_pin+0x2c>
 408:	26 b3       	in	r18, 0x16	; 22
 40a:	03 c0       	rjmp	.+6      	; 0x412 <read_pin+0x2c>
 40c:	23 b3       	in	r18, 0x13	; 19
 40e:	01 c0       	rjmp	.+2      	; 0x412 <read_pin+0x2c>
 410:	20 b3       	in	r18, 0x10	; 16
 412:	81 e0       	ldi	r24, 0x01	; 1
 414:	90 e0       	ldi	r25, 0x00	; 0
 416:	03 2e       	mov	r0, r19
 418:	02 c0       	rjmp	.+4      	; 0x41e <read_pin+0x38>
 41a:	88 0f       	add	r24, r24
 41c:	99 1f       	adc	r25, r25
 41e:	0a 94       	dec	r0
 420:	e2 f7       	brpl	.-8      	; 0x41a <read_pin+0x34>
 422:	02 c0       	rjmp	.+4      	; 0x428 <read_pin+0x42>
 424:	95 95       	asr	r25
 426:	87 95       	ror	r24
 428:	3a 95       	dec	r19
 42a:	e2 f7       	brpl	.-8      	; 0x424 <read_pin+0x3e>
 42c:	28 23       	and	r18, r24
 42e:	82 2f       	mov	r24, r18
 430:	08 95       	ret

00000432 <set_port_dir>:
 432:	81 30       	cpi	r24, 0x01	; 1
 434:	49 f0       	breq	.+18     	; 0x448 <set_port_dir+0x16>
 436:	81 30       	cpi	r24, 0x01	; 1
 438:	28 f0       	brcs	.+10     	; 0x444 <set_port_dir+0x12>
 43a:	82 30       	cpi	r24, 0x02	; 2
 43c:	39 f0       	breq	.+14     	; 0x44c <set_port_dir+0x1a>
 43e:	83 30       	cpi	r24, 0x03	; 3
 440:	41 f4       	brne	.+16     	; 0x452 <set_port_dir+0x20>
 442:	06 c0       	rjmp	.+12     	; 0x450 <set_port_dir+0x1e>
 444:	6a bb       	out	0x1a, r22	; 26
 446:	08 95       	ret
 448:	67 bb       	out	0x17, r22	; 23
 44a:	08 95       	ret
 44c:	64 bb       	out	0x14, r22	; 20
 44e:	08 95       	ret
 450:	62 bb       	out	0x12, r22	; 18
 452:	08 95       	ret

00000454 <set_port_state>:
 454:	81 30       	cpi	r24, 0x01	; 1
 456:	49 f0       	breq	.+18     	; 0x46a <__stack+0xb>
 458:	81 30       	cpi	r24, 0x01	; 1
 45a:	28 f0       	brcs	.+10     	; 0x466 <__stack+0x7>
 45c:	82 30       	cpi	r24, 0x02	; 2
 45e:	39 f0       	breq	.+14     	; 0x46e <__stack+0xf>
 460:	83 30       	cpi	r24, 0x03	; 3
 462:	41 f4       	brne	.+16     	; 0x474 <__stack+0x15>
 464:	06 c0       	rjmp	.+12     	; 0x472 <__stack+0x13>
 466:	6b bb       	out	0x1b, r22	; 27
 468:	08 95       	ret
 46a:	68 bb       	out	0x18, r22	; 24
 46c:	08 95       	ret
 46e:	65 bb       	out	0x15, r22	; 21
 470:	08 95       	ret
 472:	61 bb       	out	0x11, r22	; 17
 474:	08 95       	ret

00000476 <adc_init>:
 476:	fc 01       	movw	r30, r24
 478:	17 b8       	out	0x07, r1	; 7
 47a:	97 b1       	in	r25, 0x07	; 7
 47c:	80 81       	ld	r24, Z
 47e:	82 95       	swap	r24
 480:	88 0f       	add	r24, r24
 482:	88 0f       	add	r24, r24
 484:	80 7c       	andi	r24, 0xC0	; 192
 486:	9f 73       	andi	r25, 0x3F	; 63
 488:	89 2b       	or	r24, r25
 48a:	87 b9       	out	0x07, r24	; 7
 48c:	86 b1       	in	r24, 0x06	; 6
 48e:	88 7f       	andi	r24, 0xF8	; 248
 490:	91 81       	ldd	r25, Z+1	; 0x01
 492:	89 2b       	or	r24, r25
 494:	86 b9       	out	0x06, r24	; 6
 496:	90 b7       	in	r25, 0x30	; 48
 498:	82 81       	ldd	r24, Z+2	; 0x02
 49a:	82 95       	swap	r24
 49c:	88 0f       	add	r24, r24
 49e:	80 7e       	andi	r24, 0xE0	; 224
 4a0:	9f 71       	andi	r25, 0x1F	; 31
 4a2:	89 2b       	or	r24, r25
 4a4:	80 bf       	out	0x30, r24	; 48
 4a6:	37 9a       	sbi	0x06, 7	; 6
 4a8:	08 95       	ret

000004aa <adc_readChannel>:
 4aa:	97 b1       	in	r25, 0x07	; 7
 4ac:	90 7e       	andi	r25, 0xE0	; 224
 4ae:	97 b9       	out	0x07, r25	; 7
 4b0:	97 b1       	in	r25, 0x07	; 7
 4b2:	87 70       	andi	r24, 0x07	; 7
 4b4:	89 2b       	or	r24, r25
 4b6:	87 b9       	out	0x07, r24	; 7
 4b8:	36 9a       	sbi	0x06, 6	; 6
 4ba:	34 9b       	sbis	0x06, 4	; 6
 4bc:	fe cf       	rjmp	.-4      	; 0x4ba <adc_readChannel+0x10>
 4be:	34 9a       	sbi	0x06, 4	; 6
 4c0:	24 b1       	in	r18, 0x04	; 4
 4c2:	35 b1       	in	r19, 0x05	; 5
 4c4:	c9 01       	movw	r24, r18
 4c6:	08 95       	ret

000004c8 <potentiometer_app>:
 4c8:	df 93       	push	r29
 4ca:	cf 93       	push	r28
 4cc:	00 d0       	rcall	.+0      	; 0x4ce <potentiometer_app+0x6>
 4ce:	0f 92       	push	r0
 4d0:	cd b7       	in	r28, 0x3d	; 61
 4d2:	de b7       	in	r29, 0x3e	; 62
 4d4:	88 e0       	ldi	r24, 0x08	; 8
 4d6:	61 e0       	ldi	r22, 0x01	; 1
 4d8:	0e 94 b3 00 	call	0x166	; 0x166 <set_pin_dir>
 4dc:	de 01       	movw	r26, r28
 4de:	11 96       	adiw	r26, 0x01	; 1
 4e0:	e0 e6       	ldi	r30, 0x60	; 96
 4e2:	f0 e0       	ldi	r31, 0x00	; 0
 4e4:	83 e0       	ldi	r24, 0x03	; 3
 4e6:	01 90       	ld	r0, Z+
 4e8:	0d 92       	st	X+, r0
 4ea:	81 50       	subi	r24, 0x01	; 1
 4ec:	e1 f7       	brne	.-8      	; 0x4e6 <potentiometer_app+0x1e>
 4ee:	ce 01       	movw	r24, r28
 4f0:	01 96       	adiw	r24, 0x01	; 1
 4f2:	0e 94 3b 02 	call	0x476	; 0x476 <adc_init>
 4f6:	80 e0       	ldi	r24, 0x00	; 0
 4f8:	0e 94 55 02 	call	0x4aa	; 0x4aa <adc_readChannel>
 4fc:	81 50       	subi	r24, 0x01	; 1
 4fe:	92 40       	sbci	r25, 0x02	; 2
 500:	18 f0       	brcs	.+6      	; 0x508 <potentiometer_app+0x40>
 502:	88 e0       	ldi	r24, 0x08	; 8
 504:	60 e0       	ldi	r22, 0x00	; 0
 506:	02 c0       	rjmp	.+4      	; 0x50c <potentiometer_app+0x44>
 508:	88 e0       	ldi	r24, 0x08	; 8
 50a:	61 e0       	ldi	r22, 0x01	; 1
 50c:	0e 94 75 01 	call	0x2ea	; 0x2ea <set_pin_state>
 510:	f2 cf       	rjmp	.-28     	; 0x4f6 <potentiometer_app+0x2e>

00000512 <blinking_app>:
 512:	80 91 68 00 	lds	r24, 0x0068
 516:	8f 5f       	subi	r24, 0xFF	; 255
 518:	80 93 68 00 	sts	0x0068, r24
 51c:	84 30       	cpi	r24, 0x04	; 4
 51e:	21 f4       	brne	.+8      	; 0x528 <blinking_app+0x16>
 520:	80 e0       	ldi	r24, 0x00	; 0
 522:	61 e0       	ldi	r22, 0x01	; 1
 524:	0e 94 75 01 	call	0x2ea	; 0x2ea <set_pin_state>
 528:	80 91 68 00 	lds	r24, 0x0068
 52c:	88 30       	cpi	r24, 0x08	; 8
 52e:	31 f4       	brne	.+12     	; 0x53c <blinking_app+0x2a>
 530:	80 e0       	ldi	r24, 0x00	; 0
 532:	60 e0       	ldi	r22, 0x00	; 0
 534:	0e 94 75 01 	call	0x2ea	; 0x2ea <set_pin_state>
 538:	10 92 68 00 	sts	0x0068, r1
 53c:	08 95       	ret

0000053e <timer0_app>:
 53e:	0f 93       	push	r16
 540:	1f 93       	push	r17
 542:	df 93       	push	r29
 544:	cf 93       	push	r28
 546:	00 d0       	rcall	.+0      	; 0x548 <timer0_app+0xa>
 548:	0f 92       	push	r0
 54a:	cd b7       	in	r28, 0x3d	; 61
 54c:	de b7       	in	r29, 0x3e	; 62
 54e:	80 e0       	ldi	r24, 0x00	; 0
 550:	61 e0       	ldi	r22, 0x01	; 1
 552:	0e 94 b3 00 	call	0x166	; 0x166 <set_pin_dir>
 556:	80 e0       	ldi	r24, 0x00	; 0
 558:	60 e0       	ldi	r22, 0x00	; 0
 55a:	0e 94 75 01 	call	0x2ea	; 0x2ea <set_pin_state>
 55e:	de 01       	movw	r26, r28
 560:	11 96       	adiw	r26, 0x01	; 1
 562:	e3 e6       	ldi	r30, 0x63	; 99
 564:	f0 e0       	ldi	r31, 0x00	; 0
 566:	83 e0       	ldi	r24, 0x03	; 3
 568:	01 90       	ld	r0, Z+
 56a:	0d 92       	st	X+, r0
 56c:	81 50       	subi	r24, 0x01	; 1
 56e:	e1 f7       	brne	.-8      	; 0x568 <timer0_app+0x2a>
 570:	89 e8       	ldi	r24, 0x89	; 137
 572:	92 e0       	ldi	r25, 0x02	; 2
 574:	0e 94 82 00 	call	0x104	; 0x104 <timer0_setCallBack>
 578:	8e 01       	movw	r16, r28
 57a:	0f 5f       	subi	r16, 0xFF	; 255
 57c:	1f 4f       	sbci	r17, 0xFF	; 255
 57e:	c8 01       	movw	r24, r16
 580:	0e 94 87 00 	call	0x10e	; 0x10e <timer0_init>
 584:	c8 01       	movw	r24, r16
 586:	60 e0       	ldi	r22, 0x00	; 0
 588:	40 e4       	ldi	r20, 0x40	; 64
 58a:	0e 94 72 00 	call	0xe4	; 0xe4 <timer0_start>
 58e:	ff cf       	rjmp	.-2      	; 0x58e <timer0_app+0x50>

00000590 <dio_app>:
 590:	cf 93       	push	r28
 592:	df 93       	push	r29
 594:	80 e0       	ldi	r24, 0x00	; 0
 596:	61 e0       	ldi	r22, 0x01	; 1
 598:	0e 94 b3 00 	call	0x166	; 0x166 <set_pin_dir>
 59c:	80 e0       	ldi	r24, 0x00	; 0
 59e:	60 e0       	ldi	r22, 0x00	; 0
 5a0:	0e 94 75 01 	call	0x2ea	; 0x2ea <set_pin_state>
 5a4:	c9 e1       	ldi	r28, 0x19	; 25
 5a6:	d0 e0       	ldi	r29, 0x00	; 0
 5a8:	80 e0       	ldi	r24, 0x00	; 0
 5aa:	61 e0       	ldi	r22, 0x01	; 1
 5ac:	0e 94 75 01 	call	0x2ea	; 0x2ea <set_pin_state>
 5b0:	88 e8       	ldi	r24, 0x88	; 136
 5b2:	93 e1       	ldi	r25, 0x13	; 19
 5b4:	fe 01       	movw	r30, r28
 5b6:	31 97       	sbiw	r30, 0x01	; 1
 5b8:	f1 f7       	brne	.-4      	; 0x5b6 <dio_app+0x26>
 5ba:	01 97       	sbiw	r24, 0x01	; 1
 5bc:	d9 f7       	brne	.-10     	; 0x5b4 <dio_app+0x24>
 5be:	80 e0       	ldi	r24, 0x00	; 0
 5c0:	60 e0       	ldi	r22, 0x00	; 0
 5c2:	0e 94 75 01 	call	0x2ea	; 0x2ea <set_pin_state>
 5c6:	88 e8       	ldi	r24, 0x88	; 136
 5c8:	93 e1       	ldi	r25, 0x13	; 19
 5ca:	fe 01       	movw	r30, r28
 5cc:	31 97       	sbiw	r30, 0x01	; 1
 5ce:	f1 f7       	brne	.-4      	; 0x5cc <dio_app+0x3c>
 5d0:	01 97       	sbiw	r24, 0x01	; 1
 5d2:	d9 f7       	brne	.-10     	; 0x5ca <dio_app+0x3a>
 5d4:	e9 cf       	rjmp	.-46     	; 0x5a8 <dio_app+0x18>

000005d6 <control_led>:
 5d6:	cf 93       	push	r28
 5d8:	df 93       	push	r29
 5da:	88 e0       	ldi	r24, 0x08	; 8
 5dc:	60 e0       	ldi	r22, 0x00	; 0
 5de:	0e 94 b3 00 	call	0x166	; 0x166 <set_pin_dir>
 5e2:	80 e0       	ldi	r24, 0x00	; 0
 5e4:	61 e0       	ldi	r22, 0x01	; 1
 5e6:	0e 94 b3 00 	call	0x166	; 0x166 <set_pin_dir>
 5ea:	80 e0       	ldi	r24, 0x00	; 0
 5ec:	60 e0       	ldi	r22, 0x00	; 0
 5ee:	0e 94 75 01 	call	0x2ea	; 0x2ea <set_pin_state>
 5f2:	c4 ef       	ldi	r28, 0xF4	; 244
 5f4:	d1 e0       	ldi	r29, 0x01	; 1
 5f6:	0d c0       	rjmp	.+26     	; 0x612 <control_led+0x3c>
 5f8:	ce 01       	movw	r24, r28
 5fa:	01 97       	sbiw	r24, 0x01	; 1
 5fc:	f1 f7       	brne	.-4      	; 0x5fa <control_led+0x24>
 5fe:	04 c0       	rjmp	.+8      	; 0x608 <control_led+0x32>
 600:	80 e0       	ldi	r24, 0x00	; 0
 602:	61 e0       	ldi	r22, 0x01	; 1
 604:	0e 94 75 01 	call	0x2ea	; 0x2ea <set_pin_state>
 608:	88 e0       	ldi	r24, 0x08	; 8
 60a:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <read_pin>
 60e:	81 30       	cpi	r24, 0x01	; 1
 610:	b9 f3       	breq	.-18     	; 0x600 <control_led+0x2a>
 612:	88 e0       	ldi	r24, 0x08	; 8
 614:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <read_pin>
 618:	81 30       	cpi	r24, 0x01	; 1
 61a:	71 f3       	breq	.-36     	; 0x5f8 <control_led+0x22>
 61c:	80 e0       	ldi	r24, 0x00	; 0
 61e:	60 e0       	ldi	r22, 0x00	; 0
 620:	0e 94 75 01 	call	0x2ea	; 0x2ea <set_pin_state>
 624:	f6 cf       	rjmp	.-20     	; 0x612 <control_led+0x3c>

00000626 <main>:
 626:	0e 94 64 02 	call	0x4c8	; 0x4c8 <potentiometer_app>
 62a:	80 e0       	ldi	r24, 0x00	; 0
 62c:	90 e0       	ldi	r25, 0x00	; 0
 62e:	08 95       	ret

00000630 <_exit>:
 630:	f8 94       	cli

00000632 <__stop_program>:
 632:	ff cf       	rjmp	.-2      	; 0x632 <__stop_program>
