Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 19 18:22:57 2021
| Host         : LAPTOP-6FHR77T6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file plasma_basys3_control_sets_placed.rpt
| Design       : plasma_basys3
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              72 |           36 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             438 |          226 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------------------+-------------------------------------+------------------+----------------+
|   Clock Signal   |                        Enable Signal                        |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------------------------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG   |                                                             | bntC_IBUF                           |                1 |              2 |
|  clk25_temp_BUFG | inst_2/u1_cpu/neqOp                                         | bntC_IBUF                           |                1 |              4 |
|  clk25_temp_BUFG | inst_2/u3_uart/bits_read_reg[3]_i_1_n_0                     | bntC_IBUF                           |                2 |              4 |
|  clk25_temp_BUFG | inst_2/u3_uart/read_value_reg[6]_i_1_n_0                    | bntC_IBUF                           |                3 |              7 |
|  clk25_temp_BUFG | inst_2/u1_cpu/u2_mem_ctrl/irq_mask_reg_reg[0]_0[0]          | bntC_IBUF                           |                4 |              8 |
|  clk25_temp_BUFG | inst_2/u3_uart/data_read_reg_0                              | bntC_IBUF                           |                2 |              8 |
|  clk25_temp_BUFG | inst_2/u3_uart/data_save_reg[12]                            | bntC_IBUF                           |                1 |              8 |
|  clk25_temp_BUFG | inst_2/u1_cpu/u2_mem_ctrl/E[0]                              | bntC_IBUF                           |                3 |              9 |
|  clk25_temp_BUFG | inst_2/u1_cpu/u2_mem_ctrl/delay_write_reg_reg[9][0]         | bntC_IBUF                           |                4 |             10 |
|  clk25_temp_BUFG | inst_2/u3_uart/delay_read_reg[9]_i_1_n_0                    | bntC_IBUF                           |                4 |             10 |
|  clk25_temp_BUFG | inst_2/u1_cpu/u2_mem_ctrl/mem_state_reg                     | inst_2/u1_cpu/u8_mult/reset_in3_out |                4 |             12 |
|  clk25_temp_BUFG | inst_2/u1_cpu/u2_mem_ctrl/data_write_reg_reg[8]_2[0]        | bntC_IBUF                           |                4 |             13 |
|  clk25_temp_BUFG | inst_2/u1_cpu/pipeline3.u9_pipeline/E[0]                    | inst_2/u1_cpu/u8_mult/reset_in3_out |               18 |             32 |
|  clk25_temp_BUFG | inst_2/u1_cpu/pipeline3.u9_pipeline/aa_reg_reg[31][0]       | inst_2/u1_cpu/u8_mult/reset_in3_out |               17 |             32 |
|  clk25_temp_BUFG | inst_2/u1_cpu/u8_mult/upper_reg[31]_i_1_n_0                 | inst_2/u1_cpu/u8_mult/reset_in3_out |               22 |             32 |
|  clk25_temp_BUFG | inst_2/u1_cpu/u2_mem_ctrl/gpio0_reg_reg[0][0]               | bntC_IBUF                           |               18 |             32 |
|  clk25_temp_BUFG | inst_2/u1_cpu/u2_mem_ctrl/next_opcode_reg                   | inst_2/u1_cpu/u8_mult/reset_in3_out |               13 |             32 |
|  clk25_temp_BUFG | inst_2/u1_cpu/u2_mem_ctrl/opcode_reg                        | inst_2/u1_cpu/u8_mult/reset_in3_out |               12 |             32 |
|  clk25_temp_BUFG |                                                             | bntC_IBUF                           |               13 |             34 |
|  clk25_temp_BUFG |                                                             | inst_2/u1_cpu/u8_mult/reset_in3_out |               22 |             36 |
|  clk25_temp_BUFG | inst_2/u1_cpu/pipeline3.u9_pipeline/count_reg_reg[5][0]     | inst_2/u1_cpu/u8_mult/reset_in3_out |               23 |             38 |
|  clk25_temp_BUFG | inst_2/u1_cpu/u2_mem_ctrl/mult_funcD_reg[0][0]              | inst_2/u1_cpu/u8_mult/reset_in3_out |               71 |            115 |
|  clk25_temp_BUFG | inst_2/u1_cpu/pipeline3.u9_pipeline/data_write_reg_reg[8]_2 |                                     |               32 |            128 |
|  clk25_temp_BUFG | inst_2/u1_cpu/pipeline3.u9_pipeline/data_write_reg_reg[8]_3 |                                     |               32 |            128 |
+------------------+-------------------------------------------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     2 |
| 7      |                     1 |
| 8      |                     3 |
| 9      |                     1 |
| 10     |                     2 |
| 12     |                     1 |
| 13     |                     1 |
| 16+    |                    12 |
+--------+-----------------------+


