// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Wed Mar 31 11:30:23 2021
// Host        : CO2050-07 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_udp_ethernet_0_0/design_1_axis_udp_ethernet_0_0_sim_netlist.v
// Design      : design_1_axis_udp_ethernet_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a200tsbg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_axis_udp_ethernet_0_0,axis_udp_ethernet,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "axis_udp_ethernet,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module design_1_axis_udp_ethernet_0_0
   (clk,
    reset_n,
    phy_rx_clk,
    phy_rxd,
    phy_rx_ctl,
    phy_tx_clk,
    phy_txd,
    phy_tx_ctl,
    phy_reset_n,
    phy_int_n,
    phy_pme_n,
    m_axis_rx_fifo_udp_payload_axis_tdata,
    m_axis_rx_fifo_udp_payload_axis_tvalid,
    m_axis_rx_fifo_udp_payload_axis_tready,
    m_axis_rx_fifo_udp_payload_axis_tlast,
    m_axis_rx_fifo_udp_payload_axis_tuser,
    s_axis_tx_fifo_udp_payload_axis_tdata,
    s_axis_tx_fifo_udp_payload_axis_tvalid,
    s_axis_tx_fifo_udp_payload_axis_tready,
    s_axis_tx_fifo_udp_payload_axis_tlast,
    s_axis_tx_fifo_udp_payload_axis_tuser,
    clk_out,
    reset_out);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN design_1_mem_interface_0_ui_clk, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:eth:1.0 RGMII_eth phy_rx_clk" *) input phy_rx_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:eth:1.0 RGMII_eth phy_rxd" *) input [3:0]phy_rxd;
  (* X_INTERFACE_INFO = "xilinx.com:interface:eth:1.0 RGMII_eth phy_rx_ctl" *) input phy_rx_ctl;
  (* X_INTERFACE_INFO = "xilinx.com:interface:eth:1.0 RGMII_eth phy_tx_clk" *) output phy_tx_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:eth:1.0 RGMII_eth phy_txd" *) output [3:0]phy_txd;
  (* X_INTERFACE_INFO = "xilinx.com:interface:eth:1.0 RGMII_eth phy_tx_ctl" *) output phy_tx_ctl;
  (* X_INTERFACE_INFO = "xilinx.com:interface:eth:1.0 RGMII_eth phy_reset_n" *) output phy_reset_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:eth:1.0 RGMII_eth phy_int_n" *) input phy_int_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:eth:1.0 RGMII_eth phy_pme_n" *) input phy_pme_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_rx_udp_payload TDATA" *) output [7:0]m_axis_rx_fifo_udp_payload_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_rx_udp_payload TVALID" *) output m_axis_rx_fifo_udp_payload_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_rx_udp_payload TREADY" *) input m_axis_rx_fifo_udp_payload_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_rx_udp_payload TLAST" *) output m_axis_rx_fifo_udp_payload_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_rx_udp_payload TUSER" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXIS_rx_udp_payload, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN design_1_axis_udp_ethernet_0_0_clk_out, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_rx_fifo_udp_payload_axis_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_tx_udp_payload TDATA" *) input [7:0]s_axis_tx_fifo_udp_payload_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_tx_udp_payload TVALID" *) input s_axis_tx_fifo_udp_payload_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_tx_udp_payload TREADY" *) output s_axis_tx_fifo_udp_payload_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_tx_udp_payload TLAST" *) input s_axis_tx_fifo_udp_payload_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_tx_udp_payload TUSER" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS_tx_udp_payload, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN design_1_axis_udp_ethernet_0_0_clk_out, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_tx_fifo_udp_payload_axis_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_out CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_out, ASSOCIATED_RESET reset_out, ASSOCIATED_BUSIF M_AXIS_rx_udp_payload:S_AXIS_tx_udp_payload, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_axis_udp_ethernet_0_0_clk_out, INSERT_VIP 0" *) output clk_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset_out RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset_out, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output reset_out;

  (* IBUF_LOW_PWR *) wire clk;
  wire clk_out;
  wire [7:0]m_axis_rx_fifo_udp_payload_axis_tdata;
  wire m_axis_rx_fifo_udp_payload_axis_tlast;
  wire m_axis_rx_fifo_udp_payload_axis_tready;
  wire m_axis_rx_fifo_udp_payload_axis_tuser;
  wire m_axis_rx_fifo_udp_payload_axis_tvalid;
  wire phy_int_n;
  wire phy_pme_n;
  wire phy_reset_n;
  wire phy_rx_clk;
  wire phy_rx_ctl;
  wire [3:0]phy_rxd;
  wire phy_tx_clk;
  wire phy_tx_ctl;
  wire [3:0]phy_txd;
  wire reset_n;
  wire reset_out;
  wire [7:0]s_axis_tx_fifo_udp_payload_axis_tdata;
  wire s_axis_tx_fifo_udp_payload_axis_tlast;
  wire s_axis_tx_fifo_udp_payload_axis_tready;
  wire s_axis_tx_fifo_udp_payload_axis_tuser;
  wire s_axis_tx_fifo_udp_payload_axis_tvalid;

  design_1_axis_udp_ethernet_0_0_axis_udp_ethernet inst
       (.clk(clk),
        .clk_out(clk_out),
        .m_axis_rx_fifo_udp_payload_axis_tdata(m_axis_rx_fifo_udp_payload_axis_tdata),
        .m_axis_rx_fifo_udp_payload_axis_tlast(m_axis_rx_fifo_udp_payload_axis_tlast),
        .m_axis_rx_fifo_udp_payload_axis_tready(m_axis_rx_fifo_udp_payload_axis_tready),
        .m_axis_rx_fifo_udp_payload_axis_tuser(m_axis_rx_fifo_udp_payload_axis_tuser),
        .m_axis_rx_fifo_udp_payload_axis_tvalid(m_axis_rx_fifo_udp_payload_axis_tvalid),
        .phy_int_n(phy_int_n),
        .phy_pme_n(phy_pme_n),
        .phy_reset_n(phy_reset_n),
        .phy_rx_clk(phy_rx_clk),
        .phy_rx_ctl(phy_rx_ctl),
        .phy_rxd(phy_rxd),
        .phy_tx_clk(phy_tx_clk),
        .phy_tx_ctl(phy_tx_ctl),
        .phy_txd(phy_txd),
        .reset_n(reset_n),
        .reset_out(reset_out),
        .s_axis_tx_fifo_udp_payload_axis_tdata(s_axis_tx_fifo_udp_payload_axis_tdata),
        .s_axis_tx_fifo_udp_payload_axis_tlast(s_axis_tx_fifo_udp_payload_axis_tlast),
        .s_axis_tx_fifo_udp_payload_axis_tready(s_axis_tx_fifo_udp_payload_axis_tready),
        .s_axis_tx_fifo_udp_payload_axis_tuser(s_axis_tx_fifo_udp_payload_axis_tuser),
        .s_axis_tx_fifo_udp_payload_axis_tvalid(s_axis_tx_fifo_udp_payload_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "arbiter" *) 
module design_1_axis_udp_ethernet_0_0_arbiter
   (grant_valid_reg_reg_0,
    \grant_encoded_reg_reg[0]_0 ,
    \sync_reg_reg[3] ,
    E,
    m_eth_payload_axis_tready_int_reg_reg,
    m_eth_payload_axis_tready_int_early_0,
    \grant_encoded_reg_reg[0]_1 ,
    m_eth_payload_axis_tready_int_early,
    m_eth_payload_axis_tready_int_reg_reg_0,
    m_eth_payload_axis_tvalid_reg_reg,
    m_eth_payload_axis_tready_int_reg_reg_1,
    \grant_encoded_reg_reg[0]_2 ,
    D,
    \grant_encoded_reg_reg[0]_3 ,
    m_eth_payload_axis_tlast_reg_reg,
    \grant_encoded_reg_reg[0]_4 ,
    frame_reg0,
    current_s_tuser,
    m_eth_payload_axis_tlast_reg_reg_0,
    temp_m_eth_payload_axis_tvalid_reg_reg,
    \grant_encoded_reg_reg[0]_5 ,
    sync_reg,
    \grant_encoded_reg_reg[0]_6 ,
    \m_eth_payload_axis_tuser_reg_reg[0] ,
    temp_m_eth_payload_axis_tvalid_reg,
    \m_eth_payload_axis_tuser_reg_reg[0]_0 ,
    tx_eth_payload_axis_tready,
    ip_tx_eth_payload_axis_tvalid,
    m_eth_payload_axis_tready_int_reg_0,
    arp_tx_eth_payload_axis_tvalid,
    ip_tx_eth_payload_axis_tlast,
    m_eth_payload_axis_tready_int_reg_reg_2,
    m_eth_payload_axis_tready_int_reg_reg_3,
    m_eth_payload_axis_tready_int_reg_1,
    arp_tx_eth_payload_axis_tlast,
    Q,
    \m_eth_payload_axis_tdata_reg_reg[7] ,
    \m_eth_payload_axis_tdata_reg_reg[0] ,
    \m_eth_payload_axis_tdata_reg_reg[7]_0 ,
    \temp_m_eth_payload_axis_tuser_reg_reg[0] ,
    temp_m_eth_payload_axis_tuser_reg,
    temp_m_eth_payload_axis_tlast_reg,
    frame_reg,
    \m_eth_type_reg_reg[2] ,
    tx_eth_hdr_ready,
    ip_tx_eth_hdr_valid,
    arp_tx_eth_hdr_valid);
  output grant_valid_reg_reg_0;
  output \grant_encoded_reg_reg[0]_0 ;
  output \sync_reg_reg[3] ;
  output [0:0]E;
  output m_eth_payload_axis_tready_int_reg_reg;
  output m_eth_payload_axis_tready_int_early_0;
  output \grant_encoded_reg_reg[0]_1 ;
  output m_eth_payload_axis_tready_int_early;
  output [0:0]m_eth_payload_axis_tready_int_reg_reg_0;
  output [0:0]m_eth_payload_axis_tvalid_reg_reg;
  output m_eth_payload_axis_tready_int_reg_reg_1;
  output \grant_encoded_reg_reg[0]_2 ;
  output [7:0]D;
  output \grant_encoded_reg_reg[0]_3 ;
  output m_eth_payload_axis_tlast_reg_reg;
  output [1:0]\grant_encoded_reg_reg[0]_4 ;
  output frame_reg0;
  output current_s_tuser;
  output m_eth_payload_axis_tlast_reg_reg_0;
  output temp_m_eth_payload_axis_tvalid_reg_reg;
  output [0:0]\grant_encoded_reg_reg[0]_5 ;
  input [0:0]sync_reg;
  input \grant_encoded_reg_reg[0]_6 ;
  input \m_eth_payload_axis_tuser_reg_reg[0] ;
  input temp_m_eth_payload_axis_tvalid_reg;
  input \m_eth_payload_axis_tuser_reg_reg[0]_0 ;
  input tx_eth_payload_axis_tready;
  input ip_tx_eth_payload_axis_tvalid;
  input m_eth_payload_axis_tready_int_reg_0;
  input arp_tx_eth_payload_axis_tvalid;
  input ip_tx_eth_payload_axis_tlast;
  input m_eth_payload_axis_tready_int_reg_reg_2;
  input m_eth_payload_axis_tready_int_reg_reg_3;
  input m_eth_payload_axis_tready_int_reg_1;
  input arp_tx_eth_payload_axis_tlast;
  input [7:0]Q;
  input [7:0]\m_eth_payload_axis_tdata_reg_reg[7] ;
  input \m_eth_payload_axis_tdata_reg_reg[0] ;
  input [7:0]\m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_eth_payload_axis_tuser_reg_reg[0] ;
  input temp_m_eth_payload_axis_tuser_reg;
  input temp_m_eth_payload_axis_tlast_reg;
  input frame_reg;
  input \m_eth_type_reg_reg[2] ;
  input tx_eth_hdr_ready;
  input ip_tx_eth_hdr_valid;
  input arp_tx_eth_hdr_valid;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire arp_tx_eth_hdr_valid;
  wire arp_tx_eth_payload_axis_tlast;
  wire arp_tx_eth_payload_axis_tvalid;
  wire current_s_tuser;
  wire frame_reg;
  wire frame_reg0;
  wire [0:0]grant;
  wire \grant_encoded_reg[0]_i_1_n_0 ;
  wire \grant_encoded_reg_reg[0]_0 ;
  wire \grant_encoded_reg_reg[0]_1 ;
  wire \grant_encoded_reg_reg[0]_2 ;
  wire \grant_encoded_reg_reg[0]_3 ;
  wire [1:0]\grant_encoded_reg_reg[0]_4 ;
  wire [0:0]\grant_encoded_reg_reg[0]_5 ;
  wire \grant_encoded_reg_reg[0]_6 ;
  wire \grant_reg[0]_i_1_n_0 ;
  wire grant_valid_reg_i_1__0_n_0;
  wire grant_valid_reg_i_2_n_0;
  wire grant_valid_reg_i_3_n_0;
  wire grant_valid_reg_reg_0;
  wire ip_tx_eth_hdr_valid;
  wire ip_tx_eth_payload_axis_tlast;
  wire ip_tx_eth_payload_axis_tvalid;
  wire \m_eth_payload_axis_tdata_reg_reg[0] ;
  wire [7:0]\m_eth_payload_axis_tdata_reg_reg[7] ;
  wire [7:0]\m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  wire m_eth_payload_axis_tlast_reg_reg;
  wire m_eth_payload_axis_tlast_reg_reg_0;
  wire m_eth_payload_axis_tready_int_early;
  wire m_eth_payload_axis_tready_int_early_0;
  wire m_eth_payload_axis_tready_int_reg_0;
  wire m_eth_payload_axis_tready_int_reg_1;
  wire m_eth_payload_axis_tready_int_reg_i_2_n_0;
  wire m_eth_payload_axis_tready_int_reg_reg;
  wire [0:0]m_eth_payload_axis_tready_int_reg_reg_0;
  wire m_eth_payload_axis_tready_int_reg_reg_1;
  wire m_eth_payload_axis_tready_int_reg_reg_2;
  wire m_eth_payload_axis_tready_int_reg_reg_3;
  wire \m_eth_payload_axis_tuser_reg_reg[0] ;
  wire \m_eth_payload_axis_tuser_reg_reg[0]_0 ;
  wire [0:0]m_eth_payload_axis_tvalid_reg_reg;
  wire \m_eth_type_reg_reg[2] ;
  wire [0:0]sync_reg;
  wire \sync_reg_reg[3] ;
  wire temp_m_eth_payload_axis_tlast_reg;
  wire temp_m_eth_payload_axis_tuser_reg;
  wire \temp_m_eth_payload_axis_tuser_reg_reg[0] ;
  wire temp_m_eth_payload_axis_tvalid_reg;
  wire temp_m_eth_payload_axis_tvalid_reg_reg;
  wire tx_eth_hdr_ready;
  wire tx_eth_payload_axis_tready;

  LUT6 #(
    .INIT(64'hFFFFBABFFFFF0000)) 
    frame_reg_i_1__0
       (.I0(m_eth_payload_axis_tready_int_reg_i_2_n_0),
        .I1(ip_tx_eth_payload_axis_tlast),
        .I2(\grant_encoded_reg_reg[0]_0 ),
        .I3(arp_tx_eth_payload_axis_tlast),
        .I4(frame_reg0),
        .I5(frame_reg),
        .O(m_eth_payload_axis_tlast_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h00FF8A00)) 
    \grant_encoded_reg[0]_i_1 
       (.I0(ip_tx_eth_hdr_valid),
        .I1(grant),
        .I2(arp_tx_eth_hdr_valid),
        .I3(grant_valid_reg_i_2_n_0),
        .I4(\grant_encoded_reg_reg[0]_0 ),
        .O(\grant_encoded_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_encoded_reg_reg[0] 
       (.C(\grant_encoded_reg_reg[0]_6 ),
        .CE(1'b1),
        .D(\grant_encoded_reg[0]_i_1_n_0 ),
        .Q(\grant_encoded_reg_reg[0]_0 ),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \grant_reg[0]_i_1 
       (.I0(arp_tx_eth_hdr_valid),
        .I1(grant_valid_reg_i_2_n_0),
        .I2(grant),
        .O(\grant_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg_reg[0] 
       (.C(\grant_encoded_reg_reg[0]_6 ),
        .CE(1'b1),
        .D(\grant_reg[0]_i_1_n_0 ),
        .Q(grant),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    grant_valid_reg_i_1__0
       (.I0(grant),
        .I1(arp_tx_eth_hdr_valid),
        .I2(\grant_encoded_reg_reg[0]_0 ),
        .I3(ip_tx_eth_hdr_valid),
        .I4(grant_valid_reg_i_2_n_0),
        .I5(grant_valid_reg_reg_0),
        .O(grant_valid_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    grant_valid_reg_i_2
       (.I0(ip_tx_eth_payload_axis_tvalid),
        .I1(grant_valid_reg_reg_0),
        .I2(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I3(\grant_encoded_reg_reg[0]_0 ),
        .I4(ip_tx_eth_payload_axis_tlast),
        .I5(grant_valid_reg_i_3_n_0),
        .O(grant_valid_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h33B3333333333333)) 
    grant_valid_reg_i_3
       (.I0(arp_tx_eth_payload_axis_tvalid),
        .I1(grant_valid_reg_reg_0),
        .I2(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I3(\grant_encoded_reg_reg[0]_0 ),
        .I4(arp_tx_eth_payload_axis_tlast),
        .I5(grant),
        .O(grant_valid_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grant_valid_reg_reg
       (.C(\grant_encoded_reg_reg[0]_6 ),
        .CE(1'b1),
        .D(grant_valid_reg_i_1__0_n_0),
        .Q(grant_valid_reg_reg_0),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \m_eth_dest_mac_reg[47]_i_1 
       (.I0(tx_eth_hdr_ready),
        .I1(\m_eth_type_reg_reg[2] ),
        .I2(grant_valid_reg_reg_0),
        .I3(frame_reg),
        .O(frame_reg0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_eth_payload_axis_tdata_reg[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\grant_encoded_reg_reg[0]_0 ),
        .I2(\m_eth_payload_axis_tdata_reg_reg[7] [0]),
        .I3(\m_eth_payload_axis_tdata_reg_reg[0] ),
        .I4(\m_eth_payload_axis_tdata_reg_reg[7]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_eth_payload_axis_tdata_reg[1]_i_1__1 
       (.I0(Q[1]),
        .I1(\grant_encoded_reg_reg[0]_0 ),
        .I2(\m_eth_payload_axis_tdata_reg_reg[7] [1]),
        .I3(\m_eth_payload_axis_tdata_reg_reg[0] ),
        .I4(\m_eth_payload_axis_tdata_reg_reg[7]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_eth_payload_axis_tdata_reg[2]_i_1__0 
       (.I0(Q[2]),
        .I1(\grant_encoded_reg_reg[0]_0 ),
        .I2(\m_eth_payload_axis_tdata_reg_reg[7] [2]),
        .I3(\m_eth_payload_axis_tdata_reg_reg[0] ),
        .I4(\m_eth_payload_axis_tdata_reg_reg[7]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_eth_payload_axis_tdata_reg[3]_i_1__1 
       (.I0(Q[3]),
        .I1(\grant_encoded_reg_reg[0]_0 ),
        .I2(\m_eth_payload_axis_tdata_reg_reg[7] [3]),
        .I3(\m_eth_payload_axis_tdata_reg_reg[0] ),
        .I4(\m_eth_payload_axis_tdata_reg_reg[7]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_eth_payload_axis_tdata_reg[4]_i_1__1 
       (.I0(Q[4]),
        .I1(\grant_encoded_reg_reg[0]_0 ),
        .I2(\m_eth_payload_axis_tdata_reg_reg[7] [4]),
        .I3(\m_eth_payload_axis_tdata_reg_reg[0] ),
        .I4(\m_eth_payload_axis_tdata_reg_reg[7]_0 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_eth_payload_axis_tdata_reg[5]_i_1__1 
       (.I0(Q[5]),
        .I1(\grant_encoded_reg_reg[0]_0 ),
        .I2(\m_eth_payload_axis_tdata_reg_reg[7] [5]),
        .I3(\m_eth_payload_axis_tdata_reg_reg[0] ),
        .I4(\m_eth_payload_axis_tdata_reg_reg[7]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_eth_payload_axis_tdata_reg[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\grant_encoded_reg_reg[0]_0 ),
        .I2(\m_eth_payload_axis_tdata_reg_reg[7] [6]),
        .I3(\m_eth_payload_axis_tdata_reg_reg[0] ),
        .I4(\m_eth_payload_axis_tdata_reg_reg[7]_0 [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h4F444444)) 
    \m_eth_payload_axis_tdata_reg[7]_i_1__0 
       (.I0(arp_tx_eth_payload_axis_tvalid),
        .I1(m_eth_payload_axis_tready_int_reg_1),
        .I2(\grant_encoded_reg_reg[0]_0 ),
        .I3(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I4(grant_valid_reg_reg_0),
        .O(m_eth_payload_axis_tvalid_reg_reg));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_eth_payload_axis_tdata_reg[7]_i_2__0 
       (.I0(Q[7]),
        .I1(\grant_encoded_reg_reg[0]_0 ),
        .I2(\m_eth_payload_axis_tdata_reg_reg[7] [7]),
        .I3(\m_eth_payload_axis_tdata_reg_reg[0] ),
        .I4(\m_eth_payload_axis_tdata_reg_reg[7]_0 [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h2000AAAA)) 
    \m_eth_payload_axis_tdata_reg[7]_i_3 
       (.I0(m_eth_payload_axis_tready_int_reg_1),
        .I1(\grant_encoded_reg_reg[0]_0 ),
        .I2(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I3(grant_valid_reg_reg_0),
        .I4(arp_tx_eth_payload_axis_tvalid),
        .O(m_eth_payload_axis_tready_int_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hF4444444)) 
    m_eth_payload_axis_tlast_reg_i_1
       (.I0(ip_tx_eth_payload_axis_tvalid),
        .I1(m_eth_payload_axis_tready_int_reg_0),
        .I2(\grant_encoded_reg_reg[0]_0 ),
        .I3(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I4(grant_valid_reg_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_eth_payload_axis_tlast_reg_i_1__1
       (.I0(ip_tx_eth_payload_axis_tlast),
        .I1(\grant_encoded_reg_reg[0]_0 ),
        .I2(arp_tx_eth_payload_axis_tlast),
        .I3(\m_eth_payload_axis_tdata_reg_reg[0] ),
        .I4(temp_m_eth_payload_axis_tlast_reg),
        .O(m_eth_payload_axis_tlast_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    m_eth_payload_axis_tlast_reg_i_3
       (.I0(m_eth_payload_axis_tready_int_reg_0),
        .I1(\grant_encoded_reg_reg[0]_0 ),
        .I2(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I3(grant_valid_reg_reg_0),
        .I4(ip_tx_eth_payload_axis_tvalid),
        .O(m_eth_payload_axis_tready_int_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFF45)) 
    m_eth_payload_axis_tready_int_reg_i_1__0
       (.I0(temp_m_eth_payload_axis_tvalid_reg),
        .I1(m_eth_payload_axis_tready_int_reg_i_2_n_0),
        .I2(\m_eth_payload_axis_tuser_reg_reg[0] ),
        .I3(tx_eth_payload_axis_tready),
        .O(m_eth_payload_axis_tready_int_early_0));
  LUT6 #(
    .INIT(64'h080808FF08FF08FF)) 
    m_eth_payload_axis_tready_int_reg_i_1__1
       (.I0(grant_valid_reg_reg_0),
        .I1(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I2(\grant_encoded_reg_reg[0]_0 ),
        .I3(m_eth_payload_axis_tready_int_reg_reg_2),
        .I4(arp_tx_eth_payload_axis_tvalid),
        .I5(m_eth_payload_axis_tready_int_reg_reg_3),
        .O(m_eth_payload_axis_tready_int_early));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h4FFF7FFF)) 
    m_eth_payload_axis_tready_int_reg_i_2
       (.I0(ip_tx_eth_payload_axis_tvalid),
        .I1(\grant_encoded_reg_reg[0]_0 ),
        .I2(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I3(grant_valid_reg_reg_0),
        .I4(arp_tx_eth_payload_axis_tvalid),
        .O(m_eth_payload_axis_tready_int_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h8FFF8F8F80008080)) 
    \m_eth_payload_axis_tuser_reg[0]_i_1 
       (.I0(\grant_encoded_reg_reg[0]_0 ),
        .I1(\temp_m_eth_payload_axis_tuser_reg_reg[0] ),
        .I2(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I3(tx_eth_payload_axis_tready),
        .I4(\m_eth_payload_axis_tuser_reg_reg[0] ),
        .I5(temp_m_eth_payload_axis_tuser_reg),
        .O(\grant_encoded_reg_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h33BBF3F0)) 
    m_eth_payload_axis_tvalid_reg_i_1__0
       (.I0(temp_m_eth_payload_axis_tvalid_reg),
        .I1(m_eth_payload_axis_tready_int_reg_i_2_n_0),
        .I2(\m_eth_payload_axis_tuser_reg_reg[0] ),
        .I3(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I4(tx_eth_payload_axis_tready),
        .O(temp_m_eth_payload_axis_tvalid_reg_reg));
  LUT5 #(
    .INIT(32'h20200020)) 
    \s_eth_hdr_ready_reg[0]_i_1 
       (.I0(grant),
        .I1(frame_reg),
        .I2(grant_valid_reg_reg_0),
        .I3(\m_eth_type_reg_reg[2] ),
        .I4(tx_eth_hdr_ready),
        .O(\grant_encoded_reg_reg[0]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h20200020)) 
    \s_eth_hdr_ready_reg[1]_i_1 
       (.I0(\grant_encoded_reg_reg[0]_0 ),
        .I1(frame_reg),
        .I2(grant_valid_reg_reg_0),
        .I3(\m_eth_type_reg_reg[2] ),
        .I4(tx_eth_hdr_ready),
        .O(\grant_encoded_reg_reg[0]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h80)) 
    s_ip_payload_axis_tready_reg_i_2
       (.I0(\grant_encoded_reg_reg[0]_0 ),
        .I1(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I2(grant_valid_reg_reg_0),
        .O(\grant_encoded_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h8AAA0000)) 
    \temp_m_eth_payload_axis_tdata_reg[7]_i_1 
       (.I0(m_eth_payload_axis_tready_int_reg_1),
        .I1(\grant_encoded_reg_reg[0]_0 ),
        .I2(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I3(grant_valid_reg_reg_0),
        .I4(arp_tx_eth_payload_axis_tvalid),
        .O(m_eth_payload_axis_tready_int_reg_reg_0));
  LUT5 #(
    .INIT(32'h7F000000)) 
    \temp_m_eth_payload_axis_tdata_reg[7]_i_1__2 
       (.I0(\grant_encoded_reg_reg[0]_0 ),
        .I1(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I2(grant_valid_reg_reg_0),
        .I3(ip_tx_eth_payload_axis_tvalid),
        .I4(m_eth_payload_axis_tready_int_reg_0),
        .O(\grant_encoded_reg_reg[0]_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \temp_m_eth_payload_axis_tuser_reg[0]_i_1 
       (.I0(\grant_encoded_reg_reg[0]_0 ),
        .I1(\temp_m_eth_payload_axis_tuser_reg_reg[0] ),
        .O(current_s_tuser));
  LUT6 #(
    .INIT(64'h5500000015105500)) 
    temp_m_eth_payload_axis_tvalid_reg_i_1
       (.I0(sync_reg),
        .I1(m_eth_payload_axis_tready_int_reg_i_2_n_0),
        .I2(\m_eth_payload_axis_tuser_reg_reg[0] ),
        .I3(temp_m_eth_payload_axis_tvalid_reg),
        .I4(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I5(tx_eth_payload_axis_tready),
        .O(\sync_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h40)) 
    temp_m_eth_payload_axis_tvalid_reg_i_2
       (.I0(\grant_encoded_reg_reg[0]_0 ),
        .I1(\m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .I2(grant_valid_reg_reg_0),
        .O(\grant_encoded_reg_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "arbiter" *) 
module design_1_axis_udp_ethernet_0_0_arbiter_1
   (grant_valid_reg_reg_0,
    temp_m_ip_payload_axis_tvalid_reg_reg,
    E,
    frame_reg_reg,
    grant_valid_reg_reg_1,
    m_ip_payload_axis_tready_int_reg_reg,
    grant_valid_reg_reg_2,
    temp_m_ip_payload_axis_tvalid_reg_reg_0,
    grant_valid_reg_reg_3,
    s_ip_hdr_ready_next,
    sync_reg,
    grant_valid_reg_reg_4,
    grant_valid_reg_reg_5,
    temp_m_ip_payload_axis_tvalid_reg,
    m_ip_payload_axis_tready_int_reg_reg_0,
    drop_packet_reg,
    outgoing_ip_payload_axis_tready,
    \temp_m_ip_payload_axis_tdata_reg_reg[7] ,
    udp_tx_ip_payload_axis_tvalid,
    m_ip_payload_axis_tready_int_reg_0,
    frame_reg,
    \m_ip_dest_ip_reg_reg[0] ,
    ip_tx_ip_hdr_ready,
    temp_m_ip_payload_axis_tvalid_reg_reg_1,
    udp_tx_ip_payload_axis_tlast);
  output grant_valid_reg_reg_0;
  output temp_m_ip_payload_axis_tvalid_reg_reg;
  output [0:0]E;
  output frame_reg_reg;
  output grant_valid_reg_reg_1;
  output m_ip_payload_axis_tready_int_reg_reg;
  output [0:0]grant_valid_reg_reg_2;
  output temp_m_ip_payload_axis_tvalid_reg_reg_0;
  output grant_valid_reg_reg_3;
  output [0:0]s_ip_hdr_ready_next;
  input [0:0]sync_reg;
  input grant_valid_reg_reg_4;
  input grant_valid_reg_reg_5;
  input temp_m_ip_payload_axis_tvalid_reg;
  input m_ip_payload_axis_tready_int_reg_reg_0;
  input drop_packet_reg;
  input outgoing_ip_payload_axis_tready;
  input \temp_m_ip_payload_axis_tdata_reg_reg[7] ;
  input udp_tx_ip_payload_axis_tvalid;
  input m_ip_payload_axis_tready_int_reg_0;
  input frame_reg;
  input \m_ip_dest_ip_reg_reg[0] ;
  input ip_tx_ip_hdr_ready;
  input temp_m_ip_payload_axis_tvalid_reg_reg_1;
  input udp_tx_ip_payload_axis_tlast;

  wire [0:0]E;
  wire drop_packet_reg;
  wire frame_reg;
  wire frame_reg_reg;
  wire grant_valid_reg_reg_0;
  wire grant_valid_reg_reg_1;
  wire [0:0]grant_valid_reg_reg_2;
  wire grant_valid_reg_reg_3;
  wire grant_valid_reg_reg_4;
  wire grant_valid_reg_reg_5;
  wire ip_tx_ip_hdr_ready;
  wire \m_ip_dest_ip_reg_reg[0] ;
  wire m_ip_payload_axis_tready_int_reg_0;
  wire m_ip_payload_axis_tready_int_reg_reg;
  wire m_ip_payload_axis_tready_int_reg_reg_0;
  wire m_ip_payload_axis_tvalid_int;
  wire outgoing_ip_payload_axis_tready;
  wire [0:0]s_ip_hdr_ready_next;
  wire [0:0]sync_reg;
  wire \temp_m_ip_payload_axis_tdata_reg_reg[7] ;
  wire temp_m_ip_payload_axis_tvalid_reg;
  wire temp_m_ip_payload_axis_tvalid_reg_reg;
  wire temp_m_ip_payload_axis_tvalid_reg_reg_0;
  wire temp_m_ip_payload_axis_tvalid_reg_reg_1;
  wire udp_tx_ip_payload_axis_tlast;
  wire udp_tx_ip_payload_axis_tvalid;

  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    frame_reg_i_1
       (.I0(grant_valid_reg_reg_2),
        .I1(\temp_m_ip_payload_axis_tdata_reg_reg[7] ),
        .I2(grant_valid_reg_reg_0),
        .I3(udp_tx_ip_payload_axis_tvalid),
        .I4(udp_tx_ip_payload_axis_tlast),
        .I5(frame_reg),
        .O(m_ip_payload_axis_tready_int_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    grant_valid_reg_reg
       (.C(grant_valid_reg_reg_5),
        .CE(1'b1),
        .D(grant_valid_reg_reg_4),
        .Q(grant_valid_reg_reg_0),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    m_ip_hdr_valid_reg_i_1__1
       (.I0(frame_reg),
        .I1(grant_valid_reg_reg_0),
        .I2(\m_ip_dest_ip_reg_reg[0] ),
        .I3(ip_tx_ip_hdr_ready),
        .O(frame_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h008A)) 
    \m_ip_length_reg[15]_i_1 
       (.I0(grant_valid_reg_reg_0),
        .I1(ip_tx_ip_hdr_ready),
        .I2(\m_ip_dest_ip_reg_reg[0] ),
        .I3(frame_reg),
        .O(grant_valid_reg_reg_2));
  LUT5 #(
    .INIT(32'hFFFFFF15)) 
    m_ip_payload_axis_tready_int_reg_i_1__1
       (.I0(temp_m_ip_payload_axis_tvalid_reg),
        .I1(m_ip_payload_axis_tready_int_reg_reg_0),
        .I2(m_ip_payload_axis_tvalid_int),
        .I3(drop_packet_reg),
        .I4(outgoing_ip_payload_axis_tready),
        .O(temp_m_ip_payload_axis_tvalid_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_ip_payload_axis_tready_int_reg_i_2
       (.I0(\temp_m_ip_payload_axis_tdata_reg_reg[7] ),
        .I1(grant_valid_reg_reg_0),
        .I2(udp_tx_ip_payload_axis_tvalid),
        .O(m_ip_payload_axis_tvalid_int));
  LUT6 #(
    .INIT(64'hFF88FF008888F0F0)) 
    m_ip_payload_axis_tvalid_reg_i_1
       (.I0(grant_valid_reg_reg_0),
        .I1(udp_tx_ip_payload_axis_tvalid),
        .I2(temp_m_ip_payload_axis_tvalid_reg),
        .I3(m_ip_payload_axis_tready_int_reg_reg_0),
        .I4(\temp_m_ip_payload_axis_tdata_reg_reg[7] ),
        .I5(temp_m_ip_payload_axis_tvalid_reg_reg_1),
        .O(grant_valid_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h5100)) 
    \s_ip_hdr_ready_reg[0]_i_1 
       (.I0(frame_reg),
        .I1(\m_ip_dest_ip_reg_reg[0] ),
        .I2(ip_tx_ip_hdr_ready),
        .I3(grant_valid_reg_reg_0),
        .O(s_ip_hdr_ready_next));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_udp_payload_axis_tready_reg_i_4
       (.I0(grant_valid_reg_reg_0),
        .I1(\temp_m_ip_payload_axis_tdata_reg_reg[7] ),
        .O(grant_valid_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \temp_m_ip_payload_axis_tdata_reg[7]_i_1__0 
       (.I0(grant_valid_reg_reg_0),
        .I1(\temp_m_ip_payload_axis_tdata_reg_reg[7] ),
        .I2(udp_tx_ip_payload_axis_tvalid),
        .I3(m_ip_payload_axis_tready_int_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000E2AAAA00)) 
    temp_m_ip_payload_axis_tvalid_reg_i_1
       (.I0(temp_m_ip_payload_axis_tvalid_reg),
        .I1(m_ip_payload_axis_tready_int_reg_reg_0),
        .I2(m_ip_payload_axis_tvalid_int),
        .I3(temp_m_ip_payload_axis_tvalid_reg_reg_1),
        .I4(\temp_m_ip_payload_axis_tdata_reg_reg[7] ),
        .I5(sync_reg),
        .O(temp_m_ip_payload_axis_tvalid_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "arp" *) 
module design_1_axis_udp_ethernet_0_0_arp
   (read_eth_header_reg_reg,
    arp_tx_eth_hdr_valid,
    m_eth_payload_axis_tready_int_reg,
    data13,
    arp_tx_eth_payload_axis_tlast,
    arp_response_valid,
    s_eth_payload_axis_tready_reg_reg,
    arp_rx_eth_hdr_ready,
    temp_m_eth_payload_axis_tvalid_reg_reg,
    arp_request_ready,
    arp_response_error_reg_reg_0,
    arp_tx_eth_payload_axis_tvalid,
    arp_request_operation_reg_reg_0,
    \cache_query_request_ip_reg_reg[0]_0 ,
    \cache_query_request_ip_reg_reg[0]_1 ,
    query_request_ready_reg_reg,
    s_select_ip_reg0,
    s_select_arp_reg_reg,
    m_eth_payload_axis_tready_int_reg_reg,
    m_eth_type_reg0,
    s_select_arp_reg_reg_0,
    s_select_ip_reg_reg,
    \m_eth_dest_mac_reg_reg[47] ,
    \m_eth_payload_axis_tdata_reg_reg[7] ,
    \arp_response_mac_reg_reg[47]_0 ,
    sync_reg,
    read_eth_header_next,
    \m_eth_payload_axis_tdata_reg_reg[7]_0 ,
    m_eth_payload_axis_tready_int_early,
    E,
    m_eth_payload_axis_tlast_reg_reg,
    \cache_query_request_ip_reg_reg[1]_0 ,
    D,
    \cache_query_request_ip_reg_reg[0]_2 ,
    ip_addr_mem_reg,
    ip_addr_mem_reg_0,
    ip_addr_mem_reg_1,
    ip_addr_mem_reg_2,
    ip_addr_mem_reg_3,
    ip_addr_mem_reg_4,
    ip_addr_mem_reg_5,
    ip_addr_mem_reg_6,
    m_eth_payload_axis_tlast_reg_reg_0,
    temp_m_eth_payload_axis_tvalid_reg_reg_0,
    rx_eth_payload_axis_tlast,
    \ptr_reg_reg[0] ,
    s_select_ip_reg_reg_0,
    temp_m_eth_payload_axis_tvalid_reg_reg_1,
    rx_eth_payload_axis_tvalid,
    rx_eth_payload_axis_tuser,
    \m_arp_tha_reg_reg[7] ,
    read_arp_header_reg_reg,
    cache_query_request_valid_reg_reg_0,
    arp_request_valid,
    arp_response_ready,
    grant_encoded,
    temp_m_eth_payload_axis_tvalid_reg_reg_2,
    s_select_arp,
    s_select_ip_reg_reg_1,
    ip_addr_mem_reg_7,
    SR,
    Q,
    \m_eth_src_mac_reg_reg[47] );
  output read_eth_header_reg_reg;
  output arp_tx_eth_hdr_valid;
  output m_eth_payload_axis_tready_int_reg;
  output [0:0]data13;
  output arp_tx_eth_payload_axis_tlast;
  output arp_response_valid;
  output s_eth_payload_axis_tready_reg_reg;
  output arp_rx_eth_hdr_ready;
  output temp_m_eth_payload_axis_tvalid_reg_reg;
  output arp_request_ready;
  output arp_response_error_reg_reg_0;
  output arp_tx_eth_payload_axis_tvalid;
  output arp_request_operation_reg_reg_0;
  output [0:0]\cache_query_request_ip_reg_reg[0]_0 ;
  output [8:0]\cache_query_request_ip_reg_reg[0]_1 ;
  output [0:0]query_request_ready_reg_reg;
  output s_select_ip_reg0;
  output s_select_arp_reg_reg;
  output m_eth_payload_axis_tready_int_reg_reg;
  output [0:0]m_eth_type_reg0;
  output s_select_arp_reg_reg_0;
  output s_select_ip_reg_reg;
  output [47:0]\m_eth_dest_mac_reg_reg[47] ;
  output [7:0]\m_eth_payload_axis_tdata_reg_reg[7] ;
  output [47:0]\arp_response_mac_reg_reg[47]_0 ;
  input [0:0]sync_reg;
  input read_eth_header_next;
  input \m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  input m_eth_payload_axis_tready_int_early;
  input [0:0]E;
  input [0:0]m_eth_payload_axis_tlast_reg_reg;
  input \cache_query_request_ip_reg_reg[1]_0 ;
  input [6:0]D;
  input \cache_query_request_ip_reg_reg[0]_2 ;
  input ip_addr_mem_reg;
  input ip_addr_mem_reg_0;
  input ip_addr_mem_reg_1;
  input ip_addr_mem_reg_2;
  input ip_addr_mem_reg_3;
  input ip_addr_mem_reg_4;
  input ip_addr_mem_reg_5;
  input ip_addr_mem_reg_6;
  input m_eth_payload_axis_tlast_reg_reg_0;
  input temp_m_eth_payload_axis_tvalid_reg_reg_0;
  input rx_eth_payload_axis_tlast;
  input \ptr_reg_reg[0] ;
  input s_select_ip_reg_reg_0;
  input temp_m_eth_payload_axis_tvalid_reg_reg_1;
  input rx_eth_payload_axis_tvalid;
  input rx_eth_payload_axis_tuser;
  input [7:0]\m_arp_tha_reg_reg[7] ;
  input read_arp_header_reg_reg;
  input cache_query_request_valid_reg_reg_0;
  input arp_request_valid;
  input arp_response_ready;
  input grant_encoded;
  input temp_m_eth_payload_axis_tvalid_reg_reg_2;
  input s_select_arp;
  input s_select_ip_reg_reg_1;
  input ip_addr_mem_reg_7;
  input [0:0]SR;
  input [0:0]Q;
  input [47:0]\m_eth_src_mac_reg_reg[47] ;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire arp_cache_inst_n_0;
  wire arp_cache_inst_n_11;
  wire arp_cache_inst_n_12;
  wire arp_cache_inst_n_13;
  wire arp_cache_inst_n_14;
  wire arp_cache_inst_n_15;
  wire arp_cache_inst_n_16;
  wire arp_cache_inst_n_17;
  wire arp_cache_inst_n_18;
  wire arp_cache_inst_n_19;
  wire arp_cache_inst_n_20;
  wire arp_cache_inst_n_21;
  wire arp_cache_inst_n_22;
  wire arp_cache_inst_n_23;
  wire arp_cache_inst_n_24;
  wire arp_cache_inst_n_25;
  wire arp_cache_inst_n_26;
  wire arp_cache_inst_n_27;
  wire arp_cache_inst_n_28;
  wire arp_cache_inst_n_29;
  wire arp_cache_inst_n_30;
  wire arp_cache_inst_n_31;
  wire arp_cache_inst_n_32;
  wire arp_cache_inst_n_33;
  wire arp_cache_inst_n_34;
  wire arp_cache_inst_n_35;
  wire arp_cache_inst_n_36;
  wire arp_cache_inst_n_37;
  wire arp_cache_inst_n_38;
  wire arp_cache_inst_n_39;
  wire arp_cache_inst_n_40;
  wire arp_cache_inst_n_41;
  wire arp_cache_inst_n_42;
  wire arp_cache_inst_n_43;
  wire arp_cache_inst_n_44;
  wire arp_cache_inst_n_45;
  wire arp_cache_inst_n_46;
  wire arp_cache_inst_n_47;
  wire arp_cache_inst_n_48;
  wire arp_cache_inst_n_49;
  wire arp_cache_inst_n_50;
  wire arp_cache_inst_n_51;
  wire arp_cache_inst_n_52;
  wire arp_cache_inst_n_53;
  wire arp_cache_inst_n_54;
  wire arp_cache_inst_n_55;
  wire arp_cache_inst_n_56;
  wire arp_cache_inst_n_57;
  wire arp_cache_inst_n_58;
  wire arp_cache_inst_n_59;
  wire arp_cache_inst_n_60;
  wire arp_cache_inst_n_61;
  wire arp_cache_inst_n_62;
  wire arp_cache_inst_n_63;
  wire arp_cache_inst_n_64;
  wire arp_cache_inst_n_65;
  wire arp_cache_inst_n_66;
  wire arp_cache_inst_n_67;
  wire arp_cache_inst_n_68;
  wire arp_cache_inst_n_69;
  wire arp_cache_inst_n_70;
  wire arp_cache_inst_n_71;
  wire arp_cache_inst_n_72;
  wire arp_cache_inst_n_73;
  wire arp_cache_inst_n_75;
  wire arp_cache_inst_n_76;
  wire arp_cache_inst_n_77;
  wire arp_cache_inst_n_78;
  wire arp_cache_inst_n_79;
  wire arp_cache_inst_n_80;
  wire arp_cache_inst_n_81;
  wire arp_cache_inst_n_82;
  wire arp_cache_inst_n_83;
  wire arp_cache_inst_n_84;
  wire arp_cache_inst_n_85;
  wire arp_cache_inst_n_86;
  wire arp_cache_inst_n_87;
  wire arp_cache_inst_n_88;
  wire arp_cache_inst_n_89;
  wire arp_cache_inst_n_90;
  wire arp_cache_inst_n_91;
  wire arp_cache_inst_n_92;
  wire arp_cache_inst_n_93;
  wire arp_eth_rx_inst_n_10;
  wire arp_eth_rx_inst_n_11;
  wire arp_eth_rx_inst_n_12;
  wire arp_eth_rx_inst_n_13;
  wire arp_eth_rx_inst_n_14;
  wire arp_eth_rx_inst_n_15;
  wire arp_eth_rx_inst_n_16;
  wire arp_eth_rx_inst_n_17;
  wire arp_eth_rx_inst_n_18;
  wire arp_eth_rx_inst_n_19;
  wire arp_eth_rx_inst_n_20;
  wire arp_eth_rx_inst_n_21;
  wire arp_eth_rx_inst_n_22;
  wire arp_eth_rx_inst_n_23;
  wire arp_eth_rx_inst_n_24;
  wire arp_eth_rx_inst_n_25;
  wire arp_eth_rx_inst_n_26;
  wire arp_eth_rx_inst_n_27;
  wire arp_eth_rx_inst_n_28;
  wire arp_eth_rx_inst_n_29;
  wire arp_eth_rx_inst_n_30;
  wire arp_eth_rx_inst_n_31;
  wire arp_eth_rx_inst_n_32;
  wire arp_eth_rx_inst_n_33;
  wire arp_eth_rx_inst_n_34;
  wire arp_eth_rx_inst_n_35;
  wire arp_eth_rx_inst_n_36;
  wire arp_eth_rx_inst_n_39;
  wire arp_eth_rx_inst_n_5;
  wire [31:1]arp_request_ip_reg;
  wire arp_request_operation_reg;
  wire arp_request_operation_reg_reg_0;
  wire arp_request_ready;
  wire arp_request_ready_reg_i_1_n_0;
  wire [5:0]arp_request_retry_cnt_reg;
  wire [5:2]arp_request_retry_cnt_reg0;
  wire \arp_request_retry_cnt_reg[1]_i_2_n_0 ;
  wire \arp_request_retry_cnt_reg[5]_i_10_n_0 ;
  wire \arp_request_retry_cnt_reg[5]_i_11_n_0 ;
  wire \arp_request_retry_cnt_reg[5]_i_12_n_0 ;
  wire \arp_request_retry_cnt_reg[5]_i_13_n_0 ;
  wire \arp_request_retry_cnt_reg[5]_i_14_n_0 ;
  wire \arp_request_retry_cnt_reg[5]_i_2_n_0 ;
  wire \arp_request_retry_cnt_reg[5]_i_4_n_0 ;
  wire \arp_request_retry_cnt_reg[5]_i_5_n_0 ;
  wire \arp_request_retry_cnt_reg[5]_i_6_n_0 ;
  wire \arp_request_retry_cnt_reg[5]_i_7_n_0 ;
  wire \arp_request_retry_cnt_reg[5]_i_8_n_0 ;
  wire \arp_request_retry_cnt_reg[5]_i_9_n_0 ;
  wire [35:0]arp_request_timer_next;
  wire arp_request_timer_next0_carry__0_i_1_n_0;
  wire arp_request_timer_next0_carry__0_i_2_n_0;
  wire arp_request_timer_next0_carry__0_i_3_n_0;
  wire arp_request_timer_next0_carry__0_i_4_n_0;
  wire arp_request_timer_next0_carry__0_n_0;
  wire arp_request_timer_next0_carry__0_n_1;
  wire arp_request_timer_next0_carry__0_n_2;
  wire arp_request_timer_next0_carry__0_n_3;
  wire arp_request_timer_next0_carry__1_i_1_n_0;
  wire arp_request_timer_next0_carry__1_i_2_n_0;
  wire arp_request_timer_next0_carry__1_i_3_n_0;
  wire arp_request_timer_next0_carry__1_i_4_n_0;
  wire arp_request_timer_next0_carry__1_n_0;
  wire arp_request_timer_next0_carry__1_n_1;
  wire arp_request_timer_next0_carry__1_n_2;
  wire arp_request_timer_next0_carry__1_n_3;
  wire arp_request_timer_next0_carry__2_i_1_n_0;
  wire arp_request_timer_next0_carry__2_i_2_n_0;
  wire arp_request_timer_next0_carry__2_i_3_n_0;
  wire arp_request_timer_next0_carry__2_i_4_n_0;
  wire arp_request_timer_next0_carry__2_n_0;
  wire arp_request_timer_next0_carry__2_n_1;
  wire arp_request_timer_next0_carry__2_n_2;
  wire arp_request_timer_next0_carry__2_n_3;
  wire arp_request_timer_next0_carry__3_i_1_n_0;
  wire arp_request_timer_next0_carry__3_i_2_n_0;
  wire arp_request_timer_next0_carry__3_i_3_n_0;
  wire arp_request_timer_next0_carry__3_i_4_n_0;
  wire arp_request_timer_next0_carry__3_n_0;
  wire arp_request_timer_next0_carry__3_n_1;
  wire arp_request_timer_next0_carry__3_n_2;
  wire arp_request_timer_next0_carry__3_n_3;
  wire arp_request_timer_next0_carry__4_i_1_n_0;
  wire arp_request_timer_next0_carry__4_i_2_n_0;
  wire arp_request_timer_next0_carry__4_i_3_n_0;
  wire arp_request_timer_next0_carry__4_i_4_n_0;
  wire arp_request_timer_next0_carry__4_n_0;
  wire arp_request_timer_next0_carry__4_n_1;
  wire arp_request_timer_next0_carry__4_n_2;
  wire arp_request_timer_next0_carry__4_n_3;
  wire arp_request_timer_next0_carry__5_i_1_n_0;
  wire arp_request_timer_next0_carry__5_i_2_n_0;
  wire arp_request_timer_next0_carry__5_i_3_n_0;
  wire arp_request_timer_next0_carry__5_i_4_n_0;
  wire arp_request_timer_next0_carry__5_n_0;
  wire arp_request_timer_next0_carry__5_n_1;
  wire arp_request_timer_next0_carry__5_n_2;
  wire arp_request_timer_next0_carry__5_n_3;
  wire arp_request_timer_next0_carry__6_i_1_n_0;
  wire arp_request_timer_next0_carry__6_i_2_n_0;
  wire arp_request_timer_next0_carry__6_i_3_n_0;
  wire arp_request_timer_next0_carry__6_i_4_n_0;
  wire arp_request_timer_next0_carry__6_n_0;
  wire arp_request_timer_next0_carry__6_n_1;
  wire arp_request_timer_next0_carry__6_n_2;
  wire arp_request_timer_next0_carry__6_n_3;
  wire arp_request_timer_next0_carry__7_i_1_n_0;
  wire arp_request_timer_next0_carry__7_i_2_n_0;
  wire arp_request_timer_next0_carry__7_i_3_n_0;
  wire arp_request_timer_next0_carry__7_n_2;
  wire arp_request_timer_next0_carry__7_n_3;
  wire arp_request_timer_next0_carry_i_1_n_0;
  wire arp_request_timer_next0_carry_i_2_n_0;
  wire arp_request_timer_next0_carry_i_3_n_0;
  wire arp_request_timer_next0_carry_i_4_n_0;
  wire arp_request_timer_next0_carry_n_0;
  wire arp_request_timer_next0_carry_n_1;
  wire arp_request_timer_next0_carry_n_2;
  wire arp_request_timer_next0_carry_n_3;
  wire \arp_request_timer_reg[22]_i_2_n_0 ;
  wire \arp_request_timer_reg[35]_i_2_n_0 ;
  wire \arp_request_timer_reg_reg_n_0_[0] ;
  wire \arp_request_timer_reg_reg_n_0_[10] ;
  wire \arp_request_timer_reg_reg_n_0_[11] ;
  wire \arp_request_timer_reg_reg_n_0_[12] ;
  wire \arp_request_timer_reg_reg_n_0_[13] ;
  wire \arp_request_timer_reg_reg_n_0_[14] ;
  wire \arp_request_timer_reg_reg_n_0_[15] ;
  wire \arp_request_timer_reg_reg_n_0_[16] ;
  wire \arp_request_timer_reg_reg_n_0_[17] ;
  wire \arp_request_timer_reg_reg_n_0_[18] ;
  wire \arp_request_timer_reg_reg_n_0_[19] ;
  wire \arp_request_timer_reg_reg_n_0_[1] ;
  wire \arp_request_timer_reg_reg_n_0_[20] ;
  wire \arp_request_timer_reg_reg_n_0_[21] ;
  wire \arp_request_timer_reg_reg_n_0_[22] ;
  wire \arp_request_timer_reg_reg_n_0_[23] ;
  wire \arp_request_timer_reg_reg_n_0_[24] ;
  wire \arp_request_timer_reg_reg_n_0_[25] ;
  wire \arp_request_timer_reg_reg_n_0_[26] ;
  wire \arp_request_timer_reg_reg_n_0_[27] ;
  wire \arp_request_timer_reg_reg_n_0_[28] ;
  wire \arp_request_timer_reg_reg_n_0_[29] ;
  wire \arp_request_timer_reg_reg_n_0_[2] ;
  wire \arp_request_timer_reg_reg_n_0_[30] ;
  wire \arp_request_timer_reg_reg_n_0_[31] ;
  wire \arp_request_timer_reg_reg_n_0_[32] ;
  wire \arp_request_timer_reg_reg_n_0_[33] ;
  wire \arp_request_timer_reg_reg_n_0_[34] ;
  wire \arp_request_timer_reg_reg_n_0_[35] ;
  wire \arp_request_timer_reg_reg_n_0_[3] ;
  wire \arp_request_timer_reg_reg_n_0_[4] ;
  wire \arp_request_timer_reg_reg_n_0_[5] ;
  wire \arp_request_timer_reg_reg_n_0_[6] ;
  wire \arp_request_timer_reg_reg_n_0_[7] ;
  wire \arp_request_timer_reg_reg_n_0_[8] ;
  wire \arp_request_timer_reg_reg_n_0_[9] ;
  wire arp_request_valid;
  wire arp_response_error_reg_i_1_n_0;
  wire arp_response_error_reg_reg_0;
  wire \arp_response_mac_reg[47]_i_1_n_0 ;
  wire [47:0]\arp_response_mac_reg_reg[47]_0 ;
  wire arp_response_ready;
  wire arp_response_valid;
  wire arp_response_valid_reg_i_2_n_0;
  wire arp_rx_eth_hdr_ready;
  wire arp_tx_eth_hdr_valid;
  wire arp_tx_eth_payload_axis_tlast;
  wire arp_tx_eth_payload_axis_tvalid;
  wire \cache_query_request_ip_reg[31]_i_1_n_0 ;
  wire [0:0]\cache_query_request_ip_reg_reg[0]_0 ;
  wire [8:0]\cache_query_request_ip_reg_reg[0]_1 ;
  wire \cache_query_request_ip_reg_reg[0]_2 ;
  wire \cache_query_request_ip_reg_reg[1]_0 ;
  wire cache_query_request_valid_reg;
  wire cache_query_request_valid_reg_i_2_n_0;
  wire cache_query_request_valid_reg_i_4_n_0;
  wire cache_query_request_valid_reg_reg_0;
  wire [31:0]cache_write_request_ip_reg;
  wire cache_write_request_mac_next;
  wire [47:0]cache_write_request_mac_reg;
  wire cache_write_request_valid_reg;
  wire [35:1]data1;
  wire [0:0]data13;
  wire grant_encoded;
  wire [47:0]incoming_arp_sha;
  wire [31:0]incoming_arp_spa;
  wire [47:0]incoming_eth_src_mac;
  wire incoming_frame_ready;
  wire ip_addr_mem_reg;
  wire ip_addr_mem_reg_0;
  wire ip_addr_mem_reg_1;
  wire ip_addr_mem_reg_2;
  wire ip_addr_mem_reg_3;
  wire ip_addr_mem_reg_4;
  wire ip_addr_mem_reg_5;
  wire ip_addr_mem_reg_6;
  wire ip_addr_mem_reg_7;
  wire [7:0]\m_arp_tha_reg_reg[7] ;
  wire [47:0]\m_eth_dest_mac_reg_reg[47] ;
  wire [7:0]\m_eth_payload_axis_tdata_reg_reg[7] ;
  wire \m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  wire [0:0]m_eth_payload_axis_tlast_reg_reg;
  wire m_eth_payload_axis_tlast_reg_reg_0;
  wire m_eth_payload_axis_tready_int_early;
  wire m_eth_payload_axis_tready_int_reg;
  wire m_eth_payload_axis_tready_int_reg_reg;
  wire [47:0]\m_eth_src_mac_reg_reg[47] ;
  wire [0:0]m_eth_type_reg0;
  wire [3:1]outgoing_arp_oper_next;
  wire [3:0]outgoing_arp_oper_reg;
  wire outgoing_arp_tha_next;
  wire [47:0]outgoing_arp_tha_reg;
  wire [31:0]outgoing_arp_tpa_reg;
  wire outgoing_eth_dest_mac_next;
  wire [47:0]outgoing_eth_dest_mac_reg;
  wire \outgoing_frame_valid_next1_inferred__0/i__carry__0_n_0 ;
  wire \outgoing_frame_valid_next1_inferred__0/i__carry__0_n_1 ;
  wire \outgoing_frame_valid_next1_inferred__0/i__carry__0_n_2 ;
  wire \outgoing_frame_valid_next1_inferred__0/i__carry__0_n_3 ;
  wire \outgoing_frame_valid_next1_inferred__0/i__carry__1_n_1 ;
  wire \outgoing_frame_valid_next1_inferred__0/i__carry__1_n_2 ;
  wire \outgoing_frame_valid_next1_inferred__0/i__carry__1_n_3 ;
  wire \outgoing_frame_valid_next1_inferred__0/i__carry_n_0 ;
  wire \outgoing_frame_valid_next1_inferred__0/i__carry_n_1 ;
  wire \outgoing_frame_valid_next1_inferred__0/i__carry_n_2 ;
  wire \outgoing_frame_valid_next1_inferred__0/i__carry_n_3 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry__0_n_0 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry__0_n_1 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry__0_n_2 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry__0_n_3 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry__1_n_0 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry__1_n_1 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry__1_n_2 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry__1_n_3 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry__2_n_0 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry__2_n_1 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry__2_n_2 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry__2_n_3 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry_n_0 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry_n_1 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry_n_2 ;
  wire \outgoing_frame_valid_next1_inferred__1/i__carry_n_3 ;
  wire outgoing_frame_valid_reg_reg_n_0;
  wire \ptr_reg_reg[0] ;
  wire query_ip_valid_reg_i_1_n_0;
  wire [0:0]query_request_ready_reg_reg;
  wire read_arp_header_reg_reg;
  wire read_eth_header_next;
  wire read_eth_header_reg_reg;
  wire rx_eth_payload_axis_tlast;
  wire rx_eth_payload_axis_tuser;
  wire rx_eth_payload_axis_tvalid;
  wire s_eth_payload_axis_tready_reg_reg;
  wire s_select_arp;
  wire s_select_arp_reg_reg;
  wire s_select_arp_reg_reg_0;
  wire s_select_ip_reg0;
  wire s_select_ip_reg_reg;
  wire s_select_ip_reg_reg_0;
  wire s_select_ip_reg_reg_1;
  wire [0:0]sync_reg;
  wire temp_m_eth_payload_axis_tvalid_reg_reg;
  wire temp_m_eth_payload_axis_tvalid_reg_reg_0;
  wire temp_m_eth_payload_axis_tvalid_reg_reg_1;
  wire temp_m_eth_payload_axis_tvalid_reg_reg_2;
  wire [3:2]NLW_arp_request_timer_next0_carry__7_CO_UNCONNECTED;
  wire [3:3]NLW_arp_request_timer_next0_carry__7_O_UNCONNECTED;
  wire [3:0]\NLW_outgoing_frame_valid_next1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_outgoing_frame_valid_next1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_outgoing_frame_valid_next1_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_outgoing_frame_valid_next1_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_outgoing_frame_valid_next1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_outgoing_frame_valid_next1_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_outgoing_frame_valid_next1_inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_outgoing_frame_valid_next1_inferred__1/i__carry__2_O_UNCONNECTED ;

  design_1_axis_udp_ethernet_0_0_arp_cache arp_cache_inst
       (.D(\cache_query_request_ip_reg_reg[0]_1 ),
        .Q({incoming_arp_spa[31:30],incoming_arp_spa[23],incoming_arp_spa[21],incoming_arp_spa[19],incoming_arp_spa[8:0]}),
        .arp_request_ip_reg({arp_request_ip_reg[31],arp_request_ip_reg[7:1]}),
        .arp_request_operation_reg(arp_request_operation_reg),
        .arp_request_operation_reg_reg(cache_query_request_valid_reg_i_4_n_0),
        .arp_request_retry_cnt_reg(arp_request_retry_cnt_reg[1:0]),
        .\arp_request_retry_cnt_reg_reg[0] (arp_cache_inst_n_78),
        .\arp_request_retry_cnt_reg_reg[1] (\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .\arp_request_retry_cnt_reg_reg[2] (arp_cache_inst_n_85),
        .\arp_request_timer_reg_reg[12] (arp_cache_inst_n_92),
        .\arp_request_timer_reg_reg[16] (arp_cache_inst_n_89),
        .\arp_request_timer_reg_reg[20] (arp_cache_inst_n_88),
        .\arp_request_timer_reg_reg[22] (\arp_request_timer_reg[22]_i_2_n_0 ),
        .\arp_request_timer_reg_reg[24] (arp_cache_inst_n_86),
        .arp_response_valid_reg_reg(arp_response_valid_reg_i_2_n_0),
        .arp_response_valid_reg_reg_0(\arp_response_mac_reg[47]_i_1_n_0 ),
        .\cache_query_request_ip_reg_reg[31] ({arp_cache_inst_n_60,arp_cache_inst_n_61,arp_cache_inst_n_62,arp_cache_inst_n_63,arp_cache_inst_n_64,arp_cache_inst_n_65,arp_cache_inst_n_66,arp_cache_inst_n_67,arp_cache_inst_n_68,arp_cache_inst_n_69,arp_cache_inst_n_70,arp_cache_inst_n_71,arp_cache_inst_n_72,arp_cache_inst_n_73}),
        .cache_query_request_valid_reg(cache_query_request_valid_reg),
        .cache_query_request_valid_reg_reg(arp_cache_inst_n_11),
        .cache_query_request_valid_reg_reg_0(arp_cache_inst_n_12),
        .cache_query_request_valid_reg_reg_1(arp_cache_inst_n_13),
        .cache_query_request_valid_reg_reg_10(arp_cache_inst_n_22),
        .cache_query_request_valid_reg_reg_11(arp_cache_inst_n_23),
        .cache_query_request_valid_reg_reg_12(arp_cache_inst_n_24),
        .cache_query_request_valid_reg_reg_13(arp_cache_inst_n_25),
        .cache_query_request_valid_reg_reg_14(arp_cache_inst_n_26),
        .cache_query_request_valid_reg_reg_15(arp_cache_inst_n_27),
        .cache_query_request_valid_reg_reg_16(arp_cache_inst_n_28),
        .cache_query_request_valid_reg_reg_17(arp_cache_inst_n_29),
        .cache_query_request_valid_reg_reg_18(arp_cache_inst_n_30),
        .cache_query_request_valid_reg_reg_19(arp_cache_inst_n_31),
        .cache_query_request_valid_reg_reg_2(arp_cache_inst_n_14),
        .cache_query_request_valid_reg_reg_20(arp_cache_inst_n_32),
        .cache_query_request_valid_reg_reg_21(arp_cache_inst_n_33),
        .cache_query_request_valid_reg_reg_22(arp_cache_inst_n_34),
        .cache_query_request_valid_reg_reg_23(arp_cache_inst_n_35),
        .cache_query_request_valid_reg_reg_24(arp_cache_inst_n_36),
        .cache_query_request_valid_reg_reg_25(arp_cache_inst_n_37),
        .cache_query_request_valid_reg_reg_26(arp_cache_inst_n_38),
        .cache_query_request_valid_reg_reg_27(arp_cache_inst_n_39),
        .cache_query_request_valid_reg_reg_28(arp_cache_inst_n_40),
        .cache_query_request_valid_reg_reg_29(arp_cache_inst_n_41),
        .cache_query_request_valid_reg_reg_3(arp_cache_inst_n_15),
        .cache_query_request_valid_reg_reg_30(arp_cache_inst_n_42),
        .cache_query_request_valid_reg_reg_31(arp_cache_inst_n_43),
        .cache_query_request_valid_reg_reg_32(arp_cache_inst_n_44),
        .cache_query_request_valid_reg_reg_33(arp_cache_inst_n_45),
        .cache_query_request_valid_reg_reg_34(arp_cache_inst_n_46),
        .cache_query_request_valid_reg_reg_35(arp_cache_inst_n_47),
        .cache_query_request_valid_reg_reg_36(arp_cache_inst_n_48),
        .cache_query_request_valid_reg_reg_37(arp_cache_inst_n_49),
        .cache_query_request_valid_reg_reg_38(arp_cache_inst_n_50),
        .cache_query_request_valid_reg_reg_39(arp_cache_inst_n_51),
        .cache_query_request_valid_reg_reg_4(arp_cache_inst_n_16),
        .cache_query_request_valid_reg_reg_40(arp_cache_inst_n_52),
        .cache_query_request_valid_reg_reg_41(arp_cache_inst_n_53),
        .cache_query_request_valid_reg_reg_42(arp_cache_inst_n_54),
        .cache_query_request_valid_reg_reg_43(arp_cache_inst_n_55),
        .cache_query_request_valid_reg_reg_44(arp_cache_inst_n_56),
        .cache_query_request_valid_reg_reg_45(arp_cache_inst_n_57),
        .cache_query_request_valid_reg_reg_46(arp_cache_inst_n_58),
        .cache_query_request_valid_reg_reg_47(arp_cache_inst_n_59),
        .cache_query_request_valid_reg_reg_48(arp_cache_inst_n_76),
        .cache_query_request_valid_reg_reg_49(arp_cache_inst_n_77),
        .cache_query_request_valid_reg_reg_5(arp_cache_inst_n_17),
        .cache_query_request_valid_reg_reg_50(cache_query_request_valid_reg_i_2_n_0),
        .cache_query_request_valid_reg_reg_51(cache_query_request_valid_reg_reg_0),
        .cache_query_request_valid_reg_reg_6(arp_cache_inst_n_18),
        .cache_query_request_valid_reg_reg_7(arp_cache_inst_n_19),
        .cache_query_request_valid_reg_reg_8(arp_cache_inst_n_20),
        .cache_query_request_valid_reg_reg_9(arp_cache_inst_n_21),
        .cache_write_request_valid_reg(cache_write_request_valid_reg),
        .data1({data1[27:25],data1[23:21],data1[18:17],data1[15],data1[13:12],data1[9],data1[7]}),
        .ip_addr_mem_reg_0(ip_addr_mem_reg),
        .ip_addr_mem_reg_1(ip_addr_mem_reg_0),
        .ip_addr_mem_reg_2(ip_addr_mem_reg_1),
        .ip_addr_mem_reg_3(ip_addr_mem_reg_2),
        .ip_addr_mem_reg_4(ip_addr_mem_reg_3),
        .ip_addr_mem_reg_5(ip_addr_mem_reg_4),
        .ip_addr_mem_reg_6(ip_addr_mem_reg_5),
        .ip_addr_mem_reg_7(ip_addr_mem_reg_6),
        .ip_addr_mem_reg_8(ip_addr_mem_reg_7),
        .outgoing_arp_tha_next(outgoing_arp_tha_next),
        .\outgoing_arp_tpa_reg_reg[29] (\arp_request_retry_cnt_reg[5]_i_5_n_0 ),
        .\outgoing_arp_tpa_reg_reg[29]_0 (\arp_request_retry_cnt_reg[5]_i_4_n_0 ),
        .\query_ip_reg_reg[0]_0 (\cache_query_request_ip_reg_reg[0]_0 ),
        .query_ip_valid_reg_reg_0(query_ip_valid_reg_i_1_n_0),
        .query_request_ready_reg_reg_0(arp_cache_inst_n_0),
        .query_request_ready_reg_reg_1(query_request_ready_reg_reg),
        .query_response_valid_reg_reg_0(arp_cache_inst_n_79),
        .query_response_valid_reg_reg_1(arp_cache_inst_n_80),
        .query_response_valid_reg_reg_2(arp_cache_inst_n_81),
        .query_response_valid_reg_reg_3(arp_cache_inst_n_82),
        .query_response_valid_reg_reg_4(arp_cache_inst_n_83),
        .query_response_valid_reg_reg_5(arp_cache_inst_n_84),
        .query_response_valid_reg_reg_6(arp_cache_inst_n_87),
        .query_response_valid_reg_reg_7(arp_cache_inst_n_90),
        .query_response_valid_reg_reg_8(arp_cache_inst_n_91),
        .query_response_valid_reg_reg_9(arp_cache_inst_n_93),
        .\rd_ptr_reg_reg_rep[0]_0 (\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .sync_reg(sync_reg),
        .\sync_reg_reg[3] (arp_cache_inst_n_75),
        .\write_ip_reg_reg[31]_0 (cache_write_request_ip_reg),
        .\write_mac_reg_reg[47]_0 (cache_write_request_mac_reg));
  design_1_axis_udp_ethernet_0_0_arp_eth_rx arp_eth_rx_inst
       (.CO(\outgoing_frame_valid_next1_inferred__1/i__carry__2_n_0 ),
        .D({outgoing_arp_oper_next[3],outgoing_arp_oper_next[1]}),
        .E(cache_write_request_mac_next),
        .Q(incoming_eth_src_mac),
        .S({arp_eth_rx_inst_n_10,arp_eth_rx_inst_n_11,arp_eth_rx_inst_n_12,arp_eth_rx_inst_n_13}),
        .SR(SR),
        .arp_rx_eth_hdr_ready(arp_rx_eth_hdr_ready),
        .incoming_frame_ready(incoming_frame_ready),
        .\m_arp_htype_reg_reg[10]_0 (arp_eth_rx_inst_n_5),
        .\m_arp_oper_reg_reg[1]_0 (outgoing_eth_dest_mac_next),
        .\m_arp_sha_reg_reg[47]_0 (incoming_arp_sha),
        .\m_arp_spa_reg_reg[31]_0 (incoming_arp_spa),
        .\m_arp_tha_reg_reg[10]_0 ({arp_eth_rx_inst_n_21,arp_eth_rx_inst_n_22,arp_eth_rx_inst_n_23,arp_eth_rx_inst_n_24}),
        .\m_arp_tha_reg_reg[22]_0 ({arp_eth_rx_inst_n_25,arp_eth_rx_inst_n_26,arp_eth_rx_inst_n_27,arp_eth_rx_inst_n_28}),
        .\m_arp_tha_reg_reg[34]_0 ({arp_eth_rx_inst_n_29,arp_eth_rx_inst_n_30,arp_eth_rx_inst_n_31,arp_eth_rx_inst_n_32}),
        .\m_arp_tha_reg_reg[46]_0 ({arp_eth_rx_inst_n_33,arp_eth_rx_inst_n_34,arp_eth_rx_inst_n_35,arp_eth_rx_inst_n_36}),
        .\m_arp_tha_reg_reg[47]_0 (\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .\m_arp_tha_reg_reg[7]_0 (\m_arp_tha_reg_reg[7] ),
        .\m_arp_tpa_reg_reg[21]_0 ({arp_eth_rx_inst_n_14,arp_eth_rx_inst_n_15,arp_eth_rx_inst_n_16,arp_eth_rx_inst_n_17}),
        .\m_arp_tpa_reg_reg[31]_0 ({arp_eth_rx_inst_n_18,arp_eth_rx_inst_n_19,arp_eth_rx_inst_n_20}),
        .\m_eth_src_mac_reg_reg[47]_0 (\m_eth_src_mac_reg_reg[47] ),
        .outgoing_arp_tha_next(outgoing_arp_tha_next),
        .\outgoing_arp_tha_reg_reg[0] (\outgoing_frame_valid_next1_inferred__0/i__carry__1_n_1 ),
        .outgoing_frame_valid_reg_reg(arp_eth_rx_inst_n_39),
        .outgoing_frame_valid_reg_reg_0(outgoing_frame_valid_reg_reg_n_0),
        .\ptr_reg_reg[0]_0 (\ptr_reg_reg[0] ),
        .read_arp_header_reg_reg_0(read_arp_header_reg_reg),
        .read_eth_header_next(read_eth_header_next),
        .read_eth_header_reg_reg_0(read_eth_header_reg_reg),
        .rx_eth_payload_axis_tlast(rx_eth_payload_axis_tlast),
        .rx_eth_payload_axis_tuser(rx_eth_payload_axis_tuser),
        .rx_eth_payload_axis_tvalid(rx_eth_payload_axis_tvalid),
        .s_eth_payload_axis_tready_reg_reg_0(s_eth_payload_axis_tready_reg_reg),
        .s_select_arp(s_select_arp),
        .s_select_arp_reg_reg(s_select_arp_reg_reg),
        .s_select_arp_reg_reg_0(s_select_arp_reg_reg_0),
        .s_select_ip_reg0(s_select_ip_reg0),
        .s_select_ip_reg_reg(s_select_ip_reg_reg),
        .s_select_ip_reg_reg_0(s_select_ip_reg_reg_0),
        .s_select_ip_reg_reg_1(s_select_ip_reg_reg_1),
        .sync_reg(sync_reg),
        .temp_m_eth_payload_axis_tvalid_reg_reg(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .temp_m_eth_payload_axis_tvalid_reg_reg_0(temp_m_eth_payload_axis_tvalid_reg_reg_1));
  design_1_axis_udp_ethernet_0_0_arp_eth_tx arp_eth_tx_inst
       (.D(outgoing_arp_tpa_reg),
        .E(E),
        .Q(Q),
        .\arp_oper_reg_reg[0]_0 (outgoing_frame_valid_reg_reg_n_0),
        .\arp_oper_reg_reg[3]_0 ({outgoing_arp_oper_reg[3],outgoing_arp_oper_reg[1:0]}),
        .\arp_spa_reg_reg[31]_0 (data13),
        .\arp_tha_reg_reg[47]_0 (outgoing_arp_tha_reg),
        .arp_tx_eth_hdr_valid(arp_tx_eth_hdr_valid),
        .arp_tx_eth_payload_axis_tlast(arp_tx_eth_payload_axis_tlast),
        .arp_tx_eth_payload_axis_tvalid(arp_tx_eth_payload_axis_tvalid),
        .grant_encoded(grant_encoded),
        .incoming_frame_ready(incoming_frame_ready),
        .\m_eth_dest_mac_reg_reg[47]_0 (\m_eth_dest_mac_reg_reg[47] ),
        .\m_eth_dest_mac_reg_reg[47]_1 (outgoing_eth_dest_mac_reg),
        .\m_eth_payload_axis_tdata_reg_reg[7]_0 (\m_eth_payload_axis_tdata_reg_reg[7] ),
        .\m_eth_payload_axis_tdata_reg_reg[7]_1 (\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .m_eth_payload_axis_tlast_reg_reg_0(m_eth_payload_axis_tlast_reg_reg),
        .m_eth_payload_axis_tlast_reg_reg_1(m_eth_payload_axis_tlast_reg_reg_0),
        .m_eth_payload_axis_tready_int_early(m_eth_payload_axis_tready_int_early),
        .m_eth_payload_axis_tready_int_reg_reg_0(m_eth_payload_axis_tready_int_reg),
        .m_eth_payload_axis_tready_int_reg_reg_1(m_eth_payload_axis_tready_int_reg_reg),
        .m_eth_type_reg0(m_eth_type_reg0),
        .sync_reg(sync_reg),
        .temp_m_eth_payload_axis_tvalid_reg_reg_0(temp_m_eth_payload_axis_tvalid_reg_reg),
        .temp_m_eth_payload_axis_tvalid_reg_reg_1(temp_m_eth_payload_axis_tvalid_reg_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    arp_request_operation_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_76),
        .Q(arp_request_operation_reg),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    arp_request_ready_reg_i_1
       (.I0(arp_request_operation_reg),
        .I1(sync_reg),
        .I2(arp_response_ready),
        .I3(arp_response_valid),
        .O(arp_request_ready_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arp_request_ready_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_request_ready_reg_i_1_n_0),
        .Q(arp_request_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \arp_request_retry_cnt_reg[1]_i_2 
       (.I0(\arp_request_retry_cnt_reg[5]_i_5_n_0 ),
        .I1(\arp_request_retry_cnt_reg[5]_i_4_n_0 ),
        .O(\arp_request_retry_cnt_reg[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \arp_request_retry_cnt_reg[2]_i_1 
       (.I0(arp_request_retry_cnt_reg[0]),
        .I1(arp_request_retry_cnt_reg[1]),
        .I2(arp_request_retry_cnt_reg[2]),
        .O(arp_request_retry_cnt_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \arp_request_retry_cnt_reg[3]_i_1 
       (.I0(arp_request_retry_cnt_reg[2]),
        .I1(arp_request_retry_cnt_reg[1]),
        .I2(arp_request_retry_cnt_reg[0]),
        .I3(arp_request_retry_cnt_reg[3]),
        .O(arp_request_retry_cnt_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \arp_request_retry_cnt_reg[4]_i_1 
       (.I0(arp_request_retry_cnt_reg[3]),
        .I1(arp_request_retry_cnt_reg[0]),
        .I2(arp_request_retry_cnt_reg[1]),
        .I3(arp_request_retry_cnt_reg[2]),
        .I4(arp_request_retry_cnt_reg[4]),
        .O(arp_request_retry_cnt_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \arp_request_retry_cnt_reg[5]_i_10 
       (.I0(\arp_request_timer_reg_reg_n_0_[4] ),
        .I1(\arp_request_timer_reg_reg_n_0_[8] ),
        .I2(\arp_request_timer_reg_reg_n_0_[0] ),
        .I3(\arp_request_timer_reg_reg_n_0_[32] ),
        .O(\arp_request_retry_cnt_reg[5]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \arp_request_retry_cnt_reg[5]_i_11 
       (.I0(\arp_request_timer_reg_reg_n_0_[25] ),
        .I1(\arp_request_timer_reg_reg_n_0_[1] ),
        .I2(\arp_request_timer_reg_reg_n_0_[16] ),
        .I3(\arp_request_timer_reg_reg_n_0_[13] ),
        .O(\arp_request_retry_cnt_reg[5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \arp_request_retry_cnt_reg[5]_i_12 
       (.I0(\arp_request_timer_reg_reg_n_0_[22] ),
        .I1(\arp_request_timer_reg_reg_n_0_[11] ),
        .I2(\arp_request_timer_reg_reg_n_0_[31] ),
        .I3(\arp_request_timer_reg_reg_n_0_[21] ),
        .O(\arp_request_retry_cnt_reg[5]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \arp_request_retry_cnt_reg[5]_i_13 
       (.I0(\arp_request_timer_reg_reg_n_0_[12] ),
        .I1(\arp_request_timer_reg_reg_n_0_[27] ),
        .I2(\arp_request_timer_reg_reg_n_0_[34] ),
        .I3(\arp_request_timer_reg_reg_n_0_[23] ),
        .O(\arp_request_retry_cnt_reg[5]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \arp_request_retry_cnt_reg[5]_i_14 
       (.I0(\arp_request_timer_reg_reg_n_0_[3] ),
        .I1(\arp_request_timer_reg_reg_n_0_[15] ),
        .I2(\arp_request_timer_reg_reg_n_0_[19] ),
        .I3(\arp_request_timer_reg_reg_n_0_[24] ),
        .O(\arp_request_retry_cnt_reg[5]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \arp_request_retry_cnt_reg[5]_i_2 
       (.I0(arp_request_operation_reg),
        .I1(\arp_request_retry_cnt_reg[5]_i_4_n_0 ),
        .I2(\arp_request_retry_cnt_reg[5]_i_5_n_0 ),
        .O(\arp_request_retry_cnt_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \arp_request_retry_cnt_reg[5]_i_3 
       (.I0(arp_request_retry_cnt_reg[4]),
        .I1(arp_request_retry_cnt_reg[2]),
        .I2(arp_request_retry_cnt_reg[1]),
        .I3(arp_request_retry_cnt_reg[0]),
        .I4(arp_request_retry_cnt_reg[3]),
        .I5(arp_request_retry_cnt_reg[5]),
        .O(arp_request_retry_cnt_reg0[5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \arp_request_retry_cnt_reg[5]_i_4 
       (.I0(arp_request_retry_cnt_reg[5]),
        .I1(arp_request_retry_cnt_reg[3]),
        .I2(arp_request_retry_cnt_reg[0]),
        .I3(arp_request_retry_cnt_reg[1]),
        .I4(arp_request_retry_cnt_reg[2]),
        .I5(arp_request_retry_cnt_reg[4]),
        .O(\arp_request_retry_cnt_reg[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \arp_request_retry_cnt_reg[5]_i_5 
       (.I0(\arp_request_retry_cnt_reg[5]_i_6_n_0 ),
        .I1(\arp_request_retry_cnt_reg[5]_i_7_n_0 ),
        .I2(\arp_request_retry_cnt_reg[5]_i_8_n_0 ),
        .I3(\arp_request_retry_cnt_reg[5]_i_9_n_0 ),
        .O(\arp_request_retry_cnt_reg[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \arp_request_retry_cnt_reg[5]_i_6 
       (.I0(\arp_request_timer_reg_reg_n_0_[5] ),
        .I1(\arp_request_timer_reg_reg_n_0_[2] ),
        .I2(\arp_request_timer_reg_reg_n_0_[20] ),
        .I3(\arp_request_timer_reg_reg_n_0_[7] ),
        .I4(\arp_request_retry_cnt_reg[5]_i_10_n_0 ),
        .O(\arp_request_retry_cnt_reg[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \arp_request_retry_cnt_reg[5]_i_7 
       (.I0(\arp_request_timer_reg_reg_n_0_[30] ),
        .I1(\arp_request_timer_reg_reg_n_0_[9] ),
        .I2(\arp_request_timer_reg_reg_n_0_[29] ),
        .I3(\arp_request_timer_reg_reg_n_0_[14] ),
        .I4(\arp_request_retry_cnt_reg[5]_i_11_n_0 ),
        .O(\arp_request_retry_cnt_reg[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \arp_request_retry_cnt_reg[5]_i_8 
       (.I0(\arp_request_timer_reg_reg_n_0_[17] ),
        .I1(\arp_request_timer_reg_reg_n_0_[6] ),
        .I2(\arp_request_timer_reg_reg_n_0_[26] ),
        .I3(\arp_request_timer_reg_reg_n_0_[28] ),
        .I4(\arp_request_retry_cnt_reg[5]_i_12_n_0 ),
        .O(\arp_request_retry_cnt_reg[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \arp_request_retry_cnt_reg[5]_i_9 
       (.I0(\arp_request_timer_reg_reg_n_0_[18] ),
        .I1(\arp_request_timer_reg_reg_n_0_[10] ),
        .I2(\arp_request_timer_reg_reg_n_0_[35] ),
        .I3(\arp_request_timer_reg_reg_n_0_[33] ),
        .I4(\arp_request_retry_cnt_reg[5]_i_13_n_0 ),
        .I5(\arp_request_retry_cnt_reg[5]_i_14_n_0 ),
        .O(\arp_request_retry_cnt_reg[5]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_retry_cnt_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_79),
        .Q(arp_request_retry_cnt_reg[0]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_retry_cnt_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_78),
        .Q(arp_request_retry_cnt_reg[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_retry_cnt_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(\arp_request_retry_cnt_reg[5]_i_2_n_0 ),
        .D(arp_request_retry_cnt_reg0[2]),
        .Q(arp_request_retry_cnt_reg[2]),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_retry_cnt_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(\arp_request_retry_cnt_reg[5]_i_2_n_0 ),
        .D(arp_request_retry_cnt_reg0[3]),
        .Q(arp_request_retry_cnt_reg[3]),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_retry_cnt_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(\arp_request_retry_cnt_reg[5]_i_2_n_0 ),
        .D(arp_request_retry_cnt_reg0[4]),
        .Q(arp_request_retry_cnt_reg[4]),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_retry_cnt_reg_reg[5] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(\arp_request_retry_cnt_reg[5]_i_2_n_0 ),
        .D(arp_request_retry_cnt_reg0[5]),
        .Q(arp_request_retry_cnt_reg[5]),
        .R(arp_cache_inst_n_75));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 arp_request_timer_next0_carry
       (.CI(1'b0),
        .CO({arp_request_timer_next0_carry_n_0,arp_request_timer_next0_carry_n_1,arp_request_timer_next0_carry_n_2,arp_request_timer_next0_carry_n_3}),
        .CYINIT(\arp_request_timer_reg_reg_n_0_[0] ),
        .DI({\arp_request_timer_reg_reg_n_0_[4] ,\arp_request_timer_reg_reg_n_0_[3] ,\arp_request_timer_reg_reg_n_0_[2] ,\arp_request_timer_reg_reg_n_0_[1] }),
        .O(data1[4:1]),
        .S({arp_request_timer_next0_carry_i_1_n_0,arp_request_timer_next0_carry_i_2_n_0,arp_request_timer_next0_carry_i_3_n_0,arp_request_timer_next0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 arp_request_timer_next0_carry__0
       (.CI(arp_request_timer_next0_carry_n_0),
        .CO({arp_request_timer_next0_carry__0_n_0,arp_request_timer_next0_carry__0_n_1,arp_request_timer_next0_carry__0_n_2,arp_request_timer_next0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\arp_request_timer_reg_reg_n_0_[8] ,\arp_request_timer_reg_reg_n_0_[7] ,\arp_request_timer_reg_reg_n_0_[6] ,\arp_request_timer_reg_reg_n_0_[5] }),
        .O(data1[8:5]),
        .S({arp_request_timer_next0_carry__0_i_1_n_0,arp_request_timer_next0_carry__0_i_2_n_0,arp_request_timer_next0_carry__0_i_3_n_0,arp_request_timer_next0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__0_i_1
       (.I0(\arp_request_timer_reg_reg_n_0_[8] ),
        .O(arp_request_timer_next0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__0_i_2
       (.I0(\arp_request_timer_reg_reg_n_0_[7] ),
        .O(arp_request_timer_next0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__0_i_3
       (.I0(\arp_request_timer_reg_reg_n_0_[6] ),
        .O(arp_request_timer_next0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__0_i_4
       (.I0(\arp_request_timer_reg_reg_n_0_[5] ),
        .O(arp_request_timer_next0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 arp_request_timer_next0_carry__1
       (.CI(arp_request_timer_next0_carry__0_n_0),
        .CO({arp_request_timer_next0_carry__1_n_0,arp_request_timer_next0_carry__1_n_1,arp_request_timer_next0_carry__1_n_2,arp_request_timer_next0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\arp_request_timer_reg_reg_n_0_[12] ,\arp_request_timer_reg_reg_n_0_[11] ,\arp_request_timer_reg_reg_n_0_[10] ,\arp_request_timer_reg_reg_n_0_[9] }),
        .O(data1[12:9]),
        .S({arp_request_timer_next0_carry__1_i_1_n_0,arp_request_timer_next0_carry__1_i_2_n_0,arp_request_timer_next0_carry__1_i_3_n_0,arp_request_timer_next0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__1_i_1
       (.I0(\arp_request_timer_reg_reg_n_0_[12] ),
        .O(arp_request_timer_next0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__1_i_2
       (.I0(\arp_request_timer_reg_reg_n_0_[11] ),
        .O(arp_request_timer_next0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__1_i_3
       (.I0(\arp_request_timer_reg_reg_n_0_[10] ),
        .O(arp_request_timer_next0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__1_i_4
       (.I0(\arp_request_timer_reg_reg_n_0_[9] ),
        .O(arp_request_timer_next0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 arp_request_timer_next0_carry__2
       (.CI(arp_request_timer_next0_carry__1_n_0),
        .CO({arp_request_timer_next0_carry__2_n_0,arp_request_timer_next0_carry__2_n_1,arp_request_timer_next0_carry__2_n_2,arp_request_timer_next0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\arp_request_timer_reg_reg_n_0_[16] ,\arp_request_timer_reg_reg_n_0_[15] ,\arp_request_timer_reg_reg_n_0_[14] ,\arp_request_timer_reg_reg_n_0_[13] }),
        .O(data1[16:13]),
        .S({arp_request_timer_next0_carry__2_i_1_n_0,arp_request_timer_next0_carry__2_i_2_n_0,arp_request_timer_next0_carry__2_i_3_n_0,arp_request_timer_next0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__2_i_1
       (.I0(\arp_request_timer_reg_reg_n_0_[16] ),
        .O(arp_request_timer_next0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__2_i_2
       (.I0(\arp_request_timer_reg_reg_n_0_[15] ),
        .O(arp_request_timer_next0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__2_i_3
       (.I0(\arp_request_timer_reg_reg_n_0_[14] ),
        .O(arp_request_timer_next0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__2_i_4
       (.I0(\arp_request_timer_reg_reg_n_0_[13] ),
        .O(arp_request_timer_next0_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 arp_request_timer_next0_carry__3
       (.CI(arp_request_timer_next0_carry__2_n_0),
        .CO({arp_request_timer_next0_carry__3_n_0,arp_request_timer_next0_carry__3_n_1,arp_request_timer_next0_carry__3_n_2,arp_request_timer_next0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\arp_request_timer_reg_reg_n_0_[20] ,\arp_request_timer_reg_reg_n_0_[19] ,\arp_request_timer_reg_reg_n_0_[18] ,\arp_request_timer_reg_reg_n_0_[17] }),
        .O(data1[20:17]),
        .S({arp_request_timer_next0_carry__3_i_1_n_0,arp_request_timer_next0_carry__3_i_2_n_0,arp_request_timer_next0_carry__3_i_3_n_0,arp_request_timer_next0_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__3_i_1
       (.I0(\arp_request_timer_reg_reg_n_0_[20] ),
        .O(arp_request_timer_next0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__3_i_2
       (.I0(\arp_request_timer_reg_reg_n_0_[19] ),
        .O(arp_request_timer_next0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__3_i_3
       (.I0(\arp_request_timer_reg_reg_n_0_[18] ),
        .O(arp_request_timer_next0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__3_i_4
       (.I0(\arp_request_timer_reg_reg_n_0_[17] ),
        .O(arp_request_timer_next0_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 arp_request_timer_next0_carry__4
       (.CI(arp_request_timer_next0_carry__3_n_0),
        .CO({arp_request_timer_next0_carry__4_n_0,arp_request_timer_next0_carry__4_n_1,arp_request_timer_next0_carry__4_n_2,arp_request_timer_next0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\arp_request_timer_reg_reg_n_0_[24] ,\arp_request_timer_reg_reg_n_0_[23] ,\arp_request_timer_reg_reg_n_0_[22] ,\arp_request_timer_reg_reg_n_0_[21] }),
        .O(data1[24:21]),
        .S({arp_request_timer_next0_carry__4_i_1_n_0,arp_request_timer_next0_carry__4_i_2_n_0,arp_request_timer_next0_carry__4_i_3_n_0,arp_request_timer_next0_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__4_i_1
       (.I0(\arp_request_timer_reg_reg_n_0_[24] ),
        .O(arp_request_timer_next0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__4_i_2
       (.I0(\arp_request_timer_reg_reg_n_0_[23] ),
        .O(arp_request_timer_next0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__4_i_3
       (.I0(\arp_request_timer_reg_reg_n_0_[22] ),
        .O(arp_request_timer_next0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__4_i_4
       (.I0(\arp_request_timer_reg_reg_n_0_[21] ),
        .O(arp_request_timer_next0_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 arp_request_timer_next0_carry__5
       (.CI(arp_request_timer_next0_carry__4_n_0),
        .CO({arp_request_timer_next0_carry__5_n_0,arp_request_timer_next0_carry__5_n_1,arp_request_timer_next0_carry__5_n_2,arp_request_timer_next0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\arp_request_timer_reg_reg_n_0_[28] ,\arp_request_timer_reg_reg_n_0_[27] ,\arp_request_timer_reg_reg_n_0_[26] ,\arp_request_timer_reg_reg_n_0_[25] }),
        .O(data1[28:25]),
        .S({arp_request_timer_next0_carry__5_i_1_n_0,arp_request_timer_next0_carry__5_i_2_n_0,arp_request_timer_next0_carry__5_i_3_n_0,arp_request_timer_next0_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__5_i_1
       (.I0(\arp_request_timer_reg_reg_n_0_[28] ),
        .O(arp_request_timer_next0_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__5_i_2
       (.I0(\arp_request_timer_reg_reg_n_0_[27] ),
        .O(arp_request_timer_next0_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__5_i_3
       (.I0(\arp_request_timer_reg_reg_n_0_[26] ),
        .O(arp_request_timer_next0_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__5_i_4
       (.I0(\arp_request_timer_reg_reg_n_0_[25] ),
        .O(arp_request_timer_next0_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 arp_request_timer_next0_carry__6
       (.CI(arp_request_timer_next0_carry__5_n_0),
        .CO({arp_request_timer_next0_carry__6_n_0,arp_request_timer_next0_carry__6_n_1,arp_request_timer_next0_carry__6_n_2,arp_request_timer_next0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({\arp_request_timer_reg_reg_n_0_[32] ,\arp_request_timer_reg_reg_n_0_[31] ,\arp_request_timer_reg_reg_n_0_[30] ,\arp_request_timer_reg_reg_n_0_[29] }),
        .O(data1[32:29]),
        .S({arp_request_timer_next0_carry__6_i_1_n_0,arp_request_timer_next0_carry__6_i_2_n_0,arp_request_timer_next0_carry__6_i_3_n_0,arp_request_timer_next0_carry__6_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__6_i_1
       (.I0(\arp_request_timer_reg_reg_n_0_[32] ),
        .O(arp_request_timer_next0_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__6_i_2
       (.I0(\arp_request_timer_reg_reg_n_0_[31] ),
        .O(arp_request_timer_next0_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__6_i_3
       (.I0(\arp_request_timer_reg_reg_n_0_[30] ),
        .O(arp_request_timer_next0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__6_i_4
       (.I0(\arp_request_timer_reg_reg_n_0_[29] ),
        .O(arp_request_timer_next0_carry__6_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 arp_request_timer_next0_carry__7
       (.CI(arp_request_timer_next0_carry__6_n_0),
        .CO({NLW_arp_request_timer_next0_carry__7_CO_UNCONNECTED[3:2],arp_request_timer_next0_carry__7_n_2,arp_request_timer_next0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\arp_request_timer_reg_reg_n_0_[34] ,\arp_request_timer_reg_reg_n_0_[33] }),
        .O({NLW_arp_request_timer_next0_carry__7_O_UNCONNECTED[3],data1[35:33]}),
        .S({1'b0,arp_request_timer_next0_carry__7_i_1_n_0,arp_request_timer_next0_carry__7_i_2_n_0,arp_request_timer_next0_carry__7_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__7_i_1
       (.I0(\arp_request_timer_reg_reg_n_0_[35] ),
        .O(arp_request_timer_next0_carry__7_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__7_i_2
       (.I0(\arp_request_timer_reg_reg_n_0_[34] ),
        .O(arp_request_timer_next0_carry__7_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry__7_i_3
       (.I0(\arp_request_timer_reg_reg_n_0_[33] ),
        .O(arp_request_timer_next0_carry__7_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry_i_1
       (.I0(\arp_request_timer_reg_reg_n_0_[4] ),
        .O(arp_request_timer_next0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry_i_2
       (.I0(\arp_request_timer_reg_reg_n_0_[3] ),
        .O(arp_request_timer_next0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry_i_3
       (.I0(\arp_request_timer_reg_reg_n_0_[2] ),
        .O(arp_request_timer_next0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    arp_request_timer_next0_carry_i_4
       (.I0(\arp_request_timer_reg_reg_n_0_[1] ),
        .O(arp_request_timer_next0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \arp_request_timer_reg[0]_i_1 
       (.I0(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .I1(\arp_request_timer_reg_reg_n_0_[0] ),
        .O(arp_request_timer_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arp_request_timer_reg[10]_i_1 
       (.I0(data1[10]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .I2(\arp_request_timer_reg[35]_i_2_n_0 ),
        .O(arp_request_timer_next[10]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \arp_request_timer_reg[11]_i_1 
       (.I0(data1[11]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .O(arp_request_timer_next[11]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arp_request_timer_reg[14]_i_1 
       (.I0(data1[14]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .I2(\arp_request_timer_reg[35]_i_2_n_0 ),
        .O(arp_request_timer_next[14]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \arp_request_timer_reg[16]_i_1 
       (.I0(data1[16]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .O(arp_request_timer_next[16]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \arp_request_timer_reg[19]_i_1 
       (.I0(data1[19]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .O(arp_request_timer_next[19]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \arp_request_timer_reg[1]_i_1 
       (.I0(data1[1]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .O(arp_request_timer_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \arp_request_timer_reg[20]_i_1 
       (.I0(data1[20]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .O(arp_request_timer_next[20]));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \arp_request_timer_reg[22]_i_2 
       (.I0(\arp_request_retry_cnt_reg[5]_i_5_n_0 ),
        .I1(arp_request_retry_cnt_reg[2]),
        .I2(arp_request_retry_cnt_reg[5]),
        .I3(arp_request_retry_cnt_reg[4]),
        .I4(arp_request_retry_cnt_reg[1]),
        .I5(arp_request_retry_cnt_reg[3]),
        .O(\arp_request_timer_reg[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arp_request_timer_reg[24]_i_1 
       (.I0(data1[24]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .I2(\arp_request_timer_reg[35]_i_2_n_0 ),
        .O(arp_request_timer_next[24]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arp_request_timer_reg[28]_i_1 
       (.I0(data1[28]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .I2(\arp_request_timer_reg[35]_i_2_n_0 ),
        .O(arp_request_timer_next[28]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \arp_request_timer_reg[29]_i_1 
       (.I0(data1[29]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .O(arp_request_timer_next[29]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \arp_request_timer_reg[2]_i_1 
       (.I0(data1[2]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .O(arp_request_timer_next[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arp_request_timer_reg[30]_i_1 
       (.I0(data1[30]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .I2(\arp_request_timer_reg[35]_i_2_n_0 ),
        .O(arp_request_timer_next[30]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arp_request_timer_reg[31]_i_1 
       (.I0(data1[31]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .I2(\arp_request_timer_reg[35]_i_2_n_0 ),
        .O(arp_request_timer_next[31]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arp_request_timer_reg[32]_i_1 
       (.I0(data1[32]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .I2(\arp_request_timer_reg[35]_i_2_n_0 ),
        .O(arp_request_timer_next[32]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arp_request_timer_reg[33]_i_1 
       (.I0(data1[33]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .I2(\arp_request_timer_reg[35]_i_2_n_0 ),
        .O(arp_request_timer_next[33]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arp_request_timer_reg[34]_i_1 
       (.I0(data1[34]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .I2(\arp_request_timer_reg[35]_i_2_n_0 ),
        .O(arp_request_timer_next[34]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arp_request_timer_reg[35]_i_1 
       (.I0(data1[35]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .I2(\arp_request_timer_reg[35]_i_2_n_0 ),
        .O(arp_request_timer_next[35]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \arp_request_timer_reg[35]_i_2 
       (.I0(arp_request_retry_cnt_reg[3]),
        .I1(arp_request_retry_cnt_reg[1]),
        .I2(arp_request_retry_cnt_reg[4]),
        .I3(arp_request_retry_cnt_reg[5]),
        .I4(arp_request_retry_cnt_reg[2]),
        .O(\arp_request_timer_reg[35]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \arp_request_timer_reg[3]_i_1 
       (.I0(data1[3]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .O(arp_request_timer_next[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \arp_request_timer_reg[4]_i_1 
       (.I0(data1[4]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .O(arp_request_timer_next[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \arp_request_timer_reg[5]_i_1 
       (.I0(data1[5]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .O(arp_request_timer_next[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \arp_request_timer_reg[6]_i_1 
       (.I0(data1[6]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .O(arp_request_timer_next[6]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arp_request_timer_reg[8]_i_1 
       (.I0(data1[8]),
        .I1(\arp_request_retry_cnt_reg[1]_i_2_n_0 ),
        .I2(\arp_request_timer_reg[35]_i_2_n_0 ),
        .O(arp_request_timer_next[8]));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[0]),
        .Q(\arp_request_timer_reg_reg_n_0_[0] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[10] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[10]),
        .Q(\arp_request_timer_reg_reg_n_0_[10] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[11] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[11]),
        .Q(\arp_request_timer_reg_reg_n_0_[11] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[12] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_cache_inst_n_81),
        .D(arp_cache_inst_n_91),
        .Q(\arp_request_timer_reg_reg_n_0_[12] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[13] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_cache_inst_n_81),
        .D(arp_cache_inst_n_90),
        .Q(\arp_request_timer_reg_reg_n_0_[13] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[14] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[14]),
        .Q(\arp_request_timer_reg_reg_n_0_[14] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[15] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_cache_inst_n_81),
        .D(arp_cache_inst_n_89),
        .Q(\arp_request_timer_reg_reg_n_0_[15] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[16] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[16]),
        .Q(\arp_request_timer_reg_reg_n_0_[16] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[17] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_cache_inst_n_81),
        .D(arp_cache_inst_n_88),
        .Q(\arp_request_timer_reg_reg_n_0_[17] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[18] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_cache_inst_n_81),
        .D(arp_cache_inst_n_87),
        .Q(\arp_request_timer_reg_reg_n_0_[18] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[19] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[19]),
        .Q(\arp_request_timer_reg_reg_n_0_[19] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[1]),
        .Q(\arp_request_timer_reg_reg_n_0_[1] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[20] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[20]),
        .Q(\arp_request_timer_reg_reg_n_0_[20] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[21] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_cache_inst_n_81),
        .D(arp_cache_inst_n_86),
        .Q(\arp_request_timer_reg_reg_n_0_[21] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[22] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_cache_inst_n_81),
        .D(arp_cache_inst_n_85),
        .Q(\arp_request_timer_reg_reg_n_0_[22] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[23] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_cache_inst_n_81),
        .D(arp_cache_inst_n_84),
        .Q(\arp_request_timer_reg_reg_n_0_[23] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[24] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[24]),
        .Q(\arp_request_timer_reg_reg_n_0_[24] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[25] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_cache_inst_n_81),
        .D(arp_cache_inst_n_83),
        .Q(\arp_request_timer_reg_reg_n_0_[25] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[26] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_cache_inst_n_81),
        .D(arp_cache_inst_n_82),
        .Q(\arp_request_timer_reg_reg_n_0_[26] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[27] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_cache_inst_n_81),
        .D(arp_cache_inst_n_80),
        .Q(\arp_request_timer_reg_reg_n_0_[27] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[28] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[28]),
        .Q(\arp_request_timer_reg_reg_n_0_[28] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[29] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[29]),
        .Q(\arp_request_timer_reg_reg_n_0_[29] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[2]),
        .Q(\arp_request_timer_reg_reg_n_0_[2] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[30] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[30]),
        .Q(\arp_request_timer_reg_reg_n_0_[30] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[31] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[31]),
        .Q(\arp_request_timer_reg_reg_n_0_[31] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[32] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[32]),
        .Q(\arp_request_timer_reg_reg_n_0_[32] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[33] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[33]),
        .Q(\arp_request_timer_reg_reg_n_0_[33] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[34] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[34]),
        .Q(\arp_request_timer_reg_reg_n_0_[34] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[35] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[35]),
        .Q(\arp_request_timer_reg_reg_n_0_[35] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[3]),
        .Q(\arp_request_timer_reg_reg_n_0_[3] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[4]),
        .Q(\arp_request_timer_reg_reg_n_0_[4] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[5] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[5]),
        .Q(\arp_request_timer_reg_reg_n_0_[5] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[6] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[6]),
        .Q(\arp_request_timer_reg_reg_n_0_[6] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[7] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_cache_inst_n_81),
        .D(arp_cache_inst_n_93),
        .Q(\arp_request_timer_reg_reg_n_0_[7] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[8] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg),
        .D(arp_request_timer_next[8]),
        .Q(\arp_request_timer_reg_reg_n_0_[8] ),
        .R(arp_cache_inst_n_75));
  FDRE #(
    .INIT(1'b0)) 
    \arp_request_timer_reg_reg[9] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_cache_inst_n_81),
        .D(arp_cache_inst_n_92),
        .Q(\arp_request_timer_reg_reg_n_0_[9] ),
        .R(sync_reg));
  LUT2 #(
    .INIT(4'h8)) 
    arp_response_error_reg_i_1
       (.I0(arp_request_operation_reg),
        .I1(cache_query_request_valid_reg_i_4_n_0),
        .O(arp_response_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arp_response_error_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_response_error_reg_i_1_n_0),
        .Q(arp_response_error_reg_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \arp_response_mac_reg[47]_i_1 
       (.I0(cache_query_request_valid_reg_reg_0),
        .I1(arp_request_operation_reg),
        .I2(cache_query_request_valid_reg),
        .I3(arp_request_ready),
        .I4(arp_request_valid),
        .O(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_12),
        .Q(\arp_response_mac_reg_reg[47]_0 [0]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[10] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_22),
        .Q(\arp_response_mac_reg_reg[47]_0 [10]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[11] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_23),
        .Q(\arp_response_mac_reg_reg[47]_0 [11]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[12] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_24),
        .Q(\arp_response_mac_reg_reg[47]_0 [12]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[13] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_25),
        .Q(\arp_response_mac_reg_reg[47]_0 [13]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[14] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_26),
        .Q(\arp_response_mac_reg_reg[47]_0 [14]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[15] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_27),
        .Q(\arp_response_mac_reg_reg[47]_0 [15]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[16] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_28),
        .Q(\arp_response_mac_reg_reg[47]_0 [16]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[17] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_29),
        .Q(\arp_response_mac_reg_reg[47]_0 [17]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[18] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_30),
        .Q(\arp_response_mac_reg_reg[47]_0 [18]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[19] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_31),
        .Q(\arp_response_mac_reg_reg[47]_0 [19]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_13),
        .Q(\arp_response_mac_reg_reg[47]_0 [1]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[20] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_32),
        .Q(\arp_response_mac_reg_reg[47]_0 [20]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[21] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_33),
        .Q(\arp_response_mac_reg_reg[47]_0 [21]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[22] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_34),
        .Q(\arp_response_mac_reg_reg[47]_0 [22]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[23] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_35),
        .Q(\arp_response_mac_reg_reg[47]_0 [23]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[24] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_36),
        .Q(\arp_response_mac_reg_reg[47]_0 [24]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[25] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_37),
        .Q(\arp_response_mac_reg_reg[47]_0 [25]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[26] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_38),
        .Q(\arp_response_mac_reg_reg[47]_0 [26]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[27] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_39),
        .Q(\arp_response_mac_reg_reg[47]_0 [27]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[28] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_40),
        .Q(\arp_response_mac_reg_reg[47]_0 [28]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[29] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_41),
        .Q(\arp_response_mac_reg_reg[47]_0 [29]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_14),
        .Q(\arp_response_mac_reg_reg[47]_0 [2]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[30] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_42),
        .Q(\arp_response_mac_reg_reg[47]_0 [30]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[31] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_43),
        .Q(\arp_response_mac_reg_reg[47]_0 [31]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[32] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_44),
        .Q(\arp_response_mac_reg_reg[47]_0 [32]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[33] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_45),
        .Q(\arp_response_mac_reg_reg[47]_0 [33]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[34] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_46),
        .Q(\arp_response_mac_reg_reg[47]_0 [34]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[35] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_47),
        .Q(\arp_response_mac_reg_reg[47]_0 [35]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[36] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_48),
        .Q(\arp_response_mac_reg_reg[47]_0 [36]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[37] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_49),
        .Q(\arp_response_mac_reg_reg[47]_0 [37]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[38] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_50),
        .Q(\arp_response_mac_reg_reg[47]_0 [38]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[39] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_51),
        .Q(\arp_response_mac_reg_reg[47]_0 [39]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_15),
        .Q(\arp_response_mac_reg_reg[47]_0 [3]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[40] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_52),
        .Q(\arp_response_mac_reg_reg[47]_0 [40]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[41] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_53),
        .Q(\arp_response_mac_reg_reg[47]_0 [41]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[42] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_54),
        .Q(\arp_response_mac_reg_reg[47]_0 [42]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[43] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_55),
        .Q(\arp_response_mac_reg_reg[47]_0 [43]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[44] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_56),
        .Q(\arp_response_mac_reg_reg[47]_0 [44]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[45] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_57),
        .Q(\arp_response_mac_reg_reg[47]_0 [45]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[46] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_58),
        .Q(\arp_response_mac_reg_reg[47]_0 [46]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[47] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_59),
        .Q(\arp_response_mac_reg_reg[47]_0 [47]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_16),
        .Q(\arp_response_mac_reg_reg[47]_0 [4]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[5] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_17),
        .Q(\arp_response_mac_reg_reg[47]_0 [5]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[6] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_18),
        .Q(\arp_response_mac_reg_reg[47]_0 [6]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[7] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_19),
        .Q(\arp_response_mac_reg_reg[47]_0 [7]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[8] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_20),
        .Q(\arp_response_mac_reg_reg[47]_0 [8]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \arp_response_mac_reg_reg[9] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_21),
        .Q(\arp_response_mac_reg_reg[47]_0 [9]),
        .S(\arp_response_mac_reg[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    arp_response_valid_reg_i_2
       (.I0(arp_response_valid),
        .I1(arp_response_ready),
        .O(arp_response_valid_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arp_response_valid_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_77),
        .Q(arp_response_valid),
        .R(sync_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \cache_query_request_ip_reg[31]_i_1 
       (.I0(arp_request_operation_reg_reg_0),
        .I1(arp_request_ip_reg[31]),
        .O(\cache_query_request_ip_reg[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \cache_query_request_ip_reg[7]_i_2 
       (.I0(cache_query_request_valid_reg_reg_0),
        .I1(arp_request_operation_reg),
        .I2(cache_query_request_valid_reg),
        .I3(arp_request_ready),
        .I4(arp_request_valid),
        .O(arp_request_operation_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_query_request_ip_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(\cache_query_request_ip_reg_reg[0]_2 ),
        .Q(\cache_query_request_ip_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_query_request_ip_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg_reg_0),
        .D(D[0]),
        .Q(arp_request_ip_reg[1]),
        .R(\cache_query_request_ip_reg_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cache_query_request_ip_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg_reg_0),
        .D(D[1]),
        .Q(arp_request_ip_reg[2]),
        .R(\cache_query_request_ip_reg_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cache_query_request_ip_reg_reg[31] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(\cache_query_request_ip_reg[31]_i_1_n_0 ),
        .Q(arp_request_ip_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_query_request_ip_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg_reg_0),
        .D(D[2]),
        .Q(arp_request_ip_reg[3]),
        .R(\cache_query_request_ip_reg_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cache_query_request_ip_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg_reg_0),
        .D(D[3]),
        .Q(arp_request_ip_reg[4]),
        .R(\cache_query_request_ip_reg_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cache_query_request_ip_reg_reg[5] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg_reg_0),
        .D(D[4]),
        .Q(arp_request_ip_reg[5]),
        .R(\cache_query_request_ip_reg_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cache_query_request_ip_reg_reg[6] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg_reg_0),
        .D(D[5]),
        .Q(arp_request_ip_reg[6]),
        .R(\cache_query_request_ip_reg_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cache_query_request_ip_reg_reg[7] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_request_operation_reg_reg_0),
        .D(D[6]),
        .Q(arp_request_ip_reg[7]),
        .R(\cache_query_request_ip_reg_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    cache_query_request_valid_reg_i_2
       (.I0(arp_request_ready),
        .I1(arp_request_valid),
        .O(cache_query_request_valid_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cache_query_request_valid_reg_i_4
       (.I0(\arp_request_retry_cnt_reg[5]_i_4_n_0 ),
        .I1(\arp_request_retry_cnt_reg[5]_i_5_n_0 ),
        .O(cache_query_request_valid_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cache_query_request_valid_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_cache_inst_n_11),
        .Q(cache_query_request_valid_reg),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[0]),
        .Q(cache_write_request_ip_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[10] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[10]),
        .Q(cache_write_request_ip_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[11] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[11]),
        .Q(cache_write_request_ip_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[12] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[12]),
        .Q(cache_write_request_ip_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[13] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[13]),
        .Q(cache_write_request_ip_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[14] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[14]),
        .Q(cache_write_request_ip_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[15] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[15]),
        .Q(cache_write_request_ip_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[16] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[16]),
        .Q(cache_write_request_ip_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[17] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[17]),
        .Q(cache_write_request_ip_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[18] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[18]),
        .Q(cache_write_request_ip_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[19] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[19]),
        .Q(cache_write_request_ip_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[1]),
        .Q(cache_write_request_ip_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[20] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[20]),
        .Q(cache_write_request_ip_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[21] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[21]),
        .Q(cache_write_request_ip_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[22] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[22]),
        .Q(cache_write_request_ip_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[23] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[23]),
        .Q(cache_write_request_ip_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[24] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[24]),
        .Q(cache_write_request_ip_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[25] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[25]),
        .Q(cache_write_request_ip_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[26] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[26]),
        .Q(cache_write_request_ip_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[27] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[27]),
        .Q(cache_write_request_ip_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[28] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[28]),
        .Q(cache_write_request_ip_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[29] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[29]),
        .Q(cache_write_request_ip_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[2]),
        .Q(cache_write_request_ip_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[30] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[30]),
        .Q(cache_write_request_ip_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[31] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[31]),
        .Q(cache_write_request_ip_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[3]),
        .Q(cache_write_request_ip_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[4]),
        .Q(cache_write_request_ip_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[5] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[5]),
        .Q(cache_write_request_ip_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[6] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[6]),
        .Q(cache_write_request_ip_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[7] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[7]),
        .Q(cache_write_request_ip_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[8] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[8]),
        .Q(cache_write_request_ip_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_ip_reg_reg[9] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_spa[9]),
        .Q(cache_write_request_ip_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[0]),
        .Q(cache_write_request_mac_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[10] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[10]),
        .Q(cache_write_request_mac_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[11] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[11]),
        .Q(cache_write_request_mac_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[12] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[12]),
        .Q(cache_write_request_mac_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[13] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[13]),
        .Q(cache_write_request_mac_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[14] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[14]),
        .Q(cache_write_request_mac_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[15] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[15]),
        .Q(cache_write_request_mac_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[16] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[16]),
        .Q(cache_write_request_mac_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[17] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[17]),
        .Q(cache_write_request_mac_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[18] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[18]),
        .Q(cache_write_request_mac_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[19] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[19]),
        .Q(cache_write_request_mac_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[1]),
        .Q(cache_write_request_mac_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[20] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[20]),
        .Q(cache_write_request_mac_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[21] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[21]),
        .Q(cache_write_request_mac_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[22] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[22]),
        .Q(cache_write_request_mac_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[23] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[23]),
        .Q(cache_write_request_mac_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[24] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[24]),
        .Q(cache_write_request_mac_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[25] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[25]),
        .Q(cache_write_request_mac_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[26] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[26]),
        .Q(cache_write_request_mac_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[27] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[27]),
        .Q(cache_write_request_mac_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[28] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[28]),
        .Q(cache_write_request_mac_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[29] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[29]),
        .Q(cache_write_request_mac_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[2]),
        .Q(cache_write_request_mac_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[30] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[30]),
        .Q(cache_write_request_mac_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[31] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[31]),
        .Q(cache_write_request_mac_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[32] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[32]),
        .Q(cache_write_request_mac_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[33] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[33]),
        .Q(cache_write_request_mac_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[34] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[34]),
        .Q(cache_write_request_mac_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[35] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[35]),
        .Q(cache_write_request_mac_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[36] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[36]),
        .Q(cache_write_request_mac_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[37] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[37]),
        .Q(cache_write_request_mac_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[38] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[38]),
        .Q(cache_write_request_mac_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[39] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[39]),
        .Q(cache_write_request_mac_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[3]),
        .Q(cache_write_request_mac_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[40] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[40]),
        .Q(cache_write_request_mac_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[41] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[41]),
        .Q(cache_write_request_mac_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[42] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[42]),
        .Q(cache_write_request_mac_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[43] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[43]),
        .Q(cache_write_request_mac_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[44] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[44]),
        .Q(cache_write_request_mac_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[45] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[45]),
        .Q(cache_write_request_mac_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[46] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[46]),
        .Q(cache_write_request_mac_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[47] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[47]),
        .Q(cache_write_request_mac_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[4]),
        .Q(cache_write_request_mac_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[5] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[5]),
        .Q(cache_write_request_mac_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[6] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[6]),
        .Q(cache_write_request_mac_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[7] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[7]),
        .Q(cache_write_request_mac_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[8] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[8]),
        .Q(cache_write_request_mac_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cache_write_request_mac_reg_reg[9] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(cache_write_request_mac_next),
        .D(incoming_arp_sha[9]),
        .Q(cache_write_request_mac_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cache_write_request_valid_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(cache_write_request_mac_next),
        .Q(cache_write_request_valid_reg),
        .R(sync_reg));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_arp_oper_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(outgoing_arp_oper_next[3]),
        .Q(outgoing_arp_oper_reg[0]),
        .S(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_oper_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(outgoing_arp_oper_next[1]),
        .Q(outgoing_arp_oper_reg[1]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_oper_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(outgoing_arp_oper_next[3]),
        .Q(outgoing_arp_oper_reg[3]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[0]),
        .Q(outgoing_arp_tha_reg[0]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[10] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[10]),
        .Q(outgoing_arp_tha_reg[10]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[11] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[11]),
        .Q(outgoing_arp_tha_reg[11]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[12] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[12]),
        .Q(outgoing_arp_tha_reg[12]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[13] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[13]),
        .Q(outgoing_arp_tha_reg[13]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[14] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[14]),
        .Q(outgoing_arp_tha_reg[14]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[15] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[15]),
        .Q(outgoing_arp_tha_reg[15]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[16] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[16]),
        .Q(outgoing_arp_tha_reg[16]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[17] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[17]),
        .Q(outgoing_arp_tha_reg[17]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[18] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[18]),
        .Q(outgoing_arp_tha_reg[18]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[19] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[19]),
        .Q(outgoing_arp_tha_reg[19]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[1]),
        .Q(outgoing_arp_tha_reg[1]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[20] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[20]),
        .Q(outgoing_arp_tha_reg[20]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[21] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[21]),
        .Q(outgoing_arp_tha_reg[21]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[22] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[22]),
        .Q(outgoing_arp_tha_reg[22]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[23] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[23]),
        .Q(outgoing_arp_tha_reg[23]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[24] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[24]),
        .Q(outgoing_arp_tha_reg[24]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[25] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[25]),
        .Q(outgoing_arp_tha_reg[25]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[26] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[26]),
        .Q(outgoing_arp_tha_reg[26]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[27] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[27]),
        .Q(outgoing_arp_tha_reg[27]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[28] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[28]),
        .Q(outgoing_arp_tha_reg[28]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[29] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[29]),
        .Q(outgoing_arp_tha_reg[29]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[2]),
        .Q(outgoing_arp_tha_reg[2]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[30] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[30]),
        .Q(outgoing_arp_tha_reg[30]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[31] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[31]),
        .Q(outgoing_arp_tha_reg[31]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[32] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[32]),
        .Q(outgoing_arp_tha_reg[32]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[33] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[33]),
        .Q(outgoing_arp_tha_reg[33]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[34] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[34]),
        .Q(outgoing_arp_tha_reg[34]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[35] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[35]),
        .Q(outgoing_arp_tha_reg[35]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[36] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[36]),
        .Q(outgoing_arp_tha_reg[36]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[37] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[37]),
        .Q(outgoing_arp_tha_reg[37]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[38] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[38]),
        .Q(outgoing_arp_tha_reg[38]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[39] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[39]),
        .Q(outgoing_arp_tha_reg[39]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[3]),
        .Q(outgoing_arp_tha_reg[3]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[40] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[40]),
        .Q(outgoing_arp_tha_reg[40]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[41] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[41]),
        .Q(outgoing_arp_tha_reg[41]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[42] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[42]),
        .Q(outgoing_arp_tha_reg[42]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[43] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[43]),
        .Q(outgoing_arp_tha_reg[43]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[44] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[44]),
        .Q(outgoing_arp_tha_reg[44]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[45] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[45]),
        .Q(outgoing_arp_tha_reg[45]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[46] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[46]),
        .Q(outgoing_arp_tha_reg[46]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[47] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[47]),
        .Q(outgoing_arp_tha_reg[47]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[4]),
        .Q(outgoing_arp_tha_reg[4]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[5] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[5]),
        .Q(outgoing_arp_tha_reg[5]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[6] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[6]),
        .Q(outgoing_arp_tha_reg[6]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[7] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[7]),
        .Q(outgoing_arp_tha_reg[7]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[8] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[8]),
        .Q(outgoing_arp_tha_reg[8]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tha_reg_reg[9] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_arp_sha[9]),
        .Q(outgoing_arp_tha_reg[9]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(arp_cache_inst_n_73),
        .Q(outgoing_arp_tpa_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[10] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[10]),
        .Q(outgoing_arp_tpa_reg[10]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[11] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[11]),
        .Q(outgoing_arp_tpa_reg[11]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[12] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[12]),
        .Q(outgoing_arp_tpa_reg[12]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[13] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[13]),
        .Q(outgoing_arp_tpa_reg[13]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[14] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[14]),
        .Q(outgoing_arp_tpa_reg[14]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[15] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[15]),
        .Q(outgoing_arp_tpa_reg[15]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[16] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[16]),
        .Q(outgoing_arp_tpa_reg[16]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[17] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[17]),
        .Q(outgoing_arp_tpa_reg[17]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[18] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[18]),
        .Q(outgoing_arp_tpa_reg[18]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[19] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(arp_cache_inst_n_64),
        .Q(outgoing_arp_tpa_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(arp_cache_inst_n_72),
        .Q(outgoing_arp_tpa_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[20] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[20]),
        .Q(outgoing_arp_tpa_reg[20]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[21] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(arp_cache_inst_n_63),
        .Q(outgoing_arp_tpa_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[22] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[22]),
        .Q(outgoing_arp_tpa_reg[22]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[23] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(arp_cache_inst_n_62),
        .Q(outgoing_arp_tpa_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[24] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[24]),
        .Q(outgoing_arp_tpa_reg[24]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[25] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[25]),
        .Q(outgoing_arp_tpa_reg[25]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[26] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[26]),
        .Q(outgoing_arp_tpa_reg[26]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[27] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[27]),
        .Q(outgoing_arp_tpa_reg[27]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[28] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[28]),
        .Q(outgoing_arp_tpa_reg[28]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[29] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[29]),
        .Q(outgoing_arp_tpa_reg[29]),
        .R(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(arp_cache_inst_n_71),
        .Q(outgoing_arp_tpa_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[30] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(arp_cache_inst_n_61),
        .Q(outgoing_arp_tpa_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[31] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(arp_cache_inst_n_60),
        .Q(outgoing_arp_tpa_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(arp_cache_inst_n_70),
        .Q(outgoing_arp_tpa_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(arp_cache_inst_n_69),
        .Q(outgoing_arp_tpa_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[5] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(arp_cache_inst_n_68),
        .Q(outgoing_arp_tpa_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[6] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(arp_cache_inst_n_67),
        .Q(outgoing_arp_tpa_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[7] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(arp_cache_inst_n_66),
        .Q(outgoing_arp_tpa_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[8] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(arp_cache_inst_n_65),
        .Q(outgoing_arp_tpa_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_arp_tpa_reg_reg[9] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(arp_eth_rx_inst_n_5),
        .D(incoming_arp_spa[9]),
        .Q(outgoing_arp_tpa_reg[9]),
        .R(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[0]),
        .Q(outgoing_eth_dest_mac_reg[0]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[10] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[10]),
        .Q(outgoing_eth_dest_mac_reg[10]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[11] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[11]),
        .Q(outgoing_eth_dest_mac_reg[11]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[12] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[12]),
        .Q(outgoing_eth_dest_mac_reg[12]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[13] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[13]),
        .Q(outgoing_eth_dest_mac_reg[13]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[14] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[14]),
        .Q(outgoing_eth_dest_mac_reg[14]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[15] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[15]),
        .Q(outgoing_eth_dest_mac_reg[15]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[16] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[16]),
        .Q(outgoing_eth_dest_mac_reg[16]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[17] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[17]),
        .Q(outgoing_eth_dest_mac_reg[17]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[18] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[18]),
        .Q(outgoing_eth_dest_mac_reg[18]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[19] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[19]),
        .Q(outgoing_eth_dest_mac_reg[19]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[1]),
        .Q(outgoing_eth_dest_mac_reg[1]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[20] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[20]),
        .Q(outgoing_eth_dest_mac_reg[20]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[21] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[21]),
        .Q(outgoing_eth_dest_mac_reg[21]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[22] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[22]),
        .Q(outgoing_eth_dest_mac_reg[22]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[23] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[23]),
        .Q(outgoing_eth_dest_mac_reg[23]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[24] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[24]),
        .Q(outgoing_eth_dest_mac_reg[24]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[25] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[25]),
        .Q(outgoing_eth_dest_mac_reg[25]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[26] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[26]),
        .Q(outgoing_eth_dest_mac_reg[26]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[27] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[27]),
        .Q(outgoing_eth_dest_mac_reg[27]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[28] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[28]),
        .Q(outgoing_eth_dest_mac_reg[28]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[29] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[29]),
        .Q(outgoing_eth_dest_mac_reg[29]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[2]),
        .Q(outgoing_eth_dest_mac_reg[2]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[30] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[30]),
        .Q(outgoing_eth_dest_mac_reg[30]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[31] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[31]),
        .Q(outgoing_eth_dest_mac_reg[31]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[32] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[32]),
        .Q(outgoing_eth_dest_mac_reg[32]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[33] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[33]),
        .Q(outgoing_eth_dest_mac_reg[33]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[34] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[34]),
        .Q(outgoing_eth_dest_mac_reg[34]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[35] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[35]),
        .Q(outgoing_eth_dest_mac_reg[35]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[36] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[36]),
        .Q(outgoing_eth_dest_mac_reg[36]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[37] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[37]),
        .Q(outgoing_eth_dest_mac_reg[37]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[38] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[38]),
        .Q(outgoing_eth_dest_mac_reg[38]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[39] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[39]),
        .Q(outgoing_eth_dest_mac_reg[39]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[3]),
        .Q(outgoing_eth_dest_mac_reg[3]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[40] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[40]),
        .Q(outgoing_eth_dest_mac_reg[40]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[41] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[41]),
        .Q(outgoing_eth_dest_mac_reg[41]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[42] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[42]),
        .Q(outgoing_eth_dest_mac_reg[42]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[43] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[43]),
        .Q(outgoing_eth_dest_mac_reg[43]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[44] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[44]),
        .Q(outgoing_eth_dest_mac_reg[44]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[45] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[45]),
        .Q(outgoing_eth_dest_mac_reg[45]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[46] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[46]),
        .Q(outgoing_eth_dest_mac_reg[46]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[47] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[47]),
        .Q(outgoing_eth_dest_mac_reg[47]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[4]),
        .Q(outgoing_eth_dest_mac_reg[4]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[5] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[5]),
        .Q(outgoing_eth_dest_mac_reg[5]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[6] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[6]),
        .Q(outgoing_eth_dest_mac_reg[6]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[7] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[7]),
        .Q(outgoing_eth_dest_mac_reg[7]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[8] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[8]),
        .Q(outgoing_eth_dest_mac_reg[8]),
        .S(outgoing_arp_tha_next));
  FDSE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[9] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(outgoing_eth_dest_mac_next),
        .D(incoming_eth_src_mac[9]),
        .Q(outgoing_eth_dest_mac_reg[9]),
        .S(outgoing_arp_tha_next));
  CARRY4 \outgoing_frame_valid_next1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\outgoing_frame_valid_next1_inferred__0/i__carry_n_0 ,\outgoing_frame_valid_next1_inferred__0/i__carry_n_1 ,\outgoing_frame_valid_next1_inferred__0/i__carry_n_2 ,\outgoing_frame_valid_next1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outgoing_frame_valid_next1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({arp_eth_rx_inst_n_10,arp_eth_rx_inst_n_11,arp_eth_rx_inst_n_12,arp_eth_rx_inst_n_13}));
  CARRY4 \outgoing_frame_valid_next1_inferred__0/i__carry__0 
       (.CI(\outgoing_frame_valid_next1_inferred__0/i__carry_n_0 ),
        .CO({\outgoing_frame_valid_next1_inferred__0/i__carry__0_n_0 ,\outgoing_frame_valid_next1_inferred__0/i__carry__0_n_1 ,\outgoing_frame_valid_next1_inferred__0/i__carry__0_n_2 ,\outgoing_frame_valid_next1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outgoing_frame_valid_next1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({arp_eth_rx_inst_n_14,arp_eth_rx_inst_n_15,arp_eth_rx_inst_n_16,arp_eth_rx_inst_n_17}));
  CARRY4 \outgoing_frame_valid_next1_inferred__0/i__carry__1 
       (.CI(\outgoing_frame_valid_next1_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_outgoing_frame_valid_next1_inferred__0/i__carry__1_CO_UNCONNECTED [3],\outgoing_frame_valid_next1_inferred__0/i__carry__1_n_1 ,\outgoing_frame_valid_next1_inferred__0/i__carry__1_n_2 ,\outgoing_frame_valid_next1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outgoing_frame_valid_next1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,arp_eth_rx_inst_n_18,arp_eth_rx_inst_n_19,arp_eth_rx_inst_n_20}));
  CARRY4 \outgoing_frame_valid_next1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\outgoing_frame_valid_next1_inferred__1/i__carry_n_0 ,\outgoing_frame_valid_next1_inferred__1/i__carry_n_1 ,\outgoing_frame_valid_next1_inferred__1/i__carry_n_2 ,\outgoing_frame_valid_next1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outgoing_frame_valid_next1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({arp_eth_rx_inst_n_21,arp_eth_rx_inst_n_22,arp_eth_rx_inst_n_23,arp_eth_rx_inst_n_24}));
  CARRY4 \outgoing_frame_valid_next1_inferred__1/i__carry__0 
       (.CI(\outgoing_frame_valid_next1_inferred__1/i__carry_n_0 ),
        .CO({\outgoing_frame_valid_next1_inferred__1/i__carry__0_n_0 ,\outgoing_frame_valid_next1_inferred__1/i__carry__0_n_1 ,\outgoing_frame_valid_next1_inferred__1/i__carry__0_n_2 ,\outgoing_frame_valid_next1_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outgoing_frame_valid_next1_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({arp_eth_rx_inst_n_25,arp_eth_rx_inst_n_26,arp_eth_rx_inst_n_27,arp_eth_rx_inst_n_28}));
  CARRY4 \outgoing_frame_valid_next1_inferred__1/i__carry__1 
       (.CI(\outgoing_frame_valid_next1_inferred__1/i__carry__0_n_0 ),
        .CO({\outgoing_frame_valid_next1_inferred__1/i__carry__1_n_0 ,\outgoing_frame_valid_next1_inferred__1/i__carry__1_n_1 ,\outgoing_frame_valid_next1_inferred__1/i__carry__1_n_2 ,\outgoing_frame_valid_next1_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outgoing_frame_valid_next1_inferred__1/i__carry__1_O_UNCONNECTED [3:0]),
        .S({arp_eth_rx_inst_n_29,arp_eth_rx_inst_n_30,arp_eth_rx_inst_n_31,arp_eth_rx_inst_n_32}));
  CARRY4 \outgoing_frame_valid_next1_inferred__1/i__carry__2 
       (.CI(\outgoing_frame_valid_next1_inferred__1/i__carry__1_n_0 ),
        .CO({\outgoing_frame_valid_next1_inferred__1/i__carry__2_n_0 ,\outgoing_frame_valid_next1_inferred__1/i__carry__2_n_1 ,\outgoing_frame_valid_next1_inferred__1/i__carry__2_n_2 ,\outgoing_frame_valid_next1_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outgoing_frame_valid_next1_inferred__1/i__carry__2_O_UNCONNECTED [3:0]),
        .S({arp_eth_rx_inst_n_33,arp_eth_rx_inst_n_34,arp_eth_rx_inst_n_35,arp_eth_rx_inst_n_36}));
  FDRE #(
    .INIT(1'b0)) 
    outgoing_frame_valid_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .CE(1'b1),
        .D(arp_eth_rx_inst_n_39),
        .Q(outgoing_frame_valid_reg_reg_n_0),
        .R(sync_reg));
  LUT2 #(
    .INIT(4'h8)) 
    query_ip_valid_reg_i_1
       (.I0(cache_query_request_valid_reg),
        .I1(arp_cache_inst_n_0),
        .O(query_ip_valid_reg_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "arp_cache" *) 
module design_1_axis_udp_ethernet_0_0_arp_cache
   (query_request_ready_reg_reg_0,
    D,
    query_request_ready_reg_reg_1,
    cache_query_request_valid_reg_reg,
    cache_query_request_valid_reg_reg_0,
    cache_query_request_valid_reg_reg_1,
    cache_query_request_valid_reg_reg_2,
    cache_query_request_valid_reg_reg_3,
    cache_query_request_valid_reg_reg_4,
    cache_query_request_valid_reg_reg_5,
    cache_query_request_valid_reg_reg_6,
    cache_query_request_valid_reg_reg_7,
    cache_query_request_valid_reg_reg_8,
    cache_query_request_valid_reg_reg_9,
    cache_query_request_valid_reg_reg_10,
    cache_query_request_valid_reg_reg_11,
    cache_query_request_valid_reg_reg_12,
    cache_query_request_valid_reg_reg_13,
    cache_query_request_valid_reg_reg_14,
    cache_query_request_valid_reg_reg_15,
    cache_query_request_valid_reg_reg_16,
    cache_query_request_valid_reg_reg_17,
    cache_query_request_valid_reg_reg_18,
    cache_query_request_valid_reg_reg_19,
    cache_query_request_valid_reg_reg_20,
    cache_query_request_valid_reg_reg_21,
    cache_query_request_valid_reg_reg_22,
    cache_query_request_valid_reg_reg_23,
    cache_query_request_valid_reg_reg_24,
    cache_query_request_valid_reg_reg_25,
    cache_query_request_valid_reg_reg_26,
    cache_query_request_valid_reg_reg_27,
    cache_query_request_valid_reg_reg_28,
    cache_query_request_valid_reg_reg_29,
    cache_query_request_valid_reg_reg_30,
    cache_query_request_valid_reg_reg_31,
    cache_query_request_valid_reg_reg_32,
    cache_query_request_valid_reg_reg_33,
    cache_query_request_valid_reg_reg_34,
    cache_query_request_valid_reg_reg_35,
    cache_query_request_valid_reg_reg_36,
    cache_query_request_valid_reg_reg_37,
    cache_query_request_valid_reg_reg_38,
    cache_query_request_valid_reg_reg_39,
    cache_query_request_valid_reg_reg_40,
    cache_query_request_valid_reg_reg_41,
    cache_query_request_valid_reg_reg_42,
    cache_query_request_valid_reg_reg_43,
    cache_query_request_valid_reg_reg_44,
    cache_query_request_valid_reg_reg_45,
    cache_query_request_valid_reg_reg_46,
    cache_query_request_valid_reg_reg_47,
    \cache_query_request_ip_reg_reg[31] ,
    outgoing_arp_tha_next,
    \sync_reg_reg[3] ,
    cache_query_request_valid_reg_reg_48,
    cache_query_request_valid_reg_reg_49,
    \arp_request_retry_cnt_reg_reg[0] ,
    query_response_valid_reg_reg_0,
    query_response_valid_reg_reg_1,
    query_response_valid_reg_reg_2,
    query_response_valid_reg_reg_3,
    query_response_valid_reg_reg_4,
    query_response_valid_reg_reg_5,
    \arp_request_retry_cnt_reg_reg[2] ,
    \arp_request_timer_reg_reg[24] ,
    query_response_valid_reg_reg_6,
    \arp_request_timer_reg_reg[20] ,
    \arp_request_timer_reg_reg[16] ,
    query_response_valid_reg_reg_7,
    query_response_valid_reg_reg_8,
    \arp_request_timer_reg_reg[12] ,
    query_response_valid_reg_reg_9,
    \rd_ptr_reg_reg_rep[0]_0 ,
    sync_reg,
    query_ip_valid_reg_reg_0,
    cache_query_request_valid_reg,
    ip_addr_mem_reg_0,
    arp_request_ip_reg,
    ip_addr_mem_reg_1,
    ip_addr_mem_reg_2,
    \query_ip_reg_reg[0]_0 ,
    ip_addr_mem_reg_3,
    ip_addr_mem_reg_4,
    ip_addr_mem_reg_5,
    ip_addr_mem_reg_6,
    ip_addr_mem_reg_7,
    cache_query_request_valid_reg_reg_50,
    cache_query_request_valid_reg_reg_51,
    arp_request_operation_reg,
    arp_request_operation_reg_reg,
    Q,
    \outgoing_arp_tpa_reg_reg[29] ,
    \outgoing_arp_tpa_reg_reg[29]_0 ,
    \write_ip_reg_reg[31]_0 ,
    arp_response_valid_reg_reg,
    arp_response_valid_reg_reg_0,
    ip_addr_mem_reg_8,
    arp_request_retry_cnt_reg,
    \arp_request_retry_cnt_reg_reg[1] ,
    data1,
    \arp_request_timer_reg_reg[22] ,
    \write_mac_reg_reg[47]_0 ,
    cache_write_request_valid_reg);
  output query_request_ready_reg_reg_0;
  output [8:0]D;
  output query_request_ready_reg_reg_1;
  output cache_query_request_valid_reg_reg;
  output cache_query_request_valid_reg_reg_0;
  output cache_query_request_valid_reg_reg_1;
  output cache_query_request_valid_reg_reg_2;
  output cache_query_request_valid_reg_reg_3;
  output cache_query_request_valid_reg_reg_4;
  output cache_query_request_valid_reg_reg_5;
  output cache_query_request_valid_reg_reg_6;
  output cache_query_request_valid_reg_reg_7;
  output cache_query_request_valid_reg_reg_8;
  output cache_query_request_valid_reg_reg_9;
  output cache_query_request_valid_reg_reg_10;
  output cache_query_request_valid_reg_reg_11;
  output cache_query_request_valid_reg_reg_12;
  output cache_query_request_valid_reg_reg_13;
  output cache_query_request_valid_reg_reg_14;
  output cache_query_request_valid_reg_reg_15;
  output cache_query_request_valid_reg_reg_16;
  output cache_query_request_valid_reg_reg_17;
  output cache_query_request_valid_reg_reg_18;
  output cache_query_request_valid_reg_reg_19;
  output cache_query_request_valid_reg_reg_20;
  output cache_query_request_valid_reg_reg_21;
  output cache_query_request_valid_reg_reg_22;
  output cache_query_request_valid_reg_reg_23;
  output cache_query_request_valid_reg_reg_24;
  output cache_query_request_valid_reg_reg_25;
  output cache_query_request_valid_reg_reg_26;
  output cache_query_request_valid_reg_reg_27;
  output cache_query_request_valid_reg_reg_28;
  output cache_query_request_valid_reg_reg_29;
  output cache_query_request_valid_reg_reg_30;
  output cache_query_request_valid_reg_reg_31;
  output cache_query_request_valid_reg_reg_32;
  output cache_query_request_valid_reg_reg_33;
  output cache_query_request_valid_reg_reg_34;
  output cache_query_request_valid_reg_reg_35;
  output cache_query_request_valid_reg_reg_36;
  output cache_query_request_valid_reg_reg_37;
  output cache_query_request_valid_reg_reg_38;
  output cache_query_request_valid_reg_reg_39;
  output cache_query_request_valid_reg_reg_40;
  output cache_query_request_valid_reg_reg_41;
  output cache_query_request_valid_reg_reg_42;
  output cache_query_request_valid_reg_reg_43;
  output cache_query_request_valid_reg_reg_44;
  output cache_query_request_valid_reg_reg_45;
  output cache_query_request_valid_reg_reg_46;
  output cache_query_request_valid_reg_reg_47;
  output [13:0]\cache_query_request_ip_reg_reg[31] ;
  output outgoing_arp_tha_next;
  output \sync_reg_reg[3] ;
  output cache_query_request_valid_reg_reg_48;
  output cache_query_request_valid_reg_reg_49;
  output \arp_request_retry_cnt_reg_reg[0] ;
  output query_response_valid_reg_reg_0;
  output query_response_valid_reg_reg_1;
  output query_response_valid_reg_reg_2;
  output query_response_valid_reg_reg_3;
  output query_response_valid_reg_reg_4;
  output query_response_valid_reg_reg_5;
  output \arp_request_retry_cnt_reg_reg[2] ;
  output \arp_request_timer_reg_reg[24] ;
  output query_response_valid_reg_reg_6;
  output \arp_request_timer_reg_reg[20] ;
  output \arp_request_timer_reg_reg[16] ;
  output query_response_valid_reg_reg_7;
  output query_response_valid_reg_reg_8;
  output \arp_request_timer_reg_reg[12] ;
  output query_response_valid_reg_reg_9;
  input \rd_ptr_reg_reg_rep[0]_0 ;
  input [0:0]sync_reg;
  input query_ip_valid_reg_reg_0;
  input cache_query_request_valid_reg;
  input ip_addr_mem_reg_0;
  input [7:0]arp_request_ip_reg;
  input ip_addr_mem_reg_1;
  input ip_addr_mem_reg_2;
  input \query_ip_reg_reg[0]_0 ;
  input ip_addr_mem_reg_3;
  input ip_addr_mem_reg_4;
  input ip_addr_mem_reg_5;
  input ip_addr_mem_reg_6;
  input ip_addr_mem_reg_7;
  input cache_query_request_valid_reg_reg_50;
  input cache_query_request_valid_reg_reg_51;
  input arp_request_operation_reg;
  input arp_request_operation_reg_reg;
  input [13:0]Q;
  input \outgoing_arp_tpa_reg_reg[29] ;
  input \outgoing_arp_tpa_reg_reg[29]_0 ;
  input [31:0]\write_ip_reg_reg[31]_0 ;
  input arp_response_valid_reg_reg;
  input arp_response_valid_reg_reg_0;
  input ip_addr_mem_reg_8;
  input [1:0]arp_request_retry_cnt_reg;
  input \arp_request_retry_cnt_reg_reg[1] ;
  input [12:0]data1;
  input \arp_request_timer_reg_reg[22] ;
  input [47:0]\write_mac_reg_reg[47]_0 ;
  input cache_write_request_valid_reg;

  wire [8:0]D;
  wire [13:0]Q;
  wire [7:0]arp_request_ip_reg;
  wire arp_request_operation_reg;
  wire arp_request_operation_reg_reg;
  wire [1:0]arp_request_retry_cnt_reg;
  wire \arp_request_retry_cnt_reg[1]_i_3_n_0 ;
  wire \arp_request_retry_cnt_reg_reg[0] ;
  wire \arp_request_retry_cnt_reg_reg[1] ;
  wire \arp_request_retry_cnt_reg_reg[2] ;
  wire \arp_request_timer_reg_reg[12] ;
  wire \arp_request_timer_reg_reg[16] ;
  wire \arp_request_timer_reg_reg[20] ;
  wire \arp_request_timer_reg_reg[22] ;
  wire \arp_request_timer_reg_reg[24] ;
  wire arp_response_valid_reg_reg;
  wire arp_response_valid_reg_reg_0;
  wire [13:0]\cache_query_request_ip_reg_reg[31] ;
  wire cache_query_request_valid_reg;
  wire cache_query_request_valid_reg_i_3_n_0;
  wire cache_query_request_valid_reg_reg;
  wire cache_query_request_valid_reg_reg_0;
  wire cache_query_request_valid_reg_reg_1;
  wire cache_query_request_valid_reg_reg_10;
  wire cache_query_request_valid_reg_reg_11;
  wire cache_query_request_valid_reg_reg_12;
  wire cache_query_request_valid_reg_reg_13;
  wire cache_query_request_valid_reg_reg_14;
  wire cache_query_request_valid_reg_reg_15;
  wire cache_query_request_valid_reg_reg_16;
  wire cache_query_request_valid_reg_reg_17;
  wire cache_query_request_valid_reg_reg_18;
  wire cache_query_request_valid_reg_reg_19;
  wire cache_query_request_valid_reg_reg_2;
  wire cache_query_request_valid_reg_reg_20;
  wire cache_query_request_valid_reg_reg_21;
  wire cache_query_request_valid_reg_reg_22;
  wire cache_query_request_valid_reg_reg_23;
  wire cache_query_request_valid_reg_reg_24;
  wire cache_query_request_valid_reg_reg_25;
  wire cache_query_request_valid_reg_reg_26;
  wire cache_query_request_valid_reg_reg_27;
  wire cache_query_request_valid_reg_reg_28;
  wire cache_query_request_valid_reg_reg_29;
  wire cache_query_request_valid_reg_reg_3;
  wire cache_query_request_valid_reg_reg_30;
  wire cache_query_request_valid_reg_reg_31;
  wire cache_query_request_valid_reg_reg_32;
  wire cache_query_request_valid_reg_reg_33;
  wire cache_query_request_valid_reg_reg_34;
  wire cache_query_request_valid_reg_reg_35;
  wire cache_query_request_valid_reg_reg_36;
  wire cache_query_request_valid_reg_reg_37;
  wire cache_query_request_valid_reg_reg_38;
  wire cache_query_request_valid_reg_reg_39;
  wire cache_query_request_valid_reg_reg_4;
  wire cache_query_request_valid_reg_reg_40;
  wire cache_query_request_valid_reg_reg_41;
  wire cache_query_request_valid_reg_reg_42;
  wire cache_query_request_valid_reg_reg_43;
  wire cache_query_request_valid_reg_reg_44;
  wire cache_query_request_valid_reg_reg_45;
  wire cache_query_request_valid_reg_reg_46;
  wire cache_query_request_valid_reg_reg_47;
  wire cache_query_request_valid_reg_reg_48;
  wire cache_query_request_valid_reg_reg_49;
  wire cache_query_request_valid_reg_reg_5;
  wire cache_query_request_valid_reg_reg_50;
  wire cache_query_request_valid_reg_reg_51;
  wire cache_query_request_valid_reg_reg_6;
  wire cache_query_request_valid_reg_reg_7;
  wire cache_query_request_valid_reg_reg_8;
  wire cache_query_request_valid_reg_reg_9;
  wire cache_query_response_error;
  wire [47:0]cache_query_response_mac;
  wire cache_query_response_valid;
  wire cache_write_request_valid_reg;
  wire clear_cache_reg;
  wire clear_cache_reg_i_1_n_0;
  wire clear_cache_reg_i_2_n_0;
  wire [12:0]data1;
  wire ip_addr_mem_reg_0;
  wire ip_addr_mem_reg_1;
  wire ip_addr_mem_reg_2;
  wire ip_addr_mem_reg_3;
  wire ip_addr_mem_reg_4;
  wire ip_addr_mem_reg_5;
  wire ip_addr_mem_reg_6;
  wire ip_addr_mem_reg_7;
  wire ip_addr_mem_reg_8;
  wire ip_addr_mem_reg_i_14_n_0;
  wire ip_addr_mem_reg_i_16_n_0;
  wire ip_addr_mem_reg_i_1_n_0;
  wire ip_addr_mem_reg_i_2_n_0;
  wire ip_addr_mem_reg_i_3_n_0;
  wire ip_addr_mem_reg_i_4_n_0;
  wire ip_addr_mem_reg_i_5_n_0;
  wire ip_addr_mem_reg_i_6_n_0;
  wire ip_addr_mem_reg_i_7_n_0;
  wire ip_addr_mem_reg_i_8_n_0;
  wire ip_addr_mem_reg_i_9_n_0;
  wire mem_write;
  wire outgoing_arp_tha_next;
  wire \outgoing_arp_tpa_reg_reg[29] ;
  wire \outgoing_arp_tpa_reg_reg[29]_0 ;
  wire p_0_in;
  wire [30:0]query_ip_reg;
  wire \query_ip_reg_reg[0]_0 ;
  wire query_ip_valid_reg;
  wire query_ip_valid_reg_reg_0;
  wire query_request_ready_reg_reg_0;
  wire query_request_ready_reg_reg_1;
  wire query_response_error_next1;
  wire query_response_error_next10_in;
  wire [31:0]query_response_error_next2;
  wire query_response_error_reg_i_10_n_0;
  wire query_response_error_reg_i_11_n_0;
  wire query_response_error_reg_i_12_n_0;
  wire query_response_error_reg_i_13_n_0;
  wire query_response_error_reg_i_14_n_0;
  wire query_response_error_reg_i_15_n_0;
  wire query_response_error_reg_i_16_n_0;
  wire query_response_error_reg_i_1_n_0;
  wire query_response_error_reg_i_5_n_0;
  wire query_response_error_reg_i_6_n_0;
  wire query_response_error_reg_i_7_n_0;
  wire query_response_error_reg_i_9_n_0;
  wire query_response_error_reg_reg_i_2_n_2;
  wire query_response_error_reg_reg_i_2_n_3;
  wire query_response_error_reg_reg_i_4_n_0;
  wire query_response_error_reg_reg_i_4_n_1;
  wire query_response_error_reg_reg_i_4_n_2;
  wire query_response_error_reg_reg_i_4_n_3;
  wire query_response_error_reg_reg_i_8_n_0;
  wire query_response_error_reg_reg_i_8_n_1;
  wire query_response_error_reg_reg_i_8_n_2;
  wire query_response_error_reg_reg_i_8_n_3;
  wire query_response_valid_reg_reg_0;
  wire query_response_valid_reg_reg_1;
  wire query_response_valid_reg_reg_2;
  wire query_response_valid_reg_reg_3;
  wire query_response_valid_reg_reg_4;
  wire query_response_valid_reg_reg_5;
  wire query_response_valid_reg_reg_6;
  wire query_response_valid_reg_reg_7;
  wire query_response_valid_reg_reg_8;
  wire query_response_valid_reg_reg_9;
  wire [8:0]rd_ptr_reg;
  wire [8:0]rd_ptr_reg__0;
  wire \rd_ptr_reg_reg_rep[0]_0 ;
  wire store_write;
  wire [0:0]sync_reg;
  wire \sync_reg_reg[3] ;
  wire valid_mem_reg_0_127_0_0_i_1_n_0;
  wire valid_mem_reg_0_127_0_0_n_0;
  wire valid_mem_reg_0_127_0_0_n_1;
  wire valid_mem_reg_128_255_0_0_i_1_n_0;
  wire valid_mem_reg_128_255_0_0_n_0;
  wire valid_mem_reg_128_255_0_0_n_1;
  wire valid_mem_reg_256_383_0_0_i_1_n_0;
  wire valid_mem_reg_256_383_0_0_n_0;
  wire valid_mem_reg_256_383_0_0_n_1;
  wire valid_mem_reg_384_511_0_0_i_1_n_0;
  wire valid_mem_reg_384_511_0_0_n_0;
  wire valid_mem_reg_384_511_0_0_n_1;
  wire [8:0]wr_ptr_reg;
  wire \wr_ptr_reg[0]_i_1_n_0 ;
  wire \wr_ptr_reg[0]_i_2_n_0 ;
  wire \wr_ptr_reg[0]_i_3_n_0 ;
  wire \wr_ptr_reg[1]_i_1_n_0 ;
  wire \wr_ptr_reg[1]_i_2_n_0 ;
  wire \wr_ptr_reg[1]_i_3_n_0 ;
  wire \wr_ptr_reg[1]_i_4_n_0 ;
  wire \wr_ptr_reg[1]_i_5_n_0 ;
  wire \wr_ptr_reg[2]_i_1_n_0 ;
  wire \wr_ptr_reg[2]_i_3_n_0 ;
  wire \wr_ptr_reg[3]_i_1_n_0 ;
  wire \wr_ptr_reg[3]_i_3_n_0 ;
  wire \wr_ptr_reg[4]_i_3_n_0 ;
  wire \wr_ptr_reg[4]_i_4_n_0 ;
  wire \wr_ptr_reg[5]_i_1_n_0 ;
  wire \wr_ptr_reg[5]_i_2_n_0 ;
  wire \wr_ptr_reg[5]_i_3_n_0 ;
  wire \wr_ptr_reg[5]_i_4_n_0 ;
  wire \wr_ptr_reg[6]_i_1_n_0 ;
  wire \wr_ptr_reg[6]_i_2_n_0 ;
  wire \wr_ptr_reg[6]_i_3_n_0 ;
  wire \wr_ptr_reg[6]_i_4_n_0 ;
  wire \wr_ptr_reg[6]_i_5_n_0 ;
  wire \wr_ptr_reg[7]_i_1_n_0 ;
  wire \wr_ptr_reg[7]_i_2_n_0 ;
  wire \wr_ptr_reg[7]_i_3_n_0 ;
  wire \wr_ptr_reg[7]_i_4_n_0 ;
  wire \wr_ptr_reg[8]_i_1_n_0 ;
  wire \wr_ptr_reg[8]_i_2_n_0 ;
  wire \wr_ptr_reg[8]_i_3_n_0 ;
  wire \wr_ptr_reg[8]_i_4_n_0 ;
  wire \wr_ptr_reg[8]_i_5_n_0 ;
  wire \wr_ptr_reg[8]_i_6_n_0 ;
  wire \wr_ptr_reg_reg[4]_i_1_n_0 ;
  wire [31:0]write_ip_reg;
  wire [31:0]\write_ip_reg_reg[31]_0 ;
  wire write_ip_valid_reg;
  wire write_ip_valid_reg_i_1_n_0;
  wire [47:0]write_mac_reg;
  wire [47:0]\write_mac_reg_reg[47]_0 ;
  wire [4:2]write_request_hash;
  wire [1:0]NLW_ip_addr_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ip_addr_mem_reg_DOPBDOP_UNCONNECTED;
  wire NLW_mac_addr_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mac_addr_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mac_addr_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mac_addr_mem_reg_SBITERR_UNCONNECTED;
  wire [31:16]NLW_mac_addr_mem_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mac_addr_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mac_addr_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mac_addr_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mac_addr_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_query_response_error_reg_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_query_response_error_reg_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_query_response_error_reg_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_query_response_error_reg_reg_i_8_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00CF8080)) 
    arp_request_operation_reg_i_1
       (.I0(cache_query_request_valid_reg),
        .I1(cache_query_response_error),
        .I2(cache_query_response_valid),
        .I3(arp_request_operation_reg_reg),
        .I4(arp_request_operation_reg),
        .O(cache_query_request_valid_reg_reg_48));
  LUT6 #(
    .INIT(64'hAAAAFFFF5555C000)) 
    \arp_request_retry_cnt_reg[0]_i_1 
       (.I0(\arp_request_retry_cnt_reg_reg[1] ),
        .I1(cache_query_response_valid),
        .I2(cache_query_request_valid_reg),
        .I3(cache_query_response_error),
        .I4(arp_request_operation_reg),
        .I5(arp_request_retry_cnt_reg[0]),
        .O(query_response_valid_reg_reg_0));
  LUT5 #(
    .INIT(32'hFFEFFF10)) 
    \arp_request_retry_cnt_reg[1]_i_1 
       (.I0(arp_request_retry_cnt_reg[0]),
        .I1(\arp_request_retry_cnt_reg_reg[1] ),
        .I2(arp_request_operation_reg),
        .I3(\arp_request_retry_cnt_reg[1]_i_3_n_0 ),
        .I4(arp_request_retry_cnt_reg[1]),
        .O(\arp_request_retry_cnt_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \arp_request_retry_cnt_reg[1]_i_3 
       (.I0(arp_request_operation_reg),
        .I1(cache_query_response_error),
        .I2(cache_query_request_valid_reg),
        .I3(cache_query_response_valid),
        .O(\arp_request_retry_cnt_reg[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \arp_request_retry_cnt_reg[5]_i_1 
       (.I0(sync_reg),
        .I1(cache_query_response_valid),
        .I2(cache_query_request_valid_reg),
        .I3(cache_query_response_error),
        .I4(arp_request_operation_reg),
        .O(\sync_reg_reg[3] ));
  LUT6 #(
    .INIT(64'hDDDDDDDDFDDDDDDD)) 
    \arp_request_timer_reg[12]_i_1 
       (.I0(\arp_request_retry_cnt_reg_reg[1] ),
        .I1(data1[2]),
        .I2(cache_query_response_valid),
        .I3(cache_query_request_valid_reg),
        .I4(cache_query_response_error),
        .I5(arp_request_operation_reg),
        .O(query_response_valid_reg_reg_8));
  LUT6 #(
    .INIT(64'hDDDDDDDDFDDDDDDD)) 
    \arp_request_timer_reg[13]_i_1 
       (.I0(\arp_request_retry_cnt_reg_reg[1] ),
        .I1(data1[3]),
        .I2(cache_query_response_valid),
        .I3(cache_query_request_valid_reg),
        .I4(cache_query_response_error),
        .I5(arp_request_operation_reg),
        .O(query_response_valid_reg_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \arp_request_timer_reg[15]_i_1 
       (.I0(data1[4]),
        .I1(\arp_request_retry_cnt_reg_reg[1] ),
        .I2(\arp_request_timer_reg_reg[22] ),
        .I3(\arp_request_retry_cnt_reg[1]_i_3_n_0 ),
        .O(\arp_request_timer_reg_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \arp_request_timer_reg[17]_i_1 
       (.I0(data1[5]),
        .I1(\arp_request_retry_cnt_reg_reg[1] ),
        .I2(\arp_request_timer_reg_reg[22] ),
        .I3(\arp_request_retry_cnt_reg[1]_i_3_n_0 ),
        .O(\arp_request_timer_reg_reg[20] ));
  LUT6 #(
    .INIT(64'hDDDDDDDDFDDDDDDD)) 
    \arp_request_timer_reg[18]_i_1 
       (.I0(\arp_request_retry_cnt_reg_reg[1] ),
        .I1(data1[6]),
        .I2(cache_query_response_valid),
        .I3(cache_query_request_valid_reg),
        .I4(cache_query_response_error),
        .I5(arp_request_operation_reg),
        .O(query_response_valid_reg_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \arp_request_timer_reg[21]_i_1 
       (.I0(data1[7]),
        .I1(\arp_request_retry_cnt_reg_reg[1] ),
        .I2(\arp_request_timer_reg_reg[22] ),
        .I3(\arp_request_retry_cnt_reg[1]_i_3_n_0 ),
        .O(\arp_request_timer_reg_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \arp_request_timer_reg[22]_i_1 
       (.I0(\arp_request_timer_reg_reg[22] ),
        .I1(data1[8]),
        .I2(\arp_request_retry_cnt_reg_reg[1] ),
        .I3(\arp_request_retry_cnt_reg[1]_i_3_n_0 ),
        .O(\arp_request_retry_cnt_reg_reg[2] ));
  LUT6 #(
    .INIT(64'hDDDDDDDDFDDDDDDD)) 
    \arp_request_timer_reg[23]_i_1 
       (.I0(\arp_request_retry_cnt_reg_reg[1] ),
        .I1(data1[9]),
        .I2(cache_query_response_valid),
        .I3(cache_query_request_valid_reg),
        .I4(cache_query_response_error),
        .I5(arp_request_operation_reg),
        .O(query_response_valid_reg_reg_5));
  LUT6 #(
    .INIT(64'hDDDDDDDDFDDDDDDD)) 
    \arp_request_timer_reg[25]_i_1 
       (.I0(\arp_request_retry_cnt_reg_reg[1] ),
        .I1(data1[10]),
        .I2(cache_query_response_valid),
        .I3(cache_query_request_valid_reg),
        .I4(cache_query_response_error),
        .I5(arp_request_operation_reg),
        .O(query_response_valid_reg_reg_4));
  LUT6 #(
    .INIT(64'hDDDDDDDDFDDDDDDD)) 
    \arp_request_timer_reg[26]_i_1 
       (.I0(\arp_request_retry_cnt_reg_reg[1] ),
        .I1(data1[11]),
        .I2(cache_query_response_valid),
        .I3(cache_query_request_valid_reg),
        .I4(cache_query_response_error),
        .I5(arp_request_operation_reg),
        .O(query_response_valid_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \arp_request_timer_reg[27]_i_1 
       (.I0(cache_query_response_valid),
        .I1(cache_query_request_valid_reg),
        .I2(cache_query_response_error),
        .I3(arp_request_operation_reg),
        .O(query_response_valid_reg_reg_2));
  LUT6 #(
    .INIT(64'hDDDDDDDDFDDDDDDD)) 
    \arp_request_timer_reg[27]_i_2 
       (.I0(\arp_request_retry_cnt_reg_reg[1] ),
        .I1(data1[12]),
        .I2(cache_query_response_valid),
        .I3(cache_query_request_valid_reg),
        .I4(cache_query_response_error),
        .I5(arp_request_operation_reg),
        .O(query_response_valid_reg_reg_1));
  LUT6 #(
    .INIT(64'hDDDDDDDDFDDDDDDD)) 
    \arp_request_timer_reg[7]_i_1 
       (.I0(\arp_request_retry_cnt_reg_reg[1] ),
        .I1(data1[0]),
        .I2(cache_query_response_valid),
        .I3(cache_query_request_valid_reg),
        .I4(cache_query_response_error),
        .I5(arp_request_operation_reg),
        .O(query_response_valid_reg_reg_9));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \arp_request_timer_reg[9]_i_1 
       (.I0(data1[1]),
        .I1(\arp_request_retry_cnt_reg_reg[1] ),
        .I2(\arp_request_timer_reg_reg[22] ),
        .I3(\arp_request_retry_cnt_reg[1]_i_3_n_0 ),
        .O(\arp_request_timer_reg_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[0]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[0]),
        .O(cache_query_request_valid_reg_reg_0));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[10]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[10]),
        .O(cache_query_request_valid_reg_reg_10));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[11]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[11]),
        .O(cache_query_request_valid_reg_reg_11));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[12]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[12]),
        .O(cache_query_request_valid_reg_reg_12));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[13]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[13]),
        .O(cache_query_request_valid_reg_reg_13));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[14]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[14]),
        .O(cache_query_request_valid_reg_reg_14));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[15]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[15]),
        .O(cache_query_request_valid_reg_reg_15));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[16]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[16]),
        .O(cache_query_request_valid_reg_reg_16));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[17]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[17]),
        .O(cache_query_request_valid_reg_reg_17));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[18]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[18]),
        .O(cache_query_request_valid_reg_reg_18));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[19]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[19]),
        .O(cache_query_request_valid_reg_reg_19));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[1]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[1]),
        .O(cache_query_request_valid_reg_reg_1));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[20]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[20]),
        .O(cache_query_request_valid_reg_reg_20));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[21]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[21]),
        .O(cache_query_request_valid_reg_reg_21));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[22]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[22]),
        .O(cache_query_request_valid_reg_reg_22));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[23]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[23]),
        .O(cache_query_request_valid_reg_reg_23));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[24]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[24]),
        .O(cache_query_request_valid_reg_reg_24));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[25]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[25]),
        .O(cache_query_request_valid_reg_reg_25));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[26]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[26]),
        .O(cache_query_request_valid_reg_reg_26));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[27]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[27]),
        .O(cache_query_request_valid_reg_reg_27));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[28]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[28]),
        .O(cache_query_request_valid_reg_reg_28));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[29]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[29]),
        .O(cache_query_request_valid_reg_reg_29));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[2]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[2]),
        .O(cache_query_request_valid_reg_reg_2));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[30]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[30]),
        .O(cache_query_request_valid_reg_reg_30));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[31]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[31]),
        .O(cache_query_request_valid_reg_reg_31));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[32]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[32]),
        .O(cache_query_request_valid_reg_reg_32));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[33]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[33]),
        .O(cache_query_request_valid_reg_reg_33));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[34]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[34]),
        .O(cache_query_request_valid_reg_reg_34));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[35]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[35]),
        .O(cache_query_request_valid_reg_reg_35));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[36]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[36]),
        .O(cache_query_request_valid_reg_reg_36));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[37]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[37]),
        .O(cache_query_request_valid_reg_reg_37));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[38]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[38]),
        .O(cache_query_request_valid_reg_reg_38));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[39]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[39]),
        .O(cache_query_request_valid_reg_reg_39));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[3]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[3]),
        .O(cache_query_request_valid_reg_reg_3));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[40]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[40]),
        .O(cache_query_request_valid_reg_reg_40));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[41]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[41]),
        .O(cache_query_request_valid_reg_reg_41));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[42]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[42]),
        .O(cache_query_request_valid_reg_reg_42));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[43]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[43]),
        .O(cache_query_request_valid_reg_reg_43));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[44]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[44]),
        .O(cache_query_request_valid_reg_reg_44));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[45]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[45]),
        .O(cache_query_request_valid_reg_reg_45));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[46]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[46]),
        .O(cache_query_request_valid_reg_reg_46));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[47]_i_2 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[47]),
        .O(cache_query_request_valid_reg_reg_47));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[4]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[4]),
        .O(cache_query_request_valid_reg_reg_4));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[5]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[5]),
        .O(cache_query_request_valid_reg_reg_5));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[6]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[6]),
        .O(cache_query_request_valid_reg_reg_6));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[7]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[7]),
        .O(cache_query_request_valid_reg_reg_7));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[8]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[8]),
        .O(cache_query_request_valid_reg_reg_8));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \arp_response_mac_reg[9]_i_1 
       (.I0(cache_query_request_valid_reg),
        .I1(arp_request_operation_reg),
        .I2(cache_query_response_valid),
        .I3(cache_query_response_error),
        .I4(cache_query_response_mac[9]),
        .O(cache_query_request_valid_reg_reg_9));
  LUT6 #(
    .INIT(64'hFFFFFFFAFEFAFEFA)) 
    arp_response_valid_reg_i_1
       (.I0(arp_response_valid_reg_reg),
        .I1(cache_query_request_valid_reg),
        .I2(arp_response_valid_reg_reg_0),
        .I3(cache_query_request_valid_reg_i_3_n_0),
        .I4(arp_request_operation_reg_reg),
        .I5(arp_request_operation_reg),
        .O(cache_query_request_valid_reg_reg_49));
  LUT6 #(
    .INIT(64'h000001F100FF01F1)) 
    cache_query_request_valid_reg_i_1
       (.I0(cache_query_request_valid_reg_reg_50),
        .I1(cache_query_request_valid_reg_reg_51),
        .I2(cache_query_request_valid_reg),
        .I3(cache_query_request_valid_reg_i_3_n_0),
        .I4(arp_request_operation_reg),
        .I5(arp_request_operation_reg_reg),
        .O(cache_query_request_valid_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cache_query_request_valid_reg_i_3
       (.I0(cache_query_response_valid),
        .I1(cache_query_response_error),
        .O(cache_query_request_valid_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    clear_cache_reg_i_1
       (.I0(clear_cache_reg),
        .I1(wr_ptr_reg[7]),
        .I2(clear_cache_reg_i_2_n_0),
        .I3(wr_ptr_reg[6]),
        .I4(wr_ptr_reg[8]),
        .O(clear_cache_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    clear_cache_reg_i_2
       (.I0(wr_ptr_reg[5]),
        .I1(wr_ptr_reg[2]),
        .I2(wr_ptr_reg[0]),
        .I3(wr_ptr_reg[1]),
        .I4(wr_ptr_reg[3]),
        .I5(wr_ptr_reg[4]),
        .O(clear_cache_reg_i_2_n_0));
  FDSE #(
    .INIT(1'b0)) 
    clear_cache_reg_reg
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(1'b1),
        .D(clear_cache_reg_i_1_n_0),
        .Q(clear_cache_reg),
        .S(sync_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "ip_addr_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ip_addr_mem_reg
       (.ADDRARDADDR({ip_addr_mem_reg_i_1_n_0,ip_addr_mem_reg_i_2_n_0,ip_addr_mem_reg_i_3_n_0,ip_addr_mem_reg_i_4_n_0,ip_addr_mem_reg_i_5_n_0,ip_addr_mem_reg_i_6_n_0,ip_addr_mem_reg_i_7_n_0,ip_addr_mem_reg_i_8_n_0,ip_addr_mem_reg_i_9_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({wr_ptr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(\rd_ptr_reg_reg_rep[0]_0 ),
        .CLKBWRCLK(\rd_ptr_reg_reg_rep[0]_0 ),
        .DIADI(write_ip_reg[15:0]),
        .DIBDI(write_ip_reg[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(query_response_error_next2[15:0]),
        .DOBDO(query_response_error_next2[31:16]),
        .DOPADOP(NLW_ip_addr_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ip_addr_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({mem_write,mem_write,mem_write,mem_write}));
  LUT6 #(
    .INIT(64'h6996FFFF69960000)) 
    ip_addr_mem_reg_i_1
       (.I0(arp_request_ip_reg[1]),
        .I1(arp_request_ip_reg[3]),
        .I2(\query_ip_reg_reg[0]_0 ),
        .I3(arp_request_ip_reg[4]),
        .I4(query_request_ready_reg_reg_1),
        .I5(ip_addr_mem_reg_8),
        .O(ip_addr_mem_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ip_addr_mem_reg_i_10
       (.I0(clear_cache_reg),
        .I1(write_ip_valid_reg),
        .O(mem_write));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h96)) 
    ip_addr_mem_reg_i_14
       (.I0(arp_request_ip_reg[4]),
        .I1(arp_request_ip_reg[6]),
        .I2(arp_request_ip_reg[2]),
        .O(ip_addr_mem_reg_i_14_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ip_addr_mem_reg_i_16
       (.I0(arp_request_ip_reg[7]),
        .I1(arp_request_ip_reg[5]),
        .I2(arp_request_ip_reg[3]),
        .I3(arp_request_ip_reg[1]),
        .O(ip_addr_mem_reg_i_16_n_0));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    ip_addr_mem_reg_i_2
       (.I0(arp_request_ip_reg[2]),
        .I1(arp_request_ip_reg[0]),
        .I2(arp_request_ip_reg[3]),
        .I3(query_request_ready_reg_reg_1),
        .I4(ip_addr_mem_reg_7),
        .O(ip_addr_mem_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF96690000)) 
    ip_addr_mem_reg_i_3
       (.I0(arp_request_ip_reg[7]),
        .I1(arp_request_ip_reg[1]),
        .I2(\query_ip_reg_reg[0]_0 ),
        .I3(arp_request_ip_reg[2]),
        .I4(query_request_ready_reg_reg_1),
        .I5(ip_addr_mem_reg_4),
        .O(ip_addr_mem_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF96690000)) 
    ip_addr_mem_reg_i_4
       (.I0(arp_request_ip_reg[5]),
        .I1(arp_request_ip_reg[7]),
        .I2(\query_ip_reg_reg[0]_0 ),
        .I3(ip_addr_mem_reg_i_14_n_0),
        .I4(query_request_ready_reg_reg_1),
        .I5(ip_addr_mem_reg_5),
        .O(ip_addr_mem_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h6996FFFF69960000)) 
    ip_addr_mem_reg_i_5
       (.I0(ip_addr_mem_reg_i_16_n_0),
        .I1(arp_request_ip_reg[7]),
        .I2(arp_request_ip_reg[6]),
        .I3(arp_request_ip_reg[4]),
        .I4(query_request_ready_reg_reg_1),
        .I5(ip_addr_mem_reg_1),
        .O(ip_addr_mem_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ip_addr_mem_reg_i_6
       (.I0(D[3]),
        .I1(query_request_ready_reg_reg_0),
        .I2(cache_query_request_valid_reg),
        .I3(ip_addr_mem_reg_6),
        .O(ip_addr_mem_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h6996FFFF69960000)) 
    ip_addr_mem_reg_i_7
       (.I0(\query_ip_reg_reg[0]_0 ),
        .I1(arp_request_ip_reg[4]),
        .I2(ip_addr_mem_reg_i_16_n_0),
        .I3(arp_request_ip_reg[2]),
        .I4(query_request_ready_reg_reg_1),
        .I5(ip_addr_mem_reg_3),
        .O(ip_addr_mem_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ip_addr_mem_reg_i_8
       (.I0(D[1]),
        .I1(query_request_ready_reg_reg_0),
        .I2(cache_query_request_valid_reg),
        .I3(ip_addr_mem_reg_0),
        .O(ip_addr_mem_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ip_addr_mem_reg_i_9
       (.I0(D[0]),
        .I1(query_request_ready_reg_reg_0),
        .I2(cache_query_request_valid_reg),
        .I3(ip_addr_mem_reg_2),
        .O(ip_addr_mem_reg_i_9_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d48" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d48" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "24576" *) 
  (* RTL_RAM_NAME = "mac_addr_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "47" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "47" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mac_addr_mem_reg
       (.ADDRARDADDR({1'b1,rd_ptr_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,wr_ptr_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mac_addr_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mac_addr_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(\rd_ptr_reg_reg_rep[0]_0 ),
        .CLKBWRCLK(\rd_ptr_reg_reg_rep[0]_0 ),
        .DBITERR(NLW_mac_addr_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(write_mac_reg[31:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,write_mac_reg[47:32]}),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(cache_query_response_mac[31:0]),
        .DOBDO({NLW_mac_addr_mem_reg_DOBDO_UNCONNECTED[31:16],cache_query_response_mac[47:32]}),
        .DOPADOP(NLW_mac_addr_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mac_addr_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mac_addr_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mac_addr_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mac_addr_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({mem_write,mem_write,mem_write,mem_write,mem_write,mem_write,mem_write,mem_write}));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outgoing_arp_tpa_reg[0]_i_1 
       (.I0(\query_ip_reg_reg[0]_0 ),
        .I1(outgoing_arp_tha_next),
        .I2(Q[0]),
        .O(\cache_query_request_ip_reg_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outgoing_arp_tpa_reg[19]_i_1 
       (.I0(arp_request_ip_reg[7]),
        .I1(outgoing_arp_tha_next),
        .I2(Q[9]),
        .O(\cache_query_request_ip_reg_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outgoing_arp_tpa_reg[1]_i_1 
       (.I0(arp_request_ip_reg[0]),
        .I1(outgoing_arp_tha_next),
        .I2(Q[1]),
        .O(\cache_query_request_ip_reg_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outgoing_arp_tpa_reg[21]_i_1 
       (.I0(arp_request_ip_reg[7]),
        .I1(outgoing_arp_tha_next),
        .I2(Q[10]),
        .O(\cache_query_request_ip_reg_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outgoing_arp_tpa_reg[23]_i_1 
       (.I0(arp_request_ip_reg[7]),
        .I1(outgoing_arp_tha_next),
        .I2(Q[11]),
        .O(\cache_query_request_ip_reg_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outgoing_arp_tpa_reg[2]_i_1 
       (.I0(arp_request_ip_reg[1]),
        .I1(outgoing_arp_tha_next),
        .I2(Q[2]),
        .O(\cache_query_request_ip_reg_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outgoing_arp_tpa_reg[30]_i_1 
       (.I0(arp_request_ip_reg[7]),
        .I1(outgoing_arp_tha_next),
        .I2(Q[12]),
        .O(\cache_query_request_ip_reg_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outgoing_arp_tpa_reg[31]_i_2 
       (.I0(arp_request_ip_reg[7]),
        .I1(outgoing_arp_tha_next),
        .I2(Q[13]),
        .O(\cache_query_request_ip_reg_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outgoing_arp_tpa_reg[3]_i_1 
       (.I0(arp_request_ip_reg[2]),
        .I1(outgoing_arp_tha_next),
        .I2(Q[3]),
        .O(\cache_query_request_ip_reg_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outgoing_arp_tpa_reg[4]_i_1 
       (.I0(arp_request_ip_reg[3]),
        .I1(outgoing_arp_tha_next),
        .I2(Q[4]),
        .O(\cache_query_request_ip_reg_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outgoing_arp_tpa_reg[5]_i_1 
       (.I0(arp_request_ip_reg[4]),
        .I1(outgoing_arp_tha_next),
        .I2(Q[5]),
        .O(\cache_query_request_ip_reg_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outgoing_arp_tpa_reg[6]_i_1 
       (.I0(arp_request_ip_reg[5]),
        .I1(outgoing_arp_tha_next),
        .I2(Q[6]),
        .O(\cache_query_request_ip_reg_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outgoing_arp_tpa_reg[7]_i_1 
       (.I0(arp_request_ip_reg[6]),
        .I1(outgoing_arp_tha_next),
        .I2(Q[7]),
        .O(\cache_query_request_ip_reg_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outgoing_arp_tpa_reg[8]_i_1 
       (.I0(arp_request_ip_reg[7]),
        .I1(outgoing_arp_tha_next),
        .I2(Q[8]),
        .O(\cache_query_request_ip_reg_reg[31] [8]));
  LUT6 #(
    .INIT(64'h000000FF80808080)) 
    \outgoing_eth_dest_mac_reg[47]_i_1 
       (.I0(cache_query_response_valid),
        .I1(cache_query_request_valid_reg),
        .I2(cache_query_response_error),
        .I3(\outgoing_arp_tpa_reg_reg[29] ),
        .I4(\outgoing_arp_tpa_reg_reg[29]_0 ),
        .I5(arp_request_operation_reg),
        .O(outgoing_arp_tha_next));
  FDRE #(
    .INIT(1'b0)) 
    \query_ip_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(\query_ip_reg_reg[0]_0 ),
        .Q(query_ip_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \query_ip_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(arp_request_ip_reg[0]),
        .Q(query_ip_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \query_ip_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(arp_request_ip_reg[1]),
        .Q(query_ip_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \query_ip_reg_reg[30] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(arp_request_ip_reg[7]),
        .Q(query_ip_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \query_ip_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(arp_request_ip_reg[2]),
        .Q(query_ip_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \query_ip_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(arp_request_ip_reg[3]),
        .Q(query_ip_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \query_ip_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(arp_request_ip_reg[4]),
        .Q(query_ip_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \query_ip_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(arp_request_ip_reg[5]),
        .Q(query_ip_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \query_ip_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(arp_request_ip_reg[6]),
        .Q(query_ip_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    query_ip_valid_reg_reg
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(1'b1),
        .D(query_ip_valid_reg_reg_0),
        .Q(query_ip_valid_reg),
        .R(sync_reg));
  LUT1 #(
    .INIT(2'h1)) 
    query_request_ready_reg_i_1
       (.I0(clear_cache_reg),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    query_request_ready_reg_reg
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(1'b1),
        .D(p_0_in),
        .Q(query_request_ready_reg_reg_0),
        .R(sync_reg));
  LUT4 #(
    .INIT(16'h3FAA)) 
    query_response_error_reg_i_1
       (.I0(cache_query_response_error),
        .I1(query_response_error_next1),
        .I2(query_response_error_next10_in),
        .I3(query_ip_valid_reg),
        .O(query_response_error_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'h0041)) 
    query_response_error_reg_i_10
       (.I0(query_response_error_next2[18]),
        .I1(query_response_error_next2[19]),
        .I2(query_ip_reg[30]),
        .I3(query_response_error_next2[20]),
        .O(query_response_error_reg_i_10_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    query_response_error_reg_i_11
       (.I0(query_response_error_next2[15]),
        .I1(query_response_error_next2[16]),
        .I2(query_response_error_next2[17]),
        .O(query_response_error_reg_i_11_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    query_response_error_reg_i_12
       (.I0(query_response_error_next2[14]),
        .I1(query_response_error_next2[12]),
        .I2(query_response_error_next2[13]),
        .O(query_response_error_reg_i_12_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    query_response_error_reg_i_13
       (.I0(query_response_error_next2[11]),
        .I1(query_response_error_next2[9]),
        .I2(query_response_error_next2[10]),
        .O(query_response_error_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    query_response_error_reg_i_14
       (.I0(query_response_error_next2[6]),
        .I1(query_ip_reg[6]),
        .I2(query_response_error_next2[7]),
        .I3(query_ip_reg[7]),
        .I4(query_ip_reg[30]),
        .I5(query_response_error_next2[8]),
        .O(query_response_error_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    query_response_error_reg_i_15
       (.I0(query_response_error_next2[5]),
        .I1(query_ip_reg[5]),
        .I2(query_response_error_next2[3]),
        .I3(query_ip_reg[3]),
        .I4(query_ip_reg[4]),
        .I5(query_response_error_next2[4]),
        .O(query_response_error_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    query_response_error_reg_i_16
       (.I0(query_response_error_next2[2]),
        .I1(query_ip_reg[2]),
        .I2(query_response_error_next2[0]),
        .I3(query_ip_reg[0]),
        .I4(query_ip_reg[1]),
        .I5(query_response_error_next2[1]),
        .O(query_response_error_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    query_response_error_reg_i_3
       (.I0(valid_mem_reg_384_511_0_0_n_0),
        .I1(valid_mem_reg_256_383_0_0_n_0),
        .I2(rd_ptr_reg__0[8]),
        .I3(valid_mem_reg_128_255_0_0_n_0),
        .I4(rd_ptr_reg__0[7]),
        .I5(valid_mem_reg_0_127_0_0_n_0),
        .O(query_response_error_next10_in));
  LUT3 #(
    .INIT(8'h81)) 
    query_response_error_reg_i_5
       (.I0(query_response_error_next2[31]),
        .I1(query_ip_reg[30]),
        .I2(query_response_error_next2[30]),
        .O(query_response_error_reg_i_5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    query_response_error_reg_i_6
       (.I0(query_response_error_next2[29]),
        .I1(query_response_error_next2[27]),
        .I2(query_response_error_next2[28]),
        .O(query_response_error_reg_i_6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    query_response_error_reg_i_7
       (.I0(query_response_error_next2[24]),
        .I1(query_response_error_next2[25]),
        .I2(query_response_error_next2[26]),
        .O(query_response_error_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'h2001)) 
    query_response_error_reg_i_9
       (.I0(query_response_error_next2[21]),
        .I1(query_response_error_next2[22]),
        .I2(query_ip_reg[30]),
        .I3(query_response_error_next2[23]),
        .O(query_response_error_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    query_response_error_reg_reg
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(1'b1),
        .D(query_response_error_reg_i_1_n_0),
        .Q(cache_query_response_error),
        .R(1'b0));
  CARRY4 query_response_error_reg_reg_i_2
       (.CI(query_response_error_reg_reg_i_4_n_0),
        .CO({NLW_query_response_error_reg_reg_i_2_CO_UNCONNECTED[3],query_response_error_next1,query_response_error_reg_reg_i_2_n_2,query_response_error_reg_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_query_response_error_reg_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,query_response_error_reg_i_5_n_0,query_response_error_reg_i_6_n_0,query_response_error_reg_i_7_n_0}));
  CARRY4 query_response_error_reg_reg_i_4
       (.CI(query_response_error_reg_reg_i_8_n_0),
        .CO({query_response_error_reg_reg_i_4_n_0,query_response_error_reg_reg_i_4_n_1,query_response_error_reg_reg_i_4_n_2,query_response_error_reg_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_query_response_error_reg_reg_i_4_O_UNCONNECTED[3:0]),
        .S({query_response_error_reg_i_9_n_0,query_response_error_reg_i_10_n_0,query_response_error_reg_i_11_n_0,query_response_error_reg_i_12_n_0}));
  CARRY4 query_response_error_reg_reg_i_8
       (.CI(1'b0),
        .CO({query_response_error_reg_reg_i_8_n_0,query_response_error_reg_reg_i_8_n_1,query_response_error_reg_reg_i_8_n_2,query_response_error_reg_reg_i_8_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_query_response_error_reg_reg_i_8_O_UNCONNECTED[3:0]),
        .S({query_response_error_reg_i_13_n_0,query_response_error_reg_i_14_n_0,query_response_error_reg_i_15_n_0,query_response_error_reg_i_16_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    query_response_valid_reg_reg
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(1'b1),
        .D(query_ip_valid_reg),
        .Q(cache_query_response_valid),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \rd_ptr_reg[0]_i_1 
       (.I0(ip_addr_mem_reg_i_16_n_0),
        .I1(\query_ip_reg_reg[0]_0 ),
        .I2(arp_request_ip_reg[2]),
        .I3(arp_request_ip_reg[6]),
        .I4(arp_request_ip_reg[0]),
        .I5(arp_request_ip_reg[7]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \rd_ptr_reg[1]_i_1 
       (.I0(ip_addr_mem_reg_i_14_n_0),
        .I1(arp_request_ip_reg[0]),
        .I2(arp_request_ip_reg[7]),
        .I3(arp_request_ip_reg[3]),
        .I4(arp_request_ip_reg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rd_ptr_reg[2]_i_1 
       (.I0(\query_ip_reg_reg[0]_0 ),
        .I1(arp_request_ip_reg[4]),
        .I2(ip_addr_mem_reg_i_16_n_0),
        .I3(arp_request_ip_reg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rd_ptr_reg[3]_i_1 
       (.I0(arp_request_ip_reg[5]),
        .I1(arp_request_ip_reg[3]),
        .I2(ip_addr_mem_reg_i_14_n_0),
        .I3(arp_request_ip_reg[0]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_ptr_reg[4]_i_1 
       (.I0(arp_request_ip_reg[1]),
        .I1(arp_request_ip_reg[3]),
        .I2(arp_request_ip_reg[5]),
        .I3(arp_request_ip_reg[6]),
        .I4(arp_request_ip_reg[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \rd_ptr_reg[5]_i_1 
       (.I0(arp_request_ip_reg[5]),
        .I1(arp_request_ip_reg[7]),
        .I2(\query_ip_reg_reg[0]_0 ),
        .I3(arp_request_ip_reg[2]),
        .I4(arp_request_ip_reg[6]),
        .I5(arp_request_ip_reg[4]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h9669)) 
    \rd_ptr_reg[6]_i_1 
       (.I0(arp_request_ip_reg[7]),
        .I1(arp_request_ip_reg[1]),
        .I2(\query_ip_reg_reg[0]_0 ),
        .I3(arp_request_ip_reg[2]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \rd_ptr_reg[7]_i_1 
       (.I0(arp_request_ip_reg[2]),
        .I1(arp_request_ip_reg[0]),
        .I2(arp_request_ip_reg[3]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \rd_ptr_reg[8]_i_1 
       (.I0(query_request_ready_reg_reg_0),
        .I1(cache_query_request_valid_reg),
        .O(query_request_ready_reg_reg_1));
  LUT4 #(
    .INIT(16'h6996)) 
    \rd_ptr_reg[8]_i_2 
       (.I0(\query_ip_reg_reg[0]_0 ),
        .I1(arp_request_ip_reg[1]),
        .I2(arp_request_ip_reg[3]),
        .I3(arp_request_ip_reg[4]),
        .O(D[8]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[0]),
        .Q(rd_ptr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[1]),
        .Q(rd_ptr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[2]),
        .Q(rd_ptr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[3]),
        .Q(rd_ptr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[4]),
        .Q(rd_ptr_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[5]),
        .Q(rd_ptr_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[6]),
        .Q(rd_ptr_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[7]),
        .Q(rd_ptr_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[8]),
        .Q(rd_ptr_reg[8]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[0] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[0]),
        .Q(rd_ptr_reg__0[0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[1] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[1]),
        .Q(rd_ptr_reg__0[1]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[2] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[2]),
        .Q(rd_ptr_reg__0[2]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[3] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[3]),
        .Q(rd_ptr_reg__0[3]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[4] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[4]),
        .Q(rd_ptr_reg__0[4]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[5] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[5]),
        .Q(rd_ptr_reg__0[5]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[6] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[6]),
        .Q(rd_ptr_reg__0[6]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[7] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[7]),
        .Q(rd_ptr_reg__0[7]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[8] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(query_request_ready_reg_reg_1),
        .D(D[8]),
        .Q(rd_ptr_reg__0[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "valid_mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    valid_mem_reg_0_127_0_0
       (.A(wr_ptr_reg[6:0]),
        .D(p_0_in),
        .DPO(valid_mem_reg_0_127_0_0_n_0),
        .DPRA(rd_ptr_reg__0[6:0]),
        .SPO(valid_mem_reg_0_127_0_0_n_1),
        .WCLK(\rd_ptr_reg_reg_rep[0]_0 ),
        .WE(valid_mem_reg_0_127_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h000E)) 
    valid_mem_reg_0_127_0_0_i_1
       (.I0(write_ip_valid_reg),
        .I1(clear_cache_reg),
        .I2(wr_ptr_reg[7]),
        .I3(wr_ptr_reg[8]),
        .O(valid_mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "valid_mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    valid_mem_reg_128_255_0_0
       (.A(wr_ptr_reg[6:0]),
        .D(p_0_in),
        .DPO(valid_mem_reg_128_255_0_0_n_0),
        .DPRA(rd_ptr_reg__0[6:0]),
        .SPO(valid_mem_reg_128_255_0_0_n_1),
        .WCLK(\rd_ptr_reg_reg_rep[0]_0 ),
        .WE(valid_mem_reg_128_255_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h4440)) 
    valid_mem_reg_128_255_0_0_i_1
       (.I0(wr_ptr_reg[8]),
        .I1(wr_ptr_reg[7]),
        .I2(clear_cache_reg),
        .I3(write_ip_valid_reg),
        .O(valid_mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "valid_mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    valid_mem_reg_256_383_0_0
       (.A(wr_ptr_reg[6:0]),
        .D(p_0_in),
        .DPO(valid_mem_reg_256_383_0_0_n_0),
        .DPRA(rd_ptr_reg__0[6:0]),
        .SPO(valid_mem_reg_256_383_0_0_n_1),
        .WCLK(\rd_ptr_reg_reg_rep[0]_0 ),
        .WE(valid_mem_reg_256_383_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h4440)) 
    valid_mem_reg_256_383_0_0_i_1
       (.I0(wr_ptr_reg[7]),
        .I1(wr_ptr_reg[8]),
        .I2(clear_cache_reg),
        .I3(write_ip_valid_reg),
        .O(valid_mem_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "valid_mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    valid_mem_reg_384_511_0_0
       (.A(wr_ptr_reg[6:0]),
        .D(p_0_in),
        .DPO(valid_mem_reg_384_511_0_0_n_0),
        .DPRA(rd_ptr_reg__0[6:0]),
        .SPO(valid_mem_reg_384_511_0_0_n_1),
        .WCLK(\rd_ptr_reg_reg_rep[0]_0 ),
        .WE(valid_mem_reg_384_511_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'hE000)) 
    valid_mem_reg_384_511_0_0_i_1
       (.I0(write_ip_valid_reg),
        .I1(clear_cache_reg),
        .I2(wr_ptr_reg[7]),
        .I3(wr_ptr_reg[8]),
        .O(valid_mem_reg_384_511_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF96699669)) 
    \wr_ptr_reg[0]_i_1 
       (.I0(\wr_ptr_reg[0]_i_2_n_0 ),
        .I1(\write_ip_reg_reg[31]_0 [16]),
        .I2(\write_ip_reg_reg[31]_0 [0]),
        .I3(\wr_ptr_reg[0]_i_3_n_0 ),
        .I4(wr_ptr_reg[0]),
        .I5(clear_cache_reg),
        .O(\wr_ptr_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_ptr_reg[0]_i_2 
       (.I0(\write_ip_reg_reg[31]_0 [8]),
        .I1(\write_ip_reg_reg[31]_0 [6]),
        .I2(\write_ip_reg_reg[31]_0 [4]),
        .I3(\write_ip_reg_reg[31]_0 [2]),
        .O(\wr_ptr_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_ptr_reg[0]_i_3 
       (.I0(\write_ip_reg_reg[31]_0 [20]),
        .I1(\wr_ptr_reg[1]_i_3_n_0 ),
        .I2(\write_ip_reg_reg[31]_0 [3]),
        .I3(\write_ip_reg_reg[31]_0 [7]),
        .I4(\write_ip_reg_reg[31]_0 [26]),
        .I5(\write_ip_reg_reg[31]_0 [22]),
        .O(\wr_ptr_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F606F60606F)) 
    \wr_ptr_reg[1]_i_1 
       (.I0(wr_ptr_reg[0]),
        .I1(wr_ptr_reg[1]),
        .I2(clear_cache_reg),
        .I3(\wr_ptr_reg[1]_i_2_n_0 ),
        .I4(\wr_ptr_reg[1]_i_3_n_0 ),
        .I5(\wr_ptr_reg[1]_i_4_n_0 ),
        .O(\wr_ptr_reg[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_ptr_reg[1]_i_2 
       (.I0(\write_ip_reg_reg[31]_0 [5]),
        .I1(\write_ip_reg_reg[31]_0 [7]),
        .I2(\write_ip_reg_reg[31]_0 [9]),
        .I3(\write_ip_reg_reg[31]_0 [3]),
        .O(\wr_ptr_reg[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_reg[1]_i_3 
       (.I0(\write_ip_reg_reg[31]_0 [1]),
        .I1(\write_ip_reg_reg[31]_0 [23]),
        .O(\wr_ptr_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_ptr_reg[1]_i_4 
       (.I0(\write_ip_reg_reg[31]_0 [17]),
        .I1(\wr_ptr_reg[1]_i_5_n_0 ),
        .I2(\write_ip_reg_reg[31]_0 [27]),
        .I3(\write_ip_reg_reg[31]_0 [21]),
        .I4(\write_ip_reg_reg[31]_0 [24]),
        .I5(\write_ip_reg_reg[31]_0 [8]),
        .O(\wr_ptr_reg[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_reg[1]_i_5 
       (.I0(\write_ip_reg_reg[31]_0 [2]),
        .I1(\write_ip_reg_reg[31]_0 [4]),
        .O(\wr_ptr_reg[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \wr_ptr_reg[2]_i_1 
       (.I0(wr_ptr_reg[2]),
        .I1(wr_ptr_reg[1]),
        .I2(wr_ptr_reg[0]),
        .I3(clear_cache_reg),
        .I4(write_request_hash[2]),
        .O(\wr_ptr_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_ptr_reg[2]_i_2 
       (.I0(\wr_ptr_reg[0]_i_2_n_0 ),
        .I1(\wr_ptr_reg[2]_i_3_n_0 ),
        .I2(\write_ip_reg_reg[31]_0 [18]),
        .I3(\write_ip_reg_reg[31]_0 [3]),
        .I4(\write_ip_reg_reg[31]_0 [9]),
        .I5(\write_ip_reg_reg[31]_0 [22]),
        .O(write_request_hash[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_ptr_reg[2]_i_3 
       (.I0(\write_ip_reg_reg[31]_0 [24]),
        .I1(\write_ip_reg_reg[31]_0 [10]),
        .I2(\write_ip_reg_reg[31]_0 [28]),
        .I3(\write_ip_reg_reg[31]_0 [25]),
        .I4(\write_ip_reg_reg[31]_0 [0]),
        .I5(\write_ip_reg_reg[31]_0 [5]),
        .O(\wr_ptr_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \wr_ptr_reg[3]_i_1 
       (.I0(wr_ptr_reg[3]),
        .I1(wr_ptr_reg[1]),
        .I2(wr_ptr_reg[0]),
        .I3(wr_ptr_reg[2]),
        .I4(clear_cache_reg),
        .I5(write_request_hash[3]),
        .O(\wr_ptr_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_ptr_reg[3]_i_2 
       (.I0(\wr_ptr_reg[3]_i_3_n_0 ),
        .I1(\wr_ptr_reg[1]_i_2_n_0 ),
        .I2(\write_ip_reg_reg[31]_0 [29]),
        .I3(\write_ip_reg_reg[31]_0 [10]),
        .I4(\write_ip_reg_reg[31]_0 [1]),
        .I5(\write_ip_reg_reg[31]_0 [23]),
        .O(write_request_hash[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_ptr_reg[3]_i_3 
       (.I0(\write_ip_reg_reg[31]_0 [26]),
        .I1(\write_ip_reg_reg[31]_0 [19]),
        .I2(\write_ip_reg_reg[31]_0 [6]),
        .I3(\write_ip_reg_reg[31]_0 [25]),
        .I4(\write_ip_reg_reg[31]_0 [4]),
        .I5(\write_ip_reg_reg[31]_0 [11]),
        .O(\wr_ptr_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_ptr_reg[4]_i_2 
       (.I0(\wr_ptr_reg[4]_i_4_n_0 ),
        .I1(\wr_ptr_reg[0]_i_2_n_0 ),
        .I2(\write_ip_reg_reg[31]_0 [30]),
        .I3(\write_ip_reg_reg[31]_0 [11]),
        .I4(\write_ip_reg_reg[31]_0 [7]),
        .I5(\write_ip_reg_reg[31]_0 [5]),
        .O(write_request_hash[4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wr_ptr_reg[4]_i_3 
       (.I0(wr_ptr_reg[4]),
        .I1(wr_ptr_reg[3]),
        .I2(wr_ptr_reg[1]),
        .I3(wr_ptr_reg[0]),
        .I4(wr_ptr_reg[2]),
        .O(\wr_ptr_reg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_ptr_reg[4]_i_4 
       (.I0(\write_ip_reg_reg[31]_0 [26]),
        .I1(\write_ip_reg_reg[31]_0 [20]),
        .I2(\write_ip_reg_reg[31]_0 [12]),
        .I3(\write_ip_reg_reg[31]_0 [27]),
        .I4(\write_ip_reg_reg[31]_0 [10]),
        .I5(\write_ip_reg_reg[31]_0 [24]),
        .O(\wr_ptr_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F606F60606F)) 
    \wr_ptr_reg[5]_i_1 
       (.I0(wr_ptr_reg[5]),
        .I1(\wr_ptr_reg[5]_i_2_n_0 ),
        .I2(clear_cache_reg),
        .I3(\write_ip_reg_reg[31]_0 [12]),
        .I4(\write_ip_reg_reg[31]_0 [13]),
        .I5(\wr_ptr_reg[5]_i_3_n_0 ),
        .O(\wr_ptr_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wr_ptr_reg[5]_i_2 
       (.I0(wr_ptr_reg[4]),
        .I1(wr_ptr_reg[3]),
        .I2(wr_ptr_reg[1]),
        .I3(wr_ptr_reg[0]),
        .I4(wr_ptr_reg[2]),
        .O(\wr_ptr_reg[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_ptr_reg[5]_i_3 
       (.I0(\write_ip_reg_reg[31]_0 [6]),
        .I1(\write_ip_reg_reg[31]_0 [8]),
        .I2(\write_ip_reg_reg[31]_0 [0]),
        .I3(\wr_ptr_reg[5]_i_4_n_0 ),
        .I4(\wr_ptr_reg[1]_i_2_n_0 ),
        .O(\wr_ptr_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_ptr_reg[5]_i_4 
       (.I0(\write_ip_reg_reg[31]_0 [11]),
        .I1(\write_ip_reg_reg[31]_0 [28]),
        .I2(\write_ip_reg_reg[31]_0 [25]),
        .I3(\write_ip_reg_reg[31]_0 [21]),
        .I4(\write_ip_reg_reg[31]_0 [31]),
        .I5(\write_ip_reg_reg[31]_0 [27]),
        .O(\wr_ptr_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAFFFFA6AA0000)) 
    \wr_ptr_reg[6]_i_1 
       (.I0(wr_ptr_reg[6]),
        .I1(wr_ptr_reg[4]),
        .I2(\wr_ptr_reg[6]_i_2_n_0 ),
        .I3(wr_ptr_reg[5]),
        .I4(clear_cache_reg),
        .I5(\wr_ptr_reg[6]_i_3_n_0 ),
        .O(\wr_ptr_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \wr_ptr_reg[6]_i_2 
       (.I0(wr_ptr_reg[2]),
        .I1(wr_ptr_reg[0]),
        .I2(wr_ptr_reg[1]),
        .I3(wr_ptr_reg[3]),
        .O(\wr_ptr_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \wr_ptr_reg[6]_i_3 
       (.I0(\wr_ptr_reg[8]_i_5_n_0 ),
        .I1(\wr_ptr_reg[6]_i_4_n_0 ),
        .I2(\write_ip_reg_reg[31]_0 [14]),
        .I3(\wr_ptr_reg[6]_i_5_n_0 ),
        .I4(\write_ip_reg_reg[31]_0 [3]),
        .I5(\write_ip_reg_reg[31]_0 [9]),
        .O(\wr_ptr_reg[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_ptr_reg[6]_i_4 
       (.I0(\write_ip_reg_reg[31]_0 [23]),
        .I1(\write_ip_reg_reg[31]_0 [20]),
        .I2(\write_ip_reg_reg[31]_0 [13]),
        .I3(\write_ip_reg_reg[31]_0 [28]),
        .I4(\write_ip_reg_reg[31]_0 [2]),
        .I5(\write_ip_reg_reg[31]_0 [12]),
        .O(\wr_ptr_reg[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_reg[6]_i_5 
       (.I0(\write_ip_reg_reg[31]_0 [29]),
        .I1(\write_ip_reg_reg[31]_0 [10]),
        .O(\wr_ptr_reg[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F606F60606F)) 
    \wr_ptr_reg[7]_i_1 
       (.I0(wr_ptr_reg[7]),
        .I1(\wr_ptr_reg[7]_i_2_n_0 ),
        .I2(clear_cache_reg),
        .I3(\write_ip_reg_reg[31]_0 [15]),
        .I4(\write_ip_reg_reg[31]_0 [14]),
        .I5(\wr_ptr_reg[7]_i_3_n_0 ),
        .O(\wr_ptr_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wr_ptr_reg[7]_i_2 
       (.I0(wr_ptr_reg[6]),
        .I1(wr_ptr_reg[4]),
        .I2(\wr_ptr_reg[6]_i_2_n_0 ),
        .I3(wr_ptr_reg[5]),
        .O(\wr_ptr_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_ptr_reg[7]_i_3 
       (.I0(\write_ip_reg_reg[31]_0 [29]),
        .I1(\write_ip_reg_reg[31]_0 [10]),
        .I2(\write_ip_reg_reg[31]_0 [17]),
        .I3(\wr_ptr_reg[7]_i_4_n_0 ),
        .I4(\write_ip_reg_reg[31]_0 [30]),
        .I5(\write_ip_reg_reg[31]_0 [11]),
        .O(\wr_ptr_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_ptr_reg[7]_i_4 
       (.I0(\write_ip_reg_reg[31]_0 [4]),
        .I1(\write_ip_reg_reg[31]_0 [1]),
        .I2(\write_ip_reg_reg[31]_0 [13]),
        .I3(\write_ip_reg_reg[31]_0 [21]),
        .I4(\write_ip_reg_reg[31]_0 [24]),
        .I5(\write_ip_reg_reg[31]_0 [3]),
        .O(\wr_ptr_reg[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \wr_ptr_reg[8]_i_1 
       (.I0(clear_cache_reg),
        .I1(cache_write_request_valid_reg),
        .I2(query_request_ready_reg_reg_0),
        .O(\wr_ptr_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6F60606F606F6F60)) 
    \wr_ptr_reg[8]_i_2 
       (.I0(wr_ptr_reg[8]),
        .I1(\wr_ptr_reg[8]_i_3_n_0 ),
        .I2(clear_cache_reg),
        .I3(\write_ip_reg_reg[31]_0 [15]),
        .I4(\write_ip_reg_reg[31]_0 [14]),
        .I5(\wr_ptr_reg[8]_i_4_n_0 ),
        .O(\wr_ptr_reg[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \wr_ptr_reg[8]_i_3 
       (.I0(wr_ptr_reg[7]),
        .I1(wr_ptr_reg[5]),
        .I2(\wr_ptr_reg[6]_i_2_n_0 ),
        .I3(wr_ptr_reg[4]),
        .I4(wr_ptr_reg[6]),
        .O(\wr_ptr_reg[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_ptr_reg[8]_i_4 
       (.I0(\wr_ptr_reg[8]_i_5_n_0 ),
        .I1(\write_ip_reg_reg[31]_0 [2]),
        .I2(\write_ip_reg_reg[31]_0 [4]),
        .I3(\wr_ptr_reg[8]_i_6_n_0 ),
        .I4(\write_ip_reg_reg[31]_0 [30]),
        .I5(\write_ip_reg_reg[31]_0 [11]),
        .O(\wr_ptr_reg[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_reg[8]_i_5 
       (.I0(\write_ip_reg_reg[31]_0 [16]),
        .I1(\write_ip_reg_reg[31]_0 [0]),
        .O(\wr_ptr_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_ptr_reg[8]_i_6 
       (.I0(\write_ip_reg_reg[31]_0 [18]),
        .I1(\write_ip_reg_reg[31]_0 [22]),
        .I2(\write_ip_reg_reg[31]_0 [31]),
        .I3(\write_ip_reg_reg[31]_0 [25]),
        .I4(\write_ip_reg_reg[31]_0 [12]),
        .I5(\write_ip_reg_reg[31]_0 [5]),
        .O(\wr_ptr_reg[8]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(\wr_ptr_reg[8]_i_1_n_0 ),
        .D(\wr_ptr_reg[0]_i_1_n_0 ),
        .Q(wr_ptr_reg[0]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(\wr_ptr_reg[8]_i_1_n_0 ),
        .D(\wr_ptr_reg[1]_i_1_n_0 ),
        .Q(wr_ptr_reg[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(\wr_ptr_reg[8]_i_1_n_0 ),
        .D(\wr_ptr_reg[2]_i_1_n_0 ),
        .Q(wr_ptr_reg[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(\wr_ptr_reg[8]_i_1_n_0 ),
        .D(\wr_ptr_reg[3]_i_1_n_0 ),
        .Q(wr_ptr_reg[3]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(\wr_ptr_reg[8]_i_1_n_0 ),
        .D(\wr_ptr_reg_reg[4]_i_1_n_0 ),
        .Q(wr_ptr_reg[4]),
        .R(sync_reg));
  MUXF7 \wr_ptr_reg_reg[4]_i_1 
       (.I0(write_request_hash[4]),
        .I1(\wr_ptr_reg[4]_i_3_n_0 ),
        .O(\wr_ptr_reg_reg[4]_i_1_n_0 ),
        .S(clear_cache_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(\wr_ptr_reg[8]_i_1_n_0 ),
        .D(\wr_ptr_reg[5]_i_1_n_0 ),
        .Q(wr_ptr_reg[5]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(\wr_ptr_reg[8]_i_1_n_0 ),
        .D(\wr_ptr_reg[6]_i_1_n_0 ),
        .Q(wr_ptr_reg[6]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(\wr_ptr_reg[8]_i_1_n_0 ),
        .D(\wr_ptr_reg[7]_i_1_n_0 ),
        .Q(wr_ptr_reg[7]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(\wr_ptr_reg[8]_i_1_n_0 ),
        .D(\wr_ptr_reg[8]_i_2_n_0 ),
        .Q(wr_ptr_reg[8]),
        .R(sync_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \write_ip_reg[31]_i_1 
       (.I0(query_request_ready_reg_reg_0),
        .I1(cache_write_request_valid_reg),
        .O(store_write));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [0]),
        .Q(write_ip_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [10]),
        .Q(write_ip_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [11]),
        .Q(write_ip_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[12] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [12]),
        .Q(write_ip_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[13] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [13]),
        .Q(write_ip_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[14] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [14]),
        .Q(write_ip_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[15] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [15]),
        .Q(write_ip_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[16] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [16]),
        .Q(write_ip_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[17] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [17]),
        .Q(write_ip_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[18] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [18]),
        .Q(write_ip_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[19] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [19]),
        .Q(write_ip_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [1]),
        .Q(write_ip_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[20] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [20]),
        .Q(write_ip_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[21] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [21]),
        .Q(write_ip_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[22] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [22]),
        .Q(write_ip_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[23] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [23]),
        .Q(write_ip_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[24] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [24]),
        .Q(write_ip_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[25] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [25]),
        .Q(write_ip_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[26] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [26]),
        .Q(write_ip_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[27] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [27]),
        .Q(write_ip_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[28] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [28]),
        .Q(write_ip_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[29] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [29]),
        .Q(write_ip_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [2]),
        .Q(write_ip_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[30] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [30]),
        .Q(write_ip_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[31] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [31]),
        .Q(write_ip_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [3]),
        .Q(write_ip_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [4]),
        .Q(write_ip_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [5]),
        .Q(write_ip_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [6]),
        .Q(write_ip_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [7]),
        .Q(write_ip_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [8]),
        .Q(write_ip_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_ip_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_ip_reg_reg[31]_0 [9]),
        .Q(write_ip_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    write_ip_valid_reg_i_1
       (.I0(cache_write_request_valid_reg),
        .I1(query_request_ready_reg_reg_0),
        .O(write_ip_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_ip_valid_reg_reg
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(1'b1),
        .D(write_ip_valid_reg_i_1_n_0),
        .Q(write_ip_valid_reg),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [0]),
        .Q(write_mac_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [10]),
        .Q(write_mac_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [11]),
        .Q(write_mac_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[12] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [12]),
        .Q(write_mac_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[13] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [13]),
        .Q(write_mac_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[14] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [14]),
        .Q(write_mac_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[15] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [15]),
        .Q(write_mac_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[16] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [16]),
        .Q(write_mac_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[17] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [17]),
        .Q(write_mac_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[18] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [18]),
        .Q(write_mac_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[19] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [19]),
        .Q(write_mac_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [1]),
        .Q(write_mac_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[20] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [20]),
        .Q(write_mac_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[21] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [21]),
        .Q(write_mac_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[22] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [22]),
        .Q(write_mac_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[23] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [23]),
        .Q(write_mac_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[24] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [24]),
        .Q(write_mac_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[25] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [25]),
        .Q(write_mac_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[26] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [26]),
        .Q(write_mac_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[27] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [27]),
        .Q(write_mac_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[28] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [28]),
        .Q(write_mac_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[29] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [29]),
        .Q(write_mac_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [2]),
        .Q(write_mac_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[30] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [30]),
        .Q(write_mac_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[31] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [31]),
        .Q(write_mac_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[32] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [32]),
        .Q(write_mac_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[33] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [33]),
        .Q(write_mac_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[34] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [34]),
        .Q(write_mac_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[35] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [35]),
        .Q(write_mac_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[36] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [36]),
        .Q(write_mac_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[37] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [37]),
        .Q(write_mac_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[38] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [38]),
        .Q(write_mac_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[39] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [39]),
        .Q(write_mac_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [3]),
        .Q(write_mac_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[40] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [40]),
        .Q(write_mac_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[41] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [41]),
        .Q(write_mac_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[42] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [42]),
        .Q(write_mac_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[43] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [43]),
        .Q(write_mac_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[44] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [44]),
        .Q(write_mac_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[45] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [45]),
        .Q(write_mac_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[46] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [46]),
        .Q(write_mac_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[47] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [47]),
        .Q(write_mac_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [4]),
        .Q(write_mac_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [5]),
        .Q(write_mac_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [6]),
        .Q(write_mac_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [7]),
        .Q(write_mac_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [8]),
        .Q(write_mac_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_mac_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[0]_0 ),
        .CE(store_write),
        .D(\write_mac_reg_reg[47]_0 [9]),
        .Q(write_mac_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "arp_eth_rx" *) 
module design_1_axis_udp_ethernet_0_0_arp_eth_rx
   (read_eth_header_reg_reg_0,
    s_eth_payload_axis_tready_reg_reg_0,
    arp_rx_eth_hdr_ready,
    s_select_ip_reg0,
    s_select_arp_reg_reg,
    \m_arp_htype_reg_reg[10]_0 ,
    E,
    \m_arp_oper_reg_reg[1]_0 ,
    D,
    S,
    \m_arp_tpa_reg_reg[21]_0 ,
    \m_arp_tpa_reg_reg[31]_0 ,
    \m_arp_tha_reg_reg[10]_0 ,
    \m_arp_tha_reg_reg[22]_0 ,
    \m_arp_tha_reg_reg[34]_0 ,
    \m_arp_tha_reg_reg[46]_0 ,
    s_select_arp_reg_reg_0,
    s_select_ip_reg_reg,
    outgoing_frame_valid_reg_reg,
    Q,
    \m_arp_sha_reg_reg[47]_0 ,
    \m_arp_spa_reg_reg[31]_0 ,
    sync_reg,
    read_eth_header_next,
    \m_arp_tha_reg_reg[47]_0 ,
    temp_m_eth_payload_axis_tvalid_reg_reg,
    rx_eth_payload_axis_tlast,
    \ptr_reg_reg[0]_0 ,
    s_select_ip_reg_reg_0,
    temp_m_eth_payload_axis_tvalid_reg_reg_0,
    rx_eth_payload_axis_tvalid,
    rx_eth_payload_axis_tuser,
    \m_arp_tha_reg_reg[7]_0 ,
    read_arp_header_reg_reg_0,
    incoming_frame_ready,
    outgoing_arp_tha_next,
    CO,
    \outgoing_arp_tha_reg_reg[0] ,
    s_select_arp,
    s_select_ip_reg_reg_1,
    outgoing_frame_valid_reg_reg_0,
    SR,
    \m_eth_src_mac_reg_reg[47]_0 );
  output read_eth_header_reg_reg_0;
  output s_eth_payload_axis_tready_reg_reg_0;
  output arp_rx_eth_hdr_ready;
  output s_select_ip_reg0;
  output s_select_arp_reg_reg;
  output \m_arp_htype_reg_reg[10]_0 ;
  output [0:0]E;
  output [0:0]\m_arp_oper_reg_reg[1]_0 ;
  output [1:0]D;
  output [3:0]S;
  output [3:0]\m_arp_tpa_reg_reg[21]_0 ;
  output [2:0]\m_arp_tpa_reg_reg[31]_0 ;
  output [3:0]\m_arp_tha_reg_reg[10]_0 ;
  output [3:0]\m_arp_tha_reg_reg[22]_0 ;
  output [3:0]\m_arp_tha_reg_reg[34]_0 ;
  output [3:0]\m_arp_tha_reg_reg[46]_0 ;
  output s_select_arp_reg_reg_0;
  output s_select_ip_reg_reg;
  output outgoing_frame_valid_reg_reg;
  output [47:0]Q;
  output [47:0]\m_arp_sha_reg_reg[47]_0 ;
  output [31:0]\m_arp_spa_reg_reg[31]_0 ;
  input [0:0]sync_reg;
  input read_eth_header_next;
  input \m_arp_tha_reg_reg[47]_0 ;
  input temp_m_eth_payload_axis_tvalid_reg_reg;
  input rx_eth_payload_axis_tlast;
  input \ptr_reg_reg[0]_0 ;
  input s_select_ip_reg_reg_0;
  input temp_m_eth_payload_axis_tvalid_reg_reg_0;
  input rx_eth_payload_axis_tvalid;
  input rx_eth_payload_axis_tuser;
  input [7:0]\m_arp_tha_reg_reg[7]_0 ;
  input read_arp_header_reg_reg_0;
  input incoming_frame_ready;
  input outgoing_arp_tha_next;
  input [0:0]CO;
  input [0:0]\outgoing_arp_tha_reg_reg[0] ;
  input s_select_arp;
  input s_select_ip_reg_reg_1;
  input outgoing_frame_valid_reg_reg_0;
  input [0:0]SR;
  input [47:0]\m_eth_src_mac_reg_reg[47]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [47:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire arp_rx_eth_hdr_ready;
  wire [15:0]incoming_arp_htype;
  wire [15:0]incoming_arp_oper;
  wire [15:0]incoming_arp_ptype;
  wire [47:0]incoming_arp_tha;
  wire [31:0]incoming_arp_tpa;
  wire [2:2]incoming_eth_type;
  wire incoming_frame_ready;
  wire incoming_frame_valid;
  wire \m_arp_hlen_reg[0]_i_1_n_0 ;
  wire \m_arp_hlen_reg[1]_i_1_n_0 ;
  wire \m_arp_hlen_reg[2]_i_1_n_0 ;
  wire \m_arp_hlen_reg[3]_i_1_n_0 ;
  wire \m_arp_hlen_reg[4]_i_1_n_0 ;
  wire \m_arp_hlen_reg[5]_i_1_n_0 ;
  wire \m_arp_hlen_reg[6]_i_1_n_0 ;
  wire \m_arp_hlen_reg[7]_i_1_n_0 ;
  wire \m_arp_hlen_reg[7]_i_2_n_0 ;
  wire \m_arp_hlen_reg_reg_n_0_[0] ;
  wire \m_arp_hlen_reg_reg_n_0_[1] ;
  wire \m_arp_hlen_reg_reg_n_0_[2] ;
  wire \m_arp_hlen_reg_reg_n_0_[3] ;
  wire \m_arp_hlen_reg_reg_n_0_[4] ;
  wire \m_arp_hlen_reg_reg_n_0_[5] ;
  wire \m_arp_hlen_reg_reg_n_0_[6] ;
  wire \m_arp_hlen_reg_reg_n_0_[7] ;
  wire \m_arp_htype_reg[15]_i_1_n_0 ;
  wire \m_arp_htype_reg[7]_i_1_n_0 ;
  wire \m_arp_htype_reg_reg[10]_0 ;
  wire \m_arp_oper_reg[15]_i_1_n_0 ;
  wire \m_arp_oper_reg[7]_i_1_n_0 ;
  wire [0:0]\m_arp_oper_reg_reg[1]_0 ;
  wire \m_arp_plen_reg[0]_i_1_n_0 ;
  wire \m_arp_plen_reg[1]_i_1_n_0 ;
  wire \m_arp_plen_reg[2]_i_1_n_0 ;
  wire \m_arp_plen_reg[3]_i_1_n_0 ;
  wire \m_arp_plen_reg[4]_i_1_n_0 ;
  wire \m_arp_plen_reg[5]_i_1_n_0 ;
  wire \m_arp_plen_reg[6]_i_1_n_0 ;
  wire \m_arp_plen_reg[7]_i_2_n_0 ;
  wire \m_arp_plen_reg[7]_i_3_n_0 ;
  wire \m_arp_plen_reg_reg_n_0_[0] ;
  wire \m_arp_plen_reg_reg_n_0_[1] ;
  wire \m_arp_plen_reg_reg_n_0_[2] ;
  wire \m_arp_plen_reg_reg_n_0_[3] ;
  wire \m_arp_plen_reg_reg_n_0_[4] ;
  wire \m_arp_plen_reg_reg_n_0_[5] ;
  wire \m_arp_plen_reg_reg_n_0_[6] ;
  wire \m_arp_plen_reg_reg_n_0_[7] ;
  wire \m_arp_ptype_reg[15]_i_1_n_0 ;
  wire \m_arp_ptype_reg[7]_i_1_n_0 ;
  wire \m_arp_sha_reg[15]_i_1_n_0 ;
  wire \m_arp_sha_reg[23]_i_1_n_0 ;
  wire \m_arp_sha_reg[31]_i_1_n_0 ;
  wire \m_arp_sha_reg[39]_i_1_n_0 ;
  wire \m_arp_sha_reg[47]_i_1_n_0 ;
  wire \m_arp_sha_reg[7]_i_1_n_0 ;
  wire [47:0]\m_arp_sha_reg_reg[47]_0 ;
  wire \m_arp_spa_reg[15]_i_1_n_0 ;
  wire \m_arp_spa_reg[23]_i_1_n_0 ;
  wire \m_arp_spa_reg[31]_i_1_n_0 ;
  wire \m_arp_spa_reg[7]_i_1_n_0 ;
  wire [31:0]\m_arp_spa_reg_reg[31]_0 ;
  wire \m_arp_tha_reg[15]_i_1_n_0 ;
  wire \m_arp_tha_reg[23]_i_1_n_0 ;
  wire \m_arp_tha_reg[31]_i_1_n_0 ;
  wire \m_arp_tha_reg[31]_i_2_n_0 ;
  wire \m_arp_tha_reg[39]_i_1_n_0 ;
  wire \m_arp_tha_reg[47]_i_1_n_0 ;
  wire \m_arp_tha_reg[7]_i_1_n_0 ;
  wire [3:0]\m_arp_tha_reg_reg[10]_0 ;
  wire [3:0]\m_arp_tha_reg_reg[22]_0 ;
  wire [3:0]\m_arp_tha_reg_reg[34]_0 ;
  wire [3:0]\m_arp_tha_reg_reg[46]_0 ;
  wire \m_arp_tha_reg_reg[47]_0 ;
  wire [7:0]\m_arp_tha_reg_reg[7]_0 ;
  wire \m_arp_tpa_reg[15]_i_1_n_0 ;
  wire \m_arp_tpa_reg[23]_i_1_n_0 ;
  wire \m_arp_tpa_reg[31]_i_1_n_0 ;
  wire \m_arp_tpa_reg[7]_i_1_n_0 ;
  wire \m_arp_tpa_reg[7]_i_2_n_0 ;
  wire \m_arp_tpa_reg[7]_i_3_n_0 ;
  wire [3:0]\m_arp_tpa_reg_reg[21]_0 ;
  wire [2:0]\m_arp_tpa_reg_reg[31]_0 ;
  wire [47:0]\m_eth_src_mac_reg_reg[47]_0 ;
  wire m_frame_valid_next;
  wire m_frame_valid_reg_i_10_n_0;
  wire m_frame_valid_reg_i_11_n_0;
  wire m_frame_valid_reg_i_2_n_0;
  wire m_frame_valid_reg_i_3_n_0;
  wire m_frame_valid_reg_i_4_n_0;
  wire m_frame_valid_reg_i_5_n_0;
  wire m_frame_valid_reg_i_6_n_0;
  wire m_frame_valid_reg_i_7_n_0;
  wire m_frame_valid_reg_i_8_n_0;
  wire m_frame_valid_reg_i_9_n_0;
  wire outgoing_arp_tha_next;
  wire [0:0]\outgoing_arp_tha_reg_reg[0] ;
  wire \outgoing_eth_dest_mac_reg[47]_i_10_n_0 ;
  wire \outgoing_eth_dest_mac_reg[47]_i_11_n_0 ;
  wire \outgoing_eth_dest_mac_reg[47]_i_12_n_0 ;
  wire \outgoing_eth_dest_mac_reg[47]_i_13_n_0 ;
  wire \outgoing_eth_dest_mac_reg[47]_i_14_n_0 ;
  wire \outgoing_eth_dest_mac_reg[47]_i_15_n_0 ;
  wire \outgoing_eth_dest_mac_reg[47]_i_3_n_0 ;
  wire \outgoing_eth_dest_mac_reg[47]_i_4_n_0 ;
  wire \outgoing_eth_dest_mac_reg[47]_i_5_n_0 ;
  wire \outgoing_eth_dest_mac_reg[47]_i_6_n_0 ;
  wire \outgoing_eth_dest_mac_reg[47]_i_7_n_0 ;
  wire \outgoing_eth_dest_mac_reg[47]_i_8_n_0 ;
  wire \outgoing_eth_dest_mac_reg[47]_i_9_n_0 ;
  wire outgoing_frame_valid_reg_reg;
  wire outgoing_frame_valid_reg_reg_0;
  wire [4:0]ptr_next;
  wire [4:0]ptr_reg;
  wire \ptr_reg[4]_i_2__0_n_0 ;
  wire \ptr_reg[4]_i_4_n_0 ;
  wire \ptr_reg_reg[0]_0 ;
  wire read_arp_header_reg_i_1_n_0;
  wire read_arp_header_reg_reg_0;
  wire read_arp_header_reg_reg_n_0;
  wire read_eth_header_next;
  wire read_eth_header_next16_out;
  wire read_eth_header_reg_reg_0;
  wire rx_eth_payload_axis_tlast;
  wire rx_eth_payload_axis_tuser;
  wire rx_eth_payload_axis_tvalid;
  wire s_eth_hdr_ready_reg_i_1__0_n_0;
  wire s_eth_hdr_ready_reg_i_2_n_0;
  wire s_eth_payload_axis_tready_reg_i_1__0_n_0;
  wire s_eth_payload_axis_tready_reg_i_2__0_n_0;
  wire s_eth_payload_axis_tready_reg_reg_0;
  wire s_select_arp;
  wire s_select_arp_reg_reg;
  wire s_select_arp_reg_reg_0;
  wire s_select_ip_reg0;
  wire s_select_ip_reg_reg;
  wire s_select_ip_reg_reg_0;
  wire s_select_ip_reg_reg_1;
  wire store_eth_hdr;
  wire [0:0]sync_reg;
  wire temp_m_eth_payload_axis_tvalid_reg_reg;
  wire temp_m_eth_payload_axis_tvalid_reg_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \cache_write_request_ip_reg[31]_i_1 
       (.I0(\outgoing_eth_dest_mac_reg[47]_i_5_n_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'h08)) 
    i__carry__0_i_1
       (.I0(incoming_arp_tpa[21]),
        .I1(incoming_arp_tpa[23]),
        .I2(incoming_arp_tpa[22]),
        .O(\m_arp_tpa_reg_reg[21]_0 [3]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_1__0
       (.I0(incoming_arp_tha[22]),
        .I1(incoming_arp_tha[23]),
        .I2(incoming_arp_tha[21]),
        .O(\m_arp_tha_reg_reg[22]_0 [3]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry__0_i_2
       (.I0(incoming_arp_tpa[20]),
        .I1(incoming_arp_tpa[19]),
        .I2(incoming_arp_tpa[18]),
        .O(\m_arp_tpa_reg_reg[21]_0 [2]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2__0
       (.I0(incoming_arp_tha[19]),
        .I1(incoming_arp_tha[20]),
        .I2(incoming_arp_tha[18]),
        .O(\m_arp_tha_reg_reg[22]_0 [2]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_3
       (.I0(incoming_arp_tpa[16]),
        .I1(incoming_arp_tpa[17]),
        .I2(incoming_arp_tpa[15]),
        .O(\m_arp_tpa_reg_reg[21]_0 [1]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_3__0
       (.I0(incoming_arp_tha[16]),
        .I1(incoming_arp_tha[17]),
        .I2(incoming_arp_tha[15]),
        .O(\m_arp_tha_reg_reg[22]_0 [1]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_4
       (.I0(incoming_arp_tpa[13]),
        .I1(incoming_arp_tpa[14]),
        .I2(incoming_arp_tpa[12]),
        .O(\m_arp_tpa_reg_reg[21]_0 [0]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_4__0
       (.I0(incoming_arp_tha[13]),
        .I1(incoming_arp_tha[14]),
        .I2(incoming_arp_tha[12]),
        .O(\m_arp_tha_reg_reg[22]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_1
       (.I0(incoming_arp_tpa[31]),
        .I1(incoming_arp_tpa[30]),
        .O(\m_arp_tpa_reg_reg[31]_0 [2]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_1__0
       (.I0(incoming_arp_tha[34]),
        .I1(incoming_arp_tha[35]),
        .I2(incoming_arp_tha[33]),
        .O(\m_arp_tha_reg_reg[34]_0 [3]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_2
       (.I0(incoming_arp_tpa[28]),
        .I1(incoming_arp_tpa[29]),
        .I2(incoming_arp_tpa[27]),
        .O(\m_arp_tpa_reg_reg[31]_0 [1]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_2__0
       (.I0(incoming_arp_tha[31]),
        .I1(incoming_arp_tha[32]),
        .I2(incoming_arp_tha[30]),
        .O(\m_arp_tha_reg_reg[34]_0 [2]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_3
       (.I0(incoming_arp_tpa[25]),
        .I1(incoming_arp_tpa[26]),
        .I2(incoming_arp_tpa[24]),
        .O(\m_arp_tpa_reg_reg[31]_0 [0]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_3__0
       (.I0(incoming_arp_tha[28]),
        .I1(incoming_arp_tha[29]),
        .I2(incoming_arp_tha[27]),
        .O(\m_arp_tha_reg_reg[34]_0 [1]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_4
       (.I0(incoming_arp_tha[25]),
        .I1(incoming_arp_tha[26]),
        .I2(incoming_arp_tha[24]),
        .O(\m_arp_tha_reg_reg[34]_0 [0]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__2_i_1
       (.I0(incoming_arp_tha[46]),
        .I1(incoming_arp_tha[47]),
        .I2(incoming_arp_tha[45]),
        .O(\m_arp_tha_reg_reg[46]_0 [3]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__2_i_2
       (.I0(incoming_arp_tha[43]),
        .I1(incoming_arp_tha[44]),
        .I2(incoming_arp_tha[42]),
        .O(\m_arp_tha_reg_reg[46]_0 [2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry__2_i_3
       (.I0(incoming_arp_tha[40]),
        .I1(incoming_arp_tha[41]),
        .I2(incoming_arp_tha[39]),
        .O(\m_arp_tha_reg_reg[46]_0 [1]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__2_i_4
       (.I0(incoming_arp_tha[37]),
        .I1(incoming_arp_tha[38]),
        .I2(incoming_arp_tha[36]),
        .O(\m_arp_tha_reg_reg[46]_0 [0]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_1
       (.I0(incoming_arp_tpa[10]),
        .I1(incoming_arp_tpa[11]),
        .I2(incoming_arp_tpa[9]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_1__0
       (.I0(incoming_arp_tha[10]),
        .I1(incoming_arp_tha[11]),
        .I2(incoming_arp_tha[9]),
        .O(\m_arp_tha_reg_reg[10]_0 [3]));
  LUT3 #(
    .INIT(8'h08)) 
    i__carry_i_2
       (.I0(incoming_arp_tpa[7]),
        .I1(incoming_arp_tpa[8]),
        .I2(incoming_arp_tpa[6]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_2__0
       (.I0(incoming_arp_tha[7]),
        .I1(incoming_arp_tha[8]),
        .I2(incoming_arp_tha[6]),
        .O(\m_arp_tha_reg_reg[10]_0 [2]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_3
       (.I0(incoming_arp_tpa[4]),
        .I1(incoming_arp_tpa[5]),
        .I2(incoming_arp_tpa[3]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_3__0
       (.I0(incoming_arp_tha[4]),
        .I1(incoming_arp_tha[5]),
        .I2(incoming_arp_tha[3]),
        .O(\m_arp_tha_reg_reg[10]_0 [1]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_4
       (.I0(incoming_arp_tpa[1]),
        .I1(incoming_arp_tpa[2]),
        .I2(incoming_arp_tpa[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_4__0
       (.I0(incoming_arp_tha[1]),
        .I1(incoming_arp_tha[2]),
        .I2(incoming_arp_tha[0]),
        .O(\m_arp_tha_reg_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_arp_hlen_reg[0]_i_1 
       (.I0(\m_arp_tha_reg_reg[7]_0 [0]),
        .I1(\m_arp_hlen_reg[7]_i_2_n_0 ),
        .I2(\m_arp_hlen_reg_reg_n_0_[0] ),
        .O(\m_arp_hlen_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_arp_hlen_reg[1]_i_1 
       (.I0(\m_arp_hlen_reg_reg_n_0_[1] ),
        .I1(\m_arp_hlen_reg[7]_i_2_n_0 ),
        .I2(\m_arp_tha_reg_reg[7]_0 [1]),
        .O(\m_arp_hlen_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_arp_hlen_reg[2]_i_1 
       (.I0(\m_arp_hlen_reg_reg_n_0_[2] ),
        .I1(\m_arp_hlen_reg[7]_i_2_n_0 ),
        .I2(\m_arp_tha_reg_reg[7]_0 [2]),
        .O(\m_arp_hlen_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_arp_hlen_reg[3]_i_1 
       (.I0(\m_arp_tha_reg_reg[7]_0 [3]),
        .I1(\m_arp_hlen_reg[7]_i_2_n_0 ),
        .I2(\m_arp_hlen_reg_reg_n_0_[3] ),
        .O(\m_arp_hlen_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_arp_hlen_reg[4]_i_1 
       (.I0(\m_arp_tha_reg_reg[7]_0 [4]),
        .I1(\m_arp_hlen_reg[7]_i_2_n_0 ),
        .I2(\m_arp_hlen_reg_reg_n_0_[4] ),
        .O(\m_arp_hlen_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_arp_hlen_reg[5]_i_1 
       (.I0(\m_arp_tha_reg_reg[7]_0 [5]),
        .I1(\m_arp_hlen_reg[7]_i_2_n_0 ),
        .I2(\m_arp_hlen_reg_reg_n_0_[5] ),
        .O(\m_arp_hlen_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_arp_hlen_reg[6]_i_1 
       (.I0(\m_arp_tha_reg_reg[7]_0 [6]),
        .I1(\m_arp_hlen_reg[7]_i_2_n_0 ),
        .I2(\m_arp_hlen_reg_reg_n_0_[6] ),
        .O(\m_arp_hlen_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_arp_hlen_reg[7]_i_1 
       (.I0(\m_arp_tha_reg_reg[7]_0 [7]),
        .I1(\m_arp_hlen_reg[7]_i_2_n_0 ),
        .I2(\m_arp_hlen_reg_reg_n_0_[7] ),
        .O(\m_arp_hlen_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \m_arp_hlen_reg[7]_i_2 
       (.I0(ptr_reg[0]),
        .I1(ptr_reg[1]),
        .I2(ptr_reg[4]),
        .I3(ptr_reg[3]),
        .I4(ptr_reg[2]),
        .I5(read_arp_header_reg_reg_n_0),
        .O(\m_arp_hlen_reg[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_hlen_reg_reg[0] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_hlen_reg[0]_i_1_n_0 ),
        .Q(\m_arp_hlen_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_hlen_reg_reg[1] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_hlen_reg[1]_i_1_n_0 ),
        .Q(\m_arp_hlen_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_hlen_reg_reg[2] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_hlen_reg[2]_i_1_n_0 ),
        .Q(\m_arp_hlen_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_hlen_reg_reg[3] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_hlen_reg[3]_i_1_n_0 ),
        .Q(\m_arp_hlen_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_hlen_reg_reg[4] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_hlen_reg[4]_i_1_n_0 ),
        .Q(\m_arp_hlen_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_hlen_reg_reg[5] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_hlen_reg[5]_i_1_n_0 ),
        .Q(\m_arp_hlen_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_hlen_reg_reg[6] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_hlen_reg[6]_i_1_n_0 ),
        .Q(\m_arp_hlen_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_hlen_reg_reg[7] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_hlen_reg[7]_i_1_n_0 ),
        .Q(\m_arp_hlen_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \m_arp_htype_reg[15]_i_1 
       (.I0(ptr_reg[1]),
        .I1(ptr_reg[0]),
        .I2(\ptr_reg[4]_i_4_n_0 ),
        .I3(ptr_reg[4]),
        .I4(ptr_reg[3]),
        .I5(ptr_reg[2]),
        .O(\m_arp_htype_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \m_arp_htype_reg[7]_i_1 
       (.I0(ptr_reg[1]),
        .I1(ptr_reg[0]),
        .I2(\ptr_reg[4]_i_4_n_0 ),
        .I3(ptr_reg[4]),
        .I4(ptr_reg[3]),
        .I5(ptr_reg[2]),
        .O(\m_arp_htype_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[0] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_htype[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[10] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_htype[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[11] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_htype[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[12] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_htype[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[13] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_htype[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[14] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_htype[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[15] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_htype[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[1] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_htype[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[2] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_htype[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[3] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_htype[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[4] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_htype[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[5] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_htype[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[6] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_htype[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[7] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_htype[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[8] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_htype[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_htype_reg_reg[9] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_htype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_htype[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \m_arp_oper_reg[15]_i_1 
       (.I0(\ptr_reg[4]_i_4_n_0 ),
        .I1(ptr_reg[0]),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[4]),
        .I4(ptr_reg[2]),
        .I5(ptr_reg[3]),
        .O(\m_arp_oper_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \m_arp_oper_reg[7]_i_1 
       (.I0(\ptr_reg[4]_i_4_n_0 ),
        .I1(ptr_reg[0]),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[2]),
        .I4(ptr_reg[4]),
        .I5(ptr_reg[3]),
        .O(\m_arp_oper_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[0] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_oper[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[10] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_oper[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[11] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_oper[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[12] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_oper[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[13] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_oper[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[14] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_oper[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[15] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_oper[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[1] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_oper[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[2] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_oper[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[3] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_oper[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[4] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_oper[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[5] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_oper[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[6] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_oper[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[7] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_oper[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[8] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_oper[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_oper_reg_reg[9] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_oper_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_oper[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_arp_plen_reg[0]_i_1 
       (.I0(\m_arp_plen_reg_reg_n_0_[0] ),
        .I1(\m_arp_plen_reg[7]_i_3_n_0 ),
        .I2(\m_arp_tha_reg_reg[7]_0 [0]),
        .O(\m_arp_plen_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_arp_plen_reg[1]_i_1 
       (.I0(\m_arp_plen_reg_reg_n_0_[1] ),
        .I1(\m_arp_plen_reg[7]_i_3_n_0 ),
        .I2(\m_arp_tha_reg_reg[7]_0 [1]),
        .O(\m_arp_plen_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_arp_plen_reg[2]_i_1 
       (.I0(\m_arp_tha_reg_reg[7]_0 [2]),
        .I1(\m_arp_plen_reg[7]_i_3_n_0 ),
        .I2(\m_arp_plen_reg_reg_n_0_[2] ),
        .O(\m_arp_plen_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_arp_plen_reg[3]_i_1 
       (.I0(\m_arp_plen_reg_reg_n_0_[3] ),
        .I1(\m_arp_plen_reg[7]_i_3_n_0 ),
        .I2(\m_arp_tha_reg_reg[7]_0 [3]),
        .O(\m_arp_plen_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_arp_plen_reg[4]_i_1 
       (.I0(\m_arp_plen_reg_reg_n_0_[4] ),
        .I1(\m_arp_plen_reg[7]_i_3_n_0 ),
        .I2(\m_arp_tha_reg_reg[7]_0 [4]),
        .O(\m_arp_plen_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_arp_plen_reg[5]_i_1 
       (.I0(\m_arp_plen_reg_reg_n_0_[5] ),
        .I1(\m_arp_plen_reg[7]_i_3_n_0 ),
        .I2(\m_arp_tha_reg_reg[7]_0 [5]),
        .O(\m_arp_plen_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_arp_plen_reg[6]_i_1 
       (.I0(\m_arp_plen_reg_reg_n_0_[6] ),
        .I1(\m_arp_plen_reg[7]_i_3_n_0 ),
        .I2(\m_arp_tha_reg_reg[7]_0 [6]),
        .O(\m_arp_plen_reg[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \m_arp_plen_reg[7]_i_1 
       (.I0(rx_eth_payload_axis_tvalid),
        .I1(s_eth_payload_axis_tready_reg_reg_0),
        .I2(\ptr_reg_reg[0]_0 ),
        .O(read_eth_header_next16_out));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_arp_plen_reg[7]_i_2 
       (.I0(\m_arp_plen_reg_reg_n_0_[7] ),
        .I1(\m_arp_plen_reg[7]_i_3_n_0 ),
        .I2(\m_arp_tha_reg_reg[7]_0 [7]),
        .O(\m_arp_plen_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \m_arp_plen_reg[7]_i_3 
       (.I0(ptr_reg[4]),
        .I1(ptr_reg[3]),
        .I2(ptr_reg[2]),
        .I3(read_arp_header_reg_reg_n_0),
        .I4(ptr_reg[0]),
        .I5(ptr_reg[1]),
        .O(\m_arp_plen_reg[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_plen_reg_reg[0] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_plen_reg[0]_i_1_n_0 ),
        .Q(\m_arp_plen_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_plen_reg_reg[1] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_plen_reg[1]_i_1_n_0 ),
        .Q(\m_arp_plen_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_plen_reg_reg[2] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_plen_reg[2]_i_1_n_0 ),
        .Q(\m_arp_plen_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_plen_reg_reg[3] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_plen_reg[3]_i_1_n_0 ),
        .Q(\m_arp_plen_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_plen_reg_reg[4] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_plen_reg[4]_i_1_n_0 ),
        .Q(\m_arp_plen_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_plen_reg_reg[5] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_plen_reg[5]_i_1_n_0 ),
        .Q(\m_arp_plen_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_plen_reg_reg[6] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_plen_reg[6]_i_1_n_0 ),
        .Q(\m_arp_plen_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_plen_reg_reg[7] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(read_eth_header_next16_out),
        .D(\m_arp_plen_reg[7]_i_2_n_0 ),
        .Q(\m_arp_plen_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \m_arp_ptype_reg[15]_i_1 
       (.I0(\ptr_reg[4]_i_4_n_0 ),
        .I1(ptr_reg[0]),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[4]),
        .I4(ptr_reg[3]),
        .I5(ptr_reg[2]),
        .O(\m_arp_ptype_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \m_arp_ptype_reg[7]_i_1 
       (.I0(\ptr_reg[4]_i_4_n_0 ),
        .I1(ptr_reg[1]),
        .I2(ptr_reg[0]),
        .I3(ptr_reg[4]),
        .I4(ptr_reg[3]),
        .I5(ptr_reg[2]),
        .O(\m_arp_ptype_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[0] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_ptype[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[10] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_ptype[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[11] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_ptype[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[12] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_ptype[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[13] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_ptype[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[14] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_ptype[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[15] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_ptype[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[1] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_ptype[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[2] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_ptype[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[3] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_ptype[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[4] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_ptype[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[5] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_ptype[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[6] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_ptype[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[7] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_ptype[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[8] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_ptype[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_ptype_reg_reg[9] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_ptype_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_ptype[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \m_arp_sha_reg[15]_i_1 
       (.I0(ptr_reg[1]),
        .I1(ptr_reg[0]),
        .I2(\ptr_reg[4]_i_4_n_0 ),
        .I3(ptr_reg[3]),
        .I4(ptr_reg[4]),
        .I5(ptr_reg[2]),
        .O(\m_arp_sha_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \m_arp_sha_reg[23]_i_1 
       (.I0(\ptr_reg[4]_i_4_n_0 ),
        .I1(ptr_reg[1]),
        .I2(ptr_reg[0]),
        .I3(ptr_reg[2]),
        .I4(ptr_reg[3]),
        .I5(ptr_reg[4]),
        .O(\m_arp_sha_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \m_arp_sha_reg[31]_i_1 
       (.I0(\ptr_reg[4]_i_4_n_0 ),
        .I1(ptr_reg[0]),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[2]),
        .I4(ptr_reg[3]),
        .I5(ptr_reg[4]),
        .O(\m_arp_sha_reg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \m_arp_sha_reg[39]_i_1 
       (.I0(ptr_reg[1]),
        .I1(ptr_reg[0]),
        .I2(\ptr_reg[4]_i_4_n_0 ),
        .I3(ptr_reg[2]),
        .I4(ptr_reg[3]),
        .I5(ptr_reg[4]),
        .O(\m_arp_sha_reg[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \m_arp_sha_reg[47]_i_1 
       (.I0(ptr_reg[1]),
        .I1(ptr_reg[0]),
        .I2(\ptr_reg[4]_i_4_n_0 ),
        .I3(ptr_reg[2]),
        .I4(ptr_reg[3]),
        .I5(ptr_reg[4]),
        .O(\m_arp_sha_reg[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \m_arp_sha_reg[7]_i_1 
       (.I0(ptr_reg[1]),
        .I1(ptr_reg[0]),
        .I2(\ptr_reg[4]_i_4_n_0 ),
        .I3(ptr_reg[3]),
        .I4(ptr_reg[4]),
        .I5(ptr_reg[2]),
        .O(\m_arp_sha_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[0] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(\m_arp_sha_reg_reg[47]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[10] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(\m_arp_sha_reg_reg[47]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[11] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(\m_arp_sha_reg_reg[47]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[12] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(\m_arp_sha_reg_reg[47]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[13] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(\m_arp_sha_reg_reg[47]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[14] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(\m_arp_sha_reg_reg[47]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[15] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(\m_arp_sha_reg_reg[47]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[16] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(\m_arp_sha_reg_reg[47]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[17] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(\m_arp_sha_reg_reg[47]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[18] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(\m_arp_sha_reg_reg[47]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[19] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(\m_arp_sha_reg_reg[47]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[1] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(\m_arp_sha_reg_reg[47]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[20] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(\m_arp_sha_reg_reg[47]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[21] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(\m_arp_sha_reg_reg[47]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[22] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(\m_arp_sha_reg_reg[47]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[23] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(\m_arp_sha_reg_reg[47]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[24] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(\m_arp_sha_reg_reg[47]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[25] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(\m_arp_sha_reg_reg[47]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[26] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(\m_arp_sha_reg_reg[47]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[27] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(\m_arp_sha_reg_reg[47]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[28] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(\m_arp_sha_reg_reg[47]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[29] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(\m_arp_sha_reg_reg[47]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[2] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(\m_arp_sha_reg_reg[47]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[30] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(\m_arp_sha_reg_reg[47]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[31] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(\m_arp_sha_reg_reg[47]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[32] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(\m_arp_sha_reg_reg[47]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[33] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(\m_arp_sha_reg_reg[47]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[34] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(\m_arp_sha_reg_reg[47]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[35] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(\m_arp_sha_reg_reg[47]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[36] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(\m_arp_sha_reg_reg[47]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[37] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(\m_arp_sha_reg_reg[47]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[38] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(\m_arp_sha_reg_reg[47]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[39] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(\m_arp_sha_reg_reg[47]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[3] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(\m_arp_sha_reg_reg[47]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[40] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(\m_arp_sha_reg_reg[47]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[41] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(\m_arp_sha_reg_reg[47]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[42] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(\m_arp_sha_reg_reg[47]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[43] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(\m_arp_sha_reg_reg[47]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[44] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(\m_arp_sha_reg_reg[47]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[45] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(\m_arp_sha_reg_reg[47]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[46] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(\m_arp_sha_reg_reg[47]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[47] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(\m_arp_sha_reg_reg[47]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[4] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(\m_arp_sha_reg_reg[47]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[5] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(\m_arp_sha_reg_reg[47]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[6] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(\m_arp_sha_reg_reg[47]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[7] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(\m_arp_sha_reg_reg[47]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[8] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(\m_arp_sha_reg_reg[47]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_sha_reg_reg[9] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_sha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(\m_arp_sha_reg_reg[47]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \m_arp_spa_reg[15]_i_1 
       (.I0(ptr_reg[0]),
        .I1(ptr_reg[1]),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[4]),
        .I4(ptr_reg[3]),
        .I5(\ptr_reg[4]_i_4_n_0 ),
        .O(\m_arp_spa_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \m_arp_spa_reg[23]_i_1 
       (.I0(ptr_reg[3]),
        .I1(ptr_reg[0]),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[2]),
        .I4(\ptr_reg[4]_i_4_n_0 ),
        .I5(ptr_reg[4]),
        .O(\m_arp_spa_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \m_arp_spa_reg[31]_i_1 
       (.I0(\ptr_reg[4]_i_4_n_0 ),
        .I1(ptr_reg[0]),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[3]),
        .I4(ptr_reg[4]),
        .I5(ptr_reg[2]),
        .O(\m_arp_spa_reg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \m_arp_spa_reg[7]_i_1 
       (.I0(ptr_reg[0]),
        .I1(ptr_reg[1]),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[4]),
        .I4(ptr_reg[3]),
        .I5(\ptr_reg[4]_i_4_n_0 ),
        .O(\m_arp_spa_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[0] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(\m_arp_spa_reg_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[10] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(\m_arp_spa_reg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[11] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(\m_arp_spa_reg_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[12] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(\m_arp_spa_reg_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[13] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(\m_arp_spa_reg_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[14] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(\m_arp_spa_reg_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[15] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(\m_arp_spa_reg_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[16] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(\m_arp_spa_reg_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[17] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(\m_arp_spa_reg_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[18] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(\m_arp_spa_reg_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[19] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(\m_arp_spa_reg_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[1] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(\m_arp_spa_reg_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[20] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(\m_arp_spa_reg_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[21] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(\m_arp_spa_reg_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[22] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(\m_arp_spa_reg_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[23] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(\m_arp_spa_reg_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[24] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(\m_arp_spa_reg_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[25] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(\m_arp_spa_reg_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[26] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(\m_arp_spa_reg_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[27] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(\m_arp_spa_reg_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[28] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(\m_arp_spa_reg_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[29] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(\m_arp_spa_reg_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[2] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(\m_arp_spa_reg_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[30] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(\m_arp_spa_reg_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[31] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(\m_arp_spa_reg_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[3] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(\m_arp_spa_reg_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[4] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(\m_arp_spa_reg_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[5] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(\m_arp_spa_reg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[6] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(\m_arp_spa_reg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[7] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(\m_arp_spa_reg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[8] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(\m_arp_spa_reg_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_spa_reg_reg[9] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_spa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(\m_arp_spa_reg_reg[31]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \m_arp_tha_reg[15]_i_1 
       (.I0(ptr_reg[0]),
        .I1(ptr_reg[1]),
        .I2(\m_arp_tha_reg[31]_i_2_n_0 ),
        .O(\m_arp_tha_reg[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \m_arp_tha_reg[23]_i_1 
       (.I0(ptr_reg[0]),
        .I1(ptr_reg[1]),
        .I2(\m_arp_tha_reg[31]_i_2_n_0 ),
        .O(\m_arp_tha_reg[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \m_arp_tha_reg[31]_i_1 
       (.I0(ptr_reg[0]),
        .I1(ptr_reg[1]),
        .I2(\m_arp_tha_reg[31]_i_2_n_0 ),
        .O(\m_arp_tha_reg[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \m_arp_tha_reg[31]_i_2 
       (.I0(\m_arp_tpa_reg[7]_i_3_n_0 ),
        .I1(ptr_reg[3]),
        .I2(ptr_reg[4]),
        .I3(ptr_reg[2]),
        .I4(read_arp_header_reg_reg_n_0),
        .O(\m_arp_tha_reg[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \m_arp_tha_reg[39]_i_1 
       (.I0(ptr_reg[0]),
        .I1(ptr_reg[1]),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[4]),
        .I4(ptr_reg[3]),
        .I5(\ptr_reg[4]_i_4_n_0 ),
        .O(\m_arp_tha_reg[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \m_arp_tha_reg[47]_i_1 
       (.I0(ptr_reg[0]),
        .I1(ptr_reg[1]),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[4]),
        .I4(ptr_reg[3]),
        .I5(\ptr_reg[4]_i_4_n_0 ),
        .O(\m_arp_tha_reg[47]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \m_arp_tha_reg[7]_i_1 
       (.I0(ptr_reg[0]),
        .I1(ptr_reg[1]),
        .I2(\m_arp_tha_reg[31]_i_2_n_0 ),
        .O(\m_arp_tha_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[0] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_tha[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[10] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_tha[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[11] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_tha[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[12] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_tha[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[13] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_tha[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[14] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_tha[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[15] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_tha[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[16] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_tha[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[17] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_tha[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[18] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_tha[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[19] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_tha[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[1] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_tha[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[20] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_tha[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[21] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_tha[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[22] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_tha[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[23] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_tha[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[24] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_tha[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[25] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_tha[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[26] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_tha[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[27] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_tha[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[28] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_tha[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[29] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_tha[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[2] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_tha[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[30] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_tha[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[31] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_tha[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[32] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_tha[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[33] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_tha[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[34] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_tha[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[35] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_tha[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[36] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_tha[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[37] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_tha[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[38] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_tha[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[39] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[39]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_tha[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[3] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_tha[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[40] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_tha[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[41] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_tha[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[42] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_tha[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[43] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_tha[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[44] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_tha[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[45] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_tha[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[46] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_tha[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[47] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[47]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_tha[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[4] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_tha[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[5] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_tha[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[6] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_tha[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[7] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_tha[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[8] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_tha[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tha_reg_reg[9] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tha_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_tha[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \m_arp_tpa_reg[15]_i_1 
       (.I0(\ptr_reg[4]_i_4_n_0 ),
        .I1(ptr_reg[0]),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[4]),
        .I4(ptr_reg[2]),
        .I5(ptr_reg[3]),
        .O(\m_arp_tpa_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \m_arp_tpa_reg[23]_i_1 
       (.I0(ptr_reg[1]),
        .I1(ptr_reg[0]),
        .I2(\ptr_reg[4]_i_4_n_0 ),
        .I3(ptr_reg[4]),
        .I4(ptr_reg[2]),
        .I5(ptr_reg[3]),
        .O(\m_arp_tpa_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \m_arp_tpa_reg[31]_i_1 
       (.I0(ptr_reg[1]),
        .I1(ptr_reg[0]),
        .I2(\ptr_reg[4]_i_4_n_0 ),
        .I3(ptr_reg[4]),
        .I4(ptr_reg[2]),
        .I5(ptr_reg[3]),
        .O(\m_arp_tpa_reg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \m_arp_tpa_reg[7]_i_1 
       (.I0(ptr_reg[2]),
        .I1(ptr_reg[4]),
        .I2(ptr_reg[3]),
        .I3(\m_arp_tpa_reg[7]_i_2_n_0 ),
        .I4(read_arp_header_reg_reg_n_0),
        .I5(\m_arp_tpa_reg[7]_i_3_n_0 ),
        .O(\m_arp_tpa_reg[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_arp_tpa_reg[7]_i_2 
       (.I0(ptr_reg[1]),
        .I1(ptr_reg[0]),
        .O(\m_arp_tpa_reg[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_arp_tpa_reg[7]_i_3 
       (.I0(\ptr_reg_reg[0]_0 ),
        .I1(s_eth_payload_axis_tready_reg_reg_0),
        .I2(rx_eth_payload_axis_tvalid),
        .O(\m_arp_tpa_reg[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[0] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_tpa[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[10] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_tpa[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[11] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_tpa[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[12] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_tpa[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[13] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_tpa[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[14] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_tpa[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[15] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_tpa[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[16] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_tpa[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[17] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_tpa[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[18] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_tpa[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[19] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_tpa[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[1] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_tpa[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[20] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_tpa[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[21] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_tpa[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[22] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_tpa[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[23] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[23]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_tpa[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[24] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_tpa[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[25] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_tpa[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[26] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_tpa[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[27] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_tpa[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[28] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_tpa[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[29] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_tpa[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[2] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [2]),
        .Q(incoming_arp_tpa[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[30] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_tpa[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[31] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[31]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_tpa[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[3] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [3]),
        .Q(incoming_arp_tpa[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[4] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [4]),
        .Q(incoming_arp_tpa[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[5] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [5]),
        .Q(incoming_arp_tpa[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[6] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [6]),
        .Q(incoming_arp_tpa[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[7] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[7]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [7]),
        .Q(incoming_arp_tpa[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[8] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [0]),
        .Q(incoming_arp_tpa[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_arp_tpa_reg_reg[9] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\m_arp_tpa_reg[15]_i_1_n_0 ),
        .D(\m_arp_tha_reg_reg[7]_0 [1]),
        .Q(incoming_arp_tpa[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000777)) 
    m_eth_payload_axis_tready_int_reg_i_2__1
       (.I0(\ptr_reg_reg[0]_0 ),
        .I1(s_eth_payload_axis_tready_reg_reg_0),
        .I2(temp_m_eth_payload_axis_tvalid_reg_reg),
        .I3(s_select_ip_reg_reg_0),
        .I4(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .O(s_select_arp_reg_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \m_eth_src_mac_reg[47]_i_1 
       (.I0(read_eth_header_reg_reg_0),
        .I1(read_arp_header_reg_reg_0),
        .O(store_eth_hdr));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[0] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[10] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[11] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[12] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[13] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[14] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[15] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[16] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[17] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[18] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[19] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[1] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[20] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[21] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[22] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[23] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[24] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[25] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[26] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[27] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[28] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[29] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[2] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[30] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[31] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[32] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[33] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[34] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[35] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[36] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[37] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[38] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[39] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[3] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[40] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[41] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[42] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[43] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[44] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[45] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[46] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[47] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[4] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[5] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[6] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[7] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[8] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[9] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(\m_eth_src_mac_reg_reg[47]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[2] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(store_eth_hdr),
        .D(1'b1),
        .Q(incoming_eth_type),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF5D00000051)) 
    m_frame_valid_reg_i_1
       (.I0(rx_eth_payload_axis_tuser),
        .I1(m_frame_valid_reg_i_2_n_0),
        .I2(m_frame_valid_reg_i_3_n_0),
        .I3(m_frame_valid_reg_i_4_n_0),
        .I4(m_frame_valid_reg_i_5_n_0),
        .I5(m_frame_valid_reg_i_6_n_0),
        .O(m_frame_valid_next));
  LUT6 #(
    .INIT(64'hFFFFFF1D1D1DFF1D)) 
    m_frame_valid_reg_i_10
       (.I0(\m_arp_hlen_reg_reg_n_0_[2] ),
        .I1(\m_arp_hlen_reg[7]_i_2_n_0 ),
        .I2(\m_arp_tha_reg_reg[7]_0 [2]),
        .I3(\m_arp_tha_reg_reg[7]_0 [7]),
        .I4(\m_arp_plen_reg[7]_i_3_n_0 ),
        .I5(\m_arp_plen_reg_reg_n_0_[7] ),
        .O(m_frame_valid_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h1D1D1DFFFFFF1DFF)) 
    m_frame_valid_reg_i_11
       (.I0(\m_arp_hlen_reg_reg_n_0_[1] ),
        .I1(\m_arp_hlen_reg[7]_i_2_n_0 ),
        .I2(\m_arp_tha_reg_reg[7]_0 [1]),
        .I3(\m_arp_tha_reg_reg[7]_0 [2]),
        .I4(\m_arp_plen_reg[7]_i_3_n_0 ),
        .I5(\m_arp_plen_reg_reg_n_0_[2] ),
        .O(m_frame_valid_reg_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    m_frame_valid_reg_i_2
       (.I0(read_arp_header_reg_reg_n_0),
        .I1(read_arp_header_reg_reg_0),
        .I2(read_eth_header_reg_reg_0),
        .O(m_frame_valid_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    m_frame_valid_reg_i_3
       (.I0(read_arp_header_reg_reg_n_0),
        .I1(ptr_reg[0]),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[3]),
        .I4(ptr_reg[4]),
        .I5(ptr_reg[2]),
        .O(m_frame_valid_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_frame_valid_reg_i_4
       (.I0(m_frame_valid_reg_i_7_n_0),
        .I1(\m_arp_hlen_reg[7]_i_1_n_0 ),
        .I2(\m_arp_plen_reg[4]_i_1_n_0 ),
        .I3(\m_arp_plen_reg[6]_i_1_n_0 ),
        .I4(\m_arp_hlen_reg[5]_i_1_n_0 ),
        .I5(m_frame_valid_reg_i_8_n_0),
        .O(m_frame_valid_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB8FFFF)) 
    m_frame_valid_reg_i_5
       (.I0(\m_arp_tha_reg_reg[7]_0 [4]),
        .I1(\m_arp_hlen_reg[7]_i_2_n_0 ),
        .I2(\m_arp_hlen_reg_reg_n_0_[4] ),
        .I3(\m_arp_tpa_reg[7]_i_3_n_0 ),
        .I4(rx_eth_payload_axis_tlast),
        .I5(m_frame_valid_reg_i_9_n_0),
        .O(m_frame_valid_reg_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_frame_valid_reg_i_6
       (.I0(incoming_frame_valid),
        .I1(incoming_frame_ready),
        .O(m_frame_valid_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    m_frame_valid_reg_i_7
       (.I0(\m_arp_tha_reg_reg[7]_0 [3]),
        .I1(\m_arp_plen_reg_reg_n_0_[3] ),
        .I2(\m_arp_plen_reg[1]_i_1_n_0 ),
        .I3(\m_arp_plen_reg_reg_n_0_[5] ),
        .I4(\m_arp_plen_reg[7]_i_3_n_0 ),
        .I5(\m_arp_tha_reg_reg[7]_0 [5]),
        .O(m_frame_valid_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    m_frame_valid_reg_i_8
       (.I0(\m_arp_tha_reg_reg[7]_0 [3]),
        .I1(\m_arp_hlen_reg[7]_i_2_n_0 ),
        .I2(\m_arp_hlen_reg_reg_n_0_[3] ),
        .I3(\m_arp_tha_reg_reg[7]_0 [6]),
        .I4(\m_arp_hlen_reg_reg_n_0_[6] ),
        .I5(m_frame_valid_reg_i_10_n_0),
        .O(m_frame_valid_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB8BABA)) 
    m_frame_valid_reg_i_9
       (.I0(\m_arp_tha_reg_reg[7]_0 [0]),
        .I1(\m_arp_hlen_reg[7]_i_2_n_0 ),
        .I2(\m_arp_hlen_reg_reg_n_0_[0] ),
        .I3(\m_arp_plen_reg_reg_n_0_[0] ),
        .I4(\m_arp_plen_reg[7]_i_3_n_0 ),
        .I5(m_frame_valid_reg_i_11_n_0),
        .O(m_frame_valid_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_frame_valid_reg_reg
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(1'b1),
        .D(m_frame_valid_next),
        .Q(incoming_frame_valid),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \outgoing_arp_oper_reg[1]_i_1 
       (.I0(\outgoing_eth_dest_mac_reg[47]_i_4_n_0 ),
        .I1(incoming_arp_oper[3]),
        .I2(incoming_arp_oper[0]),
        .I3(incoming_arp_oper[2]),
        .I4(incoming_arp_oper[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \outgoing_arp_oper_reg[3]_i_1 
       (.I0(\outgoing_eth_dest_mac_reg[47]_i_4_n_0 ),
        .I1(incoming_arp_oper[3]),
        .I2(incoming_arp_oper[0]),
        .I3(incoming_arp_oper[2]),
        .I4(incoming_arp_oper[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \outgoing_arp_tpa_reg[31]_i_1 
       (.I0(\outgoing_eth_dest_mac_reg[47]_i_5_n_0 ),
        .I1(\outgoing_eth_dest_mac_reg[47]_i_4_n_0 ),
        .I2(\outgoing_eth_dest_mac_reg[47]_i_3_n_0 ),
        .I3(outgoing_arp_tha_next),
        .O(\m_arp_htype_reg_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \outgoing_eth_dest_mac_reg[47]_i_10 
       (.I0(incoming_arp_htype[6]),
        .I1(incoming_arp_ptype[6]),
        .I2(incoming_arp_htype[8]),
        .I3(incoming_arp_htype[11]),
        .I4(\outgoing_eth_dest_mac_reg[47]_i_14_n_0 ),
        .O(\outgoing_eth_dest_mac_reg[47]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \outgoing_eth_dest_mac_reg[47]_i_11 
       (.I0(incoming_arp_ptype[13]),
        .I1(incoming_arp_ptype[9]),
        .I2(incoming_arp_ptype[10]),
        .I3(incoming_arp_htype[7]),
        .O(\outgoing_eth_dest_mac_reg[47]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \outgoing_eth_dest_mac_reg[47]_i_12 
       (.I0(incoming_frame_valid),
        .I1(incoming_arp_ptype[0]),
        .I2(incoming_arp_htype[15]),
        .I3(incoming_arp_htype[2]),
        .O(\outgoing_eth_dest_mac_reg[47]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \outgoing_eth_dest_mac_reg[47]_i_13 
       (.I0(incoming_arp_htype[5]),
        .I1(incoming_frame_ready),
        .I2(incoming_arp_ptype[14]),
        .I3(incoming_arp_htype[1]),
        .I4(\outgoing_eth_dest_mac_reg[47]_i_15_n_0 ),
        .O(\outgoing_eth_dest_mac_reg[47]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \outgoing_eth_dest_mac_reg[47]_i_14 
       (.I0(incoming_arp_ptype[11]),
        .I1(incoming_arp_htype[9]),
        .I2(incoming_eth_type),
        .I3(incoming_arp_ptype[2]),
        .O(\outgoing_eth_dest_mac_reg[47]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \outgoing_eth_dest_mac_reg[47]_i_15 
       (.I0(incoming_arp_ptype[5]),
        .I1(incoming_arp_htype[14]),
        .I2(incoming_arp_htype[4]),
        .I3(incoming_arp_htype[3]),
        .O(\outgoing_eth_dest_mac_reg[47]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \outgoing_eth_dest_mac_reg[47]_i_2 
       (.I0(\outgoing_eth_dest_mac_reg[47]_i_3_n_0 ),
        .I1(\outgoing_eth_dest_mac_reg[47]_i_4_n_0 ),
        .I2(\outgoing_eth_dest_mac_reg[47]_i_5_n_0 ),
        .O(\m_arp_oper_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFEFEEFFFFFFFEFFF)) 
    \outgoing_eth_dest_mac_reg[47]_i_3 
       (.I0(incoming_arp_oper[1]),
        .I1(incoming_arp_oper[2]),
        .I2(incoming_arp_oper[3]),
        .I3(CO),
        .I4(incoming_arp_oper[0]),
        .I5(\outgoing_arp_tha_reg_reg[0] ),
        .O(\outgoing_eth_dest_mac_reg[47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outgoing_eth_dest_mac_reg[47]_i_4 
       (.I0(incoming_arp_oper[11]),
        .I1(incoming_arp_oper[14]),
        .I2(incoming_arp_oper[4]),
        .I3(incoming_arp_oper[5]),
        .I4(\outgoing_eth_dest_mac_reg[47]_i_6_n_0 ),
        .I5(\outgoing_eth_dest_mac_reg[47]_i_7_n_0 ),
        .O(\outgoing_eth_dest_mac_reg[47]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outgoing_eth_dest_mac_reg[47]_i_5 
       (.I0(incoming_arp_htype[10]),
        .I1(incoming_arp_ptype[4]),
        .I2(incoming_arp_htype[12]),
        .I3(\outgoing_eth_dest_mac_reg[47]_i_8_n_0 ),
        .I4(\outgoing_eth_dest_mac_reg[47]_i_9_n_0 ),
        .I5(\outgoing_eth_dest_mac_reg[47]_i_10_n_0 ),
        .O(\outgoing_eth_dest_mac_reg[47]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \outgoing_eth_dest_mac_reg[47]_i_6 
       (.I0(incoming_arp_oper[9]),
        .I1(incoming_arp_oper[6]),
        .I2(incoming_arp_oper[10]),
        .I3(incoming_arp_oper[7]),
        .O(\outgoing_eth_dest_mac_reg[47]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \outgoing_eth_dest_mac_reg[47]_i_7 
       (.I0(incoming_arp_oper[12]),
        .I1(incoming_arp_oper[8]),
        .I2(incoming_arp_oper[15]),
        .I3(incoming_arp_oper[13]),
        .O(\outgoing_eth_dest_mac_reg[47]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \outgoing_eth_dest_mac_reg[47]_i_8 
       (.I0(incoming_arp_ptype[12]),
        .I1(incoming_arp_htype[0]),
        .I2(incoming_arp_ptype[8]),
        .I3(incoming_arp_ptype[15]),
        .I4(\outgoing_eth_dest_mac_reg[47]_i_11_n_0 ),
        .O(\outgoing_eth_dest_mac_reg[47]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outgoing_eth_dest_mac_reg[47]_i_9 
       (.I0(\outgoing_eth_dest_mac_reg[47]_i_12_n_0 ),
        .I1(incoming_arp_ptype[1]),
        .I2(incoming_arp_ptype[3]),
        .I3(incoming_arp_ptype[7]),
        .I4(incoming_arp_htype[13]),
        .I5(\outgoing_eth_dest_mac_reg[47]_i_13_n_0 ),
        .O(\outgoing_eth_dest_mac_reg[47]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABAFFFFAABA)) 
    outgoing_frame_valid_reg_i_1
       (.I0(outgoing_arp_tha_next),
        .I1(\outgoing_eth_dest_mac_reg[47]_i_3_n_0 ),
        .I2(\outgoing_eth_dest_mac_reg[47]_i_4_n_0 ),
        .I3(\outgoing_eth_dest_mac_reg[47]_i_5_n_0 ),
        .I4(outgoing_frame_valid_reg_reg_0),
        .I5(incoming_frame_ready),
        .O(outgoing_frame_valid_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \ptr_reg[0]_i_1 
       (.I0(\ptr_reg_reg[0]_0 ),
        .I1(s_eth_payload_axis_tready_reg_reg_0),
        .I2(rx_eth_payload_axis_tvalid),
        .I3(read_arp_header_reg_reg_n_0),
        .I4(ptr_reg[0]),
        .O(ptr_next[0]));
  LUT6 #(
    .INIT(64'h0000800080000000)) 
    \ptr_reg[1]_i_1 
       (.I0(\ptr_reg_reg[0]_0 ),
        .I1(s_eth_payload_axis_tready_reg_reg_0),
        .I2(rx_eth_payload_axis_tvalid),
        .I3(read_arp_header_reg_reg_n_0),
        .I4(ptr_reg[0]),
        .I5(ptr_reg[1]),
        .O(ptr_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \ptr_reg[2]_i_1 
       (.I0(\ptr_reg[4]_i_4_n_0 ),
        .I1(ptr_reg[1]),
        .I2(ptr_reg[0]),
        .I3(ptr_reg[2]),
        .O(ptr_next[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \ptr_reg[3]_i_1 
       (.I0(\ptr_reg[4]_i_4_n_0 ),
        .I1(ptr_reg[0]),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[2]),
        .I4(ptr_reg[3]),
        .O(ptr_next[3]));
  LUT6 #(
    .INIT(64'hF222222222222222)) 
    \ptr_reg[4]_i_2__0 
       (.I0(read_eth_header_reg_reg_0),
        .I1(read_arp_header_reg_reg_0),
        .I2(\ptr_reg_reg[0]_0 ),
        .I3(s_eth_payload_axis_tready_reg_reg_0),
        .I4(rx_eth_payload_axis_tvalid),
        .I5(read_arp_header_reg_reg_n_0),
        .O(\ptr_reg[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4888888888888888)) 
    \ptr_reg[4]_i_3 
       (.I0(ptr_reg[4]),
        .I1(\ptr_reg[4]_i_4_n_0 ),
        .I2(ptr_reg[3]),
        .I3(ptr_reg[0]),
        .I4(ptr_reg[1]),
        .I5(ptr_reg[2]),
        .O(ptr_next[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ptr_reg[4]_i_4 
       (.I0(read_arp_header_reg_reg_n_0),
        .I1(rx_eth_payload_axis_tvalid),
        .I2(s_eth_payload_axis_tready_reg_reg_0),
        .I3(\ptr_reg_reg[0]_0 ),
        .O(\ptr_reg[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[0] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\ptr_reg[4]_i_2__0_n_0 ),
        .D(ptr_next[0]),
        .Q(ptr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[1] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\ptr_reg[4]_i_2__0_n_0 ),
        .D(ptr_next[1]),
        .Q(ptr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[2] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\ptr_reg[4]_i_2__0_n_0 ),
        .D(ptr_next[2]),
        .Q(ptr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[3] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\ptr_reg[4]_i_2__0_n_0 ),
        .D(ptr_next[3]),
        .Q(ptr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[4] 
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(\ptr_reg[4]_i_2__0_n_0 ),
        .D(ptr_next[4]),
        .Q(ptr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h000000F2)) 
    read_arp_header_reg_i_1
       (.I0(read_eth_header_reg_reg_0),
        .I1(read_arp_header_reg_reg_0),
        .I2(read_arp_header_reg_reg_n_0),
        .I3(\m_arp_tpa_reg[7]_i_1_n_0 ),
        .I4(SR),
        .O(read_arp_header_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    read_arp_header_reg_reg
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(1'b1),
        .D(read_arp_header_reg_i_1_n_0),
        .Q(read_arp_header_reg_reg_n_0),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    read_eth_header_reg_reg
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(1'b1),
        .D(read_eth_header_next),
        .Q(read_eth_header_reg_reg_0),
        .S(sync_reg));
  LUT6 #(
    .INIT(64'h222A222222202222)) 
    s_eth_hdr_ready_reg_i_1__0
       (.I0(read_eth_header_next),
        .I1(m_frame_valid_reg_i_6_n_0),
        .I2(m_frame_valid_reg_i_5_n_0),
        .I3(m_frame_valid_reg_i_4_n_0),
        .I4(s_eth_hdr_ready_reg_i_2_n_0),
        .I5(rx_eth_payload_axis_tuser),
        .O(s_eth_hdr_ready_reg_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hAAFB)) 
    s_eth_hdr_ready_reg_i_2
       (.I0(m_frame_valid_reg_i_3_n_0),
        .I1(read_eth_header_reg_reg_0),
        .I2(read_arp_header_reg_reg_0),
        .I3(read_arp_header_reg_reg_n_0),
        .O(s_eth_hdr_ready_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_eth_hdr_ready_reg_reg
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(1'b1),
        .D(s_eth_hdr_ready_reg_i_1__0_n_0),
        .Q(arp_rx_eth_hdr_ready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000015555555)) 
    s_eth_payload_axis_tready_reg_i_1__0
       (.I0(s_eth_payload_axis_tready_reg_i_2__0_n_0),
        .I1(rx_eth_payload_axis_tvalid),
        .I2(s_eth_payload_axis_tready_reg_reg_0),
        .I3(\ptr_reg_reg[0]_0 ),
        .I4(rx_eth_payload_axis_tlast),
        .I5(sync_reg),
        .O(s_eth_payload_axis_tready_reg_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_eth_payload_axis_tready_reg_i_2__0
       (.I0(read_eth_header_reg_reg_0),
        .I1(read_arp_header_reg_reg_0),
        .O(s_eth_payload_axis_tready_reg_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_eth_payload_axis_tready_reg_reg
       (.C(\m_arp_tha_reg_reg[47]_0 ),
        .CE(1'b1),
        .D(s_eth_payload_axis_tready_reg_i_1__0_n_0),
        .Q(s_eth_payload_axis_tready_reg_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    s_select_arp_reg_i_1
       (.I0(\ptr_reg_reg[0]_0 ),
        .I1(s_select_ip_reg0),
        .I2(s_select_arp),
        .I3(rx_eth_payload_axis_tvalid),
        .I4(sync_reg),
        .O(s_select_arp_reg_reg_0));
  LUT5 #(
    .INIT(32'h00002E00)) 
    s_select_ip_reg_i_1__0
       (.I0(s_select_ip_reg_reg_0),
        .I1(s_select_ip_reg0),
        .I2(s_select_ip_reg_reg_1),
        .I3(rx_eth_payload_axis_tvalid),
        .I4(sync_reg),
        .O(s_select_ip_reg_reg));
  LUT6 #(
    .INIT(64'hF0F0F0F0E0C0A0FF)) 
    s_select_none_reg_i_2
       (.I0(s_eth_payload_axis_tready_reg_reg_0),
        .I1(temp_m_eth_payload_axis_tvalid_reg_reg),
        .I2(rx_eth_payload_axis_tlast),
        .I3(\ptr_reg_reg[0]_0 ),
        .I4(s_select_ip_reg_reg_0),
        .I5(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .O(s_select_ip_reg0));
endmodule

(* ORIG_REF_NAME = "arp_eth_tx" *) 
module design_1_axis_udp_ethernet_0_0_arp_eth_tx
   (arp_tx_eth_hdr_valid,
    m_eth_payload_axis_tready_int_reg_reg_0,
    incoming_frame_ready,
    \arp_spa_reg_reg[31]_0 ,
    arp_tx_eth_payload_axis_tlast,
    temp_m_eth_payload_axis_tvalid_reg_reg_0,
    arp_tx_eth_payload_axis_tvalid,
    m_eth_payload_axis_tready_int_reg_reg_1,
    m_eth_type_reg0,
    \m_eth_dest_mac_reg_reg[47]_0 ,
    \m_eth_payload_axis_tdata_reg_reg[7]_0 ,
    sync_reg,
    \m_eth_payload_axis_tdata_reg_reg[7]_1 ,
    m_eth_payload_axis_tready_int_early,
    E,
    m_eth_payload_axis_tlast_reg_reg_0,
    m_eth_payload_axis_tlast_reg_reg_1,
    \arp_oper_reg_reg[0]_0 ,
    grant_encoded,
    temp_m_eth_payload_axis_tvalid_reg_reg_1,
    Q,
    \m_eth_dest_mac_reg_reg[47]_1 ,
    D,
    \arp_tha_reg_reg[47]_0 ,
    \arp_oper_reg_reg[3]_0 );
  output arp_tx_eth_hdr_valid;
  output m_eth_payload_axis_tready_int_reg_reg_0;
  output incoming_frame_ready;
  output \arp_spa_reg_reg[31]_0 ;
  output arp_tx_eth_payload_axis_tlast;
  output temp_m_eth_payload_axis_tvalid_reg_reg_0;
  output arp_tx_eth_payload_axis_tvalid;
  output m_eth_payload_axis_tready_int_reg_reg_1;
  output [0:0]m_eth_type_reg0;
  output [47:0]\m_eth_dest_mac_reg_reg[47]_0 ;
  output [7:0]\m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  input [0:0]sync_reg;
  input \m_eth_payload_axis_tdata_reg_reg[7]_1 ;
  input m_eth_payload_axis_tready_int_early;
  input [0:0]E;
  input [0:0]m_eth_payload_axis_tlast_reg_reg_0;
  input m_eth_payload_axis_tlast_reg_reg_1;
  input \arp_oper_reg_reg[0]_0 ;
  input grant_encoded;
  input temp_m_eth_payload_axis_tvalid_reg_reg_1;
  input [0:0]Q;
  input [47:0]\m_eth_dest_mac_reg_reg[47]_1 ;
  input [31:0]D;
  input [47:0]\arp_tha_reg_reg[47]_0 ;
  input [2:0]\arp_oper_reg_reg[3]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \arp_oper_reg_reg[0]_0 ;
  wire [2:0]\arp_oper_reg_reg[3]_0 ;
  wire \arp_oper_reg_reg_n_0_[0] ;
  wire \arp_oper_reg_reg_n_0_[1] ;
  wire \arp_oper_reg_reg_n_0_[3] ;
  wire \arp_spa_reg_reg[31]_0 ;
  wire [47:0]\arp_tha_reg_reg[47]_0 ;
  wire \arp_tha_reg_reg_n_0_[0] ;
  wire \arp_tha_reg_reg_n_0_[1] ;
  wire \arp_tha_reg_reg_n_0_[2] ;
  wire \arp_tha_reg_reg_n_0_[3] ;
  wire \arp_tha_reg_reg_n_0_[4] ;
  wire \arp_tha_reg_reg_n_0_[5] ;
  wire \arp_tha_reg_reg_n_0_[6] ;
  wire \arp_tha_reg_reg_n_0_[7] ;
  wire \arp_tpa_reg_reg_n_0_[0] ;
  wire \arp_tpa_reg_reg_n_0_[1] ;
  wire \arp_tpa_reg_reg_n_0_[2] ;
  wire \arp_tpa_reg_reg_n_0_[3] ;
  wire \arp_tpa_reg_reg_n_0_[4] ;
  wire \arp_tpa_reg_reg_n_0_[5] ;
  wire \arp_tpa_reg_reg_n_0_[6] ;
  wire \arp_tpa_reg_reg_n_0_[7] ;
  wire arp_tx_eth_hdr_valid;
  wire arp_tx_eth_payload_axis_tlast;
  wire arp_tx_eth_payload_axis_tvalid;
  wire [7:0]data1;
  wire [7:0]data2;
  wire [7:0]data3;
  wire [7:0]data5;
  wire [7:0]data6;
  wire [7:0]data7;
  wire [7:0]data8;
  wire [7:0]data9;
  wire grant_encoded;
  wire incoming_frame_ready;
  wire [47:0]\m_eth_dest_mac_reg_reg[47]_0 ;
  wire [47:0]\m_eth_dest_mac_reg_reg[47]_1 ;
  wire m_eth_hdr_valid_next;
  wire [6:0]m_eth_payload_axis_tdata_int;
  wire [7:0]\m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  wire \m_eth_payload_axis_tdata_reg_reg[7]_1 ;
  wire m_eth_payload_axis_tlast_int0_out;
  wire m_eth_payload_axis_tlast_reg_i_1__0_n_0;
  wire [0:0]m_eth_payload_axis_tlast_reg_reg_0;
  wire m_eth_payload_axis_tlast_reg_reg_1;
  wire m_eth_payload_axis_tready_int_early;
  wire m_eth_payload_axis_tready_int_reg_reg_0;
  wire m_eth_payload_axis_tready_int_reg_reg_1;
  wire m_eth_payload_axis_tvalid_reg_i_1__1_n_0;
  wire [0:0]m_eth_type_reg0;
  wire [7:0]p_1_in;
  wire [4:0]ptr_next;
  wire [4:0]ptr_reg;
  wire \ptr_reg[4]_i_1__0_n_0 ;
  wire s_frame_ready_next;
  wire send_arp_header_next;
  wire send_arp_header_reg_reg_n_0;
  wire store_frame;
  wire [0:0]sync_reg;
  wire [7:0]temp_m_eth_payload_axis_tdata_reg;
  wire \temp_m_eth_payload_axis_tdata_reg[0]_i_2_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[0]_i_3_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[0]_i_5_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[0]_i_6_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[0]_i_7_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[1]_i_2_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[1]_i_3_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[1]_i_4_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[1]_i_5_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[1]_i_6_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[2]_i_2_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[2]_i_3_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[2]_i_4_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[2]_i_5_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[3]_i_2_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[3]_i_3_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[3]_i_4_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[3]_i_5_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[3]_i_6_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[4]_i_1__0_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[4]_i_2_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[4]_i_3_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[4]_i_4_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[5]_i_2_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[5]_i_3_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[5]_i_4_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[5]_i_5_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[5]_i_6_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[6]_i_2_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[6]_i_3_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[6]_i_4_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[6]_i_5_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[6]_i_6_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[7]_i_2__0_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[7]_i_3_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[7]_i_4_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[7]_i_5_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[7]_i_6_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg[7]_i_7_n_0 ;
  wire \temp_m_eth_payload_axis_tdata_reg_reg[0]_i_4_n_0 ;
  wire temp_m_eth_payload_axis_tlast_reg;
  wire temp_m_eth_payload_axis_tvalid_reg_i_1__1_n_0;
  wire temp_m_eth_payload_axis_tvalid_reg_reg_0;
  wire temp_m_eth_payload_axis_tvalid_reg_reg_1;

  FDRE #(
    .INIT(1'b0)) 
    \arp_oper_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_oper_reg_reg[3]_0 [0]),
        .Q(\arp_oper_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_oper_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_oper_reg_reg[3]_0 [1]),
        .Q(\arp_oper_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_oper_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_oper_reg_reg[3]_0 [2]),
        .Q(\arp_oper_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_spa_reg_reg[31] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(1'b1),
        .Q(\arp_spa_reg_reg[31]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [0]),
        .Q(\arp_tha_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[10] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [10]),
        .Q(data5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[11] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [11]),
        .Q(data5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[12] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [12]),
        .Q(data5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[13] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [13]),
        .Q(data5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[14] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [14]),
        .Q(data5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[15] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [15]),
        .Q(data5[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[16] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [16]),
        .Q(data6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[17] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [17]),
        .Q(data6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[18] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [18]),
        .Q(data6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[19] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [19]),
        .Q(data6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [1]),
        .Q(\arp_tha_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[20] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [20]),
        .Q(data6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[21] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [21]),
        .Q(data6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[22] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [22]),
        .Q(data6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[23] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [23]),
        .Q(data6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[24] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [24]),
        .Q(data7[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[25] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [25]),
        .Q(data7[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[26] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [26]),
        .Q(data7[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[27] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [27]),
        .Q(data7[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[28] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [28]),
        .Q(data7[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[29] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [29]),
        .Q(data7[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [2]),
        .Q(\arp_tha_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[30] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [30]),
        .Q(data7[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[31] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [31]),
        .Q(data7[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[32] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [32]),
        .Q(data8[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[33] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [33]),
        .Q(data8[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[34] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [34]),
        .Q(data8[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[35] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [35]),
        .Q(data8[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[36] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [36]),
        .Q(data8[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[37] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [37]),
        .Q(data8[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[38] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [38]),
        .Q(data8[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[39] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [39]),
        .Q(data8[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [3]),
        .Q(\arp_tha_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[40] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [40]),
        .Q(data9[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[41] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [41]),
        .Q(data9[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[42] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [42]),
        .Q(data9[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[43] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [43]),
        .Q(data9[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[44] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [44]),
        .Q(data9[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[45] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [45]),
        .Q(data9[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[46] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [46]),
        .Q(data9[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[47] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [47]),
        .Q(data9[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [4]),
        .Q(\arp_tha_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[5] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [5]),
        .Q(\arp_tha_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[6] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [6]),
        .Q(\arp_tha_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[7] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [7]),
        .Q(\arp_tha_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[8] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [8]),
        .Q(data5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tha_reg_reg[9] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\arp_tha_reg_reg[47]_0 [9]),
        .Q(data5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[0]),
        .Q(\arp_tpa_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[10] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[10]),
        .Q(data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[11] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[11]),
        .Q(data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[12] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[12]),
        .Q(data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[13] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[13]),
        .Q(data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[14] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[14]),
        .Q(data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[15] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[15]),
        .Q(data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[16] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[16]),
        .Q(data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[17] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[17]),
        .Q(data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[18] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[18]),
        .Q(data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[19] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[19]),
        .Q(data2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[1]),
        .Q(\arp_tpa_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[20] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[20]),
        .Q(data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[21] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[21]),
        .Q(data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[22] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[22]),
        .Q(data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[23] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[23]),
        .Q(data2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[24] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[24]),
        .Q(data3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[25] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[25]),
        .Q(data3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[26] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[26]),
        .Q(data3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[27] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[27]),
        .Q(data3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[28] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[28]),
        .Q(data3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[29] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[29]),
        .Q(data3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[2]),
        .Q(\arp_tpa_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[30] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[30]),
        .Q(data3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[31] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[31]),
        .Q(data3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[3]),
        .Q(\arp_tpa_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[4]),
        .Q(\arp_tpa_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[5] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[5]),
        .Q(\arp_tpa_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[6] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[6]),
        .Q(\arp_tpa_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[7] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[7]),
        .Q(\arp_tpa_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[8] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[8]),
        .Q(data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \arp_tpa_reg_reg[9] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(D[9]),
        .Q(data1[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \m_eth_dest_mac_reg[47]_i_1__1 
       (.I0(incoming_frame_ready),
        .I1(\arp_oper_reg_reg[0]_0 ),
        .O(store_frame));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [0]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[10] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [10]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[11] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [11]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[12] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [12]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[13] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [13]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[14] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [14]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[15] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [15]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[16] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [16]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[17] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [17]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[18] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [18]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[19] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [19]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [1]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[20] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [20]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[21] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [21]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[22] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [22]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[23] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [23]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[24] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [24]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[25] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [25]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[26] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [26]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[27] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [27]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[28] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [28]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[29] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [29]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [2]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[30] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [30]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[31] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [31]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[32] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [32]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[33] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [33]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[34] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [34]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[35] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [35]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[36] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [36]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[37] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [37]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[38] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [38]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[39] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [39]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [3]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[40] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [40]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[41] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [41]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[42] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [42]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[43] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [43]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[44] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [44]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[45] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [45]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[46] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [46]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[47] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [47]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [4]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[5] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [5]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[6] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [6]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[7] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [7]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[8] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [8]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[9] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(store_frame),
        .D(\m_eth_dest_mac_reg_reg[47]_1 [9]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88F8)) 
    m_eth_hdr_valid_reg_i_1__1
       (.I0(incoming_frame_ready),
        .I1(\arp_oper_reg_reg[0]_0 ),
        .I2(arp_tx_eth_hdr_valid),
        .I3(Q),
        .O(m_eth_hdr_valid_next));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_hdr_valid_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(1'b1),
        .D(m_eth_hdr_valid_next),
        .Q(arp_tx_eth_hdr_valid),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_payload_axis_tdata_reg[0]_i_1__0 
       (.I0(m_eth_payload_axis_tdata_int[0]),
        .I1(m_eth_payload_axis_tlast_reg_reg_1),
        .I2(temp_m_eth_payload_axis_tdata_reg[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_payload_axis_tdata_reg[1]_i_1__0 
       (.I0(m_eth_payload_axis_tdata_int[1]),
        .I1(m_eth_payload_axis_tlast_reg_reg_1),
        .I2(temp_m_eth_payload_axis_tdata_reg[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_payload_axis_tdata_reg[2]_i_1 
       (.I0(m_eth_payload_axis_tdata_int[2]),
        .I1(m_eth_payload_axis_tlast_reg_reg_1),
        .I2(temp_m_eth_payload_axis_tdata_reg[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_payload_axis_tdata_reg[3]_i_1__0 
       (.I0(m_eth_payload_axis_tdata_int[3]),
        .I1(m_eth_payload_axis_tlast_reg_reg_1),
        .I2(temp_m_eth_payload_axis_tdata_reg[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_payload_axis_tdata_reg[4]_i_1__0 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[4]_i_1__0_n_0 ),
        .I1(m_eth_payload_axis_tlast_reg_reg_1),
        .I2(temp_m_eth_payload_axis_tdata_reg[4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_payload_axis_tdata_reg[5]_i_1__0 
       (.I0(m_eth_payload_axis_tdata_int[5]),
        .I1(m_eth_payload_axis_tlast_reg_reg_1),
        .I2(temp_m_eth_payload_axis_tdata_reg[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_payload_axis_tdata_reg[6]_i_1 
       (.I0(m_eth_payload_axis_tdata_int[6]),
        .I1(m_eth_payload_axis_tlast_reg_reg_1),
        .I2(temp_m_eth_payload_axis_tdata_reg[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_payload_axis_tdata_reg[7]_i_2 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[7]_i_2__0_n_0 ),
        .I1(m_eth_payload_axis_tlast_reg_reg_1),
        .I2(temp_m_eth_payload_axis_tdata_reg[7]),
        .O(p_1_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(m_eth_payload_axis_tlast_reg_reg_0),
        .D(p_1_in[0]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(m_eth_payload_axis_tlast_reg_reg_0),
        .D(p_1_in[1]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(m_eth_payload_axis_tlast_reg_reg_0),
        .D(p_1_in[2]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(m_eth_payload_axis_tlast_reg_reg_0),
        .D(p_1_in[3]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(m_eth_payload_axis_tlast_reg_reg_0),
        .D(p_1_in[4]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[5] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(m_eth_payload_axis_tlast_reg_reg_0),
        .D(p_1_in[5]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[6] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(m_eth_payload_axis_tlast_reg_reg_0),
        .D(p_1_in[6]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[7] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(m_eth_payload_axis_tlast_reg_reg_0),
        .D(p_1_in[7]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    m_eth_payload_axis_tlast_reg_i_1__0
       (.I0(m_eth_payload_axis_tlast_int0_out),
        .I1(m_eth_payload_axis_tlast_reg_reg_1),
        .I2(temp_m_eth_payload_axis_tlast_reg),
        .O(m_eth_payload_axis_tlast_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_payload_axis_tlast_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(m_eth_payload_axis_tlast_reg_reg_0),
        .D(m_eth_payload_axis_tlast_reg_i_1__0_n_0),
        .Q(arp_tx_eth_payload_axis_tlast),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_payload_axis_tready_int_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(1'b1),
        .D(m_eth_payload_axis_tready_int_early),
        .Q(m_eth_payload_axis_tready_int_reg_reg_0),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_eth_payload_axis_tvalid_reg_i_1__1
       (.I0(send_arp_header_reg_reg_n_0),
        .I1(m_eth_payload_axis_tready_int_reg_reg_0),
        .I2(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I3(m_eth_payload_axis_tlast_reg_reg_0),
        .I4(arp_tx_eth_payload_axis_tvalid),
        .O(m_eth_payload_axis_tvalid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_payload_axis_tvalid_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(1'b1),
        .D(m_eth_payload_axis_tvalid_reg_i_1__1_n_0),
        .Q(arp_tx_eth_payload_axis_tvalid),
        .R(sync_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \m_eth_type_reg[2]_i_1 
       (.I0(\arp_spa_reg_reg[31]_0 ),
        .I1(grant_encoded),
        .O(m_eth_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ptr_reg[0]_i_1__0 
       (.I0(send_arp_header_reg_reg_n_0),
        .I1(m_eth_payload_axis_tready_int_reg_reg_0),
        .I2(ptr_reg[0]),
        .O(ptr_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \ptr_reg[1]_i_1__0 
       (.I0(m_eth_payload_axis_tready_int_reg_reg_0),
        .I1(send_arp_header_reg_reg_n_0),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[0]),
        .O(ptr_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h08808080)) 
    \ptr_reg[2]_i_1__0 
       (.I0(m_eth_payload_axis_tready_int_reg_reg_0),
        .I1(send_arp_header_reg_reg_n_0),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[0]),
        .O(ptr_next[2]));
  LUT6 #(
    .INIT(64'h0888888880000000)) 
    \ptr_reg[3]_i_1__0 
       (.I0(m_eth_payload_axis_tready_int_reg_reg_0),
        .I1(send_arp_header_reg_reg_n_0),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[0]),
        .I5(ptr_reg[3]),
        .O(ptr_next[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ptr_reg[4]_i_1__0 
       (.I0(incoming_frame_ready),
        .I1(\arp_oper_reg_reg[0]_0 ),
        .I2(send_arp_header_reg_reg_n_0),
        .I3(m_eth_payload_axis_tready_int_reg_reg_0),
        .O(\ptr_reg[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \ptr_reg[4]_i_2 
       (.I0(m_eth_payload_axis_tready_int_reg_reg_1),
        .I1(ptr_reg[2]),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[0]),
        .I4(ptr_reg[3]),
        .I5(ptr_reg[4]),
        .O(ptr_next[4]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ptr_reg[4]_i_3__0 
       (.I0(m_eth_payload_axis_tready_int_reg_reg_0),
        .I1(send_arp_header_reg_reg_n_0),
        .O(m_eth_payload_axis_tready_int_reg_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(\ptr_reg[4]_i_1__0_n_0 ),
        .D(ptr_next[0]),
        .Q(ptr_reg[0]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(\ptr_reg[4]_i_1__0_n_0 ),
        .D(ptr_next[1]),
        .Q(ptr_reg[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(\ptr_reg[4]_i_1__0_n_0 ),
        .D(ptr_next[2]),
        .Q(ptr_reg[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(\ptr_reg[4]_i_1__0_n_0 ),
        .D(ptr_next[3]),
        .Q(ptr_reg[3]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(\ptr_reg[4]_i_1__0_n_0 ),
        .D(ptr_next[4]),
        .Q(ptr_reg[4]),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h7707000077077707)) 
    s_frame_ready_reg_i_1
       (.I0(incoming_frame_ready),
        .I1(\arp_oper_reg_reg[0]_0 ),
        .I2(arp_tx_eth_hdr_valid),
        .I3(Q),
        .I4(m_eth_payload_axis_tlast_int0_out),
        .I5(send_arp_header_reg_reg_n_0),
        .O(s_frame_ready_next));
  FDRE #(
    .INIT(1'b0)) 
    s_frame_ready_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(1'b1),
        .D(s_frame_ready_next),
        .Q(incoming_frame_ready),
        .R(sync_reg));
  LUT4 #(
    .INIT(16'h00F8)) 
    send_arp_header_reg_i_1
       (.I0(incoming_frame_ready),
        .I1(\arp_oper_reg_reg[0]_0 ),
        .I2(send_arp_header_reg_reg_n_0),
        .I3(m_eth_payload_axis_tlast_int0_out),
        .O(send_arp_header_next));
  FDRE #(
    .INIT(1'b0)) 
    send_arp_header_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(1'b1),
        .D(send_arp_header_next),
        .Q(send_arp_header_reg_reg_n_0),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAAA)) 
    \temp_m_eth_payload_axis_tdata_reg[0]_i_1 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[0]_i_2_n_0 ),
        .I1(\temp_m_eth_payload_axis_tdata_reg[5]_i_2_n_0 ),
        .I2(\temp_m_eth_payload_axis_tdata_reg[0]_i_3_n_0 ),
        .I3(ptr_reg[2]),
        .I4(ptr_reg[3]),
        .I5(\temp_m_eth_payload_axis_tdata_reg_reg[0]_i_4_n_0 ),
        .O(m_eth_payload_axis_tdata_int[0]));
  LUT6 #(
    .INIT(64'h800A000080000000)) 
    \temp_m_eth_payload_axis_tdata_reg[0]_i_2 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[0]_i_5_n_0 ),
        .I1(\arp_oper_reg_reg_n_0_[0] ),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[0]),
        .I5(\arp_spa_reg_reg[31]_0 ),
        .O(\temp_m_eth_payload_axis_tdata_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[0]_i_3 
       (.I0(\arp_tpa_reg_reg_n_0_[0] ),
        .I1(data1[0]),
        .I2(ptr_reg[1]),
        .I3(data2[0]),
        .I4(ptr_reg[0]),
        .I5(data3[0]),
        .O(\temp_m_eth_payload_axis_tdata_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \temp_m_eth_payload_axis_tdata_reg[0]_i_5 
       (.I0(send_arp_header_reg_reg_n_0),
        .I1(m_eth_payload_axis_tready_int_reg_reg_0),
        .I2(ptr_reg[3]),
        .I3(ptr_reg[4]),
        .O(\temp_m_eth_payload_axis_tdata_reg[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA00CCF0)) 
    \temp_m_eth_payload_axis_tdata_reg[0]_i_6 
       (.I0(data8[0]),
        .I1(data9[0]),
        .I2(\arp_spa_reg_reg[31]_0 ),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[0]),
        .O(\temp_m_eth_payload_axis_tdata_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[0]_i_7 
       (.I0(\arp_tha_reg_reg_n_0_[0] ),
        .I1(data5[0]),
        .I2(ptr_reg[1]),
        .I3(data6[0]),
        .I4(ptr_reg[0]),
        .I5(data7[0]),
        .O(\temp_m_eth_payload_axis_tdata_reg[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \temp_m_eth_payload_axis_tdata_reg[1]_i_1 
       (.I0(m_eth_payload_axis_tready_int_reg_reg_0),
        .I1(\temp_m_eth_payload_axis_tdata_reg[1]_i_2_n_0 ),
        .I2(ptr_reg[4]),
        .I3(\temp_m_eth_payload_axis_tdata_reg[1]_i_3_n_0 ),
        .I4(send_arp_header_reg_reg_n_0),
        .O(m_eth_payload_axis_tdata_int[1]));
  LUT5 #(
    .INIT(32'h30773044)) 
    \temp_m_eth_payload_axis_tdata_reg[1]_i_2 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[1]_i_4_n_0 ),
        .I1(ptr_reg[3]),
        .I2(\temp_m_eth_payload_axis_tdata_reg[1]_i_5_n_0 ),
        .I3(ptr_reg[2]),
        .I4(\temp_m_eth_payload_axis_tdata_reg[1]_i_6_n_0 ),
        .O(\temp_m_eth_payload_axis_tdata_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3003000800030008)) 
    \temp_m_eth_payload_axis_tdata_reg[1]_i_3 
       (.I0(\arp_spa_reg_reg[31]_0 ),
        .I1(ptr_reg[3]),
        .I2(ptr_reg[0]),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[2]),
        .I5(\arp_oper_reg_reg_n_0_[1] ),
        .O(\temp_m_eth_payload_axis_tdata_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \temp_m_eth_payload_axis_tdata_reg[1]_i_4 
       (.I0(\arp_tpa_reg_reg_n_0_[1] ),
        .I1(data1[1]),
        .I2(ptr_reg[1]),
        .I3(data2[1]),
        .I4(ptr_reg[0]),
        .I5(data3[1]),
        .O(\temp_m_eth_payload_axis_tdata_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[1]_i_5 
       (.I0(\arp_tha_reg_reg_n_0_[1] ),
        .I1(data5[1]),
        .I2(ptr_reg[1]),
        .I3(data6[1]),
        .I4(ptr_reg[0]),
        .I5(data7[1]),
        .O(\temp_m_eth_payload_axis_tdata_reg[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \temp_m_eth_payload_axis_tdata_reg[1]_i_6 
       (.I0(data9[1]),
        .I1(ptr_reg[0]),
        .I2(data8[1]),
        .I3(ptr_reg[1]),
        .O(\temp_m_eth_payload_axis_tdata_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2E22000022220000)) 
    \temp_m_eth_payload_axis_tdata_reg[2]_i_1 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[2]_i_2_n_0 ),
        .I1(ptr_reg[3]),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[4]),
        .I4(m_eth_payload_axis_tready_int_reg_reg_1),
        .I5(\temp_m_eth_payload_axis_tdata_reg[2]_i_3_n_0 ),
        .O(m_eth_payload_axis_tdata_int[2]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \temp_m_eth_payload_axis_tdata_reg[2]_i_2 
       (.I0(ptr_reg[1]),
        .I1(ptr_reg[4]),
        .I2(\temp_m_eth_payload_axis_tdata_reg[2]_i_4_n_0 ),
        .I3(\temp_m_eth_payload_axis_tdata_reg[2]_i_5_n_0 ),
        .O(\temp_m_eth_payload_axis_tdata_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[2]_i_3 
       (.I0(\arp_tpa_reg_reg_n_0_[2] ),
        .I1(data1[2]),
        .I2(ptr_reg[1]),
        .I3(data2[2]),
        .I4(ptr_reg[0]),
        .I5(data3[2]),
        .O(\temp_m_eth_payload_axis_tdata_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[2]_i_4 
       (.I0(\arp_tha_reg_reg_n_0_[2] ),
        .I1(data8[2]),
        .I2(ptr_reg[0]),
        .I3(data5[2]),
        .I4(ptr_reg[2]),
        .I5(data9[2]),
        .O(\temp_m_eth_payload_axis_tdata_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4440444404004444)) 
    \temp_m_eth_payload_axis_tdata_reg[2]_i_5 
       (.I0(ptr_reg[1]),
        .I1(ptr_reg[2]),
        .I2(ptr_reg[0]),
        .I3(data7[2]),
        .I4(ptr_reg[4]),
        .I5(data6[2]),
        .O(\temp_m_eth_payload_axis_tdata_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08AA0800)) 
    \temp_m_eth_payload_axis_tdata_reg[3]_i_1 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[5]_i_2_n_0 ),
        .I1(\temp_m_eth_payload_axis_tdata_reg[3]_i_2_n_0 ),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[3]),
        .I4(\temp_m_eth_payload_axis_tdata_reg[3]_i_3_n_0 ),
        .I5(\temp_m_eth_payload_axis_tdata_reg[3]_i_4_n_0 ),
        .O(m_eth_payload_axis_tdata_int[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[3]_i_2 
       (.I0(\arp_tpa_reg_reg_n_0_[3] ),
        .I1(data1[3]),
        .I2(ptr_reg[1]),
        .I3(data2[3]),
        .I4(ptr_reg[0]),
        .I5(data3[3]),
        .O(\temp_m_eth_payload_axis_tdata_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \temp_m_eth_payload_axis_tdata_reg[3]_i_3 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[3]_i_5_n_0 ),
        .I1(ptr_reg[2]),
        .I2(data9[3]),
        .I3(ptr_reg[0]),
        .I4(data8[3]),
        .I5(ptr_reg[1]),
        .O(\temp_m_eth_payload_axis_tdata_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h202020F020202020)) 
    \temp_m_eth_payload_axis_tdata_reg[3]_i_4 
       (.I0(ptr_reg[0]),
        .I1(\temp_m_eth_payload_axis_tdata_reg[6]_i_3_n_0 ),
        .I2(m_eth_payload_axis_tready_int_reg_reg_1),
        .I3(ptr_reg[3]),
        .I4(ptr_reg[4]),
        .I5(\temp_m_eth_payload_axis_tdata_reg[3]_i_6_n_0 ),
        .O(\temp_m_eth_payload_axis_tdata_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[3]_i_5 
       (.I0(\arp_tha_reg_reg_n_0_[3] ),
        .I1(data5[3]),
        .I2(ptr_reg[1]),
        .I3(data6[3]),
        .I4(ptr_reg[0]),
        .I5(data7[3]),
        .O(\temp_m_eth_payload_axis_tdata_reg[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h880000C0)) 
    \temp_m_eth_payload_axis_tdata_reg[3]_i_6 
       (.I0(\arp_oper_reg_reg_n_0_[3] ),
        .I1(ptr_reg[1]),
        .I2(\arp_spa_reg_reg[31]_0 ),
        .I3(ptr_reg[0]),
        .I4(ptr_reg[2]),
        .O(\temp_m_eth_payload_axis_tdata_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2E22000000000000)) 
    \temp_m_eth_payload_axis_tdata_reg[4]_i_1__0 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[4]_i_2_n_0 ),
        .I1(ptr_reg[3]),
        .I2(ptr_reg[2]),
        .I3(\temp_m_eth_payload_axis_tdata_reg[4]_i_3_n_0 ),
        .I4(ptr_reg[4]),
        .I5(m_eth_payload_axis_tready_int_reg_reg_1),
        .O(\temp_m_eth_payload_axis_tdata_reg[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \temp_m_eth_payload_axis_tdata_reg[4]_i_2 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[4]_i_4_n_0 ),
        .I1(ptr_reg[2]),
        .I2(data9[4]),
        .I3(ptr_reg[0]),
        .I4(data8[4]),
        .I5(ptr_reg[1]),
        .O(\temp_m_eth_payload_axis_tdata_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[4]_i_3 
       (.I0(\arp_tpa_reg_reg_n_0_[4] ),
        .I1(data1[4]),
        .I2(ptr_reg[1]),
        .I3(data2[4]),
        .I4(ptr_reg[0]),
        .I5(data3[4]),
        .O(\temp_m_eth_payload_axis_tdata_reg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[4]_i_4 
       (.I0(\arp_tha_reg_reg_n_0_[4] ),
        .I1(data5[4]),
        .I2(ptr_reg[1]),
        .I3(data6[4]),
        .I4(ptr_reg[0]),
        .I5(data7[4]),
        .O(\temp_m_eth_payload_axis_tdata_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08AA0800)) 
    \temp_m_eth_payload_axis_tdata_reg[5]_i_1 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[5]_i_2_n_0 ),
        .I1(\temp_m_eth_payload_axis_tdata_reg[5]_i_3_n_0 ),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[3]),
        .I4(\temp_m_eth_payload_axis_tdata_reg[5]_i_4_n_0 ),
        .I5(\temp_m_eth_payload_axis_tdata_reg[5]_i_5_n_0 ),
        .O(m_eth_payload_axis_tdata_int[5]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_m_eth_payload_axis_tdata_reg[5]_i_2 
       (.I0(send_arp_header_reg_reg_n_0),
        .I1(m_eth_payload_axis_tready_int_reg_reg_0),
        .I2(ptr_reg[4]),
        .O(\temp_m_eth_payload_axis_tdata_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[5]_i_3 
       (.I0(\arp_tpa_reg_reg_n_0_[5] ),
        .I1(data1[5]),
        .I2(ptr_reg[1]),
        .I3(data2[5]),
        .I4(ptr_reg[0]),
        .I5(data3[5]),
        .O(\temp_m_eth_payload_axis_tdata_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \temp_m_eth_payload_axis_tdata_reg[5]_i_4 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[5]_i_6_n_0 ),
        .I1(ptr_reg[2]),
        .I2(data9[5]),
        .I3(ptr_reg[0]),
        .I4(data8[5]),
        .I5(ptr_reg[1]),
        .O(\temp_m_eth_payload_axis_tdata_reg[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \temp_m_eth_payload_axis_tdata_reg[5]_i_5 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[6]_i_3_n_0 ),
        .I1(ptr_reg[0]),
        .I2(send_arp_header_reg_reg_n_0),
        .I3(m_eth_payload_axis_tready_int_reg_reg_0),
        .O(\temp_m_eth_payload_axis_tdata_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[5]_i_6 
       (.I0(\arp_tha_reg_reg_n_0_[5] ),
        .I1(data5[5]),
        .I2(ptr_reg[1]),
        .I3(data6[5]),
        .I4(ptr_reg[0]),
        .I5(data7[5]),
        .O(\temp_m_eth_payload_axis_tdata_reg[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h880000008F000000)) 
    \temp_m_eth_payload_axis_tdata_reg[6]_i_1 
       (.I0(ptr_reg[4]),
        .I1(\temp_m_eth_payload_axis_tdata_reg[6]_i_2_n_0 ),
        .I2(\temp_m_eth_payload_axis_tdata_reg[6]_i_3_n_0 ),
        .I3(send_arp_header_reg_reg_n_0),
        .I4(m_eth_payload_axis_tready_int_reg_reg_0),
        .I5(ptr_reg[0]),
        .O(m_eth_payload_axis_tdata_int[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_m_eth_payload_axis_tdata_reg[6]_i_2 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[6]_i_4_n_0 ),
        .I1(ptr_reg[3]),
        .I2(\temp_m_eth_payload_axis_tdata_reg[6]_i_5_n_0 ),
        .I3(ptr_reg[2]),
        .I4(\temp_m_eth_payload_axis_tdata_reg[6]_i_6_n_0 ),
        .O(\temp_m_eth_payload_axis_tdata_reg[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \temp_m_eth_payload_axis_tdata_reg[6]_i_3 
       (.I0(ptr_reg[4]),
        .I1(\arp_spa_reg_reg[31]_0 ),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[2]),
        .I4(ptr_reg[3]),
        .O(\temp_m_eth_payload_axis_tdata_reg[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[6]_i_4 
       (.I0(\arp_tpa_reg_reg_n_0_[6] ),
        .I1(data1[6]),
        .I2(ptr_reg[1]),
        .I3(data2[6]),
        .I4(ptr_reg[0]),
        .I5(data3[6]),
        .O(\temp_m_eth_payload_axis_tdata_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[6]_i_5 
       (.I0(\arp_tha_reg_reg_n_0_[6] ),
        .I1(data5[6]),
        .I2(ptr_reg[1]),
        .I3(data6[6]),
        .I4(ptr_reg[0]),
        .I5(data7[6]),
        .O(\temp_m_eth_payload_axis_tdata_reg[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \temp_m_eth_payload_axis_tdata_reg[6]_i_6 
       (.I0(data9[6]),
        .I1(ptr_reg[0]),
        .I2(data8[6]),
        .I3(ptr_reg[1]),
        .O(\temp_m_eth_payload_axis_tdata_reg[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \temp_m_eth_payload_axis_tdata_reg[7]_i_2__0 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I1(ptr_reg[4]),
        .I2(\temp_m_eth_payload_axis_tdata_reg[7]_i_4_n_0 ),
        .I3(send_arp_header_reg_reg_n_0),
        .I4(m_eth_payload_axis_tready_int_reg_reg_0),
        .O(\temp_m_eth_payload_axis_tdata_reg[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \temp_m_eth_payload_axis_tdata_reg[7]_i_3 
       (.I0(ptr_reg[3]),
        .I1(ptr_reg[2]),
        .I2(ptr_reg[1]),
        .I3(\arp_spa_reg_reg[31]_0 ),
        .O(\temp_m_eth_payload_axis_tdata_reg[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_m_eth_payload_axis_tdata_reg[7]_i_4 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[7]_i_5_n_0 ),
        .I1(ptr_reg[3]),
        .I2(\temp_m_eth_payload_axis_tdata_reg[7]_i_6_n_0 ),
        .I3(ptr_reg[2]),
        .I4(\temp_m_eth_payload_axis_tdata_reg[7]_i_7_n_0 ),
        .O(\temp_m_eth_payload_axis_tdata_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[7]_i_5 
       (.I0(\arp_tpa_reg_reg_n_0_[7] ),
        .I1(data1[7]),
        .I2(ptr_reg[1]),
        .I3(data2[7]),
        .I4(ptr_reg[0]),
        .I5(data3[7]),
        .O(\temp_m_eth_payload_axis_tdata_reg[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[7]_i_6 
       (.I0(\arp_tha_reg_reg_n_0_[7] ),
        .I1(data5[7]),
        .I2(ptr_reg[1]),
        .I3(data6[7]),
        .I4(ptr_reg[0]),
        .I5(data7[7]),
        .O(\temp_m_eth_payload_axis_tdata_reg[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \temp_m_eth_payload_axis_tdata_reg[7]_i_7 
       (.I0(data8[7]),
        .I1(data9[7]),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[0]),
        .I4(\arp_spa_reg_reg[31]_0 ),
        .O(\temp_m_eth_payload_axis_tdata_reg[7]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[0] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(E),
        .D(m_eth_payload_axis_tdata_int[0]),
        .Q(temp_m_eth_payload_axis_tdata_reg[0]),
        .R(1'b0));
  MUXF7 \temp_m_eth_payload_axis_tdata_reg_reg[0]_i_4 
       (.I0(\temp_m_eth_payload_axis_tdata_reg[0]_i_6_n_0 ),
        .I1(\temp_m_eth_payload_axis_tdata_reg[0]_i_7_n_0 ),
        .O(\temp_m_eth_payload_axis_tdata_reg_reg[0]_i_4_n_0 ),
        .S(ptr_reg[2]));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[1] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(E),
        .D(m_eth_payload_axis_tdata_int[1]),
        .Q(temp_m_eth_payload_axis_tdata_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[2] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(E),
        .D(m_eth_payload_axis_tdata_int[2]),
        .Q(temp_m_eth_payload_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[3] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(E),
        .D(m_eth_payload_axis_tdata_int[3]),
        .Q(temp_m_eth_payload_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[4] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(E),
        .D(\temp_m_eth_payload_axis_tdata_reg[4]_i_1__0_n_0 ),
        .Q(temp_m_eth_payload_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[5] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(E),
        .D(m_eth_payload_axis_tdata_int[5]),
        .Q(temp_m_eth_payload_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[6] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(E),
        .D(m_eth_payload_axis_tdata_int[6]),
        .Q(temp_m_eth_payload_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[7] 
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(E),
        .D(\temp_m_eth_payload_axis_tdata_reg[7]_i_2__0_n_0 ),
        .Q(temp_m_eth_payload_axis_tdata_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    temp_m_eth_payload_axis_tlast_reg_i_1__1
       (.I0(ptr_reg[4]),
        .I1(m_eth_payload_axis_tready_int_reg_reg_1),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[0]),
        .I4(ptr_reg[2]),
        .I5(ptr_reg[3]),
        .O(m_eth_payload_axis_tlast_int0_out));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_eth_payload_axis_tlast_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(E),
        .D(m_eth_payload_axis_tlast_int0_out),
        .Q(temp_m_eth_payload_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FB0F00000800)) 
    temp_m_eth_payload_axis_tvalid_reg_i_1__1
       (.I0(send_arp_header_reg_reg_n_0),
        .I1(arp_tx_eth_payload_axis_tvalid),
        .I2(temp_m_eth_payload_axis_tvalid_reg_reg_1),
        .I3(m_eth_payload_axis_tready_int_reg_reg_0),
        .I4(sync_reg),
        .I5(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .O(temp_m_eth_payload_axis_tvalid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_eth_payload_axis_tvalid_reg_reg
       (.C(\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .CE(1'b1),
        .D(temp_m_eth_payload_axis_tvalid_reg_i_1__1_n_0),
        .Q(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo" *) 
module design_1_axis_udp_ethernet_0_0_axis_async_fifo
   (gmii_tx_er_next,
    \m_axis_pipe_reg_reg[0]_0 ,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    m_axis_tvalid_reg_reg,
    m_axis_tready_int_reg_reg,
    m_rst_sync3_reg_reg_0,
    E,
    \FSM_sequential_state_reg_reg[0] ,
    wr_ptr_update_reg_reg_0,
    m_rst_sync3_reg_reg_1,
    gmii_tx_er_reg_reg,
    tx_axis_tvalid,
    m_axis_tready_int_reg,
    s_axis,
    tx_fifo_axis_tready,
    mem_reg_1_0);
  output gmii_tx_er_next;
  output [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  output \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  output [0:0]m_axis_tvalid_reg_reg;
  output m_axis_tready_int_reg_reg;
  output m_rst_sync3_reg_reg_0;
  output [0:0]E;
  output \FSM_sequential_state_reg_reg[0] ;
  input wr_ptr_update_reg_reg_0;
  input m_rst_sync3_reg_reg_1;
  input [2:0]gmii_tx_er_reg_reg;
  input tx_axis_tvalid;
  input m_axis_tready_int_reg;
  input [9:0]s_axis;
  input tx_fifo_axis_tready;
  input mem_reg_1_0;

  wire [0:0]E;
  wire \FSM_sequential_state_reg_reg[0] ;
  wire drop_frame_reg;
  wire drop_frame_reg_i_1_n_0;
  wire empty;
  wire empty_carry__0_i_1_n_0;
  wire empty_carry_i_1__0_n_0;
  wire empty_carry_i_2__0_n_0;
  wire empty_carry_i_3__0_n_0;
  wire empty_carry_i_4__0_n_0;
  wire empty_carry_n_0;
  wire empty_carry_n_1;
  wire empty_carry_n_2;
  wire empty_carry_n_3;
  wire full_cur;
  wire full_cur_carry__0_i_1_n_0;
  wire full_cur_carry_i_1_n_0;
  wire full_cur_carry_i_2_n_0;
  wire full_cur_carry_i_3_n_0;
  wire full_cur_carry_i_4_n_0;
  wire full_cur_carry_n_0;
  wire full_cur_carry_n_1;
  wire full_cur_carry_n_2;
  wire full_cur_carry_n_3;
  wire full_wr;
  wire full_wr_carry__0_i_1_n_0;
  wire full_wr_carry_i_1_n_0;
  wire full_wr_carry_i_2_n_0;
  wire full_wr_carry_i_3_n_0;
  wire full_wr_carry_i_4_n_0;
  wire full_wr_carry_n_0;
  wire full_wr_carry_n_1;
  wire full_wr_carry_n_2;
  wire full_wr_carry_n_3;
  wire gmii_tx_er_next;
  wire [2:0]gmii_tx_er_reg_reg;
  wire [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  wire m_axis_tready_int_reg;
  wire m_axis_tready_int_reg_reg;
  wire \m_axis_tvalid_pipe_reg[0]_i_1_n_0 ;
  wire \m_axis_tvalid_pipe_reg[1]_i_1_n_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg_n_0_[0] ;
  wire [0:0]m_axis_tvalid_reg_reg;
  wire m_rst_sync1_reg;
  wire m_rst_sync2_reg;
  wire m_rst_sync3_reg;
  wire m_rst_sync3_reg_reg_0;
  wire m_rst_sync3_reg_reg_1;
  wire mem_reg_0_i_2__0_n_0;
  wire mem_reg_1_0;
  wire overflow_reg112_out;
  wire p_3_in;
  wire [12:0]rd_ptr_gray_reg;
  wire [11:1]rd_ptr_gray_reg0;
  wire \rd_ptr_gray_reg[0]_i_1_n_0 ;
  wire [12:0]rd_ptr_gray_sync1_reg;
  wire [12:0]rd_ptr_gray_sync2_reg;
  wire [12:0]rd_ptr_reg0;
  wire \rd_ptr_reg[0]_i_2__0_n_0 ;
  wire [12:0]rd_ptr_reg_reg;
  wire \rd_ptr_reg_reg[0]_i_1__0_n_0 ;
  wire \rd_ptr_reg_reg[0]_i_1__0_n_1 ;
  wire \rd_ptr_reg_reg[0]_i_1__0_n_2 ;
  wire \rd_ptr_reg_reg[0]_i_1__0_n_3 ;
  wire \rd_ptr_reg_reg[0]_i_1__0_n_4 ;
  wire \rd_ptr_reg_reg[0]_i_1__0_n_5 ;
  wire \rd_ptr_reg_reg[0]_i_1__0_n_6 ;
  wire \rd_ptr_reg_reg[0]_i_1__0_n_7 ;
  wire \rd_ptr_reg_reg[12]_i_1_n_7 ;
  wire \rd_ptr_reg_reg[4]_i_1__0_n_0 ;
  wire \rd_ptr_reg_reg[4]_i_1__0_n_1 ;
  wire \rd_ptr_reg_reg[4]_i_1__0_n_2 ;
  wire \rd_ptr_reg_reg[4]_i_1__0_n_3 ;
  wire \rd_ptr_reg_reg[4]_i_1__0_n_4 ;
  wire \rd_ptr_reg_reg[4]_i_1__0_n_5 ;
  wire \rd_ptr_reg_reg[4]_i_1__0_n_6 ;
  wire \rd_ptr_reg_reg[4]_i_1__0_n_7 ;
  wire \rd_ptr_reg_reg[8]_i_1__0_n_0 ;
  wire \rd_ptr_reg_reg[8]_i_1__0_n_1 ;
  wire \rd_ptr_reg_reg[8]_i_1__0_n_2 ;
  wire \rd_ptr_reg_reg[8]_i_1__0_n_3 ;
  wire \rd_ptr_reg_reg[8]_i_1__0_n_4 ;
  wire \rd_ptr_reg_reg[8]_i_1__0_n_5 ;
  wire \rd_ptr_reg_reg[8]_i_1__0_n_6 ;
  wire \rd_ptr_reg_reg[8]_i_1__0_n_7 ;
  wire [11:0]rd_ptr_reg_reg_rep;
  wire \rd_ptr_reg_reg_rep[11]_i_2_n_1 ;
  wire \rd_ptr_reg_reg_rep[11]_i_2_n_2 ;
  wire \rd_ptr_reg_reg_rep[11]_i_2_n_3 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__0_n_0 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__0_n_1 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__0_n_2 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__0_n_3 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__0_n_0 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__0_n_1 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__0_n_2 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__0_n_3 ;
  wire \rd_ptr_reg_rep[11]_i_1__0_n_0 ;
  wire [9:0]s_axis;
  wire tx_axis_tvalid;
  wire tx_fifo_axis_tready;
  wire [11:0]wr_ptr_cur_gray_reg;
  wire [11:0]wr_ptr_cur_gray_reg1;
  wire \wr_ptr_cur_gray_reg[0]_i_1_n_0 ;
  wire \wr_ptr_cur_gray_reg[10]_i_1_n_0 ;
  wire \wr_ptr_cur_gray_reg[11]_i_1_n_0 ;
  wire \wr_ptr_cur_gray_reg[1]_i_1_n_0 ;
  wire \wr_ptr_cur_gray_reg[2]_i_1_n_0 ;
  wire \wr_ptr_cur_gray_reg[3]_i_1_n_0 ;
  wire \wr_ptr_cur_gray_reg[4]_i_1_n_0 ;
  wire \wr_ptr_cur_gray_reg[5]_i_1_n_0 ;
  wire \wr_ptr_cur_gray_reg[6]_i_1_n_0 ;
  wire \wr_ptr_cur_gray_reg[7]_i_1_n_0 ;
  wire \wr_ptr_cur_gray_reg[8]_i_1_n_0 ;
  wire \wr_ptr_cur_gray_reg[9]_i_1_n_0 ;
  wire [12:0]wr_ptr_cur_reg;
  wire \wr_ptr_cur_reg[0]_i_1_n_0 ;
  wire \wr_ptr_cur_reg[10]_i_1_n_0 ;
  wire \wr_ptr_cur_reg[11]_i_2_n_0 ;
  wire \wr_ptr_cur_reg[11]_i_3_n_0 ;
  wire \wr_ptr_cur_reg[12]_i_1_n_0 ;
  wire \wr_ptr_cur_reg[1]_i_1_n_0 ;
  wire \wr_ptr_cur_reg[2]_i_1_n_0 ;
  wire \wr_ptr_cur_reg[3]_i_1_n_0 ;
  wire \wr_ptr_cur_reg[4]_i_1_n_0 ;
  wire \wr_ptr_cur_reg[5]_i_1_n_0 ;
  wire \wr_ptr_cur_reg[6]_i_1_n_0 ;
  wire \wr_ptr_cur_reg[7]_i_1_n_0 ;
  wire \wr_ptr_cur_reg[8]_i_1_n_0 ;
  wire \wr_ptr_cur_reg[9]_i_1_n_0 ;
  wire wr_ptr_cur_reg__0;
  wire \wr_ptr_cur_reg_reg[4]_i_2_n_0 ;
  wire \wr_ptr_cur_reg_reg[4]_i_2_n_1 ;
  wire \wr_ptr_cur_reg_reg[4]_i_2_n_2 ;
  wire \wr_ptr_cur_reg_reg[4]_i_2_n_3 ;
  wire \wr_ptr_cur_reg_reg[8]_i_2_n_0 ;
  wire \wr_ptr_cur_reg_reg[8]_i_2_n_1 ;
  wire \wr_ptr_cur_reg_reg[8]_i_2_n_2 ;
  wire \wr_ptr_cur_reg_reg[8]_i_2_n_3 ;
  wire [12:0]wr_ptr_gray_reg;
  wire \wr_ptr_gray_reg[0]_i_1__0_n_0 ;
  wire wr_ptr_gray_reg_0;
  wire \wr_ptr_gray_reg_reg[12]_i_2_n_1 ;
  wire \wr_ptr_gray_reg_reg[12]_i_2_n_2 ;
  wire \wr_ptr_gray_reg_reg[12]_i_2_n_3 ;
  wire [12:0]wr_ptr_gray_sync1_reg;
  wire wr_ptr_gray_sync1_reg0;
  wire [12:0]wr_ptr_reg;
  wire \wr_ptr_reg[12]_i_1_n_0 ;
  wire \wr_ptr_reg_reg_n_0_[0] ;
  wire [12:0]wr_ptr_sync_gray_reg;
  wire [11:1]wr_ptr_sync_gray_reg0;
  wire [11:1]wr_ptr_sync_gray_reg10_in;
  wire [12:12]wr_ptr_sync_gray_reg10_in__0;
  wire \wr_ptr_sync_gray_reg[0]_i_1_n_0 ;
  wire \wr_ptr_sync_gray_reg[10]_i_1_n_0 ;
  wire \wr_ptr_sync_gray_reg[11]_i_1_n_0 ;
  wire \wr_ptr_sync_gray_reg[12]_i_1_n_0 ;
  wire \wr_ptr_sync_gray_reg[12]_i_2_n_0 ;
  wire \wr_ptr_sync_gray_reg[1]_i_1_n_0 ;
  wire \wr_ptr_sync_gray_reg[2]_i_1_n_0 ;
  wire \wr_ptr_sync_gray_reg[3]_i_1_n_0 ;
  wire \wr_ptr_sync_gray_reg[4]_i_1_n_0 ;
  wire \wr_ptr_sync_gray_reg[5]_i_1_n_0 ;
  wire \wr_ptr_sync_gray_reg[6]_i_1_n_0 ;
  wire \wr_ptr_sync_gray_reg[7]_i_1_n_0 ;
  wire \wr_ptr_sync_gray_reg[8]_i_1_n_0 ;
  wire \wr_ptr_sync_gray_reg[9]_i_1_n_0 ;
  wire wr_ptr_update_ack_sync1_reg;
  wire wr_ptr_update_ack_sync2_reg;
  wire wr_ptr_update_reg;
  wire wr_ptr_update_reg_i_1_n_0;
  wire wr_ptr_update_reg_reg_0;
  wire wr_ptr_update_sync1_reg;
  wire wr_ptr_update_sync2_reg;
  wire wr_ptr_update_sync3_reg;
  wire wr_ptr_update_valid_reg;
  wire wr_ptr_update_valid_reg_i_1_n_0;
  wire [3:0]NLW_empty_carry_O_UNCONNECTED;
  wire [3:1]NLW_empty_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_empty_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_full_cur_carry_O_UNCONNECTED;
  wire [3:1]NLW_full_cur_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_full_cur_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_full_wr_carry_O_UNCONNECTED;
  wire [3:1]NLW_full_wr_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_full_wr_carry__0_O_UNCONNECTED;
  wire NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_mem_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_mem_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_1_DOADO_UNCONNECTED;
  wire [15:1]NLW_mem_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_1_DOPBDOP_UNCONNECTED;
  wire [3:0]\NLW_rd_ptr_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_rd_ptr_reg_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_rd_ptr_reg_reg_rep[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_wr_ptr_gray_reg_reg[12]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00005DFF00005000)) 
    drop_frame_reg_i_1
       (.I0(s_axis[8]),
        .I1(full_cur),
        .I2(full_wr),
        .I3(tx_axis_tvalid),
        .I4(m_rst_sync3_reg),
        .I5(drop_frame_reg),
        .O(drop_frame_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drop_frame_reg_reg
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(drop_frame_reg_i_1_n_0),
        .Q(drop_frame_reg),
        .R(1'b0));
  CARRY4 empty_carry
       (.CI(1'b0),
        .CO({empty_carry_n_0,empty_carry_n_1,empty_carry_n_2,empty_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_empty_carry_O_UNCONNECTED[3:0]),
        .S({empty_carry_i_1__0_n_0,empty_carry_i_2__0_n_0,empty_carry_i_3__0_n_0,empty_carry_i_4__0_n_0}));
  CARRY4 empty_carry__0
       (.CI(empty_carry_n_0),
        .CO({NLW_empty_carry__0_CO_UNCONNECTED[3:1],empty}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_empty_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,empty_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    empty_carry__0_i_1
       (.I0(wr_ptr_gray_sync1_reg[12]),
        .I1(rd_ptr_gray_reg[12]),
        .O(empty_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_1__0
       (.I0(rd_ptr_gray_reg[10]),
        .I1(wr_ptr_gray_sync1_reg[10]),
        .I2(rd_ptr_gray_reg[9]),
        .I3(wr_ptr_gray_sync1_reg[9]),
        .I4(wr_ptr_gray_sync1_reg[11]),
        .I5(rd_ptr_gray_reg[11]),
        .O(empty_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_2__0
       (.I0(rd_ptr_gray_reg[6]),
        .I1(wr_ptr_gray_sync1_reg[6]),
        .I2(rd_ptr_gray_reg[7]),
        .I3(wr_ptr_gray_sync1_reg[7]),
        .I4(wr_ptr_gray_sync1_reg[8]),
        .I5(rd_ptr_gray_reg[8]),
        .O(empty_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_3__0
       (.I0(rd_ptr_gray_reg[3]),
        .I1(wr_ptr_gray_sync1_reg[3]),
        .I2(rd_ptr_gray_reg[4]),
        .I3(wr_ptr_gray_sync1_reg[4]),
        .I4(wr_ptr_gray_sync1_reg[5]),
        .I5(rd_ptr_gray_reg[5]),
        .O(empty_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_4__0
       (.I0(rd_ptr_gray_reg[0]),
        .I1(wr_ptr_gray_sync1_reg[0]),
        .I2(rd_ptr_gray_reg[1]),
        .I3(wr_ptr_gray_sync1_reg[1]),
        .I4(wr_ptr_gray_sync1_reg[2]),
        .I5(rd_ptr_gray_reg[2]),
        .O(empty_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h1500)) 
    \frame_ptr_reg[15]_i_5__0 
       (.I0(gmii_tx_er_reg_reg[0]),
        .I1(\m_axis_pipe_reg_reg[0]_0 [8]),
        .I2(\m_axis_pipe_reg_reg[0]_0 [9]),
        .I3(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .O(\FSM_sequential_state_reg_reg[0] ));
  CARRY4 full_cur_carry
       (.CI(1'b0),
        .CO({full_cur_carry_n_0,full_cur_carry_n_1,full_cur_carry_n_2,full_cur_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full_cur_carry_O_UNCONNECTED[3:0]),
        .S({full_cur_carry_i_1_n_0,full_cur_carry_i_2_n_0,full_cur_carry_i_3_n_0,full_cur_carry_i_4_n_0}));
  CARRY4 full_cur_carry__0
       (.CI(full_cur_carry_n_0),
        .CO({NLW_full_cur_carry__0_CO_UNCONNECTED[3:1],full_cur}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full_cur_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,full_cur_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    full_cur_carry__0_i_1
       (.I0(rd_ptr_gray_sync2_reg[12]),
        .I1(wr_ptr_cur_reg[12]),
        .O(full_cur_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    full_cur_carry_i_1
       (.I0(rd_ptr_gray_sync2_reg[11]),
        .I1(wr_ptr_cur_gray_reg[11]),
        .I2(wr_ptr_cur_gray_reg[9]),
        .I3(rd_ptr_gray_sync2_reg[9]),
        .I4(wr_ptr_cur_gray_reg[10]),
        .I5(rd_ptr_gray_sync2_reg[10]),
        .O(full_cur_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_cur_carry_i_2
       (.I0(wr_ptr_cur_gray_reg[6]),
        .I1(rd_ptr_gray_sync2_reg[6]),
        .I2(wr_ptr_cur_gray_reg[7]),
        .I3(rd_ptr_gray_sync2_reg[7]),
        .I4(rd_ptr_gray_sync2_reg[8]),
        .I5(wr_ptr_cur_gray_reg[8]),
        .O(full_cur_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_cur_carry_i_3
       (.I0(wr_ptr_cur_gray_reg[3]),
        .I1(rd_ptr_gray_sync2_reg[3]),
        .I2(wr_ptr_cur_gray_reg[4]),
        .I3(rd_ptr_gray_sync2_reg[4]),
        .I4(rd_ptr_gray_sync2_reg[5]),
        .I5(wr_ptr_cur_gray_reg[5]),
        .O(full_cur_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_cur_carry_i_4
       (.I0(wr_ptr_cur_gray_reg[1]),
        .I1(rd_ptr_gray_sync2_reg[1]),
        .I2(wr_ptr_cur_gray_reg[0]),
        .I3(rd_ptr_gray_sync2_reg[0]),
        .I4(rd_ptr_gray_sync2_reg[2]),
        .I5(wr_ptr_cur_gray_reg[2]),
        .O(full_cur_carry_i_4_n_0));
  CARRY4 full_wr_carry
       (.CI(1'b0),
        .CO({full_wr_carry_n_0,full_wr_carry_n_1,full_wr_carry_n_2,full_wr_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full_wr_carry_O_UNCONNECTED[3:0]),
        .S({full_wr_carry_i_1_n_0,full_wr_carry_i_2_n_0,full_wr_carry_i_3_n_0,full_wr_carry_i_4_n_0}));
  CARRY4 full_wr_carry__0
       (.CI(full_wr_carry_n_0),
        .CO({NLW_full_wr_carry__0_CO_UNCONNECTED[3:1],full_wr}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full_wr_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,full_wr_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    full_wr_carry__0_i_1
       (.I0(wr_ptr_cur_reg[12]),
        .I1(wr_ptr_cur_gray_reg1[11]),
        .O(full_wr_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_wr_carry_i_1
       (.I0(wr_ptr_cur_reg[11]),
        .I1(wr_ptr_cur_gray_reg1[10]),
        .I2(wr_ptr_cur_gray_reg1[9]),
        .I3(wr_ptr_cur_reg[10]),
        .I4(wr_ptr_cur_gray_reg1[8]),
        .I5(wr_ptr_cur_reg[9]),
        .O(full_wr_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_wr_carry_i_2
       (.I0(wr_ptr_cur_reg[8]),
        .I1(wr_ptr_cur_gray_reg1[7]),
        .I2(wr_ptr_cur_gray_reg1[5]),
        .I3(wr_ptr_cur_reg[6]),
        .I4(wr_ptr_cur_gray_reg1[6]),
        .I5(wr_ptr_cur_reg[7]),
        .O(full_wr_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_wr_carry_i_3
       (.I0(wr_ptr_cur_reg[5]),
        .I1(wr_ptr_cur_gray_reg1[4]),
        .I2(wr_ptr_cur_gray_reg1[2]),
        .I3(wr_ptr_cur_reg[3]),
        .I4(wr_ptr_cur_gray_reg1[3]),
        .I5(wr_ptr_cur_reg[4]),
        .O(full_wr_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_wr_carry_i_4
       (.I0(wr_ptr_cur_reg[0]),
        .I1(\wr_ptr_reg_reg_n_0_[0] ),
        .I2(wr_ptr_cur_gray_reg1[1]),
        .I3(wr_ptr_cur_reg[2]),
        .I4(wr_ptr_cur_gray_reg1[0]),
        .I5(wr_ptr_cur_reg[1]),
        .O(full_wr_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000008F0000)) 
    gmii_tx_er_reg_i_1
       (.I0(\m_axis_pipe_reg_reg[0]_0 [8]),
        .I1(\m_axis_pipe_reg_reg[0]_0 [9]),
        .I2(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I3(gmii_tx_er_reg_reg[2]),
        .I4(gmii_tx_er_reg_reg[1]),
        .I5(gmii_tx_er_reg_reg[0]),
        .O(gmii_tx_er_next));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h75773033)) 
    \m_axis_tdata_reg[7]_i_1__0 
       (.I0(tx_axis_tvalid),
        .I1(m_rst_sync3_reg),
        .I2(full_wr),
        .I3(full_cur),
        .I4(m_axis_tready_int_reg),
        .O(m_axis_tvalid_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h00A2AAAA)) 
    \m_axis_tdata_reg[7]_i_3 
       (.I0(m_axis_tready_int_reg),
        .I1(full_cur),
        .I2(full_wr),
        .I3(m_rst_sync3_reg),
        .I4(tx_axis_tvalid),
        .O(m_axis_tready_int_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    m_axis_tready_int_reg_i_3
       (.I0(full_cur),
        .I1(full_wr),
        .I2(m_rst_sync3_reg),
        .O(m_rst_sync3_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h5D55)) 
    \m_axis_tvalid_pipe_reg[0]_i_1 
       (.I0(empty),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(tx_fifo_axis_tready),
        .I3(\m_axis_tvalid_pipe_reg_reg_n_0_[0] ),
        .O(\m_axis_tvalid_pipe_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \m_axis_tvalid_pipe_reg[1]_i_1 
       (.I0(\m_axis_tvalid_pipe_reg_reg_n_0_[0] ),
        .I1(tx_fifo_axis_tready),
        .I2(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .O(\m_axis_tvalid_pipe_reg[1]_i_1_n_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[0] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[0]_i_1_n_0 ),
        .Q(\m_axis_tvalid_pipe_reg_reg_n_0_[0] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[1] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[1]_i_1_n_0 ),
        .Q(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    m_rst_sync1_reg_reg
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(m_rst_sync3_reg_reg_1),
        .Q(m_rst_sync1_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    m_rst_sync2_reg_reg
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(m_rst_sync1_reg),
        .PRE(m_rst_sync3_reg_reg_1),
        .Q(m_rst_sync2_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    m_rst_sync3_reg_reg
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(m_rst_sync2_reg),
        .PRE(m_rst_sync3_reg_reg_1),
        .Q(m_rst_sync3_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_0
       (.ADDRARDADDR({1'b1,wr_ptr_cur_reg[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_ptr_reg_reg_rep,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(wr_ptr_update_reg_reg_0),
        .CLKBWRCLK(wr_ptr_update_reg_reg_0),
        .DBITERR(NLW_mem_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_mem_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_DOBDO_UNCONNECTED[31:8],\m_axis_pipe_reg_reg[0]_0 [7:0]}),
        .DOPADOP(NLW_mem_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_mem_reg_0_DOPBDOP_UNCONNECTED[3:1],\m_axis_pipe_reg_reg[0]_0 [8]}),
        .ECCPARITY(NLW_mem_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_3_in),
        .ENBWREN(mem_reg_0_i_2__0_n_0),
        .INJECTDBITERR(NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(mem_reg_1_0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_SBITERR_UNCONNECTED),
        .WEA({overflow_reg112_out,overflow_reg112_out,overflow_reg112_out,overflow_reg112_out}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h01)) 
    mem_reg_0_i_1
       (.I0(full_cur),
        .I1(drop_frame_reg),
        .I2(full_wr),
        .O(p_3_in));
  LUT3 #(
    .INIT(8'hDF)) 
    mem_reg_0_i_2__0
       (.I0(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I1(tx_fifo_axis_tready),
        .I2(\m_axis_tvalid_pipe_reg_reg_n_0_[0] ),
        .O(mem_reg_0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h0D00)) 
    mem_reg_0_i_4
       (.I0(full_cur),
        .I1(full_wr),
        .I2(m_rst_sync3_reg),
        .I3(tx_axis_tvalid),
        .O(overflow_reg112_out));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_1
       (.ADDRARDADDR({wr_ptr_cur_reg[11:0],1'b1,1'b1}),
        .ADDRBWRADDR({rd_ptr_reg_reg_rep,1'b1,1'b1}),
        .CLKARDCLK(wr_ptr_update_reg_reg_0),
        .CLKBWRCLK(wr_ptr_update_reg_reg_0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis[9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_1_DOBDO_UNCONNECTED[15:1],\m_axis_pipe_reg_reg[0]_0 [9]}),
        .DOPADOP(NLW_mem_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_3_in),
        .ENBWREN(mem_reg_0_i_2__0_n_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(mem_reg_1_0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({overflow_reg112_out,overflow_reg112_out}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_gray_reg[0]_i_1 
       (.I0(rd_ptr_reg_reg[0]),
        .I1(rd_ptr_reg0[1]),
        .O(\rd_ptr_gray_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[10]_i_1 
       (.I0(rd_ptr_reg0[10]),
        .I1(rd_ptr_reg0[11]),
        .O(rd_ptr_gray_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[11]_i_1 
       (.I0(rd_ptr_reg0[11]),
        .I1(rd_ptr_reg0[12]),
        .O(rd_ptr_gray_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[1]_i_1 
       (.I0(rd_ptr_reg0[1]),
        .I1(rd_ptr_reg0[2]),
        .O(rd_ptr_gray_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[2]_i_1 
       (.I0(rd_ptr_reg0[2]),
        .I1(rd_ptr_reg0[3]),
        .O(rd_ptr_gray_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[3]_i_1 
       (.I0(rd_ptr_reg0[3]),
        .I1(rd_ptr_reg0[4]),
        .O(rd_ptr_gray_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[4]_i_1 
       (.I0(rd_ptr_reg0[4]),
        .I1(rd_ptr_reg0[5]),
        .O(rd_ptr_gray_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[5]_i_1 
       (.I0(rd_ptr_reg0[5]),
        .I1(rd_ptr_reg0[6]),
        .O(rd_ptr_gray_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[6]_i_1 
       (.I0(rd_ptr_reg0[6]),
        .I1(rd_ptr_reg0[7]),
        .O(rd_ptr_gray_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[7]_i_1 
       (.I0(rd_ptr_reg0[7]),
        .I1(rd_ptr_reg0[8]),
        .O(rd_ptr_gray_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[8]_i_1 
       (.I0(rd_ptr_reg0[8]),
        .I1(rd_ptr_reg0[9]),
        .O(rd_ptr_gray_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[9]_i_1 
       (.I0(rd_ptr_reg0[9]),
        .I1(rd_ptr_reg0[10]),
        .O(rd_ptr_gray_reg0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[0] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(\rd_ptr_gray_reg[0]_i_1_n_0 ),
        .Q(rd_ptr_gray_reg[0]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[10] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_gray_reg0[10]),
        .Q(rd_ptr_gray_reg[10]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[11] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_gray_reg0[11]),
        .Q(rd_ptr_gray_reg[11]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[12] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_reg0[12]),
        .Q(rd_ptr_gray_reg[12]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[1] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_gray_reg0[1]),
        .Q(rd_ptr_gray_reg[1]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[2] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_gray_reg0[2]),
        .Q(rd_ptr_gray_reg[2]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[3] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_gray_reg0[3]),
        .Q(rd_ptr_gray_reg[3]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[4] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_gray_reg0[4]),
        .Q(rd_ptr_gray_reg[4]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[5] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_gray_reg0[5]),
        .Q(rd_ptr_gray_reg[5]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[6] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_gray_reg0[6]),
        .Q(rd_ptr_gray_reg[6]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[7] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_gray_reg0[7]),
        .Q(rd_ptr_gray_reg[7]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[8] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_gray_reg0[8]),
        .Q(rd_ptr_gray_reg[8]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[9] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_gray_reg0[9]),
        .Q(rd_ptr_gray_reg[9]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[0] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[0]),
        .Q(rd_ptr_gray_sync1_reg[0]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[10] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[10]),
        .Q(rd_ptr_gray_sync1_reg[10]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[11] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[11]),
        .Q(rd_ptr_gray_sync1_reg[11]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[12] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[12]),
        .Q(rd_ptr_gray_sync1_reg[12]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[1] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[1]),
        .Q(rd_ptr_gray_sync1_reg[1]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[2] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[2]),
        .Q(rd_ptr_gray_sync1_reg[2]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[3] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[3]),
        .Q(rd_ptr_gray_sync1_reg[3]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[4] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[4]),
        .Q(rd_ptr_gray_sync1_reg[4]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[5] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[5]),
        .Q(rd_ptr_gray_sync1_reg[5]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[6] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[6]),
        .Q(rd_ptr_gray_sync1_reg[6]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[7] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[7]),
        .Q(rd_ptr_gray_sync1_reg[7]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[8] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[8]),
        .Q(rd_ptr_gray_sync1_reg[8]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[9] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[9]),
        .Q(rd_ptr_gray_sync1_reg[9]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[0] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[0]),
        .Q(rd_ptr_gray_sync2_reg[0]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[10] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[10]),
        .Q(rd_ptr_gray_sync2_reg[10]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[11] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[11]),
        .Q(rd_ptr_gray_sync2_reg[11]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[12] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[12]),
        .Q(rd_ptr_gray_sync2_reg[12]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[1] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[1]),
        .Q(rd_ptr_gray_sync2_reg[1]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[2] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[2]),
        .Q(rd_ptr_gray_sync2_reg[2]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[3] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[3]),
        .Q(rd_ptr_gray_sync2_reg[3]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[4] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[4]),
        .Q(rd_ptr_gray_sync2_reg[4]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[5] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[5]),
        .Q(rd_ptr_gray_sync2_reg[5]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[6] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[6]),
        .Q(rd_ptr_gray_sync2_reg[6]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[7] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[7]),
        .Q(rd_ptr_gray_sync2_reg[7]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[8] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[8]),
        .Q(rd_ptr_gray_sync2_reg[8]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[9] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[9]),
        .Q(rd_ptr_gray_sync2_reg[9]),
        .R(m_rst_sync3_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg[0]_i_2__0 
       (.I0(rd_ptr_reg_reg[0]),
        .O(\rd_ptr_reg[0]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__0_n_7 ),
        .Q(rd_ptr_reg_reg[0]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\rd_ptr_reg_reg[0]_i_1__0_n_0 ,\rd_ptr_reg_reg[0]_i_1__0_n_1 ,\rd_ptr_reg_reg[0]_i_1__0_n_2 ,\rd_ptr_reg_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rd_ptr_reg_reg[0]_i_1__0_n_4 ,\rd_ptr_reg_reg[0]_i_1__0_n_5 ,\rd_ptr_reg_reg[0]_i_1__0_n_6 ,\rd_ptr_reg_reg[0]_i_1__0_n_7 }),
        .S({rd_ptr_reg_reg[3:1],\rd_ptr_reg[0]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[10] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__0_n_5 ),
        .Q(rd_ptr_reg_reg[10]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[11] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__0_n_4 ),
        .Q(rd_ptr_reg_reg[11]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[12] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[12]_i_1_n_7 ),
        .Q(rd_ptr_reg_reg[12]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[12]_i_1 
       (.CI(\rd_ptr_reg_reg[8]_i_1__0_n_0 ),
        .CO(\NLW_rd_ptr_reg_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rd_ptr_reg_reg[12]_i_1_O_UNCONNECTED [3:1],\rd_ptr_reg_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,rd_ptr_reg_reg[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[1] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__0_n_6 ),
        .Q(rd_ptr_reg_reg[1]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[2] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__0_n_5 ),
        .Q(rd_ptr_reg_reg[2]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[3] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__0_n_4 ),
        .Q(rd_ptr_reg_reg[3]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[4] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__0_n_7 ),
        .Q(rd_ptr_reg_reg[4]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[4]_i_1__0 
       (.CI(\rd_ptr_reg_reg[0]_i_1__0_n_0 ),
        .CO({\rd_ptr_reg_reg[4]_i_1__0_n_0 ,\rd_ptr_reg_reg[4]_i_1__0_n_1 ,\rd_ptr_reg_reg[4]_i_1__0_n_2 ,\rd_ptr_reg_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg[4]_i_1__0_n_4 ,\rd_ptr_reg_reg[4]_i_1__0_n_5 ,\rd_ptr_reg_reg[4]_i_1__0_n_6 ,\rd_ptr_reg_reg[4]_i_1__0_n_7 }),
        .S(rd_ptr_reg_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[5] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__0_n_6 ),
        .Q(rd_ptr_reg_reg[5]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[6] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__0_n_5 ),
        .Q(rd_ptr_reg_reg[6]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[7] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__0_n_4 ),
        .Q(rd_ptr_reg_reg[7]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[8] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__0_n_7 ),
        .Q(rd_ptr_reg_reg[8]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[8]_i_1__0 
       (.CI(\rd_ptr_reg_reg[4]_i_1__0_n_0 ),
        .CO({\rd_ptr_reg_reg[8]_i_1__0_n_0 ,\rd_ptr_reg_reg[8]_i_1__0_n_1 ,\rd_ptr_reg_reg[8]_i_1__0_n_2 ,\rd_ptr_reg_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg[8]_i_1__0_n_4 ,\rd_ptr_reg_reg[8]_i_1__0_n_5 ,\rd_ptr_reg_reg[8]_i_1__0_n_6 ,\rd_ptr_reg_reg[8]_i_1__0_n_7 }),
        .S(rd_ptr_reg_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[9] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__0_n_6 ),
        .Q(rd_ptr_reg_reg[9]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[0] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_reg0[0]),
        .Q(rd_ptr_reg_reg_rep[0]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[10] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_reg0[10]),
        .Q(rd_ptr_reg_reg_rep[10]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[11] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_reg0[11]),
        .Q(rd_ptr_reg_reg_rep[11]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rd_ptr_reg_reg_rep[11]_i_2 
       (.CI(\rd_ptr_reg_reg_rep[8]_i_1__0_n_0 ),
        .CO({\NLW_rd_ptr_reg_reg_rep[11]_i_2_CO_UNCONNECTED [3],\rd_ptr_reg_reg_rep[11]_i_2_n_1 ,\rd_ptr_reg_reg_rep[11]_i_2_n_2 ,\rd_ptr_reg_reg_rep[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rd_ptr_reg0[12:9]),
        .S(rd_ptr_reg_reg[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[1] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_reg0[1]),
        .Q(rd_ptr_reg_reg_rep[1]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[2] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_reg0[2]),
        .Q(rd_ptr_reg_reg_rep[2]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[3] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_reg0[3]),
        .Q(rd_ptr_reg_reg_rep[3]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[4] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_reg0[4]),
        .Q(rd_ptr_reg_reg_rep[4]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rd_ptr_reg_reg_rep[4]_i_1__0 
       (.CI(1'b0),
        .CO({\rd_ptr_reg_reg_rep[4]_i_1__0_n_0 ,\rd_ptr_reg_reg_rep[4]_i_1__0_n_1 ,\rd_ptr_reg_reg_rep[4]_i_1__0_n_2 ,\rd_ptr_reg_reg_rep[4]_i_1__0_n_3 }),
        .CYINIT(rd_ptr_reg_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rd_ptr_reg0[4:1]),
        .S(rd_ptr_reg_reg[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[5] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_reg0[5]),
        .Q(rd_ptr_reg_reg_rep[5]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[6] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_reg0[6]),
        .Q(rd_ptr_reg_reg_rep[6]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[7] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_reg0[7]),
        .Q(rd_ptr_reg_reg_rep[7]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[8] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_reg0[8]),
        .Q(rd_ptr_reg_reg_rep[8]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rd_ptr_reg_reg_rep[8]_i_1__0 
       (.CI(\rd_ptr_reg_reg_rep[4]_i_1__0_n_0 ),
        .CO({\rd_ptr_reg_reg_rep[8]_i_1__0_n_0 ,\rd_ptr_reg_reg_rep[8]_i_1__0_n_1 ,\rd_ptr_reg_reg_rep[8]_i_1__0_n_2 ,\rd_ptr_reg_reg_rep[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rd_ptr_reg0[8:5]),
        .S(rd_ptr_reg_reg[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[9] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\rd_ptr_reg_rep[11]_i_1__0_n_0 ),
        .D(rd_ptr_reg0[9]),
        .Q(rd_ptr_reg_reg_rep[9]),
        .R(m_rst_sync3_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg_rep[0]_i_1__2 
       (.I0(rd_ptr_reg_reg[0]),
        .O(rd_ptr_reg0[0]));
  LUT4 #(
    .INIT(16'h00DF)) 
    \rd_ptr_reg_rep[11]_i_1__0 
       (.I0(\m_axis_tvalid_pipe_reg_reg_n_0_[0] ),
        .I1(tx_fifo_axis_tready),
        .I2(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I3(empty),
        .O(\rd_ptr_reg_rep[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hF2000000)) 
    \temp_m_axis_tdata_reg[7]_i_1 
       (.I0(full_cur),
        .I1(full_wr),
        .I2(m_rst_sync3_reg),
        .I3(tx_axis_tvalid),
        .I4(m_axis_tready_int_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h99990FF0)) 
    \wr_ptr_cur_gray_reg[0]_i_1 
       (.I0(wr_ptr_cur_reg[0]),
        .I1(wr_ptr_sync_gray_reg10_in[1]),
        .I2(wr_ptr_cur_gray_reg1[0]),
        .I3(\wr_ptr_reg_reg_n_0_[0] ),
        .I4(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .O(\wr_ptr_cur_gray_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h1DD12EE2)) 
    \wr_ptr_cur_gray_reg[10]_i_1 
       (.I0(wr_ptr_cur_gray_reg1[9]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in[10]),
        .I3(wr_ptr_sync_gray_reg10_in[11]),
        .I4(wr_ptr_cur_gray_reg1[10]),
        .O(\wr_ptr_cur_gray_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h66660FF0)) 
    \wr_ptr_cur_gray_reg[11]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[11]),
        .I1(wr_ptr_sync_gray_reg10_in__0),
        .I2(wr_ptr_cur_gray_reg1[11]),
        .I3(wr_ptr_cur_gray_reg1[10]),
        .I4(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .O(\wr_ptr_cur_gray_reg[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h66660FF0)) 
    \wr_ptr_cur_gray_reg[1]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[1]),
        .I1(wr_ptr_sync_gray_reg10_in[2]),
        .I2(wr_ptr_cur_gray_reg1[1]),
        .I3(wr_ptr_cur_gray_reg1[0]),
        .I4(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .O(\wr_ptr_cur_gray_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h66660FF0)) 
    \wr_ptr_cur_gray_reg[2]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[2]),
        .I1(wr_ptr_sync_gray_reg10_in[3]),
        .I2(wr_ptr_cur_gray_reg1[2]),
        .I3(wr_ptr_cur_gray_reg1[1]),
        .I4(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .O(\wr_ptr_cur_gray_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h66660FF0)) 
    \wr_ptr_cur_gray_reg[3]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[3]),
        .I1(wr_ptr_sync_gray_reg10_in[4]),
        .I2(wr_ptr_cur_gray_reg1[3]),
        .I3(wr_ptr_cur_gray_reg1[2]),
        .I4(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .O(\wr_ptr_cur_gray_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h1DD12EE2)) 
    \wr_ptr_cur_gray_reg[4]_i_1 
       (.I0(wr_ptr_cur_gray_reg1[3]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in[4]),
        .I3(wr_ptr_sync_gray_reg10_in[5]),
        .I4(wr_ptr_cur_gray_reg1[4]),
        .O(\wr_ptr_cur_gray_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h66660FF0)) 
    \wr_ptr_cur_gray_reg[5]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[5]),
        .I1(wr_ptr_sync_gray_reg10_in[6]),
        .I2(wr_ptr_cur_gray_reg1[5]),
        .I3(wr_ptr_cur_gray_reg1[4]),
        .I4(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .O(\wr_ptr_cur_gray_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h66660FF0)) 
    \wr_ptr_cur_gray_reg[6]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[6]),
        .I1(wr_ptr_sync_gray_reg10_in[7]),
        .I2(wr_ptr_cur_gray_reg1[6]),
        .I3(wr_ptr_cur_gray_reg1[5]),
        .I4(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .O(\wr_ptr_cur_gray_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h1DD12EE2)) 
    \wr_ptr_cur_gray_reg[7]_i_1 
       (.I0(wr_ptr_cur_gray_reg1[6]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in[7]),
        .I3(wr_ptr_sync_gray_reg10_in[8]),
        .I4(wr_ptr_cur_gray_reg1[7]),
        .O(\wr_ptr_cur_gray_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h66660FF0)) 
    \wr_ptr_cur_gray_reg[8]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[8]),
        .I1(wr_ptr_sync_gray_reg10_in[9]),
        .I2(wr_ptr_cur_gray_reg1[8]),
        .I3(wr_ptr_cur_gray_reg1[7]),
        .I4(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .O(\wr_ptr_cur_gray_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h66660FF0)) 
    \wr_ptr_cur_gray_reg[9]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[9]),
        .I1(wr_ptr_sync_gray_reg10_in[10]),
        .I2(wr_ptr_cur_gray_reg1[9]),
        .I3(wr_ptr_cur_gray_reg1[8]),
        .I4(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .O(\wr_ptr_cur_gray_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[0] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[0]_i_1_n_0 ),
        .Q(wr_ptr_cur_gray_reg[0]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[10] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[10]_i_1_n_0 ),
        .Q(wr_ptr_cur_gray_reg[10]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[11] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[11]_i_1_n_0 ),
        .Q(wr_ptr_cur_gray_reg[11]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[1] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[1]_i_1_n_0 ),
        .Q(wr_ptr_cur_gray_reg[1]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[2] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[2]_i_1_n_0 ),
        .Q(wr_ptr_cur_gray_reg[2]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[3] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[3]_i_1_n_0 ),
        .Q(wr_ptr_cur_gray_reg[3]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[4] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[4]_i_1_n_0 ),
        .Q(wr_ptr_cur_gray_reg[4]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[5] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[5]_i_1_n_0 ),
        .Q(wr_ptr_cur_gray_reg[5]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[6] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[6]_i_1_n_0 ),
        .Q(wr_ptr_cur_gray_reg[6]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[7] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[7]_i_1_n_0 ),
        .Q(wr_ptr_cur_gray_reg[7]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[8] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[8]_i_1_n_0 ),
        .Q(wr_ptr_cur_gray_reg[8]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[9] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[9]_i_1_n_0 ),
        .Q(wr_ptr_cur_gray_reg[9]),
        .R(m_rst_sync3_reg));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wr_ptr_cur_reg[0]_i_1 
       (.I0(wr_ptr_cur_reg[0]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(\wr_ptr_reg_reg_n_0_[0] ),
        .O(\wr_ptr_cur_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_cur_reg[10]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[10]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_cur_gray_reg1[9]),
        .O(\wr_ptr_cur_reg[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0D0000)) 
    \wr_ptr_cur_reg[11]_i_1 
       (.I0(drop_frame_reg),
        .I1(s_axis[8]),
        .I2(full_cur),
        .I3(full_wr),
        .I4(tx_axis_tvalid),
        .O(wr_ptr_cur_reg__0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_cur_reg[11]_i_2 
       (.I0(wr_ptr_sync_gray_reg10_in[11]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_cur_gray_reg1[10]),
        .O(\wr_ptr_cur_reg[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010101)) 
    \wr_ptr_cur_reg[11]_i_3 
       (.I0(full_wr),
        .I1(drop_frame_reg),
        .I2(full_cur),
        .I3(s_axis[8]),
        .I4(s_axis[9]),
        .O(\wr_ptr_cur_reg[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_cur_reg[12]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in__0),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_cur_gray_reg1[11]),
        .O(\wr_ptr_cur_reg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_cur_reg[1]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[1]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_cur_gray_reg1[0]),
        .O(\wr_ptr_cur_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_cur_reg[2]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[2]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_cur_gray_reg1[1]),
        .O(\wr_ptr_cur_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_cur_reg[3]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[3]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_cur_gray_reg1[2]),
        .O(\wr_ptr_cur_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_cur_reg[4]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[4]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_cur_gray_reg1[3]),
        .O(\wr_ptr_cur_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_cur_reg[5]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[5]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_cur_gray_reg1[4]),
        .O(\wr_ptr_cur_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_cur_reg[6]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[6]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_cur_gray_reg1[5]),
        .O(\wr_ptr_cur_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_cur_reg[7]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[7]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_cur_gray_reg1[6]),
        .O(\wr_ptr_cur_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_cur_reg[8]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[8]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_cur_gray_reg1[7]),
        .O(\wr_ptr_cur_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_cur_reg[9]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[9]),
        .I1(\wr_ptr_cur_reg[11]_i_3_n_0 ),
        .I2(wr_ptr_cur_gray_reg1[8]),
        .O(\wr_ptr_cur_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[0] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[0]_i_1_n_0 ),
        .Q(wr_ptr_cur_reg[0]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[10] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[10]_i_1_n_0 ),
        .Q(wr_ptr_cur_reg[10]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[11] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[11]_i_2_n_0 ),
        .Q(wr_ptr_cur_reg[11]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[12] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[12]_i_1_n_0 ),
        .Q(wr_ptr_cur_reg[12]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[1] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[1]_i_1_n_0 ),
        .Q(wr_ptr_cur_reg[1]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[2] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[2]_i_1_n_0 ),
        .Q(wr_ptr_cur_reg[2]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[3] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[3]_i_1_n_0 ),
        .Q(wr_ptr_cur_reg[3]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[4] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[4]_i_1_n_0 ),
        .Q(wr_ptr_cur_reg[4]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wr_ptr_cur_reg_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\wr_ptr_cur_reg_reg[4]_i_2_n_0 ,\wr_ptr_cur_reg_reg[4]_i_2_n_1 ,\wr_ptr_cur_reg_reg[4]_i_2_n_2 ,\wr_ptr_cur_reg_reg[4]_i_2_n_3 }),
        .CYINIT(wr_ptr_cur_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wr_ptr_sync_gray_reg10_in[4:1]),
        .S(wr_ptr_cur_reg[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[5] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[5]_i_1_n_0 ),
        .Q(wr_ptr_cur_reg[5]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[6] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[6]_i_1_n_0 ),
        .Q(wr_ptr_cur_reg[6]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[7] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[7]_i_1_n_0 ),
        .Q(wr_ptr_cur_reg[7]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[8] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[8]_i_1_n_0 ),
        .Q(wr_ptr_cur_reg[8]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wr_ptr_cur_reg_reg[8]_i_2 
       (.CI(\wr_ptr_cur_reg_reg[4]_i_2_n_0 ),
        .CO({\wr_ptr_cur_reg_reg[8]_i_2_n_0 ,\wr_ptr_cur_reg_reg[8]_i_2_n_1 ,\wr_ptr_cur_reg_reg[8]_i_2_n_2 ,\wr_ptr_cur_reg_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wr_ptr_sync_gray_reg10_in[8:5]),
        .S(wr_ptr_cur_reg[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[9] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[9]_i_1_n_0 ),
        .Q(wr_ptr_cur_reg[9]),
        .R(m_rst_sync3_reg));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr_gray_reg[0]_i_1__0 
       (.I0(wr_ptr_cur_reg[0]),
        .I1(wr_ptr_sync_gray_reg10_in[1]),
        .O(\wr_ptr_gray_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[10]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[10]),
        .I1(wr_ptr_sync_gray_reg10_in[11]),
        .O(wr_ptr_sync_gray_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[11]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[11]),
        .I1(wr_ptr_sync_gray_reg10_in__0),
        .O(wr_ptr_sync_gray_reg0[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_ptr_gray_reg[12]_i_1 
       (.I0(\wr_ptr_reg[12]_i_1_n_0 ),
        .I1(s_axis[9]),
        .O(wr_ptr_gray_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[1]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[1]),
        .I1(wr_ptr_sync_gray_reg10_in[2]),
        .O(wr_ptr_sync_gray_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[2]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[2]),
        .I1(wr_ptr_sync_gray_reg10_in[3]),
        .O(wr_ptr_sync_gray_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[3]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[3]),
        .I1(wr_ptr_sync_gray_reg10_in[4]),
        .O(wr_ptr_sync_gray_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[4]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[4]),
        .I1(wr_ptr_sync_gray_reg10_in[5]),
        .O(wr_ptr_sync_gray_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[5]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[5]),
        .I1(wr_ptr_sync_gray_reg10_in[6]),
        .O(wr_ptr_sync_gray_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[6]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[6]),
        .I1(wr_ptr_sync_gray_reg10_in[7]),
        .O(wr_ptr_sync_gray_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[7]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[7]),
        .I1(wr_ptr_sync_gray_reg10_in[8]),
        .O(wr_ptr_sync_gray_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[8]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[8]),
        .I1(wr_ptr_sync_gray_reg10_in[9]),
        .O(wr_ptr_sync_gray_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[9]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in[9]),
        .I1(wr_ptr_sync_gray_reg10_in[10]),
        .O(wr_ptr_sync_gray_reg0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[0] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_reg_0),
        .D(\wr_ptr_gray_reg[0]_i_1__0_n_0 ),
        .Q(wr_ptr_gray_reg[0]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[10] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_reg_0),
        .D(wr_ptr_sync_gray_reg0[10]),
        .Q(wr_ptr_gray_reg[10]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[11] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_reg_0),
        .D(wr_ptr_sync_gray_reg0[11]),
        .Q(wr_ptr_gray_reg[11]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[12] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_reg_0),
        .D(wr_ptr_sync_gray_reg10_in__0),
        .Q(wr_ptr_gray_reg[12]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wr_ptr_gray_reg_reg[12]_i_2 
       (.CI(\wr_ptr_cur_reg_reg[8]_i_2_n_0 ),
        .CO({\NLW_wr_ptr_gray_reg_reg[12]_i_2_CO_UNCONNECTED [3],\wr_ptr_gray_reg_reg[12]_i_2_n_1 ,\wr_ptr_gray_reg_reg[12]_i_2_n_2 ,\wr_ptr_gray_reg_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({wr_ptr_sync_gray_reg10_in__0,wr_ptr_sync_gray_reg10_in[11:9]}),
        .S(wr_ptr_cur_reg[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[1] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_reg_0),
        .D(wr_ptr_sync_gray_reg0[1]),
        .Q(wr_ptr_gray_reg[1]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[2] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_reg_0),
        .D(wr_ptr_sync_gray_reg0[2]),
        .Q(wr_ptr_gray_reg[2]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[3] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_reg_0),
        .D(wr_ptr_sync_gray_reg0[3]),
        .Q(wr_ptr_gray_reg[3]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[4] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_reg_0),
        .D(wr_ptr_sync_gray_reg0[4]),
        .Q(wr_ptr_gray_reg[4]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[5] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_reg_0),
        .D(wr_ptr_sync_gray_reg0[5]),
        .Q(wr_ptr_gray_reg[5]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[6] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_reg_0),
        .D(wr_ptr_sync_gray_reg0[6]),
        .Q(wr_ptr_gray_reg[6]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[7] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_reg_0),
        .D(wr_ptr_sync_gray_reg0[7]),
        .Q(wr_ptr_gray_reg[7]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[8] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_reg_0),
        .D(wr_ptr_sync_gray_reg0[8]),
        .Q(wr_ptr_gray_reg[8]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[9] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_reg_0),
        .D(wr_ptr_sync_gray_reg0[9]),
        .Q(wr_ptr_gray_reg[9]),
        .R(m_rst_sync3_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_sync1_reg[12]_i_1 
       (.I0(wr_ptr_update_sync3_reg),
        .I1(wr_ptr_update_sync2_reg),
        .O(wr_ptr_gray_sync1_reg0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[0] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(wr_ptr_sync_gray_reg[0]),
        .Q(wr_ptr_gray_sync1_reg[0]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[10] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(wr_ptr_sync_gray_reg[10]),
        .Q(wr_ptr_gray_sync1_reg[10]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[11] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(wr_ptr_sync_gray_reg[11]),
        .Q(wr_ptr_gray_sync1_reg[11]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[12] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(wr_ptr_sync_gray_reg[12]),
        .Q(wr_ptr_gray_sync1_reg[12]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[1] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(wr_ptr_sync_gray_reg[1]),
        .Q(wr_ptr_gray_sync1_reg[1]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[2] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(wr_ptr_sync_gray_reg[2]),
        .Q(wr_ptr_gray_sync1_reg[2]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[3] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(wr_ptr_sync_gray_reg[3]),
        .Q(wr_ptr_gray_sync1_reg[3]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[4] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(wr_ptr_sync_gray_reg[4]),
        .Q(wr_ptr_gray_sync1_reg[4]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[5] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(wr_ptr_sync_gray_reg[5]),
        .Q(wr_ptr_gray_sync1_reg[5]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[6] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(wr_ptr_sync_gray_reg[6]),
        .Q(wr_ptr_gray_sync1_reg[6]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[7] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(wr_ptr_sync_gray_reg[7]),
        .Q(wr_ptr_gray_sync1_reg[7]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[8] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(wr_ptr_sync_gray_reg[8]),
        .Q(wr_ptr_gray_sync1_reg[8]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[9] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(wr_ptr_sync_gray_reg[9]),
        .Q(wr_ptr_gray_sync1_reg[9]),
        .R(m_rst_sync3_reg));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \wr_ptr_reg[0]_i_1__1 
       (.I0(\wr_ptr_reg_reg_n_0_[0] ),
        .I1(s_axis[9]),
        .I2(wr_ptr_cur_reg[0]),
        .O(wr_ptr_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[10]_i_1 
       (.I0(wr_ptr_cur_gray_reg1[9]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in[10]),
        .O(wr_ptr_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[11]_i_1 
       (.I0(wr_ptr_cur_gray_reg1[10]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in[11]),
        .O(wr_ptr_reg[11]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \wr_ptr_reg[12]_i_1 
       (.I0(drop_frame_reg),
        .I1(s_axis[8]),
        .I2(full_cur),
        .I3(full_wr),
        .I4(m_rst_sync3_reg),
        .I5(tx_axis_tvalid),
        .O(\wr_ptr_reg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[12]_i_2 
       (.I0(wr_ptr_cur_gray_reg1[11]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in__0),
        .O(wr_ptr_reg[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[1]_i_1__0 
       (.I0(wr_ptr_cur_gray_reg1[0]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in[1]),
        .O(wr_ptr_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[2]_i_1__0 
       (.I0(wr_ptr_cur_gray_reg1[1]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in[2]),
        .O(wr_ptr_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[3]_i_1__0 
       (.I0(wr_ptr_cur_gray_reg1[2]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in[3]),
        .O(wr_ptr_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[4]_i_1 
       (.I0(wr_ptr_cur_gray_reg1[3]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in[4]),
        .O(wr_ptr_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[5]_i_1__0 
       (.I0(wr_ptr_cur_gray_reg1[4]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in[5]),
        .O(wr_ptr_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[6]_i_1__0 
       (.I0(wr_ptr_cur_gray_reg1[5]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in[6]),
        .O(wr_ptr_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[7]_i_1__0 
       (.I0(wr_ptr_cur_gray_reg1[6]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in[7]),
        .O(wr_ptr_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[8]_i_1__0 
       (.I0(wr_ptr_cur_gray_reg1[7]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in[8]),
        .O(wr_ptr_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[9]_i_1 
       (.I0(wr_ptr_cur_gray_reg1[8]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in[9]),
        .O(wr_ptr_reg[9]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_reg[12]_i_1_n_0 ),
        .D(wr_ptr_reg[0]),
        .Q(\wr_ptr_reg_reg_n_0_[0] ),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[10] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_reg[12]_i_1_n_0 ),
        .D(wr_ptr_reg[10]),
        .Q(wr_ptr_cur_gray_reg1[9]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[11] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_reg[12]_i_1_n_0 ),
        .D(wr_ptr_reg[11]),
        .Q(wr_ptr_cur_gray_reg1[10]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[12] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_reg[12]_i_1_n_0 ),
        .D(wr_ptr_reg[12]),
        .Q(wr_ptr_cur_gray_reg1[11]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[1] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_reg[12]_i_1_n_0 ),
        .D(wr_ptr_reg[1]),
        .Q(wr_ptr_cur_gray_reg1[0]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[2] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_reg[12]_i_1_n_0 ),
        .D(wr_ptr_reg[2]),
        .Q(wr_ptr_cur_gray_reg1[1]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[3] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_reg[12]_i_1_n_0 ),
        .D(wr_ptr_reg[3]),
        .Q(wr_ptr_cur_gray_reg1[2]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[4] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_reg[12]_i_1_n_0 ),
        .D(wr_ptr_reg[4]),
        .Q(wr_ptr_cur_gray_reg1[3]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[5] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_reg[12]_i_1_n_0 ),
        .D(wr_ptr_reg[5]),
        .Q(wr_ptr_cur_gray_reg1[4]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[6] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_reg[12]_i_1_n_0 ),
        .D(wr_ptr_reg[6]),
        .Q(wr_ptr_cur_gray_reg1[5]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[7] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_reg[12]_i_1_n_0 ),
        .D(wr_ptr_reg[7]),
        .Q(wr_ptr_cur_gray_reg1[6]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[8] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_reg[12]_i_1_n_0 ),
        .D(wr_ptr_reg[8]),
        .Q(wr_ptr_cur_gray_reg1[7]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[9] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_reg[12]_i_1_n_0 ),
        .D(wr_ptr_reg[9]),
        .Q(wr_ptr_cur_gray_reg1[8]),
        .R(m_rst_sync3_reg));
  LUT6 #(
    .INIT(64'hEAAE2AA22AA2EAAE)) 
    \wr_ptr_sync_gray_reg[0]_i_1 
       (.I0(wr_ptr_gray_reg[0]),
        .I1(wr_ptr_gray_reg_0),
        .I2(wr_ptr_update_reg),
        .I3(wr_ptr_update_ack_sync2_reg),
        .I4(wr_ptr_cur_reg[0]),
        .I5(wr_ptr_sync_gray_reg10_in[1]),
        .O(\wr_ptr_sync_gray_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AA2EAAEEAAE2AA2)) 
    \wr_ptr_sync_gray_reg[10]_i_1 
       (.I0(wr_ptr_gray_reg[10]),
        .I1(wr_ptr_gray_reg_0),
        .I2(wr_ptr_update_reg),
        .I3(wr_ptr_update_ack_sync2_reg),
        .I4(wr_ptr_sync_gray_reg10_in[10]),
        .I5(wr_ptr_sync_gray_reg10_in[11]),
        .O(\wr_ptr_sync_gray_reg[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AA2EAAEEAAE2AA2)) 
    \wr_ptr_sync_gray_reg[11]_i_1 
       (.I0(wr_ptr_gray_reg[11]),
        .I1(wr_ptr_gray_reg_0),
        .I2(wr_ptr_update_reg),
        .I3(wr_ptr_update_ack_sync2_reg),
        .I4(wr_ptr_sync_gray_reg10_in[11]),
        .I5(wr_ptr_sync_gray_reg10_in__0),
        .O(\wr_ptr_sync_gray_reg[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC382)) 
    \wr_ptr_sync_gray_reg[12]_i_1 
       (.I0(wr_ptr_update_valid_reg),
        .I1(wr_ptr_update_ack_sync2_reg),
        .I2(wr_ptr_update_reg),
        .I3(wr_ptr_gray_reg_0),
        .O(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hEAAE2AA2)) 
    \wr_ptr_sync_gray_reg[12]_i_2 
       (.I0(wr_ptr_gray_reg[12]),
        .I1(wr_ptr_gray_reg_0),
        .I2(wr_ptr_update_reg),
        .I3(wr_ptr_update_ack_sync2_reg),
        .I4(wr_ptr_sync_gray_reg10_in__0),
        .O(\wr_ptr_sync_gray_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2AA2EAAEEAAE2AA2)) 
    \wr_ptr_sync_gray_reg[1]_i_1 
       (.I0(wr_ptr_gray_reg[1]),
        .I1(wr_ptr_gray_reg_0),
        .I2(wr_ptr_update_reg),
        .I3(wr_ptr_update_ack_sync2_reg),
        .I4(wr_ptr_sync_gray_reg10_in[1]),
        .I5(wr_ptr_sync_gray_reg10_in[2]),
        .O(\wr_ptr_sync_gray_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AA2EAAEEAAE2AA2)) 
    \wr_ptr_sync_gray_reg[2]_i_1 
       (.I0(wr_ptr_gray_reg[2]),
        .I1(wr_ptr_gray_reg_0),
        .I2(wr_ptr_update_reg),
        .I3(wr_ptr_update_ack_sync2_reg),
        .I4(wr_ptr_sync_gray_reg10_in[2]),
        .I5(wr_ptr_sync_gray_reg10_in[3]),
        .O(\wr_ptr_sync_gray_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AA2EAAEEAAE2AA2)) 
    \wr_ptr_sync_gray_reg[3]_i_1 
       (.I0(wr_ptr_gray_reg[3]),
        .I1(wr_ptr_gray_reg_0),
        .I2(wr_ptr_update_reg),
        .I3(wr_ptr_update_ack_sync2_reg),
        .I4(wr_ptr_sync_gray_reg10_in[3]),
        .I5(wr_ptr_sync_gray_reg10_in[4]),
        .O(\wr_ptr_sync_gray_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AA2EAAEEAAE2AA2)) 
    \wr_ptr_sync_gray_reg[4]_i_1 
       (.I0(wr_ptr_gray_reg[4]),
        .I1(wr_ptr_gray_reg_0),
        .I2(wr_ptr_update_reg),
        .I3(wr_ptr_update_ack_sync2_reg),
        .I4(wr_ptr_sync_gray_reg10_in[4]),
        .I5(wr_ptr_sync_gray_reg10_in[5]),
        .O(\wr_ptr_sync_gray_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AA2EAAEEAAE2AA2)) 
    \wr_ptr_sync_gray_reg[5]_i_1 
       (.I0(wr_ptr_gray_reg[5]),
        .I1(wr_ptr_gray_reg_0),
        .I2(wr_ptr_update_reg),
        .I3(wr_ptr_update_ack_sync2_reg),
        .I4(wr_ptr_sync_gray_reg10_in[5]),
        .I5(wr_ptr_sync_gray_reg10_in[6]),
        .O(\wr_ptr_sync_gray_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AA2EAAEEAAE2AA2)) 
    \wr_ptr_sync_gray_reg[6]_i_1 
       (.I0(wr_ptr_gray_reg[6]),
        .I1(wr_ptr_gray_reg_0),
        .I2(wr_ptr_update_reg),
        .I3(wr_ptr_update_ack_sync2_reg),
        .I4(wr_ptr_sync_gray_reg10_in[6]),
        .I5(wr_ptr_sync_gray_reg10_in[7]),
        .O(\wr_ptr_sync_gray_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AA2EAAEEAAE2AA2)) 
    \wr_ptr_sync_gray_reg[7]_i_1 
       (.I0(wr_ptr_gray_reg[7]),
        .I1(wr_ptr_gray_reg_0),
        .I2(wr_ptr_update_reg),
        .I3(wr_ptr_update_ack_sync2_reg),
        .I4(wr_ptr_sync_gray_reg10_in[7]),
        .I5(wr_ptr_sync_gray_reg10_in[8]),
        .O(\wr_ptr_sync_gray_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AA2EAAEEAAE2AA2)) 
    \wr_ptr_sync_gray_reg[8]_i_1 
       (.I0(wr_ptr_gray_reg[8]),
        .I1(wr_ptr_gray_reg_0),
        .I2(wr_ptr_update_reg),
        .I3(wr_ptr_update_ack_sync2_reg),
        .I4(wr_ptr_sync_gray_reg10_in[8]),
        .I5(wr_ptr_sync_gray_reg10_in[9]),
        .O(\wr_ptr_sync_gray_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AA2EAAEEAAE2AA2)) 
    \wr_ptr_sync_gray_reg[9]_i_1 
       (.I0(wr_ptr_gray_reg[9]),
        .I1(wr_ptr_gray_reg_0),
        .I2(wr_ptr_update_reg),
        .I3(wr_ptr_update_ack_sync2_reg),
        .I4(wr_ptr_sync_gray_reg10_in[9]),
        .I5(wr_ptr_sync_gray_reg10_in[10]),
        .O(\wr_ptr_sync_gray_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[0] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ),
        .D(\wr_ptr_sync_gray_reg[0]_i_1_n_0 ),
        .Q(wr_ptr_sync_gray_reg[0]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[10] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ),
        .D(\wr_ptr_sync_gray_reg[10]_i_1_n_0 ),
        .Q(wr_ptr_sync_gray_reg[10]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[11] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ),
        .D(\wr_ptr_sync_gray_reg[11]_i_1_n_0 ),
        .Q(wr_ptr_sync_gray_reg[11]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[12] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ),
        .D(\wr_ptr_sync_gray_reg[12]_i_2_n_0 ),
        .Q(wr_ptr_sync_gray_reg[12]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[1] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ),
        .D(\wr_ptr_sync_gray_reg[1]_i_1_n_0 ),
        .Q(wr_ptr_sync_gray_reg[1]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[2] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ),
        .D(\wr_ptr_sync_gray_reg[2]_i_1_n_0 ),
        .Q(wr_ptr_sync_gray_reg[2]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[3] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ),
        .D(\wr_ptr_sync_gray_reg[3]_i_1_n_0 ),
        .Q(wr_ptr_sync_gray_reg[3]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[4] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ),
        .D(\wr_ptr_sync_gray_reg[4]_i_1_n_0 ),
        .Q(wr_ptr_sync_gray_reg[4]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[5] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ),
        .D(\wr_ptr_sync_gray_reg[5]_i_1_n_0 ),
        .Q(wr_ptr_sync_gray_reg[5]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[6] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ),
        .D(\wr_ptr_sync_gray_reg[6]_i_1_n_0 ),
        .Q(wr_ptr_sync_gray_reg[6]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[7] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ),
        .D(\wr_ptr_sync_gray_reg[7]_i_1_n_0 ),
        .Q(wr_ptr_sync_gray_reg[7]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[8] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ),
        .D(\wr_ptr_sync_gray_reg[8]_i_1_n_0 ),
        .Q(wr_ptr_sync_gray_reg[8]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[9] 
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ),
        .D(\wr_ptr_sync_gray_reg[9]_i_1_n_0 ),
        .Q(wr_ptr_sync_gray_reg[9]),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_ptr_update_ack_sync1_reg_reg
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(wr_ptr_update_sync3_reg),
        .Q(wr_ptr_update_ack_sync1_reg),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_ptr_update_ack_sync2_reg_reg
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(wr_ptr_update_ack_sync1_reg),
        .Q(wr_ptr_update_ack_sync2_reg),
        .R(m_rst_sync3_reg));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT1 #(
    .INIT(2'h1)) 
    wr_ptr_update_reg_i_1
       (.I0(wr_ptr_update_ack_sync2_reg),
        .O(wr_ptr_update_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_ptr_update_reg_reg
       (.C(wr_ptr_update_reg_reg_0),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1_n_0 ),
        .D(wr_ptr_update_reg_i_1_n_0),
        .Q(wr_ptr_update_reg),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_ptr_update_sync1_reg_reg
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(wr_ptr_update_reg),
        .Q(wr_ptr_update_sync1_reg),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_ptr_update_sync2_reg_reg
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(wr_ptr_update_sync1_reg),
        .Q(wr_ptr_update_sync2_reg),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_ptr_update_sync3_reg_reg
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(wr_ptr_update_sync2_reg),
        .Q(wr_ptr_update_sync3_reg),
        .R(m_rst_sync3_reg));
  LUT5 #(
    .INIT(32'h00003C28)) 
    wr_ptr_update_valid_reg_i_1
       (.I0(wr_ptr_update_valid_reg),
        .I1(wr_ptr_update_reg),
        .I2(wr_ptr_update_ack_sync2_reg),
        .I3(wr_ptr_gray_reg_0),
        .I4(m_rst_sync3_reg),
        .O(wr_ptr_update_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_ptr_update_valid_reg_reg
       (.C(wr_ptr_update_reg_reg_0),
        .CE(1'b1),
        .D(wr_ptr_update_valid_reg_i_1_n_0),
        .Q(wr_ptr_update_valid_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo" *) 
module design_1_axis_udp_ethernet_0_0_axis_async_fifo__parameterized0
   (SR,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    drop_frame_reg_reg_0,
    \m_axis_pipe_reg_reg[0]_0 ,
    mem_reg_0_0,
    m_rst_sync3_reg_reg_0,
    s_clk,
    rx_axis_tready,
    rx_fifo_axis_tvalid,
    s_axis,
    overflow_reg111_out,
    \wr_ptr_cur_gray_reg_reg[11]_0 ,
    mem_reg_0_1,
    E);
  output [0:0]SR;
  output \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  output drop_frame_reg_reg_0;
  output [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  input mem_reg_0_0;
  input m_rst_sync3_reg_reg_0;
  input s_clk;
  input rx_axis_tready;
  input rx_fifo_axis_tvalid;
  input [9:0]s_axis;
  input overflow_reg111_out;
  input \wr_ptr_cur_gray_reg_reg[11]_0 ;
  input mem_reg_0_1;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire drop_frame_reg;
  wire drop_frame_reg_i_1__0_n_0;
  wire drop_frame_reg_reg_0;
  wire empty;
  wire empty_carry__0_i_1__0_n_0;
  wire empty_carry_i_1__1_n_0;
  wire empty_carry_i_2__1_n_0;
  wire empty_carry_i_3__1_n_0;
  wire empty_carry_i_4__1_n_0;
  wire empty_carry_n_0;
  wire empty_carry_n_1;
  wire empty_carry_n_2;
  wire empty_carry_n_3;
  wire full_cur;
  wire full_cur_carry__0_i_1__0_n_0;
  wire full_cur_carry_i_1__0_n_0;
  wire full_cur_carry_i_2__0_n_0;
  wire full_cur_carry_i_3__0_n_0;
  wire full_cur_carry_i_4__0_n_0;
  wire full_cur_carry_n_0;
  wire full_cur_carry_n_1;
  wire full_cur_carry_n_2;
  wire full_cur_carry_n_3;
  wire full_wr;
  wire full_wr_carry__0_i_1__0_n_0;
  wire full_wr_carry_i_1__0_n_0;
  wire full_wr_carry_i_2__0_n_0;
  wire full_wr_carry_i_3__0_n_0;
  wire full_wr_carry_i_4__0_n_0;
  wire full_wr_carry_n_0;
  wire full_wr_carry_n_1;
  wire full_wr_carry_n_2;
  wire full_wr_carry_n_3;
  wire [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  wire \m_axis_tvalid_pipe_reg[0]_i_1_n_0 ;
  wire \m_axis_tvalid_pipe_reg[1]_i_1_n_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg_n_0_[0] ;
  wire m_rst_sync1_reg;
  wire m_rst_sync2_reg_reg_n_0;
  wire m_rst_sync3_reg;
  wire m_rst_sync3_reg_reg_0;
  wire mem_reg_0_0;
  wire mem_reg_0_1;
  wire mem_reg_0_i_2_n_0;
  wire overflow_reg111_out;
  wire p_3_in;
  wire [11:1]rd_ptr_gray_reg0;
  wire \rd_ptr_gray_reg[0]_i_1__0_n_0 ;
  wire \rd_ptr_gray_reg_reg_n_0_[0] ;
  wire \rd_ptr_gray_reg_reg_n_0_[10] ;
  wire \rd_ptr_gray_reg_reg_n_0_[11] ;
  wire \rd_ptr_gray_reg_reg_n_0_[12] ;
  wire \rd_ptr_gray_reg_reg_n_0_[1] ;
  wire \rd_ptr_gray_reg_reg_n_0_[2] ;
  wire \rd_ptr_gray_reg_reg_n_0_[3] ;
  wire \rd_ptr_gray_reg_reg_n_0_[4] ;
  wire \rd_ptr_gray_reg_reg_n_0_[5] ;
  wire \rd_ptr_gray_reg_reg_n_0_[6] ;
  wire \rd_ptr_gray_reg_reg_n_0_[7] ;
  wire \rd_ptr_gray_reg_reg_n_0_[8] ;
  wire \rd_ptr_gray_reg_reg_n_0_[9] ;
  wire \rd_ptr_gray_sync1_reg_reg_n_0_[0] ;
  wire \rd_ptr_gray_sync1_reg_reg_n_0_[10] ;
  wire \rd_ptr_gray_sync1_reg_reg_n_0_[11] ;
  wire \rd_ptr_gray_sync1_reg_reg_n_0_[12] ;
  wire \rd_ptr_gray_sync1_reg_reg_n_0_[1] ;
  wire \rd_ptr_gray_sync1_reg_reg_n_0_[2] ;
  wire \rd_ptr_gray_sync1_reg_reg_n_0_[3] ;
  wire \rd_ptr_gray_sync1_reg_reg_n_0_[4] ;
  wire \rd_ptr_gray_sync1_reg_reg_n_0_[5] ;
  wire \rd_ptr_gray_sync1_reg_reg_n_0_[6] ;
  wire \rd_ptr_gray_sync1_reg_reg_n_0_[7] ;
  wire \rd_ptr_gray_sync1_reg_reg_n_0_[8] ;
  wire \rd_ptr_gray_sync1_reg_reg_n_0_[9] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[0] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[10] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[11] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[12] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[1] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[2] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[3] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[4] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[5] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[6] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[7] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[8] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[9] ;
  wire [12:0]rd_ptr_reg0;
  wire \rd_ptr_reg[0]_i_2__1_n_0 ;
  wire [12:0]rd_ptr_reg_reg;
  wire \rd_ptr_reg_reg[0]_i_1__1_n_0 ;
  wire \rd_ptr_reg_reg[0]_i_1__1_n_1 ;
  wire \rd_ptr_reg_reg[0]_i_1__1_n_2 ;
  wire \rd_ptr_reg_reg[0]_i_1__1_n_3 ;
  wire \rd_ptr_reg_reg[0]_i_1__1_n_4 ;
  wire \rd_ptr_reg_reg[0]_i_1__1_n_5 ;
  wire \rd_ptr_reg_reg[0]_i_1__1_n_6 ;
  wire \rd_ptr_reg_reg[0]_i_1__1_n_7 ;
  wire \rd_ptr_reg_reg[12]_i_1__0_n_7 ;
  wire \rd_ptr_reg_reg[4]_i_1__1_n_0 ;
  wire \rd_ptr_reg_reg[4]_i_1__1_n_1 ;
  wire \rd_ptr_reg_reg[4]_i_1__1_n_2 ;
  wire \rd_ptr_reg_reg[4]_i_1__1_n_3 ;
  wire \rd_ptr_reg_reg[4]_i_1__1_n_4 ;
  wire \rd_ptr_reg_reg[4]_i_1__1_n_5 ;
  wire \rd_ptr_reg_reg[4]_i_1__1_n_6 ;
  wire \rd_ptr_reg_reg[4]_i_1__1_n_7 ;
  wire \rd_ptr_reg_reg[8]_i_1__1_n_0 ;
  wire \rd_ptr_reg_reg[8]_i_1__1_n_1 ;
  wire \rd_ptr_reg_reg[8]_i_1__1_n_2 ;
  wire \rd_ptr_reg_reg[8]_i_1__1_n_3 ;
  wire \rd_ptr_reg_reg[8]_i_1__1_n_4 ;
  wire \rd_ptr_reg_reg[8]_i_1__1_n_5 ;
  wire \rd_ptr_reg_reg[8]_i_1__1_n_6 ;
  wire \rd_ptr_reg_reg[8]_i_1__1_n_7 ;
  wire [11:0]rd_ptr_reg_reg_rep;
  wire \rd_ptr_reg_reg_rep[11]_i_2__0_n_1 ;
  wire \rd_ptr_reg_reg_rep[11]_i_2__0_n_2 ;
  wire \rd_ptr_reg_reg_rep[11]_i_2__0_n_3 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__1_n_0 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__1_n_1 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__1_n_2 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__1_n_3 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__1_n_0 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__1_n_1 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__1_n_2 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__1_n_3 ;
  wire \rd_ptr_reg_rep[11]_i_1_n_0 ;
  wire rx_axis_tready;
  wire rx_fifo_axis_tvalid;
  wire [9:0]s_axis;
  wire s_clk;
  wire s_rst_sync1_reg;
  wire s_rst_sync2_reg0;
  wire s_rst_sync2_reg_reg_n_0;
  wire [11:0]wr_ptr_cur_gray_reg1;
  wire \wr_ptr_cur_gray_reg[0]_i_1__0_n_0 ;
  wire \wr_ptr_cur_gray_reg[10]_i_1__0_n_0 ;
  wire \wr_ptr_cur_gray_reg[11]_i_1__0_n_0 ;
  wire \wr_ptr_cur_gray_reg[12]_i_1_n_0 ;
  wire \wr_ptr_cur_gray_reg[1]_i_1__0_n_0 ;
  wire \wr_ptr_cur_gray_reg[2]_i_1__0_n_0 ;
  wire \wr_ptr_cur_gray_reg[3]_i_1__0_n_0 ;
  wire \wr_ptr_cur_gray_reg[4]_i_1__0_n_0 ;
  wire \wr_ptr_cur_gray_reg[5]_i_1__0_n_0 ;
  wire \wr_ptr_cur_gray_reg[6]_i_1__0_n_0 ;
  wire \wr_ptr_cur_gray_reg[7]_i_1__0_n_0 ;
  wire \wr_ptr_cur_gray_reg[8]_i_1__0_n_0 ;
  wire \wr_ptr_cur_gray_reg[9]_i_1__0_n_0 ;
  wire \wr_ptr_cur_gray_reg_reg[11]_0 ;
  wire \wr_ptr_cur_gray_reg_reg_n_0_[0] ;
  wire \wr_ptr_cur_gray_reg_reg_n_0_[10] ;
  wire \wr_ptr_cur_gray_reg_reg_n_0_[11] ;
  wire \wr_ptr_cur_gray_reg_reg_n_0_[12] ;
  wire \wr_ptr_cur_gray_reg_reg_n_0_[1] ;
  wire \wr_ptr_cur_gray_reg_reg_n_0_[2] ;
  wire \wr_ptr_cur_gray_reg_reg_n_0_[3] ;
  wire \wr_ptr_cur_gray_reg_reg_n_0_[4] ;
  wire \wr_ptr_cur_gray_reg_reg_n_0_[5] ;
  wire \wr_ptr_cur_gray_reg_reg_n_0_[6] ;
  wire \wr_ptr_cur_gray_reg_reg_n_0_[7] ;
  wire \wr_ptr_cur_gray_reg_reg_n_0_[8] ;
  wire \wr_ptr_cur_gray_reg_reg_n_0_[9] ;
  wire [12:0]wr_ptr_cur_reg;
  wire \wr_ptr_cur_reg[0]_i_1__0_n_0 ;
  wire \wr_ptr_cur_reg[10]_i_1__0_n_0 ;
  wire \wr_ptr_cur_reg[11]_i_1__0_n_0 ;
  wire \wr_ptr_cur_reg[12]_i_2_n_0 ;
  wire \wr_ptr_cur_reg[1]_i_1__0_n_0 ;
  wire \wr_ptr_cur_reg[2]_i_1__0_n_0 ;
  wire \wr_ptr_cur_reg[3]_i_1__0_n_0 ;
  wire \wr_ptr_cur_reg[4]_i_1__0_n_0 ;
  wire \wr_ptr_cur_reg[5]_i_1__0_n_0 ;
  wire \wr_ptr_cur_reg[6]_i_1__0_n_0 ;
  wire \wr_ptr_cur_reg[7]_i_1__0_n_0 ;
  wire \wr_ptr_cur_reg[8]_i_1__0_n_0 ;
  wire \wr_ptr_cur_reg[9]_i_1__0_n_0 ;
  wire wr_ptr_cur_reg__0;
  wire \wr_ptr_cur_reg_reg[4]_i_2__0_n_0 ;
  wire \wr_ptr_cur_reg_reg[4]_i_2__0_n_1 ;
  wire \wr_ptr_cur_reg_reg[4]_i_2__0_n_2 ;
  wire \wr_ptr_cur_reg_reg[4]_i_2__0_n_3 ;
  wire \wr_ptr_cur_reg_reg[8]_i_2__0_n_0 ;
  wire \wr_ptr_cur_reg_reg[8]_i_2__0_n_1 ;
  wire \wr_ptr_cur_reg_reg[8]_i_2__0_n_2 ;
  wire \wr_ptr_cur_reg_reg[8]_i_2__0_n_3 ;
  wire \wr_ptr_gray_reg_reg[12]_i_2__0_n_1 ;
  wire \wr_ptr_gray_reg_reg[12]_i_2__0_n_2 ;
  wire \wr_ptr_gray_reg_reg[12]_i_2__0_n_3 ;
  wire \wr_ptr_gray_reg_reg_n_0_[0] ;
  wire \wr_ptr_gray_reg_reg_n_0_[10] ;
  wire \wr_ptr_gray_reg_reg_n_0_[11] ;
  wire \wr_ptr_gray_reg_reg_n_0_[12] ;
  wire \wr_ptr_gray_reg_reg_n_0_[1] ;
  wire \wr_ptr_gray_reg_reg_n_0_[2] ;
  wire \wr_ptr_gray_reg_reg_n_0_[3] ;
  wire \wr_ptr_gray_reg_reg_n_0_[4] ;
  wire \wr_ptr_gray_reg_reg_n_0_[5] ;
  wire \wr_ptr_gray_reg_reg_n_0_[6] ;
  wire \wr_ptr_gray_reg_reg_n_0_[7] ;
  wire \wr_ptr_gray_reg_reg_n_0_[8] ;
  wire \wr_ptr_gray_reg_reg_n_0_[9] ;
  wire wr_ptr_gray_sync1_reg0;
  wire \wr_ptr_gray_sync1_reg_reg_n_0_[0] ;
  wire \wr_ptr_gray_sync1_reg_reg_n_0_[10] ;
  wire \wr_ptr_gray_sync1_reg_reg_n_0_[11] ;
  wire \wr_ptr_gray_sync1_reg_reg_n_0_[12] ;
  wire \wr_ptr_gray_sync1_reg_reg_n_0_[1] ;
  wire \wr_ptr_gray_sync1_reg_reg_n_0_[2] ;
  wire \wr_ptr_gray_sync1_reg_reg_n_0_[3] ;
  wire \wr_ptr_gray_sync1_reg_reg_n_0_[4] ;
  wire \wr_ptr_gray_sync1_reg_reg_n_0_[5] ;
  wire \wr_ptr_gray_sync1_reg_reg_n_0_[6] ;
  wire \wr_ptr_gray_sync1_reg_reg_n_0_[7] ;
  wire \wr_ptr_gray_sync1_reg_reg_n_0_[8] ;
  wire \wr_ptr_gray_sync1_reg_reg_n_0_[9] ;
  wire \wr_ptr_reg[0]_i_1__4_n_0 ;
  wire \wr_ptr_reg[10]_i_1__0_n_0 ;
  wire \wr_ptr_reg[11]_i_1__0_n_0 ;
  wire \wr_ptr_reg[12]_i_1__0_n_0 ;
  wire \wr_ptr_reg[12]_i_2__0_n_0 ;
  wire \wr_ptr_reg[1]_i_1__1_n_0 ;
  wire \wr_ptr_reg[2]_i_1__1_n_0 ;
  wire \wr_ptr_reg[3]_i_1__1_n_0 ;
  wire \wr_ptr_reg[4]_i_1__0_n_0 ;
  wire \wr_ptr_reg[5]_i_1__1_n_0 ;
  wire \wr_ptr_reg[6]_i_1__1_n_0 ;
  wire \wr_ptr_reg[7]_i_1__1_n_0 ;
  wire \wr_ptr_reg[8]_i_1__1_n_0 ;
  wire \wr_ptr_reg[9]_i_1__0_n_0 ;
  wire \wr_ptr_reg_reg_n_0_[0] ;
  wire [11:0]wr_ptr_sync_gray_reg0;
  wire [12:12]wr_ptr_sync_gray_reg10_in;
  wire [11:1]wr_ptr_sync_gray_reg10_in__0;
  wire \wr_ptr_sync_gray_reg[0]_i_1__0_n_0 ;
  wire \wr_ptr_sync_gray_reg[10]_i_1__0_n_0 ;
  wire \wr_ptr_sync_gray_reg[11]_i_1__0_n_0 ;
  wire \wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ;
  wire \wr_ptr_sync_gray_reg[12]_i_2__0_n_0 ;
  wire \wr_ptr_sync_gray_reg[12]_i_3_n_0 ;
  wire \wr_ptr_sync_gray_reg[12]_i_4_n_0 ;
  wire \wr_ptr_sync_gray_reg[1]_i_1__0_n_0 ;
  wire \wr_ptr_sync_gray_reg[2]_i_1__0_n_0 ;
  wire \wr_ptr_sync_gray_reg[3]_i_1__0_n_0 ;
  wire \wr_ptr_sync_gray_reg[4]_i_1__0_n_0 ;
  wire \wr_ptr_sync_gray_reg[5]_i_1__0_n_0 ;
  wire \wr_ptr_sync_gray_reg[6]_i_1__0_n_0 ;
  wire \wr_ptr_sync_gray_reg[7]_i_1__0_n_0 ;
  wire \wr_ptr_sync_gray_reg[8]_i_1__0_n_0 ;
  wire \wr_ptr_sync_gray_reg[9]_i_1__0_n_0 ;
  wire \wr_ptr_sync_gray_reg_reg_n_0_[0] ;
  wire \wr_ptr_sync_gray_reg_reg_n_0_[10] ;
  wire \wr_ptr_sync_gray_reg_reg_n_0_[11] ;
  wire \wr_ptr_sync_gray_reg_reg_n_0_[12] ;
  wire \wr_ptr_sync_gray_reg_reg_n_0_[1] ;
  wire \wr_ptr_sync_gray_reg_reg_n_0_[2] ;
  wire \wr_ptr_sync_gray_reg_reg_n_0_[3] ;
  wire \wr_ptr_sync_gray_reg_reg_n_0_[4] ;
  wire \wr_ptr_sync_gray_reg_reg_n_0_[5] ;
  wire \wr_ptr_sync_gray_reg_reg_n_0_[6] ;
  wire \wr_ptr_sync_gray_reg_reg_n_0_[7] ;
  wire \wr_ptr_sync_gray_reg_reg_n_0_[8] ;
  wire \wr_ptr_sync_gray_reg_reg_n_0_[9] ;
  wire wr_ptr_update_ack_sync1_reg_reg_n_0;
  wire wr_ptr_update_ack_sync2_reg_reg_n_0;
  wire wr_ptr_update_reg_i_1__0_n_0;
  wire wr_ptr_update_reg_reg_n_0;
  wire wr_ptr_update_sync1_reg_reg_n_0;
  wire wr_ptr_update_sync2_reg;
  wire wr_ptr_update_sync3_reg;
  wire wr_ptr_update_valid_reg;
  wire wr_ptr_update_valid_reg0__0;
  wire wr_ptr_update_valid_reg_i_1__0_n_0;
  wire [3:0]NLW_empty_carry_O_UNCONNECTED;
  wire [3:1]NLW_empty_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_empty_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_full_cur_carry_O_UNCONNECTED;
  wire [3:1]NLW_full_cur_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_full_cur_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_full_wr_carry_O_UNCONNECTED;
  wire [3:1]NLW_full_wr_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_full_wr_carry__0_O_UNCONNECTED;
  wire NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_mem_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_mem_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_1_DOADO_UNCONNECTED;
  wire [15:1]NLW_mem_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_1_DOPBDOP_UNCONNECTED;
  wire [3:0]\NLW_rd_ptr_reg_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_rd_ptr_reg_reg[12]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_rd_ptr_reg_reg_rep[11]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_wr_ptr_gray_reg_reg[12]_i_2__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h1515101015151000)) 
    drop_frame_reg_i_1__0
       (.I0(SR),
        .I1(s_axis[8]),
        .I2(rx_fifo_axis_tvalid),
        .I3(full_cur),
        .I4(drop_frame_reg),
        .I5(full_wr),
        .O(drop_frame_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drop_frame_reg_reg
       (.C(s_clk),
        .CE(1'b1),
        .D(drop_frame_reg_i_1__0_n_0),
        .Q(drop_frame_reg),
        .R(1'b0));
  CARRY4 empty_carry
       (.CI(1'b0),
        .CO({empty_carry_n_0,empty_carry_n_1,empty_carry_n_2,empty_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_empty_carry_O_UNCONNECTED[3:0]),
        .S({empty_carry_i_1__1_n_0,empty_carry_i_2__1_n_0,empty_carry_i_3__1_n_0,empty_carry_i_4__1_n_0}));
  CARRY4 empty_carry__0
       (.CI(empty_carry_n_0),
        .CO({NLW_empty_carry__0_CO_UNCONNECTED[3:1],empty}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_empty_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,empty_carry__0_i_1__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    empty_carry__0_i_1__0
       (.I0(\wr_ptr_gray_sync1_reg_reg_n_0_[12] ),
        .I1(\rd_ptr_gray_reg_reg_n_0_[12] ),
        .O(empty_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_1__1
       (.I0(\rd_ptr_gray_reg_reg_n_0_[9] ),
        .I1(\wr_ptr_gray_sync1_reg_reg_n_0_[9] ),
        .I2(\rd_ptr_gray_reg_reg_n_0_[10] ),
        .I3(\wr_ptr_gray_sync1_reg_reg_n_0_[10] ),
        .I4(\wr_ptr_gray_sync1_reg_reg_n_0_[11] ),
        .I5(\rd_ptr_gray_reg_reg_n_0_[11] ),
        .O(empty_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_2__1
       (.I0(\rd_ptr_gray_reg_reg_n_0_[6] ),
        .I1(\wr_ptr_gray_sync1_reg_reg_n_0_[6] ),
        .I2(\rd_ptr_gray_reg_reg_n_0_[7] ),
        .I3(\wr_ptr_gray_sync1_reg_reg_n_0_[7] ),
        .I4(\wr_ptr_gray_sync1_reg_reg_n_0_[8] ),
        .I5(\rd_ptr_gray_reg_reg_n_0_[8] ),
        .O(empty_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_3__1
       (.I0(\rd_ptr_gray_reg_reg_n_0_[5] ),
        .I1(\wr_ptr_gray_sync1_reg_reg_n_0_[5] ),
        .I2(\rd_ptr_gray_reg_reg_n_0_[3] ),
        .I3(\wr_ptr_gray_sync1_reg_reg_n_0_[3] ),
        .I4(\wr_ptr_gray_sync1_reg_reg_n_0_[4] ),
        .I5(\rd_ptr_gray_reg_reg_n_0_[4] ),
        .O(empty_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_4__1
       (.I0(\rd_ptr_gray_reg_reg_n_0_[0] ),
        .I1(\wr_ptr_gray_sync1_reg_reg_n_0_[0] ),
        .I2(\rd_ptr_gray_reg_reg_n_0_[1] ),
        .I3(\wr_ptr_gray_sync1_reg_reg_n_0_[1] ),
        .I4(\wr_ptr_gray_sync1_reg_reg_n_0_[2] ),
        .I5(\rd_ptr_gray_reg_reg_n_0_[2] ),
        .O(empty_carry_i_4__1_n_0));
  CARRY4 full_cur_carry
       (.CI(1'b0),
        .CO({full_cur_carry_n_0,full_cur_carry_n_1,full_cur_carry_n_2,full_cur_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full_cur_carry_O_UNCONNECTED[3:0]),
        .S({full_cur_carry_i_1__0_n_0,full_cur_carry_i_2__0_n_0,full_cur_carry_i_3__0_n_0,full_cur_carry_i_4__0_n_0}));
  CARRY4 full_cur_carry__0
       (.CI(full_cur_carry_n_0),
        .CO({NLW_full_cur_carry__0_CO_UNCONNECTED[3:1],full_cur}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full_cur_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,full_cur_carry__0_i_1__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    full_cur_carry__0_i_1__0
       (.I0(\rd_ptr_gray_sync2_reg_reg_n_0_[12] ),
        .I1(\wr_ptr_cur_gray_reg_reg_n_0_[12] ),
        .O(full_cur_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    full_cur_carry_i_1__0
       (.I0(\wr_ptr_cur_gray_reg_reg_n_0_[10] ),
        .I1(\rd_ptr_gray_sync2_reg_reg_n_0_[10] ),
        .I2(\wr_ptr_cur_gray_reg_reg_n_0_[9] ),
        .I3(\rd_ptr_gray_sync2_reg_reg_n_0_[9] ),
        .I4(\wr_ptr_cur_gray_reg_reg_n_0_[11] ),
        .I5(\rd_ptr_gray_sync2_reg_reg_n_0_[11] ),
        .O(full_cur_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_cur_carry_i_2__0
       (.I0(\wr_ptr_cur_gray_reg_reg_n_0_[7] ),
        .I1(\rd_ptr_gray_sync2_reg_reg_n_0_[7] ),
        .I2(\wr_ptr_cur_gray_reg_reg_n_0_[6] ),
        .I3(\rd_ptr_gray_sync2_reg_reg_n_0_[6] ),
        .I4(\rd_ptr_gray_sync2_reg_reg_n_0_[8] ),
        .I5(\wr_ptr_cur_gray_reg_reg_n_0_[8] ),
        .O(full_cur_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_cur_carry_i_3__0
       (.I0(\wr_ptr_cur_gray_reg_reg_n_0_[4] ),
        .I1(\rd_ptr_gray_sync2_reg_reg_n_0_[4] ),
        .I2(\wr_ptr_cur_gray_reg_reg_n_0_[3] ),
        .I3(\rd_ptr_gray_sync2_reg_reg_n_0_[3] ),
        .I4(\rd_ptr_gray_sync2_reg_reg_n_0_[5] ),
        .I5(\wr_ptr_cur_gray_reg_reg_n_0_[5] ),
        .O(full_cur_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_cur_carry_i_4__0
       (.I0(\wr_ptr_cur_gray_reg_reg_n_0_[1] ),
        .I1(\rd_ptr_gray_sync2_reg_reg_n_0_[1] ),
        .I2(\wr_ptr_cur_gray_reg_reg_n_0_[0] ),
        .I3(\rd_ptr_gray_sync2_reg_reg_n_0_[0] ),
        .I4(\rd_ptr_gray_sync2_reg_reg_n_0_[2] ),
        .I5(\wr_ptr_cur_gray_reg_reg_n_0_[2] ),
        .O(full_cur_carry_i_4__0_n_0));
  CARRY4 full_wr_carry
       (.CI(1'b0),
        .CO({full_wr_carry_n_0,full_wr_carry_n_1,full_wr_carry_n_2,full_wr_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full_wr_carry_O_UNCONNECTED[3:0]),
        .S({full_wr_carry_i_1__0_n_0,full_wr_carry_i_2__0_n_0,full_wr_carry_i_3__0_n_0,full_wr_carry_i_4__0_n_0}));
  CARRY4 full_wr_carry__0
       (.CI(full_wr_carry_n_0),
        .CO({NLW_full_wr_carry__0_CO_UNCONNECTED[3:1],full_wr}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full_wr_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,full_wr_carry__0_i_1__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    full_wr_carry__0_i_1__0
       (.I0(wr_ptr_cur_reg[12]),
        .I1(wr_ptr_cur_gray_reg1[11]),
        .O(full_wr_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_wr_carry_i_1__0
       (.I0(wr_ptr_cur_gray_reg1[9]),
        .I1(wr_ptr_cur_reg[10]),
        .I2(wr_ptr_cur_gray_reg1[8]),
        .I3(wr_ptr_cur_reg[9]),
        .I4(wr_ptr_cur_reg[11]),
        .I5(wr_ptr_cur_gray_reg1[10]),
        .O(full_wr_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_wr_carry_i_2__0
       (.I0(wr_ptr_cur_gray_reg1[6]),
        .I1(wr_ptr_cur_reg[7]),
        .I2(wr_ptr_cur_gray_reg1[5]),
        .I3(wr_ptr_cur_reg[6]),
        .I4(wr_ptr_cur_reg[8]),
        .I5(wr_ptr_cur_gray_reg1[7]),
        .O(full_wr_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_wr_carry_i_3__0
       (.I0(wr_ptr_cur_gray_reg1[3]),
        .I1(wr_ptr_cur_reg[4]),
        .I2(wr_ptr_cur_gray_reg1[2]),
        .I3(wr_ptr_cur_reg[3]),
        .I4(wr_ptr_cur_reg[5]),
        .I5(wr_ptr_cur_gray_reg1[4]),
        .O(full_wr_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_wr_carry_i_4__0
       (.I0(wr_ptr_cur_gray_reg1[0]),
        .I1(wr_ptr_cur_reg[1]),
        .I2(\wr_ptr_reg_reg_n_0_[0] ),
        .I3(wr_ptr_cur_reg[0]),
        .I4(wr_ptr_cur_reg[2]),
        .I5(wr_ptr_cur_gray_reg1[1]),
        .O(full_wr_carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h5D55)) 
    \m_axis_tvalid_pipe_reg[0]_i_1 
       (.I0(empty),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(rx_axis_tready),
        .I3(\m_axis_tvalid_pipe_reg_reg_n_0_[0] ),
        .O(\m_axis_tvalid_pipe_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \m_axis_tvalid_pipe_reg[1]_i_1 
       (.I0(\m_axis_tvalid_pipe_reg_reg_n_0_[0] ),
        .I1(rx_axis_tready),
        .I2(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .O(\m_axis_tvalid_pipe_reg[1]_i_1_n_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[0] 
       (.C(mem_reg_0_0),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[0]_i_1_n_0 ),
        .Q(\m_axis_tvalid_pipe_reg_reg_n_0_[0] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[1] 
       (.C(mem_reg_0_0),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[1]_i_1_n_0 ),
        .Q(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    m_rst_sync1_reg_reg
       (.C(mem_reg_0_0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(m_rst_sync3_reg_reg_0),
        .Q(m_rst_sync1_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    m_rst_sync2_reg_reg
       (.C(mem_reg_0_0),
        .CE(1'b1),
        .D(s_rst_sync2_reg0),
        .PRE(m_rst_sync3_reg_reg_0),
        .Q(m_rst_sync2_reg_reg_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    m_rst_sync3_reg_reg
       (.C(mem_reg_0_0),
        .CE(1'b1),
        .D(m_rst_sync2_reg_reg_n_0),
        .PRE(m_rst_sync3_reg_reg_0),
        .Q(m_rst_sync3_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_0
       (.ADDRARDADDR({1'b1,wr_ptr_cur_reg[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_ptr_reg_reg_rep,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(s_clk),
        .CLKBWRCLK(mem_reg_0_0),
        .DBITERR(NLW_mem_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_mem_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_DOBDO_UNCONNECTED[31:8],\m_axis_pipe_reg_reg[0]_0 [7:0]}),
        .DOPADOP(NLW_mem_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_mem_reg_0_DOPBDOP_UNCONNECTED[3:1],\m_axis_pipe_reg_reg[0]_0 [8]}),
        .ECCPARITY(NLW_mem_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_3_in),
        .ENBWREN(mem_reg_0_i_2_n_0),
        .INJECTDBITERR(NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(mem_reg_0_1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_SBITERR_UNCONNECTED),
        .WEA({overflow_reg111_out,overflow_reg111_out,overflow_reg111_out,overflow_reg111_out}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h01)) 
    mem_reg_0_i_1__0
       (.I0(full_cur),
        .I1(drop_frame_reg),
        .I2(full_wr),
        .O(p_3_in));
  LUT3 #(
    .INIT(8'hDF)) 
    mem_reg_0_i_2
       (.I0(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I1(rx_axis_tready),
        .I2(\m_axis_tvalid_pipe_reg_reg_n_0_[0] ),
        .O(mem_reg_0_i_2_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_1
       (.ADDRARDADDR({wr_ptr_cur_reg[11:0],1'b1,1'b1}),
        .ADDRBWRADDR({rd_ptr_reg_reg_rep,1'b1,1'b1}),
        .CLKARDCLK(s_clk),
        .CLKBWRCLK(mem_reg_0_0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis[9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_1_DOBDO_UNCONNECTED[15:1],\m_axis_pipe_reg_reg[0]_0 [9]}),
        .DOPADOP(NLW_mem_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_3_in),
        .ENBWREN(mem_reg_0_i_2_n_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(mem_reg_0_1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({overflow_reg111_out,overflow_reg111_out}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_gray_reg[0]_i_1__0 
       (.I0(rd_ptr_reg_reg[0]),
        .I1(rd_ptr_reg0[1]),
        .O(\rd_ptr_gray_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[10]_i_1__0 
       (.I0(rd_ptr_reg0[10]),
        .I1(rd_ptr_reg0[11]),
        .O(rd_ptr_gray_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[11]_i_1__0 
       (.I0(rd_ptr_reg0[11]),
        .I1(rd_ptr_reg0[12]),
        .O(rd_ptr_gray_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[1]_i_1__0 
       (.I0(rd_ptr_reg0[1]),
        .I1(rd_ptr_reg0[2]),
        .O(rd_ptr_gray_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[2]_i_1__0 
       (.I0(rd_ptr_reg0[2]),
        .I1(rd_ptr_reg0[3]),
        .O(rd_ptr_gray_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[3]_i_1__0 
       (.I0(rd_ptr_reg0[3]),
        .I1(rd_ptr_reg0[4]),
        .O(rd_ptr_gray_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[4]_i_1__0 
       (.I0(rd_ptr_reg0[4]),
        .I1(rd_ptr_reg0[5]),
        .O(rd_ptr_gray_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[5]_i_1__0 
       (.I0(rd_ptr_reg0[5]),
        .I1(rd_ptr_reg0[6]),
        .O(rd_ptr_gray_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[6]_i_1__0 
       (.I0(rd_ptr_reg0[6]),
        .I1(rd_ptr_reg0[7]),
        .O(rd_ptr_gray_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[7]_i_1__0 
       (.I0(rd_ptr_reg0[7]),
        .I1(rd_ptr_reg0[8]),
        .O(rd_ptr_gray_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[8]_i_1__0 
       (.I0(rd_ptr_reg0[8]),
        .I1(rd_ptr_reg0[9]),
        .O(rd_ptr_gray_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gray_reg[9]_i_1__0 
       (.I0(rd_ptr_reg0[9]),
        .I1(rd_ptr_reg0[10]),
        .O(rd_ptr_gray_reg0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[0] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(\rd_ptr_gray_reg[0]_i_1__0_n_0 ),
        .Q(\rd_ptr_gray_reg_reg_n_0_[0] ),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[10] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_gray_reg0[10]),
        .Q(\rd_ptr_gray_reg_reg_n_0_[10] ),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[11] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_gray_reg0[11]),
        .Q(\rd_ptr_gray_reg_reg_n_0_[11] ),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[12] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_reg0[12]),
        .Q(\rd_ptr_gray_reg_reg_n_0_[12] ),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[1] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_gray_reg0[1]),
        .Q(\rd_ptr_gray_reg_reg_n_0_[1] ),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[2] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_gray_reg0[2]),
        .Q(\rd_ptr_gray_reg_reg_n_0_[2] ),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[3] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_gray_reg0[3]),
        .Q(\rd_ptr_gray_reg_reg_n_0_[3] ),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[4] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_gray_reg0[4]),
        .Q(\rd_ptr_gray_reg_reg_n_0_[4] ),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[5] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_gray_reg0[5]),
        .Q(\rd_ptr_gray_reg_reg_n_0_[5] ),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[6] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_gray_reg0[6]),
        .Q(\rd_ptr_gray_reg_reg_n_0_[6] ),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[7] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_gray_reg0[7]),
        .Q(\rd_ptr_gray_reg_reg_n_0_[7] ),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[8] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_gray_reg0[8]),
        .Q(\rd_ptr_gray_reg_reg_n_0_[8] ),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[9] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_gray_reg0[9]),
        .Q(\rd_ptr_gray_reg_reg_n_0_[9] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[0] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[0] ),
        .Q(\rd_ptr_gray_sync1_reg_reg_n_0_[0] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[10] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[10] ),
        .Q(\rd_ptr_gray_sync1_reg_reg_n_0_[10] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[11] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[11] ),
        .Q(\rd_ptr_gray_sync1_reg_reg_n_0_[11] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[12] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[12] ),
        .Q(\rd_ptr_gray_sync1_reg_reg_n_0_[12] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[1] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[1] ),
        .Q(\rd_ptr_gray_sync1_reg_reg_n_0_[1] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[2] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[2] ),
        .Q(\rd_ptr_gray_sync1_reg_reg_n_0_[2] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[3] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[3] ),
        .Q(\rd_ptr_gray_sync1_reg_reg_n_0_[3] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[4] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[4] ),
        .Q(\rd_ptr_gray_sync1_reg_reg_n_0_[4] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[5] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[5] ),
        .Q(\rd_ptr_gray_sync1_reg_reg_n_0_[5] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[6] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[6] ),
        .Q(\rd_ptr_gray_sync1_reg_reg_n_0_[6] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[7] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[7] ),
        .Q(\rd_ptr_gray_sync1_reg_reg_n_0_[7] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[8] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[8] ),
        .Q(\rd_ptr_gray_sync1_reg_reg_n_0_[8] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[9] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[9] ),
        .Q(\rd_ptr_gray_sync1_reg_reg_n_0_[9] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[0] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_sync1_reg_reg_n_0_[0] ),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[0] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[10] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_sync1_reg_reg_n_0_[10] ),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[10] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[11] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_sync1_reg_reg_n_0_[11] ),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[11] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[12] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_sync1_reg_reg_n_0_[12] ),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[12] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[1] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_sync1_reg_reg_n_0_[1] ),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[1] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[2] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_sync1_reg_reg_n_0_[2] ),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[2] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[3] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_sync1_reg_reg_n_0_[3] ),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[3] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[4] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_sync1_reg_reg_n_0_[4] ),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[4] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[5] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_sync1_reg_reg_n_0_[5] ),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[5] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[6] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_sync1_reg_reg_n_0_[6] ),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[6] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[7] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_sync1_reg_reg_n_0_[7] ),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[7] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[8] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_sync1_reg_reg_n_0_[8] ),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[8] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[9] 
       (.C(s_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_sync1_reg_reg_n_0_[9] ),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg[0]_i_2__1 
       (.I0(rd_ptr_reg_reg[0]),
        .O(\rd_ptr_reg[0]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__1_n_7 ),
        .Q(rd_ptr_reg_reg[0]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\rd_ptr_reg_reg[0]_i_1__1_n_0 ,\rd_ptr_reg_reg[0]_i_1__1_n_1 ,\rd_ptr_reg_reg[0]_i_1__1_n_2 ,\rd_ptr_reg_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rd_ptr_reg_reg[0]_i_1__1_n_4 ,\rd_ptr_reg_reg[0]_i_1__1_n_5 ,\rd_ptr_reg_reg[0]_i_1__1_n_6 ,\rd_ptr_reg_reg[0]_i_1__1_n_7 }),
        .S({rd_ptr_reg_reg[3:1],\rd_ptr_reg[0]_i_2__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[10] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__1_n_5 ),
        .Q(rd_ptr_reg_reg[10]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[11] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__1_n_4 ),
        .Q(rd_ptr_reg_reg[11]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[12] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[12]_i_1__0_n_7 ),
        .Q(rd_ptr_reg_reg[12]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[12]_i_1__0 
       (.CI(\rd_ptr_reg_reg[8]_i_1__1_n_0 ),
        .CO(\NLW_rd_ptr_reg_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rd_ptr_reg_reg[12]_i_1__0_O_UNCONNECTED [3:1],\rd_ptr_reg_reg[12]_i_1__0_n_7 }),
        .S({1'b0,1'b0,1'b0,rd_ptr_reg_reg[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[1] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__1_n_6 ),
        .Q(rd_ptr_reg_reg[1]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[2] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__1_n_5 ),
        .Q(rd_ptr_reg_reg[2]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[3] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__1_n_4 ),
        .Q(rd_ptr_reg_reg[3]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[4] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__1_n_7 ),
        .Q(rd_ptr_reg_reg[4]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[4]_i_1__1 
       (.CI(\rd_ptr_reg_reg[0]_i_1__1_n_0 ),
        .CO({\rd_ptr_reg_reg[4]_i_1__1_n_0 ,\rd_ptr_reg_reg[4]_i_1__1_n_1 ,\rd_ptr_reg_reg[4]_i_1__1_n_2 ,\rd_ptr_reg_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg[4]_i_1__1_n_4 ,\rd_ptr_reg_reg[4]_i_1__1_n_5 ,\rd_ptr_reg_reg[4]_i_1__1_n_6 ,\rd_ptr_reg_reg[4]_i_1__1_n_7 }),
        .S(rd_ptr_reg_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[5] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__1_n_6 ),
        .Q(rd_ptr_reg_reg[5]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[6] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__1_n_5 ),
        .Q(rd_ptr_reg_reg[6]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[7] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__1_n_4 ),
        .Q(rd_ptr_reg_reg[7]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[8] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__1_n_7 ),
        .Q(rd_ptr_reg_reg[8]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[8]_i_1__1 
       (.CI(\rd_ptr_reg_reg[4]_i_1__1_n_0 ),
        .CO({\rd_ptr_reg_reg[8]_i_1__1_n_0 ,\rd_ptr_reg_reg[8]_i_1__1_n_1 ,\rd_ptr_reg_reg[8]_i_1__1_n_2 ,\rd_ptr_reg_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg[8]_i_1__1_n_4 ,\rd_ptr_reg_reg[8]_i_1__1_n_5 ,\rd_ptr_reg_reg[8]_i_1__1_n_6 ,\rd_ptr_reg_reg[8]_i_1__1_n_7 }),
        .S(rd_ptr_reg_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[9] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__1_n_6 ),
        .Q(rd_ptr_reg_reg[9]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[0] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_reg0[0]),
        .Q(rd_ptr_reg_reg_rep[0]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[10] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_reg0[10]),
        .Q(rd_ptr_reg_reg_rep[10]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[11] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_reg0[11]),
        .Q(rd_ptr_reg_reg_rep[11]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rd_ptr_reg_reg_rep[11]_i_2__0 
       (.CI(\rd_ptr_reg_reg_rep[8]_i_1__1_n_0 ),
        .CO({\NLW_rd_ptr_reg_reg_rep[11]_i_2__0_CO_UNCONNECTED [3],\rd_ptr_reg_reg_rep[11]_i_2__0_n_1 ,\rd_ptr_reg_reg_rep[11]_i_2__0_n_2 ,\rd_ptr_reg_reg_rep[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rd_ptr_reg0[12:9]),
        .S(rd_ptr_reg_reg[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[1] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_reg0[1]),
        .Q(rd_ptr_reg_reg_rep[1]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[2] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_reg0[2]),
        .Q(rd_ptr_reg_reg_rep[2]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[3] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_reg0[3]),
        .Q(rd_ptr_reg_reg_rep[3]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[4] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_reg0[4]),
        .Q(rd_ptr_reg_reg_rep[4]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rd_ptr_reg_reg_rep[4]_i_1__1 
       (.CI(1'b0),
        .CO({\rd_ptr_reg_reg_rep[4]_i_1__1_n_0 ,\rd_ptr_reg_reg_rep[4]_i_1__1_n_1 ,\rd_ptr_reg_reg_rep[4]_i_1__1_n_2 ,\rd_ptr_reg_reg_rep[4]_i_1__1_n_3 }),
        .CYINIT(rd_ptr_reg_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rd_ptr_reg0[4:1]),
        .S(rd_ptr_reg_reg[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[5] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_reg0[5]),
        .Q(rd_ptr_reg_reg_rep[5]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[6] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_reg0[6]),
        .Q(rd_ptr_reg_reg_rep[6]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[7] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_reg0[7]),
        .Q(rd_ptr_reg_reg_rep[7]),
        .R(m_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[8] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_reg0[8]),
        .Q(rd_ptr_reg_reg_rep[8]),
        .R(m_rst_sync3_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rd_ptr_reg_reg_rep[8]_i_1__1 
       (.CI(\rd_ptr_reg_reg_rep[4]_i_1__1_n_0 ),
        .CO({\rd_ptr_reg_reg_rep[8]_i_1__1_n_0 ,\rd_ptr_reg_reg_rep[8]_i_1__1_n_1 ,\rd_ptr_reg_reg_rep[8]_i_1__1_n_2 ,\rd_ptr_reg_reg_rep[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rd_ptr_reg0[8:5]),
        .S(rd_ptr_reg_reg[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[9] 
       (.C(mem_reg_0_0),
        .CE(\rd_ptr_reg_rep[11]_i_1_n_0 ),
        .D(rd_ptr_reg0[9]),
        .Q(rd_ptr_reg_reg_rep[9]),
        .R(m_rst_sync3_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg_rep[0]_i_1__3 
       (.I0(rd_ptr_reg_reg[0]),
        .O(rd_ptr_reg0[0]));
  LUT4 #(
    .INIT(16'h00DF)) 
    \rd_ptr_reg_rep[11]_i_1 
       (.I0(\m_axis_tvalid_pipe_reg_reg_n_0_[0] ),
        .I1(rx_axis_tready),
        .I2(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I3(empty),
        .O(\rd_ptr_reg_rep[11]_i_1_n_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    s_rst_sync1_reg_reg
       (.C(s_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(m_rst_sync3_reg_reg_0),
        .Q(s_rst_sync1_reg));
  LUT2 #(
    .INIT(4'hE)) 
    s_rst_sync2_reg_i_1
       (.I0(s_rst_sync1_reg),
        .I1(m_rst_sync1_reg),
        .O(s_rst_sync2_reg0));
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    s_rst_sync2_reg_reg
       (.C(s_clk),
        .CE(1'b1),
        .D(s_rst_sync2_reg0),
        .PRE(m_rst_sync3_reg_reg_0),
        .Q(s_rst_sync2_reg_reg_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    s_rst_sync3_reg_reg
       (.C(s_clk),
        .CE(1'b1),
        .D(s_rst_sync2_reg_reg_n_0),
        .PRE(m_rst_sync3_reg_reg_0),
        .Q(SR));
  LUT6 #(
    .INIT(64'h4100EBFFEBFF4100)) 
    \wr_ptr_cur_gray_reg[0]_i_1__0 
       (.I0(drop_frame_reg_reg_0),
        .I1(wr_ptr_sync_gray_reg10_in__0[1]),
        .I2(wr_ptr_cur_reg[0]),
        .I3(\wr_ptr_cur_gray_reg_reg[11]_0 ),
        .I4(wr_ptr_cur_gray_reg1[0]),
        .I5(\wr_ptr_reg_reg_n_0_[0] ),
        .O(\wr_ptr_cur_gray_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1400BEFFBEFF1400)) 
    \wr_ptr_cur_gray_reg[10]_i_1__0 
       (.I0(drop_frame_reg_reg_0),
        .I1(wr_ptr_sync_gray_reg10_in__0[11]),
        .I2(wr_ptr_sync_gray_reg10_in__0[10]),
        .I3(\wr_ptr_cur_gray_reg_reg[11]_0 ),
        .I4(wr_ptr_cur_gray_reg1[10]),
        .I5(wr_ptr_cur_gray_reg1[9]),
        .O(\wr_ptr_cur_gray_reg[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1400BEFFBEFF1400)) 
    \wr_ptr_cur_gray_reg[11]_i_1__0 
       (.I0(drop_frame_reg_reg_0),
        .I1(wr_ptr_sync_gray_reg10_in),
        .I2(wr_ptr_sync_gray_reg10_in__0[11]),
        .I3(\wr_ptr_cur_gray_reg_reg[11]_0 ),
        .I4(wr_ptr_cur_gray_reg1[11]),
        .I5(wr_ptr_cur_gray_reg1[10]),
        .O(\wr_ptr_cur_gray_reg[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFEEE0444)) 
    \wr_ptr_cur_gray_reg[12]_i_1 
       (.I0(drop_frame_reg_reg_0),
        .I1(wr_ptr_sync_gray_reg10_in),
        .I2(s_axis[9]),
        .I3(s_axis[8]),
        .I4(wr_ptr_cur_gray_reg1[11]),
        .O(\wr_ptr_cur_gray_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1400BEFFBEFF1400)) 
    \wr_ptr_cur_gray_reg[1]_i_1__0 
       (.I0(drop_frame_reg_reg_0),
        .I1(wr_ptr_sync_gray_reg10_in__0[2]),
        .I2(wr_ptr_sync_gray_reg10_in__0[1]),
        .I3(\wr_ptr_cur_gray_reg_reg[11]_0 ),
        .I4(wr_ptr_cur_gray_reg1[1]),
        .I5(wr_ptr_cur_gray_reg1[0]),
        .O(\wr_ptr_cur_gray_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1400BEFFBEFF1400)) 
    \wr_ptr_cur_gray_reg[2]_i_1__0 
       (.I0(drop_frame_reg_reg_0),
        .I1(wr_ptr_sync_gray_reg10_in__0[3]),
        .I2(wr_ptr_sync_gray_reg10_in__0[2]),
        .I3(\wr_ptr_cur_gray_reg_reg[11]_0 ),
        .I4(wr_ptr_cur_gray_reg1[2]),
        .I5(wr_ptr_cur_gray_reg1[1]),
        .O(\wr_ptr_cur_gray_reg[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1400BEFFBEFF1400)) 
    \wr_ptr_cur_gray_reg[3]_i_1__0 
       (.I0(drop_frame_reg_reg_0),
        .I1(wr_ptr_sync_gray_reg10_in__0[4]),
        .I2(wr_ptr_sync_gray_reg10_in__0[3]),
        .I3(\wr_ptr_cur_gray_reg_reg[11]_0 ),
        .I4(wr_ptr_cur_gray_reg1[3]),
        .I5(wr_ptr_cur_gray_reg1[2]),
        .O(\wr_ptr_cur_gray_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1400BEFFBEFF1400)) 
    \wr_ptr_cur_gray_reg[4]_i_1__0 
       (.I0(drop_frame_reg_reg_0),
        .I1(wr_ptr_sync_gray_reg10_in__0[5]),
        .I2(wr_ptr_sync_gray_reg10_in__0[4]),
        .I3(\wr_ptr_cur_gray_reg_reg[11]_0 ),
        .I4(wr_ptr_cur_gray_reg1[4]),
        .I5(wr_ptr_cur_gray_reg1[3]),
        .O(\wr_ptr_cur_gray_reg[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1400BEFFBEFF1400)) 
    \wr_ptr_cur_gray_reg[5]_i_1__0 
       (.I0(drop_frame_reg_reg_0),
        .I1(wr_ptr_sync_gray_reg10_in__0[6]),
        .I2(wr_ptr_sync_gray_reg10_in__0[5]),
        .I3(\wr_ptr_cur_gray_reg_reg[11]_0 ),
        .I4(wr_ptr_cur_gray_reg1[5]),
        .I5(wr_ptr_cur_gray_reg1[4]),
        .O(\wr_ptr_cur_gray_reg[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1400BEFFBEFF1400)) 
    \wr_ptr_cur_gray_reg[6]_i_1__0 
       (.I0(drop_frame_reg_reg_0),
        .I1(wr_ptr_sync_gray_reg10_in__0[7]),
        .I2(wr_ptr_sync_gray_reg10_in__0[6]),
        .I3(\wr_ptr_cur_gray_reg_reg[11]_0 ),
        .I4(wr_ptr_cur_gray_reg1[6]),
        .I5(wr_ptr_cur_gray_reg1[5]),
        .O(\wr_ptr_cur_gray_reg[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1400BEFFBEFF1400)) 
    \wr_ptr_cur_gray_reg[7]_i_1__0 
       (.I0(drop_frame_reg_reg_0),
        .I1(wr_ptr_sync_gray_reg10_in__0[8]),
        .I2(wr_ptr_sync_gray_reg10_in__0[7]),
        .I3(\wr_ptr_cur_gray_reg_reg[11]_0 ),
        .I4(wr_ptr_cur_gray_reg1[7]),
        .I5(wr_ptr_cur_gray_reg1[6]),
        .O(\wr_ptr_cur_gray_reg[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1400BEFFBEFF1400)) 
    \wr_ptr_cur_gray_reg[8]_i_1__0 
       (.I0(drop_frame_reg_reg_0),
        .I1(wr_ptr_sync_gray_reg10_in__0[9]),
        .I2(wr_ptr_sync_gray_reg10_in__0[8]),
        .I3(\wr_ptr_cur_gray_reg_reg[11]_0 ),
        .I4(wr_ptr_cur_gray_reg1[8]),
        .I5(wr_ptr_cur_gray_reg1[7]),
        .O(\wr_ptr_cur_gray_reg[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1400BEFFBEFF1400)) 
    \wr_ptr_cur_gray_reg[9]_i_1__0 
       (.I0(drop_frame_reg_reg_0),
        .I1(wr_ptr_sync_gray_reg10_in__0[10]),
        .I2(wr_ptr_sync_gray_reg10_in__0[9]),
        .I3(\wr_ptr_cur_gray_reg_reg[11]_0 ),
        .I4(wr_ptr_cur_gray_reg1[9]),
        .I5(wr_ptr_cur_gray_reg1[8]),
        .O(\wr_ptr_cur_gray_reg[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[0] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[0]_i_1__0_n_0 ),
        .Q(\wr_ptr_cur_gray_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[10] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[10]_i_1__0_n_0 ),
        .Q(\wr_ptr_cur_gray_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[11] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[11]_i_1__0_n_0 ),
        .Q(\wr_ptr_cur_gray_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[12] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[12]_i_1_n_0 ),
        .Q(\wr_ptr_cur_gray_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[1] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[1]_i_1__0_n_0 ),
        .Q(\wr_ptr_cur_gray_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[2] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[2]_i_1__0_n_0 ),
        .Q(\wr_ptr_cur_gray_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[3] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[3]_i_1__0_n_0 ),
        .Q(\wr_ptr_cur_gray_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[4] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[4]_i_1__0_n_0 ),
        .Q(\wr_ptr_cur_gray_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[5] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[5]_i_1__0_n_0 ),
        .Q(\wr_ptr_cur_gray_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[6] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[6]_i_1__0_n_0 ),
        .Q(\wr_ptr_cur_gray_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[7] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[7]_i_1__0_n_0 ),
        .Q(\wr_ptr_cur_gray_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[8] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[8]_i_1__0_n_0 ),
        .Q(\wr_ptr_cur_gray_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_gray_reg_reg[9] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_gray_reg[9]_i_1__0_n_0 ),
        .Q(\wr_ptr_cur_gray_reg_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFB30013)) 
    \wr_ptr_cur_reg[0]_i_1__0 
       (.I0(s_axis[8]),
        .I1(wr_ptr_cur_reg[0]),
        .I2(s_axis[9]),
        .I3(drop_frame_reg_reg_0),
        .I4(\wr_ptr_reg_reg_n_0_[0] ),
        .O(\wr_ptr_cur_reg[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFEC004C)) 
    \wr_ptr_cur_reg[10]_i_1__0 
       (.I0(s_axis[8]),
        .I1(wr_ptr_sync_gray_reg10_in__0[10]),
        .I2(s_axis[9]),
        .I3(drop_frame_reg_reg_0),
        .I4(wr_ptr_cur_gray_reg1[9]),
        .O(\wr_ptr_cur_reg[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFEC004C)) 
    \wr_ptr_cur_reg[11]_i_1__0 
       (.I0(s_axis[8]),
        .I1(wr_ptr_sync_gray_reg10_in__0[11]),
        .I2(s_axis[9]),
        .I3(drop_frame_reg_reg_0),
        .I4(wr_ptr_cur_gray_reg1[10]),
        .O(\wr_ptr_cur_reg[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAB0000)) 
    \wr_ptr_cur_reg[12]_i_1__0 
       (.I0(s_axis[8]),
        .I1(full_wr),
        .I2(drop_frame_reg),
        .I3(full_cur),
        .I4(rx_fifo_axis_tvalid),
        .O(wr_ptr_cur_reg__0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFEC004C)) 
    \wr_ptr_cur_reg[12]_i_2 
       (.I0(s_axis[8]),
        .I1(wr_ptr_sync_gray_reg10_in),
        .I2(s_axis[9]),
        .I3(drop_frame_reg_reg_0),
        .I4(wr_ptr_cur_gray_reg1[11]),
        .O(\wr_ptr_cur_reg[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wr_ptr_cur_reg[12]_i_3 
       (.I0(full_wr),
        .I1(drop_frame_reg),
        .I2(full_cur),
        .O(drop_frame_reg_reg_0));
  LUT5 #(
    .INIT(32'hFFEC004C)) 
    \wr_ptr_cur_reg[1]_i_1__0 
       (.I0(s_axis[8]),
        .I1(wr_ptr_sync_gray_reg10_in__0[1]),
        .I2(s_axis[9]),
        .I3(drop_frame_reg_reg_0),
        .I4(wr_ptr_cur_gray_reg1[0]),
        .O(\wr_ptr_cur_reg[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFEC004C)) 
    \wr_ptr_cur_reg[2]_i_1__0 
       (.I0(s_axis[8]),
        .I1(wr_ptr_sync_gray_reg10_in__0[2]),
        .I2(s_axis[9]),
        .I3(drop_frame_reg_reg_0),
        .I4(wr_ptr_cur_gray_reg1[1]),
        .O(\wr_ptr_cur_reg[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFEC004C)) 
    \wr_ptr_cur_reg[3]_i_1__0 
       (.I0(s_axis[8]),
        .I1(wr_ptr_sync_gray_reg10_in__0[3]),
        .I2(s_axis[9]),
        .I3(drop_frame_reg_reg_0),
        .I4(wr_ptr_cur_gray_reg1[2]),
        .O(\wr_ptr_cur_reg[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFEC004C)) 
    \wr_ptr_cur_reg[4]_i_1__0 
       (.I0(s_axis[8]),
        .I1(wr_ptr_sync_gray_reg10_in__0[4]),
        .I2(s_axis[9]),
        .I3(drop_frame_reg_reg_0),
        .I4(wr_ptr_cur_gray_reg1[3]),
        .O(\wr_ptr_cur_reg[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFEC004C)) 
    \wr_ptr_cur_reg[5]_i_1__0 
       (.I0(s_axis[8]),
        .I1(wr_ptr_sync_gray_reg10_in__0[5]),
        .I2(s_axis[9]),
        .I3(drop_frame_reg_reg_0),
        .I4(wr_ptr_cur_gray_reg1[4]),
        .O(\wr_ptr_cur_reg[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFEC004C)) 
    \wr_ptr_cur_reg[6]_i_1__0 
       (.I0(s_axis[8]),
        .I1(wr_ptr_sync_gray_reg10_in__0[6]),
        .I2(s_axis[9]),
        .I3(drop_frame_reg_reg_0),
        .I4(wr_ptr_cur_gray_reg1[5]),
        .O(\wr_ptr_cur_reg[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFEC004C)) 
    \wr_ptr_cur_reg[7]_i_1__0 
       (.I0(s_axis[8]),
        .I1(wr_ptr_sync_gray_reg10_in__0[7]),
        .I2(s_axis[9]),
        .I3(drop_frame_reg_reg_0),
        .I4(wr_ptr_cur_gray_reg1[6]),
        .O(\wr_ptr_cur_reg[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFEC004C)) 
    \wr_ptr_cur_reg[8]_i_1__0 
       (.I0(s_axis[8]),
        .I1(wr_ptr_sync_gray_reg10_in__0[8]),
        .I2(s_axis[9]),
        .I3(drop_frame_reg_reg_0),
        .I4(wr_ptr_cur_gray_reg1[7]),
        .O(\wr_ptr_cur_reg[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFEC004C)) 
    \wr_ptr_cur_reg[9]_i_1__0 
       (.I0(s_axis[8]),
        .I1(wr_ptr_sync_gray_reg10_in__0[9]),
        .I2(s_axis[9]),
        .I3(drop_frame_reg_reg_0),
        .I4(wr_ptr_cur_gray_reg1[8]),
        .O(\wr_ptr_cur_reg[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[0] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[0]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[10] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[10]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[11] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[11]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[12] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[12]_i_2_n_0 ),
        .Q(wr_ptr_cur_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[1] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[1]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[2] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[2]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[3] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[3]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[4] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[4]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wr_ptr_cur_reg_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\wr_ptr_cur_reg_reg[4]_i_2__0_n_0 ,\wr_ptr_cur_reg_reg[4]_i_2__0_n_1 ,\wr_ptr_cur_reg_reg[4]_i_2__0_n_2 ,\wr_ptr_cur_reg_reg[4]_i_2__0_n_3 }),
        .CYINIT(wr_ptr_cur_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wr_ptr_sync_gray_reg10_in__0[4:1]),
        .S(wr_ptr_cur_reg[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[5] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[5]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[6] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[6]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[7] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[7]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[8] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[8]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wr_ptr_cur_reg_reg[8]_i_2__0 
       (.CI(\wr_ptr_cur_reg_reg[4]_i_2__0_n_0 ),
        .CO({\wr_ptr_cur_reg_reg[8]_i_2__0_n_0 ,\wr_ptr_cur_reg_reg[8]_i_2__0_n_1 ,\wr_ptr_cur_reg_reg[8]_i_2__0_n_2 ,\wr_ptr_cur_reg_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wr_ptr_sync_gray_reg10_in__0[8:5]),
        .S(wr_ptr_cur_reg[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_cur_reg_reg[9] 
       (.C(s_clk),
        .CE(wr_ptr_cur_reg__0),
        .D(\wr_ptr_cur_reg[9]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr_gray_reg[0]_i_1 
       (.I0(wr_ptr_sync_gray_reg10_in__0[1]),
        .I1(wr_ptr_cur_reg[0]),
        .O(wr_ptr_sync_gray_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[10]_i_1__0 
       (.I0(wr_ptr_sync_gray_reg10_in__0[11]),
        .I1(wr_ptr_sync_gray_reg10_in__0[10]),
        .O(wr_ptr_sync_gray_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[11]_i_1__0 
       (.I0(wr_ptr_sync_gray_reg10_in),
        .I1(wr_ptr_sync_gray_reg10_in__0[11]),
        .O(wr_ptr_sync_gray_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[1]_i_1__0 
       (.I0(wr_ptr_sync_gray_reg10_in__0[2]),
        .I1(wr_ptr_sync_gray_reg10_in__0[1]),
        .O(wr_ptr_sync_gray_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[2]_i_1__0 
       (.I0(wr_ptr_sync_gray_reg10_in__0[3]),
        .I1(wr_ptr_sync_gray_reg10_in__0[2]),
        .O(wr_ptr_sync_gray_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[3]_i_1__0 
       (.I0(wr_ptr_sync_gray_reg10_in__0[4]),
        .I1(wr_ptr_sync_gray_reg10_in__0[3]),
        .O(wr_ptr_sync_gray_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[4]_i_1__0 
       (.I0(wr_ptr_sync_gray_reg10_in__0[5]),
        .I1(wr_ptr_sync_gray_reg10_in__0[4]),
        .O(wr_ptr_sync_gray_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[5]_i_1__0 
       (.I0(wr_ptr_sync_gray_reg10_in__0[6]),
        .I1(wr_ptr_sync_gray_reg10_in__0[5]),
        .O(wr_ptr_sync_gray_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[6]_i_1__0 
       (.I0(wr_ptr_sync_gray_reg10_in__0[7]),
        .I1(wr_ptr_sync_gray_reg10_in__0[6]),
        .O(wr_ptr_sync_gray_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[7]_i_1__0 
       (.I0(wr_ptr_sync_gray_reg10_in__0[8]),
        .I1(wr_ptr_sync_gray_reg10_in__0[7]),
        .O(wr_ptr_sync_gray_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[8]_i_1__0 
       (.I0(wr_ptr_sync_gray_reg10_in__0[9]),
        .I1(wr_ptr_sync_gray_reg10_in__0[8]),
        .O(wr_ptr_sync_gray_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_reg[9]_i_1__0 
       (.I0(wr_ptr_sync_gray_reg10_in__0[10]),
        .I1(wr_ptr_sync_gray_reg10_in__0[9]),
        .O(wr_ptr_sync_gray_reg0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[0] 
       (.C(s_clk),
        .CE(E),
        .D(wr_ptr_sync_gray_reg0[0]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[10] 
       (.C(s_clk),
        .CE(E),
        .D(wr_ptr_sync_gray_reg0[10]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[11] 
       (.C(s_clk),
        .CE(E),
        .D(wr_ptr_sync_gray_reg0[11]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[12] 
       (.C(s_clk),
        .CE(E),
        .D(wr_ptr_sync_gray_reg10_in),
        .Q(\wr_ptr_gray_reg_reg_n_0_[12] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wr_ptr_gray_reg_reg[12]_i_2__0 
       (.CI(\wr_ptr_cur_reg_reg[8]_i_2__0_n_0 ),
        .CO({\NLW_wr_ptr_gray_reg_reg[12]_i_2__0_CO_UNCONNECTED [3],\wr_ptr_gray_reg_reg[12]_i_2__0_n_1 ,\wr_ptr_gray_reg_reg[12]_i_2__0_n_2 ,\wr_ptr_gray_reg_reg[12]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({wr_ptr_sync_gray_reg10_in,wr_ptr_sync_gray_reg10_in__0[11:9]}),
        .S(wr_ptr_cur_reg[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[1] 
       (.C(s_clk),
        .CE(E),
        .D(wr_ptr_sync_gray_reg0[1]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[2] 
       (.C(s_clk),
        .CE(E),
        .D(wr_ptr_sync_gray_reg0[2]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[3] 
       (.C(s_clk),
        .CE(E),
        .D(wr_ptr_sync_gray_reg0[3]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[4] 
       (.C(s_clk),
        .CE(E),
        .D(wr_ptr_sync_gray_reg0[4]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[5] 
       (.C(s_clk),
        .CE(E),
        .D(wr_ptr_sync_gray_reg0[5]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[6] 
       (.C(s_clk),
        .CE(E),
        .D(wr_ptr_sync_gray_reg0[6]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[7] 
       (.C(s_clk),
        .CE(E),
        .D(wr_ptr_sync_gray_reg0[7]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[8] 
       (.C(s_clk),
        .CE(E),
        .D(wr_ptr_sync_gray_reg0[8]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[9] 
       (.C(s_clk),
        .CE(E),
        .D(wr_ptr_sync_gray_reg0[9]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gray_sync1_reg[12]_i_1__0 
       (.I0(wr_ptr_update_sync3_reg),
        .I1(wr_ptr_update_sync2_reg),
        .O(wr_ptr_gray_sync1_reg0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[0] 
       (.C(mem_reg_0_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(\wr_ptr_sync_gray_reg_reg_n_0_[0] ),
        .Q(\wr_ptr_gray_sync1_reg_reg_n_0_[0] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[10] 
       (.C(mem_reg_0_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(\wr_ptr_sync_gray_reg_reg_n_0_[10] ),
        .Q(\wr_ptr_gray_sync1_reg_reg_n_0_[10] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[11] 
       (.C(mem_reg_0_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(\wr_ptr_sync_gray_reg_reg_n_0_[11] ),
        .Q(\wr_ptr_gray_sync1_reg_reg_n_0_[11] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[12] 
       (.C(mem_reg_0_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(\wr_ptr_sync_gray_reg_reg_n_0_[12] ),
        .Q(\wr_ptr_gray_sync1_reg_reg_n_0_[12] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[1] 
       (.C(mem_reg_0_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(\wr_ptr_sync_gray_reg_reg_n_0_[1] ),
        .Q(\wr_ptr_gray_sync1_reg_reg_n_0_[1] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[2] 
       (.C(mem_reg_0_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(\wr_ptr_sync_gray_reg_reg_n_0_[2] ),
        .Q(\wr_ptr_gray_sync1_reg_reg_n_0_[2] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[3] 
       (.C(mem_reg_0_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(\wr_ptr_sync_gray_reg_reg_n_0_[3] ),
        .Q(\wr_ptr_gray_sync1_reg_reg_n_0_[3] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[4] 
       (.C(mem_reg_0_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(\wr_ptr_sync_gray_reg_reg_n_0_[4] ),
        .Q(\wr_ptr_gray_sync1_reg_reg_n_0_[4] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[5] 
       (.C(mem_reg_0_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(\wr_ptr_sync_gray_reg_reg_n_0_[5] ),
        .Q(\wr_ptr_gray_sync1_reg_reg_n_0_[5] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[6] 
       (.C(mem_reg_0_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(\wr_ptr_sync_gray_reg_reg_n_0_[6] ),
        .Q(\wr_ptr_gray_sync1_reg_reg_n_0_[6] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[7] 
       (.C(mem_reg_0_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(\wr_ptr_sync_gray_reg_reg_n_0_[7] ),
        .Q(\wr_ptr_gray_sync1_reg_reg_n_0_[7] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[8] 
       (.C(mem_reg_0_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(\wr_ptr_sync_gray_reg_reg_n_0_[8] ),
        .Q(\wr_ptr_gray_sync1_reg_reg_n_0_[8] ),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[9] 
       (.C(mem_reg_0_0),
        .CE(wr_ptr_gray_sync1_reg0),
        .D(\wr_ptr_sync_gray_reg_reg_n_0_[9] ),
        .Q(\wr_ptr_gray_sync1_reg_reg_n_0_[9] ),
        .R(m_rst_sync3_reg));
  LUT3 #(
    .INIT(8'h8B)) 
    \wr_ptr_reg[0]_i_1__4 
       (.I0(\wr_ptr_reg_reg_n_0_[0] ),
        .I1(s_axis[9]),
        .I2(wr_ptr_cur_reg[0]),
        .O(\wr_ptr_reg[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[10]_i_1__0 
       (.I0(wr_ptr_cur_gray_reg1[9]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in__0[10]),
        .O(\wr_ptr_reg[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[11]_i_1__0 
       (.I0(wr_ptr_cur_gray_reg1[10]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in__0[11]),
        .O(\wr_ptr_reg[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \wr_ptr_reg[12]_i_1__0 
       (.I0(SR),
        .I1(rx_fifo_axis_tvalid),
        .I2(s_axis[8]),
        .I3(full_wr),
        .I4(drop_frame_reg),
        .I5(full_cur),
        .O(\wr_ptr_reg[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[12]_i_2__0 
       (.I0(wr_ptr_cur_gray_reg1[11]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in),
        .O(\wr_ptr_reg[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[1]_i_1__1 
       (.I0(wr_ptr_cur_gray_reg1[0]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in__0[1]),
        .O(\wr_ptr_reg[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[2]_i_1__1 
       (.I0(wr_ptr_cur_gray_reg1[1]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in__0[2]),
        .O(\wr_ptr_reg[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[3]_i_1__1 
       (.I0(wr_ptr_cur_gray_reg1[2]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in__0[3]),
        .O(\wr_ptr_reg[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[4]_i_1__0 
       (.I0(wr_ptr_cur_gray_reg1[3]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in__0[4]),
        .O(\wr_ptr_reg[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[5]_i_1__1 
       (.I0(wr_ptr_cur_gray_reg1[4]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in__0[5]),
        .O(\wr_ptr_reg[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[6]_i_1__1 
       (.I0(wr_ptr_cur_gray_reg1[5]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in__0[6]),
        .O(\wr_ptr_reg[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[7]_i_1__1 
       (.I0(wr_ptr_cur_gray_reg1[6]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in__0[7]),
        .O(\wr_ptr_reg[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[8]_i_1__1 
       (.I0(wr_ptr_cur_gray_reg1[7]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in__0[8]),
        .O(\wr_ptr_reg[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr_reg[9]_i_1__0 
       (.I0(wr_ptr_cur_gray_reg1[8]),
        .I1(s_axis[9]),
        .I2(wr_ptr_sync_gray_reg10_in__0[9]),
        .O(\wr_ptr_reg[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(s_clk),
        .CE(\wr_ptr_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_reg[0]_i_1__4_n_0 ),
        .Q(\wr_ptr_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[10] 
       (.C(s_clk),
        .CE(\wr_ptr_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_reg[10]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_gray_reg1[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[11] 
       (.C(s_clk),
        .CE(\wr_ptr_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_reg[11]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_gray_reg1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[12] 
       (.C(s_clk),
        .CE(\wr_ptr_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_reg[12]_i_2__0_n_0 ),
        .Q(wr_ptr_cur_gray_reg1[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[1] 
       (.C(s_clk),
        .CE(\wr_ptr_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_reg[1]_i_1__1_n_0 ),
        .Q(wr_ptr_cur_gray_reg1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[2] 
       (.C(s_clk),
        .CE(\wr_ptr_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_reg[2]_i_1__1_n_0 ),
        .Q(wr_ptr_cur_gray_reg1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[3] 
       (.C(s_clk),
        .CE(\wr_ptr_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_reg[3]_i_1__1_n_0 ),
        .Q(wr_ptr_cur_gray_reg1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[4] 
       (.C(s_clk),
        .CE(\wr_ptr_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_reg[4]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_gray_reg1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[5] 
       (.C(s_clk),
        .CE(\wr_ptr_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_reg[5]_i_1__1_n_0 ),
        .Q(wr_ptr_cur_gray_reg1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[6] 
       (.C(s_clk),
        .CE(\wr_ptr_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_reg[6]_i_1__1_n_0 ),
        .Q(wr_ptr_cur_gray_reg1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[7] 
       (.C(s_clk),
        .CE(\wr_ptr_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_reg[7]_i_1__1_n_0 ),
        .Q(wr_ptr_cur_gray_reg1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[8] 
       (.C(s_clk),
        .CE(\wr_ptr_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_reg[8]_i_1__1_n_0 ),
        .Q(wr_ptr_cur_gray_reg1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[9] 
       (.C(s_clk),
        .CE(\wr_ptr_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_reg[9]_i_1__0_n_0 ),
        .Q(wr_ptr_cur_gray_reg1[8]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFEEFFFFF10010000)) 
    \wr_ptr_sync_gray_reg[0]_i_1__0 
       (.I0(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ),
        .I1(\wr_ptr_sync_gray_reg[12]_i_4_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in__0[1]),
        .I3(wr_ptr_cur_reg[0]),
        .I4(overflow_reg111_out),
        .I5(\wr_ptr_gray_reg_reg_n_0_[0] ),
        .O(\wr_ptr_sync_gray_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFF01100000)) 
    \wr_ptr_sync_gray_reg[10]_i_1__0 
       (.I0(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ),
        .I1(\wr_ptr_sync_gray_reg[12]_i_4_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in__0[11]),
        .I3(wr_ptr_sync_gray_reg10_in__0[10]),
        .I4(overflow_reg111_out),
        .I5(\wr_ptr_gray_reg_reg_n_0_[10] ),
        .O(\wr_ptr_sync_gray_reg[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFF01100000)) 
    \wr_ptr_sync_gray_reg[11]_i_1__0 
       (.I0(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ),
        .I1(\wr_ptr_sync_gray_reg[12]_i_4_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in),
        .I3(wr_ptr_sync_gray_reg10_in__0[11]),
        .I4(overflow_reg111_out),
        .I5(\wr_ptr_gray_reg_reg_n_0_[11] ),
        .O(\wr_ptr_sync_gray_reg[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF00F4004)) 
    \wr_ptr_sync_gray_reg[12]_i_1__0 
       (.I0(s_axis[9]),
        .I1(\wr_ptr_reg[12]_i_1__0_n_0 ),
        .I2(wr_ptr_update_ack_sync2_reg_reg_n_0),
        .I3(wr_ptr_update_reg_reg_n_0),
        .I4(wr_ptr_update_valid_reg),
        .O(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    \wr_ptr_sync_gray_reg[12]_i_2__0 
       (.I0(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ),
        .I1(\wr_ptr_sync_gray_reg[12]_i_4_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in),
        .I3(rx_fifo_axis_tvalid),
        .I4(\wr_ptr_gray_reg_reg_n_0_[12] ),
        .O(\wr_ptr_sync_gray_reg[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \wr_ptr_sync_gray_reg[12]_i_3 
       (.I0(full_cur),
        .I1(drop_frame_reg),
        .I2(full_wr),
        .I3(s_axis[8]),
        .O(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \wr_ptr_sync_gray_reg[12]_i_4 
       (.I0(s_axis[9]),
        .I1(wr_ptr_update_reg_reg_n_0),
        .I2(wr_ptr_update_ack_sync2_reg_reg_n_0),
        .O(\wr_ptr_sync_gray_reg[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFF01100000)) 
    \wr_ptr_sync_gray_reg[1]_i_1__0 
       (.I0(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ),
        .I1(\wr_ptr_sync_gray_reg[12]_i_4_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in__0[2]),
        .I3(wr_ptr_sync_gray_reg10_in__0[1]),
        .I4(overflow_reg111_out),
        .I5(\wr_ptr_gray_reg_reg_n_0_[1] ),
        .O(\wr_ptr_sync_gray_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFF01100000)) 
    \wr_ptr_sync_gray_reg[2]_i_1__0 
       (.I0(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ),
        .I1(\wr_ptr_sync_gray_reg[12]_i_4_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in__0[3]),
        .I3(wr_ptr_sync_gray_reg10_in__0[2]),
        .I4(overflow_reg111_out),
        .I5(\wr_ptr_gray_reg_reg_n_0_[2] ),
        .O(\wr_ptr_sync_gray_reg[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFF01100000)) 
    \wr_ptr_sync_gray_reg[3]_i_1__0 
       (.I0(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ),
        .I1(\wr_ptr_sync_gray_reg[12]_i_4_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in__0[4]),
        .I3(wr_ptr_sync_gray_reg10_in__0[3]),
        .I4(overflow_reg111_out),
        .I5(\wr_ptr_gray_reg_reg_n_0_[3] ),
        .O(\wr_ptr_sync_gray_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFF01100000)) 
    \wr_ptr_sync_gray_reg[4]_i_1__0 
       (.I0(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ),
        .I1(\wr_ptr_sync_gray_reg[12]_i_4_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in__0[5]),
        .I3(wr_ptr_sync_gray_reg10_in__0[4]),
        .I4(overflow_reg111_out),
        .I5(\wr_ptr_gray_reg_reg_n_0_[4] ),
        .O(\wr_ptr_sync_gray_reg[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFF01100000)) 
    \wr_ptr_sync_gray_reg[5]_i_1__0 
       (.I0(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ),
        .I1(\wr_ptr_sync_gray_reg[12]_i_4_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in__0[6]),
        .I3(wr_ptr_sync_gray_reg10_in__0[5]),
        .I4(overflow_reg111_out),
        .I5(\wr_ptr_gray_reg_reg_n_0_[5] ),
        .O(\wr_ptr_sync_gray_reg[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFF01100000)) 
    \wr_ptr_sync_gray_reg[6]_i_1__0 
       (.I0(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ),
        .I1(\wr_ptr_sync_gray_reg[12]_i_4_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in__0[7]),
        .I3(wr_ptr_sync_gray_reg10_in__0[6]),
        .I4(overflow_reg111_out),
        .I5(\wr_ptr_gray_reg_reg_n_0_[6] ),
        .O(\wr_ptr_sync_gray_reg[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFF01100000)) 
    \wr_ptr_sync_gray_reg[7]_i_1__0 
       (.I0(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ),
        .I1(\wr_ptr_sync_gray_reg[12]_i_4_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in__0[8]),
        .I3(wr_ptr_sync_gray_reg10_in__0[7]),
        .I4(overflow_reg111_out),
        .I5(\wr_ptr_gray_reg_reg_n_0_[7] ),
        .O(\wr_ptr_sync_gray_reg[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFF01100000)) 
    \wr_ptr_sync_gray_reg[8]_i_1__0 
       (.I0(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ),
        .I1(\wr_ptr_sync_gray_reg[12]_i_4_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in__0[9]),
        .I3(wr_ptr_sync_gray_reg10_in__0[8]),
        .I4(overflow_reg111_out),
        .I5(\wr_ptr_gray_reg_reg_n_0_[8] ),
        .O(\wr_ptr_sync_gray_reg[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFF01100000)) 
    \wr_ptr_sync_gray_reg[9]_i_1__0 
       (.I0(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ),
        .I1(\wr_ptr_sync_gray_reg[12]_i_4_n_0 ),
        .I2(wr_ptr_sync_gray_reg10_in__0[10]),
        .I3(wr_ptr_sync_gray_reg10_in__0[9]),
        .I4(overflow_reg111_out),
        .I5(\wr_ptr_gray_reg_reg_n_0_[9] ),
        .O(\wr_ptr_sync_gray_reg[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[0] 
       (.C(s_clk),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_sync_gray_reg[0]_i_1__0_n_0 ),
        .Q(\wr_ptr_sync_gray_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[10] 
       (.C(s_clk),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_sync_gray_reg[10]_i_1__0_n_0 ),
        .Q(\wr_ptr_sync_gray_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[11] 
       (.C(s_clk),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_sync_gray_reg[11]_i_1__0_n_0 ),
        .Q(\wr_ptr_sync_gray_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[12] 
       (.C(s_clk),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_sync_gray_reg[12]_i_2__0_n_0 ),
        .Q(\wr_ptr_sync_gray_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[1] 
       (.C(s_clk),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_sync_gray_reg[1]_i_1__0_n_0 ),
        .Q(\wr_ptr_sync_gray_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[2] 
       (.C(s_clk),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_sync_gray_reg[2]_i_1__0_n_0 ),
        .Q(\wr_ptr_sync_gray_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[3] 
       (.C(s_clk),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_sync_gray_reg[3]_i_1__0_n_0 ),
        .Q(\wr_ptr_sync_gray_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[4] 
       (.C(s_clk),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_sync_gray_reg[4]_i_1__0_n_0 ),
        .Q(\wr_ptr_sync_gray_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[5] 
       (.C(s_clk),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_sync_gray_reg[5]_i_1__0_n_0 ),
        .Q(\wr_ptr_sync_gray_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[6] 
       (.C(s_clk),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_sync_gray_reg[6]_i_1__0_n_0 ),
        .Q(\wr_ptr_sync_gray_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[7] 
       (.C(s_clk),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_sync_gray_reg[7]_i_1__0_n_0 ),
        .Q(\wr_ptr_sync_gray_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[8] 
       (.C(s_clk),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_sync_gray_reg[8]_i_1__0_n_0 ),
        .Q(\wr_ptr_sync_gray_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_sync_gray_reg_reg[9] 
       (.C(s_clk),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ),
        .D(\wr_ptr_sync_gray_reg[9]_i_1__0_n_0 ),
        .Q(\wr_ptr_sync_gray_reg_reg_n_0_[9] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_ptr_update_ack_sync1_reg_reg
       (.C(s_clk),
        .CE(1'b1),
        .D(wr_ptr_update_sync3_reg),
        .Q(wr_ptr_update_ack_sync1_reg_reg_n_0),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_ptr_update_ack_sync2_reg_reg
       (.C(s_clk),
        .CE(1'b1),
        .D(wr_ptr_update_ack_sync1_reg_reg_n_0),
        .Q(wr_ptr_update_ack_sync2_reg_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    wr_ptr_update_reg_i_1__0
       (.I0(wr_ptr_update_ack_sync2_reg_reg_n_0),
        .O(wr_ptr_update_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_ptr_update_reg_reg
       (.C(s_clk),
        .CE(\wr_ptr_sync_gray_reg[12]_i_1__0_n_0 ),
        .D(wr_ptr_update_reg_i_1__0_n_0),
        .Q(wr_ptr_update_reg_reg_n_0),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_ptr_update_sync1_reg_reg
       (.C(mem_reg_0_0),
        .CE(1'b1),
        .D(wr_ptr_update_reg_reg_n_0),
        .Q(wr_ptr_update_sync1_reg_reg_n_0),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_ptr_update_sync2_reg_reg
       (.C(mem_reg_0_0),
        .CE(1'b1),
        .D(wr_ptr_update_sync1_reg_reg_n_0),
        .Q(wr_ptr_update_sync2_reg),
        .R(m_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_ptr_update_sync3_reg_reg
       (.C(mem_reg_0_0),
        .CE(1'b1),
        .D(wr_ptr_update_sync2_reg),
        .Q(wr_ptr_update_sync3_reg),
        .R(m_rst_sync3_reg));
  LUT6 #(
    .INIT(64'h0022002200230022)) 
    wr_ptr_update_valid_reg_i_1__0
       (.I0(wr_ptr_update_valid_reg),
        .I1(SR),
        .I2(s_axis[9]),
        .I3(wr_ptr_update_valid_reg0__0),
        .I4(rx_fifo_axis_tvalid),
        .I5(\wr_ptr_sync_gray_reg[12]_i_3_n_0 ),
        .O(wr_ptr_update_valid_reg_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h9)) 
    wr_ptr_update_valid_reg_i_2
       (.I0(wr_ptr_update_ack_sync2_reg_reg_n_0),
        .I1(wr_ptr_update_reg_reg_n_0),
        .O(wr_ptr_update_valid_reg0__0));
  FDRE #(
    .INIT(1'b0)) 
    wr_ptr_update_valid_reg_reg
       (.C(s_clk),
        .CE(1'b1),
        .D(wr_ptr_update_valid_reg_i_1__0_n_0),
        .Q(wr_ptr_update_valid_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo_adapter" *) 
module design_1_axis_udp_ethernet_0_0_axis_async_fifo_adapter
   (gmii_tx_er_next,
    \m_axis_pipe_reg_reg[0]_0 ,
    tx_fifo_axis_tvalid,
    m_axis_tvalid_reg_reg,
    m_axis_tready_int_reg_reg,
    m_rst_sync3_reg_reg,
    E,
    \FSM_sequential_state_reg_reg[0] ,
    wr_ptr_update_reg_reg,
    m_rst_sync3_reg_reg_0,
    gmii_tx_er_reg_reg,
    tx_axis_tvalid,
    m_axis_tready_int_reg,
    s_axis,
    tx_fifo_axis_tready,
    mem_reg_1);
  output gmii_tx_er_next;
  output [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  output tx_fifo_axis_tvalid;
  output [0:0]m_axis_tvalid_reg_reg;
  output m_axis_tready_int_reg_reg;
  output m_rst_sync3_reg_reg;
  output [0:0]E;
  output \FSM_sequential_state_reg_reg[0] ;
  input wr_ptr_update_reg_reg;
  input m_rst_sync3_reg_reg_0;
  input [2:0]gmii_tx_er_reg_reg;
  input tx_axis_tvalid;
  input m_axis_tready_int_reg;
  input [9:0]s_axis;
  input tx_fifo_axis_tready;
  input mem_reg_1;

  wire [0:0]E;
  wire \FSM_sequential_state_reg_reg[0] ;
  wire gmii_tx_er_next;
  wire [2:0]gmii_tx_er_reg_reg;
  wire [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  wire m_axis_tready_int_reg;
  wire m_axis_tready_int_reg_reg;
  wire [0:0]m_axis_tvalid_reg_reg;
  wire m_rst_sync3_reg_reg;
  wire m_rst_sync3_reg_reg_0;
  wire mem_reg_1;
  wire [9:0]s_axis;
  wire tx_axis_tvalid;
  wire tx_fifo_axis_tready;
  wire tx_fifo_axis_tvalid;
  wire wr_ptr_update_reg_reg;

  design_1_axis_udp_ethernet_0_0_axis_async_fifo fifo_inst
       (.E(E),
        .\FSM_sequential_state_reg_reg[0] (\FSM_sequential_state_reg_reg[0] ),
        .gmii_tx_er_next(gmii_tx_er_next),
        .gmii_tx_er_reg_reg(gmii_tx_er_reg_reg),
        .\m_axis_pipe_reg_reg[0]_0 (\m_axis_pipe_reg_reg[0]_0 ),
        .m_axis_tready_int_reg(m_axis_tready_int_reg),
        .m_axis_tready_int_reg_reg(m_axis_tready_int_reg_reg),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (tx_fifo_axis_tvalid),
        .m_axis_tvalid_reg_reg(m_axis_tvalid_reg_reg),
        .m_rst_sync3_reg_reg_0(m_rst_sync3_reg_reg),
        .m_rst_sync3_reg_reg_1(m_rst_sync3_reg_reg_0),
        .mem_reg_1_0(mem_reg_1),
        .s_axis(s_axis),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_fifo_axis_tready(tx_fifo_axis_tready),
        .wr_ptr_update_reg_reg_0(wr_ptr_update_reg_reg));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo_adapter" *) 
module design_1_axis_udp_ethernet_0_0_axis_async_fifo_adapter__parameterized0
   (s_rst_sync3_reg,
    \m_axis_tvalid_pipe_reg_reg[1] ,
    overflow_reg1__1,
    \m_axis_pipe_reg_reg[0]_0 ,
    mem_reg_0,
    m_rst_sync3_reg_reg,
    s_clk,
    rx_axis_tready,
    rx_fifo_axis_tvalid,
    rx_fifo_axis_tlast,
    rx_fifo_axis_tuser,
    overflow_reg111_out,
    \wr_ptr_cur_gray_reg_reg[11] ,
    mem_reg_0_0,
    s_axis,
    E);
  output s_rst_sync3_reg;
  output \m_axis_tvalid_pipe_reg_reg[1] ;
  output overflow_reg1__1;
  output [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  input mem_reg_0;
  input m_rst_sync3_reg_reg;
  input s_clk;
  input rx_axis_tready;
  input rx_fifo_axis_tvalid;
  input rx_fifo_axis_tlast;
  input rx_fifo_axis_tuser;
  input overflow_reg111_out;
  input \wr_ptr_cur_gray_reg_reg[11] ;
  input mem_reg_0_0;
  input [7:0]s_axis;
  input [0:0]E;

  wire [0:0]E;
  wire [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1] ;
  wire m_rst_sync3_reg_reg;
  wire mem_reg_0;
  wire mem_reg_0_0;
  wire overflow_reg111_out;
  wire overflow_reg1__1;
  wire rx_axis_tready;
  wire rx_fifo_axis_tlast;
  wire rx_fifo_axis_tuser;
  wire rx_fifo_axis_tvalid;
  wire [7:0]s_axis;
  wire s_clk;
  wire s_rst_sync3_reg;
  wire \wr_ptr_cur_gray_reg_reg[11] ;

  design_1_axis_udp_ethernet_0_0_axis_async_fifo__parameterized0 fifo_inst
       (.E(E),
        .SR(s_rst_sync3_reg),
        .drop_frame_reg_reg_0(overflow_reg1__1),
        .\m_axis_pipe_reg_reg[0]_0 (\m_axis_pipe_reg_reg[0]_0 ),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (\m_axis_tvalid_pipe_reg_reg[1] ),
        .m_rst_sync3_reg_reg_0(m_rst_sync3_reg_reg),
        .mem_reg_0_0(mem_reg_0),
        .mem_reg_0_1(mem_reg_0_0),
        .overflow_reg111_out(overflow_reg111_out),
        .rx_axis_tready(rx_axis_tready),
        .rx_fifo_axis_tvalid(rx_fifo_axis_tvalid),
        .s_axis({rx_fifo_axis_tuser,rx_fifo_axis_tlast,s_axis}),
        .s_clk(s_clk),
        .\wr_ptr_cur_gray_reg_reg[11]_0 (\wr_ptr_cur_gray_reg_reg[11] ));
endmodule

(* ORIG_REF_NAME = "axis_fifo" *) 
module design_1_axis_udp_ethernet_0_0_axis_fifo
   (DOBDO,
    CO,
    \state_reg_reg[1] ,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    D,
    \state_reg_reg[2] ,
    \m_axis_tvalid_pipe_reg_reg[1]_1 ,
    \m_axis_tvalid_pipe_reg_reg[1]_2 ,
    \m_axis_tvalid_pipe_reg_reg[0]_0 ,
    E,
    \state_reg_reg[1]_0 ,
    mem_reg_0,
    \frame_ptr_reg_reg[3] ,
    \rd_ptr_reg_reg_rep[10]_0 ,
    mem_reg_1,
    mem_reg_2,
    sync_reg,
    Q,
    tx_udp_payload_axis_tvalid,
    p_1_in,
    \frame_ptr_reg_reg[0] ,
    tx_udp_payload_axis_tready,
    \checksum_reg_reg[0] ,
    s_udp_hdr_ready_reg_reg,
    out,
    I160,
    O);
  output [9:0]DOBDO;
  output [0:0]CO;
  output \state_reg_reg[1] ;
  output \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  output [0:0]D;
  output \state_reg_reg[2] ;
  output \m_axis_tvalid_pipe_reg_reg[1]_1 ;
  output \m_axis_tvalid_pipe_reg_reg[1]_2 ;
  output \m_axis_tvalid_pipe_reg_reg[0]_0 ;
  output [0:0]E;
  output \state_reg_reg[1]_0 ;
  output mem_reg_0;
  output \frame_ptr_reg_reg[3] ;
  input \rd_ptr_reg_reg_rep[10]_0 ;
  input mem_reg_1;
  input [9:0]mem_reg_2;
  input [0:0]sync_reg;
  input [2:0]Q;
  input tx_udp_payload_axis_tvalid;
  input [0:0]p_1_in;
  input \frame_ptr_reg_reg[0] ;
  input tx_udp_payload_axis_tready;
  input \checksum_reg_reg[0] ;
  input s_udp_hdr_ready_reg_reg;
  input [2:0]out;
  input [0:0]I160;
  input [0:0]O;

  wire [0:0]CO;
  wire [0:0]D;
  wire [9:0]DOBDO;
  wire [0:0]E;
  wire [0:0]I160;
  wire [0:0]O;
  wire [2:0]Q;
  wire \checksum_reg_reg[0] ;
  wire empty;
  wire empty_carry_i_1_n_0;
  wire empty_carry_i_2_n_0;
  wire empty_carry_i_3_n_0;
  wire empty_carry_i_4_n_0;
  wire empty_carry_n_1;
  wire empty_carry_n_2;
  wire empty_carry_n_3;
  wire \frame_ptr_reg_reg[0] ;
  wire \frame_ptr_reg_reg[3] ;
  wire full_carry_i_1_n_0;
  wire full_carry_i_2_n_0;
  wire full_carry_i_3_n_0;
  wire full_carry_i_4_n_0;
  wire full_carry_n_1;
  wire full_carry_n_2;
  wire full_carry_n_3;
  wire \m_axis_tvalid_pipe_reg[0]_i_1_n_0 ;
  wire \m_axis_tvalid_pipe_reg[1]_i_1_n_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[0]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_1 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_2 ;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [9:0]mem_reg_2;
  wire mem_reg_i_1_n_0;
  wire mem_reg_i_2__0_n_0;
  wire [2:0]out;
  wire p_0_in;
  wire [0:0]p_1_in;
  wire [1:1]p_1_in_0;
  wire \rd_ptr_reg[0]_i_2_n_0 ;
  wire [11:0]rd_ptr_reg_reg;
  wire \rd_ptr_reg_reg[0]_i_1_n_0 ;
  wire \rd_ptr_reg_reg[0]_i_1_n_1 ;
  wire \rd_ptr_reg_reg[0]_i_1_n_2 ;
  wire \rd_ptr_reg_reg[0]_i_1_n_3 ;
  wire \rd_ptr_reg_reg[0]_i_1_n_4 ;
  wire \rd_ptr_reg_reg[0]_i_1_n_5 ;
  wire \rd_ptr_reg_reg[0]_i_1_n_6 ;
  wire \rd_ptr_reg_reg[0]_i_1_n_7 ;
  wire \rd_ptr_reg_reg[4]_i_1_n_0 ;
  wire \rd_ptr_reg_reg[4]_i_1_n_1 ;
  wire \rd_ptr_reg_reg[4]_i_1_n_2 ;
  wire \rd_ptr_reg_reg[4]_i_1_n_3 ;
  wire \rd_ptr_reg_reg[4]_i_1_n_4 ;
  wire \rd_ptr_reg_reg[4]_i_1_n_5 ;
  wire \rd_ptr_reg_reg[4]_i_1_n_6 ;
  wire \rd_ptr_reg_reg[4]_i_1_n_7 ;
  wire \rd_ptr_reg_reg[8]_i_1_n_1 ;
  wire \rd_ptr_reg_reg[8]_i_1_n_2 ;
  wire \rd_ptr_reg_reg[8]_i_1_n_3 ;
  wire \rd_ptr_reg_reg[8]_i_1_n_4 ;
  wire \rd_ptr_reg_reg[8]_i_1_n_5 ;
  wire \rd_ptr_reg_reg[8]_i_1_n_6 ;
  wire \rd_ptr_reg_reg[8]_i_1_n_7 ;
  wire [10:0]rd_ptr_reg_reg_rep;
  wire \rd_ptr_reg_reg_rep[10]_0 ;
  wire \rd_ptr_reg_reg_rep[10]_i_2_n_3 ;
  wire \rd_ptr_reg_reg_rep[10]_i_2_n_6 ;
  wire \rd_ptr_reg_reg_rep[10]_i_2_n_7 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1_n_0 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1_n_1 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1_n_2 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1_n_3 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1_n_4 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1_n_5 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1_n_6 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1_n_7 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1_n_0 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1_n_1 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1_n_2 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1_n_3 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1_n_4 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1_n_5 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1_n_6 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1_n_7 ;
  wire \rd_ptr_reg_rep[0]_i_1_n_0 ;
  wire \rd_ptr_reg_rep[10]_i_1_n_0 ;
  wire s_udp_hdr_ready_reg_reg;
  wire s_udp_payload_fifo_tvalid;
  wire \state_reg_reg[1] ;
  wire \state_reg_reg[1]_0 ;
  wire \state_reg_reg[2] ;
  wire [0:0]sync_reg;
  wire tx_udp_payload_axis_tready;
  wire tx_udp_payload_axis_tvalid;
  wire \wr_ptr_reg[0]_i_3__0_n_0 ;
  wire [10:0]wr_ptr_reg_reg;
  wire \wr_ptr_reg_reg[0]_i_2_n_0 ;
  wire \wr_ptr_reg_reg[0]_i_2_n_1 ;
  wire \wr_ptr_reg_reg[0]_i_2_n_2 ;
  wire \wr_ptr_reg_reg[0]_i_2_n_3 ;
  wire \wr_ptr_reg_reg[0]_i_2_n_4 ;
  wire \wr_ptr_reg_reg[0]_i_2_n_5 ;
  wire \wr_ptr_reg_reg[0]_i_2_n_6 ;
  wire \wr_ptr_reg_reg[0]_i_2_n_7 ;
  wire \wr_ptr_reg_reg[4]_i_1__0_n_0 ;
  wire \wr_ptr_reg_reg[4]_i_1__0_n_1 ;
  wire \wr_ptr_reg_reg[4]_i_1__0_n_2 ;
  wire \wr_ptr_reg_reg[4]_i_1__0_n_3 ;
  wire \wr_ptr_reg_reg[4]_i_1__0_n_4 ;
  wire \wr_ptr_reg_reg[4]_i_1__0_n_5 ;
  wire \wr_ptr_reg_reg[4]_i_1__0_n_6 ;
  wire \wr_ptr_reg_reg[4]_i_1__0_n_7 ;
  wire \wr_ptr_reg_reg[8]_i_1_n_1 ;
  wire \wr_ptr_reg_reg[8]_i_1_n_2 ;
  wire \wr_ptr_reg_reg[8]_i_1_n_3 ;
  wire \wr_ptr_reg_reg[8]_i_1_n_4 ;
  wire \wr_ptr_reg_reg[8]_i_1_n_5 ;
  wire \wr_ptr_reg_reg[8]_i_1_n_6 ;
  wire \wr_ptr_reg_reg[8]_i_1_n_7 ;
  wire [11:11]wr_ptr_reg_reg__0;
  wire [3:0]NLW_empty_carry_O_UNCONNECTED;
  wire [3:0]NLW_full_carry_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [31:10]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]\NLW_rd_ptr_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_rd_ptr_reg_reg_rep[10]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_rd_ptr_reg_reg_rep[10]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_wr_ptr_reg_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000FFF4FFFFFFF0)) 
    \checksum_reg[31]_i_1 
       (.I0(CO),
        .I1(tx_udp_payload_axis_tvalid),
        .I2(Q[0]),
        .I3(\checksum_reg_reg[0] ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(E));
  CARRY4 empty_carry
       (.CI(1'b0),
        .CO({empty,empty_carry_n_1,empty_carry_n_2,empty_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_empty_carry_O_UNCONNECTED[3:0]),
        .S({empty_carry_i_1_n_0,empty_carry_i_2_n_0,empty_carry_i_3_n_0,empty_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_1
       (.I0(rd_ptr_reg_reg[11]),
        .I1(wr_ptr_reg_reg__0),
        .I2(rd_ptr_reg_reg[10]),
        .I3(wr_ptr_reg_reg[10]),
        .I4(rd_ptr_reg_reg[9]),
        .I5(wr_ptr_reg_reg[9]),
        .O(empty_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_2
       (.I0(rd_ptr_reg_reg[8]),
        .I1(wr_ptr_reg_reg[8]),
        .I2(rd_ptr_reg_reg[7]),
        .I3(wr_ptr_reg_reg[7]),
        .I4(wr_ptr_reg_reg[6]),
        .I5(rd_ptr_reg_reg[6]),
        .O(empty_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_3
       (.I0(rd_ptr_reg_reg[5]),
        .I1(wr_ptr_reg_reg[5]),
        .I2(rd_ptr_reg_reg[4]),
        .I3(wr_ptr_reg_reg[4]),
        .I4(wr_ptr_reg_reg[3]),
        .I5(rd_ptr_reg_reg[3]),
        .O(empty_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_4
       (.I0(rd_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[0]),
        .I2(rd_ptr_reg_reg[2]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(rd_ptr_reg_reg[1]),
        .I5(wr_ptr_reg_reg[1]),
        .O(empty_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \frame_ptr_reg[15]_i_1__0 
       (.I0(\m_axis_tvalid_pipe_reg_reg[1]_1 ),
        .I1(Q[2]),
        .O(\state_reg_reg[2] ));
  LUT6 #(
    .INIT(64'h0004F00F0004F000)) 
    \frame_ptr_reg[15]_i_2 
       (.I0(CO),
        .I1(tx_udp_payload_axis_tvalid),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\frame_ptr_reg_reg[0] ),
        .O(\m_axis_tvalid_pipe_reg_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hFFAAC0AA)) 
    \frame_ptr_reg[3]_i_1 
       (.I0(I160),
        .I1(O),
        .I2(Q[2]),
        .I3(\m_axis_tvalid_pipe_reg_reg[1]_1 ),
        .I4(Q[0]),
        .O(\frame_ptr_reg_reg[3] ));
  CARRY4 full_carry
       (.CI(1'b0),
        .CO({CO,full_carry_n_1,full_carry_n_2,full_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full_carry_O_UNCONNECTED[3:0]),
        .S({full_carry_i_1_n_0,full_carry_i_2_n_0,full_carry_i_3_n_0,full_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    full_carry_i_1
       (.I0(rd_ptr_reg_reg[11]),
        .I1(wr_ptr_reg_reg__0),
        .I2(rd_ptr_reg_reg[10]),
        .I3(wr_ptr_reg_reg[10]),
        .I4(rd_ptr_reg_reg[9]),
        .I5(wr_ptr_reg_reg[9]),
        .O(full_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_carry_i_2
       (.I0(rd_ptr_reg_reg[8]),
        .I1(wr_ptr_reg_reg[8]),
        .I2(rd_ptr_reg_reg[7]),
        .I3(wr_ptr_reg_reg[7]),
        .I4(wr_ptr_reg_reg[6]),
        .I5(rd_ptr_reg_reg[6]),
        .O(full_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_carry_i_3
       (.I0(rd_ptr_reg_reg[5]),
        .I1(wr_ptr_reg_reg[5]),
        .I2(rd_ptr_reg_reg[4]),
        .I3(wr_ptr_reg_reg[4]),
        .I4(wr_ptr_reg_reg[3]),
        .I5(rd_ptr_reg_reg[3]),
        .O(full_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_carry_i_4
       (.I0(rd_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[0]),
        .I2(rd_ptr_reg_reg[2]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(rd_ptr_reg_reg[1]),
        .I5(wr_ptr_reg_reg[1]),
        .O(full_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h5D55)) 
    \m_axis_tvalid_pipe_reg[0]_i_1 
       (.I0(empty),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_2 ),
        .I2(tx_udp_payload_axis_tready),
        .I3(p_1_in_0),
        .O(\m_axis_tvalid_pipe_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \m_axis_tvalid_pipe_reg[1]_i_1 
       (.I0(p_1_in_0),
        .I1(tx_udp_payload_axis_tready),
        .I2(\m_axis_tvalid_pipe_reg_reg[1]_2 ),
        .O(\m_axis_tvalid_pipe_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFAAAAAAAA)) 
    \m_axis_tvalid_pipe_reg[1]_i_1__0 
       (.I0(p_1_in),
        .I1(CO),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(tx_udp_payload_axis_tvalid),
        .O(\m_axis_tvalid_pipe_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[0]_i_1_n_0 ),
        .Q(p_1_in_0),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[1]_i_1_n_0 ),
        .Q(\m_axis_tvalid_pipe_reg_reg[1]_2 ),
        .R(sync_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "20480" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/payload_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,wr_ptr_reg_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_ptr_reg_reg_rep,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(\rd_ptr_reg_reg_rep[10]_0 ),
        .CLKBWRCLK(\rd_ptr_reg_reg_rep[10]_0 ),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[31:10],DOBDO}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_reg_i_1_n_0),
        .ENBWREN(mem_reg_i_2__0_n_0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(mem_reg_1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({s_udp_payload_fifo_tvalid,s_udp_payload_fifo_tvalid,s_udp_payload_fifo_tvalid,s_udp_payload_fifo_tvalid}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_i_1
       (.I0(CO),
        .O(mem_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h55555575FFFFFFFF)) 
    mem_reg_i_1__1
       (.I0(tx_udp_payload_axis_tvalid),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(CO),
        .I5(p_1_in),
        .O(\m_axis_tvalid_pipe_reg_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    mem_reg_i_2
       (.I0(CO),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(tx_udp_payload_axis_tvalid),
        .O(\state_reg_reg[1] ));
  LUT3 #(
    .INIT(8'hDF)) 
    mem_reg_i_2__0
       (.I0(\m_axis_tvalid_pipe_reg_reg[1]_2 ),
        .I1(tx_udp_payload_axis_tready),
        .I2(p_1_in_0),
        .O(mem_reg_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    mem_reg_i_4
       (.I0(tx_udp_payload_axis_tvalid),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(s_udp_payload_fifo_tvalid));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg[0]_i_2 
       (.I0(rd_ptr_reg_reg[0]),
        .O(\rd_ptr_reg[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1_n_7 ),
        .Q(rd_ptr_reg_reg[0]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\rd_ptr_reg_reg[0]_i_1_n_0 ,\rd_ptr_reg_reg[0]_i_1_n_1 ,\rd_ptr_reg_reg[0]_i_1_n_2 ,\rd_ptr_reg_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rd_ptr_reg_reg[0]_i_1_n_4 ,\rd_ptr_reg_reg[0]_i_1_n_5 ,\rd_ptr_reg_reg[0]_i_1_n_6 ,\rd_ptr_reg_reg[0]_i_1_n_7 }),
        .S({rd_ptr_reg_reg[3:1],\rd_ptr_reg[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1_n_5 ),
        .Q(rd_ptr_reg_reg[10]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1_n_4 ),
        .Q(rd_ptr_reg_reg[11]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1_n_6 ),
        .Q(rd_ptr_reg_reg[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1_n_5 ),
        .Q(rd_ptr_reg_reg[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1_n_4 ),
        .Q(rd_ptr_reg_reg[3]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1_n_7 ),
        .Q(rd_ptr_reg_reg[4]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[4]_i_1 
       (.CI(\rd_ptr_reg_reg[0]_i_1_n_0 ),
        .CO({\rd_ptr_reg_reg[4]_i_1_n_0 ,\rd_ptr_reg_reg[4]_i_1_n_1 ,\rd_ptr_reg_reg[4]_i_1_n_2 ,\rd_ptr_reg_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg[4]_i_1_n_4 ,\rd_ptr_reg_reg[4]_i_1_n_5 ,\rd_ptr_reg_reg[4]_i_1_n_6 ,\rd_ptr_reg_reg[4]_i_1_n_7 }),
        .S(rd_ptr_reg_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1_n_6 ),
        .Q(rd_ptr_reg_reg[5]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1_n_5 ),
        .Q(rd_ptr_reg_reg[6]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1_n_4 ),
        .Q(rd_ptr_reg_reg[7]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1_n_7 ),
        .Q(rd_ptr_reg_reg[8]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[8]_i_1 
       (.CI(\rd_ptr_reg_reg[4]_i_1_n_0 ),
        .CO({\NLW_rd_ptr_reg_reg[8]_i_1_CO_UNCONNECTED [3],\rd_ptr_reg_reg[8]_i_1_n_1 ,\rd_ptr_reg_reg[8]_i_1_n_2 ,\rd_ptr_reg_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg[8]_i_1_n_4 ,\rd_ptr_reg_reg[8]_i_1_n_5 ,\rd_ptr_reg_reg[8]_i_1_n_6 ,\rd_ptr_reg_reg[8]_i_1_n_7 }),
        .S(rd_ptr_reg_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1_n_6 ),
        .Q(rd_ptr_reg_reg[9]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[0] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_rep[0]_i_1_n_0 ),
        .Q(rd_ptr_reg_reg_rep[0]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[10] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[10]_i_2_n_6 ),
        .Q(rd_ptr_reg_reg_rep[10]),
        .R(sync_reg));
  CARRY4 \rd_ptr_reg_reg_rep[10]_i_2 
       (.CI(\rd_ptr_reg_reg_rep[8]_i_1_n_0 ),
        .CO({\NLW_rd_ptr_reg_reg_rep[10]_i_2_CO_UNCONNECTED [3:1],\rd_ptr_reg_reg_rep[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rd_ptr_reg_reg_rep[10]_i_2_O_UNCONNECTED [3:2],\rd_ptr_reg_reg_rep[10]_i_2_n_6 ,\rd_ptr_reg_reg_rep[10]_i_2_n_7 }),
        .S({1'b0,1'b0,rd_ptr_reg_reg[10:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[1] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[4]_i_1_n_7 ),
        .Q(rd_ptr_reg_reg_rep[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[2] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[4]_i_1_n_6 ),
        .Q(rd_ptr_reg_reg_rep[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[3] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[4]_i_1_n_5 ),
        .Q(rd_ptr_reg_reg_rep[3]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[4] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[4]_i_1_n_4 ),
        .Q(rd_ptr_reg_reg_rep[4]),
        .R(sync_reg));
  CARRY4 \rd_ptr_reg_reg_rep[4]_i_1 
       (.CI(1'b0),
        .CO({\rd_ptr_reg_reg_rep[4]_i_1_n_0 ,\rd_ptr_reg_reg_rep[4]_i_1_n_1 ,\rd_ptr_reg_reg_rep[4]_i_1_n_2 ,\rd_ptr_reg_reg_rep[4]_i_1_n_3 }),
        .CYINIT(rd_ptr_reg_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg_rep[4]_i_1_n_4 ,\rd_ptr_reg_reg_rep[4]_i_1_n_5 ,\rd_ptr_reg_reg_rep[4]_i_1_n_6 ,\rd_ptr_reg_reg_rep[4]_i_1_n_7 }),
        .S(rd_ptr_reg_reg[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[5] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[8]_i_1_n_7 ),
        .Q(rd_ptr_reg_reg_rep[5]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[6] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[8]_i_1_n_6 ),
        .Q(rd_ptr_reg_reg_rep[6]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[7] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[8]_i_1_n_5 ),
        .Q(rd_ptr_reg_reg_rep[7]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[8] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[8]_i_1_n_4 ),
        .Q(rd_ptr_reg_reg_rep[8]),
        .R(sync_reg));
  CARRY4 \rd_ptr_reg_reg_rep[8]_i_1 
       (.CI(\rd_ptr_reg_reg_rep[4]_i_1_n_0 ),
        .CO({\rd_ptr_reg_reg_rep[8]_i_1_n_0 ,\rd_ptr_reg_reg_rep[8]_i_1_n_1 ,\rd_ptr_reg_reg_rep[8]_i_1_n_2 ,\rd_ptr_reg_reg_rep[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg_rep[8]_i_1_n_4 ,\rd_ptr_reg_reg_rep[8]_i_1_n_5 ,\rd_ptr_reg_reg_rep[8]_i_1_n_6 ,\rd_ptr_reg_reg_rep[8]_i_1_n_7 }),
        .S(rd_ptr_reg_reg[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[9] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[10]_i_2_n_7 ),
        .Q(rd_ptr_reg_reg_rep[9]),
        .R(sync_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg_rep[0]_i_1 
       (.I0(rd_ptr_reg_reg[0]),
        .O(\rd_ptr_reg_rep[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00DF)) 
    \rd_ptr_reg_rep[10]_i_1 
       (.I0(p_1_in_0),
        .I1(tx_udp_payload_axis_tready),
        .I2(\m_axis_tvalid_pipe_reg_reg[1]_2 ),
        .I3(empty),
        .O(\rd_ptr_reg_rep[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    s_udp_hdr_ready_reg_i_2__0
       (.I0(DOBDO[8]),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_2 ),
        .I2(tx_udp_payload_axis_tready),
        .O(mem_reg_0));
  LUT6 #(
    .INIT(64'h0302000200020002)) 
    s_udp_hdr_ready_reg_i_3
       (.I0(s_udp_hdr_ready_reg_reg),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(DOBDO[8]),
        .I5(\m_axis_tvalid_pipe_reg_reg[1]_2 ),
        .O(\state_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5555111011101110)) 
    \state_reg[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\frame_ptr_reg_reg[0] ),
        .I3(Q[1]),
        .I4(mem_reg_2[8]),
        .I5(p_0_in),
        .O(D));
  LUT5 #(
    .INIT(32'h00000400)) 
    \wr_ptr_reg[0]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(tx_udp_payload_axis_tvalid),
        .I4(CO),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr_reg[0]_i_3__0 
       (.I0(wr_ptr_reg_reg[0]),
        .O(\wr_ptr_reg[0]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[0]_i_2_n_7 ),
        .Q(wr_ptr_reg_reg[0]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wr_ptr_reg_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\wr_ptr_reg_reg[0]_i_2_n_0 ,\wr_ptr_reg_reg[0]_i_2_n_1 ,\wr_ptr_reg_reg[0]_i_2_n_2 ,\wr_ptr_reg_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wr_ptr_reg_reg[0]_i_2_n_4 ,\wr_ptr_reg_reg[0]_i_2_n_5 ,\wr_ptr_reg_reg[0]_i_2_n_6 ,\wr_ptr_reg_reg[0]_i_2_n_7 }),
        .S({wr_ptr_reg_reg[3:1],\wr_ptr_reg[0]_i_3__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[8]_i_1_n_5 ),
        .Q(wr_ptr_reg_reg[10]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[8]_i_1_n_4 ),
        .Q(wr_ptr_reg_reg__0),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[0]_i_2_n_6 ),
        .Q(wr_ptr_reg_reg[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[0]_i_2_n_5 ),
        .Q(wr_ptr_reg_reg[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[0]_i_2_n_4 ),
        .Q(wr_ptr_reg_reg[3]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[4]_i_1__0_n_7 ),
        .Q(wr_ptr_reg_reg[4]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wr_ptr_reg_reg[4]_i_1__0 
       (.CI(\wr_ptr_reg_reg[0]_i_2_n_0 ),
        .CO({\wr_ptr_reg_reg[4]_i_1__0_n_0 ,\wr_ptr_reg_reg[4]_i_1__0_n_1 ,\wr_ptr_reg_reg[4]_i_1__0_n_2 ,\wr_ptr_reg_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_ptr_reg_reg[4]_i_1__0_n_4 ,\wr_ptr_reg_reg[4]_i_1__0_n_5 ,\wr_ptr_reg_reg[4]_i_1__0_n_6 ,\wr_ptr_reg_reg[4]_i_1__0_n_7 }),
        .S(wr_ptr_reg_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[4]_i_1__0_n_6 ),
        .Q(wr_ptr_reg_reg[5]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[4]_i_1__0_n_5 ),
        .Q(wr_ptr_reg_reg[6]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[4]_i_1__0_n_4 ),
        .Q(wr_ptr_reg_reg[7]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[8]_i_1_n_7 ),
        .Q(wr_ptr_reg_reg[8]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wr_ptr_reg_reg[8]_i_1 
       (.CI(\wr_ptr_reg_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_wr_ptr_reg_reg[8]_i_1_CO_UNCONNECTED [3],\wr_ptr_reg_reg[8]_i_1_n_1 ,\wr_ptr_reg_reg[8]_i_1_n_2 ,\wr_ptr_reg_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_ptr_reg_reg[8]_i_1_n_4 ,\wr_ptr_reg_reg[8]_i_1_n_5 ,\wr_ptr_reg_reg[8]_i_1_n_6 ,\wr_ptr_reg_reg[8]_i_1_n_7 }),
        .S({wr_ptr_reg_reg__0,wr_ptr_reg_reg[10:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[8]_i_1_n_6 ),
        .Q(wr_ptr_reg_reg[9]),
        .R(sync_reg));
endmodule

(* ORIG_REF_NAME = "axis_fifo" *) 
module design_1_axis_udp_ethernet_0_0_axis_fifo__parameterized0
   (DOBDO,
    \rd_ptr_reg_reg[11]_0 ,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    match_cond_reg0,
    rx_udp_payload_axis_tready,
    \rd_ptr_reg_reg_rep[10]_0 ,
    DIADI,
    WEA,
    sync_reg,
    p_0_in,
    m_axis_rx_fifo_udp_payload_axis_tready,
    match_cond_reg,
    match_cond_reg_reg);
  output [9:0]DOBDO;
  output [0:0]\rd_ptr_reg_reg[11]_0 ;
  output \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  output match_cond_reg0;
  output rx_udp_payload_axis_tready;
  input \rd_ptr_reg_reg_rep[10]_0 ;
  input [9:0]DIADI;
  input [0:0]WEA;
  input [0:0]sync_reg;
  input p_0_in;
  input m_axis_rx_fifo_udp_payload_axis_tready;
  input match_cond_reg;
  input match_cond_reg_reg;

  wire [9:0]DIADI;
  wire [9:0]DOBDO;
  wire [0:0]WEA;
  wire empty;
  wire empty_carry_i_1__2_n_0;
  wire empty_carry_i_2__2_n_0;
  wire empty_carry_i_3__2_n_0;
  wire empty_carry_i_4__2_n_0;
  wire empty_carry_n_1;
  wire empty_carry_n_2;
  wire empty_carry_n_3;
  wire full_carry_i_1__0_n_0;
  wire full_carry_i_2__1_n_0;
  wire full_carry_i_3__1_n_0;
  wire full_carry_i_4__1_n_0;
  wire full_carry_n_1;
  wire full_carry_n_2;
  wire full_carry_n_3;
  wire m_axis_rx_fifo_udp_payload_axis_tready;
  wire \m_axis_tvalid_pipe_reg[0]_i_1_n_0 ;
  wire \m_axis_tvalid_pipe_reg[1]_i_1_n_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire match_cond_reg;
  wire match_cond_reg0;
  wire match_cond_reg_reg;
  wire mem_reg_i_2__1_n_0;
  wire mem_reg_i_3__0_n_0;
  wire p_0_in;
  wire [1:1]p_1_in;
  wire \rd_ptr_reg[0]_i_2__2_n_0 ;
  wire [11:0]rd_ptr_reg_reg;
  wire \rd_ptr_reg_reg[0]_i_1__2_n_0 ;
  wire \rd_ptr_reg_reg[0]_i_1__2_n_1 ;
  wire \rd_ptr_reg_reg[0]_i_1__2_n_2 ;
  wire \rd_ptr_reg_reg[0]_i_1__2_n_3 ;
  wire \rd_ptr_reg_reg[0]_i_1__2_n_4 ;
  wire \rd_ptr_reg_reg[0]_i_1__2_n_5 ;
  wire \rd_ptr_reg_reg[0]_i_1__2_n_6 ;
  wire \rd_ptr_reg_reg[0]_i_1__2_n_7 ;
  wire [0:0]\rd_ptr_reg_reg[11]_0 ;
  wire \rd_ptr_reg_reg[4]_i_1__2_n_0 ;
  wire \rd_ptr_reg_reg[4]_i_1__2_n_1 ;
  wire \rd_ptr_reg_reg[4]_i_1__2_n_2 ;
  wire \rd_ptr_reg_reg[4]_i_1__2_n_3 ;
  wire \rd_ptr_reg_reg[4]_i_1__2_n_4 ;
  wire \rd_ptr_reg_reg[4]_i_1__2_n_5 ;
  wire \rd_ptr_reg_reg[4]_i_1__2_n_6 ;
  wire \rd_ptr_reg_reg[4]_i_1__2_n_7 ;
  wire \rd_ptr_reg_reg[8]_i_1__2_n_1 ;
  wire \rd_ptr_reg_reg[8]_i_1__2_n_2 ;
  wire \rd_ptr_reg_reg[8]_i_1__2_n_3 ;
  wire \rd_ptr_reg_reg[8]_i_1__2_n_4 ;
  wire \rd_ptr_reg_reg[8]_i_1__2_n_5 ;
  wire \rd_ptr_reg_reg[8]_i_1__2_n_6 ;
  wire \rd_ptr_reg_reg[8]_i_1__2_n_7 ;
  wire [10:0]rd_ptr_reg_reg_rep;
  wire \rd_ptr_reg_reg_rep[10]_0 ;
  wire \rd_ptr_reg_reg_rep[10]_i_2__0_n_3 ;
  wire \rd_ptr_reg_reg_rep[10]_i_2__0_n_6 ;
  wire \rd_ptr_reg_reg_rep[10]_i_2__0_n_7 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__2_n_0 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__2_n_1 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__2_n_2 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__2_n_3 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__2_n_4 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__2_n_5 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__2_n_6 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__2_n_7 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__2_n_0 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__2_n_1 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__2_n_2 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__2_n_3 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__2_n_4 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__2_n_5 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__2_n_6 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__2_n_7 ;
  wire \rd_ptr_reg_rep[0]_i_1__1_n_0 ;
  wire \rd_ptr_reg_rep[10]_i_1__1_n_0 ;
  wire rx_fifo_udp_payload_axis_tready;
  wire rx_udp_payload_axis_tready;
  wire [0:0]sync_reg;
  wire \wr_ptr_reg[0]_i_3__1_n_0 ;
  wire [10:0]wr_ptr_reg_reg;
  wire \wr_ptr_reg_reg[0]_i_2__0_n_0 ;
  wire \wr_ptr_reg_reg[0]_i_2__0_n_1 ;
  wire \wr_ptr_reg_reg[0]_i_2__0_n_2 ;
  wire \wr_ptr_reg_reg[0]_i_2__0_n_3 ;
  wire \wr_ptr_reg_reg[0]_i_2__0_n_4 ;
  wire \wr_ptr_reg_reg[0]_i_2__0_n_5 ;
  wire \wr_ptr_reg_reg[0]_i_2__0_n_6 ;
  wire \wr_ptr_reg_reg[0]_i_2__0_n_7 ;
  wire \wr_ptr_reg_reg[4]_i_1__1_n_0 ;
  wire \wr_ptr_reg_reg[4]_i_1__1_n_1 ;
  wire \wr_ptr_reg_reg[4]_i_1__1_n_2 ;
  wire \wr_ptr_reg_reg[4]_i_1__1_n_3 ;
  wire \wr_ptr_reg_reg[4]_i_1__1_n_4 ;
  wire \wr_ptr_reg_reg[4]_i_1__1_n_5 ;
  wire \wr_ptr_reg_reg[4]_i_1__1_n_6 ;
  wire \wr_ptr_reg_reg[4]_i_1__1_n_7 ;
  wire \wr_ptr_reg_reg[8]_i_1__0_n_1 ;
  wire \wr_ptr_reg_reg[8]_i_1__0_n_2 ;
  wire \wr_ptr_reg_reg[8]_i_1__0_n_3 ;
  wire \wr_ptr_reg_reg[8]_i_1__0_n_4 ;
  wire \wr_ptr_reg_reg[8]_i_1__0_n_5 ;
  wire \wr_ptr_reg_reg[8]_i_1__0_n_6 ;
  wire \wr_ptr_reg_reg[8]_i_1__0_n_7 ;
  wire [11:11]wr_ptr_reg_reg__0;
  wire [3:0]NLW_empty_carry_O_UNCONNECTED;
  wire [3:0]NLW_full_carry_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [31:10]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]\NLW_rd_ptr_reg_reg[8]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_rd_ptr_reg_reg_rep[10]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_rd_ptr_reg_reg_rep[10]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_wr_ptr_reg_reg[8]_i_1__0_CO_UNCONNECTED ;

  CARRY4 empty_carry
       (.CI(1'b0),
        .CO({empty,empty_carry_n_1,empty_carry_n_2,empty_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_empty_carry_O_UNCONNECTED[3:0]),
        .S({empty_carry_i_1__2_n_0,empty_carry_i_2__2_n_0,empty_carry_i_3__2_n_0,empty_carry_i_4__2_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_1__2
       (.I0(rd_ptr_reg_reg[11]),
        .I1(wr_ptr_reg_reg__0),
        .I2(rd_ptr_reg_reg[10]),
        .I3(wr_ptr_reg_reg[10]),
        .I4(rd_ptr_reg_reg[9]),
        .I5(wr_ptr_reg_reg[9]),
        .O(empty_carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_2__2
       (.I0(rd_ptr_reg_reg[8]),
        .I1(wr_ptr_reg_reg[8]),
        .I2(rd_ptr_reg_reg[7]),
        .I3(wr_ptr_reg_reg[7]),
        .I4(wr_ptr_reg_reg[6]),
        .I5(rd_ptr_reg_reg[6]),
        .O(empty_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_3__2
       (.I0(rd_ptr_reg_reg[5]),
        .I1(wr_ptr_reg_reg[5]),
        .I2(rd_ptr_reg_reg[4]),
        .I3(wr_ptr_reg_reg[4]),
        .I4(wr_ptr_reg_reg[3]),
        .I5(rd_ptr_reg_reg[3]),
        .O(empty_carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_4__2
       (.I0(rd_ptr_reg_reg[2]),
        .I1(wr_ptr_reg_reg[2]),
        .I2(wr_ptr_reg_reg[0]),
        .I3(rd_ptr_reg_reg[0]),
        .I4(wr_ptr_reg_reg[1]),
        .I5(rd_ptr_reg_reg[1]),
        .O(empty_carry_i_4__2_n_0));
  CARRY4 full_carry
       (.CI(1'b0),
        .CO({\rd_ptr_reg_reg[11]_0 ,full_carry_n_1,full_carry_n_2,full_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full_carry_O_UNCONNECTED[3:0]),
        .S({full_carry_i_1__0_n_0,full_carry_i_2__1_n_0,full_carry_i_3__1_n_0,full_carry_i_4__1_n_0}));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    full_carry_i_1__0
       (.I0(rd_ptr_reg_reg[11]),
        .I1(wr_ptr_reg_reg__0),
        .I2(rd_ptr_reg_reg[10]),
        .I3(wr_ptr_reg_reg[10]),
        .I4(rd_ptr_reg_reg[9]),
        .I5(wr_ptr_reg_reg[9]),
        .O(full_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_carry_i_2__1
       (.I0(rd_ptr_reg_reg[8]),
        .I1(wr_ptr_reg_reg[8]),
        .I2(rd_ptr_reg_reg[7]),
        .I3(wr_ptr_reg_reg[7]),
        .I4(wr_ptr_reg_reg[6]),
        .I5(rd_ptr_reg_reg[6]),
        .O(full_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_carry_i_3__1
       (.I0(rd_ptr_reg_reg[5]),
        .I1(wr_ptr_reg_reg[5]),
        .I2(rd_ptr_reg_reg[4]),
        .I3(wr_ptr_reg_reg[4]),
        .I4(wr_ptr_reg_reg[3]),
        .I5(rd_ptr_reg_reg[3]),
        .O(full_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_carry_i_4__1
       (.I0(rd_ptr_reg_reg[2]),
        .I1(wr_ptr_reg_reg[2]),
        .I2(wr_ptr_reg_reg[0]),
        .I3(rd_ptr_reg_reg[0]),
        .I4(wr_ptr_reg_reg[1]),
        .I5(rd_ptr_reg_reg[1]),
        .O(full_carry_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h5D55)) 
    \m_axis_tvalid_pipe_reg[0]_i_1 
       (.I0(empty),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(m_axis_rx_fifo_udp_payload_axis_tready),
        .I3(p_1_in),
        .O(\m_axis_tvalid_pipe_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \m_axis_tvalid_pipe_reg[1]_i_1 
       (.I0(p_1_in),
        .I1(m_axis_rx_fifo_udp_payload_axis_tready),
        .I2(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .O(\m_axis_tvalid_pipe_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[0]_i_1_n_0 ),
        .Q(p_1_in),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[1]_i_1_n_0 ),
        .Q(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .R(sync_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "69632" *) 
  (* RTL_RAM_NAME = "core_inst/udp_rx_payload_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,wr_ptr_reg_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_ptr_reg_reg_rep,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(\rd_ptr_reg_reg_rep[10]_0 ),
        .CLKBWRCLK(\rd_ptr_reg_reg_rep[10]_0 ),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[31:10],DOBDO}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(rx_fifo_udp_payload_axis_tready),
        .ENBWREN(mem_reg_i_2__1_n_0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(mem_reg_i_3__0_n_0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_i_1__0
       (.I0(\rd_ptr_reg_reg[11]_0 ),
        .O(rx_fifo_udp_payload_axis_tready));
  LUT3 #(
    .INIT(8'hDF)) 
    mem_reg_i_2__1
       (.I0(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I1(m_axis_rx_fifo_udp_payload_axis_tready),
        .I2(p_1_in),
        .O(mem_reg_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_3__0
       (.I0(m_axis_rx_fifo_udp_payload_axis_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .O(mem_reg_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hF705)) 
    no_match_reg_i_2
       (.I0(match_cond_reg),
        .I1(\rd_ptr_reg_reg[11]_0 ),
        .I2(match_cond_reg_reg),
        .I3(DIADI[8]),
        .O(match_cond_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg[0]_i_2__2 
       (.I0(rd_ptr_reg_reg[0]),
        .O(\rd_ptr_reg[0]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__2_n_7 ),
        .Q(rd_ptr_reg_reg[0]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[0]_i_1__2 
       (.CI(1'b0),
        .CO({\rd_ptr_reg_reg[0]_i_1__2_n_0 ,\rd_ptr_reg_reg[0]_i_1__2_n_1 ,\rd_ptr_reg_reg[0]_i_1__2_n_2 ,\rd_ptr_reg_reg[0]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rd_ptr_reg_reg[0]_i_1__2_n_4 ,\rd_ptr_reg_reg[0]_i_1__2_n_5 ,\rd_ptr_reg_reg[0]_i_1__2_n_6 ,\rd_ptr_reg_reg[0]_i_1__2_n_7 }),
        .S({rd_ptr_reg_reg[3:1],\rd_ptr_reg[0]_i_2__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__2_n_5 ),
        .Q(rd_ptr_reg_reg[10]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__2_n_4 ),
        .Q(rd_ptr_reg_reg[11]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__2_n_6 ),
        .Q(rd_ptr_reg_reg[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__2_n_5 ),
        .Q(rd_ptr_reg_reg[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__2_n_4 ),
        .Q(rd_ptr_reg_reg[3]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__2_n_7 ),
        .Q(rd_ptr_reg_reg[4]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[4]_i_1__2 
       (.CI(\rd_ptr_reg_reg[0]_i_1__2_n_0 ),
        .CO({\rd_ptr_reg_reg[4]_i_1__2_n_0 ,\rd_ptr_reg_reg[4]_i_1__2_n_1 ,\rd_ptr_reg_reg[4]_i_1__2_n_2 ,\rd_ptr_reg_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg[4]_i_1__2_n_4 ,\rd_ptr_reg_reg[4]_i_1__2_n_5 ,\rd_ptr_reg_reg[4]_i_1__2_n_6 ,\rd_ptr_reg_reg[4]_i_1__2_n_7 }),
        .S(rd_ptr_reg_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__2_n_6 ),
        .Q(rd_ptr_reg_reg[5]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__2_n_5 ),
        .Q(rd_ptr_reg_reg[6]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__2_n_4 ),
        .Q(rd_ptr_reg_reg[7]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__2_n_7 ),
        .Q(rd_ptr_reg_reg[8]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[8]_i_1__2 
       (.CI(\rd_ptr_reg_reg[4]_i_1__2_n_0 ),
        .CO({\NLW_rd_ptr_reg_reg[8]_i_1__2_CO_UNCONNECTED [3],\rd_ptr_reg_reg[8]_i_1__2_n_1 ,\rd_ptr_reg_reg[8]_i_1__2_n_2 ,\rd_ptr_reg_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg[8]_i_1__2_n_4 ,\rd_ptr_reg_reg[8]_i_1__2_n_5 ,\rd_ptr_reg_reg[8]_i_1__2_n_6 ,\rd_ptr_reg_reg[8]_i_1__2_n_7 }),
        .S(rd_ptr_reg_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__2_n_6 ),
        .Q(rd_ptr_reg_reg[9]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[0] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_rep[0]_i_1__1_n_0 ),
        .Q(rd_ptr_reg_reg_rep[0]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[10] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[10]_i_2__0_n_6 ),
        .Q(rd_ptr_reg_reg_rep[10]),
        .R(sync_reg));
  CARRY4 \rd_ptr_reg_reg_rep[10]_i_2__0 
       (.CI(\rd_ptr_reg_reg_rep[8]_i_1__2_n_0 ),
        .CO({\NLW_rd_ptr_reg_reg_rep[10]_i_2__0_CO_UNCONNECTED [3:1],\rd_ptr_reg_reg_rep[10]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rd_ptr_reg_reg_rep[10]_i_2__0_O_UNCONNECTED [3:2],\rd_ptr_reg_reg_rep[10]_i_2__0_n_6 ,\rd_ptr_reg_reg_rep[10]_i_2__0_n_7 }),
        .S({1'b0,1'b0,rd_ptr_reg_reg[10:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[1] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[4]_i_1__2_n_7 ),
        .Q(rd_ptr_reg_reg_rep[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[2] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[4]_i_1__2_n_6 ),
        .Q(rd_ptr_reg_reg_rep[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[3] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[4]_i_1__2_n_5 ),
        .Q(rd_ptr_reg_reg_rep[3]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[4] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[4]_i_1__2_n_4 ),
        .Q(rd_ptr_reg_reg_rep[4]),
        .R(sync_reg));
  CARRY4 \rd_ptr_reg_reg_rep[4]_i_1__2 
       (.CI(1'b0),
        .CO({\rd_ptr_reg_reg_rep[4]_i_1__2_n_0 ,\rd_ptr_reg_reg_rep[4]_i_1__2_n_1 ,\rd_ptr_reg_reg_rep[4]_i_1__2_n_2 ,\rd_ptr_reg_reg_rep[4]_i_1__2_n_3 }),
        .CYINIT(rd_ptr_reg_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg_rep[4]_i_1__2_n_4 ,\rd_ptr_reg_reg_rep[4]_i_1__2_n_5 ,\rd_ptr_reg_reg_rep[4]_i_1__2_n_6 ,\rd_ptr_reg_reg_rep[4]_i_1__2_n_7 }),
        .S(rd_ptr_reg_reg[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[5] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[8]_i_1__2_n_7 ),
        .Q(rd_ptr_reg_reg_rep[5]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[6] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[8]_i_1__2_n_6 ),
        .Q(rd_ptr_reg_reg_rep[6]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[7] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[8]_i_1__2_n_5 ),
        .Q(rd_ptr_reg_reg_rep[7]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[8] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[8]_i_1__2_n_4 ),
        .Q(rd_ptr_reg_reg_rep[8]),
        .R(sync_reg));
  CARRY4 \rd_ptr_reg_reg_rep[8]_i_1__2 
       (.CI(\rd_ptr_reg_reg_rep[4]_i_1__2_n_0 ),
        .CO({\rd_ptr_reg_reg_rep[8]_i_1__2_n_0 ,\rd_ptr_reg_reg_rep[8]_i_1__2_n_1 ,\rd_ptr_reg_reg_rep[8]_i_1__2_n_2 ,\rd_ptr_reg_reg_rep[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg_rep[8]_i_1__2_n_4 ,\rd_ptr_reg_reg_rep[8]_i_1__2_n_5 ,\rd_ptr_reg_reg_rep[8]_i_1__2_n_6 ,\rd_ptr_reg_reg_rep[8]_i_1__2_n_7 }),
        .S(rd_ptr_reg_reg[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[9] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(\rd_ptr_reg_rep[10]_i_1__1_n_0 ),
        .D(\rd_ptr_reg_reg_rep[10]_i_2__0_n_7 ),
        .Q(rd_ptr_reg_reg_rep[9]),
        .R(sync_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg_rep[0]_i_1__1 
       (.I0(rd_ptr_reg_reg[0]),
        .O(\rd_ptr_reg_rep[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00DF)) 
    \rd_ptr_reg_rep[10]_i_1__1 
       (.I0(p_1_in),
        .I1(m_axis_rx_fifo_udp_payload_axis_tready),
        .I2(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I3(empty),
        .O(\rd_ptr_reg_rep[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    temp_m_udp_payload_axis_tvalid_reg_i_2
       (.I0(match_cond_reg),
        .I1(match_cond_reg_reg),
        .I2(\rd_ptr_reg_reg[11]_0 ),
        .O(rx_udp_payload_axis_tready));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr_reg[0]_i_3__1 
       (.I0(wr_ptr_reg_reg[0]),
        .O(\wr_ptr_reg[0]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[0]_i_2__0_n_7 ),
        .Q(wr_ptr_reg_reg[0]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wr_ptr_reg_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\wr_ptr_reg_reg[0]_i_2__0_n_0 ,\wr_ptr_reg_reg[0]_i_2__0_n_1 ,\wr_ptr_reg_reg[0]_i_2__0_n_2 ,\wr_ptr_reg_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wr_ptr_reg_reg[0]_i_2__0_n_4 ,\wr_ptr_reg_reg[0]_i_2__0_n_5 ,\wr_ptr_reg_reg[0]_i_2__0_n_6 ,\wr_ptr_reg_reg[0]_i_2__0_n_7 }),
        .S({wr_ptr_reg_reg[3:1],\wr_ptr_reg[0]_i_3__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[8]_i_1__0_n_5 ),
        .Q(wr_ptr_reg_reg[10]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[8]_i_1__0_n_4 ),
        .Q(wr_ptr_reg_reg__0),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[0]_i_2__0_n_6 ),
        .Q(wr_ptr_reg_reg[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[0]_i_2__0_n_5 ),
        .Q(wr_ptr_reg_reg[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[0]_i_2__0_n_4 ),
        .Q(wr_ptr_reg_reg[3]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[4]_i_1__1_n_7 ),
        .Q(wr_ptr_reg_reg[4]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wr_ptr_reg_reg[4]_i_1__1 
       (.CI(\wr_ptr_reg_reg[0]_i_2__0_n_0 ),
        .CO({\wr_ptr_reg_reg[4]_i_1__1_n_0 ,\wr_ptr_reg_reg[4]_i_1__1_n_1 ,\wr_ptr_reg_reg[4]_i_1__1_n_2 ,\wr_ptr_reg_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_ptr_reg_reg[4]_i_1__1_n_4 ,\wr_ptr_reg_reg[4]_i_1__1_n_5 ,\wr_ptr_reg_reg[4]_i_1__1_n_6 ,\wr_ptr_reg_reg[4]_i_1__1_n_7 }),
        .S(wr_ptr_reg_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[4]_i_1__1_n_6 ),
        .Q(wr_ptr_reg_reg[5]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[4]_i_1__1_n_5 ),
        .Q(wr_ptr_reg_reg[6]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[4]_i_1__1_n_4 ),
        .Q(wr_ptr_reg_reg[7]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[8]_i_1__0_n_7 ),
        .Q(wr_ptr_reg_reg[8]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wr_ptr_reg_reg[8]_i_1__0 
       (.CI(\wr_ptr_reg_reg[4]_i_1__1_n_0 ),
        .CO({\NLW_wr_ptr_reg_reg[8]_i_1__0_CO_UNCONNECTED [3],\wr_ptr_reg_reg[8]_i_1__0_n_1 ,\wr_ptr_reg_reg[8]_i_1__0_n_2 ,\wr_ptr_reg_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_ptr_reg_reg[8]_i_1__0_n_4 ,\wr_ptr_reg_reg[8]_i_1__0_n_5 ,\wr_ptr_reg_reg[8]_i_1__0_n_6 ,\wr_ptr_reg_reg[8]_i_1__0_n_7 }),
        .S({wr_ptr_reg_reg__0,wr_ptr_reg_reg[10:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10]_0 ),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[8]_i_1__0_n_6 ),
        .Q(wr_ptr_reg_reg[9]),
        .R(sync_reg));
endmodule

(* ORIG_REF_NAME = "axis_fifo" *) 
module design_1_axis_udp_ethernet_0_0_axis_fifo__parameterized0_0
   (DOBDO,
    s_axis_tx_fifo_udp_payload_axis_tready,
    tx_udp_payload_axis_tvalid,
    p_1_in,
    S,
    DI,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    DIADI,
    s_axis_tx_fifo_udp_payload_axis_tvalid,
    sync_reg,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    CO,
    \m_axis_tvalid_pipe_reg_reg[0]_0 ,
    \m_axis_tvalid_pipe_reg_reg[0]_1 ,
    Q);
  output [9:0]DOBDO;
  output s_axis_tx_fifo_udp_payload_axis_tready;
  output tx_udp_payload_axis_tvalid;
  output [0:0]p_1_in;
  output [1:0]S;
  output [0:0]DI;
  output [3:0]mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input [9:0]DIADI;
  input s_axis_tx_fifo_udp_payload_axis_tvalid;
  input [0:0]sync_reg;
  input \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  input [0:0]CO;
  input \m_axis_tvalid_pipe_reg_reg[0]_0 ;
  input [0:0]\m_axis_tvalid_pipe_reg_reg[0]_1 ;
  input [5:0]Q;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [9:0]DIADI;
  wire [9:0]DOBDO;
  wire [5:0]Q;
  wire [1:0]S;
  wire empty;
  wire empty_carry_i_1__3_n_0;
  wire empty_carry_i_2__3_n_0;
  wire empty_carry_i_3__3_n_0;
  wire empty_carry_i_4__3_n_0;
  wire empty_carry_n_1;
  wire empty_carry_n_2;
  wire empty_carry_n_3;
  wire full;
  wire full_carry_i_1__1_n_0;
  wire full_carry_i_2__0_n_0;
  wire full_carry_i_3__0_n_0;
  wire full_carry_i_4__0_n_0;
  wire full_carry_n_1;
  wire full_carry_n_2;
  wire full_carry_n_3;
  wire \m_axis_tvalid_pipe_reg[0]_i_1__0_n_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[0]_0 ;
  wire [0:0]\m_axis_tvalid_pipe_reg_reg[0]_1 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire [3:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire p_0_in;
  wire [0:0]p_1_in;
  wire \rd_ptr_reg[0]_i_2__3_n_0 ;
  wire [11:0]rd_ptr_reg_reg;
  wire \rd_ptr_reg_reg[0]_i_1__3_n_0 ;
  wire \rd_ptr_reg_reg[0]_i_1__3_n_1 ;
  wire \rd_ptr_reg_reg[0]_i_1__3_n_2 ;
  wire \rd_ptr_reg_reg[0]_i_1__3_n_3 ;
  wire \rd_ptr_reg_reg[0]_i_1__3_n_4 ;
  wire \rd_ptr_reg_reg[0]_i_1__3_n_5 ;
  wire \rd_ptr_reg_reg[0]_i_1__3_n_6 ;
  wire \rd_ptr_reg_reg[0]_i_1__3_n_7 ;
  wire \rd_ptr_reg_reg[4]_i_1__3_n_0 ;
  wire \rd_ptr_reg_reg[4]_i_1__3_n_1 ;
  wire \rd_ptr_reg_reg[4]_i_1__3_n_2 ;
  wire \rd_ptr_reg_reg[4]_i_1__3_n_3 ;
  wire \rd_ptr_reg_reg[4]_i_1__3_n_4 ;
  wire \rd_ptr_reg_reg[4]_i_1__3_n_5 ;
  wire \rd_ptr_reg_reg[4]_i_1__3_n_6 ;
  wire \rd_ptr_reg_reg[4]_i_1__3_n_7 ;
  wire \rd_ptr_reg_reg[8]_i_1__3_n_1 ;
  wire \rd_ptr_reg_reg[8]_i_1__3_n_2 ;
  wire \rd_ptr_reg_reg[8]_i_1__3_n_3 ;
  wire \rd_ptr_reg_reg[8]_i_1__3_n_4 ;
  wire \rd_ptr_reg_reg[8]_i_1__3_n_5 ;
  wire \rd_ptr_reg_reg[8]_i_1__3_n_6 ;
  wire \rd_ptr_reg_reg[8]_i_1__3_n_7 ;
  wire [10:0]rd_ptr_reg_reg_rep;
  wire \rd_ptr_reg_reg_rep[10]_i_2__1_n_3 ;
  wire \rd_ptr_reg_reg_rep[10]_i_2__1_n_6 ;
  wire \rd_ptr_reg_reg_rep[10]_i_2__1_n_7 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__3_n_0 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__3_n_1 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__3_n_2 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__3_n_3 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__3_n_4 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__3_n_5 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__3_n_6 ;
  wire \rd_ptr_reg_reg_rep[4]_i_1__3_n_7 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__3_n_0 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__3_n_1 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__3_n_2 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__3_n_3 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__3_n_4 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__3_n_5 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__3_n_6 ;
  wire \rd_ptr_reg_reg_rep[8]_i_1__3_n_7 ;
  wire \rd_ptr_reg_rep[0]_i_1__0_n_0 ;
  wire \rd_ptr_reg_rep[10]_i_1__0_n_0 ;
  wire s_axis_tx_fifo_udp_payload_axis_tready;
  wire s_axis_tx_fifo_udp_payload_axis_tvalid;
  wire [0:0]sync_reg;
  wire tx_udp_payload_axis_tvalid;
  wire \wr_ptr_reg[0]_i_3__2_n_0 ;
  wire [10:0]wr_ptr_reg_reg;
  wire \wr_ptr_reg_reg[0]_i_2__1_n_0 ;
  wire \wr_ptr_reg_reg[0]_i_2__1_n_1 ;
  wire \wr_ptr_reg_reg[0]_i_2__1_n_2 ;
  wire \wr_ptr_reg_reg[0]_i_2__1_n_3 ;
  wire \wr_ptr_reg_reg[0]_i_2__1_n_4 ;
  wire \wr_ptr_reg_reg[0]_i_2__1_n_5 ;
  wire \wr_ptr_reg_reg[0]_i_2__1_n_6 ;
  wire \wr_ptr_reg_reg[0]_i_2__1_n_7 ;
  wire \wr_ptr_reg_reg[4]_i_1__2_n_0 ;
  wire \wr_ptr_reg_reg[4]_i_1__2_n_1 ;
  wire \wr_ptr_reg_reg[4]_i_1__2_n_2 ;
  wire \wr_ptr_reg_reg[4]_i_1__2_n_3 ;
  wire \wr_ptr_reg_reg[4]_i_1__2_n_4 ;
  wire \wr_ptr_reg_reg[4]_i_1__2_n_5 ;
  wire \wr_ptr_reg_reg[4]_i_1__2_n_6 ;
  wire \wr_ptr_reg_reg[4]_i_1__2_n_7 ;
  wire \wr_ptr_reg_reg[8]_i_1__1_n_1 ;
  wire \wr_ptr_reg_reg[8]_i_1__1_n_2 ;
  wire \wr_ptr_reg_reg[8]_i_1__1_n_3 ;
  wire \wr_ptr_reg_reg[8]_i_1__1_n_4 ;
  wire \wr_ptr_reg_reg[8]_i_1__1_n_5 ;
  wire \wr_ptr_reg_reg[8]_i_1__1_n_6 ;
  wire \wr_ptr_reg_reg[8]_i_1__1_n_7 ;
  wire [11:11]wr_ptr_reg_reg__0;
  wire [3:0]NLW_empty_carry_O_UNCONNECTED;
  wire [3:0]NLW_full_carry_O_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [31:10]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]\NLW_rd_ptr_reg_reg[8]_i_1__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_rd_ptr_reg_reg_rep[10]_i_2__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_rd_ptr_reg_reg_rep[10]_i_2__1_O_UNCONNECTED ;
  wire [3:3]\NLW_wr_ptr_reg_reg[8]_i_1__1_CO_UNCONNECTED ;

  CARRY4 empty_carry
       (.CI(1'b0),
        .CO({empty,empty_carry_n_1,empty_carry_n_2,empty_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_empty_carry_O_UNCONNECTED[3:0]),
        .S({empty_carry_i_1__3_n_0,empty_carry_i_2__3_n_0,empty_carry_i_3__3_n_0,empty_carry_i_4__3_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_1__3
       (.I0(rd_ptr_reg_reg[11]),
        .I1(wr_ptr_reg_reg__0),
        .I2(rd_ptr_reg_reg[10]),
        .I3(wr_ptr_reg_reg[10]),
        .I4(rd_ptr_reg_reg[9]),
        .I5(wr_ptr_reg_reg[9]),
        .O(empty_carry_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_2__3
       (.I0(rd_ptr_reg_reg[8]),
        .I1(wr_ptr_reg_reg[8]),
        .I2(rd_ptr_reg_reg[7]),
        .I3(wr_ptr_reg_reg[7]),
        .I4(wr_ptr_reg_reg[6]),
        .I5(rd_ptr_reg_reg[6]),
        .O(empty_carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_3__3
       (.I0(rd_ptr_reg_reg[5]),
        .I1(wr_ptr_reg_reg[5]),
        .I2(rd_ptr_reg_reg[4]),
        .I3(wr_ptr_reg_reg[4]),
        .I4(wr_ptr_reg_reg[3]),
        .I5(rd_ptr_reg_reg[3]),
        .O(empty_carry_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_carry_i_4__3
       (.I0(rd_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[0]),
        .I2(rd_ptr_reg_reg[2]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(rd_ptr_reg_reg[1]),
        .I5(wr_ptr_reg_reg[1]),
        .O(empty_carry_i_4__3_n_0));
  CARRY4 full_carry
       (.CI(1'b0),
        .CO({full,full_carry_n_1,full_carry_n_2,full_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full_carry_O_UNCONNECTED[3:0]),
        .S({full_carry_i_1__1_n_0,full_carry_i_2__0_n_0,full_carry_i_3__0_n_0,full_carry_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    full_carry_i_1__1
       (.I0(rd_ptr_reg_reg[11]),
        .I1(wr_ptr_reg_reg__0),
        .I2(rd_ptr_reg_reg[10]),
        .I3(wr_ptr_reg_reg[10]),
        .I4(rd_ptr_reg_reg[9]),
        .I5(wr_ptr_reg_reg[9]),
        .O(full_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_carry_i_2__0
       (.I0(rd_ptr_reg_reg[8]),
        .I1(wr_ptr_reg_reg[8]),
        .I2(rd_ptr_reg_reg[7]),
        .I3(wr_ptr_reg_reg[7]),
        .I4(wr_ptr_reg_reg[6]),
        .I5(rd_ptr_reg_reg[6]),
        .O(full_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_carry_i_3__0
       (.I0(rd_ptr_reg_reg[5]),
        .I1(wr_ptr_reg_reg[5]),
        .I2(rd_ptr_reg_reg[4]),
        .I3(wr_ptr_reg_reg[4]),
        .I4(wr_ptr_reg_reg[3]),
        .I5(rd_ptr_reg_reg[3]),
        .O(full_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_carry_i_4__0
       (.I0(rd_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[0]),
        .I2(rd_ptr_reg_reg[2]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(rd_ptr_reg_reg[1]),
        .I5(wr_ptr_reg_reg[1]),
        .O(full_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_1__3
       (.I0(DOBDO[6]),
        .I1(Q[5]),
        .O(mem_reg_0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_2__3
       (.I0(DOBDO[5]),
        .I1(Q[4]),
        .O(mem_reg_0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_3__3
       (.I0(DOBDO[4]),
        .I1(Q[3]),
        .O(mem_reg_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_4__3
       (.I0(DOBDO[3]),
        .I1(Q[2]),
        .O(mem_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1__3
       (.I0(DOBDO[2]),
        .I1(Q[1]),
        .O(DI));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_3__4
       (.I0(DOBDO[1]),
        .I1(Q[1]),
        .I2(DOBDO[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__3
       (.I0(DOBDO[1]),
        .I1(Q[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hDDDDD5DD55555555)) 
    \m_axis_tvalid_pipe_reg[0]_i_1__0 
       (.I0(empty),
        .I1(tx_udp_payload_axis_tvalid),
        .I2(\m_axis_tvalid_pipe_reg_reg[0]_1 ),
        .I3(\m_axis_tvalid_pipe_reg_reg[0]_0 ),
        .I4(CO),
        .I5(p_1_in),
        .O(\m_axis_tvalid_pipe_reg[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[0] 
       (.C(mem_reg_1),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[0]_i_1__0_n_0 ),
        .Q(p_1_in),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[1] 
       (.C(mem_reg_1),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .Q(tx_udp_payload_axis_tvalid),
        .R(sync_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "69632" *) 
  (* RTL_RAM_NAME = "core_inst/udp_tx_payload_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,wr_ptr_reg_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_ptr_reg_reg_rep,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(mem_reg_1),
        .CLKBWRCLK(mem_reg_1),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[31:10],DOBDO}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(s_axis_tx_fifo_udp_payload_axis_tready),
        .ENBWREN(mem_reg_2),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(mem_reg_3),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({s_axis_tx_fifo_udp_payload_axis_tvalid,s_axis_tx_fifo_udp_payload_axis_tvalid,s_axis_tx_fifo_udp_payload_axis_tvalid,s_axis_tx_fifo_udp_payload_axis_tvalid}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg[0]_i_2__3 
       (.I0(rd_ptr_reg_reg[0]),
        .O(\rd_ptr_reg[0]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__3_n_7 ),
        .Q(rd_ptr_reg_reg[0]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[0]_i_1__3 
       (.CI(1'b0),
        .CO({\rd_ptr_reg_reg[0]_i_1__3_n_0 ,\rd_ptr_reg_reg[0]_i_1__3_n_1 ,\rd_ptr_reg_reg[0]_i_1__3_n_2 ,\rd_ptr_reg_reg[0]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rd_ptr_reg_reg[0]_i_1__3_n_4 ,\rd_ptr_reg_reg[0]_i_1__3_n_5 ,\rd_ptr_reg_reg[0]_i_1__3_n_6 ,\rd_ptr_reg_reg[0]_i_1__3_n_7 }),
        .S({rd_ptr_reg_reg[3:1],\rd_ptr_reg[0]_i_2__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[10] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__3_n_5 ),
        .Q(rd_ptr_reg_reg[10]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[11] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__3_n_4 ),
        .Q(rd_ptr_reg_reg[11]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[1] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__3_n_6 ),
        .Q(rd_ptr_reg_reg[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[2] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__3_n_5 ),
        .Q(rd_ptr_reg_reg[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[3] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[0]_i_1__3_n_4 ),
        .Q(rd_ptr_reg_reg[3]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[4] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__3_n_7 ),
        .Q(rd_ptr_reg_reg[4]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[4]_i_1__3 
       (.CI(\rd_ptr_reg_reg[0]_i_1__3_n_0 ),
        .CO({\rd_ptr_reg_reg[4]_i_1__3_n_0 ,\rd_ptr_reg_reg[4]_i_1__3_n_1 ,\rd_ptr_reg_reg[4]_i_1__3_n_2 ,\rd_ptr_reg_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg[4]_i_1__3_n_4 ,\rd_ptr_reg_reg[4]_i_1__3_n_5 ,\rd_ptr_reg_reg[4]_i_1__3_n_6 ,\rd_ptr_reg_reg[4]_i_1__3_n_7 }),
        .S(rd_ptr_reg_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[5] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__3_n_6 ),
        .Q(rd_ptr_reg_reg[5]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[6] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__3_n_5 ),
        .Q(rd_ptr_reg_reg[6]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[7] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[4]_i_1__3_n_4 ),
        .Q(rd_ptr_reg_reg[7]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[8] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__3_n_7 ),
        .Q(rd_ptr_reg_reg[8]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rd_ptr_reg_reg[8]_i_1__3 
       (.CI(\rd_ptr_reg_reg[4]_i_1__3_n_0 ),
        .CO({\NLW_rd_ptr_reg_reg[8]_i_1__3_CO_UNCONNECTED [3],\rd_ptr_reg_reg[8]_i_1__3_n_1 ,\rd_ptr_reg_reg[8]_i_1__3_n_2 ,\rd_ptr_reg_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg[8]_i_1__3_n_4 ,\rd_ptr_reg_reg[8]_i_1__3_n_5 ,\rd_ptr_reg_reg[8]_i_1__3_n_6 ,\rd_ptr_reg_reg[8]_i_1__3_n_7 }),
        .S(rd_ptr_reg_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[9] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg[8]_i_1__3_n_6 ),
        .Q(rd_ptr_reg_reg[9]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[0] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_rep[0]_i_1__0_n_0 ),
        .Q(rd_ptr_reg_reg_rep[0]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[10] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg_rep[10]_i_2__1_n_6 ),
        .Q(rd_ptr_reg_reg_rep[10]),
        .R(sync_reg));
  CARRY4 \rd_ptr_reg_reg_rep[10]_i_2__1 
       (.CI(\rd_ptr_reg_reg_rep[8]_i_1__3_n_0 ),
        .CO({\NLW_rd_ptr_reg_reg_rep[10]_i_2__1_CO_UNCONNECTED [3:1],\rd_ptr_reg_reg_rep[10]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rd_ptr_reg_reg_rep[10]_i_2__1_O_UNCONNECTED [3:2],\rd_ptr_reg_reg_rep[10]_i_2__1_n_6 ,\rd_ptr_reg_reg_rep[10]_i_2__1_n_7 }),
        .S({1'b0,1'b0,rd_ptr_reg_reg[10:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[1] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg_rep[4]_i_1__3_n_7 ),
        .Q(rd_ptr_reg_reg_rep[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[2] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg_rep[4]_i_1__3_n_6 ),
        .Q(rd_ptr_reg_reg_rep[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[3] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg_rep[4]_i_1__3_n_5 ),
        .Q(rd_ptr_reg_reg_rep[3]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[4] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg_rep[4]_i_1__3_n_4 ),
        .Q(rd_ptr_reg_reg_rep[4]),
        .R(sync_reg));
  CARRY4 \rd_ptr_reg_reg_rep[4]_i_1__3 
       (.CI(1'b0),
        .CO({\rd_ptr_reg_reg_rep[4]_i_1__3_n_0 ,\rd_ptr_reg_reg_rep[4]_i_1__3_n_1 ,\rd_ptr_reg_reg_rep[4]_i_1__3_n_2 ,\rd_ptr_reg_reg_rep[4]_i_1__3_n_3 }),
        .CYINIT(rd_ptr_reg_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg_rep[4]_i_1__3_n_4 ,\rd_ptr_reg_reg_rep[4]_i_1__3_n_5 ,\rd_ptr_reg_reg_rep[4]_i_1__3_n_6 ,\rd_ptr_reg_reg_rep[4]_i_1__3_n_7 }),
        .S(rd_ptr_reg_reg[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[5] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg_rep[8]_i_1__3_n_7 ),
        .Q(rd_ptr_reg_reg_rep[5]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[6] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg_rep[8]_i_1__3_n_6 ),
        .Q(rd_ptr_reg_reg_rep[6]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[7] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg_rep[8]_i_1__3_n_5 ),
        .Q(rd_ptr_reg_reg_rep[7]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[8] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg_rep[8]_i_1__3_n_4 ),
        .Q(rd_ptr_reg_reg_rep[8]),
        .R(sync_reg));
  CARRY4 \rd_ptr_reg_reg_rep[8]_i_1__3 
       (.CI(\rd_ptr_reg_reg_rep[4]_i_1__3_n_0 ),
        .CO({\rd_ptr_reg_reg_rep[8]_i_1__3_n_0 ,\rd_ptr_reg_reg_rep[8]_i_1__3_n_1 ,\rd_ptr_reg_reg_rep[8]_i_1__3_n_2 ,\rd_ptr_reg_reg_rep[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_ptr_reg_reg_rep[8]_i_1__3_n_4 ,\rd_ptr_reg_reg_rep[8]_i_1__3_n_5 ,\rd_ptr_reg_reg_rep[8]_i_1__3_n_6 ,\rd_ptr_reg_reg_rep[8]_i_1__3_n_7 }),
        .S(rd_ptr_reg_reg[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg_rep[9] 
       (.C(mem_reg_1),
        .CE(\rd_ptr_reg_rep[10]_i_1__0_n_0 ),
        .D(\rd_ptr_reg_reg_rep[10]_i_2__1_n_7 ),
        .Q(rd_ptr_reg_reg_rep[9]),
        .R(sync_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg_rep[0]_i_1__0 
       (.I0(rd_ptr_reg_reg[0]),
        .O(\rd_ptr_reg_rep[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000005575FFFF)) 
    \rd_ptr_reg_rep[10]_i_1__0 
       (.I0(p_1_in),
        .I1(CO),
        .I2(\m_axis_tvalid_pipe_reg_reg[0]_0 ),
        .I3(\m_axis_tvalid_pipe_reg_reg[0]_1 ),
        .I4(tx_udp_payload_axis_tvalid),
        .I5(empty),
        .O(\rd_ptr_reg_rep[10]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    s_axis_tx_fifo_udp_payload_axis_tready_INST_0
       (.I0(full),
        .O(s_axis_tx_fifo_udp_payload_axis_tready));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_ptr_reg[0]_i_1__3 
       (.I0(s_axis_tx_fifo_udp_payload_axis_tvalid),
        .I1(full),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr_reg[0]_i_3__2 
       (.I0(wr_ptr_reg_reg[0]),
        .O(\wr_ptr_reg[0]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(mem_reg_1),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[0]_i_2__1_n_7 ),
        .Q(wr_ptr_reg_reg[0]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wr_ptr_reg_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\wr_ptr_reg_reg[0]_i_2__1_n_0 ,\wr_ptr_reg_reg[0]_i_2__1_n_1 ,\wr_ptr_reg_reg[0]_i_2__1_n_2 ,\wr_ptr_reg_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wr_ptr_reg_reg[0]_i_2__1_n_4 ,\wr_ptr_reg_reg[0]_i_2__1_n_5 ,\wr_ptr_reg_reg[0]_i_2__1_n_6 ,\wr_ptr_reg_reg[0]_i_2__1_n_7 }),
        .S({wr_ptr_reg_reg[3:1],\wr_ptr_reg[0]_i_3__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[10] 
       (.C(mem_reg_1),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[8]_i_1__1_n_5 ),
        .Q(wr_ptr_reg_reg[10]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[11] 
       (.C(mem_reg_1),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[8]_i_1__1_n_4 ),
        .Q(wr_ptr_reg_reg__0),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[1] 
       (.C(mem_reg_1),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[0]_i_2__1_n_6 ),
        .Q(wr_ptr_reg_reg[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[2] 
       (.C(mem_reg_1),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[0]_i_2__1_n_5 ),
        .Q(wr_ptr_reg_reg[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[3] 
       (.C(mem_reg_1),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[0]_i_2__1_n_4 ),
        .Q(wr_ptr_reg_reg[3]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[4] 
       (.C(mem_reg_1),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[4]_i_1__2_n_7 ),
        .Q(wr_ptr_reg_reg[4]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wr_ptr_reg_reg[4]_i_1__2 
       (.CI(\wr_ptr_reg_reg[0]_i_2__1_n_0 ),
        .CO({\wr_ptr_reg_reg[4]_i_1__2_n_0 ,\wr_ptr_reg_reg[4]_i_1__2_n_1 ,\wr_ptr_reg_reg[4]_i_1__2_n_2 ,\wr_ptr_reg_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_ptr_reg_reg[4]_i_1__2_n_4 ,\wr_ptr_reg_reg[4]_i_1__2_n_5 ,\wr_ptr_reg_reg[4]_i_1__2_n_6 ,\wr_ptr_reg_reg[4]_i_1__2_n_7 }),
        .S(wr_ptr_reg_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[5] 
       (.C(mem_reg_1),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[4]_i_1__2_n_6 ),
        .Q(wr_ptr_reg_reg[5]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[6] 
       (.C(mem_reg_1),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[4]_i_1__2_n_5 ),
        .Q(wr_ptr_reg_reg[6]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[7] 
       (.C(mem_reg_1),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[4]_i_1__2_n_4 ),
        .Q(wr_ptr_reg_reg[7]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[8] 
       (.C(mem_reg_1),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[8]_i_1__1_n_7 ),
        .Q(wr_ptr_reg_reg[8]),
        .R(sync_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wr_ptr_reg_reg[8]_i_1__1 
       (.CI(\wr_ptr_reg_reg[4]_i_1__2_n_0 ),
        .CO({\NLW_wr_ptr_reg_reg[8]_i_1__1_CO_UNCONNECTED [3],\wr_ptr_reg_reg[8]_i_1__1_n_1 ,\wr_ptr_reg_reg[8]_i_1__1_n_2 ,\wr_ptr_reg_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_ptr_reg_reg[8]_i_1__1_n_4 ,\wr_ptr_reg_reg[8]_i_1__1_n_5 ,\wr_ptr_reg_reg[8]_i_1__1_n_6 ,\wr_ptr_reg_reg[8]_i_1__1_n_7 }),
        .S({wr_ptr_reg_reg__0,wr_ptr_reg_reg[10:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[9] 
       (.C(mem_reg_1),
        .CE(p_0_in),
        .D(\wr_ptr_reg_reg[8]_i_1__1_n_6 ),
        .Q(wr_ptr_reg_reg[9]),
        .R(sync_reg));
endmodule

(* ORIG_REF_NAME = "axis_gmii_rx" *) 
module design_1_axis_udp_ethernet_0_0_axis_gmii_rx
   (gmii_rx_dv_d0,
    gmii_rx_dv_d1_reg_0,
    gmii_rx_dv_d2,
    gmii_rx_dv_d3,
    rx_fifo_axis_tlast,
    rx_fifo_axis_tuser,
    rx_fifo_axis_tvalid,
    \gmii_rxd_d0_reg[7]_0 ,
    m_axis_tuser_reg_reg_0,
    overflow_reg111_out,
    m_axis_tuser_reg_reg_1,
    \m_axis_tdata_reg_reg[7]_0 ,
    Q,
    output_clk,
    gmii_rx_dv_d00,
    gmii_rx_dv_d20,
    gmii_rx_dv_d30,
    gmii_rx_dv_d40,
    output_q1,
    mii_locked_reg_0,
    \gmii_rxd_d0_reg[0]_0 ,
    output_q2,
    overflow_reg1__1,
    s_rst_sync3_reg,
    D);
  output gmii_rx_dv_d0;
  output gmii_rx_dv_d1_reg_0;
  output gmii_rx_dv_d2;
  output gmii_rx_dv_d3;
  output rx_fifo_axis_tlast;
  output rx_fifo_axis_tuser;
  output rx_fifo_axis_tvalid;
  output [1:0]\gmii_rxd_d0_reg[7]_0 ;
  output [0:0]m_axis_tuser_reg_reg_0;
  output overflow_reg111_out;
  output m_axis_tuser_reg_reg_1;
  output [7:0]\m_axis_tdata_reg_reg[7]_0 ;
  input [0:0]Q;
  input output_clk;
  input gmii_rx_dv_d00;
  input gmii_rx_dv_d20;
  input gmii_rx_dv_d30;
  input gmii_rx_dv_d40;
  input [4:0]output_q1;
  input mii_locked_reg_0;
  input [0:0]\gmii_rxd_d0_reg[0]_0 ;
  input [0:0]output_q2;
  input overflow_reg1__1;
  input s_rst_sync3_reg;
  input [3:0]D;

  wire [3:0]D;
  wire \FSM_onehot_state_reg[0]_i_2__0_n_0 ;
  wire \FSM_onehot_state_reg[1]_i_2__0_n_0 ;
  wire \FSM_onehot_state_reg[1]_i_3_n_0 ;
  wire [0:0]Q;
  wire [31:0]crc_next;
  wire [31:0]crc_state;
  wire \crc_state[31]_i_1__0_n_0 ;
  wire eth_crc_8_n_32;
  wire eth_crc_8_n_33;
  wire eth_crc_8_n_34;
  wire eth_crc_8_n_35;
  wire gmii_rx_dv_d0;
  wire gmii_rx_dv_d00;
  wire gmii_rx_dv_d0_i_1_n_0;
  wire gmii_rx_dv_d1_reg_0;
  wire gmii_rx_dv_d2;
  wire gmii_rx_dv_d20;
  wire gmii_rx_dv_d3;
  wire gmii_rx_dv_d30;
  wire gmii_rx_dv_d4;
  wire gmii_rx_dv_d40;
  wire gmii_rx_er_d0;
  wire gmii_rx_er_d01_out;
  wire gmii_rx_er_d1;
  wire gmii_rx_er_d2;
  wire gmii_rx_er_d3;
  wire gmii_rx_er_d4_reg_n_0;
  wire \gmii_rxd_d0[0]_i_1_n_0 ;
  wire \gmii_rxd_d0[1]_i_1_n_0 ;
  wire \gmii_rxd_d0[2]_i_1_n_0 ;
  wire \gmii_rxd_d0[3]_i_1_n_0 ;
  wire [0:0]\gmii_rxd_d0_reg[0]_0 ;
  wire [1:0]\gmii_rxd_d0_reg[7]_0 ;
  wire \gmii_rxd_d0_reg_n_0_[0] ;
  wire \gmii_rxd_d0_reg_n_0_[1] ;
  wire \gmii_rxd_d0_reg_n_0_[2] ;
  wire \gmii_rxd_d0_reg_n_0_[3] ;
  wire [7:0]gmii_rxd_d1;
  wire [7:0]gmii_rxd_d2;
  wire [7:0]gmii_rxd_d3;
  wire gmii_rxd_d4;
  wire \gmii_rxd_d4_reg_n_0_[0] ;
  wire \gmii_rxd_d4_reg_n_0_[1] ;
  wire \gmii_rxd_d4_reg_n_0_[2] ;
  wire \gmii_rxd_d4_reg_n_0_[3] ;
  wire \gmii_rxd_d4_reg_n_0_[4] ;
  wire \gmii_rxd_d4_reg_n_0_[5] ;
  wire \gmii_rxd_d4_reg_n_0_[6] ;
  wire \gmii_rxd_d4_reg_n_0_[7] ;
  wire i__carry__0_i_1__6_n_0;
  wire i__carry__0_i_2__6_n_0;
  wire i__carry__0_i_3__6_n_0;
  wire i__carry__0_i_4__6_n_0;
  wire i__carry__1_i_1__6_n_0;
  wire i__carry__1_i_2__5_n_0;
  wire i__carry__1_i_3__5_n_0;
  wire i__carry_i_1__6_n_0;
  wire i__carry_i_2__6_n_0;
  wire i__carry_i_3__5_n_0;
  wire i__carry_i_4__2_n_0;
  wire \m_axis_tdata_reg[0]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[7]_i_2__0_n_0 ;
  wire [7:0]\m_axis_tdata_reg_reg[7]_0 ;
  wire m_axis_tlast_next;
  wire m_axis_tuser_next1;
  wire \m_axis_tuser_next1_inferred__0/i__carry__0_n_0 ;
  wire \m_axis_tuser_next1_inferred__0/i__carry__0_n_1 ;
  wire \m_axis_tuser_next1_inferred__0/i__carry__0_n_2 ;
  wire \m_axis_tuser_next1_inferred__0/i__carry__0_n_3 ;
  wire \m_axis_tuser_next1_inferred__0/i__carry__1_n_2 ;
  wire \m_axis_tuser_next1_inferred__0/i__carry__1_n_3 ;
  wire \m_axis_tuser_next1_inferred__0/i__carry_n_0 ;
  wire \m_axis_tuser_next1_inferred__0/i__carry_n_1 ;
  wire \m_axis_tuser_next1_inferred__0/i__carry_n_2 ;
  wire \m_axis_tuser_next1_inferred__0/i__carry_n_3 ;
  wire m_axis_tuser_next4_out;
  wire m_axis_tuser_reg_i_2_n_0;
  wire [0:0]m_axis_tuser_reg_reg_0;
  wire m_axis_tuser_reg_reg_1;
  wire m_axis_tvalid_reg_i_1_n_0;
  wire mii_locked_i_1_n_0;
  wire mii_locked_reg_0;
  wire mii_locked_reg_n_0;
  wire mii_odd;
  wire mii_odd_i_1_n_0;
  wire mii_odd_i_2_n_0;
  wire output_clk;
  wire [4:0]output_q1;
  wire [0:0]output_q2;
  wire overflow_reg111_out;
  wire overflow_reg1__1;
  wire [1:0]p_0_in;
  wire reset_crc;
  wire rx_fifo_axis_tlast;
  wire rx_fifo_axis_tuser;
  wire rx_fifo_axis_tvalid;
  wire s_rst_sync3_reg;
  wire state_next1;
  wire [2:0]state_next__0;
  wire [2:2]state_reg;
  wire update_crc;
  wire [3:0]\NLW_m_axis_tuser_next1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_m_axis_tuser_next1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_m_axis_tuser_next1_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_axis_tuser_next1_inferred__0/i__carry__1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h4F444F4F4F444F44)) 
    \FSM_onehot_state_reg[0]_i_1__0 
       (.I0(\FSM_onehot_state_reg[1]_i_2__0_n_0 ),
        .I1(reset_crc),
        .I2(output_q1[0]),
        .I3(state_reg),
        .I4(\FSM_onehot_state_reg[0]_i_2__0_n_0 ),
        .I5(update_crc),
        .O(state_next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state_reg[0]_i_2__0 
       (.I0(gmii_rx_dv_d4),
        .I1(gmii_rx_er_d4_reg_n_0),
        .O(\FSM_onehot_state_reg[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \FSM_onehot_state_reg[1]_i_1__0 
       (.I0(\FSM_onehot_state_reg[1]_i_2__0_n_0 ),
        .I1(reset_crc),
        .I2(output_q1[0]),
        .I3(gmii_rx_er_d4_reg_n_0),
        .I4(gmii_rx_dv_d4),
        .I5(update_crc),
        .O(state_next__0[1]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \FSM_onehot_state_reg[1]_i_2__0 
       (.I0(gmii_rx_er_d4_reg_n_0),
        .I1(\gmii_rxd_d4_reg_n_0_[1] ),
        .I2(gmii_rx_dv_d4),
        .I3(\gmii_rxd_d4_reg_n_0_[7] ),
        .I4(\FSM_onehot_state_reg[1]_i_3_n_0 ),
        .O(\FSM_onehot_state_reg[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \FSM_onehot_state_reg[1]_i_3 
       (.I0(\gmii_rxd_d4_reg_n_0_[0] ),
        .I1(\gmii_rxd_d4_reg_n_0_[5] ),
        .I2(\gmii_rxd_d4_reg_n_0_[3] ),
        .I3(\gmii_rxd_d4_reg_n_0_[2] ),
        .I4(\gmii_rxd_d4_reg_n_0_[4] ),
        .I5(\gmii_rxd_d4_reg_n_0_[6] ),
        .O(\FSM_onehot_state_reg[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_state_reg[2]_i_1__0 
       (.I0(mii_odd),
        .I1(\gmii_rxd_d0_reg[0]_0 ),
        .O(gmii_rxd_d4));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state_reg[2]_i_2__0 
       (.I0(state_reg),
        .I1(output_q1[0]),
        .I2(gmii_rx_dv_d4),
        .I3(gmii_rx_er_d4_reg_n_0),
        .I4(update_crc),
        .O(state_next__0[2]));
  (* FSM_ENCODED_STATES = "STATE_PAYLOAD:010,STATE_WAIT_LAST:100,STATE_IDLE:001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg_reg[0] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(state_next__0[0]),
        .Q(reset_crc),
        .S(Q));
  (* FSM_ENCODED_STATES = "STATE_PAYLOAD:010,STATE_WAIT_LAST:100,STATE_IDLE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg_reg[1] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(state_next__0[1]),
        .Q(update_crc),
        .R(Q));
  (* FSM_ENCODED_STATES = "STATE_PAYLOAD:010,STATE_WAIT_LAST:100,STATE_IDLE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg_reg[2] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(state_next__0[2]),
        .Q(state_reg),
        .R(Q));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \crc_state[31]_i_1__0 
       (.I0(Q),
        .I1(\gmii_rxd_d0_reg[0]_0 ),
        .I2(mii_odd),
        .I3(reset_crc),
        .O(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[0] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[0]),
        .Q(crc_state[0]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[10] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[10]),
        .Q(crc_state[10]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[11] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[11]),
        .Q(crc_state[11]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[12] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[12]),
        .Q(crc_state[12]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[13] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[13]),
        .Q(crc_state[13]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[14] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[14]),
        .Q(crc_state[14]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[15] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[15]),
        .Q(crc_state[15]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[16] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[16]),
        .Q(crc_state[16]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[17] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[17]),
        .Q(crc_state[17]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[18] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[18]),
        .Q(crc_state[18]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[19] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[19]),
        .Q(crc_state[19]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[1] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[1]),
        .Q(crc_state[1]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[20] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[20]),
        .Q(crc_state[20]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[21] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[21]),
        .Q(crc_state[21]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[22] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[22]),
        .Q(crc_state[22]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[23] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[23]),
        .Q(crc_state[23]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[24] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[24]),
        .Q(crc_state[24]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[25] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[25]),
        .Q(crc_state[25]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[26] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[26]),
        .Q(crc_state[26]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[27] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[27]),
        .Q(crc_state[27]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[28] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[28]),
        .Q(crc_state[28]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[29] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[29]),
        .Q(crc_state[29]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[2] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[2]),
        .Q(crc_state[2]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[30] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[30]),
        .Q(crc_state[30]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[31] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[31]),
        .Q(crc_state[31]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[3] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[3]),
        .Q(crc_state[3]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[4] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[4]),
        .Q(crc_state[4]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[5] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[5]),
        .Q(crc_state[5]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[6] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[6]),
        .Q(crc_state[6]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[7] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[7]),
        .Q(crc_state[7]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[8] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[8]),
        .Q(crc_state[8]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[9] 
       (.C(output_clk),
        .CE(m_axis_tvalid_reg_i_1_n_0),
        .D(crc_next[9]),
        .Q(crc_state[9]),
        .S(\crc_state[31]_i_1__0_n_0 ));
  design_1_axis_udp_ethernet_0_0_lfsr_2 eth_crc_8
       (.D(crc_next),
        .Q(crc_state),
        .\crc_state_reg[0] (eth_crc_8_n_35),
        .\crc_state_reg[1] (eth_crc_8_n_32),
        .\crc_state_reg[31] ({\gmii_rxd_d4_reg_n_0_[7] ,\gmii_rxd_d4_reg_n_0_[6] ,\gmii_rxd_d4_reg_n_0_[5] ,\gmii_rxd_d4_reg_n_0_[4] ,\gmii_rxd_d4_reg_n_0_[3] ,\gmii_rxd_d4_reg_n_0_[2] ,\gmii_rxd_d4_reg_n_0_[1] ,\gmii_rxd_d4_reg_n_0_[0] }),
        .\crc_state_reg[6] (eth_crc_8_n_34),
        .\gmii_rxd_d4_reg[7] (eth_crc_8_n_33));
  LUT4 #(
    .INIT(16'hBF00)) 
    gmii_rx_dv_d0_i_1
       (.I0(gmii_rx_dv_d0),
        .I1(\gmii_rxd_d0_reg[0]_0 ),
        .I2(mii_odd),
        .I3(output_q1[0]),
        .O(gmii_rx_dv_d0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gmii_rx_dv_d0_reg
       (.C(output_clk),
        .CE(1'b1),
        .D(gmii_rx_dv_d0_i_1_n_0),
        .Q(gmii_rx_dv_d0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    gmii_rx_dv_d1_reg
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rx_dv_d00),
        .Q(gmii_rx_dv_d1_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    gmii_rx_dv_d2_reg
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rx_dv_d20),
        .Q(gmii_rx_dv_d2),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    gmii_rx_dv_d3_reg
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rx_dv_d30),
        .Q(gmii_rx_dv_d3),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    gmii_rx_dv_d4_reg
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rx_dv_d40),
        .Q(gmii_rx_dv_d4),
        .R(Q));
  LUT5 #(
    .INIT(32'h80FFFF80)) 
    gmii_rx_er_d0_i_1
       (.I0(\gmii_rxd_d0_reg[0]_0 ),
        .I1(mii_odd),
        .I2(gmii_rx_er_d0),
        .I3(output_q2),
        .I4(output_q1[0]),
        .O(gmii_rx_er_d01_out));
  FDRE #(
    .INIT(1'b0)) 
    gmii_rx_er_d0_reg
       (.C(output_clk),
        .CE(1'b1),
        .D(gmii_rx_er_d01_out),
        .Q(gmii_rx_er_d0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    gmii_rx_er_d1_reg
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rx_er_d0),
        .Q(gmii_rx_er_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    gmii_rx_er_d2_reg
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rx_er_d1),
        .Q(gmii_rx_er_d2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    gmii_rx_er_d3_reg
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rx_er_d2),
        .Q(gmii_rx_er_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    gmii_rx_er_d4_reg
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rx_er_d3),
        .Q(gmii_rx_er_d4_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \gmii_rxd_d0[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(\gmii_rxd_d0_reg[0]_0 ),
        .I2(output_q1[1]),
        .O(\gmii_rxd_d0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gmii_rxd_d0[1]_i_1 
       (.I0(p_0_in[1]),
        .I1(\gmii_rxd_d0_reg[0]_0 ),
        .I2(output_q1[2]),
        .O(\gmii_rxd_d0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gmii_rxd_d0[2]_i_1 
       (.I0(\gmii_rxd_d0_reg[7]_0 [0]),
        .I1(\gmii_rxd_d0_reg[0]_0 ),
        .I2(output_q1[3]),
        .O(\gmii_rxd_d0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gmii_rxd_d0[3]_i_1 
       (.I0(\gmii_rxd_d0_reg[7]_0 [1]),
        .I1(\gmii_rxd_d0_reg[0]_0 ),
        .I2(output_q1[4]),
        .O(\gmii_rxd_d0[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d0_reg[0] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\gmii_rxd_d0[0]_i_1_n_0 ),
        .Q(\gmii_rxd_d0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d0_reg[1] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\gmii_rxd_d0[1]_i_1_n_0 ),
        .Q(\gmii_rxd_d0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d0_reg[2] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\gmii_rxd_d0[2]_i_1_n_0 ),
        .Q(\gmii_rxd_d0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d0_reg[3] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\gmii_rxd_d0[3]_i_1_n_0 ),
        .Q(\gmii_rxd_d0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d0_reg[4] 
       (.C(output_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d0_reg[5] 
       (.C(output_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d0_reg[6] 
       (.C(output_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\gmii_rxd_d0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d0_reg[7] 
       (.C(output_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\gmii_rxd_d0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d1_reg[0] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(\gmii_rxd_d0_reg_n_0_[0] ),
        .Q(gmii_rxd_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d1_reg[1] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(\gmii_rxd_d0_reg_n_0_[1] ),
        .Q(gmii_rxd_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d1_reg[2] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(\gmii_rxd_d0_reg_n_0_[2] ),
        .Q(gmii_rxd_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d1_reg[3] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(\gmii_rxd_d0_reg_n_0_[3] ),
        .Q(gmii_rxd_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d1_reg[4] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(p_0_in[0]),
        .Q(gmii_rxd_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d1_reg[5] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(p_0_in[1]),
        .Q(gmii_rxd_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d1_reg[6] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(\gmii_rxd_d0_reg[7]_0 [0]),
        .Q(gmii_rxd_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d1_reg[7] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(\gmii_rxd_d0_reg[7]_0 [1]),
        .Q(gmii_rxd_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d2_reg[0] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d1[0]),
        .Q(gmii_rxd_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d2_reg[1] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d1[1]),
        .Q(gmii_rxd_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d2_reg[2] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d1[2]),
        .Q(gmii_rxd_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d2_reg[3] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d1[3]),
        .Q(gmii_rxd_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d2_reg[4] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d1[4]),
        .Q(gmii_rxd_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d2_reg[5] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d1[5]),
        .Q(gmii_rxd_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d2_reg[6] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d1[6]),
        .Q(gmii_rxd_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d2_reg[7] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d1[7]),
        .Q(gmii_rxd_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d3_reg[0] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d2[0]),
        .Q(gmii_rxd_d3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d3_reg[1] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d2[1]),
        .Q(gmii_rxd_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d3_reg[2] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d2[2]),
        .Q(gmii_rxd_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d3_reg[3] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d2[3]),
        .Q(gmii_rxd_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d3_reg[4] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d2[4]),
        .Q(gmii_rxd_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d3_reg[5] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d2[5]),
        .Q(gmii_rxd_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d3_reg[6] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d2[6]),
        .Q(gmii_rxd_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d3_reg[7] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d2[7]),
        .Q(gmii_rxd_d3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d4_reg[0] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d3[0]),
        .Q(\gmii_rxd_d4_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d4_reg[1] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d3[1]),
        .Q(\gmii_rxd_d4_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d4_reg[2] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d3[2]),
        .Q(\gmii_rxd_d4_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d4_reg[3] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d3[3]),
        .Q(\gmii_rxd_d4_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d4_reg[4] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d3[4]),
        .Q(\gmii_rxd_d4_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d4_reg[5] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d3[5]),
        .Q(\gmii_rxd_d4_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d4_reg[6] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d3[6]),
        .Q(\gmii_rxd_d4_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_d4_reg[7] 
       (.C(output_clk),
        .CE(gmii_rxd_d4),
        .D(gmii_rxd_d3[7]),
        .Q(\gmii_rxd_d4_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    i__carry__0_i_1__6
       (.I0(crc_next[23]),
        .I1(gmii_rxd_d1[7]),
        .I2(gmii_rxd_d1[5]),
        .I3(crc_next[21]),
        .I4(gmii_rxd_d1[6]),
        .I5(crc_next[22]),
        .O(i__carry__0_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    i__carry__0_i_2__6
       (.I0(crc_next[20]),
        .I1(gmii_rxd_d1[4]),
        .I2(gmii_rxd_d1[2]),
        .I3(crc_next[18]),
        .I4(gmii_rxd_d1[3]),
        .I5(crc_next[19]),
        .O(i__carry__0_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    i__carry__0_i_3__6
       (.I0(crc_next[17]),
        .I1(gmii_rxd_d1[1]),
        .I2(gmii_rxd_d2[7]),
        .I3(crc_next[15]),
        .I4(gmii_rxd_d1[0]),
        .I5(crc_next[16]),
        .O(i__carry__0_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    i__carry__0_i_4__6
       (.I0(crc_next[14]),
        .I1(gmii_rxd_d2[6]),
        .I2(gmii_rxd_d2[5]),
        .I3(crc_next[13]),
        .I4(gmii_rxd_d2[4]),
        .I5(crc_next[12]),
        .O(i__carry__0_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h8124184218428124)) 
    i__carry__1_i_1__6
       (.I0(\gmii_rxd_d0_reg[7]_0 [1]),
        .I1(eth_crc_8_n_33),
        .I2(eth_crc_8_n_34),
        .I3(eth_crc_8_n_32),
        .I4(eth_crc_8_n_35),
        .I5(\gmii_rxd_d0_reg[7]_0 [0]),
        .O(i__carry__1_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    i__carry__1_i_2__5
       (.I0(crc_next[28]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(crc_next[29]),
        .I4(\gmii_rxd_d0_reg_n_0_[3] ),
        .I5(crc_next[27]),
        .O(i__carry__1_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    i__carry__1_i_3__5
       (.I0(crc_next[26]),
        .I1(\gmii_rxd_d0_reg_n_0_[2] ),
        .I2(\gmii_rxd_d0_reg_n_0_[0] ),
        .I3(crc_next[24]),
        .I4(\gmii_rxd_d0_reg_n_0_[1] ),
        .I5(crc_next[25]),
        .O(i__carry__1_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    i__carry_i_1__6
       (.I0(crc_next[11]),
        .I1(gmii_rxd_d2[3]),
        .I2(gmii_rxd_d2[1]),
        .I3(crc_next[9]),
        .I4(gmii_rxd_d2[2]),
        .I5(crc_next[10]),
        .O(i__carry_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    i__carry_i_2__6
       (.I0(crc_next[8]),
        .I1(gmii_rxd_d2[0]),
        .I2(gmii_rxd_d3[6]),
        .I3(crc_next[6]),
        .I4(gmii_rxd_d3[7]),
        .I5(crc_next[7]),
        .O(i__carry_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    i__carry_i_3__5
       (.I0(crc_next[5]),
        .I1(gmii_rxd_d3[5]),
        .I2(gmii_rxd_d3[4]),
        .I3(crc_next[4]),
        .I4(gmii_rxd_d3[3]),
        .I5(crc_next[3]),
        .O(i__carry_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    i__carry_i_4__2
       (.I0(crc_next[2]),
        .I1(gmii_rxd_d3[2]),
        .I2(gmii_rxd_d3[0]),
        .I3(crc_next[0]),
        .I4(gmii_rxd_d3[1]),
        .I5(crc_next[1]),
        .O(i__carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axis_tdata_reg[0]_i_1__0 
       (.I0(update_crc),
        .I1(\gmii_rxd_d4_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axis_tdata_reg[1]_i_1__0 
       (.I0(update_crc),
        .I1(\gmii_rxd_d4_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axis_tdata_reg[2]_i_1__0 
       (.I0(update_crc),
        .I1(\gmii_rxd_d4_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axis_tdata_reg[3]_i_1__0 
       (.I0(update_crc),
        .I1(\gmii_rxd_d4_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axis_tdata_reg[4]_i_1__0 
       (.I0(update_crc),
        .I1(\gmii_rxd_d4_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axis_tdata_reg[5]_i_1__0 
       (.I0(update_crc),
        .I1(\gmii_rxd_d4_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axis_tdata_reg[6]_i_1__0 
       (.I0(update_crc),
        .I1(\gmii_rxd_d4_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_axis_tdata_reg[7]_i_1 
       (.I0(\gmii_rxd_d0_reg[0]_0 ),
        .I1(mii_odd),
        .O(state_next1));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axis_tdata_reg[7]_i_2__0 
       (.I0(update_crc),
        .I1(\gmii_rxd_d4_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\m_axis_tdata_reg[0]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[7]_0 [0]),
        .R(state_next1));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\m_axis_tdata_reg[1]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[7]_0 [1]),
        .R(state_next1));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\m_axis_tdata_reg[2]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[7]_0 [2]),
        .R(state_next1));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\m_axis_tdata_reg[3]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[7]_0 [3]),
        .R(state_next1));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\m_axis_tdata_reg[4]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[7]_0 [4]),
        .R(state_next1));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\m_axis_tdata_reg[5]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[7]_0 [5]),
        .R(state_next1));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\m_axis_tdata_reg[6]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[7]_0 [6]),
        .R(state_next1));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\m_axis_tdata_reg[7]_i_2__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[7]_0 [7]),
        .R(state_next1));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    m_axis_tlast_reg_i_1
       (.I0(update_crc),
        .I1(gmii_rx_dv_d4),
        .I2(gmii_rx_er_d4_reg_n_0),
        .I3(output_q1[0]),
        .O(m_axis_tlast_next));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(output_clk),
        .CE(1'b1),
        .D(m_axis_tlast_next),
        .Q(rx_fifo_axis_tlast),
        .R(state_next1));
  CARRY4 \m_axis_tuser_next1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\m_axis_tuser_next1_inferred__0/i__carry_n_0 ,\m_axis_tuser_next1_inferred__0/i__carry_n_1 ,\m_axis_tuser_next1_inferred__0/i__carry_n_2 ,\m_axis_tuser_next1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_axis_tuser_next1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__6_n_0,i__carry_i_2__6_n_0,i__carry_i_3__5_n_0,i__carry_i_4__2_n_0}));
  CARRY4 \m_axis_tuser_next1_inferred__0/i__carry__0 
       (.CI(\m_axis_tuser_next1_inferred__0/i__carry_n_0 ),
        .CO({\m_axis_tuser_next1_inferred__0/i__carry__0_n_0 ,\m_axis_tuser_next1_inferred__0/i__carry__0_n_1 ,\m_axis_tuser_next1_inferred__0/i__carry__0_n_2 ,\m_axis_tuser_next1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_axis_tuser_next1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__6_n_0,i__carry__0_i_2__6_n_0,i__carry__0_i_3__6_n_0,i__carry__0_i_4__6_n_0}));
  CARRY4 \m_axis_tuser_next1_inferred__0/i__carry__1 
       (.CI(\m_axis_tuser_next1_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_m_axis_tuser_next1_inferred__0/i__carry__1_CO_UNCONNECTED [3],m_axis_tuser_next1,\m_axis_tuser_next1_inferred__0/i__carry__1_n_2 ,\m_axis_tuser_next1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_axis_tuser_next1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1__6_n_0,i__carry__1_i_2__5_n_0,i__carry__1_i_3__5_n_0}));
  LUT6 #(
    .INIT(64'hF0F000E000E000E0)) 
    m_axis_tuser_reg_i_1
       (.I0(gmii_rx_er_d1),
        .I1(m_axis_tuser_reg_i_2_n_0),
        .I2(m_axis_tvalid_reg_i_1_n_0),
        .I3(output_q1[0]),
        .I4(gmii_rx_er_d4_reg_n_0),
        .I5(gmii_rx_dv_d4),
        .O(m_axis_tuser_next4_out));
  LUT4 #(
    .INIT(16'hFFFD)) 
    m_axis_tuser_reg_i_2
       (.I0(m_axis_tuser_next1),
        .I1(gmii_rx_er_d2),
        .I2(gmii_rx_er_d3),
        .I3(gmii_rx_er_d0),
        .O(m_axis_tuser_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tuser_reg_reg
       (.C(output_clk),
        .CE(1'b1),
        .D(m_axis_tuser_next4_out),
        .Q(rx_fifo_axis_tuser),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    m_axis_tvalid_reg_i_1
       (.I0(update_crc),
        .I1(mii_odd),
        .I2(\gmii_rxd_d0_reg[0]_0 ),
        .O(m_axis_tvalid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(output_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1_n_0),
        .Q(rx_fifo_axis_tvalid),
        .R(Q));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_i_4__0
       (.I0(rx_fifo_axis_tvalid),
        .I1(s_rst_sync3_reg),
        .O(overflow_reg111_out));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hBBC0)) 
    mii_locked_i_1
       (.I0(output_q1[0]),
        .I1(\gmii_rxd_d0_reg[0]_0 ),
        .I2(mii_odd_i_2_n_0),
        .I3(mii_locked_reg_n_0),
        .O(mii_locked_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mii_locked_reg
       (.C(output_clk),
        .CE(1'b1),
        .D(mii_locked_i_1_n_0),
        .Q(mii_locked_reg_n_0),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h2FF0)) 
    mii_odd_i_1
       (.I0(mii_odd_i_2_n_0),
        .I1(mii_locked_reg_n_0),
        .I2(\gmii_rxd_d0_reg[0]_0 ),
        .I3(mii_odd),
        .O(mii_odd_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    mii_odd_i_2
       (.I0(p_0_in[1]),
        .I1(output_q1[2]),
        .I2(p_0_in[0]),
        .I3(mii_locked_reg_0),
        .O(mii_odd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mii_odd_reg
       (.C(output_clk),
        .CE(1'b1),
        .D(mii_odd_i_1_n_0),
        .Q(mii_odd),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wr_ptr_cur_gray_reg[11]_i_2 
       (.I0(rx_fifo_axis_tuser),
        .I1(rx_fifo_axis_tlast),
        .O(m_axis_tuser_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \wr_ptr_gray_reg[12]_i_1__0 
       (.I0(rx_fifo_axis_tuser),
        .I1(rx_fifo_axis_tvalid),
        .I2(rx_fifo_axis_tlast),
        .I3(overflow_reg1__1),
        .O(m_axis_tuser_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "axis_gmii_tx" *) 
module design_1_axis_udp_ethernet_0_0_axis_gmii_tx
   (s_axis_tready_reg_reg_0,
    mii_odd_reg_reg_0,
    Q,
    d2,
    d1,
    s_axis_tready_reg_reg_1,
    \frame_ptr_reg_reg[0]_0 ,
    state_next,
    gmii_tx_en_reg_reg_0,
    gmii_tx_er_next,
    \gmii_txd_reg_reg[2]_0 ,
    \crc_state_reg[0]_0 ,
    E,
    tx_fifo_axis_tvalid,
    mii_odd_reg_reg_1,
    phy_tx_ctl,
    \frame_ptr_reg_reg[15]_0 ,
    \m_axis_pipe_reg_reg[0]_0 ,
    \mii_msn_reg_reg[0]_0 ,
    SR,
    \gmii_txd_reg_reg[0]_0 );
  output s_axis_tready_reg_reg_0;
  output mii_odd_reg_reg_0;
  output [2:0]Q;
  output [4:0]d2;
  output [4:0]d1;
  output s_axis_tready_reg_reg_1;
  input [0:0]\frame_ptr_reg_reg[0]_0 ;
  input state_next;
  input gmii_tx_en_reg_reg_0;
  input gmii_tx_er_next;
  input [0:0]\gmii_txd_reg_reg[2]_0 ;
  input \crc_state_reg[0]_0 ;
  input [0:0]E;
  input tx_fifo_axis_tvalid;
  input mii_odd_reg_reg_1;
  input phy_tx_ctl;
  input \frame_ptr_reg_reg[15]_0 ;
  input [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  input [0:0]\mii_msn_reg_reg[0]_0 ;
  input [0:0]SR;
  input [0:0]\gmii_txd_reg_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_state_reg[0]_i_2__1_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_3__1_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_4__1_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_2__1_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_4_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_5_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_6_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_3__0_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_4_n_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [31:0]crc_next;
  wire [31:0]crc_state;
  wire \crc_state[31]_i_1_n_0 ;
  wire \crc_state[31]_i_4_n_0 ;
  wire \crc_state_reg[0]_0 ;
  wire [4:0]d1;
  wire [4:0]d2;
  wire [15:0]frame_ptr_reg;
  wire \frame_ptr_reg[0]_i_1_n_0 ;
  wire \frame_ptr_reg[0]_i_2_n_0 ;
  wire \frame_ptr_reg[0]_i_3_n_0 ;
  wire \frame_ptr_reg[10]_i_1_n_0 ;
  wire \frame_ptr_reg[11]_i_1_n_0 ;
  wire \frame_ptr_reg[12]_i_1_n_0 ;
  wire \frame_ptr_reg[13]_i_1_n_0 ;
  wire \frame_ptr_reg[14]_i_1_n_0 ;
  wire \frame_ptr_reg[15]_i_1_n_0 ;
  wire \frame_ptr_reg[15]_i_2__0_n_0 ;
  wire \frame_ptr_reg[15]_i_4__0_n_0 ;
  wire \frame_ptr_reg[1]_i_1_n_0 ;
  wire \frame_ptr_reg[2]_i_1_n_0 ;
  wire \frame_ptr_reg[3]_i_1__0_n_0 ;
  wire \frame_ptr_reg[4]_i_1_n_0 ;
  wire \frame_ptr_reg[5]_i_1_n_0 ;
  wire \frame_ptr_reg[6]_i_1_n_0 ;
  wire \frame_ptr_reg[7]_i_1_n_0 ;
  wire \frame_ptr_reg[8]_i_1_n_0 ;
  wire \frame_ptr_reg[9]_i_1_n_0 ;
  wire [0:0]\frame_ptr_reg_reg[0]_0 ;
  wire \frame_ptr_reg_reg[12]_i_2_n_0 ;
  wire \frame_ptr_reg_reg[12]_i_2_n_1 ;
  wire \frame_ptr_reg_reg[12]_i_2_n_2 ;
  wire \frame_ptr_reg_reg[12]_i_2_n_3 ;
  wire \frame_ptr_reg_reg[12]_i_2_n_4 ;
  wire \frame_ptr_reg_reg[12]_i_2_n_5 ;
  wire \frame_ptr_reg_reg[12]_i_2_n_6 ;
  wire \frame_ptr_reg_reg[12]_i_2_n_7 ;
  wire \frame_ptr_reg_reg[15]_0 ;
  wire \frame_ptr_reg_reg[15]_i_3__0_n_2 ;
  wire \frame_ptr_reg_reg[15]_i_3__0_n_3 ;
  wire \frame_ptr_reg_reg[15]_i_3__0_n_5 ;
  wire \frame_ptr_reg_reg[15]_i_3__0_n_6 ;
  wire \frame_ptr_reg_reg[15]_i_3__0_n_7 ;
  wire \frame_ptr_reg_reg[4]_i_2_n_0 ;
  wire \frame_ptr_reg_reg[4]_i_2_n_1 ;
  wire \frame_ptr_reg_reg[4]_i_2_n_2 ;
  wire \frame_ptr_reg_reg[4]_i_2_n_3 ;
  wire \frame_ptr_reg_reg[4]_i_2_n_4 ;
  wire \frame_ptr_reg_reg[4]_i_2_n_5 ;
  wire \frame_ptr_reg_reg[4]_i_2_n_6 ;
  wire \frame_ptr_reg_reg[4]_i_2_n_7 ;
  wire \frame_ptr_reg_reg[8]_i_2_n_0 ;
  wire \frame_ptr_reg_reg[8]_i_2_n_1 ;
  wire \frame_ptr_reg_reg[8]_i_2_n_2 ;
  wire \frame_ptr_reg_reg[8]_i_2_n_3 ;
  wire \frame_ptr_reg_reg[8]_i_2_n_4 ;
  wire \frame_ptr_reg_reg[8]_i_2_n_5 ;
  wire \frame_ptr_reg_reg[8]_i_2_n_6 ;
  wire \frame_ptr_reg_reg[8]_i_2_n_7 ;
  wire gmii_tx_en_next;
  wire gmii_tx_en_reg_reg_0;
  wire gmii_tx_er_next;
  wire [7:4]gmii_txd_next;
  wire \gmii_txd_reg[0]_i_1_n_0 ;
  wire \gmii_txd_reg[0]_i_2_n_0 ;
  wire \gmii_txd_reg[0]_i_3_n_0 ;
  wire \gmii_txd_reg[1]_i_1_n_0 ;
  wire \gmii_txd_reg[1]_i_2_n_0 ;
  wire \gmii_txd_reg[2]_i_1_n_0 ;
  wire \gmii_txd_reg[2]_i_2_n_0 ;
  wire \gmii_txd_reg[2]_i_3_n_0 ;
  wire \gmii_txd_reg[3]_i_1_n_0 ;
  wire \gmii_txd_reg[3]_i_2_n_0 ;
  wire \gmii_txd_reg[4]_i_1_n_0 ;
  wire \gmii_txd_reg[5]_i_1_n_0 ;
  wire \gmii_txd_reg[6]_i_1_n_0 ;
  wire \gmii_txd_reg[7]_i_3_n_0 ;
  wire [0:0]\gmii_txd_reg_reg[0]_0 ;
  wire [0:0]\gmii_txd_reg_reg[2]_0 ;
  wire in9;
  wire [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  wire mac_gmii_tx_en;
  wire mac_gmii_tx_er;
  wire [7:4]mac_gmii_txd;
  wire [3:0]mii_msn_reg;
  wire \mii_msn_reg[0]_i_2_n_0 ;
  wire \mii_msn_reg[1]_i_2_n_0 ;
  wire \mii_msn_reg[2]_i_2_n_0 ;
  wire \mii_msn_reg[2]_i_3_n_0 ;
  wire \mii_msn_reg[3]_i_3_n_0 ;
  wire \mii_msn_reg[3]_i_4_n_0 ;
  wire \mii_msn_reg[3]_i_5_n_0 ;
  wire [0:0]\mii_msn_reg_reg[0]_0 ;
  wire mii_odd_reg_i_1_n_0;
  wire mii_odd_reg_i_2_n_0;
  wire mii_odd_reg_reg_0;
  wire mii_odd_reg_reg_1;
  wire phy_tx_ctl;
  wire s_axis_tready_next;
  wire s_axis_tready_reg_i_1_n_0;
  wire s_axis_tready_reg_i_2_n_0;
  wire s_axis_tready_reg_i_3_n_0;
  wire s_axis_tready_reg_i_4_n_0;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire [7:0]s_tdata_reg;
  wire \s_tdata_reg[7]_i_1_n_0 ;
  wire \s_tdata_reg[7]_i_2_n_0 ;
  wire \s_tdata_reg[7]_i_3_n_0 ;
  wire \s_tdata_reg[7]_i_4_n_0 ;
  wire \s_tdata_reg[7]_i_5_n_0 ;
  wire \s_tdata_reg[7]_i_6_n_0 ;
  wire state_next;
  wire state_next0_carry__0_i_1_n_0;
  wire state_next0_carry__0_i_2_n_0;
  wire state_next0_carry__0_i_3_n_0;
  wire state_next0_carry__0_i_4_n_0;
  wire state_next0_carry__0_n_1;
  wire state_next0_carry__0_n_2;
  wire state_next0_carry__0_n_3;
  wire state_next0_carry_i_1_n_0;
  wire state_next0_carry_i_2_n_0;
  wire state_next0_carry_i_3_n_0;
  wire state_next0_carry_i_4_n_0;
  wire state_next0_carry_i_5_n_0;
  wire state_next0_carry_i_6_n_0;
  wire state_next0_carry_n_0;
  wire state_next0_carry_n_1;
  wire state_next0_carry_n_2;
  wire state_next0_carry_n_3;
  wire [2:0]state_next__0;
  wire tx_fifo_axis_tvalid;
  wire update_crc1_out;
  wire [3:2]\NLW_frame_ptr_reg_reg[15]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_frame_ptr_reg_reg[15]_i_3__0_O_UNCONNECTED ;
  wire [3:0]NLW_state_next0_carry_O_UNCONNECTED;
  wire [3:0]NLW_state_next0_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFF000D0008)) 
    \FSM_sequential_state_reg[0]_i_1__2 
       (.I0(Q[0]),
        .I1(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(tx_fifo_axis_tvalid),
        .I5(\FSM_sequential_state_reg[0]_i_3__1_n_0 ),
        .O(state_next__0[0]));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \FSM_sequential_state_reg[0]_i_2__1 
       (.I0(\FSM_sequential_state_reg[1]_i_4_n_0 ),
        .I1(frame_ptr_reg[5]),
        .I2(frame_ptr_reg[4]),
        .I3(frame_ptr_reg[3]),
        .I4(frame_ptr_reg[2]),
        .I5(\FSM_sequential_state_reg[1]_i_5_n_0 ),
        .O(\FSM_sequential_state_reg[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hDF50D050DF50CF00)) 
    \FSM_sequential_state_reg[0]_i_3__1 
       (.I0(Q[1]),
        .I1(in9),
        .I2(Q[2]),
        .I3(\FSM_sequential_state_reg[0]_i_4__1_n_0 ),
        .I4(\s_tdata_reg[7]_i_4_n_0 ),
        .I5(Q[0]),
        .O(\FSM_sequential_state_reg[0]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \FSM_sequential_state_reg[0]_i_4__1 
       (.I0(Q[1]),
        .I1(\m_axis_pipe_reg_reg[0]_0 [8]),
        .I2(tx_fifo_axis_tvalid),
        .I3(Q[0]),
        .O(\FSM_sequential_state_reg[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFCF4F0FCFFF4F0F)) 
    \FSM_sequential_state_reg[1]_i_1__2 
       (.I0(\FSM_sequential_state_reg[1]_i_2__1_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_3__0_n_0 ),
        .I2(s_axis_tready_next),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(state_next__0[1]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \FSM_sequential_state_reg[1]_i_2__1 
       (.I0(frame_ptr_reg[3]),
        .I1(frame_ptr_reg[4]),
        .I2(frame_ptr_reg[5]),
        .I3(\FSM_sequential_state_reg[1]_i_4_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_i_5_n_0 ),
        .I5(frame_ptr_reg[2]),
        .O(\FSM_sequential_state_reg[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_state_reg[1]_i_3__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(s_axis_tready_next));
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_state_reg[1]_i_4 
       (.I0(frame_ptr_reg[12]),
        .I1(frame_ptr_reg[13]),
        .I2(frame_ptr_reg[11]),
        .I3(frame_ptr_reg[10]),
        .I4(\FSM_sequential_state_reg[1]_i_6_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state_reg[1]_i_5 
       (.I0(frame_ptr_reg[1]),
        .I1(frame_ptr_reg[0]),
        .O(\FSM_sequential_state_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state_reg[1]_i_6 
       (.I0(frame_ptr_reg[7]),
        .I1(frame_ptr_reg[6]),
        .I2(frame_ptr_reg[14]),
        .I3(frame_ptr_reg[15]),
        .I4(frame_ptr_reg[9]),
        .I5(frame_ptr_reg[8]),
        .O(\FSM_sequential_state_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFEEEFFFF)) 
    \FSM_sequential_state_reg[2]_i_2 
       (.I0(\FSM_sequential_state_reg[2]_i_3__0_n_0 ),
        .I1(Q[0]),
        .I2(\m_axis_pipe_reg_reg[0]_0 [8]),
        .I3(\m_axis_pipe_reg_reg[0]_0 [9]),
        .I4(tx_fifo_axis_tvalid),
        .I5(\FSM_sequential_state_reg[2]_i_4_n_0 ),
        .O(state_next__0[2]));
  LUT6 #(
    .INIT(64'h8A8A8A8A8AAAAAAA)) 
    \FSM_sequential_state_reg[2]_i_3__0 
       (.I0(Q[2]),
        .I1(in9),
        .I2(Q[1]),
        .I3(\m_axis_pipe_reg_reg[0]_0 [8]),
        .I4(tx_fifo_axis_tvalid),
        .I5(Q[0]),
        .O(\FSM_sequential_state_reg[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state_reg[2]_i_4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\FSM_sequential_state_reg[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "STATE_PREAMBLE:001,STATE_PAYLOAD:010,STATE_LAST:011,STATE_PAD:100,STATE_FCS:101,STATE_WAIT_END:110,STATE_IDLE:000,STATE_IFG:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg_reg[0] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(state_next),
        .D(state_next__0[0]),
        .Q(Q[0]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "STATE_PREAMBLE:001,STATE_PAYLOAD:010,STATE_LAST:011,STATE_PAD:100,STATE_FCS:101,STATE_WAIT_END:110,STATE_IDLE:000,STATE_IFG:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg_reg[1] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(state_next),
        .D(state_next__0[1]),
        .Q(Q[1]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "STATE_PREAMBLE:001,STATE_PAYLOAD:010,STATE_LAST:011,STATE_PAD:100,STATE_FCS:101,STATE_WAIT_END:110,STATE_IDLE:000,STATE_IFG:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg_reg[2] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(state_next),
        .D(state_next__0[2]),
        .Q(Q[2]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEBEBAAEB)) 
    \crc_state[31]_i_1 
       (.I0(\frame_ptr_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(E),
        .I4(\crc_state_reg[0]_0 ),
        .I5(\crc_state[31]_i_4_n_0 ),
        .O(\crc_state[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000454500450000)) 
    \crc_state[31]_i_2 
       (.I0(\crc_state[31]_i_4_n_0 ),
        .I1(\crc_state_reg[0]_0 ),
        .I2(E),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(update_crc1_out));
  LUT2 #(
    .INIT(4'h8)) 
    \crc_state[31]_i_4 
       (.I0(\gmii_txd_reg_reg[2]_0 ),
        .I1(mii_odd_reg_reg_0),
        .O(\crc_state[31]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[0] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[0]),
        .Q(crc_state[0]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[10] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[10]),
        .Q(crc_state[10]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[11] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[11]),
        .Q(crc_state[11]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[12] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[12]),
        .Q(crc_state[12]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[13] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[13]),
        .Q(crc_state[13]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[14] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[14]),
        .Q(crc_state[14]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[15] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[15]),
        .Q(crc_state[15]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[16] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[16]),
        .Q(crc_state[16]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[17] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[17]),
        .Q(crc_state[17]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[18] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[18]),
        .Q(crc_state[18]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[19] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[19]),
        .Q(crc_state[19]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[1] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[1]),
        .Q(crc_state[1]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[20] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[20]),
        .Q(crc_state[20]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[21] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[21]),
        .Q(crc_state[21]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[22] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[22]),
        .Q(crc_state[22]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[23] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[23]),
        .Q(crc_state[23]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[24] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[24]),
        .Q(crc_state[24]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[25] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[25]),
        .Q(crc_state[25]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[26] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[26]),
        .Q(crc_state[26]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[27] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[27]),
        .Q(crc_state[27]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[28] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[28]),
        .Q(crc_state[28]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[29] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[29]),
        .Q(crc_state[29]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[2] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[2]),
        .Q(crc_state[2]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[30] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[30]),
        .Q(crc_state[30]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[31] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[31]),
        .Q(crc_state[31]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[3] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[3]),
        .Q(crc_state[3]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[4] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[4]),
        .Q(crc_state[4]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[5] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[5]),
        .Q(crc_state[5]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[6] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[6]),
        .Q(crc_state[6]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[7] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[7]),
        .Q(crc_state[7]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[8] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[8]),
        .Q(crc_state[8]),
        .S(\crc_state[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \crc_state_reg[9] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(update_crc1_out),
        .D(crc_next[9]),
        .Q(crc_state[9]),
        .S(\crc_state[31]_i_1_n_0 ));
  design_1_axis_udp_ethernet_0_0_lfsr eth_crc_8
       (.D(crc_next),
        .Q(crc_state),
        .s_tdata_reg(s_tdata_reg));
  LUT6 #(
    .INIT(64'h0300035733333377)) 
    \frame_ptr_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(frame_ptr_reg[0]),
        .I2(\frame_ptr_reg[0]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\frame_ptr_reg[0]_i_3_n_0 ),
        .O(\frame_ptr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B888BBBB)) 
    \frame_ptr_reg[0]_i_2 
       (.I0(\s_tdata_reg[7]_i_4_n_0 ),
        .I1(Q[0]),
        .I2(\m_axis_pipe_reg_reg[0]_0 [8]),
        .I3(\m_axis_pipe_reg_reg[0]_0 [9]),
        .I4(tx_fifo_axis_tvalid),
        .I5(\FSM_sequential_state_reg[2]_i_4_n_0 ),
        .O(\frame_ptr_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hCEFFFEFF)) 
    \frame_ptr_reg[0]_i_3 
       (.I0(\s_tdata_reg[7]_i_4_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\FSM_sequential_state_reg[1]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[10]_i_1 
       (.I0(\frame_ptr_reg_reg[12]_i_2_n_6 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[11]_i_1 
       (.I0(\frame_ptr_reg_reg[12]_i_2_n_5 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[12]_i_1 
       (.I0(\frame_ptr_reg_reg[12]_i_2_n_4 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[13]_i_1 
       (.I0(\frame_ptr_reg_reg[15]_i_3__0_n_7 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[14]_i_1 
       (.I0(\frame_ptr_reg_reg[15]_i_3__0_n_6 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \frame_ptr_reg[15]_i_1 
       (.I0(state_next),
        .I1(Q[0]),
        .I2(tx_fifo_axis_tvalid),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\frame_ptr_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[15]_i_2__0 
       (.I0(\frame_ptr_reg_reg[15]_i_3__0_n_5 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF8F0F8FC0800F80C)) 
    \frame_ptr_reg[15]_i_4__0 
       (.I0(\FSM_sequential_state_reg[1]_i_2__1_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\s_tdata_reg[7]_i_4_n_0 ),
        .I5(\frame_ptr_reg_reg[15]_0 ),
        .O(\frame_ptr_reg[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[1]_i_1 
       (.I0(\frame_ptr_reg_reg[4]_i_2_n_7 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[2]_i_1 
       (.I0(\frame_ptr_reg_reg[4]_i_2_n_6 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[3]_i_1__0 
       (.I0(\frame_ptr_reg_reg[4]_i_2_n_5 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[4]_i_1 
       (.I0(\frame_ptr_reg_reg[4]_i_2_n_4 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[5]_i_1 
       (.I0(\frame_ptr_reg_reg[8]_i_2_n_7 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[6]_i_1 
       (.I0(\frame_ptr_reg_reg[8]_i_2_n_6 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[7]_i_1 
       (.I0(\frame_ptr_reg_reg[8]_i_2_n_5 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[8]_i_1 
       (.I0(\frame_ptr_reg_reg[8]_i_2_n_4 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA888A888A888)) 
    \frame_ptr_reg[9]_i_1 
       (.I0(\frame_ptr_reg_reg[12]_i_2_n_7 ),
        .I1(\frame_ptr_reg[15]_i_4__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[0]_i_2__1_n_0 ),
        .O(\frame_ptr_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[0] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[0]_i_1_n_0 ),
        .Q(frame_ptr_reg[0]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[10] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[10]_i_1_n_0 ),
        .Q(frame_ptr_reg[10]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[11] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[11]_i_1_n_0 ),
        .Q(frame_ptr_reg[11]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[12] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[12]_i_1_n_0 ),
        .Q(frame_ptr_reg[12]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \frame_ptr_reg_reg[12]_i_2 
       (.CI(\frame_ptr_reg_reg[8]_i_2_n_0 ),
        .CO({\frame_ptr_reg_reg[12]_i_2_n_0 ,\frame_ptr_reg_reg[12]_i_2_n_1 ,\frame_ptr_reg_reg[12]_i_2_n_2 ,\frame_ptr_reg_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\frame_ptr_reg_reg[12]_i_2_n_4 ,\frame_ptr_reg_reg[12]_i_2_n_5 ,\frame_ptr_reg_reg[12]_i_2_n_6 ,\frame_ptr_reg_reg[12]_i_2_n_7 }),
        .S(frame_ptr_reg[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[13] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[13]_i_1_n_0 ),
        .Q(frame_ptr_reg[13]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[14] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[14]_i_1_n_0 ),
        .Q(frame_ptr_reg[14]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[15] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[15]_i_2__0_n_0 ),
        .Q(frame_ptr_reg[15]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \frame_ptr_reg_reg[15]_i_3__0 
       (.CI(\frame_ptr_reg_reg[12]_i_2_n_0 ),
        .CO({\NLW_frame_ptr_reg_reg[15]_i_3__0_CO_UNCONNECTED [3:2],\frame_ptr_reg_reg[15]_i_3__0_n_2 ,\frame_ptr_reg_reg[15]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_frame_ptr_reg_reg[15]_i_3__0_O_UNCONNECTED [3],\frame_ptr_reg_reg[15]_i_3__0_n_5 ,\frame_ptr_reg_reg[15]_i_3__0_n_6 ,\frame_ptr_reg_reg[15]_i_3__0_n_7 }),
        .S({1'b0,frame_ptr_reg[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[1] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[1]_i_1_n_0 ),
        .Q(frame_ptr_reg[1]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[2] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[2]_i_1_n_0 ),
        .Q(frame_ptr_reg[2]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[3] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[3]_i_1__0_n_0 ),
        .Q(frame_ptr_reg[3]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[4] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[4]_i_1_n_0 ),
        .Q(frame_ptr_reg[4]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \frame_ptr_reg_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\frame_ptr_reg_reg[4]_i_2_n_0 ,\frame_ptr_reg_reg[4]_i_2_n_1 ,\frame_ptr_reg_reg[4]_i_2_n_2 ,\frame_ptr_reg_reg[4]_i_2_n_3 }),
        .CYINIT(frame_ptr_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\frame_ptr_reg_reg[4]_i_2_n_4 ,\frame_ptr_reg_reg[4]_i_2_n_5 ,\frame_ptr_reg_reg[4]_i_2_n_6 ,\frame_ptr_reg_reg[4]_i_2_n_7 }),
        .S(frame_ptr_reg[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[5] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[5]_i_1_n_0 ),
        .Q(frame_ptr_reg[5]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[6] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[6]_i_1_n_0 ),
        .Q(frame_ptr_reg[6]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[7] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[7]_i_1_n_0 ),
        .Q(frame_ptr_reg[7]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[8] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[8]_i_1_n_0 ),
        .Q(frame_ptr_reg[8]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \frame_ptr_reg_reg[8]_i_2 
       (.CI(\frame_ptr_reg_reg[4]_i_2_n_0 ),
        .CO({\frame_ptr_reg_reg[8]_i_2_n_0 ,\frame_ptr_reg_reg[8]_i_2_n_1 ,\frame_ptr_reg_reg[8]_i_2_n_2 ,\frame_ptr_reg_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\frame_ptr_reg_reg[8]_i_2_n_4 ,\frame_ptr_reg_reg[8]_i_2_n_5 ,\frame_ptr_reg_reg[8]_i_2_n_6 ,\frame_ptr_reg_reg[8]_i_2_n_7 }),
        .S(frame_ptr_reg[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[9] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\frame_ptr_reg[15]_i_1_n_0 ),
        .D(\frame_ptr_reg[9]_i_1_n_0 ),
        .Q(frame_ptr_reg[9]),
        .R(\frame_ptr_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h55FE)) 
    gmii_tx_en_reg_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(tx_fifo_axis_tvalid),
        .I3(Q[1]),
        .O(gmii_tx_en_next));
  FDRE #(
    .INIT(1'b0)) 
    gmii_tx_en_reg_reg
       (.C(gmii_tx_en_reg_reg_0),
        .CE(state_next),
        .D(gmii_tx_en_next),
        .Q(mac_gmii_tx_en),
        .R(\frame_ptr_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    gmii_tx_er_reg_reg
       (.C(gmii_tx_en_reg_reg_0),
        .CE(state_next),
        .D(gmii_tx_er_next),
        .Q(mac_gmii_tx_er),
        .R(\frame_ptr_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAE00AEAEAEAEAEAE)) 
    \gmii_txd_reg[0]_i_1 
       (.I0(\gmii_txd_reg[0]_i_2_n_0 ),
        .I1(\mii_msn_reg[3]_i_4_n_0 ),
        .I2(\gmii_txd_reg[0]_i_3_n_0 ),
        .I3(mii_msn_reg[0]),
        .I4(\gmii_txd_reg_reg[2]_0 ),
        .I5(mii_odd_reg_reg_0),
        .O(\gmii_txd_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0FEF0F0F0FE)) 
    \gmii_txd_reg[0]_i_2 
       (.I0(tx_fifo_axis_tvalid),
        .I1(Q[0]),
        .I2(\crc_state[31]_i_4_n_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(s_tdata_reg[0]),
        .O(\gmii_txd_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \gmii_txd_reg[0]_i_3 
       (.I0(crc_state[24]),
        .I1(crc_state[0]),
        .I2(crc_state[16]),
        .I3(frame_ptr_reg[1]),
        .I4(frame_ptr_reg[0]),
        .I5(crc_state[8]),
        .O(\gmii_txd_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00002F222F22)) 
    \gmii_txd_reg[1]_i_1 
       (.I0(\mii_msn_reg[3]_i_4_n_0 ),
        .I1(\gmii_txd_reg[1]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_i_4_n_0 ),
        .I3(s_tdata_reg[1]),
        .I4(mii_msn_reg[1]),
        .I5(\crc_state[31]_i_4_n_0 ),
        .O(\gmii_txd_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \gmii_txd_reg[1]_i_2 
       (.I0(crc_state[17]),
        .I1(crc_state[9]),
        .I2(frame_ptr_reg[0]),
        .I3(frame_ptr_reg[1]),
        .I4(crc_state[25]),
        .I5(crc_state[1]),
        .O(\gmii_txd_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7F700F700F700)) 
    \gmii_txd_reg[2]_i_1 
       (.I0(\gmii_txd_reg_reg[2]_0 ),
        .I1(mii_odd_reg_reg_0),
        .I2(mii_msn_reg[2]),
        .I3(\gmii_txd_reg[2]_i_2_n_0 ),
        .I4(\mii_msn_reg[3]_i_4_n_0 ),
        .I5(\gmii_txd_reg[2]_i_3_n_0 ),
        .O(\gmii_txd_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0FEF0F0F0FE)) 
    \gmii_txd_reg[2]_i_2 
       (.I0(tx_fifo_axis_tvalid),
        .I1(Q[0]),
        .I2(\crc_state[31]_i_4_n_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(s_tdata_reg[2]),
        .O(\gmii_txd_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \gmii_txd_reg[2]_i_3 
       (.I0(crc_state[18]),
        .I1(crc_state[10]),
        .I2(frame_ptr_reg[0]),
        .I3(frame_ptr_reg[1]),
        .I4(crc_state[26]),
        .I5(crc_state[2]),
        .O(\gmii_txd_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00002F222F22)) 
    \gmii_txd_reg[3]_i_1 
       (.I0(\mii_msn_reg[3]_i_4_n_0 ),
        .I1(\gmii_txd_reg[3]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_i_4_n_0 ),
        .I3(s_tdata_reg[3]),
        .I4(mii_msn_reg[3]),
        .I5(\crc_state[31]_i_4_n_0 ),
        .O(\gmii_txd_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \gmii_txd_reg[3]_i_2 
       (.I0(crc_state[19]),
        .I1(crc_state[11]),
        .I2(frame_ptr_reg[0]),
        .I3(frame_ptr_reg[1]),
        .I4(crc_state[27]),
        .I5(crc_state[3]),
        .O(\gmii_txd_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFFBA)) 
    \gmii_txd_reg[4]_i_1 
       (.I0(\mii_msn_reg[2]_i_3_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_4_n_0 ),
        .I2(s_tdata_reg[4]),
        .I3(\mii_msn_reg[3]_i_4_n_0 ),
        .I4(\mii_msn_reg[0]_i_2_n_0 ),
        .I5(\crc_state[31]_i_4_n_0 ),
        .O(\gmii_txd_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222F222)) 
    \gmii_txd_reg[5]_i_1 
       (.I0(\mii_msn_reg[3]_i_4_n_0 ),
        .I1(\mii_msn_reg[1]_i_2_n_0 ),
        .I2(s_tdata_reg[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\crc_state[31]_i_4_n_0 ),
        .O(\gmii_txd_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFFBA)) 
    \gmii_txd_reg[6]_i_1 
       (.I0(\mii_msn_reg[2]_i_3_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_4_n_0 ),
        .I2(s_tdata_reg[6]),
        .I3(\mii_msn_reg[3]_i_4_n_0 ),
        .I4(\mii_msn_reg[2]_i_2_n_0 ),
        .I5(\crc_state[31]_i_4_n_0 ),
        .O(\gmii_txd_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007575FF75)) 
    \gmii_txd_reg[7]_i_3 
       (.I0(s_axis_tready_next),
        .I1(\FSM_sequential_state_reg[2]_i_4_n_0 ),
        .I2(s_tdata_reg[7]),
        .I3(\mii_msn_reg[3]_i_4_n_0 ),
        .I4(\mii_msn_reg[3]_i_3_n_0 ),
        .I5(\crc_state[31]_i_4_n_0 ),
        .O(\gmii_txd_reg[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg_reg[0] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\gmii_txd_reg_reg[0]_0 ),
        .D(\gmii_txd_reg[0]_i_1_n_0 ),
        .Q(d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg_reg[1] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\gmii_txd_reg_reg[0]_0 ),
        .D(\gmii_txd_reg[1]_i_1_n_0 ),
        .Q(d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg_reg[2] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\gmii_txd_reg_reg[0]_0 ),
        .D(\gmii_txd_reg[2]_i_1_n_0 ),
        .Q(d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg_reg[3] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\gmii_txd_reg_reg[0]_0 ),
        .D(\gmii_txd_reg[3]_i_1_n_0 ),
        .Q(d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg_reg[4] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\gmii_txd_reg_reg[0]_0 ),
        .D(\gmii_txd_reg[4]_i_1_n_0 ),
        .Q(mac_gmii_txd[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg_reg[5] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\gmii_txd_reg_reg[0]_0 ),
        .D(\gmii_txd_reg[5]_i_1_n_0 ),
        .Q(mac_gmii_txd[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg_reg[6] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\gmii_txd_reg_reg[0]_0 ),
        .D(\gmii_txd_reg[6]_i_1_n_0 ),
        .Q(mac_gmii_txd[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg_reg[7] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\gmii_txd_reg_reg[0]_0 ),
        .D(\gmii_txd_reg[7]_i_3_n_0 ),
        .Q(mac_gmii_txd[7]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_i_3__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(tx_fifo_axis_tvalid),
        .O(s_axis_tready_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \mii_msn_reg[0]_i_1 
       (.I0(\mii_msn_reg[0]_i_2_n_0 ),
        .I1(\mii_msn_reg[3]_i_4_n_0 ),
        .I2(s_tdata_reg[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\mii_msn_reg[2]_i_3_n_0 ),
        .O(gmii_txd_next[4]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \mii_msn_reg[0]_i_2 
       (.I0(crc_state[20]),
        .I1(crc_state[4]),
        .I2(frame_ptr_reg[0]),
        .I3(frame_ptr_reg[1]),
        .I4(crc_state[28]),
        .I5(crc_state[12]),
        .O(\mii_msn_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \mii_msn_reg[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(s_tdata_reg[5]),
        .I3(\mii_msn_reg[1]_i_2_n_0 ),
        .I4(\mii_msn_reg[3]_i_4_n_0 ),
        .O(gmii_txd_next[5]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \mii_msn_reg[1]_i_2 
       (.I0(crc_state[29]),
        .I1(crc_state[5]),
        .I2(crc_state[21]),
        .I3(frame_ptr_reg[1]),
        .I4(frame_ptr_reg[0]),
        .I5(crc_state[13]),
        .O(\mii_msn_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \mii_msn_reg[2]_i_1 
       (.I0(\mii_msn_reg[2]_i_2_n_0 ),
        .I1(\mii_msn_reg[3]_i_4_n_0 ),
        .I2(s_tdata_reg[6]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\mii_msn_reg[2]_i_3_n_0 ),
        .O(gmii_txd_next[6]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \mii_msn_reg[2]_i_2 
       (.I0(crc_state[22]),
        .I1(crc_state[6]),
        .I2(frame_ptr_reg[0]),
        .I3(frame_ptr_reg[1]),
        .I4(crc_state[30]),
        .I5(crc_state[14]),
        .O(\mii_msn_reg[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    \mii_msn_reg[2]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(tx_fifo_axis_tvalid),
        .I3(Q[0]),
        .O(\mii_msn_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444F444FFFFFFFF)) 
    \mii_msn_reg[3]_i_2 
       (.I0(\mii_msn_reg[3]_i_3_n_0 ),
        .I1(\mii_msn_reg[3]_i_4_n_0 ),
        .I2(s_tdata_reg[7]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(s_axis_tready_next),
        .O(gmii_txd_next[7]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \mii_msn_reg[3]_i_3 
       (.I0(crc_state[23]),
        .I1(crc_state[7]),
        .I2(frame_ptr_reg[0]),
        .I3(frame_ptr_reg[1]),
        .I4(crc_state[31]),
        .I5(crc_state[15]),
        .O(\mii_msn_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \mii_msn_reg[3]_i_4 
       (.I0(\mii_msn_reg[3]_i_5_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(frame_ptr_reg[2]),
        .O(\mii_msn_reg[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \mii_msn_reg[3]_i_5 
       (.I0(\FSM_sequential_state_reg[1]_i_4_n_0 ),
        .I1(frame_ptr_reg[5]),
        .I2(frame_ptr_reg[4]),
        .I3(frame_ptr_reg[3]),
        .O(\mii_msn_reg[3]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mii_msn_reg_reg[0] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\mii_msn_reg_reg[0]_0 ),
        .D(gmii_txd_next[4]),
        .Q(mii_msn_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mii_msn_reg_reg[1] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\mii_msn_reg_reg[0]_0 ),
        .D(gmii_txd_next[5]),
        .Q(mii_msn_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mii_msn_reg_reg[2] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\mii_msn_reg_reg[0]_0 ),
        .D(gmii_txd_next[6]),
        .Q(mii_msn_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mii_msn_reg_reg[3] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\mii_msn_reg_reg[0]_0 ),
        .D(gmii_txd_next[7]),
        .Q(mii_msn_reg[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFFD00FD00FD)) 
    mii_odd_reg_i_1
       (.I0(mii_odd_reg_i_2_n_0),
        .I1(tx_fifo_axis_tvalid),
        .I2(Q[0]),
        .I3(mii_odd_reg_reg_1),
        .I4(\gmii_txd_reg_reg[2]_0 ),
        .I5(mii_odd_reg_reg_0),
        .O(mii_odd_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mii_odd_reg_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(mii_odd_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mii_odd_reg_reg
       (.C(gmii_tx_en_reg_reg_0),
        .CE(1'b1),
        .D(mii_odd_reg_i_1_n_0),
        .Q(mii_odd_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hD2F0)) 
    \oddr[0].oddr_inst_i_1 
       (.I0(E),
        .I1(phy_tx_ctl),
        .I2(mac_gmii_tx_en),
        .I3(mac_gmii_tx_er),
        .O(d1[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h87F0)) 
    \oddr[0].oddr_inst_i_2 
       (.I0(E),
        .I1(phy_tx_ctl),
        .I2(mac_gmii_tx_en),
        .I3(mac_gmii_tx_er),
        .O(d2[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \oddr[1].oddr_inst_i_1 
       (.I0(mac_gmii_txd[4]),
        .I1(E),
        .I2(d1[1]),
        .O(d2[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \oddr[2].oddr_inst_i_1 
       (.I0(mac_gmii_txd[5]),
        .I1(E),
        .I2(d1[2]),
        .O(d2[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \oddr[3].oddr_inst_i_1 
       (.I0(mac_gmii_txd[6]),
        .I1(E),
        .I2(d1[3]),
        .O(d2[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \oddr[4].oddr_inst_i_1 
       (.I0(mac_gmii_txd[7]),
        .I1(E),
        .I2(d1[4]),
        .O(d2[4]));
  LUT6 #(
    .INIT(64'h0000000070770000)) 
    s_axis_tready_reg_i_1
       (.I0(\gmii_txd_reg_reg[2]_0 ),
        .I1(mii_odd_reg_reg_0),
        .I2(\crc_state_reg[0]_0 ),
        .I3(E),
        .I4(s_axis_tready_reg_i_2_n_0),
        .I5(\frame_ptr_reg_reg[0]_0 ),
        .O(s_axis_tready_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAABABAAAAA8ABA)) 
    s_axis_tready_reg_i_2
       (.I0(s_axis_tready_reg_i_3_n_0),
        .I1(\s_tdata_reg[7]_i_5_n_0 ),
        .I2(frame_ptr_reg[1]),
        .I3(frame_ptr_reg[0]),
        .I4(s_axis_tready_reg_i_4_n_0),
        .I5(s_axis_tready_reg_reg_0),
        .O(s_axis_tready_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000001FFF0000)) 
    s_axis_tready_reg_i_3
       (.I0(s_axis_tready_reg_reg_0),
        .I1(Q[2]),
        .I2(\m_axis_pipe_reg_reg[0]_0 [8]),
        .I3(tx_fifo_axis_tvalid),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(s_axis_tready_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    s_axis_tready_reg_i_4
       (.I0(frame_ptr_reg[2]),
        .I1(frame_ptr_reg[3]),
        .I2(frame_ptr_reg[4]),
        .I3(frame_ptr_reg[5]),
        .I4(\FSM_sequential_state_reg[1]_i_4_n_0 ),
        .O(s_axis_tready_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(gmii_tx_en_reg_reg_0),
        .CE(1'b1),
        .D(s_axis_tready_reg_i_1_n_0),
        .Q(s_axis_tready_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A00020A8A00820)) 
    \s_tdata_reg[7]_i_1 
       (.I0(state_next),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\s_tdata_reg[7]_i_3_n_0 ),
        .I5(\s_tdata_reg[7]_i_4_n_0 ),
        .O(\s_tdata_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0028AAAA0828)) 
    \s_tdata_reg[7]_i_2 
       (.I0(state_next),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\s_tdata_reg[7]_i_3_n_0 ),
        .I5(\s_tdata_reg[7]_i_4_n_0 ),
        .O(\s_tdata_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020200020)) 
    \s_tdata_reg[7]_i_3 
       (.I0(\FSM_sequential_state_reg[1]_i_4_n_0 ),
        .I1(\s_tdata_reg[7]_i_5_n_0 ),
        .I2(frame_ptr_reg[1]),
        .I3(frame_ptr_reg[0]),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\s_tdata_reg[7]_i_6_n_0 ),
        .O(\s_tdata_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80808000FFFFFFFF)) 
    \s_tdata_reg[7]_i_4 
       (.I0(frame_ptr_reg[4]),
        .I1(frame_ptr_reg[5]),
        .I2(frame_ptr_reg[3]),
        .I3(frame_ptr_reg[2]),
        .I4(\FSM_sequential_state_reg[1]_i_5_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_i_4_n_0 ),
        .O(\s_tdata_reg[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \s_tdata_reg[7]_i_5 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\s_tdata_reg[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \s_tdata_reg[7]_i_6 
       (.I0(frame_ptr_reg[5]),
        .I1(frame_ptr_reg[4]),
        .I2(frame_ptr_reg[3]),
        .I3(frame_ptr_reg[2]),
        .O(\s_tdata_reg[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_tdata_reg_reg[0] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\s_tdata_reg[7]_i_2_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [0]),
        .Q(s_tdata_reg[0]),
        .R(\s_tdata_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_tdata_reg_reg[1] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\s_tdata_reg[7]_i_2_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [1]),
        .Q(s_tdata_reg[1]),
        .R(\s_tdata_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_tdata_reg_reg[2] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\s_tdata_reg[7]_i_2_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [2]),
        .Q(s_tdata_reg[2]),
        .R(\s_tdata_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_tdata_reg_reg[3] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\s_tdata_reg[7]_i_2_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [3]),
        .Q(s_tdata_reg[3]),
        .R(\s_tdata_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_tdata_reg_reg[4] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\s_tdata_reg[7]_i_2_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [4]),
        .Q(s_tdata_reg[4]),
        .R(\s_tdata_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_tdata_reg_reg[5] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\s_tdata_reg[7]_i_2_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [5]),
        .Q(s_tdata_reg[5]),
        .R(\s_tdata_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_tdata_reg_reg[6] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\s_tdata_reg[7]_i_2_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [6]),
        .Q(s_tdata_reg[6]),
        .R(\s_tdata_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_tdata_reg_reg[7] 
       (.C(gmii_tx_en_reg_reg_0),
        .CE(\s_tdata_reg[7]_i_2_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [7]),
        .Q(s_tdata_reg[7]),
        .R(\s_tdata_reg[7]_i_1_n_0 ));
  CARRY4 state_next0_carry
       (.CI(1'b0),
        .CO({state_next0_carry_n_0,state_next0_carry_n_1,state_next0_carry_n_2,state_next0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,state_next0_carry_i_1_n_0,state_next0_carry_i_2_n_0}),
        .O(NLW_state_next0_carry_O_UNCONNECTED[3:0]),
        .S({state_next0_carry_i_3_n_0,state_next0_carry_i_4_n_0,state_next0_carry_i_5_n_0,state_next0_carry_i_6_n_0}));
  CARRY4 state_next0_carry__0
       (.CI(state_next0_carry_n_0),
        .CO({in9,state_next0_carry__0_n_1,state_next0_carry__0_n_2,state_next0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state_next0_carry__0_O_UNCONNECTED[3:0]),
        .S({state_next0_carry__0_i_1_n_0,state_next0_carry__0_i_2_n_0,state_next0_carry__0_i_3_n_0,state_next0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    state_next0_carry__0_i_1
       (.I0(frame_ptr_reg[15]),
        .I1(frame_ptr_reg[14]),
        .O(state_next0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state_next0_carry__0_i_2
       (.I0(frame_ptr_reg[13]),
        .I1(frame_ptr_reg[12]),
        .O(state_next0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state_next0_carry__0_i_3
       (.I0(frame_ptr_reg[10]),
        .I1(frame_ptr_reg[11]),
        .O(state_next0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state_next0_carry__0_i_4
       (.I0(frame_ptr_reg[8]),
        .I1(frame_ptr_reg[9]),
        .O(state_next0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    state_next0_carry_i_1
       (.I0(frame_ptr_reg[3]),
        .O(state_next0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    state_next0_carry_i_2
       (.I0(frame_ptr_reg[0]),
        .I1(frame_ptr_reg[1]),
        .O(state_next0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state_next0_carry_i_3
       (.I0(frame_ptr_reg[7]),
        .I1(frame_ptr_reg[6]),
        .O(state_next0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state_next0_carry_i_4
       (.I0(frame_ptr_reg[4]),
        .I1(frame_ptr_reg[5]),
        .O(state_next0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    state_next0_carry_i_5
       (.I0(frame_ptr_reg[3]),
        .I1(frame_ptr_reg[2]),
        .O(state_next0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    state_next0_carry_i_6
       (.I0(frame_ptr_reg[1]),
        .I1(frame_ptr_reg[0]),
        .O(state_next0_carry_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "axis_udp_ethernet" *) 
module design_1_axis_udp_ethernet_0_0_axis_udp_ethernet
   (clk,
    reset_n,
    phy_rx_clk,
    phy_rxd,
    phy_rx_ctl,
    phy_tx_clk,
    phy_txd,
    phy_tx_ctl,
    phy_reset_n,
    phy_int_n,
    phy_pme_n,
    m_axis_rx_fifo_udp_payload_axis_tdata,
    m_axis_rx_fifo_udp_payload_axis_tvalid,
    m_axis_rx_fifo_udp_payload_axis_tready,
    m_axis_rx_fifo_udp_payload_axis_tlast,
    m_axis_rx_fifo_udp_payload_axis_tuser,
    s_axis_tx_fifo_udp_payload_axis_tdata,
    s_axis_tx_fifo_udp_payload_axis_tvalid,
    s_axis_tx_fifo_udp_payload_axis_tready,
    s_axis_tx_fifo_udp_payload_axis_tlast,
    s_axis_tx_fifo_udp_payload_axis_tuser,
    clk_out,
    reset_out);
  input clk;
  input reset_n;
  input phy_rx_clk;
  input [3:0]phy_rxd;
  input phy_rx_ctl;
  output phy_tx_clk;
  output [3:0]phy_txd;
  output phy_tx_ctl;
  output phy_reset_n;
  input phy_int_n;
  input phy_pme_n;
  output [7:0]m_axis_rx_fifo_udp_payload_axis_tdata;
  output m_axis_rx_fifo_udp_payload_axis_tvalid;
  input m_axis_rx_fifo_udp_payload_axis_tready;
  output m_axis_rx_fifo_udp_payload_axis_tlast;
  output m_axis_rx_fifo_udp_payload_axis_tuser;
  input [7:0]s_axis_tx_fifo_udp_payload_axis_tdata;
  input s_axis_tx_fifo_udp_payload_axis_tvalid;
  output s_axis_tx_fifo_udp_payload_axis_tready;
  input s_axis_tx_fifo_udp_payload_axis_tlast;
  input s_axis_tx_fifo_udp_payload_axis_tuser;
  output clk_out;
  output reset_out;

  wire clk;
  wire clk90_int;
  wire clk90_mmcm_out;
  wire clk_200_int;
  wire clk_200_mmcm_out;
  wire clk_ibufg;
  wire clk_mmcm_out;
  wire clk_out;
  wire core_inst_n_15;
  wire core_inst_n_16;
  wire core_inst_n_17;
  wire core_inst_n_21;
  wire core_inst_n_22;
  wire \eth_mac_inst/rx_rst ;
  wire \eth_mac_inst/tx_rst ;
  wire ip_addr_mem_reg_i_11_n_0;
  wire ip_addr_mem_reg_i_12_n_0;
  wire ip_addr_mem_reg_i_13_n_0;
  wire ip_addr_mem_reg_i_15_n_0;
  wire ip_addr_mem_reg_i_17_n_0;
  wire ip_addr_mem_reg_i_18_n_0;
  wire ip_addr_mem_reg_i_19_n_0;
  wire ip_addr_mem_reg_i_20_n_0;
  wire ip_addr_mem_reg_i_21_n_0;
  wire [7:0]m_axis_rx_fifo_udp_payload_axis_tdata;
  wire m_axis_rx_fifo_udp_payload_axis_tlast;
  wire m_axis_rx_fifo_udp_payload_axis_tready;
  wire m_axis_rx_fifo_udp_payload_axis_tuser;
  wire m_axis_rx_fifo_udp_payload_axis_tvalid;
  wire mmcm_clkfb;
  wire mmcm_locked;
  wire mmcm_rst;
  wire phy_rx_clk;
  wire phy_rx_ctl;
  wire phy_rx_ctl_delay;
  wire [3:0]phy_rxd;
  wire [3:0]phy_rxd_delay;
  wire phy_tx_clk;
  wire phy_tx_ctl;
  wire [3:0]phy_txd;
  wire reset_n;
  wire reset_out;
  wire rst_int;
  wire [7:0]s_axis_tx_fifo_udp_payload_axis_tdata;
  wire s_axis_tx_fifo_udp_payload_axis_tlast;
  wire s_axis_tx_fifo_udp_payload_axis_tready;
  wire s_axis_tx_fifo_udp_payload_axis_tuser;
  wire s_axis_tx_fifo_udp_payload_axis_tvalid;
  wire sync_reset_inst_n_2;
  wire sync_reset_inst_n_3;
  wire [8:2]\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_hash ;
  wire \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query ;
  wire NLW_clk_mmcm_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_clk_mmcm_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_clk_mmcm_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_clk_mmcm_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_clk_mmcm_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_clk_mmcm_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_clk_mmcm_inst_CLKOUT3_UNCONNECTED;
  wire NLW_clk_mmcm_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_clk_mmcm_inst_CLKOUT4_UNCONNECTED;
  wire NLW_clk_mmcm_inst_CLKOUT5_UNCONNECTED;
  wire NLW_clk_mmcm_inst_CLKOUT6_UNCONNECTED;
  wire NLW_clk_mmcm_inst_DRDY_UNCONNECTED;
  wire NLW_clk_mmcm_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_clk_mmcm_inst_DO_UNCONNECTED;
  wire NLW_idelayctrl_inst_RDY_UNCONNECTED;
  wire [4:0]NLW_phy_rx_ctl_idelay_CNTVALUEOUT_UNCONNECTED;
  wire [4:0]NLW_phy_rxd_idelay_0_CNTVALUEOUT_UNCONNECTED;
  wire [4:0]NLW_phy_rxd_idelay_1_CNTVALUEOUT_UNCONNECTED;
  wire [4:0]NLW_phy_rxd_idelay_2_CNTVALUEOUT_UNCONNECTED;
  wire [4:0]NLW_phy_rxd_idelay_3_CNTVALUEOUT_UNCONNECTED;

  assign phy_reset_n = reset_out;
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clk90_bufg_inst
       (.I(clk90_mmcm_out),
        .O(clk90_int));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clk_200_bufg_inst
       (.I(clk_200_mmcm_out),
        .O(clk_200_int));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clk_bufg_inst
       (.I(clk_mmcm_out),
        .O(clk_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFG" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    clk_ibufg_inst
       (.I(clk),
        .O(clk_ibufg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MMCME2_BASE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(10.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(10.000000),
    .CLKOUT0_DIVIDE_F(8.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT1_DIVIDE(8),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(90.000000),
    .CLKOUT2_DIVIDE(5),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .REF_JITTER1(0.010000),
    .STARTUP_WAIT("FALSE")) 
    clk_mmcm_inst
       (.CLKFBIN(mmcm_clkfb),
        .CLKFBOUT(mmcm_clkfb),
        .CLKFBOUTB(NLW_clk_mmcm_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_clk_mmcm_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clk_ibufg),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_clk_mmcm_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clk_mmcm_out),
        .CLKOUT0B(NLW_clk_mmcm_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(clk90_mmcm_out),
        .CLKOUT1B(NLW_clk_mmcm_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(clk_200_mmcm_out),
        .CLKOUT2B(NLW_clk_mmcm_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_clk_mmcm_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_clk_mmcm_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_clk_mmcm_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_clk_mmcm_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_clk_mmcm_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_clk_mmcm_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_clk_mmcm_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(mmcm_locked),
        .PSCLK(1'b0),
        .PSDONE(NLW_clk_mmcm_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(mmcm_rst));
  LUT1 #(
    .INIT(2'h1)) 
    clk_mmcm_inst_i_1
       (.I0(reset_n),
        .O(mmcm_rst));
  design_1_axis_udp_ethernet_0_0_axis_udp_ethernet_core core_inst
       (.D({\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_hash [8],core_inst_n_15,core_inst_n_16,core_inst_n_17,\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_hash [4:2],core_inst_n_21,core_inst_n_22}),
        .DIADI({s_axis_tx_fifo_udp_payload_axis_tuser,s_axis_tx_fifo_udp_payload_axis_tlast,s_axis_tx_fifo_udp_payload_axis_tdata}),
        .DOBDO({m_axis_rx_fifo_udp_payload_axis_tuser,m_axis_rx_fifo_udp_payload_axis_tlast,m_axis_rx_fifo_udp_payload_axis_tdata}),
        .Q(\eth_mac_inst/rx_rst ),
        .clk90_int(clk90_int),
        .input_d({phy_rxd_delay,phy_rx_ctl_delay}),
        .ip_addr_mem_reg(ip_addr_mem_reg_i_20_n_0),
        .ip_addr_mem_reg_0(ip_addr_mem_reg_i_17_n_0),
        .ip_addr_mem_reg_1(ip_addr_mem_reg_i_21_n_0),
        .ip_addr_mem_reg_2(ip_addr_mem_reg_i_19_n_0),
        .ip_addr_mem_reg_3(ip_addr_mem_reg_i_13_n_0),
        .ip_addr_mem_reg_4(ip_addr_mem_reg_i_15_n_0),
        .ip_addr_mem_reg_5(ip_addr_mem_reg_i_18_n_0),
        .ip_addr_mem_reg_6(ip_addr_mem_reg_i_12_n_0),
        .ip_addr_mem_reg_7(ip_addr_mem_reg_i_11_n_0),
        .m_axis_rx_fifo_udp_payload_axis_tready(m_axis_rx_fifo_udp_payload_axis_tready),
        .\m_axis_tvalid_pipe_reg_reg[1] (m_axis_rx_fifo_udp_payload_axis_tvalid),
        .m_rst_sync3_reg_reg(sync_reset_inst_n_2),
        .m_rst_sync3_reg_reg_0(sync_reset_inst_n_3),
        .mem_reg(clk_out),
        .phy_rx_clk(phy_rx_clk),
        .phy_tx_clk(phy_tx_clk),
        .q({phy_txd,phy_tx_ctl}),
        .s_axis_tx_fifo_udp_payload_axis_tready(s_axis_tx_fifo_udp_payload_axis_tready),
        .s_axis_tx_fifo_udp_payload_axis_tvalid(s_axis_tx_fifo_udp_payload_axis_tvalid),
        .store_query(\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query ),
        .sync_reg(rst_int),
        .\tx_rst_reg_reg[0] (\eth_mac_inst/tx_rst ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IDELAYCTRL #(
    .SIM_DEVICE("7SERIES")) 
    idelayctrl_inst
       (.RDY(NLW_idelayctrl_inst_RDY_UNCONNECTED),
        .REFCLK(clk_200_int),
        .RST(rst_int));
  FDRE ip_addr_mem_reg_i_11
       (.C(clk_out),
        .CE(\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query ),
        .D(\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_hash [8]),
        .Q(ip_addr_mem_reg_i_11_n_0),
        .R(1'b0));
  FDRE ip_addr_mem_reg_i_12
       (.C(clk_out),
        .CE(\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query ),
        .D(core_inst_n_15),
        .Q(ip_addr_mem_reg_i_12_n_0),
        .R(1'b0));
  FDRE ip_addr_mem_reg_i_13
       (.C(clk_out),
        .CE(\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query ),
        .D(core_inst_n_16),
        .Q(ip_addr_mem_reg_i_13_n_0),
        .R(1'b0));
  FDRE ip_addr_mem_reg_i_15
       (.C(clk_out),
        .CE(\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query ),
        .D(core_inst_n_17),
        .Q(ip_addr_mem_reg_i_15_n_0),
        .R(1'b0));
  FDRE ip_addr_mem_reg_i_17
       (.C(clk_out),
        .CE(\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query ),
        .D(\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_hash [4]),
        .Q(ip_addr_mem_reg_i_17_n_0),
        .R(1'b0));
  FDRE ip_addr_mem_reg_i_18
       (.C(clk_out),
        .CE(\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query ),
        .D(\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_hash [3]),
        .Q(ip_addr_mem_reg_i_18_n_0),
        .R(1'b0));
  FDRE ip_addr_mem_reg_i_19
       (.C(clk_out),
        .CE(\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query ),
        .D(\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_hash [2]),
        .Q(ip_addr_mem_reg_i_19_n_0),
        .R(1'b0));
  FDRE ip_addr_mem_reg_i_20
       (.C(clk_out),
        .CE(\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query ),
        .D(core_inst_n_21),
        .Q(ip_addr_mem_reg_i_20_n_0),
        .R(1'b0));
  FDRE ip_addr_mem_reg_i_21
       (.C(clk_out),
        .CE(\udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query ),
        .D(core_inst_n_22),
        .Q(ip_addr_mem_reg_i_21_n_0),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("FALSE"),
    .IDELAY_TYPE("FIXED"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    phy_rx_ctl_idelay
       (.C(1'b0),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(NLW_phy_rx_ctl_idelay_CNTVALUEOUT_UNCONNECTED[4:0]),
        .DATAIN(1'b0),
        .DATAOUT(phy_rx_ctl_delay),
        .IDATAIN(phy_rx_ctl),
        .INC(1'b0),
        .LD(1'b0),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("FALSE"),
    .IDELAY_TYPE("FIXED"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    phy_rxd_idelay_0
       (.C(1'b0),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(NLW_phy_rxd_idelay_0_CNTVALUEOUT_UNCONNECTED[4:0]),
        .DATAIN(1'b0),
        .DATAOUT(phy_rxd_delay[0]),
        .IDATAIN(phy_rxd[0]),
        .INC(1'b0),
        .LD(1'b0),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("FALSE"),
    .IDELAY_TYPE("FIXED"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    phy_rxd_idelay_1
       (.C(1'b0),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(NLW_phy_rxd_idelay_1_CNTVALUEOUT_UNCONNECTED[4:0]),
        .DATAIN(1'b0),
        .DATAOUT(phy_rxd_delay[1]),
        .IDATAIN(phy_rxd[1]),
        .INC(1'b0),
        .LD(1'b0),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("FALSE"),
    .IDELAY_TYPE("FIXED"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    phy_rxd_idelay_2
       (.C(1'b0),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(NLW_phy_rxd_idelay_2_CNTVALUEOUT_UNCONNECTED[4:0]),
        .DATAIN(1'b0),
        .DATAOUT(phy_rxd_delay[2]),
        .IDATAIN(phy_rxd[2]),
        .INC(1'b0),
        .LD(1'b0),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("FALSE"),
    .IDELAY_TYPE("FIXED"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    phy_rxd_idelay_3
       (.C(1'b0),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(NLW_phy_rxd_idelay_3_CNTVALUEOUT_UNCONNECTED[4:0]),
        .DATAIN(1'b0),
        .DATAOUT(phy_rxd_delay[3]),
        .IDATAIN(phy_rxd[3]),
        .INC(1'b0),
        .LD(1'b0),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
  design_1_axis_udp_ethernet_0_0_sync_reset sync_reset_inst
       (.Q(rst_int),
        .m_rst_sync3_reg_reg(\eth_mac_inst/tx_rst ),
        .m_rst_sync3_reg_reg_0(\eth_mac_inst/rx_rst ),
        .mmcm_locked(mmcm_locked),
        .reset_out(reset_out),
        .\sync_reg_reg[3]_0 (sync_reset_inst_n_2),
        .\sync_reg_reg[3]_1 (sync_reset_inst_n_3),
        .\sync_reg_reg[3]_2 (clk_out));
endmodule

(* ORIG_REF_NAME = "axis_udp_ethernet_core" *) 
module design_1_axis_udp_ethernet_0_0_axis_udp_ethernet_core
   (phy_tx_clk,
    Q,
    \tx_rst_reg_reg[0] ,
    DOBDO,
    s_axis_tx_fifo_udp_payload_axis_tready,
    D,
    store_query,
    \m_axis_tvalid_pipe_reg_reg[1] ,
    q,
    clk90_int,
    sync_reg,
    mem_reg,
    m_rst_sync3_reg_reg,
    m_rst_sync3_reg_reg_0,
    DIADI,
    s_axis_tx_fifo_udp_payload_axis_tvalid,
    ip_addr_mem_reg,
    ip_addr_mem_reg_0,
    ip_addr_mem_reg_1,
    ip_addr_mem_reg_2,
    ip_addr_mem_reg_3,
    ip_addr_mem_reg_4,
    ip_addr_mem_reg_5,
    ip_addr_mem_reg_6,
    m_axis_rx_fifo_udp_payload_axis_tready,
    ip_addr_mem_reg_7,
    input_d,
    phy_rx_clk);
  output phy_tx_clk;
  output [0:0]Q;
  output [0:0]\tx_rst_reg_reg[0] ;
  output [9:0]DOBDO;
  output s_axis_tx_fifo_udp_payload_axis_tready;
  output [8:0]D;
  output store_query;
  output \m_axis_tvalid_pipe_reg_reg[1] ;
  output [4:0]q;
  input clk90_int;
  input [0:0]sync_reg;
  input mem_reg;
  input m_rst_sync3_reg_reg;
  input m_rst_sync3_reg_reg_0;
  input [9:0]DIADI;
  input s_axis_tx_fifo_udp_payload_axis_tvalid;
  input ip_addr_mem_reg;
  input ip_addr_mem_reg_0;
  input ip_addr_mem_reg_1;
  input ip_addr_mem_reg_2;
  input ip_addr_mem_reg_3;
  input ip_addr_mem_reg_4;
  input ip_addr_mem_reg_5;
  input ip_addr_mem_reg_6;
  input m_axis_rx_fifo_udp_payload_axis_tready;
  input ip_addr_mem_reg_7;
  input [4:0]input_d;
  input phy_rx_clk;

  wire [8:0]D;
  wire [9:0]DIADI;
  wire [9:0]DOBDO;
  wire [0:0]Q;
  wire clk90_int;
  wire eth_axis_rx_inst_n_10;
  wire eth_axis_rx_inst_n_11;
  wire eth_axis_rx_inst_n_12;
  wire eth_axis_rx_inst_n_13;
  wire eth_axis_rx_inst_n_14;
  wire eth_axis_rx_inst_n_5;
  wire eth_axis_rx_inst_n_6;
  wire eth_axis_rx_inst_n_8;
  wire eth_mac_inst_n_3;
  wire eth_mac_inst_n_4;
  wire eth_mac_inst_n_5;
  wire eth_mac_inst_n_7;
  wire flush_save;
  wire full;
  wire [4:0]input_d;
  wire ip_addr_mem_reg;
  wire ip_addr_mem_reg_0;
  wire ip_addr_mem_reg_1;
  wire ip_addr_mem_reg_2;
  wire ip_addr_mem_reg_3;
  wire ip_addr_mem_reg_4;
  wire ip_addr_mem_reg_5;
  wire ip_addr_mem_reg_6;
  wire ip_addr_mem_reg_7;
  wire \ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next ;
  wire \ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_reg ;
  wire \ip_complete_inst/arp_rx_eth_hdr_ready ;
  wire \ip_complete_inst/arp_rx_eth_payload_axis_tready ;
  wire \ip_complete_inst/ip_rx_eth_hdr_ready ;
  wire \ip_complete_inst/ip_rx_eth_payload_axis_tready ;
  wire \ip_complete_inst/s_select_arp ;
  wire \ip_complete_inst/s_select_arp_reg ;
  wire \ip_complete_inst/s_select_ip_reg ;
  wire \ip_complete_inst/s_select_ip_reg0 ;
  wire ip_rx_ip_payload_axis_tvalid;
  wire m_axis_rx_fifo_udp_payload_axis_tready;
  wire m_axis_tready_int_reg;
  wire m_axis_tuser_int;
  wire \m_axis_tvalid_pipe_reg_reg[1] ;
  wire m_rst_sync3_reg_reg;
  wire m_rst_sync3_reg_reg_0;
  wire match_cond_reg;
  wire match_cond_reg0;
  wire mem_reg;
  wire no_match_reg_reg_n_0;
  wire p_0_in;
  wire [1:1]p_1_in;
  wire phy_rx_clk;
  wire phy_tx_clk;
  wire [4:0]q;
  wire [7:0]rx_axis_tdata;
  wire rx_axis_tlast;
  wire rx_axis_tready;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_eth_hdr_valid;
  wire [7:0]rx_eth_payload_axis_tdata;
  wire rx_eth_payload_axis_tlast;
  wire rx_eth_payload_axis_tuser;
  wire rx_eth_payload_axis_tvalid;
  wire [47:0]rx_eth_src_mac;
  wire rx_fifo_udp_payload_axis_tvalid;
  wire [7:0]rx_udp_payload_axis_tdata;
  wire rx_udp_payload_axis_tlast;
  wire rx_udp_payload_axis_tready;
  wire rx_udp_payload_axis_tuser;
  wire s_axis_tx_fifo_udp_payload_axis_tready;
  wire s_axis_tx_fifo_udp_payload_axis_tvalid;
  wire s_select_ip_reg_i_1_n_0;
  wire s_select_udp;
  wire s_select_udp_reg;
  wire s_select_udp_reg0;
  wire s_select_udp_reg_i_1_n_0;
  wire send_eth_payload_reg;
  wire store_query;
  wire [0:0]sync_reg;
  wire [7:0]tx_axis_tdata;
  wire tx_axis_tlast;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire [47:0]tx_eth_dest_mac;
  wire tx_eth_hdr_ready;
  wire tx_eth_hdr_valid;
  wire [7:0]tx_eth_payload_axis_tdata;
  wire tx_eth_payload_axis_tlast;
  wire tx_eth_payload_axis_tready;
  wire tx_eth_payload_axis_tuser;
  wire tx_eth_payload_axis_tvalid;
  wire [11:2]tx_eth_type;
  wire [7:0]tx_fifo_udp_payload_axis_tdata;
  wire [0:0]\tx_rst_reg_reg[0] ;
  wire tx_udp_payload_axis_tlast;
  wire tx_udp_payload_axis_tuser;
  wire tx_udp_payload_axis_tvalid;
  wire udp_complete_inst_n_15;
  wire udp_complete_inst_n_44;
  wire udp_complete_inst_n_46;
  wire udp_complete_inst_n_48;
  wire udp_complete_inst_n_54;
  wire udp_complete_inst_n_55;
  wire udp_complete_inst_n_56;
  wire udp_complete_inst_n_57;
  wire udp_complete_inst_n_58;
  wire udp_complete_inst_n_9;
  wire \udp_inst/full ;
  wire [6:1]\udp_inst/udp_checksum_gen_inst/checksum_reg ;
  wire [0:0]\udp_inst/udp_checksum_gen_inst/state_reg ;
  wire udp_tx_payload_fifo_n_13;
  wire udp_tx_payload_fifo_n_14;
  wire udp_tx_payload_fifo_n_15;
  wire udp_tx_payload_fifo_n_16;
  wire udp_tx_payload_fifo_n_17;
  wire udp_tx_payload_fifo_n_18;
  wire udp_tx_payload_fifo_n_19;

  design_1_axis_udp_ethernet_0_0_eth_axis_rx eth_axis_rx_inst
       (.Q(rx_eth_hdr_valid),
        .SR(eth_axis_rx_inst_n_14),
        .arp_rx_eth_hdr_ready(\ip_complete_inst/arp_rx_eth_hdr_ready ),
        .arp_rx_eth_payload_axis_tready(\ip_complete_inst/arp_rx_eth_payload_axis_tready ),
        .ip_rx_eth_hdr_ready(\ip_complete_inst/ip_rx_eth_hdr_ready ),
        .ip_rx_eth_payload_axis_tready(\ip_complete_inst/ip_rx_eth_payload_axis_tready ),
        .\last_word_data_reg_reg[0] (udp_complete_inst_n_44),
        .\m_axis_pipe_reg_reg[0]_0 ({rx_axis_tuser,rx_axis_tlast,rx_axis_tdata}),
        .m_eth_hdr_valid_reg_reg_0(eth_axis_rx_inst_n_6),
        .\m_eth_payload_axis_tdata_reg_reg[7]_0 (rx_eth_payload_axis_tdata),
        .m_eth_payload_axis_tlast_reg_reg_0(eth_axis_rx_inst_n_12),
        .m_eth_payload_axis_tvalid_reg_reg_0(eth_axis_rx_inst_n_13),
        .m_eth_payload_axis_tvalid_reg_reg_1(mem_reg),
        .\m_eth_src_mac_reg_reg[47]_0 (rx_eth_src_mac),
        .\m_eth_type_reg_reg[2]_0 (eth_axis_rx_inst_n_8),
        .read_eth_header_next(\ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next ),
        .read_eth_header_reg(\ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_reg ),
        .rx_axis_tready(rx_axis_tready),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_eth_payload_axis_tlast(rx_eth_payload_axis_tlast),
        .rx_eth_payload_axis_tuser(rx_eth_payload_axis_tuser),
        .rx_eth_payload_axis_tvalid(rx_eth_payload_axis_tvalid),
        .s_axis_tready_reg_reg_0(eth_axis_rx_inst_n_11),
        .s_eth_hdr_ready_reg_reg(eth_axis_rx_inst_n_5),
        .s_select_arp(\ip_complete_inst/s_select_arp ),
        .s_select_arp_reg(\ip_complete_inst/s_select_arp_reg ),
        .s_select_ip_reg(\ip_complete_inst/s_select_ip_reg ),
        .s_select_ip_reg0(\ip_complete_inst/s_select_ip_reg0 ),
        .s_select_none_reg_reg(eth_axis_rx_inst_n_10),
        .s_select_none_reg_reg_0(udp_complete_inst_n_9),
        .sync_reg(sync_reg),
        .temp_m_eth_payload_axis_tvalid_reg_reg_0(udp_complete_inst_n_46));
  design_1_axis_udp_ethernet_0_0_eth_axis_tx eth_axis_tx_inst
       (.E(eth_mac_inst_n_7),
        .Q(tx_eth_hdr_valid),
        .\eth_dest_mac_reg_reg[47]_0 (tx_eth_dest_mac),
        .flush_save(flush_save),
        .\m_axis_tdata_reg_reg[7]_0 (tx_axis_tdata),
        .\m_axis_tdata_reg_reg[7]_1 (eth_mac_inst_n_4),
        .m_axis_tlast_reg_reg_0(eth_mac_inst_n_3),
        .m_axis_tready_int_reg(m_axis_tready_int_reg),
        .m_axis_tuser_int(m_axis_tuser_int),
        .m_axis_tvalid_reg_reg_0(mem_reg),
        .send_eth_payload_reg(send_eth_payload_reg),
        .sync_reg(sync_reg),
        .\temp_m_axis_tdata_reg_reg[7]_0 (tx_eth_payload_axis_tdata),
        .temp_m_axis_tvalid_reg_reg_0(eth_mac_inst_n_5),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_eth_hdr_ready(tx_eth_hdr_ready),
        .tx_eth_payload_axis_tlast(tx_eth_payload_axis_tlast),
        .tx_eth_payload_axis_tready(tx_eth_payload_axis_tready),
        .tx_eth_payload_axis_tuser(tx_eth_payload_axis_tuser),
        .tx_eth_payload_axis_tvalid(tx_eth_payload_axis_tvalid),
        .tx_eth_type({tx_eth_type[11],tx_eth_type[2]}));
  design_1_axis_udp_ethernet_0_0_eth_mac_1g_rgmii_fifo eth_mac_inst
       (.E(eth_mac_inst_n_7),
        .Q(Q),
        .clk90_int(clk90_int),
        .input_d(input_d),
        .\m_axis_pipe_reg_reg[0]_0 ({rx_axis_tuser,rx_axis_tlast,rx_axis_tdata}),
        .m_axis_tready_int_reg(m_axis_tready_int_reg),
        .m_axis_tready_int_reg_reg(eth_mac_inst_n_4),
        .m_axis_tvalid_reg_reg(eth_mac_inst_n_3),
        .m_rst_sync3_reg_reg(eth_mac_inst_n_5),
        .m_rst_sync3_reg_reg_0(m_rst_sync3_reg_reg),
        .m_rst_sync3_reg_reg_1(m_rst_sync3_reg_reg_0),
        .mem_reg_0(eth_axis_rx_inst_n_11),
        .phy_rx_clk(phy_rx_clk),
        .phy_tx_clk(phy_tx_clk),
        .q(q),
        .rx_axis_tready(rx_axis_tready),
        .rx_axis_tvalid(rx_axis_tvalid),
        .s_axis(tx_axis_tdata),
        .sync_reg(sync_reg),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .\tx_rst_reg_reg[0] (\tx_rst_reg_reg[0] ),
        .wr_ptr_update_reg_reg(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    match_cond_reg_reg
       (.C(mem_reg),
        .CE(1'b1),
        .D(udp_complete_inst_n_54),
        .Q(match_cond_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    no_match_reg_reg
       (.C(mem_reg),
        .CE(1'b1),
        .D(udp_complete_inst_n_55),
        .Q(no_match_reg_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00002E00)) 
    s_select_ip_reg_i_1
       (.I0(udp_complete_inst_n_15),
        .I1(s_select_udp_reg0),
        .I2(s_select_udp),
        .I3(ip_rx_ip_payload_axis_tvalid),
        .I4(sync_reg),
        .O(s_select_ip_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    s_select_udp_reg_i_1
       (.I0(s_select_udp_reg),
        .I1(s_select_udp_reg0),
        .I2(s_select_udp),
        .I3(ip_rx_ip_payload_axis_tvalid),
        .I4(sync_reg),
        .O(s_select_udp_reg_i_1_n_0));
  design_1_axis_udp_ethernet_0_0_udp_complete udp_complete_inst
       (.CO(\udp_inst/full ),
        .D(D),
        .DI(udp_tx_payload_fifo_n_15),
        .DIADI({rx_udp_payload_axis_tuser,rx_udp_payload_axis_tlast,rx_udp_payload_axis_tdata}),
        .DOBDO({tx_udp_payload_axis_tuser,tx_udp_payload_axis_tlast,tx_fifo_udp_payload_axis_tdata}),
        .E(store_query),
        .\FSM_sequential_state_reg_reg[0] (rx_eth_hdr_valid),
        .Q(\udp_inst/udp_checksum_gen_inst/checksum_reg ),
        .S({udp_tx_payload_fifo_n_13,udp_tx_payload_fifo_n_14}),
        .SR(eth_axis_rx_inst_n_14),
        .WEA(rx_fifo_udp_payload_axis_tvalid),
        .arp_rx_eth_hdr_ready(\ip_complete_inst/arp_rx_eth_hdr_ready ),
        .arp_rx_eth_payload_axis_tready(\ip_complete_inst/arp_rx_eth_payload_axis_tready ),
        .\checksum_reg[4]_i_2 ({udp_tx_payload_fifo_n_16,udp_tx_payload_fifo_n_17,udp_tx_payload_fifo_n_18,udp_tx_payload_fifo_n_19}),
        .flush_save(flush_save),
        .ip_addr_mem_reg(ip_addr_mem_reg),
        .ip_addr_mem_reg_0(ip_addr_mem_reg_0),
        .ip_addr_mem_reg_1(ip_addr_mem_reg_1),
        .ip_addr_mem_reg_2(ip_addr_mem_reg_2),
        .ip_addr_mem_reg_3(ip_addr_mem_reg_3),
        .ip_addr_mem_reg_4(ip_addr_mem_reg_4),
        .ip_addr_mem_reg_5(ip_addr_mem_reg_5),
        .ip_addr_mem_reg_6(ip_addr_mem_reg_6),
        .ip_addr_mem_reg_7(ip_addr_mem_reg_7),
        .ip_rx_eth_hdr_ready(\ip_complete_inst/ip_rx_eth_hdr_ready ),
        .ip_rx_eth_payload_axis_tready(\ip_complete_inst/ip_rx_eth_payload_axis_tready ),
        .ip_rx_ip_payload_axis_tvalid(ip_rx_ip_payload_axis_tvalid),
        .\last_word_data_reg_reg[0] (eth_axis_rx_inst_n_12),
        .m_axis_tuser_int(m_axis_tuser_int),
        .\m_axis_tvalid_pipe_reg_reg[0] (udp_complete_inst_n_57),
        .\m_axis_tvalid_pipe_reg_reg[1] (udp_complete_inst_n_56),
        .\m_eth_dest_mac_reg_reg[47] (tx_eth_dest_mac),
        .m_eth_hdr_valid_reg_reg(tx_eth_hdr_valid),
        .\m_eth_payload_axis_tdata_reg_reg[7] (tx_eth_payload_axis_tdata),
        .\m_eth_src_mac_reg_reg[47] (rx_eth_src_mac),
        .m_ip_payload_axis_tvalid_reg_reg(mem_reg),
        .\m_ip_version_reg_reg[3] (rx_eth_payload_axis_tdata),
        .match_cond_reg(match_cond_reg),
        .match_cond_reg0(match_cond_reg0),
        .match_cond_reg_reg(udp_complete_inst_n_54),
        .no_match_reg_reg(udp_complete_inst_n_55),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .read_arp_header_reg_reg(eth_axis_rx_inst_n_5),
        .read_eth_header_next(\ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next ),
        .read_eth_header_reg(\ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_reg ),
        .rx_eth_payload_axis_tlast(rx_eth_payload_axis_tlast),
        .rx_eth_payload_axis_tuser(rx_eth_payload_axis_tuser),
        .rx_eth_payload_axis_tvalid(rx_eth_payload_axis_tvalid),
        .rx_udp_payload_axis_tready(rx_udp_payload_axis_tready),
        .s_eth_hdr_ready_reg_reg(eth_axis_rx_inst_n_13),
        .s_eth_hdr_ready_reg_reg_0(eth_axis_rx_inst_n_6),
        .s_select_arp(\ip_complete_inst/s_select_arp ),
        .s_select_arp_reg(\ip_complete_inst/s_select_arp_reg ),
        .s_select_arp_reg_reg(udp_complete_inst_n_46),
        .s_select_ip_reg(\ip_complete_inst/s_select_ip_reg ),
        .s_select_ip_reg0(\ip_complete_inst/s_select_ip_reg0 ),
        .s_select_ip_reg_reg_0(udp_complete_inst_n_15),
        .s_select_ip_reg_reg_1(s_select_ip_reg_i_1_n_0),
        .s_select_ip_reg_reg_2(eth_axis_rx_inst_n_8),
        .s_select_none_reg_reg(udp_complete_inst_n_9),
        .s_select_none_reg_reg_0(eth_axis_rx_inst_n_10),
        .s_select_udp(s_select_udp),
        .s_select_udp_reg(s_select_udp_reg),
        .s_select_udp_reg0(s_select_udp_reg0),
        .s_select_udp_reg_reg_0(s_select_udp_reg_i_1_n_0),
        .send_eth_payload_reg(send_eth_payload_reg),
        .\state_reg_reg[0] (\udp_inst/udp_checksum_gen_inst/state_reg ),
        .\state_reg_reg[1] (udp_complete_inst_n_48),
        .\state_reg_reg[2] (udp_complete_inst_n_58),
        .sync_reg(sync_reg),
        .\temp_m_udp_payload_axis_tdata_reg_reg[7] (full),
        .\temp_m_udp_payload_axis_tdata_reg_reg[7]_0 (no_match_reg_reg_n_0),
        .tx_eth_hdr_ready(tx_eth_hdr_ready),
        .tx_eth_payload_axis_tlast(tx_eth_payload_axis_tlast),
        .tx_eth_payload_axis_tready(tx_eth_payload_axis_tready),
        .tx_eth_payload_axis_tuser(tx_eth_payload_axis_tuser),
        .tx_eth_payload_axis_tvalid(tx_eth_payload_axis_tvalid),
        .tx_eth_type({tx_eth_type[11],tx_eth_type[2]}),
        .tx_udp_payload_axis_tvalid(tx_udp_payload_axis_tvalid),
        .\word_count_reg_reg[0] (udp_complete_inst_n_44));
  design_1_axis_udp_ethernet_0_0_axis_fifo__parameterized0 udp_rx_payload_fifo
       (.DIADI({rx_udp_payload_axis_tuser,rx_udp_payload_axis_tlast,rx_udp_payload_axis_tdata}),
        .DOBDO(DOBDO),
        .WEA(rx_fifo_udp_payload_axis_tvalid),
        .m_axis_rx_fifo_udp_payload_axis_tready(m_axis_rx_fifo_udp_payload_axis_tready),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (\m_axis_tvalid_pipe_reg_reg[1] ),
        .match_cond_reg(match_cond_reg),
        .match_cond_reg0(match_cond_reg0),
        .match_cond_reg_reg(no_match_reg_reg_n_0),
        .p_0_in(p_0_in),
        .\rd_ptr_reg_reg[11]_0 (full),
        .\rd_ptr_reg_reg_rep[10]_0 (mem_reg),
        .rx_udp_payload_axis_tready(rx_udp_payload_axis_tready),
        .sync_reg(sync_reg));
  design_1_axis_udp_ethernet_0_0_axis_fifo__parameterized0_0 udp_tx_payload_fifo
       (.CO(\udp_inst/full ),
        .DI(udp_tx_payload_fifo_n_15),
        .DIADI(DIADI),
        .DOBDO({tx_udp_payload_axis_tuser,tx_udp_payload_axis_tlast,tx_fifo_udp_payload_axis_tdata}),
        .Q(\udp_inst/udp_checksum_gen_inst/checksum_reg ),
        .S({udp_tx_payload_fifo_n_13,udp_tx_payload_fifo_n_14}),
        .\m_axis_tvalid_pipe_reg_reg[0]_0 (udp_complete_inst_n_58),
        .\m_axis_tvalid_pipe_reg_reg[0]_1 (\udp_inst/udp_checksum_gen_inst/state_reg ),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (udp_complete_inst_n_57),
        .mem_reg_0({udp_tx_payload_fifo_n_16,udp_tx_payload_fifo_n_17,udp_tx_payload_fifo_n_18,udp_tx_payload_fifo_n_19}),
        .mem_reg_1(mem_reg),
        .mem_reg_2(udp_complete_inst_n_56),
        .mem_reg_3(udp_complete_inst_n_48),
        .p_1_in(p_1_in),
        .s_axis_tx_fifo_udp_payload_axis_tready(s_axis_tx_fifo_udp_payload_axis_tready),
        .s_axis_tx_fifo_udp_payload_axis_tvalid(s_axis_tx_fifo_udp_payload_axis_tvalid),
        .sync_reg(sync_reg),
        .tx_udp_payload_axis_tvalid(tx_udp_payload_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "eth_arb_mux" *) 
module design_1_axis_udp_ethernet_0_0_eth_arb_mux
   (m_eth_payload_axis_tready_int_reg,
    tx_eth_type,
    tx_eth_payload_axis_tlast,
    tx_eth_payload_axis_tuser,
    grant_valid,
    grant_encoded,
    m_eth_payload_axis_tvalid_reg_reg_0,
    E,
    m_eth_payload_axis_tready_int_reg_reg_0,
    \grant_encoded_reg_reg[0] ,
    m_eth_payload_axis_tready_int_early,
    m_eth_payload_axis_tready_int_reg_reg_1,
    m_eth_payload_axis_tvalid_reg_reg_1,
    m_eth_payload_axis_tready_int_reg_reg_2,
    \grant_encoded_reg_reg[0]_0 ,
    m_eth_hdr_valid_reg_reg_0,
    m_axis_tuser_int,
    flush_save,
    \grant_encoded_reg_reg[0]_1 ,
    \s_eth_hdr_ready_reg_reg[1]_0 ,
    \m_eth_dest_mac_reg_reg[47]_0 ,
    \m_eth_payload_axis_tdata_reg_reg[7]_0 ,
    sync_reg,
    \grant_encoded_reg_reg[0]_2 ,
    m_eth_type_reg0,
    current_s_tlast,
    tx_eth_payload_axis_tready,
    ip_tx_eth_payload_axis_tvalid,
    m_eth_payload_axis_tready_int_reg_0,
    arp_tx_eth_payload_axis_tvalid,
    ip_tx_eth_payload_axis_tlast,
    m_eth_payload_axis_tready_int_reg_reg_3,
    m_eth_payload_axis_tready_int_reg_reg_4,
    m_eth_payload_axis_tready_int_reg_1,
    arp_tx_eth_payload_axis_tlast,
    Q,
    \m_eth_payload_axis_tdata_reg_reg[7]_1 ,
    \temp_m_eth_payload_axis_tuser_reg_reg[0]_0 ,
    tx_eth_hdr_ready,
    ip_tx_eth_hdr_valid,
    arp_tx_eth_hdr_valid,
    send_eth_payload_reg,
    D,
    \temp_m_eth_payload_axis_tdata_reg_reg[7]_0 );
  output m_eth_payload_axis_tready_int_reg;
  output [1:0]tx_eth_type;
  output tx_eth_payload_axis_tlast;
  output tx_eth_payload_axis_tuser;
  output grant_valid;
  output grant_encoded;
  output m_eth_payload_axis_tvalid_reg_reg_0;
  output [0:0]E;
  output m_eth_payload_axis_tready_int_reg_reg_0;
  output \grant_encoded_reg_reg[0] ;
  output m_eth_payload_axis_tready_int_early;
  output [0:0]m_eth_payload_axis_tready_int_reg_reg_1;
  output [0:0]m_eth_payload_axis_tvalid_reg_reg_1;
  output m_eth_payload_axis_tready_int_reg_reg_2;
  output \grant_encoded_reg_reg[0]_0 ;
  output m_eth_hdr_valid_reg_reg_0;
  output m_axis_tuser_int;
  output flush_save;
  output [0:0]\grant_encoded_reg_reg[0]_1 ;
  output [1:0]\s_eth_hdr_ready_reg_reg[1]_0 ;
  output [47:0]\m_eth_dest_mac_reg_reg[47]_0 ;
  output [7:0]\m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  input [0:0]sync_reg;
  input \grant_encoded_reg_reg[0]_2 ;
  input [1:0]m_eth_type_reg0;
  input current_s_tlast;
  input tx_eth_payload_axis_tready;
  input ip_tx_eth_payload_axis_tvalid;
  input m_eth_payload_axis_tready_int_reg_0;
  input arp_tx_eth_payload_axis_tvalid;
  input ip_tx_eth_payload_axis_tlast;
  input m_eth_payload_axis_tready_int_reg_reg_3;
  input m_eth_payload_axis_tready_int_reg_reg_4;
  input m_eth_payload_axis_tready_int_reg_1;
  input arp_tx_eth_payload_axis_tlast;
  input [7:0]Q;
  input [7:0]\m_eth_payload_axis_tdata_reg_reg[7]_1 ;
  input \temp_m_eth_payload_axis_tuser_reg_reg[0]_0 ;
  input tx_eth_hdr_ready;
  input ip_tx_eth_hdr_valid;
  input arp_tx_eth_hdr_valid;
  input send_eth_payload_reg;
  input [47:0]D;
  input [7:0]\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ;

  wire [47:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire arb_inst_n_12;
  wire arb_inst_n_13;
  wire arb_inst_n_14;
  wire arb_inst_n_15;
  wire arb_inst_n_16;
  wire arb_inst_n_17;
  wire arb_inst_n_18;
  wire arb_inst_n_19;
  wire arb_inst_n_2;
  wire arb_inst_n_20;
  wire arb_inst_n_21;
  wire arb_inst_n_26;
  wire arb_inst_n_27;
  wire arp_tx_eth_hdr_valid;
  wire arp_tx_eth_payload_axis_tlast;
  wire arp_tx_eth_payload_axis_tvalid;
  wire current_s_tlast;
  wire current_s_tuser;
  wire flush_save;
  wire frame_reg;
  wire frame_reg0;
  wire grant_encoded;
  wire \grant_encoded_reg_reg[0] ;
  wire \grant_encoded_reg_reg[0]_0 ;
  wire [0:0]\grant_encoded_reg_reg[0]_1 ;
  wire \grant_encoded_reg_reg[0]_2 ;
  wire grant_valid;
  wire ip_tx_eth_hdr_valid;
  wire ip_tx_eth_payload_axis_tlast;
  wire ip_tx_eth_payload_axis_tvalid;
  wire m_axis_tuser_int;
  wire [47:0]\m_eth_dest_mac_reg_reg[47]_0 ;
  wire m_eth_hdr_valid_reg_i_1_n_0;
  wire m_eth_hdr_valid_reg_reg_0;
  wire \m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0 ;
  wire \m_eth_payload_axis_tdata_reg[7]_i_3__0_n_0 ;
  wire [7:0]\m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  wire [7:0]\m_eth_payload_axis_tdata_reg_reg[7]_1 ;
  wire m_eth_payload_axis_tready_int_early;
  wire m_eth_payload_axis_tready_int_early_0;
  wire m_eth_payload_axis_tready_int_reg;
  wire m_eth_payload_axis_tready_int_reg_0;
  wire m_eth_payload_axis_tready_int_reg_1;
  wire m_eth_payload_axis_tready_int_reg_reg_0;
  wire [0:0]m_eth_payload_axis_tready_int_reg_reg_1;
  wire m_eth_payload_axis_tready_int_reg_reg_2;
  wire m_eth_payload_axis_tready_int_reg_reg_3;
  wire m_eth_payload_axis_tready_int_reg_reg_4;
  wire m_eth_payload_axis_tvalid_reg_reg_0;
  wire [0:0]m_eth_payload_axis_tvalid_reg_reg_1;
  wire [1:0]m_eth_type_reg0;
  wire [1:0]s_eth_hdr_ready_next;
  wire [1:0]\s_eth_hdr_ready_reg_reg[1]_0 ;
  wire send_eth_payload_reg;
  wire [0:0]sync_reg;
  wire [7:0]temp_m_eth_payload_axis_tdata_reg;
  wire [7:0]\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  wire temp_m_eth_payload_axis_tlast_reg;
  wire temp_m_eth_payload_axis_tuser_reg;
  wire \temp_m_eth_payload_axis_tuser_reg_reg[0]_0 ;
  wire temp_m_eth_payload_axis_tvalid_next0_out;
  wire temp_m_eth_payload_axis_tvalid_reg;
  wire tx_eth_hdr_ready;
  wire tx_eth_payload_axis_tlast;
  wire tx_eth_payload_axis_tready;
  wire tx_eth_payload_axis_tuser;
  wire [1:0]tx_eth_type;

  design_1_axis_udp_ethernet_0_0_arbiter arb_inst
       (.D({arb_inst_n_12,arb_inst_n_13,arb_inst_n_14,arb_inst_n_15,arb_inst_n_16,arb_inst_n_17,arb_inst_n_18,arb_inst_n_19}),
        .E(E),
        .Q(Q),
        .arp_tx_eth_hdr_valid(arp_tx_eth_hdr_valid),
        .arp_tx_eth_payload_axis_tlast(arp_tx_eth_payload_axis_tlast),
        .arp_tx_eth_payload_axis_tvalid(arp_tx_eth_payload_axis_tvalid),
        .current_s_tuser(current_s_tuser),
        .frame_reg(frame_reg),
        .frame_reg0(frame_reg0),
        .\grant_encoded_reg_reg[0]_0 (grant_encoded),
        .\grant_encoded_reg_reg[0]_1 (\grant_encoded_reg_reg[0] ),
        .\grant_encoded_reg_reg[0]_2 (\grant_encoded_reg_reg[0]_0 ),
        .\grant_encoded_reg_reg[0]_3 (arb_inst_n_20),
        .\grant_encoded_reg_reg[0]_4 (s_eth_hdr_ready_next),
        .\grant_encoded_reg_reg[0]_5 (\grant_encoded_reg_reg[0]_1 ),
        .\grant_encoded_reg_reg[0]_6 (\grant_encoded_reg_reg[0]_2 ),
        .grant_valid_reg_reg_0(grant_valid),
        .ip_tx_eth_hdr_valid(ip_tx_eth_hdr_valid),
        .ip_tx_eth_payload_axis_tlast(ip_tx_eth_payload_axis_tlast),
        .ip_tx_eth_payload_axis_tvalid(ip_tx_eth_payload_axis_tvalid),
        .\m_eth_payload_axis_tdata_reg_reg[0] (\m_eth_payload_axis_tdata_reg[7]_i_3__0_n_0 ),
        .\m_eth_payload_axis_tdata_reg_reg[7] (\m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .\m_eth_payload_axis_tdata_reg_reg[7]_0 (temp_m_eth_payload_axis_tdata_reg),
        .m_eth_payload_axis_tlast_reg_reg(arb_inst_n_21),
        .m_eth_payload_axis_tlast_reg_reg_0(arb_inst_n_26),
        .m_eth_payload_axis_tready_int_early(m_eth_payload_axis_tready_int_early),
        .m_eth_payload_axis_tready_int_early_0(m_eth_payload_axis_tready_int_early_0),
        .m_eth_payload_axis_tready_int_reg_0(m_eth_payload_axis_tready_int_reg_0),
        .m_eth_payload_axis_tready_int_reg_1(m_eth_payload_axis_tready_int_reg_1),
        .m_eth_payload_axis_tready_int_reg_reg(m_eth_payload_axis_tready_int_reg_reg_0),
        .m_eth_payload_axis_tready_int_reg_reg_0(m_eth_payload_axis_tready_int_reg_reg_1),
        .m_eth_payload_axis_tready_int_reg_reg_1(m_eth_payload_axis_tready_int_reg_reg_2),
        .m_eth_payload_axis_tready_int_reg_reg_2(m_eth_payload_axis_tready_int_reg_reg_3),
        .m_eth_payload_axis_tready_int_reg_reg_3(m_eth_payload_axis_tready_int_reg_reg_4),
        .\m_eth_payload_axis_tuser_reg_reg[0] (m_eth_payload_axis_tvalid_reg_reg_0),
        .\m_eth_payload_axis_tuser_reg_reg[0]_0 (m_eth_payload_axis_tready_int_reg),
        .m_eth_payload_axis_tvalid_reg_reg(m_eth_payload_axis_tvalid_reg_reg_1),
        .\m_eth_type_reg_reg[2] (m_eth_hdr_valid_reg_reg_0),
        .sync_reg(sync_reg),
        .\sync_reg_reg[3] (arb_inst_n_2),
        .temp_m_eth_payload_axis_tlast_reg(temp_m_eth_payload_axis_tlast_reg),
        .temp_m_eth_payload_axis_tuser_reg(temp_m_eth_payload_axis_tuser_reg),
        .\temp_m_eth_payload_axis_tuser_reg_reg[0] (\temp_m_eth_payload_axis_tuser_reg_reg[0]_0 ),
        .temp_m_eth_payload_axis_tvalid_reg(temp_m_eth_payload_axis_tvalid_reg),
        .temp_m_eth_payload_axis_tvalid_reg_reg(arb_inst_n_27),
        .tx_eth_hdr_ready(tx_eth_hdr_ready),
        .tx_eth_payload_axis_tready(tx_eth_payload_axis_tready));
  FDRE #(
    .INIT(1'b0)) 
    frame_reg_reg
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(1'b1),
        .D(arb_inst_n_26),
        .Q(frame_reg),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[0] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[0]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[10] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[10]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[11] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[11]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[12] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[12]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[13] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[13]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[14] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[14]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[15] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[15]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[16] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[16]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[17] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[17]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[18] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[18]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[19] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[19]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[1] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[1]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[20] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[20]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[21] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[21]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[22] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[22]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[23] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[23]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[24] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[24]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[25] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[25]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[26] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[26]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[27] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[27]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[28] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[28]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[29] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[29]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[2] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[2]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[30] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[30]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[31] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[31]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[32] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[32]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[33] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[33]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[34] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[34]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[35] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[35]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[36] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[36]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[37] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[37]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[38] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[38]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[39] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[39]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[3] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[3]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[40] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[40]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[41] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[41]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[42] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[42]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[43] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[43]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[44] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[44]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[45] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[45]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[46] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[46]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[47] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[47]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[4] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[4]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[5] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[5]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[6] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[6]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[7] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[7]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[8] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[8]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[9] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(D[9]),
        .Q(\m_eth_dest_mac_reg_reg[47]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h44F4)) 
    m_eth_hdr_valid_reg_i_1
       (.I0(frame_reg),
        .I1(grant_valid),
        .I2(m_eth_hdr_valid_reg_reg_0),
        .I3(tx_eth_hdr_ready),
        .O(m_eth_hdr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_hdr_valid_reg_reg
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(1'b1),
        .D(m_eth_hdr_valid_reg_i_1_n_0),
        .Q(m_eth_hdr_valid_reg_reg_0),
        .R(sync_reg));
  LUT3 #(
    .INIT(8'hF4)) 
    \m_eth_payload_axis_tdata_reg[7]_i_1__1 
       (.I0(m_eth_payload_axis_tvalid_reg_reg_0),
        .I1(m_eth_payload_axis_tready_int_reg),
        .I2(tx_eth_payload_axis_tready),
        .O(\m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \m_eth_payload_axis_tdata_reg[7]_i_3__0 
       (.I0(m_eth_payload_axis_tready_int_reg),
        .I1(tx_eth_payload_axis_tready),
        .I2(m_eth_payload_axis_tvalid_reg_reg_0),
        .O(\m_eth_payload_axis_tdata_reg[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[0] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(\m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(arb_inst_n_19),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[1] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(\m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(arb_inst_n_18),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[2] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(\m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(arb_inst_n_17),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[3] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(\m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(arb_inst_n_16),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[4] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(\m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(arb_inst_n_15),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[5] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(\m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(arb_inst_n_14),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[6] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(\m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(arb_inst_n_13),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[7] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(\m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(arb_inst_n_12),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_payload_axis_tlast_reg_reg
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(\m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(arb_inst_n_21),
        .Q(tx_eth_payload_axis_tlast),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_payload_axis_tready_int_reg_reg
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(1'b1),
        .D(m_eth_payload_axis_tready_int_early_0),
        .Q(m_eth_payload_axis_tready_int_reg),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tuser_reg_reg[0] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(\m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(arb_inst_n_20),
        .Q(tx_eth_payload_axis_tuser),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_payload_axis_tvalid_reg_reg
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(1'b1),
        .D(arb_inst_n_27),
        .Q(m_eth_payload_axis_tvalid_reg_reg_0),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[11] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(m_eth_type_reg0[1]),
        .Q(tx_eth_type[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[2] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(frame_reg0),
        .D(m_eth_type_reg0[0]),
        .Q(tx_eth_type[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_eth_hdr_ready_reg_reg[0] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(1'b1),
        .D(s_eth_hdr_ready_next[0]),
        .Q(\s_eth_hdr_ready_reg_reg[1]_0 [0]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \s_eth_hdr_ready_reg_reg[1] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(1'b1),
        .D(s_eth_hdr_ready_next[1]),
        .Q(\s_eth_hdr_ready_reg_reg[1]_0 [1]),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    temp_m_axis_tlast_reg_i_1
       (.I0(tx_eth_payload_axis_tlast),
        .I1(send_eth_payload_reg),
        .I2(tx_eth_payload_axis_tready),
        .I3(m_eth_payload_axis_tvalid_reg_reg_0),
        .O(flush_save));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    temp_m_axis_tuser_reg_i_1
       (.I0(tx_eth_payload_axis_tuser),
        .I1(send_eth_payload_reg),
        .I2(tx_eth_payload_axis_tready),
        .I3(m_eth_payload_axis_tvalid_reg_reg_0),
        .O(m_axis_tuser_int));
  LUT3 #(
    .INIT(8'h20)) 
    \temp_m_eth_payload_axis_tdata_reg[7]_i_1__0 
       (.I0(m_eth_payload_axis_tready_int_reg),
        .I1(tx_eth_payload_axis_tready),
        .I2(m_eth_payload_axis_tvalid_reg_reg_0),
        .O(temp_m_eth_payload_axis_tvalid_next0_out));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[0] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(temp_m_eth_payload_axis_tvalid_next0_out),
        .D(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 [0]),
        .Q(temp_m_eth_payload_axis_tdata_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[1] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(temp_m_eth_payload_axis_tvalid_next0_out),
        .D(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 [1]),
        .Q(temp_m_eth_payload_axis_tdata_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[2] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(temp_m_eth_payload_axis_tvalid_next0_out),
        .D(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 [2]),
        .Q(temp_m_eth_payload_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[3] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(temp_m_eth_payload_axis_tvalid_next0_out),
        .D(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 [3]),
        .Q(temp_m_eth_payload_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[4] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(temp_m_eth_payload_axis_tvalid_next0_out),
        .D(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 [4]),
        .Q(temp_m_eth_payload_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[5] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(temp_m_eth_payload_axis_tvalid_next0_out),
        .D(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 [5]),
        .Q(temp_m_eth_payload_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[6] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(temp_m_eth_payload_axis_tvalid_next0_out),
        .D(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 [6]),
        .Q(temp_m_eth_payload_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[7] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(temp_m_eth_payload_axis_tvalid_next0_out),
        .D(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 [7]),
        .Q(temp_m_eth_payload_axis_tdata_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_eth_payload_axis_tlast_reg_reg
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(temp_m_eth_payload_axis_tvalid_next0_out),
        .D(current_s_tlast),
        .Q(temp_m_eth_payload_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tuser_reg_reg[0] 
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(temp_m_eth_payload_axis_tvalid_next0_out),
        .D(current_s_tuser),
        .Q(temp_m_eth_payload_axis_tuser_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_eth_payload_axis_tvalid_reg_reg
       (.C(\grant_encoded_reg_reg[0]_2 ),
        .CE(1'b1),
        .D(arb_inst_n_2),
        .Q(temp_m_eth_payload_axis_tvalid_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "eth_axis_rx" *) 
module design_1_axis_udp_ethernet_0_0_eth_axis_rx
   (rx_axis_tready,
    rx_eth_payload_axis_tlast,
    rx_eth_payload_axis_tuser,
    rx_eth_payload_axis_tvalid,
    read_eth_header_next,
    s_eth_hdr_ready_reg_reg,
    m_eth_hdr_valid_reg_reg_0,
    Q,
    \m_eth_type_reg_reg[2]_0 ,
    s_select_arp,
    s_select_none_reg_reg,
    s_axis_tready_reg_reg_0,
    m_eth_payload_axis_tlast_reg_reg_0,
    m_eth_payload_axis_tvalid_reg_reg_0,
    SR,
    \m_eth_src_mac_reg_reg[47]_0 ,
    \m_eth_payload_axis_tdata_reg_reg[7]_0 ,
    sync_reg,
    m_eth_payload_axis_tvalid_reg_reg_1,
    \m_axis_pipe_reg_reg[0]_0 ,
    read_eth_header_reg,
    s_select_arp_reg,
    arp_rx_eth_payload_axis_tready,
    ip_rx_eth_hdr_ready,
    arp_rx_eth_hdr_ready,
    s_select_none_reg_reg_0,
    s_select_ip_reg0,
    rx_axis_tvalid,
    temp_m_eth_payload_axis_tvalid_reg_reg_0,
    \last_word_data_reg_reg[0] ,
    s_select_ip_reg,
    ip_rx_eth_payload_axis_tready);
  output rx_axis_tready;
  output rx_eth_payload_axis_tlast;
  output rx_eth_payload_axis_tuser;
  output rx_eth_payload_axis_tvalid;
  output read_eth_header_next;
  output s_eth_hdr_ready_reg_reg;
  output m_eth_hdr_valid_reg_reg_0;
  output Q;
  output \m_eth_type_reg_reg[2]_0 ;
  output s_select_arp;
  output s_select_none_reg_reg;
  output s_axis_tready_reg_reg_0;
  output m_eth_payload_axis_tlast_reg_reg_0;
  output m_eth_payload_axis_tvalid_reg_reg_0;
  output [0:0]SR;
  output [47:0]\m_eth_src_mac_reg_reg[47]_0 ;
  output [7:0]\m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  input [0:0]sync_reg;
  input m_eth_payload_axis_tvalid_reg_reg_1;
  input [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  input read_eth_header_reg;
  input s_select_arp_reg;
  input arp_rx_eth_payload_axis_tready;
  input ip_rx_eth_hdr_ready;
  input arp_rx_eth_hdr_ready;
  input s_select_none_reg_reg_0;
  input s_select_ip_reg0;
  input rx_axis_tvalid;
  input temp_m_eth_payload_axis_tvalid_reg_reg_0;
  input \last_word_data_reg_reg[0] ;
  input s_select_ip_reg;
  input ip_rx_eth_payload_axis_tready;

  wire Q;
  wire [0:0]SR;
  wire arp_rx_eth_hdr_ready;
  wire arp_rx_eth_payload_axis_tready;
  wire ip_rx_eth_hdr_ready;
  wire ip_rx_eth_payload_axis_tready;
  wire \last_word_data_reg_reg[0] ;
  wire [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  wire m_eth_hdr_valid_next2_out;
  wire m_eth_hdr_valid_reg_i_1_n_0;
  wire m_eth_hdr_valid_reg_i_5_n_0;
  wire m_eth_hdr_valid_reg_i_6_n_0;
  wire m_eth_hdr_valid_reg_i_7_n_0;
  wire m_eth_hdr_valid_reg_i_8_n_0;
  wire m_eth_hdr_valid_reg_reg_0;
  wire [7:0]\m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  wire m_eth_payload_axis_tlast_reg_i_1__2_n_0;
  wire m_eth_payload_axis_tlast_reg_reg_0;
  wire m_eth_payload_axis_tready_int_early;
  wire m_eth_payload_axis_tready_int_reg;
  wire m_eth_payload_axis_tuser_reg;
  wire m_eth_payload_axis_tuser_reg_i_1__0_n_0;
  wire m_eth_payload_axis_tvalid_reg_i_1__2_n_0;
  wire m_eth_payload_axis_tvalid_reg_reg_0;
  wire m_eth_payload_axis_tvalid_reg_reg_1;
  wire \m_eth_src_mac_reg[15]_i_1_n_0 ;
  wire \m_eth_src_mac_reg[23]_i_1_n_0 ;
  wire \m_eth_src_mac_reg[31]_i_1_n_0 ;
  wire \m_eth_src_mac_reg[39]_i_1_n_0 ;
  wire \m_eth_src_mac_reg[47]_i_1__0_n_0 ;
  wire \m_eth_src_mac_reg[47]_i_2_n_0 ;
  wire \m_eth_src_mac_reg[7]_i_1_n_0 ;
  wire [47:0]\m_eth_src_mac_reg_reg[47]_0 ;
  wire \m_eth_type_reg[15]_i_1_n_0 ;
  wire \m_eth_type_reg[7]_i_1_n_0 ;
  wire \m_eth_type_reg_reg[2]_0 ;
  wire [7:0]p_1_in;
  wire [3:0]ptr_reg;
  wire \ptr_reg[0]_i_1__1_n_0 ;
  wire \ptr_reg[1]_i_1__1_n_0 ;
  wire \ptr_reg[2]_i_1__1_n_0 ;
  wire \ptr_reg[3]_i_1__1_n_0 ;
  wire \ptr_reg[3]_i_2_n_0 ;
  wire read_eth_header_next;
  wire read_eth_header_reg;
  wire read_eth_header_reg_0;
  wire read_eth_header_reg_i_1__0_n_0;
  wire read_eth_header_reg_i_3_n_0;
  wire read_eth_payload_next;
  wire read_eth_payload_reg;
  wire read_eth_payload_reg_i_2_n_0;
  wire rx_axis_tready;
  wire rx_axis_tvalid;
  wire rx_eth_payload_axis_tlast;
  wire rx_eth_payload_axis_tuser;
  wire rx_eth_payload_axis_tvalid;
  wire [15:0]rx_eth_type;
  wire s_axis_tready_next;
  wire s_axis_tready_reg_reg_0;
  wire s_eth_hdr_ready_reg_reg;
  wire s_select_arp;
  wire s_select_arp_reg;
  wire s_select_ip_reg;
  wire s_select_ip_reg0;
  wire s_select_none_reg_reg;
  wire s_select_none_reg_reg_0;
  wire store_eth_payload_int_to_temp;
  wire [0:0]sync_reg;
  wire [7:0]temp_m_eth_payload_axis_tdata_reg;
  wire temp_m_eth_payload_axis_tlast_reg;
  wire temp_m_eth_payload_axis_tuser_reg;
  wire temp_m_eth_payload_axis_tvalid_reg_i_1__2_n_0;
  wire temp_m_eth_payload_axis_tvalid_reg_i_2__0_n_0;
  wire temp_m_eth_payload_axis_tvalid_reg_reg_0;
  wire temp_m_eth_payload_axis_tvalid_reg_reg_n_0;
  wire transfer_in_save;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state_reg[2]_i_2__0 
       (.I0(rx_eth_payload_axis_tlast),
        .I1(\last_word_data_reg_reg[0] ),
        .O(m_eth_payload_axis_tlast_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF22070000)) 
    m_eth_hdr_valid_reg_i_1
       (.I0(s_select_arp),
        .I1(arp_rx_eth_hdr_ready),
        .I2(ip_rx_eth_hdr_ready),
        .I3(\m_eth_type_reg_reg[2]_0 ),
        .I4(Q),
        .I5(m_eth_hdr_valid_next2_out),
        .O(m_eth_hdr_valid_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    m_eth_hdr_valid_reg_i_2__0
       (.I0(rx_eth_type[2]),
        .I1(rx_eth_type[1]),
        .I2(rx_eth_type[0]),
        .I3(rx_eth_type[11]),
        .I4(m_eth_hdr_valid_reg_i_5_n_0),
        .O(s_select_arp));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    m_eth_hdr_valid_reg_i_3
       (.I0(m_eth_hdr_valid_reg_i_6_n_0),
        .I1(m_eth_hdr_valid_reg_i_7_n_0),
        .I2(rx_eth_type[2]),
        .I3(rx_eth_type[1]),
        .I4(rx_eth_type[0]),
        .I5(rx_eth_type[11]),
        .O(\m_eth_type_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    m_eth_hdr_valid_reg_i_4
       (.I0(\m_eth_src_mac_reg[47]_i_2_n_0 ),
        .I1(ptr_reg[3]),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[0]),
        .I4(ptr_reg[2]),
        .I5(\m_axis_pipe_reg_reg[0]_0 [8]),
        .O(m_eth_hdr_valid_next2_out));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_eth_hdr_valid_reg_i_5
       (.I0(m_eth_hdr_valid_reg_i_7_n_0),
        .I1(rx_eth_type[6]),
        .I2(rx_eth_type[5]),
        .I3(rx_eth_type[4]),
        .I4(rx_eth_type[3]),
        .O(m_eth_hdr_valid_reg_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_eth_hdr_valid_reg_i_6
       (.I0(rx_eth_type[3]),
        .I1(rx_eth_type[4]),
        .I2(rx_eth_type[5]),
        .I3(rx_eth_type[6]),
        .O(m_eth_hdr_valid_reg_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_eth_hdr_valid_reg_i_7
       (.I0(rx_eth_type[12]),
        .I1(rx_eth_type[14]),
        .I2(rx_eth_type[10]),
        .I3(rx_eth_type[7]),
        .I4(m_eth_hdr_valid_reg_i_8_n_0),
        .O(m_eth_hdr_valid_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_eth_hdr_valid_reg_i_8
       (.I0(rx_eth_type[8]),
        .I1(rx_eth_type[9]),
        .I2(rx_eth_type[15]),
        .I3(rx_eth_type[13]),
        .O(m_eth_hdr_valid_reg_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_hdr_valid_reg_reg
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(m_eth_hdr_valid_reg_i_1_n_0),
        .Q(Q),
        .R(sync_reg));
  LUT5 #(
    .INIT(32'hFFD52A00)) 
    \m_eth_payload_axis_tdata_reg[0]_i_1__2 
       (.I0(m_eth_payload_axis_tready_int_reg),
        .I1(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I2(rx_eth_payload_axis_tvalid),
        .I3(\m_axis_pipe_reg_reg[0]_0 [0]),
        .I4(temp_m_eth_payload_axis_tdata_reg[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hFFD52A00)) 
    \m_eth_payload_axis_tdata_reg[1]_i_1__2 
       (.I0(m_eth_payload_axis_tready_int_reg),
        .I1(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I2(rx_eth_payload_axis_tvalid),
        .I3(\m_axis_pipe_reg_reg[0]_0 [1]),
        .I4(temp_m_eth_payload_axis_tdata_reg[1]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hFFD52A00)) 
    \m_eth_payload_axis_tdata_reg[2]_i_1__2 
       (.I0(m_eth_payload_axis_tready_int_reg),
        .I1(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I2(rx_eth_payload_axis_tvalid),
        .I3(\m_axis_pipe_reg_reg[0]_0 [2]),
        .I4(temp_m_eth_payload_axis_tdata_reg[2]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hFFD52A00)) 
    \m_eth_payload_axis_tdata_reg[3]_i_1__2 
       (.I0(m_eth_payload_axis_tready_int_reg),
        .I1(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I2(rx_eth_payload_axis_tvalid),
        .I3(\m_axis_pipe_reg_reg[0]_0 [3]),
        .I4(temp_m_eth_payload_axis_tdata_reg[3]),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hFFD52A00)) 
    \m_eth_payload_axis_tdata_reg[4]_i_1__2 
       (.I0(m_eth_payload_axis_tready_int_reg),
        .I1(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I2(rx_eth_payload_axis_tvalid),
        .I3(\m_axis_pipe_reg_reg[0]_0 [4]),
        .I4(temp_m_eth_payload_axis_tdata_reg[4]),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hFFD52A00)) 
    \m_eth_payload_axis_tdata_reg[5]_i_1__2 
       (.I0(m_eth_payload_axis_tready_int_reg),
        .I1(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I2(rx_eth_payload_axis_tvalid),
        .I3(\m_axis_pipe_reg_reg[0]_0 [5]),
        .I4(temp_m_eth_payload_axis_tdata_reg[5]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hFFD52A00)) 
    \m_eth_payload_axis_tdata_reg[6]_i_1__2 
       (.I0(m_eth_payload_axis_tready_int_reg),
        .I1(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I2(rx_eth_payload_axis_tvalid),
        .I3(\m_axis_pipe_reg_reg[0]_0 [6]),
        .I4(temp_m_eth_payload_axis_tdata_reg[6]),
        .O(p_1_in[6]));
  LUT3 #(
    .INIT(8'h73)) 
    \m_eth_payload_axis_tdata_reg[7]_i_1__2 
       (.I0(rx_eth_payload_axis_tvalid),
        .I1(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I2(m_eth_payload_axis_tready_int_reg),
        .O(m_eth_payload_axis_tuser_reg));
  LUT5 #(
    .INIT(32'hFFD52A00)) 
    \m_eth_payload_axis_tdata_reg[7]_i_2__1 
       (.I0(m_eth_payload_axis_tready_int_reg),
        .I1(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I2(rx_eth_payload_axis_tvalid),
        .I3(\m_axis_pipe_reg_reg[0]_0 [7]),
        .I4(temp_m_eth_payload_axis_tdata_reg[7]),
        .O(p_1_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[0] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(m_eth_payload_axis_tuser_reg),
        .D(p_1_in[0]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[1] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(m_eth_payload_axis_tuser_reg),
        .D(p_1_in[1]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[2] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(m_eth_payload_axis_tuser_reg),
        .D(p_1_in[2]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[3] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(m_eth_payload_axis_tuser_reg),
        .D(p_1_in[3]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[4] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(m_eth_payload_axis_tuser_reg),
        .D(p_1_in[4]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[5] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(m_eth_payload_axis_tuser_reg),
        .D(p_1_in[5]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[6] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(m_eth_payload_axis_tuser_reg),
        .D(p_1_in[6]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[7] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(m_eth_payload_axis_tuser_reg),
        .D(p_1_in[7]),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFD52A00)) 
    m_eth_payload_axis_tlast_reg_i_1__2
       (.I0(m_eth_payload_axis_tready_int_reg),
        .I1(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I2(rx_eth_payload_axis_tvalid),
        .I3(\m_axis_pipe_reg_reg[0]_0 [8]),
        .I4(temp_m_eth_payload_axis_tlast_reg),
        .O(m_eth_payload_axis_tlast_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_payload_axis_tlast_reg_reg
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(m_eth_payload_axis_tuser_reg),
        .D(m_eth_payload_axis_tlast_reg_i_1__2_n_0),
        .Q(rx_eth_payload_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    m_eth_payload_axis_tready_int_reg_i_1__2
       (.I0(temp_m_eth_payload_axis_tvalid_reg_reg_n_0),
        .I1(read_eth_payload_reg),
        .I2(rx_axis_tvalid),
        .I3(rx_axis_tready),
        .I4(rx_eth_payload_axis_tvalid),
        .I5(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .O(m_eth_payload_axis_tready_int_early));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_payload_axis_tready_int_reg_reg
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(m_eth_payload_axis_tready_int_early),
        .Q(m_eth_payload_axis_tready_int_reg),
        .R(sync_reg));
  LUT5 #(
    .INIT(32'hFFD52A00)) 
    m_eth_payload_axis_tuser_reg_i_1__0
       (.I0(m_eth_payload_axis_tready_int_reg),
        .I1(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I2(rx_eth_payload_axis_tvalid),
        .I3(\m_axis_pipe_reg_reg[0]_0 [9]),
        .I4(temp_m_eth_payload_axis_tuser_reg),
        .O(m_eth_payload_axis_tuser_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_payload_axis_tuser_reg_reg
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(m_eth_payload_axis_tuser_reg),
        .D(m_eth_payload_axis_tuser_reg_i_1__0_n_0),
        .Q(rx_eth_payload_axis_tuser),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFB8B8B8BF8888888)) 
    m_eth_payload_axis_tvalid_reg_i_1__2
       (.I0(rx_eth_payload_axis_tvalid),
        .I1(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I2(m_eth_payload_axis_tready_int_reg),
        .I3(read_eth_payload_reg),
        .I4(transfer_in_save),
        .I5(temp_m_eth_payload_axis_tvalid_reg_reg_n_0),
        .O(m_eth_payload_axis_tvalid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_payload_axis_tvalid_reg_reg
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(m_eth_payload_axis_tvalid_reg_i_1__2_n_0),
        .Q(rx_eth_payload_axis_tvalid),
        .R(sync_reg));
  LUT5 #(
    .INIT(32'h10000000)) 
    \m_eth_src_mac_reg[15]_i_1 
       (.I0(ptr_reg[0]),
        .I1(ptr_reg[2]),
        .I2(ptr_reg[1]),
        .I3(\m_eth_src_mac_reg[47]_i_2_n_0 ),
        .I4(ptr_reg[3]),
        .O(\m_eth_src_mac_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \m_eth_src_mac_reg[23]_i_1 
       (.I0(ptr_reg[1]),
        .I1(ptr_reg[3]),
        .I2(\m_eth_src_mac_reg[47]_i_2_n_0 ),
        .I3(ptr_reg[2]),
        .I4(ptr_reg[0]),
        .O(\m_eth_src_mac_reg[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \m_eth_src_mac_reg[31]_i_1 
       (.I0(ptr_reg[1]),
        .I1(ptr_reg[3]),
        .I2(\m_eth_src_mac_reg[47]_i_2_n_0 ),
        .I3(ptr_reg[0]),
        .I4(ptr_reg[2]),
        .O(\m_eth_src_mac_reg[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \m_eth_src_mac_reg[39]_i_1 
       (.I0(ptr_reg[1]),
        .I1(\m_eth_src_mac_reg[47]_i_2_n_0 ),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[0]),
        .I4(ptr_reg[3]),
        .O(\m_eth_src_mac_reg[39]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \m_eth_src_mac_reg[47]_i_1__0 
       (.I0(\m_eth_src_mac_reg[47]_i_2_n_0 ),
        .I1(ptr_reg[1]),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[0]),
        .I4(ptr_reg[3]),
        .O(\m_eth_src_mac_reg[47]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_eth_src_mac_reg[47]_i_2 
       (.I0(rx_axis_tvalid),
        .I1(rx_axis_tready),
        .I2(read_eth_header_reg_0),
        .O(\m_eth_src_mac_reg[47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \m_eth_src_mac_reg[7]_i_1 
       (.I0(ptr_reg[2]),
        .I1(ptr_reg[0]),
        .I2(ptr_reg[1]),
        .I3(\m_eth_src_mac_reg[47]_i_2_n_0 ),
        .I4(ptr_reg[3]),
        .O(\m_eth_src_mac_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[0] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [0]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[10] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [2]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[11] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [3]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[12] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [4]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[13] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [5]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[14] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [6]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[15] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [7]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[16] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[23]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [0]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[17] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[23]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [1]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[18] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[23]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [2]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[19] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[23]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [3]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[1] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [1]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[20] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[23]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [4]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[21] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[23]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [5]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[22] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[23]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [6]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[23] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[23]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [7]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[24] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[31]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [0]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[25] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[31]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [1]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[26] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[31]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [2]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[27] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[31]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [3]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[28] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[31]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [4]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[29] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[31]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [5]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[2] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [2]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[30] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[31]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [6]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[31] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[31]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [7]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[32] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[39]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [0]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[33] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[39]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [1]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[34] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[39]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [2]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[35] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[39]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [3]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[36] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[39]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [4]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[37] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[39]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [5]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[38] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[39]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [6]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[39] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[39]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [7]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[3] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [3]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[40] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[47]_i_1__0_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [0]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[41] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[47]_i_1__0_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [1]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[42] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[47]_i_1__0_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [2]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[43] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[47]_i_1__0_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [3]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[44] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[47]_i_1__0_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [4]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[45] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[47]_i_1__0_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [5]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[46] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[47]_i_1__0_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [6]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[47] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[47]_i_1__0_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [7]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[4] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [4]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[5] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [5]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[6] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [6]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[7] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [7]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[8] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [0]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_src_mac_reg_reg[9] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_src_mac_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [1]),
        .Q(\m_eth_src_mac_reg_reg[47]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \m_eth_type_reg[15]_i_1 
       (.I0(ptr_reg[0]),
        .I1(ptr_reg[2]),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[3]),
        .I4(\m_eth_src_mac_reg[47]_i_2_n_0 ),
        .O(\m_eth_type_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \m_eth_type_reg[7]_i_1 
       (.I0(transfer_in_save),
        .I1(read_eth_header_reg_0),
        .I2(ptr_reg[3]),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[0]),
        .I5(ptr_reg[2]),
        .O(\m_eth_type_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[0] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [0]),
        .Q(rx_eth_type[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[10] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [2]),
        .Q(rx_eth_type[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[11] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [3]),
        .Q(rx_eth_type[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[12] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [4]),
        .Q(rx_eth_type[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[13] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [5]),
        .Q(rx_eth_type[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[14] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [6]),
        .Q(rx_eth_type[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[15] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [7]),
        .Q(rx_eth_type[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[1] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [1]),
        .Q(rx_eth_type[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[2] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [2]),
        .Q(rx_eth_type[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[3] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [3]),
        .Q(rx_eth_type[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[4] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [4]),
        .Q(rx_eth_type[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[5] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [5]),
        .Q(rx_eth_type[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[6] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [6]),
        .Q(rx_eth_type[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[7] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[7]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [7]),
        .Q(rx_eth_type[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[8] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [0]),
        .Q(rx_eth_type[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_type_reg_reg[9] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(\m_eth_type_reg[15]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_0 [1]),
        .Q(rx_eth_type[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_i_3
       (.I0(rx_axis_tready),
        .I1(rx_axis_tvalid),
        .O(s_axis_tready_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h3F7F4000)) 
    \ptr_reg[0]_i_1__1 
       (.I0(\m_axis_pipe_reg_reg[0]_0 [8]),
        .I1(rx_axis_tvalid),
        .I2(rx_axis_tready),
        .I3(read_eth_header_reg_0),
        .I4(ptr_reg[0]),
        .O(\ptr_reg[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h14CCCCCC44CCCCCC)) 
    \ptr_reg[1]_i_1__1 
       (.I0(\m_axis_pipe_reg_reg[0]_0 [8]),
        .I1(ptr_reg[1]),
        .I2(read_eth_header_reg_0),
        .I3(rx_axis_tready),
        .I4(rx_axis_tvalid),
        .I5(ptr_reg[0]),
        .O(\ptr_reg[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C0C0C6CCCCCCC)) 
    \ptr_reg[2]_i_1__1 
       (.I0(ptr_reg[0]),
        .I1(ptr_reg[2]),
        .I2(transfer_in_save),
        .I3(read_eth_header_reg_0),
        .I4(ptr_reg[1]),
        .I5(\m_axis_pipe_reg_reg[0]_0 [8]),
        .O(\ptr_reg[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ptr_reg[2]_i_2 
       (.I0(rx_axis_tready),
        .I1(rx_axis_tvalid),
        .O(transfer_in_save));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h06666666)) 
    \ptr_reg[3]_i_1__1 
       (.I0(\ptr_reg[3]_i_2_n_0 ),
        .I1(ptr_reg[3]),
        .I2(\m_axis_pipe_reg_reg[0]_0 [8]),
        .I3(rx_axis_tready),
        .I4(rx_axis_tvalid),
        .O(\ptr_reg[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ptr_reg[3]_i_2 
       (.I0(ptr_reg[0]),
        .I1(ptr_reg[2]),
        .I2(rx_axis_tvalid),
        .I3(rx_axis_tready),
        .I4(read_eth_header_reg_0),
        .I5(ptr_reg[1]),
        .O(\ptr_reg[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ptr_reg[4]_i_1 
       (.I0(sync_reg),
        .I1(rx_eth_payload_axis_tlast),
        .I2(s_select_arp_reg),
        .I3(arp_rx_eth_payload_axis_tready),
        .I4(rx_eth_payload_axis_tvalid),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[0] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(\ptr_reg[0]_i_1__1_n_0 ),
        .Q(ptr_reg[0]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[1] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(\ptr_reg[1]_i_1__1_n_0 ),
        .Q(ptr_reg[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[2] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(\ptr_reg[2]_i_1__1_n_0 ),
        .Q(ptr_reg[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[3] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(\ptr_reg[3]_i_1__1_n_0 ),
        .Q(ptr_reg[3]),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    read_eth_header_reg_i_1
       (.I0(s_eth_hdr_ready_reg_reg),
        .I1(read_eth_header_reg),
        .I2(rx_eth_payload_axis_tlast),
        .I3(s_select_arp_reg),
        .I4(arp_rx_eth_payload_axis_tready),
        .I5(rx_eth_payload_axis_tvalid),
        .O(read_eth_header_next));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFA000)) 
    read_eth_header_reg_i_1__0
       (.I0(\m_axis_pipe_reg_reg[0]_0 [8]),
        .I1(read_eth_payload_reg_i_2_n_0),
        .I2(rx_axis_tready),
        .I3(rx_axis_tvalid),
        .I4(read_eth_header_reg_0),
        .I5(sync_reg),
        .O(read_eth_header_reg_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    read_eth_header_reg_i_2
       (.I0(arp_rx_eth_hdr_ready),
        .I1(m_eth_hdr_valid_reg_i_7_n_0),
        .I2(m_eth_hdr_valid_reg_i_6_n_0),
        .I3(read_eth_header_reg_i_3_n_0),
        .I4(Q),
        .O(s_eth_hdr_ready_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    read_eth_header_reg_i_3
       (.I0(rx_eth_type[11]),
        .I1(rx_eth_type[0]),
        .I2(rx_eth_type[1]),
        .I3(rx_eth_type[2]),
        .O(read_eth_header_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    read_eth_header_reg_reg
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(read_eth_header_reg_i_1__0_n_0),
        .Q(read_eth_header_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8FFFFFFF80008000)) 
    read_eth_payload_reg_i_1
       (.I0(read_eth_payload_reg_i_2_n_0),
        .I1(read_eth_header_reg_0),
        .I2(rx_axis_tvalid),
        .I3(rx_axis_tready),
        .I4(\m_axis_pipe_reg_reg[0]_0 [8]),
        .I5(read_eth_payload_reg),
        .O(read_eth_payload_next));
  LUT5 #(
    .INIT(32'h00400000)) 
    read_eth_payload_reg_i_2
       (.I0(\m_axis_pipe_reg_reg[0]_0 [8]),
        .I1(ptr_reg[2]),
        .I2(ptr_reg[0]),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[3]),
        .O(read_eth_payload_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    read_eth_payload_reg_reg
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(read_eth_payload_next),
        .Q(read_eth_payload_reg),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'hA2A2AA80AAAAAAAA)) 
    s_axis_tready_reg_i_1__0
       (.I0(m_eth_payload_axis_tready_int_early),
        .I1(s_select_arp),
        .I2(arp_rx_eth_hdr_ready),
        .I3(ip_rx_eth_hdr_ready),
        .I4(\m_eth_type_reg_reg[2]_0 ),
        .I5(Q),
        .O(s_axis_tready_next));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(s_axis_tready_next),
        .Q(rx_axis_tready),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    s_eth_hdr_ready_reg_i_2__0
       (.I0(rx_eth_payload_axis_tvalid),
        .I1(s_select_ip_reg),
        .I2(ip_rx_eth_payload_axis_tready),
        .I3(rx_eth_payload_axis_tlast),
        .O(m_eth_payload_axis_tvalid_reg_reg_0));
  LUT3 #(
    .INIT(8'h08)) 
    s_eth_hdr_ready_reg_i_3
       (.I0(Q),
        .I1(ip_rx_eth_hdr_ready),
        .I2(\m_eth_type_reg_reg[2]_0 ),
        .O(m_eth_hdr_valid_reg_reg_0));
  LUT6 #(
    .INIT(64'h000000002E220000)) 
    s_select_none_reg_i_1
       (.I0(s_select_none_reg_reg_0),
        .I1(s_select_ip_reg0),
        .I2(s_select_arp),
        .I3(\m_eth_type_reg_reg[2]_0 ),
        .I4(rx_eth_payload_axis_tvalid),
        .I5(sync_reg),
        .O(s_select_none_reg_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \temp_m_eth_payload_axis_tdata_reg[7]_i_1__1 
       (.I0(m_eth_payload_axis_tready_int_reg),
        .I1(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I2(rx_eth_payload_axis_tvalid),
        .O(store_eth_payload_int_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[0] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(store_eth_payload_int_to_temp),
        .D(\m_axis_pipe_reg_reg[0]_0 [0]),
        .Q(temp_m_eth_payload_axis_tdata_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[1] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(store_eth_payload_int_to_temp),
        .D(\m_axis_pipe_reg_reg[0]_0 [1]),
        .Q(temp_m_eth_payload_axis_tdata_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[2] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(store_eth_payload_int_to_temp),
        .D(\m_axis_pipe_reg_reg[0]_0 [2]),
        .Q(temp_m_eth_payload_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[3] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(store_eth_payload_int_to_temp),
        .D(\m_axis_pipe_reg_reg[0]_0 [3]),
        .Q(temp_m_eth_payload_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[4] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(store_eth_payload_int_to_temp),
        .D(\m_axis_pipe_reg_reg[0]_0 [4]),
        .Q(temp_m_eth_payload_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[5] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(store_eth_payload_int_to_temp),
        .D(\m_axis_pipe_reg_reg[0]_0 [5]),
        .Q(temp_m_eth_payload_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[6] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(store_eth_payload_int_to_temp),
        .D(\m_axis_pipe_reg_reg[0]_0 [6]),
        .Q(temp_m_eth_payload_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[7] 
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(store_eth_payload_int_to_temp),
        .D(\m_axis_pipe_reg_reg[0]_0 [7]),
        .Q(temp_m_eth_payload_axis_tdata_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_eth_payload_axis_tlast_reg_reg
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(store_eth_payload_int_to_temp),
        .D(\m_axis_pipe_reg_reg[0]_0 [8]),
        .Q(temp_m_eth_payload_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_eth_payload_axis_tuser_reg_reg
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(store_eth_payload_int_to_temp),
        .D(\m_axis_pipe_reg_reg[0]_0 [9]),
        .Q(temp_m_eth_payload_axis_tuser_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000BFF000008000)) 
    temp_m_eth_payload_axis_tvalid_reg_i_1__2
       (.I0(temp_m_eth_payload_axis_tvalid_reg_i_2__0_n_0),
        .I1(rx_eth_payload_axis_tvalid),
        .I2(temp_m_eth_payload_axis_tvalid_reg_reg_0),
        .I3(m_eth_payload_axis_tready_int_reg),
        .I4(sync_reg),
        .I5(temp_m_eth_payload_axis_tvalid_reg_reg_n_0),
        .O(temp_m_eth_payload_axis_tvalid_reg_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    temp_m_eth_payload_axis_tvalid_reg_i_2__0
       (.I0(read_eth_payload_reg),
        .I1(rx_axis_tvalid),
        .I2(rx_axis_tready),
        .O(temp_m_eth_payload_axis_tvalid_reg_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_eth_payload_axis_tvalid_reg_reg
       (.C(m_eth_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(temp_m_eth_payload_axis_tvalid_reg_i_1__2_n_0),
        .Q(temp_m_eth_payload_axis_tvalid_reg_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "eth_axis_tx" *) 
module design_1_axis_udp_ethernet_0_0_eth_axis_tx
   (m_axis_tready_int_reg,
    send_eth_payload_reg,
    tx_eth_payload_axis_tready,
    tx_eth_hdr_ready,
    tx_axis_tlast,
    tx_axis_tuser,
    tx_axis_tvalid,
    \m_axis_tdata_reg_reg[7]_0 ,
    sync_reg,
    m_axis_tvalid_reg_reg_0,
    tx_eth_type,
    E,
    flush_save,
    m_axis_tlast_reg_reg_0,
    m_axis_tuser_int,
    tx_eth_payload_axis_tlast,
    tx_eth_payload_axis_tvalid,
    temp_m_axis_tvalid_reg_reg_0,
    \m_axis_tdata_reg_reg[7]_1 ,
    tx_eth_payload_axis_tuser,
    Q,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \eth_dest_mac_reg_reg[47]_0 );
  output m_axis_tready_int_reg;
  output send_eth_payload_reg;
  output tx_eth_payload_axis_tready;
  output tx_eth_hdr_ready;
  output tx_axis_tlast;
  output tx_axis_tuser;
  output tx_axis_tvalid;
  output [7:0]\m_axis_tdata_reg_reg[7]_0 ;
  input [0:0]sync_reg;
  input m_axis_tvalid_reg_reg_0;
  input [1:0]tx_eth_type;
  input [0:0]E;
  input flush_save;
  input [0:0]m_axis_tlast_reg_reg_0;
  input m_axis_tuser_int;
  input tx_eth_payload_axis_tlast;
  input tx_eth_payload_axis_tvalid;
  input temp_m_axis_tvalid_reg_reg_0;
  input \m_axis_tdata_reg_reg[7]_1 ;
  input tx_eth_payload_axis_tuser;
  input Q;
  input [7:0]\temp_m_axis_tdata_reg_reg[7]_0 ;
  input [47:0]\eth_dest_mac_reg_reg[47]_0 ;

  wire [0:0]E;
  wire Q;
  wire [3:3]data1;
  wire [7:0]data10;
  wire [7:0]data11;
  wire [7:0]data12;
  wire [7:0]data13;
  wire [7:0]data9;
  wire [47:0]\eth_dest_mac_reg_reg[47]_0 ;
  wire \eth_dest_mac_reg_reg_n_0_[0] ;
  wire \eth_dest_mac_reg_reg_n_0_[1] ;
  wire \eth_dest_mac_reg_reg_n_0_[2] ;
  wire \eth_dest_mac_reg_reg_n_0_[3] ;
  wire \eth_dest_mac_reg_reg_n_0_[4] ;
  wire \eth_dest_mac_reg_reg_n_0_[5] ;
  wire \eth_dest_mac_reg_reg_n_0_[6] ;
  wire \eth_dest_mac_reg_reg_n_0_[7] ;
  wire \eth_type_reg_reg_n_0_[2] ;
  wire flush_save;
  wire [7:0]m_axis_tdata_int;
  wire [7:0]\m_axis_tdata_reg_reg[7]_0 ;
  wire \m_axis_tdata_reg_reg[7]_1 ;
  wire m_axis_tlast_reg_i_1__0_n_0;
  wire [0:0]m_axis_tlast_reg_reg_0;
  wire m_axis_tready_int_early;
  wire m_axis_tready_int_reg;
  wire m_axis_tready_int_reg_i_2_n_0;
  wire m_axis_tuser_int;
  wire m_axis_tuser_reg_i_1__0_n_0;
  wire m_axis_tvalid_reg_i_1__0_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire [7:0]p_1_in;
  wire [3:0]ptr_next;
  wire [3:0]ptr_reg;
  wire \ptr_reg[3]_i_1__2_n_0 ;
  wire \ptr_reg[3]_i_3_n_0 ;
  wire s_eth_hdr_ready_next;
  wire s_eth_payload_axis_tready_next;
  wire send_eth_header_next;
  wire send_eth_header_reg;
  wire send_eth_header_reg_i_2_n_0;
  wire send_eth_payload_next;
  wire send_eth_payload_reg;
  wire store_eth_hdr;
  wire [0:0]sync_reg;
  wire [7:0]temp_m_axis_tdata_reg;
  wire \temp_m_axis_tdata_reg[0]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg[0]_i_3_n_0 ;
  wire \temp_m_axis_tdata_reg[1]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg[1]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg[1]_i_5_n_0 ;
  wire \temp_m_axis_tdata_reg[2]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg[2]_i_3_n_0 ;
  wire \temp_m_axis_tdata_reg[2]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg[2]_i_5_n_0 ;
  wire \temp_m_axis_tdata_reg[2]_i_6_n_0 ;
  wire \temp_m_axis_tdata_reg[3]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg[3]_i_3_n_0 ;
  wire \temp_m_axis_tdata_reg[3]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg[3]_i_5_n_0 ;
  wire \temp_m_axis_tdata_reg[4]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg[4]_i_3_n_0 ;
  wire \temp_m_axis_tdata_reg[5]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg[5]_i_3_n_0 ;
  wire \temp_m_axis_tdata_reg[6]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg[6]_i_3_n_0 ;
  wire \temp_m_axis_tdata_reg[7]_i_3_n_0 ;
  wire \temp_m_axis_tdata_reg[7]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg[7]_i_5_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[1]_i_3_n_0 ;
  wire [7:0]\temp_m_axis_tdata_reg_reg[7]_0 ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tuser_reg;
  wire temp_m_axis_tvalid_reg_i_1_n_0;
  wire temp_m_axis_tvalid_reg_i_2_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;
  wire temp_m_axis_tvalid_reg_reg_n_0;
  wire tx_axis_tlast;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_eth_hdr_ready;
  wire tx_eth_payload_axis_tlast;
  wire tx_eth_payload_axis_tready;
  wire tx_eth_payload_axis_tuser;
  wire tx_eth_payload_axis_tvalid;
  wire [1:0]tx_eth_type;

  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[0] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [0]),
        .Q(\eth_dest_mac_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[10] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [10]),
        .Q(data9[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[11] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [11]),
        .Q(data9[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[12] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [12]),
        .Q(data9[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[13] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [13]),
        .Q(data9[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[14] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [14]),
        .Q(data9[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[15] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [15]),
        .Q(data9[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[16] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [16]),
        .Q(data10[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[17] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [17]),
        .Q(data10[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[18] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [18]),
        .Q(data10[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[19] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [19]),
        .Q(data10[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[1] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [1]),
        .Q(\eth_dest_mac_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[20] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [20]),
        .Q(data10[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[21] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [21]),
        .Q(data10[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[22] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [22]),
        .Q(data10[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[23] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [23]),
        .Q(data10[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[24] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [24]),
        .Q(data11[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[25] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [25]),
        .Q(data11[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[26] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [26]),
        .Q(data11[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[27] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [27]),
        .Q(data11[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[28] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [28]),
        .Q(data11[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[29] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [29]),
        .Q(data11[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[2] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [2]),
        .Q(\eth_dest_mac_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[30] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [30]),
        .Q(data11[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[31] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [31]),
        .Q(data11[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[32] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [32]),
        .Q(data12[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[33] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [33]),
        .Q(data12[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[34] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [34]),
        .Q(data12[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[35] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [35]),
        .Q(data12[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[36] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [36]),
        .Q(data12[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[37] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [37]),
        .Q(data12[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[38] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [38]),
        .Q(data12[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[39] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [39]),
        .Q(data12[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[3] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [3]),
        .Q(\eth_dest_mac_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[40] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [40]),
        .Q(data13[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[41] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [41]),
        .Q(data13[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[42] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [42]),
        .Q(data13[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[43] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [43]),
        .Q(data13[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[44] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [44]),
        .Q(data13[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[45] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [45]),
        .Q(data13[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[46] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [46]),
        .Q(data13[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[47] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [47]),
        .Q(data13[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[4] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [4]),
        .Q(\eth_dest_mac_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[5] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [5]),
        .Q(\eth_dest_mac_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[6] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [6]),
        .Q(\eth_dest_mac_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[7] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [7]),
        .Q(\eth_dest_mac_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[8] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [8]),
        .Q(data9[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_dest_mac_reg_reg[9] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(\eth_dest_mac_reg_reg[47]_0 [9]),
        .Q(data9[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \eth_type_reg[2]_i_1 
       (.I0(tx_eth_hdr_ready),
        .I1(Q),
        .O(store_eth_hdr));
  FDRE #(
    .INIT(1'b0)) 
    \eth_type_reg_reg[11] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(tx_eth_type[1]),
        .Q(data1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eth_type_reg_reg[2] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(store_eth_hdr),
        .D(tx_eth_type[0]),
        .Q(\eth_type_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[0]_i_1 
       (.I0(m_axis_tdata_int[0]),
        .I1(\m_axis_tdata_reg_reg[7]_1 ),
        .I2(temp_m_axis_tdata_reg[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[1]_i_1 
       (.I0(m_axis_tdata_int[1]),
        .I1(\m_axis_tdata_reg_reg[7]_1 ),
        .I2(temp_m_axis_tdata_reg[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[2]_i_1 
       (.I0(m_axis_tdata_int[2]),
        .I1(\m_axis_tdata_reg_reg[7]_1 ),
        .I2(temp_m_axis_tdata_reg[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[3]_i_1 
       (.I0(m_axis_tdata_int[3]),
        .I1(\m_axis_tdata_reg_reg[7]_1 ),
        .I2(temp_m_axis_tdata_reg[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[4]_i_1 
       (.I0(m_axis_tdata_int[4]),
        .I1(\m_axis_tdata_reg_reg[7]_1 ),
        .I2(temp_m_axis_tdata_reg[4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[5]_i_1 
       (.I0(m_axis_tdata_int[5]),
        .I1(\m_axis_tdata_reg_reg[7]_1 ),
        .I2(temp_m_axis_tdata_reg[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[6]_i_1 
       (.I0(m_axis_tdata_int[6]),
        .I1(\m_axis_tdata_reg_reg[7]_1 ),
        .I2(temp_m_axis_tdata_reg[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[7]_i_2 
       (.I0(m_axis_tdata_int[7]),
        .I1(\m_axis_tdata_reg_reg[7]_1 ),
        .I2(temp_m_axis_tdata_reg[7]),
        .O(p_1_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(m_axis_tlast_reg_reg_0),
        .D(p_1_in[0]),
        .Q(\m_axis_tdata_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(m_axis_tlast_reg_reg_0),
        .D(p_1_in[1]),
        .Q(\m_axis_tdata_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(m_axis_tlast_reg_reg_0),
        .D(p_1_in[2]),
        .Q(\m_axis_tdata_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(m_axis_tlast_reg_reg_0),
        .D(p_1_in[3]),
        .Q(\m_axis_tdata_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(m_axis_tlast_reg_reg_0),
        .D(p_1_in[4]),
        .Q(\m_axis_tdata_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(m_axis_tlast_reg_reg_0),
        .D(p_1_in[5]),
        .Q(\m_axis_tdata_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(m_axis_tlast_reg_reg_0),
        .D(p_1_in[6]),
        .Q(\m_axis_tdata_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(m_axis_tlast_reg_reg_0),
        .D(p_1_in[7]),
        .Q(\m_axis_tdata_reg_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    m_axis_tlast_reg_i_1__0
       (.I0(tx_eth_payload_axis_tlast),
        .I1(send_eth_payload_reg),
        .I2(tx_eth_payload_axis_tready),
        .I3(tx_eth_payload_axis_tvalid),
        .I4(\m_axis_tdata_reg_reg[7]_1 ),
        .I5(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(m_axis_tlast_reg_reg_0),
        .D(m_axis_tlast_reg_i_1__0_n_0),
        .Q(tx_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF04445555)) 
    m_axis_tready_int_reg_i_1
       (.I0(temp_m_axis_tvalid_reg_reg_n_0),
        .I1(m_axis_tready_int_reg_i_2_n_0),
        .I2(send_eth_header_reg),
        .I3(m_axis_tready_int_reg),
        .I4(tx_axis_tvalid),
        .I5(temp_m_axis_tvalid_reg_reg_0),
        .O(m_axis_tready_int_early));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    m_axis_tready_int_reg_i_2
       (.I0(tx_eth_payload_axis_tvalid),
        .I1(tx_eth_payload_axis_tready),
        .I2(send_eth_payload_reg),
        .O(m_axis_tready_int_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tready_int_reg_reg
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(m_axis_tready_int_early),
        .Q(m_axis_tready_int_reg),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    m_axis_tuser_reg_i_1__0
       (.I0(tx_eth_payload_axis_tuser),
        .I1(send_eth_payload_reg),
        .I2(tx_eth_payload_axis_tready),
        .I3(tx_eth_payload_axis_tvalid),
        .I4(\m_axis_tdata_reg_reg[7]_1 ),
        .I5(temp_m_axis_tuser_reg),
        .O(m_axis_tuser_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tuser_reg_reg
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(m_axis_tlast_reg_reg_0),
        .D(m_axis_tuser_reg_i_1__0_n_0),
        .Q(tx_axis_tuser),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEE2EFFFFEE2E0000)) 
    m_axis_tvalid_reg_i_1__0
       (.I0(temp_m_axis_tvalid_reg_reg_n_0),
        .I1(m_axis_tready_int_reg),
        .I2(m_axis_tready_int_reg_i_2_n_0),
        .I3(send_eth_header_reg),
        .I4(m_axis_tlast_reg_reg_0),
        .I5(tx_axis_tvalid),
        .O(m_axis_tvalid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__0_n_0),
        .Q(tx_axis_tvalid),
        .R(sync_reg));
  LUT3 #(
    .INIT(8'h08)) 
    \ptr_reg[0]_i_1__2 
       (.I0(send_eth_header_reg),
        .I1(m_axis_tready_int_reg),
        .I2(ptr_reg[0]),
        .O(ptr_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \ptr_reg[1]_i_1__2 
       (.I0(send_eth_header_reg),
        .I1(m_axis_tready_int_reg),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[0]),
        .O(ptr_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h08808080)) 
    \ptr_reg[2]_i_1__2 
       (.I0(m_axis_tready_int_reg),
        .I1(send_eth_header_reg),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[0]),
        .O(ptr_next[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \ptr_reg[3]_i_1__2 
       (.I0(tx_eth_payload_axis_tvalid),
        .I1(tx_eth_payload_axis_tready),
        .I2(send_eth_payload_reg),
        .I3(tx_eth_payload_axis_tlast),
        .I4(\ptr_reg[3]_i_3_n_0 ),
        .I5(store_eth_hdr),
        .O(\ptr_reg[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0880808080808080)) 
    \ptr_reg[3]_i_2__0 
       (.I0(m_axis_tready_int_reg),
        .I1(send_eth_header_reg),
        .I2(ptr_reg[3]),
        .I3(ptr_reg[0]),
        .I4(ptr_reg[1]),
        .I5(ptr_reg[2]),
        .O(ptr_next[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ptr_reg[3]_i_3 
       (.I0(m_axis_tready_int_reg),
        .I1(send_eth_header_reg),
        .O(\ptr_reg[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[0] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(\ptr_reg[3]_i_1__2_n_0 ),
        .D(ptr_next[0]),
        .Q(ptr_reg[0]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[1] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(\ptr_reg[3]_i_1__2_n_0 ),
        .D(ptr_next[1]),
        .Q(ptr_reg[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[2] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(\ptr_reg[3]_i_1__2_n_0 ),
        .D(ptr_next[2]),
        .Q(ptr_reg[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[3] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(\ptr_reg[3]_i_1__2_n_0 ),
        .D(ptr_next[3]),
        .Q(ptr_reg[3]),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'hBA00BA0030003075)) 
    s_eth_hdr_ready_reg_i_1__1
       (.I0(send_eth_payload_reg),
        .I1(m_axis_tready_int_reg_i_2_n_0),
        .I2(tx_eth_payload_axis_tlast),
        .I3(send_eth_header_reg_i_2_n_0),
        .I4(send_eth_header_reg),
        .I5(store_eth_hdr),
        .O(s_eth_hdr_ready_next));
  FDRE #(
    .INIT(1'b0)) 
    s_eth_hdr_ready_reg_reg
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(s_eth_hdr_ready_next),
        .Q(tx_eth_hdr_ready),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h7FFF4CCC00000000)) 
    s_eth_payload_axis_tready_reg_i_1__1
       (.I0(tx_eth_payload_axis_tlast),
        .I1(send_eth_payload_reg),
        .I2(tx_eth_payload_axis_tready),
        .I3(tx_eth_payload_axis_tvalid),
        .I4(send_eth_header_reg_i_2_n_0),
        .I5(m_axis_tready_int_early),
        .O(s_eth_payload_axis_tready_next));
  FDRE #(
    .INIT(1'b0)) 
    s_eth_payload_axis_tready_reg_reg
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(s_eth_payload_axis_tready_next),
        .Q(tx_eth_payload_axis_tready),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    send_eth_header_reg_i_1
       (.I0(tx_eth_hdr_ready),
        .I1(Q),
        .I2(send_eth_header_reg),
        .I3(send_eth_header_reg_i_2_n_0),
        .O(send_eth_header_next));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    send_eth_header_reg_i_2
       (.I0(send_eth_header_reg),
        .I1(m_axis_tready_int_reg),
        .I2(ptr_reg[3]),
        .I3(ptr_reg[2]),
        .I4(ptr_reg[1]),
        .I5(ptr_reg[0]),
        .O(send_eth_header_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    send_eth_header_reg_reg
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(send_eth_header_next),
        .Q(send_eth_header_reg),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h00AA00AA3FAAFFAA)) 
    send_eth_payload_reg_i_1
       (.I0(send_eth_header_reg_i_2_n_0),
        .I1(tx_eth_payload_axis_tvalid),
        .I2(tx_eth_payload_axis_tready),
        .I3(send_eth_payload_reg),
        .I4(tx_eth_payload_axis_tlast),
        .I5(store_eth_hdr),
        .O(send_eth_payload_next));
  FDRE #(
    .INIT(1'b0)) 
    send_eth_payload_reg_reg
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(send_eth_payload_next),
        .Q(send_eth_payload_reg),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \temp_m_axis_tdata_reg[0]_i_1 
       (.I0(ptr_reg[3]),
        .I1(send_eth_header_reg),
        .I2(m_axis_tready_int_reg),
        .I3(\temp_m_axis_tdata_reg[0]_i_2_n_0 ),
        .I4(\temp_m_axis_tdata_reg[7]_i_4_n_0 ),
        .I5(\temp_m_axis_tdata_reg_reg[7]_0 [0]),
        .O(m_axis_tdata_int[0]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \temp_m_axis_tdata_reg[0]_i_2 
       (.I0(data9[0]),
        .I1(ptr_reg[0]),
        .I2(\eth_dest_mac_reg_reg_n_0_[0] ),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[2]),
        .I5(\temp_m_axis_tdata_reg[0]_i_3_n_0 ),
        .O(\temp_m_axis_tdata_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_axis_tdata_reg[0]_i_3 
       (.I0(data10[0]),
        .I1(data11[0]),
        .I2(ptr_reg[1]),
        .I3(data12[0]),
        .I4(ptr_reg[0]),
        .I5(data13[0]),
        .O(\temp_m_axis_tdata_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F8CAFAF8F8C8F8C)) 
    \temp_m_axis_tdata_reg[1]_i_1 
       (.I0(\ptr_reg[3]_i_3_n_0 ),
        .I1(\temp_m_axis_tdata_reg[2]_i_3_n_0 ),
        .I2(\temp_m_axis_tdata_reg[1]_i_2_n_0 ),
        .I3(\temp_m_axis_tdata_reg[2]_i_2_n_0 ),
        .I4(ptr_reg[3]),
        .I5(\temp_m_axis_tdata_reg_reg[1]_i_3_n_0 ),
        .O(m_axis_tdata_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \temp_m_axis_tdata_reg[1]_i_2 
       (.I0(send_eth_payload_reg),
        .I1(tx_eth_payload_axis_tready),
        .I2(tx_eth_payload_axis_tvalid),
        .I3(\temp_m_axis_tdata_reg_reg[7]_0 [1]),
        .O(\temp_m_axis_tdata_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_axis_tdata_reg[1]_i_4 
       (.I0(data10[1]),
        .I1(data11[1]),
        .I2(ptr_reg[1]),
        .I3(data12[1]),
        .I4(ptr_reg[0]),
        .I5(data13[1]),
        .O(\temp_m_axis_tdata_reg[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_m_axis_tdata_reg[1]_i_5 
       (.I0(data1),
        .I1(ptr_reg[1]),
        .I2(\eth_dest_mac_reg_reg_n_0_[1] ),
        .I3(ptr_reg[0]),
        .I4(data9[1]),
        .O(\temp_m_axis_tdata_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCCFC0000EEFEEEFE)) 
    \temp_m_axis_tdata_reg[2]_i_1 
       (.I0(\temp_m_axis_tdata_reg[2]_i_2_n_0 ),
        .I1(\temp_m_axis_tdata_reg[2]_i_3_n_0 ),
        .I2(\temp_m_axis_tdata_reg[2]_i_4_n_0 ),
        .I3(ptr_reg[3]),
        .I4(\ptr_reg[3]_i_3_n_0 ),
        .I5(\temp_m_axis_tdata_reg[2]_i_5_n_0 ),
        .O(m_axis_tdata_int[2]));
  LUT3 #(
    .INIT(8'h80)) 
    \temp_m_axis_tdata_reg[2]_i_2 
       (.I0(ptr_reg[1]),
        .I1(ptr_reg[2]),
        .I2(ptr_reg[3]),
        .O(\temp_m_axis_tdata_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20000000FFFFFFFF)) 
    \temp_m_axis_tdata_reg[2]_i_3 
       (.I0(ptr_reg[0]),
        .I1(ptr_reg[1]),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[3]),
        .I4(\eth_type_reg_reg_n_0_[2] ),
        .I5(\ptr_reg[3]_i_3_n_0 ),
        .O(\temp_m_axis_tdata_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \temp_m_axis_tdata_reg[2]_i_4 
       (.I0(data9[2]),
        .I1(ptr_reg[0]),
        .I2(\eth_dest_mac_reg_reg_n_0_[2] ),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[2]),
        .I5(\temp_m_axis_tdata_reg[2]_i_6_n_0 ),
        .O(\temp_m_axis_tdata_reg[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \temp_m_axis_tdata_reg[2]_i_5 
       (.I0(send_eth_payload_reg),
        .I1(tx_eth_payload_axis_tready),
        .I2(tx_eth_payload_axis_tvalid),
        .I3(\temp_m_axis_tdata_reg_reg[7]_0 [2]),
        .O(\temp_m_axis_tdata_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_axis_tdata_reg[2]_i_6 
       (.I0(data10[2]),
        .I1(data11[2]),
        .I2(ptr_reg[1]),
        .I3(data12[2]),
        .I4(ptr_reg[0]),
        .I5(data13[2]),
        .O(\temp_m_axis_tdata_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h551055100000FFFF)) 
    \temp_m_axis_tdata_reg[3]_i_1 
       (.I0(\temp_m_axis_tdata_reg[3]_i_2_n_0 ),
        .I1(ptr_reg[2]),
        .I2(\temp_m_axis_tdata_reg[3]_i_3_n_0 ),
        .I3(\temp_m_axis_tdata_reg[3]_i_4_n_0 ),
        .I4(\temp_m_axis_tdata_reg[3]_i_5_n_0 ),
        .I5(\ptr_reg[3]_i_3_n_0 ),
        .O(m_axis_tdata_int[3]));
  LUT6 #(
    .INIT(64'h8CCC80CC8CCC8CCC)) 
    \temp_m_axis_tdata_reg[3]_i_2 
       (.I0(\temp_m_axis_tdata_reg[3]_i_5_n_0 ),
        .I1(ptr_reg[3]),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[2]),
        .I4(ptr_reg[0]),
        .I5(data1),
        .O(\temp_m_axis_tdata_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_axis_tdata_reg[3]_i_3 
       (.I0(data10[3]),
        .I1(data11[3]),
        .I2(ptr_reg[1]),
        .I3(data12[3]),
        .I4(ptr_reg[0]),
        .I5(data13[3]),
        .O(\temp_m_axis_tdata_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBABAAABABAAAAAAA)) 
    \temp_m_axis_tdata_reg[3]_i_4 
       (.I0(ptr_reg[3]),
        .I1(ptr_reg[1]),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[0]),
        .I4(\eth_dest_mac_reg_reg_n_0_[3] ),
        .I5(data9[3]),
        .O(\temp_m_axis_tdata_reg[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \temp_m_axis_tdata_reg[3]_i_5 
       (.I0(send_eth_payload_reg),
        .I1(tx_eth_payload_axis_tready),
        .I2(tx_eth_payload_axis_tvalid),
        .I3(\temp_m_axis_tdata_reg_reg[7]_0 [3]),
        .O(\temp_m_axis_tdata_reg[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \temp_m_axis_tdata_reg[4]_i_1 
       (.I0(ptr_reg[3]),
        .I1(send_eth_header_reg),
        .I2(m_axis_tready_int_reg),
        .I3(\temp_m_axis_tdata_reg[4]_i_2_n_0 ),
        .I4(\temp_m_axis_tdata_reg[7]_i_4_n_0 ),
        .I5(\temp_m_axis_tdata_reg_reg[7]_0 [4]),
        .O(m_axis_tdata_int[4]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \temp_m_axis_tdata_reg[4]_i_2 
       (.I0(data9[4]),
        .I1(ptr_reg[0]),
        .I2(\eth_dest_mac_reg_reg_n_0_[4] ),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[2]),
        .I5(\temp_m_axis_tdata_reg[4]_i_3_n_0 ),
        .O(\temp_m_axis_tdata_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_axis_tdata_reg[4]_i_3 
       (.I0(data10[4]),
        .I1(data11[4]),
        .I2(ptr_reg[1]),
        .I3(data12[4]),
        .I4(ptr_reg[0]),
        .I5(data13[4]),
        .O(\temp_m_axis_tdata_reg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \temp_m_axis_tdata_reg[5]_i_1 
       (.I0(ptr_reg[3]),
        .I1(send_eth_header_reg),
        .I2(m_axis_tready_int_reg),
        .I3(\temp_m_axis_tdata_reg[5]_i_2_n_0 ),
        .I4(\temp_m_axis_tdata_reg[7]_i_4_n_0 ),
        .I5(\temp_m_axis_tdata_reg_reg[7]_0 [5]),
        .O(m_axis_tdata_int[5]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \temp_m_axis_tdata_reg[5]_i_2 
       (.I0(data9[5]),
        .I1(ptr_reg[0]),
        .I2(\eth_dest_mac_reg_reg_n_0_[5] ),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[2]),
        .I5(\temp_m_axis_tdata_reg[5]_i_3_n_0 ),
        .O(\temp_m_axis_tdata_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_axis_tdata_reg[5]_i_3 
       (.I0(data10[5]),
        .I1(data11[5]),
        .I2(ptr_reg[1]),
        .I3(data12[5]),
        .I4(ptr_reg[0]),
        .I5(data13[5]),
        .O(\temp_m_axis_tdata_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \temp_m_axis_tdata_reg[6]_i_1 
       (.I0(ptr_reg[3]),
        .I1(send_eth_header_reg),
        .I2(m_axis_tready_int_reg),
        .I3(\temp_m_axis_tdata_reg[6]_i_2_n_0 ),
        .I4(\temp_m_axis_tdata_reg[7]_i_4_n_0 ),
        .I5(\temp_m_axis_tdata_reg_reg[7]_0 [6]),
        .O(m_axis_tdata_int[6]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \temp_m_axis_tdata_reg[6]_i_2 
       (.I0(data9[6]),
        .I1(ptr_reg[0]),
        .I2(\eth_dest_mac_reg_reg_n_0_[6] ),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[2]),
        .I5(\temp_m_axis_tdata_reg[6]_i_3_n_0 ),
        .O(\temp_m_axis_tdata_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_axis_tdata_reg[6]_i_3 
       (.I0(data10[6]),
        .I1(data11[6]),
        .I2(ptr_reg[1]),
        .I3(data12[6]),
        .I4(ptr_reg[0]),
        .I5(data13[6]),
        .O(\temp_m_axis_tdata_reg[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \temp_m_axis_tdata_reg[7]_i_2 
       (.I0(ptr_reg[3]),
        .I1(send_eth_header_reg),
        .I2(m_axis_tready_int_reg),
        .I3(\temp_m_axis_tdata_reg[7]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg[7]_i_4_n_0 ),
        .I5(\temp_m_axis_tdata_reg_reg[7]_0 [7]),
        .O(m_axis_tdata_int[7]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \temp_m_axis_tdata_reg[7]_i_3 
       (.I0(data9[7]),
        .I1(ptr_reg[0]),
        .I2(\eth_dest_mac_reg_reg_n_0_[7] ),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[2]),
        .I5(\temp_m_axis_tdata_reg[7]_i_5_n_0 ),
        .O(\temp_m_axis_tdata_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFAAAAAAAAAAAA)) 
    \temp_m_axis_tdata_reg[7]_i_4 
       (.I0(m_axis_tready_int_reg_i_2_n_0),
        .I1(ptr_reg[1]),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[3]),
        .I4(m_axis_tready_int_reg),
        .I5(send_eth_header_reg),
        .O(\temp_m_axis_tdata_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_m_axis_tdata_reg[7]_i_5 
       (.I0(data10[7]),
        .I1(data11[7]),
        .I2(ptr_reg[1]),
        .I3(data12[7]),
        .I4(ptr_reg[0]),
        .I5(data13[7]),
        .O(\temp_m_axis_tdata_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(E),
        .D(m_axis_tdata_int[0]),
        .Q(temp_m_axis_tdata_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(E),
        .D(m_axis_tdata_int[1]),
        .Q(temp_m_axis_tdata_reg[1]),
        .R(1'b0));
  MUXF7 \temp_m_axis_tdata_reg_reg[1]_i_3 
       (.I0(\temp_m_axis_tdata_reg[1]_i_4_n_0 ),
        .I1(\temp_m_axis_tdata_reg[1]_i_5_n_0 ),
        .O(\temp_m_axis_tdata_reg_reg[1]_i_3_n_0 ),
        .S(ptr_reg[2]));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(E),
        .D(m_axis_tdata_int[2]),
        .Q(temp_m_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(E),
        .D(m_axis_tdata_int[3]),
        .Q(temp_m_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(E),
        .D(m_axis_tdata_int[4]),
        .Q(temp_m_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(E),
        .D(m_axis_tdata_int[5]),
        .Q(temp_m_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(E),
        .D(m_axis_tdata_int[6]),
        .Q(temp_m_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(E),
        .D(m_axis_tdata_int[7]),
        .Q(temp_m_axis_tdata_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(E),
        .D(flush_save),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tuser_reg_reg
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(E),
        .D(m_axis_tuser_int),
        .Q(temp_m_axis_tuser_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F75F00000450)) 
    temp_m_axis_tvalid_reg_i_1
       (.I0(temp_m_axis_tvalid_reg_i_2_n_0),
        .I1(tx_axis_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tready_int_reg),
        .I4(sync_reg),
        .I5(temp_m_axis_tvalid_reg_reg_n_0),
        .O(temp_m_axis_tvalid_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h1555FFFF)) 
    temp_m_axis_tvalid_reg_i_2
       (.I0(send_eth_header_reg),
        .I1(tx_eth_payload_axis_tvalid),
        .I2(tx_eth_payload_axis_tready),
        .I3(send_eth_payload_reg),
        .I4(m_axis_tready_int_reg),
        .O(temp_m_axis_tvalid_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(m_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1_n_0),
        .Q(temp_m_axis_tvalid_reg_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "eth_mac_1g" *) 
module design_1_axis_udp_ethernet_0_0_eth_mac_1g
   (gmii_rx_dv_d0,
    gmii_rx_dv_d1_reg,
    gmii_rx_dv_d2,
    gmii_rx_dv_d3,
    rx_fifo_axis_tlast,
    rx_fifo_axis_tuser,
    rx_fifo_axis_tvalid,
    s_axis_tready_reg_reg,
    mii_odd_reg,
    \gmii_rxd_d0_reg[7] ,
    \FSM_sequential_state_reg_reg[2] ,
    d2,
    d1,
    s_axis_tready_reg_reg_0,
    m_axis_tuser_reg_reg,
    overflow_reg111_out,
    m_axis_tuser_reg_reg_0,
    \m_axis_tdata_reg_reg[7] ,
    Q,
    output_clk,
    gmii_rx_dv_d00,
    gmii_rx_dv_d20,
    gmii_rx_dv_d30,
    gmii_rx_dv_d40,
    \frame_ptr_reg_reg[0] ,
    state_next,
    gmii_tx_en_reg_reg,
    gmii_tx_er_next,
    \gmii_txd_reg_reg[2] ,
    \crc_state_reg[0] ,
    E,
    tx_fifo_axis_tvalid,
    mii_odd_reg_reg,
    phy_tx_ctl,
    output_q1,
    mii_locked_reg,
    \gmii_rxd_d0_reg[0] ,
    \frame_ptr_reg_reg[15] ,
    \m_axis_pipe_reg_reg[0]_0 ,
    output_q2,
    overflow_reg1__1,
    s_rst_sync3_reg,
    D,
    \mii_msn_reg_reg[0] ,
    SR,
    \gmii_txd_reg_reg[0] );
  output gmii_rx_dv_d0;
  output gmii_rx_dv_d1_reg;
  output gmii_rx_dv_d2;
  output gmii_rx_dv_d3;
  output rx_fifo_axis_tlast;
  output rx_fifo_axis_tuser;
  output rx_fifo_axis_tvalid;
  output s_axis_tready_reg_reg;
  output mii_odd_reg;
  output [1:0]\gmii_rxd_d0_reg[7] ;
  output [2:0]\FSM_sequential_state_reg_reg[2] ;
  output [4:0]d2;
  output [4:0]d1;
  output s_axis_tready_reg_reg_0;
  output [0:0]m_axis_tuser_reg_reg;
  output overflow_reg111_out;
  output m_axis_tuser_reg_reg_0;
  output [7:0]\m_axis_tdata_reg_reg[7] ;
  input [0:0]Q;
  input output_clk;
  input gmii_rx_dv_d00;
  input gmii_rx_dv_d20;
  input gmii_rx_dv_d30;
  input gmii_rx_dv_d40;
  input [0:0]\frame_ptr_reg_reg[0] ;
  input state_next;
  input gmii_tx_en_reg_reg;
  input gmii_tx_er_next;
  input [0:0]\gmii_txd_reg_reg[2] ;
  input \crc_state_reg[0] ;
  input [0:0]E;
  input tx_fifo_axis_tvalid;
  input mii_odd_reg_reg;
  input phy_tx_ctl;
  input [4:0]output_q1;
  input mii_locked_reg;
  input [0:0]\gmii_rxd_d0_reg[0] ;
  input \frame_ptr_reg_reg[15] ;
  input [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  input [0:0]output_q2;
  input overflow_reg1__1;
  input s_rst_sync3_reg;
  input [3:0]D;
  input [0:0]\mii_msn_reg_reg[0] ;
  input [0:0]SR;
  input [0:0]\gmii_txd_reg_reg[0] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [2:0]\FSM_sequential_state_reg_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \crc_state_reg[0] ;
  wire [4:0]d1;
  wire [4:0]d2;
  wire [0:0]\frame_ptr_reg_reg[0] ;
  wire \frame_ptr_reg_reg[15] ;
  wire gmii_rx_dv_d0;
  wire gmii_rx_dv_d00;
  wire gmii_rx_dv_d1_reg;
  wire gmii_rx_dv_d2;
  wire gmii_rx_dv_d20;
  wire gmii_rx_dv_d3;
  wire gmii_rx_dv_d30;
  wire gmii_rx_dv_d40;
  wire [0:0]\gmii_rxd_d0_reg[0] ;
  wire [1:0]\gmii_rxd_d0_reg[7] ;
  wire gmii_tx_en_reg_reg;
  wire gmii_tx_er_next;
  wire [0:0]\gmii_txd_reg_reg[0] ;
  wire [0:0]\gmii_txd_reg_reg[2] ;
  wire [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  wire [7:0]\m_axis_tdata_reg_reg[7] ;
  wire [0:0]m_axis_tuser_reg_reg;
  wire m_axis_tuser_reg_reg_0;
  wire mii_locked_reg;
  wire [0:0]\mii_msn_reg_reg[0] ;
  wire mii_odd_reg;
  wire mii_odd_reg_reg;
  wire output_clk;
  wire [4:0]output_q1;
  wire [0:0]output_q2;
  wire overflow_reg111_out;
  wire overflow_reg1__1;
  wire phy_tx_ctl;
  wire rx_fifo_axis_tlast;
  wire rx_fifo_axis_tuser;
  wire rx_fifo_axis_tvalid;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_rst_sync3_reg;
  wire state_next;
  wire tx_fifo_axis_tvalid;

  design_1_axis_udp_ethernet_0_0_axis_gmii_rx axis_gmii_rx_inst
       (.D(D),
        .Q(Q),
        .gmii_rx_dv_d0(gmii_rx_dv_d0),
        .gmii_rx_dv_d00(gmii_rx_dv_d00),
        .gmii_rx_dv_d1_reg_0(gmii_rx_dv_d1_reg),
        .gmii_rx_dv_d2(gmii_rx_dv_d2),
        .gmii_rx_dv_d20(gmii_rx_dv_d20),
        .gmii_rx_dv_d3(gmii_rx_dv_d3),
        .gmii_rx_dv_d30(gmii_rx_dv_d30),
        .gmii_rx_dv_d40(gmii_rx_dv_d40),
        .\gmii_rxd_d0_reg[0]_0 (\gmii_rxd_d0_reg[0] ),
        .\gmii_rxd_d0_reg[7]_0 (\gmii_rxd_d0_reg[7] ),
        .\m_axis_tdata_reg_reg[7]_0 (\m_axis_tdata_reg_reg[7] ),
        .m_axis_tuser_reg_reg_0(m_axis_tuser_reg_reg),
        .m_axis_tuser_reg_reg_1(m_axis_tuser_reg_reg_0),
        .mii_locked_reg_0(mii_locked_reg),
        .output_clk(output_clk),
        .output_q1(output_q1),
        .output_q2(output_q2),
        .overflow_reg111_out(overflow_reg111_out),
        .overflow_reg1__1(overflow_reg1__1),
        .rx_fifo_axis_tlast(rx_fifo_axis_tlast),
        .rx_fifo_axis_tuser(rx_fifo_axis_tuser),
        .rx_fifo_axis_tvalid(rx_fifo_axis_tvalid),
        .s_rst_sync3_reg(s_rst_sync3_reg));
  design_1_axis_udp_ethernet_0_0_axis_gmii_tx axis_gmii_tx_inst
       (.E(E),
        .Q(\FSM_sequential_state_reg_reg[2] ),
        .SR(SR),
        .\crc_state_reg[0]_0 (\crc_state_reg[0] ),
        .d1(d1),
        .d2(d2),
        .\frame_ptr_reg_reg[0]_0 (\frame_ptr_reg_reg[0] ),
        .\frame_ptr_reg_reg[15]_0 (\frame_ptr_reg_reg[15] ),
        .gmii_tx_en_reg_reg_0(gmii_tx_en_reg_reg),
        .gmii_tx_er_next(gmii_tx_er_next),
        .\gmii_txd_reg_reg[0]_0 (\gmii_txd_reg_reg[0] ),
        .\gmii_txd_reg_reg[2]_0 (\gmii_txd_reg_reg[2] ),
        .\m_axis_pipe_reg_reg[0]_0 (\m_axis_pipe_reg_reg[0]_0 ),
        .\mii_msn_reg_reg[0]_0 (\mii_msn_reg_reg[0] ),
        .mii_odd_reg_reg_0(mii_odd_reg),
        .mii_odd_reg_reg_1(mii_odd_reg_reg),
        .phy_tx_ctl(phy_tx_ctl),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(s_axis_tready_reg_reg_0),
        .state_next(state_next),
        .tx_fifo_axis_tvalid(tx_fifo_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "eth_mac_1g_rgmii" *) 
module design_1_axis_udp_ethernet_0_0_eth_mac_1g_rgmii
   (phy_tx_clk,
    Q,
    output_clk,
    rx_fifo_axis_tlast,
    rx_fifo_axis_tuser,
    rx_fifo_axis_tvalid,
    \tx_rst_reg_reg[0] ,
    tx_fifo_axis_tready,
    \FSM_sequential_state_reg_reg[2] ,
    s_axis_tready_reg_reg,
    E,
    overflow_reg111_out,
    m_axis_tuser_reg_reg,
    q,
    \m_axis_tdata_reg_reg[7] ,
    clk90_int,
    sync_reg,
    rgmii_tx_clk_2_reg,
    gmii_tx_er_next,
    tx_fifo_axis_tvalid,
    \frame_ptr_reg_reg[15] ,
    \m_axis_pipe_reg_reg[0]_0 ,
    overflow_reg1__1,
    s_rst_sync3_reg,
    input_d,
    phy_rx_clk);
  output phy_tx_clk;
  output [0:0]Q;
  output output_clk;
  output rx_fifo_axis_tlast;
  output rx_fifo_axis_tuser;
  output rx_fifo_axis_tvalid;
  output [0:0]\tx_rst_reg_reg[0] ;
  output tx_fifo_axis_tready;
  output [2:0]\FSM_sequential_state_reg_reg[2] ;
  output s_axis_tready_reg_reg;
  output [0:0]E;
  output overflow_reg111_out;
  output m_axis_tuser_reg_reg;
  output [4:0]q;
  output [7:0]\m_axis_tdata_reg_reg[7] ;
  input clk90_int;
  input [0:0]sync_reg;
  input rgmii_tx_clk_2_reg;
  input gmii_tx_er_next;
  input tx_fifo_axis_tvalid;
  input \frame_ptr_reg_reg[15] ;
  input [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  input overflow_reg1__1;
  input s_rst_sync3_reg;
  input [4:0]input_d;
  input phy_rx_clk;

  wire [0:0]E;
  wire [2:0]\FSM_sequential_state_reg_reg[2] ;
  wire [0:0]Q;
  wire \axis_gmii_rx_inst/gmii_rx_dv_d0 ;
  wire \axis_gmii_rx_inst/gmii_rx_dv_d00 ;
  wire \axis_gmii_rx_inst/gmii_rx_dv_d2 ;
  wire \axis_gmii_rx_inst/gmii_rx_dv_d20 ;
  wire \axis_gmii_rx_inst/gmii_rx_dv_d3 ;
  wire \axis_gmii_rx_inst/gmii_rx_dv_d30 ;
  wire \axis_gmii_rx_inst/gmii_rx_dv_d40 ;
  wire [3:2]\axis_gmii_rx_inst/p_0_in ;
  wire \axis_gmii_tx_inst/mii_msn_next ;
  wire \axis_gmii_tx_inst/mii_odd_reg ;
  wire \axis_gmii_tx_inst/state_next ;
  wire clk90_int;
  wire eth_mac_1g_inst_n_1;
  wire \frame_ptr_reg_reg[15] ;
  wire gmii_tx_er_next;
  wire [7:7]gmii_txd_next;
  wire [4:0]input_d;
  wire [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  wire [7:0]\m_axis_tdata_reg_reg[7] ;
  wire m_axis_tuser_reg_reg;
  wire mac_gmii_rx_dv;
  wire [3:0]mac_gmii_rxd;
  wire mac_gmii_tx_clk_en;
  wire [3:0]mac_gmii_txd;
  wire mii_select_reg;
  wire mii_select_reg_i_1_n_0;
  wire output_clk;
  wire overflow_reg111_out;
  wire overflow_reg1__1;
  wire [6:0]p_0_in;
  wire p_0_in_1;
  wire [0:0]p_1_out;
  wire [4:0]p_3_out;
  wire phy_rx_clk;
  wire phy_tx_clk;
  wire [4:0]q;
  wire rgmii_phy_if_inst_n_1;
  wire rgmii_phy_if_inst_n_18;
  wire rgmii_phy_if_inst_n_19;
  wire rgmii_phy_if_inst_n_2;
  wire rgmii_phy_if_inst_n_20;
  wire rgmii_phy_if_inst_n_21;
  wire rgmii_phy_if_inst_n_7;
  wire rgmii_phy_if_inst_n_8;
  wire rgmii_rx_ctl_2;
  wire rgmii_tx_clk_2_reg;
  wire rx_fifo_axis_tlast;
  wire rx_fifo_axis_tuser;
  wire rx_fifo_axis_tvalid;
  wire [1:1]rx_mii_select_sync;
  wire \rx_mii_select_sync_reg_n_0_[0] ;
  wire [2:0]rx_prescale;
  wire \rx_prescale[0]_i_1_n_0 ;
  wire \rx_prescale[1]_i_1_n_0 ;
  wire \rx_prescale[2]_i_1_n_0 ;
  wire \rx_prescale_sync_reg_n_0_[0] ;
  wire \rx_prescale_sync_reg_n_0_[1] ;
  wire [6:0]rx_speed_count_1_reg;
  wire [1:0]rx_speed_count_2;
  wire \rx_speed_count_2[0]_i_1_n_0 ;
  wire \rx_speed_count_2[1]_i_2_n_0 ;
  wire rx_speed_count_2_0;
  wire s_axis_tready_reg_reg;
  wire s_rst_sync3_reg;
  wire [1:0]speed_int;
  wire \speed_reg[0]_i_1_n_0 ;
  wire \speed_reg[0]_i_2_n_0 ;
  wire \speed_reg[1]_inv_i_1_n_0 ;
  wire [0:0]sync_reg;
  wire tx_fifo_axis_tready;
  wire tx_fifo_axis_tvalid;
  wire [1:1]tx_mii_select_sync;
  wire \tx_mii_select_sync_reg_n_0_[0] ;
  wire [0:0]\tx_rst_reg_reg[0] ;

  design_1_axis_udp_ethernet_0_0_eth_mac_1g eth_mac_1g_inst
       (.D({rgmii_phy_if_inst_n_18,rgmii_phy_if_inst_n_19,rgmii_phy_if_inst_n_20,rgmii_phy_if_inst_n_21}),
        .E(speed_int[1]),
        .\FSM_sequential_state_reg_reg[2] (\FSM_sequential_state_reg_reg[2] ),
        .Q(Q),
        .SR(gmii_txd_next),
        .\crc_state_reg[0] (rgmii_phy_if_inst_n_2),
        .d1({mac_gmii_txd,p_1_out}),
        .d2(p_3_out),
        .\frame_ptr_reg_reg[0] (\tx_rst_reg_reg[0] ),
        .\frame_ptr_reg_reg[15] (\frame_ptr_reg_reg[15] ),
        .gmii_rx_dv_d0(\axis_gmii_rx_inst/gmii_rx_dv_d0 ),
        .gmii_rx_dv_d00(\axis_gmii_rx_inst/gmii_rx_dv_d00 ),
        .gmii_rx_dv_d1_reg(eth_mac_1g_inst_n_1),
        .gmii_rx_dv_d2(\axis_gmii_rx_inst/gmii_rx_dv_d2 ),
        .gmii_rx_dv_d20(\axis_gmii_rx_inst/gmii_rx_dv_d20 ),
        .gmii_rx_dv_d3(\axis_gmii_rx_inst/gmii_rx_dv_d3 ),
        .gmii_rx_dv_d30(\axis_gmii_rx_inst/gmii_rx_dv_d30 ),
        .gmii_rx_dv_d40(\axis_gmii_rx_inst/gmii_rx_dv_d40 ),
        .\gmii_rxd_d0_reg[0] (rx_mii_select_sync),
        .\gmii_rxd_d0_reg[7] (\axis_gmii_rx_inst/p_0_in ),
        .gmii_tx_en_reg_reg(rgmii_tx_clk_2_reg),
        .gmii_tx_er_next(gmii_tx_er_next),
        .\gmii_txd_reg_reg[0] (mac_gmii_tx_clk_en),
        .\gmii_txd_reg_reg[2] (tx_mii_select_sync),
        .\m_axis_pipe_reg_reg[0]_0 (\m_axis_pipe_reg_reg[0]_0 ),
        .\m_axis_tdata_reg_reg[7] (\m_axis_tdata_reg_reg[7] ),
        .m_axis_tuser_reg_reg(E),
        .m_axis_tuser_reg_reg_0(m_axis_tuser_reg_reg),
        .mii_locked_reg(rgmii_phy_if_inst_n_8),
        .\mii_msn_reg_reg[0] (\axis_gmii_tx_inst/mii_msn_next ),
        .mii_odd_reg(\axis_gmii_tx_inst/mii_odd_reg ),
        .mii_odd_reg_reg(rgmii_phy_if_inst_n_7),
        .output_clk(output_clk),
        .output_q1({mac_gmii_rxd,mac_gmii_rx_dv}),
        .output_q2(rgmii_rx_ctl_2),
        .overflow_reg111_out(overflow_reg111_out),
        .overflow_reg1__1(overflow_reg1__1),
        .phy_tx_ctl(rgmii_phy_if_inst_n_1),
        .rx_fifo_axis_tlast(rx_fifo_axis_tlast),
        .rx_fifo_axis_tuser(rx_fifo_axis_tuser),
        .rx_fifo_axis_tvalid(rx_fifo_axis_tvalid),
        .s_axis_tready_reg_reg(tx_fifo_axis_tready),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_rst_sync3_reg(s_rst_sync3_reg),
        .state_next(\axis_gmii_tx_inst/state_next ),
        .tx_fifo_axis_tvalid(tx_fifo_axis_tvalid));
  LUT6 #(
    .INIT(64'hFFBFFFBFC080FF80)) 
    mii_select_reg_i_1
       (.I0(rx_speed_count_1_reg[5]),
        .I1(rx_speed_count_2[1]),
        .I2(rx_speed_count_2[0]),
        .I3(rx_speed_count_1_reg[6]),
        .I4(\speed_reg[0]_i_2_n_0 ),
        .I5(mii_select_reg),
        .O(mii_select_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mii_select_reg_reg
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(mii_select_reg_i_1_n_0),
        .Q(mii_select_reg),
        .R(sync_reg));
  design_1_axis_udp_ethernet_0_0_rgmii_phy_if rgmii_phy_if_inst
       (.D({rgmii_phy_if_inst_n_18,rgmii_phy_if_inst_n_19,rgmii_phy_if_inst_n_20,rgmii_phy_if_inst_n_21}),
        .Q(tx_mii_select_sync),
        .SR(gmii_txd_next),
        .clk90_int(clk90_int),
        .d1({mac_gmii_txd,p_1_out}),
        .d2(p_3_out),
        .gmii_rx_dv_d0(\axis_gmii_rx_inst/gmii_rx_dv_d0 ),
        .gmii_rx_dv_d00(\axis_gmii_rx_inst/gmii_rx_dv_d00 ),
        .gmii_rx_dv_d2(\axis_gmii_rx_inst/gmii_rx_dv_d2 ),
        .gmii_rx_dv_d20(\axis_gmii_rx_inst/gmii_rx_dv_d20 ),
        .gmii_rx_dv_d2_reg(eth_mac_1g_inst_n_1),
        .gmii_rx_dv_d3(\axis_gmii_rx_inst/gmii_rx_dv_d3 ),
        .gmii_rx_dv_d30(\axis_gmii_rx_inst/gmii_rx_dv_d30 ),
        .gmii_rx_dv_d40(\axis_gmii_rx_inst/gmii_rx_dv_d40 ),
        .\gmii_rxd_d0_reg[6] (rgmii_phy_if_inst_n_8),
        .\gmii_rxd_d0_reg[7] (rx_mii_select_sync),
        .input_d(input_d),
        .mii_odd_i_2(\axis_gmii_rx_inst/p_0_in ),
        .mii_odd_reg(\axis_gmii_tx_inst/mii_odd_reg ),
        .output_clk(output_clk),
        .phy_rx_clk(phy_rx_clk),
        .phy_tx_clk(phy_tx_clk),
        .q(q),
        .q1({mac_gmii_rxd,mac_gmii_rx_dv}),
        .q2(rgmii_rx_ctl_2),
        .rgmii_tx_clk_2_reg_0(rgmii_phy_if_inst_n_1),
        .rgmii_tx_clk_2_reg_1(rgmii_tx_clk_2_reg),
        .rgmii_tx_clk_fall_reg_0(rgmii_phy_if_inst_n_2),
        .rgmii_tx_clk_fall_reg_1(\axis_gmii_tx_inst/mii_msn_next ),
        .rgmii_tx_clk_fall_reg_2(rgmii_phy_if_inst_n_7),
        .\rx_rst_reg_reg[0]_0 (Q),
        .speed_int(speed_int),
        .\speed_reg_reg[1]_inv (mac_gmii_tx_clk_en),
        .state_next(\axis_gmii_tx_inst/state_next ),
        .sync_reg(sync_reg),
        .\tx_rst_reg_reg[0]_0 (\tx_rst_reg_reg[0] ));
  (* SRL_STYLE = "register" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rx_mii_select_sync_reg[0] 
       (.C(output_clk),
        .CE(1'b1),
        .D(mii_select_reg),
        .Q(\rx_mii_select_sync_reg_n_0_[0] ),
        .R(1'b0));
  (* SRL_STYLE = "register" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rx_mii_select_sync_reg[1] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\rx_mii_select_sync_reg_n_0_[0] ),
        .Q(rx_mii_select_sync),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_prescale[0]_i_1 
       (.I0(rx_prescale[0]),
        .O(\rx_prescale[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_prescale[1]_i_1 
       (.I0(rx_prescale[0]),
        .I1(rx_prescale[1]),
        .O(\rx_prescale[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_prescale[2]_i_1 
       (.I0(rx_prescale[0]),
        .I1(rx_prescale[1]),
        .I2(rx_prescale[2]),
        .O(\rx_prescale[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_prescale_reg[0] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\rx_prescale[0]_i_1_n_0 ),
        .Q(rx_prescale[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_prescale_reg[1] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\rx_prescale[1]_i_1_n_0 ),
        .Q(rx_prescale[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_prescale_reg[2] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\rx_prescale[2]_i_1_n_0 ),
        .Q(rx_prescale[2]),
        .R(1'b0));
  (* SRL_STYLE = "register" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rx_prescale_sync_reg[0] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(rx_prescale[2]),
        .Q(\rx_prescale_sync_reg_n_0_[0] ),
        .R(1'b0));
  (* SRL_STYLE = "register" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rx_prescale_sync_reg[1] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(\rx_prescale_sync_reg_n_0_[0] ),
        .Q(\rx_prescale_sync_reg_n_0_[1] ),
        .R(1'b0));
  (* SRL_STYLE = "register" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rx_prescale_sync_reg[2] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(\rx_prescale_sync_reg_n_0_[1] ),
        .Q(p_0_in_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_speed_count_1[0]_i_1 
       (.I0(rx_speed_count_1_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_speed_count_1[1]_i_1 
       (.I0(rx_speed_count_1_reg[0]),
        .I1(rx_speed_count_1_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rx_speed_count_1[2]_i_1 
       (.I0(rx_speed_count_1_reg[2]),
        .I1(rx_speed_count_1_reg[0]),
        .I2(rx_speed_count_1_reg[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_speed_count_1[3]_i_1 
       (.I0(rx_speed_count_1_reg[3]),
        .I1(rx_speed_count_1_reg[1]),
        .I2(rx_speed_count_1_reg[0]),
        .I3(rx_speed_count_1_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rx_speed_count_1[4]_i_1 
       (.I0(rx_speed_count_1_reg[4]),
        .I1(rx_speed_count_1_reg[2]),
        .I2(rx_speed_count_1_reg[0]),
        .I3(rx_speed_count_1_reg[1]),
        .I4(rx_speed_count_1_reg[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rx_speed_count_1[5]_i_1 
       (.I0(rx_speed_count_1_reg[5]),
        .I1(rx_speed_count_1_reg[3]),
        .I2(rx_speed_count_1_reg[1]),
        .I3(rx_speed_count_1_reg[0]),
        .I4(rx_speed_count_1_reg[2]),
        .I5(rx_speed_count_1_reg[4]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \rx_speed_count_1[6]_i_1 
       (.I0(\speed_reg[0]_i_2_n_0 ),
        .I1(rx_speed_count_1_reg[6]),
        .O(p_0_in[6]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_speed_count_1_reg[0] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(rx_speed_count_1_reg[0]),
        .R(rx_speed_count_2_0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_speed_count_1_reg[1] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(rx_speed_count_1_reg[1]),
        .R(rx_speed_count_2_0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_speed_count_1_reg[2] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(rx_speed_count_1_reg[2]),
        .R(rx_speed_count_2_0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_speed_count_1_reg[3] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(rx_speed_count_1_reg[3]),
        .R(rx_speed_count_2_0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_speed_count_1_reg[4] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(rx_speed_count_1_reg[4]),
        .R(rx_speed_count_2_0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_speed_count_1_reg[5] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(rx_speed_count_1_reg[5]),
        .R(rx_speed_count_2_0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_speed_count_1_reg[6] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(rx_speed_count_1_reg[6]),
        .R(rx_speed_count_2_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_speed_count_2[0]_i_1 
       (.I0(\rx_prescale_sync_reg_n_0_[1] ),
        .I1(p_0_in_1),
        .I2(rx_speed_count_2[0]),
        .O(\rx_speed_count_2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \rx_speed_count_2[1]_i_1 
       (.I0(sync_reg),
        .I1(rx_speed_count_2[1]),
        .I2(rx_speed_count_2[0]),
        .I3(rx_speed_count_1_reg[6]),
        .I4(\speed_reg[0]_i_2_n_0 ),
        .O(rx_speed_count_2_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hD728)) 
    \rx_speed_count_2[1]_i_2 
       (.I0(rx_speed_count_2[0]),
        .I1(p_0_in_1),
        .I2(\rx_prescale_sync_reg_n_0_[1] ),
        .I3(rx_speed_count_2[1]),
        .O(\rx_speed_count_2[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_speed_count_2_reg[0] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(\rx_speed_count_2[0]_i_1_n_0 ),
        .Q(rx_speed_count_2[0]),
        .R(rx_speed_count_2_0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_speed_count_2_reg[1] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(\rx_speed_count_2[1]_i_2_n_0 ),
        .Q(rx_speed_count_2[1]),
        .R(rx_speed_count_2_0));
  LUT6 #(
    .INIT(64'hFACFCFCFFA000000)) 
    \speed_reg[0]_i_1 
       (.I0(rx_speed_count_1_reg[5]),
        .I1(\speed_reg[0]_i_2_n_0 ),
        .I2(rx_speed_count_1_reg[6]),
        .I3(rx_speed_count_2[0]),
        .I4(rx_speed_count_2[1]),
        .I5(speed_int[0]),
        .O(\speed_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \speed_reg[0]_i_2 
       (.I0(rx_speed_count_1_reg[4]),
        .I1(rx_speed_count_1_reg[2]),
        .I2(rx_speed_count_1_reg[0]),
        .I3(rx_speed_count_1_reg[1]),
        .I4(rx_speed_count_1_reg[3]),
        .I5(rx_speed_count_1_reg[5]),
        .O(\speed_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFFFFFA303030)) 
    \speed_reg[1]_inv_i_1 
       (.I0(rx_speed_count_1_reg[5]),
        .I1(\speed_reg[0]_i_2_n_0 ),
        .I2(rx_speed_count_1_reg[6]),
        .I3(rx_speed_count_2[0]),
        .I4(rx_speed_count_2[1]),
        .I5(speed_int[1]),
        .O(\speed_reg[1]_inv_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \speed_reg_reg[0] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(\speed_reg[0]_i_1_n_0 ),
        .Q(speed_int[0]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \speed_reg_reg[1]_inv 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(\speed_reg[1]_inv_i_1_n_0 ),
        .Q(speed_int[1]),
        .R(sync_reg));
  (* SRL_STYLE = "register" *) 
  FDRE #(
    .INIT(1'b0)) 
    \tx_mii_select_sync_reg[0] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(mii_select_reg),
        .Q(\tx_mii_select_sync_reg_n_0_[0] ),
        .R(1'b0));
  (* SRL_STYLE = "register" *) 
  FDRE #(
    .INIT(1'b0)) 
    \tx_mii_select_sync_reg[1] 
       (.C(rgmii_tx_clk_2_reg),
        .CE(1'b1),
        .D(\tx_mii_select_sync_reg_n_0_[0] ),
        .Q(tx_mii_select_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "eth_mac_1g_rgmii_fifo" *) 
module design_1_axis_udp_ethernet_0_0_eth_mac_1g_rgmii_fifo
   (phy_tx_clk,
    Q,
    \tx_rst_reg_reg[0] ,
    m_axis_tvalid_reg_reg,
    m_axis_tready_int_reg_reg,
    m_rst_sync3_reg_reg,
    rx_axis_tvalid,
    E,
    q,
    \m_axis_pipe_reg_reg[0]_0 ,
    clk90_int,
    sync_reg,
    wr_ptr_update_reg_reg,
    m_rst_sync3_reg_reg_0,
    m_rst_sync3_reg_reg_1,
    tx_axis_tvalid,
    m_axis_tready_int_reg,
    tx_axis_tuser,
    tx_axis_tlast,
    rx_axis_tready,
    input_d,
    phy_rx_clk,
    s_axis,
    mem_reg_0);
  output phy_tx_clk;
  output [0:0]Q;
  output [0:0]\tx_rst_reg_reg[0] ;
  output [0:0]m_axis_tvalid_reg_reg;
  output m_axis_tready_int_reg_reg;
  output m_rst_sync3_reg_reg;
  output rx_axis_tvalid;
  output [0:0]E;
  output [4:0]q;
  output [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  input clk90_int;
  input [0:0]sync_reg;
  input wr_ptr_update_reg_reg;
  input m_rst_sync3_reg_reg_0;
  input m_rst_sync3_reg_reg_1;
  input tx_axis_tvalid;
  input m_axis_tready_int_reg;
  input tx_axis_tuser;
  input tx_axis_tlast;
  input rx_axis_tready;
  input [4:0]input_d;
  input phy_rx_clk;
  input [7:0]s_axis;
  input mem_reg_0;

  wire [0:0]E;
  wire [0:0]Q;
  wire clk90_int;
  wire \eth_mac_1g_inst/axis_gmii_tx_inst/gmii_tx_er_next ;
  wire [2:0]\eth_mac_1g_inst/axis_gmii_tx_inst/state_reg ;
  wire eth_mac_1g_rgmii_inst_n_11;
  wire eth_mac_1g_rgmii_inst_n_12;
  wire eth_mac_1g_rgmii_inst_n_14;
  wire \fifo_inst/overflow_reg111_out ;
  wire \fifo_inst/overflow_reg1__1 ;
  wire \fifo_inst/s_rst_sync3_reg ;
  wire [4:0]input_d;
  wire [9:0]\m_axis_pipe_reg_reg[0]_0 ;
  wire m_axis_tready_int_reg;
  wire m_axis_tready_int_reg_reg;
  wire [0:0]m_axis_tvalid_reg_reg;
  wire m_rst_sync3_reg_reg;
  wire m_rst_sync3_reg_reg_0;
  wire m_rst_sync3_reg_reg_1;
  wire mem_reg_0;
  wire phy_rx_clk;
  wire phy_tx_clk;
  wire [4:0]q;
  wire rx_axis_tready;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [7:0]rx_fifo_axis_tdata;
  wire rx_fifo_axis_tlast;
  wire rx_fifo_axis_tuser;
  wire rx_fifo_axis_tvalid;
  wire [7:0]s_axis;
  wire [0:0]sync_reg;
  wire tx_axis_tlast;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_fifo_axis_tlast;
  wire tx_fifo_axis_tready;
  wire tx_fifo_axis_tuser;
  wire tx_fifo_axis_tvalid;
  wire tx_fifo_n_10;
  wire tx_fifo_n_16;
  wire tx_fifo_n_3;
  wire tx_fifo_n_4;
  wire tx_fifo_n_5;
  wire tx_fifo_n_6;
  wire tx_fifo_n_7;
  wire tx_fifo_n_8;
  wire tx_fifo_n_9;
  wire [0:0]\tx_rst_reg_reg[0] ;
  wire wr_ptr_update_reg_reg;

  design_1_axis_udp_ethernet_0_0_eth_mac_1g_rgmii eth_mac_1g_rgmii_inst
       (.E(eth_mac_1g_rgmii_inst_n_12),
        .\FSM_sequential_state_reg_reg[2] (\eth_mac_1g_inst/axis_gmii_tx_inst/state_reg ),
        .Q(Q),
        .clk90_int(clk90_int),
        .\frame_ptr_reg_reg[15] (tx_fifo_n_16),
        .gmii_tx_er_next(\eth_mac_1g_inst/axis_gmii_tx_inst/gmii_tx_er_next ),
        .input_d(input_d),
        .\m_axis_pipe_reg_reg[0]_0 ({tx_fifo_axis_tuser,tx_fifo_axis_tlast,tx_fifo_n_3,tx_fifo_n_4,tx_fifo_n_5,tx_fifo_n_6,tx_fifo_n_7,tx_fifo_n_8,tx_fifo_n_9,tx_fifo_n_10}),
        .\m_axis_tdata_reg_reg[7] (rx_fifo_axis_tdata),
        .m_axis_tuser_reg_reg(eth_mac_1g_rgmii_inst_n_14),
        .output_clk(rx_clk),
        .overflow_reg111_out(\fifo_inst/overflow_reg111_out ),
        .overflow_reg1__1(\fifo_inst/overflow_reg1__1 ),
        .phy_rx_clk(phy_rx_clk),
        .phy_tx_clk(phy_tx_clk),
        .q(q),
        .rgmii_tx_clk_2_reg(wr_ptr_update_reg_reg),
        .rx_fifo_axis_tlast(rx_fifo_axis_tlast),
        .rx_fifo_axis_tuser(rx_fifo_axis_tuser),
        .rx_fifo_axis_tvalid(rx_fifo_axis_tvalid),
        .s_axis_tready_reg_reg(eth_mac_1g_rgmii_inst_n_11),
        .s_rst_sync3_reg(\fifo_inst/s_rst_sync3_reg ),
        .sync_reg(sync_reg),
        .tx_fifo_axis_tready(tx_fifo_axis_tready),
        .tx_fifo_axis_tvalid(tx_fifo_axis_tvalid),
        .\tx_rst_reg_reg[0] (\tx_rst_reg_reg[0] ));
  design_1_axis_udp_ethernet_0_0_axis_async_fifo_adapter__parameterized0 rx_fifo
       (.E(eth_mac_1g_rgmii_inst_n_12),
        .\m_axis_pipe_reg_reg[0]_0 (\m_axis_pipe_reg_reg[0]_0 ),
        .\m_axis_tvalid_pipe_reg_reg[1] (rx_axis_tvalid),
        .m_rst_sync3_reg_reg(m_rst_sync3_reg_reg_1),
        .mem_reg_0(wr_ptr_update_reg_reg),
        .mem_reg_0_0(mem_reg_0),
        .overflow_reg111_out(\fifo_inst/overflow_reg111_out ),
        .overflow_reg1__1(\fifo_inst/overflow_reg1__1 ),
        .rx_axis_tready(rx_axis_tready),
        .rx_fifo_axis_tlast(rx_fifo_axis_tlast),
        .rx_fifo_axis_tuser(rx_fifo_axis_tuser),
        .rx_fifo_axis_tvalid(rx_fifo_axis_tvalid),
        .s_axis(rx_fifo_axis_tdata),
        .s_clk(rx_clk),
        .s_rst_sync3_reg(\fifo_inst/s_rst_sync3_reg ),
        .\wr_ptr_cur_gray_reg_reg[11] (eth_mac_1g_rgmii_inst_n_14));
  design_1_axis_udp_ethernet_0_0_axis_async_fifo_adapter tx_fifo
       (.E(E),
        .\FSM_sequential_state_reg_reg[0] (tx_fifo_n_16),
        .gmii_tx_er_next(\eth_mac_1g_inst/axis_gmii_tx_inst/gmii_tx_er_next ),
        .gmii_tx_er_reg_reg(\eth_mac_1g_inst/axis_gmii_tx_inst/state_reg ),
        .\m_axis_pipe_reg_reg[0]_0 ({tx_fifo_axis_tuser,tx_fifo_axis_tlast,tx_fifo_n_3,tx_fifo_n_4,tx_fifo_n_5,tx_fifo_n_6,tx_fifo_n_7,tx_fifo_n_8,tx_fifo_n_9,tx_fifo_n_10}),
        .m_axis_tready_int_reg(m_axis_tready_int_reg),
        .m_axis_tready_int_reg_reg(m_axis_tready_int_reg_reg),
        .m_axis_tvalid_reg_reg(m_axis_tvalid_reg_reg),
        .m_rst_sync3_reg_reg(m_rst_sync3_reg_reg),
        .m_rst_sync3_reg_reg_0(m_rst_sync3_reg_reg_0),
        .mem_reg_1(eth_mac_1g_rgmii_inst_n_11),
        .s_axis({tx_axis_tuser,tx_axis_tlast,s_axis}),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_fifo_axis_tready(tx_fifo_axis_tready),
        .tx_fifo_axis_tvalid(tx_fifo_axis_tvalid),
        .wr_ptr_update_reg_reg(wr_ptr_update_reg_reg));
endmodule

(* ORIG_REF_NAME = "iddr" *) 
module design_1_axis_udp_ethernet_0_0_iddr
   (\gmii_rxd_d0_reg[6] ,
    q1,
    gmii_rx_dv_d00,
    gmii_rx_dv_d20,
    gmii_rx_dv_d30,
    gmii_rx_dv_d40,
    D,
    q2,
    mii_odd_i_2,
    gmii_rx_dv_d0,
    gmii_rx_dv_d2_reg,
    gmii_rx_dv_d2,
    gmii_rx_dv_d3,
    \gmii_rxd_d0_reg[7] ,
    clk_io,
    input_d);
  output \gmii_rxd_d0_reg[6] ;
  output [4:0]q1;
  output gmii_rx_dv_d00;
  output gmii_rx_dv_d20;
  output gmii_rx_dv_d30;
  output gmii_rx_dv_d40;
  output [3:0]D;
  output [0:0]q2;
  input [1:0]mii_odd_i_2;
  input gmii_rx_dv_d0;
  input gmii_rx_dv_d2_reg;
  input gmii_rx_dv_d2;
  input gmii_rx_dv_d3;
  input [0:0]\gmii_rxd_d0_reg[7] ;
  input clk_io;
  input [4:0]input_d;

  wire [3:0]D;
  wire clk_io;
  wire gmii_rx_dv_d0;
  wire gmii_rx_dv_d00;
  wire gmii_rx_dv_d2;
  wire gmii_rx_dv_d20;
  wire gmii_rx_dv_d2_reg;
  wire gmii_rx_dv_d3;
  wire gmii_rx_dv_d30;
  wire gmii_rx_dv_d40;
  wire \gmii_rxd_d0_reg[6] ;
  wire [0:0]\gmii_rxd_d0_reg[7] ;
  wire [4:0]input_d;
  wire [7:4]mac_gmii_rxd;
  wire [1:0]mii_odd_i_2;
  wire [4:0]q1;
  wire [0:0]q2;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gmii_rx_dv_d1_i_1
       (.I0(q1[0]),
        .I1(gmii_rx_dv_d0),
        .O(gmii_rx_dv_d00));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gmii_rx_dv_d2_i_1
       (.I0(q1[0]),
        .I1(gmii_rx_dv_d2_reg),
        .O(gmii_rx_dv_d20));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gmii_rx_dv_d3_i_1
       (.I0(q1[0]),
        .I1(gmii_rx_dv_d2),
        .O(gmii_rx_dv_d30));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gmii_rx_dv_d4_i_1
       (.I0(q1[0]),
        .I1(gmii_rx_dv_d3),
        .O(gmii_rx_dv_d40));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gmii_rxd_d0[4]_i_1 
       (.I0(q1[1]),
        .I1(\gmii_rxd_d0_reg[7] ),
        .I2(mac_gmii_rxd[4]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gmii_rxd_d0[5]_i_1 
       (.I0(q1[2]),
        .I1(\gmii_rxd_d0_reg[7] ),
        .I2(mac_gmii_rxd[5]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gmii_rxd_d0[6]_i_1 
       (.I0(q1[3]),
        .I1(\gmii_rxd_d0_reg[7] ),
        .I2(mac_gmii_rxd[6]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gmii_rxd_d0[7]_i_1 
       (.I0(q1[4]),
        .I1(\gmii_rxd_d0_reg[7] ),
        .I2(mac_gmii_rxd[7]),
        .O(D[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \iddr[0].iddr_inst 
       (.C(clk_io),
        .CE(1'b1),
        .D(input_d[0]),
        .Q1(q1[0]),
        .Q2(q2),
        .R(1'b0),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \iddr[1].iddr_inst 
       (.C(clk_io),
        .CE(1'b1),
        .D(input_d[1]),
        .Q1(q1[1]),
        .Q2(mac_gmii_rxd[4]),
        .R(1'b0),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \iddr[2].iddr_inst 
       (.C(clk_io),
        .CE(1'b1),
        .D(input_d[2]),
        .Q1(q1[2]),
        .Q2(mac_gmii_rxd[5]),
        .R(1'b0),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \iddr[3].iddr_inst 
       (.C(clk_io),
        .CE(1'b1),
        .D(input_d[3]),
        .Q1(q1[3]),
        .Q2(mac_gmii_rxd[6]),
        .R(1'b0),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \iddr[4].iddr_inst 
       (.C(clk_io),
        .CE(1'b1),
        .D(input_d[4]),
        .Q1(q1[4]),
        .Q2(mac_gmii_rxd[7]),
        .R(1'b0),
        .S(1'b0));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    mii_odd_i_3
       (.I0(mii_odd_i_2[0]),
        .I1(mii_odd_i_2[1]),
        .I2(q1[0]),
        .I3(q1[4]),
        .I4(q1[1]),
        .I5(q1[3]),
        .O(\gmii_rxd_d0_reg[6] ));
endmodule

(* ORIG_REF_NAME = "ip" *) 
module design_1_axis_udp_ethernet_0_0_ip
   (ip_tx_eth_payload_axis_tlast,
    m_eth_payload_axis_tready_int_reg,
    m_eth_payload_axis_tuser_reg_reg,
    s_eth_payload_axis_tready_reg_reg,
    ip_rx_ip_hdr_valid,
    ip_rx_eth_hdr_ready,
    m_ip_payload_axis_tlast_reg_reg,
    m_ip_payload_axis_tuser_reg_reg,
    s_ip_payload_axis_tready_reg_reg,
    ip_tx_eth_hdr_valid,
    arp_request_valid,
    arp_response_ready,
    ip_tx_ip_hdr_ready,
    drop_packet_reg,
    m_ip_payload_axis_tvalid_reg_reg,
    ip_tx_eth_payload_axis_tvalid,
    current_s_tlast,
    \word_count_reg_reg[0] ,
    s_ip_payload_axis_tready_reg_reg_0,
    m_eth_type_reg0,
    \m_ip_protocol_reg_reg[3] ,
    D,
    \m_eth_payload_axis_tdata_reg_reg[7] ,
    Q,
    m_ip_payload_axis_tlast_reg_reg_0,
    m_udp_payload_axis_tlast_int,
    m_ip_payload_axis_tlast_reg_reg_1,
    m_ip_payload_axis_tvalid_reg_reg_0,
    m_ip_hdr_valid_reg_reg,
    s_select_udp_reg0,
    \m_ip_source_ip_reg_reg[31] ,
    \m_ip_payload_axis_tdata_reg_reg[7] ,
    E,
    temp_m_eth_payload_axis_tlast_reg_reg,
    ip_tx_ip_protocol,
    sync_reg,
    \temp_m_eth_payload_axis_tdata_reg_reg[7] ,
    ip_rx_ip_payload_axis_tready,
    s_ip_payload_axis_tready_reg_reg_1,
    grant_valid,
    m_eth_payload_axis_tready_int_reg_0,
    grant_encoded,
    \m_eth_payload_axis_tdata_reg_reg[6] ,
    ip_tx_ip_payload_axis_tlast,
    arp_tx_eth_payload_axis_tlast,
    udp_rx_ip_payload_axis_tready,
    m_ip_payload_axis_tready_int_reg_reg,
    m_ip_payload_axis_tready_int_reg_reg_0,
    rx_eth_payload_axis_tlast,
    \m_ip_version_reg_reg[3] ,
    \hdr_sum_reg_reg[0] ,
    rx_eth_payload_axis_tvalid,
    s_eth_hdr_ready_reg_reg,
    rx_eth_payload_axis_tuser,
    \last_word_data_reg_reg[0] ,
    s_eth_hdr_ready_reg_reg_0,
    \FSM_sequential_state_reg_reg[0]_0 ,
    \FSM_sequential_state_reg_reg[0]_1 ,
    ip_tx_ip_payload_axis_tvalid,
    ip_tx_ip_payload_axis_tuser,
    \FSM_onehot_state_reg_reg[0] ,
    m_eth_hdr_valid_reg_reg,
    \temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ,
    arp_response_valid,
    data13,
    udp_rx_ip_hdr_ready,
    ip_tx_ip_hdr_valid,
    outgoing_ip_hdr_valid_reg_reg_0,
    arp_request_ready,
    \m_eth_dest_mac_reg_reg[47] ,
    \temp_m_eth_payload_axis_tdata_reg_reg[7]_1 ,
    temp_m_udp_payload_axis_tlast_reg_reg,
    \outgoing_eth_dest_mac_reg_reg[47]_0 ,
    \ip_length_reg_reg[15] ,
    \ip_ttl_reg_reg[7] ,
    \ip_source_ip_reg_reg[31] ,
    \ip_dest_ip_reg_reg[31] );
  output ip_tx_eth_payload_axis_tlast;
  output m_eth_payload_axis_tready_int_reg;
  output m_eth_payload_axis_tuser_reg_reg;
  output s_eth_payload_axis_tready_reg_reg;
  output ip_rx_ip_hdr_valid;
  output ip_rx_eth_hdr_ready;
  output m_ip_payload_axis_tlast_reg_reg;
  output m_ip_payload_axis_tuser_reg_reg;
  output s_ip_payload_axis_tready_reg_reg;
  output ip_tx_eth_hdr_valid;
  output arp_request_valid;
  output arp_response_ready;
  output ip_tx_ip_hdr_ready;
  output drop_packet_reg;
  output m_ip_payload_axis_tvalid_reg_reg;
  output ip_tx_eth_payload_axis_tvalid;
  output current_s_tlast;
  output \word_count_reg_reg[0] ;
  output s_ip_payload_axis_tready_reg_reg_0;
  output [0:0]m_eth_type_reg0;
  output \m_ip_protocol_reg_reg[3] ;
  output [47:0]D;
  output [7:0]\m_eth_payload_axis_tdata_reg_reg[7] ;
  output [7:0]Q;
  output m_ip_payload_axis_tlast_reg_reg_0;
  output m_udp_payload_axis_tlast_int;
  output m_ip_payload_axis_tlast_reg_reg_1;
  output m_ip_payload_axis_tvalid_reg_reg_0;
  output m_ip_hdr_valid_reg_reg;
  output s_select_udp_reg0;
  output [31:0]\m_ip_source_ip_reg_reg[31] ;
  output [7:0]\m_ip_payload_axis_tdata_reg_reg[7] ;
  input [0:0]E;
  input temp_m_eth_payload_axis_tlast_reg_reg;
  input [0:0]ip_tx_ip_protocol;
  input [0:0]sync_reg;
  input [0:0]\temp_m_eth_payload_axis_tdata_reg_reg[7] ;
  input ip_rx_ip_payload_axis_tready;
  input s_ip_payload_axis_tready_reg_reg_1;
  input grant_valid;
  input m_eth_payload_axis_tready_int_reg_0;
  input grant_encoded;
  input \m_eth_payload_axis_tdata_reg_reg[6] ;
  input ip_tx_ip_payload_axis_tlast;
  input arp_tx_eth_payload_axis_tlast;
  input udp_rx_ip_payload_axis_tready;
  input m_ip_payload_axis_tready_int_reg_reg;
  input m_ip_payload_axis_tready_int_reg_reg_0;
  input rx_eth_payload_axis_tlast;
  input [7:0]\m_ip_version_reg_reg[3] ;
  input \hdr_sum_reg_reg[0] ;
  input rx_eth_payload_axis_tvalid;
  input s_eth_hdr_ready_reg_reg;
  input rx_eth_payload_axis_tuser;
  input \last_word_data_reg_reg[0] ;
  input s_eth_hdr_ready_reg_reg_0;
  input \FSM_sequential_state_reg_reg[0]_0 ;
  input \FSM_sequential_state_reg_reg[0]_1 ;
  input ip_tx_ip_payload_axis_tvalid;
  input ip_tx_ip_payload_axis_tuser;
  input \FSM_onehot_state_reg_reg[0] ;
  input [0:0]m_eth_hdr_valid_reg_reg;
  input [7:0]\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  input arp_response_valid;
  input [0:0]data13;
  input udp_rx_ip_hdr_ready;
  input ip_tx_ip_hdr_valid;
  input outgoing_ip_hdr_valid_reg_reg_0;
  input arp_request_ready;
  input [47:0]\m_eth_dest_mac_reg_reg[47] ;
  input [7:0]\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 ;
  input [1:0]temp_m_udp_payload_axis_tlast_reg_reg;
  input [47:0]\outgoing_eth_dest_mac_reg_reg[47]_0 ;
  input [15:0]\ip_length_reg_reg[15] ;
  input [1:0]\ip_ttl_reg_reg[7] ;
  input [11:0]\ip_source_ip_reg_reg[31] ;
  input [31:0]\ip_dest_ip_reg_reg[31] ;

  wire [47:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg_reg[0] ;
  wire \FSM_sequential_state_reg_reg[0]_0 ;
  wire \FSM_sequential_state_reg_reg[0]_1 ;
  wire [7:0]Q;
  wire arp_request_ready;
  wire arp_request_valid;
  wire arp_request_valid_next;
  wire arp_response_ready;
  wire arp_response_ready_next;
  wire arp_response_valid;
  wire arp_tx_eth_payload_axis_tlast;
  wire current_s_tlast;
  wire [0:0]data13;
  wire drop_packet_reg;
  wire drop_packet_reg_i_1_n_0;
  wire grant_encoded;
  wire grant_valid;
  wire \hdr_sum_reg_reg[0] ;
  wire [31:0]\ip_dest_ip_reg_reg[31] ;
  wire [15:0]\ip_length_reg_reg[15] ;
  wire ip_rx_eth_hdr_ready;
  wire ip_rx_ip_hdr_valid;
  wire ip_rx_ip_payload_axis_tready;
  wire [11:0]\ip_source_ip_reg_reg[31] ;
  wire [1:0]\ip_ttl_reg_reg[7] ;
  wire ip_tx_eth_hdr_valid;
  wire ip_tx_eth_payload_axis_tlast;
  wire ip_tx_eth_payload_axis_tvalid;
  wire ip_tx_ip_hdr_ready;
  wire ip_tx_ip_hdr_valid;
  wire ip_tx_ip_payload_axis_tlast;
  wire ip_tx_ip_payload_axis_tuser;
  wire ip_tx_ip_payload_axis_tvalid;
  wire [0:0]ip_tx_ip_protocol;
  wire \last_word_data_reg_reg[0] ;
  wire [47:0]\m_eth_dest_mac_reg_reg[47] ;
  wire [0:0]m_eth_hdr_valid_reg_reg;
  wire \m_eth_payload_axis_tdata_reg_reg[6] ;
  wire [7:0]\m_eth_payload_axis_tdata_reg_reg[7] ;
  wire m_eth_payload_axis_tready_int_reg;
  wire m_eth_payload_axis_tready_int_reg_0;
  wire m_eth_payload_axis_tuser_reg_reg;
  wire [0:0]m_eth_type_reg0;
  wire m_ip_hdr_valid_reg_reg;
  wire [7:0]\m_ip_payload_axis_tdata_reg_reg[7] ;
  wire m_ip_payload_axis_tlast_reg_reg;
  wire m_ip_payload_axis_tlast_reg_reg_0;
  wire m_ip_payload_axis_tlast_reg_reg_1;
  wire m_ip_payload_axis_tready_int_reg_reg;
  wire m_ip_payload_axis_tready_int_reg_reg_0;
  wire m_ip_payload_axis_tuser_reg_reg;
  wire m_ip_payload_axis_tvalid_reg_reg;
  wire m_ip_payload_axis_tvalid_reg_reg_0;
  wire \m_ip_protocol_reg_reg[3] ;
  wire [31:0]\m_ip_source_ip_reg_reg[31] ;
  wire [7:0]\m_ip_version_reg_reg[3] ;
  wire m_udp_payload_axis_tlast_int;
  wire outgoing_eth_dest_mac_next;
  wire [47:0]outgoing_eth_dest_mac_reg;
  wire [47:0]\outgoing_eth_dest_mac_reg_reg[47]_0 ;
  wire outgoing_ip_hdr_valid_next;
  wire outgoing_ip_hdr_valid_reg;
  wire outgoing_ip_hdr_valid_reg_reg_0;
  wire rx_eth_payload_axis_tlast;
  wire rx_eth_payload_axis_tuser;
  wire rx_eth_payload_axis_tvalid;
  wire s_eth_hdr_ready_reg_reg;
  wire s_eth_hdr_ready_reg_reg_0;
  wire s_eth_payload_axis_tready_reg_reg;
  wire s_ip_hdr_ready_next;
  wire s_ip_payload_axis_tready_reg_reg;
  wire s_ip_payload_axis_tready_reg_reg_0;
  wire s_ip_payload_axis_tready_reg_reg_1;
  wire s_select_udp_reg0;
  wire [1:0]state_next;
  wire [1:0]state_reg;
  wire [0:0]sync_reg;
  wire [0:0]\temp_m_eth_payload_axis_tdata_reg_reg[7] ;
  wire [7:0]\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  wire [7:0]\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 ;
  wire temp_m_eth_payload_axis_tlast_reg_reg;
  wire [1:0]temp_m_udp_payload_axis_tlast_reg_reg;
  wire udp_rx_ip_hdr_ready;
  wire udp_rx_ip_payload_axis_tready;
  wire \word_count_reg_reg[0] ;

  LUT4 #(
    .INIT(16'h003A)) 
    \FSM_sequential_state_reg[0]_i_1__0 
       (.I0(ip_tx_ip_hdr_valid),
        .I1(arp_response_valid),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .O(state_next[0]));
  (* FSM_ENCODED_STATES = "STATE_ARP_QUERY:01,STATE_WAIT_PACKET:10,STATE_IDLE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg_reg[0] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(1'b1),
        .D(state_next[0]),
        .Q(state_reg[0]),
        .R(sync_reg));
  (* FSM_ENCODED_STATES = "STATE_ARP_QUERY:01,STATE_WAIT_PACKET:10,STATE_IDLE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg_reg[1] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(1'b1),
        .D(state_next[1]),
        .Q(state_reg[1]),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h02023F02)) 
    arp_request_valid_reg_i_1
       (.I0(ip_tx_ip_hdr_valid),
        .I1(state_reg[1]),
        .I2(state_reg[0]),
        .I3(arp_request_valid),
        .I4(arp_request_ready),
        .O(arp_request_valid_next));
  FDRE #(
    .INIT(1'b0)) 
    arp_request_valid_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(1'b1),
        .D(arp_request_valid_next),
        .Q(arp_request_valid),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h32)) 
    arp_response_ready_reg_i_1
       (.I0(state_reg[0]),
        .I1(state_reg[1]),
        .I2(ip_tx_ip_hdr_valid),
        .O(arp_response_ready_next));
  FDRE #(
    .INIT(1'b0)) 
    arp_response_ready_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(1'b1),
        .D(arp_response_ready_next),
        .Q(arp_response_ready),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hB8888888)) 
    drop_packet_reg_i_1
       (.I0(drop_packet_reg),
        .I1(state_reg[1]),
        .I2(outgoing_ip_hdr_valid_reg_reg_0),
        .I3(state_reg[0]),
        .I4(arp_response_valid),
        .O(drop_packet_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drop_packet_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(1'b1),
        .D(drop_packet_reg_i_1_n_0),
        .Q(drop_packet_reg),
        .R(sync_reg));
  design_1_axis_udp_ethernet_0_0_ip_eth_rx ip_eth_rx_inst
       (.\FSM_sequential_state_reg_reg[0]_0 (\FSM_sequential_state_reg_reg[0]_0 ),
        .\FSM_sequential_state_reg_reg[0]_1 (\FSM_sequential_state_reg_reg[0]_1 ),
        .\hdr_sum_reg_reg[0]_0 (\hdr_sum_reg_reg[0] ),
        .ip_rx_eth_hdr_ready(ip_rx_eth_hdr_ready),
        .ip_rx_ip_hdr_valid(ip_rx_ip_hdr_valid),
        .ip_rx_ip_payload_axis_tready(ip_rx_ip_payload_axis_tready),
        .\last_word_data_reg_reg[0]_0 (\last_word_data_reg_reg[0] ),
        .m_ip_hdr_valid_reg_reg_0(m_ip_hdr_valid_reg_reg),
        .\m_ip_payload_axis_tdata_reg_reg[7]_0 (\m_ip_payload_axis_tdata_reg_reg[7] ),
        .m_ip_payload_axis_tlast_reg_reg_0(m_ip_payload_axis_tlast_reg_reg),
        .m_ip_payload_axis_tlast_reg_reg_1(m_ip_payload_axis_tlast_reg_reg_0),
        .m_ip_payload_axis_tlast_reg_reg_2(m_ip_payload_axis_tlast_reg_reg_1),
        .m_ip_payload_axis_tready_int_reg_reg_0(m_ip_payload_axis_tready_int_reg_reg),
        .m_ip_payload_axis_tready_int_reg_reg_1(m_ip_payload_axis_tready_int_reg_reg_0),
        .m_ip_payload_axis_tuser_reg_reg_0(m_ip_payload_axis_tuser_reg_reg),
        .m_ip_payload_axis_tuser_reg_reg_1(temp_m_eth_payload_axis_tlast_reg_reg),
        .m_ip_payload_axis_tvalid_reg_reg_0(m_ip_payload_axis_tvalid_reg_reg),
        .m_ip_payload_axis_tvalid_reg_reg_1(m_ip_payload_axis_tvalid_reg_reg_0),
        .\m_ip_protocol_reg_reg[3]_0 (\m_ip_protocol_reg_reg[3] ),
        .\m_ip_source_ip_reg_reg[31]_0 (\m_ip_source_ip_reg_reg[31] ),
        .\m_ip_version_reg_reg[3]_0 (\m_ip_version_reg_reg[3] ),
        .m_udp_payload_axis_tlast_int(m_udp_payload_axis_tlast_int),
        .rx_eth_payload_axis_tlast(rx_eth_payload_axis_tlast),
        .rx_eth_payload_axis_tuser(rx_eth_payload_axis_tuser),
        .rx_eth_payload_axis_tvalid(rx_eth_payload_axis_tvalid),
        .s_eth_hdr_ready_reg_reg_0(s_eth_hdr_ready_reg_reg),
        .s_eth_hdr_ready_reg_reg_1(s_eth_hdr_ready_reg_reg_0),
        .s_eth_payload_axis_tready_reg_reg_0(s_eth_payload_axis_tready_reg_reg),
        .s_select_udp_reg0(s_select_udp_reg0),
        .sync_reg(sync_reg),
        .temp_m_udp_payload_axis_tlast_reg_reg(temp_m_udp_payload_axis_tlast_reg_reg),
        .udp_rx_ip_hdr_ready(udp_rx_ip_hdr_ready),
        .udp_rx_ip_payload_axis_tready(udp_rx_ip_payload_axis_tready),
        .\word_count_reg_reg[0]_0 (\word_count_reg_reg[0] ));
  design_1_axis_udp_ethernet_0_0_ip_eth_tx ip_eth_tx_inst
       (.D(state_next[1]),
        .E(E),
        .\FSM_onehot_state_reg_reg[0]_0 (\FSM_onehot_state_reg_reg[0] ),
        .Q(state_reg),
        .arp_response_valid(arp_response_valid),
        .arp_tx_eth_payload_axis_tlast(arp_tx_eth_payload_axis_tlast),
        .current_s_tlast(current_s_tlast),
        .data13(data13),
        .drop_packet_reg(drop_packet_reg),
        .grant_encoded(grant_encoded),
        .grant_valid(grant_valid),
        .\ip_dest_ip_reg_reg[31]_0 (\ip_dest_ip_reg_reg[31] ),
        .\ip_length_reg_reg[15]_0 (\ip_length_reg_reg[15] ),
        .\ip_source_ip_reg_reg[31]_0 (\ip_source_ip_reg_reg[31] ),
        .\ip_ttl_reg_reg[7]_0 (\ip_ttl_reg_reg[7] ),
        .ip_tx_eth_hdr_valid(ip_tx_eth_hdr_valid),
        .ip_tx_eth_payload_axis_tlast(ip_tx_eth_payload_axis_tlast),
        .ip_tx_ip_payload_axis_tlast(ip_tx_ip_payload_axis_tlast),
        .ip_tx_ip_payload_axis_tuser(ip_tx_ip_payload_axis_tuser),
        .ip_tx_ip_payload_axis_tvalid(ip_tx_ip_payload_axis_tvalid),
        .ip_tx_ip_protocol(ip_tx_ip_protocol),
        .\m_eth_dest_mac_reg_reg[47]_0 (D),
        .\m_eth_dest_mac_reg_reg[47]_1 (\m_eth_dest_mac_reg_reg[47] ),
        .\m_eth_dest_mac_reg_reg[47]_2 (outgoing_eth_dest_mac_reg),
        .m_eth_hdr_valid_reg_reg_0(m_eth_hdr_valid_reg_reg),
        .\m_eth_payload_axis_tdata_reg_reg[6]_0 (\m_eth_payload_axis_tdata_reg_reg[6] ),
        .\m_eth_payload_axis_tdata_reg_reg[7]_0 (\m_eth_payload_axis_tdata_reg_reg[7] ),
        .\m_eth_payload_axis_tdata_reg_reg[7]_1 (Q),
        .m_eth_payload_axis_tready_int_reg_0(m_eth_payload_axis_tready_int_reg_0),
        .m_eth_payload_axis_tready_int_reg_reg_0(m_eth_payload_axis_tready_int_reg),
        .m_eth_payload_axis_tuser_reg_reg_0(m_eth_payload_axis_tuser_reg_reg),
        .m_eth_payload_axis_tvalid_reg_reg_0(ip_tx_eth_payload_axis_tvalid),
        .m_eth_type_reg0(m_eth_type_reg0),
        .outgoing_ip_hdr_valid_next(outgoing_ip_hdr_valid_next),
        .outgoing_ip_hdr_valid_reg(outgoing_ip_hdr_valid_reg),
        .outgoing_ip_hdr_valid_reg_reg(outgoing_ip_hdr_valid_reg_reg_0),
        .s_ip_payload_axis_tready_reg_reg_0(s_ip_payload_axis_tready_reg_reg),
        .s_ip_payload_axis_tready_reg_reg_1(s_ip_payload_axis_tready_reg_reg_0),
        .s_ip_payload_axis_tready_reg_reg_2(s_ip_payload_axis_tready_reg_reg_1),
        .sync_reg(sync_reg),
        .\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 (\temp_m_eth_payload_axis_tdata_reg_reg[7] ),
        .\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 (\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_eth_payload_axis_tdata_reg_reg[7]_2 (\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 ),
        .temp_m_eth_payload_axis_tlast_reg_reg_0(temp_m_eth_payload_axis_tlast_reg_reg));
  LUT4 #(
    .INIT(16'h0020)) 
    \outgoing_eth_dest_mac_reg[47]_i_1__0 
       (.I0(state_reg[0]),
        .I1(state_reg[1]),
        .I2(arp_response_valid),
        .I3(outgoing_ip_hdr_valid_reg_reg_0),
        .O(outgoing_eth_dest_mac_next));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[0] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [0]),
        .Q(outgoing_eth_dest_mac_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[10] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [10]),
        .Q(outgoing_eth_dest_mac_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[11] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [11]),
        .Q(outgoing_eth_dest_mac_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[12] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [12]),
        .Q(outgoing_eth_dest_mac_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[13] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [13]),
        .Q(outgoing_eth_dest_mac_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[14] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [14]),
        .Q(outgoing_eth_dest_mac_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[15] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [15]),
        .Q(outgoing_eth_dest_mac_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[16] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [16]),
        .Q(outgoing_eth_dest_mac_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[17] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [17]),
        .Q(outgoing_eth_dest_mac_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[18] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [18]),
        .Q(outgoing_eth_dest_mac_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[19] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [19]),
        .Q(outgoing_eth_dest_mac_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[1] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [1]),
        .Q(outgoing_eth_dest_mac_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[20] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [20]),
        .Q(outgoing_eth_dest_mac_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[21] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [21]),
        .Q(outgoing_eth_dest_mac_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[22] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [22]),
        .Q(outgoing_eth_dest_mac_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[23] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [23]),
        .Q(outgoing_eth_dest_mac_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[24] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [24]),
        .Q(outgoing_eth_dest_mac_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[25] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [25]),
        .Q(outgoing_eth_dest_mac_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[26] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [26]),
        .Q(outgoing_eth_dest_mac_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[27] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [27]),
        .Q(outgoing_eth_dest_mac_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[28] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [28]),
        .Q(outgoing_eth_dest_mac_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[29] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [29]),
        .Q(outgoing_eth_dest_mac_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[2] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [2]),
        .Q(outgoing_eth_dest_mac_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[30] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [30]),
        .Q(outgoing_eth_dest_mac_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[31] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [31]),
        .Q(outgoing_eth_dest_mac_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[32] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [32]),
        .Q(outgoing_eth_dest_mac_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[33] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [33]),
        .Q(outgoing_eth_dest_mac_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[34] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [34]),
        .Q(outgoing_eth_dest_mac_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[35] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [35]),
        .Q(outgoing_eth_dest_mac_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[36] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [36]),
        .Q(outgoing_eth_dest_mac_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[37] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [37]),
        .Q(outgoing_eth_dest_mac_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[38] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [38]),
        .Q(outgoing_eth_dest_mac_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[39] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [39]),
        .Q(outgoing_eth_dest_mac_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[3] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [3]),
        .Q(outgoing_eth_dest_mac_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[40] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [40]),
        .Q(outgoing_eth_dest_mac_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[41] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [41]),
        .Q(outgoing_eth_dest_mac_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[42] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [42]),
        .Q(outgoing_eth_dest_mac_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[43] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [43]),
        .Q(outgoing_eth_dest_mac_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[44] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [44]),
        .Q(outgoing_eth_dest_mac_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[45] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [45]),
        .Q(outgoing_eth_dest_mac_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[46] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [46]),
        .Q(outgoing_eth_dest_mac_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[47] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [47]),
        .Q(outgoing_eth_dest_mac_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[4] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [4]),
        .Q(outgoing_eth_dest_mac_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[5] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [5]),
        .Q(outgoing_eth_dest_mac_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[6] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [6]),
        .Q(outgoing_eth_dest_mac_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[7] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [7]),
        .Q(outgoing_eth_dest_mac_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[8] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [8]),
        .Q(outgoing_eth_dest_mac_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outgoing_eth_dest_mac_reg_reg[9] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(outgoing_eth_dest_mac_next),
        .D(\outgoing_eth_dest_mac_reg_reg[47]_0 [9]),
        .Q(outgoing_eth_dest_mac_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    outgoing_ip_hdr_valid_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(1'b1),
        .D(outgoing_ip_hdr_valid_next),
        .Q(outgoing_ip_hdr_valid_reg),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h20)) 
    s_ip_hdr_ready_reg_i_1__0
       (.I0(arp_response_valid),
        .I1(state_reg[1]),
        .I2(state_reg[0]),
        .O(s_ip_hdr_ready_next));
  FDRE #(
    .INIT(1'b0)) 
    s_ip_hdr_ready_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(1'b1),
        .D(s_ip_hdr_ready_next),
        .Q(ip_tx_ip_hdr_ready),
        .R(sync_reg));
endmodule

(* ORIG_REF_NAME = "ip_arb_mux" *) 
module design_1_axis_udp_ethernet_0_0_ip_arb_mux
   (ip_tx_ip_hdr_valid,
    m_ip_payload_axis_tready_int_reg,
    \s_ip_hdr_ready_reg_reg[0]_0 ,
    ip_tx_ip_protocol,
    ip_tx_ip_payload_axis_tlast,
    ip_tx_ip_payload_axis_tuser,
    grant_valid,
    ip_tx_ip_payload_axis_tvalid,
    m_ip_payload_axis_tlast_reg_reg_0,
    \m_ip_dest_ip_reg_reg[6]_0 ,
    Q,
    E,
    \m_ip_dest_ip_reg_reg[9]_0 ,
    \m_ip_dest_ip_reg_reg[0]_0 ,
    \m_ip_length_reg_reg[15]_0 ,
    \m_ip_ttl_reg_reg[7]_0 ,
    \m_ip_source_ip_reg_reg[31]_0 ,
    \m_ip_payload_axis_tdata_reg_reg[7]_0 ,
    grant_valid_reg_reg,
    sync_reg,
    grant_valid_reg_reg_0,
    udp_tx_ip_protocol,
    udp_tx_ip_payload_axis_tlast,
    udp_tx_ip_payload_axis_tuser,
    grant_valid_reg_reg_1,
    outgoing_ip_payload_axis_tready,
    drop_packet_reg,
    udp_tx_ip_payload_axis_tvalid,
    m_ip_payload_axis_tready_int_reg_0,
    ip_tx_ip_hdr_ready,
    \cache_query_request_ip_reg_reg[1] ,
    arp_request_ip_reg,
    temp_m_ip_payload_axis_tvalid_reg_reg_0,
    D,
    \m_ip_ttl_reg_reg[7]_1 ,
    \m_ip_source_ip_reg_reg[31]_1 ,
    \m_ip_dest_ip_reg_reg[31]_0 ,
    \temp_m_ip_payload_axis_tdata_reg_reg[7]_0 );
  output ip_tx_ip_hdr_valid;
  output m_ip_payload_axis_tready_int_reg;
  output \s_ip_hdr_ready_reg_reg[0]_0 ;
  output [0:0]ip_tx_ip_protocol;
  output ip_tx_ip_payload_axis_tlast;
  output ip_tx_ip_payload_axis_tuser;
  output grant_valid;
  output ip_tx_ip_payload_axis_tvalid;
  output m_ip_payload_axis_tlast_reg_reg_0;
  output \m_ip_dest_ip_reg_reg[6]_0 ;
  output [31:0]Q;
  output [0:0]E;
  output \m_ip_dest_ip_reg_reg[9]_0 ;
  output \m_ip_dest_ip_reg_reg[0]_0 ;
  output [15:0]\m_ip_length_reg_reg[15]_0 ;
  output [1:0]\m_ip_ttl_reg_reg[7]_0 ;
  output [11:0]\m_ip_source_ip_reg_reg[31]_0 ;
  output [7:0]\m_ip_payload_axis_tdata_reg_reg[7]_0 ;
  output grant_valid_reg_reg;
  input [0:0]sync_reg;
  input grant_valid_reg_reg_0;
  input [0:0]udp_tx_ip_protocol;
  input udp_tx_ip_payload_axis_tlast;
  input udp_tx_ip_payload_axis_tuser;
  input grant_valid_reg_reg_1;
  input outgoing_ip_payload_axis_tready;
  input drop_packet_reg;
  input udp_tx_ip_payload_axis_tvalid;
  input m_ip_payload_axis_tready_int_reg_0;
  input ip_tx_ip_hdr_ready;
  input \cache_query_request_ip_reg_reg[1] ;
  input [0:0]arp_request_ip_reg;
  input temp_m_ip_payload_axis_tvalid_reg_reg_0;
  input [15:0]D;
  input [1:0]\m_ip_ttl_reg_reg[7]_1 ;
  input [11:0]\m_ip_source_ip_reg_reg[31]_1 ;
  input [31:0]\m_ip_dest_ip_reg_reg[31]_0 ;
  input [7:0]\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 ;

  wire [15:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire arb_inst_n_1;
  wire arb_inst_n_3;
  wire arb_inst_n_4;
  wire arb_inst_n_5;
  wire arb_inst_n_7;
  wire [0:0]arp_request_ip_reg;
  wire \arp_response_mac_reg[47]_i_4_n_0 ;
  wire \cache_query_request_ip_reg[7]_i_3_n_0 ;
  wire \cache_query_request_ip_reg[7]_i_4_n_0 ;
  wire \cache_query_request_ip_reg[7]_i_5_n_0 ;
  wire \cache_query_request_ip_reg[7]_i_6_n_0 ;
  wire \cache_query_request_ip_reg[7]_i_7_n_0 ;
  wire \cache_query_request_ip_reg[7]_i_8_n_0 ;
  wire \cache_query_request_ip_reg_reg[1] ;
  wire drop_packet_reg;
  wire frame_reg;
  wire frame_reg0;
  wire grant_valid;
  wire grant_valid_reg_reg;
  wire grant_valid_reg_reg_0;
  wire grant_valid_reg_reg_1;
  wire ip_tx_ip_hdr_ready;
  wire ip_tx_ip_hdr_valid;
  wire ip_tx_ip_payload_axis_tlast;
  wire ip_tx_ip_payload_axis_tuser;
  wire ip_tx_ip_payload_axis_tvalid;
  wire [0:0]ip_tx_ip_protocol;
  wire \m_ip_dest_ip_reg_reg[0]_0 ;
  wire [31:0]\m_ip_dest_ip_reg_reg[31]_0 ;
  wire \m_ip_dest_ip_reg_reg[6]_0 ;
  wire \m_ip_dest_ip_reg_reg[9]_0 ;
  wire [15:0]\m_ip_length_reg_reg[15]_0 ;
  wire [7:0]\m_ip_payload_axis_tdata_reg_reg[7]_0 ;
  wire m_ip_payload_axis_tlast_reg_i_1_n_0;
  wire m_ip_payload_axis_tlast_reg_reg_0;
  wire m_ip_payload_axis_tready_int_reg;
  wire m_ip_payload_axis_tready_int_reg_0;
  wire m_ip_payload_axis_tuser_reg;
  wire \m_ip_payload_axis_tuser_reg[0]_i_1_n_0 ;
  wire [11:0]\m_ip_source_ip_reg_reg[31]_0 ;
  wire [11:0]\m_ip_source_ip_reg_reg[31]_1 ;
  wire [1:0]\m_ip_ttl_reg_reg[7]_0 ;
  wire [1:0]\m_ip_ttl_reg_reg[7]_1 ;
  wire outgoing_ip_payload_axis_tready;
  wire [7:0]p_1_in;
  wire [0:0]s_ip_hdr_ready_next;
  wire \s_ip_hdr_ready_reg_reg[0]_0 ;
  wire [0:0]sync_reg;
  wire [7:0]temp_m_ip_payload_axis_tdata_reg;
  wire [7:0]\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 ;
  wire temp_m_ip_payload_axis_tlast_reg;
  wire temp_m_ip_payload_axis_tuser_reg;
  wire temp_m_ip_payload_axis_tvalid_next0_out;
  wire temp_m_ip_payload_axis_tvalid_reg;
  wire temp_m_ip_payload_axis_tvalid_reg_reg_0;
  wire udp_tx_ip_payload_axis_tlast;
  wire udp_tx_ip_payload_axis_tuser;
  wire udp_tx_ip_payload_axis_tvalid;
  wire [0:0]udp_tx_ip_protocol;

  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_state_reg[0]_i_2 
       (.I0(ip_tx_ip_payload_axis_tlast),
        .I1(outgoing_ip_payload_axis_tready),
        .I2(ip_tx_ip_payload_axis_tvalid),
        .O(m_ip_payload_axis_tlast_reg_reg_0));
  design_1_axis_udp_ethernet_0_0_arbiter_1 arb_inst
       (.E(E),
        .drop_packet_reg(drop_packet_reg),
        .frame_reg(frame_reg),
        .frame_reg_reg(arb_inst_n_3),
        .grant_valid_reg_reg_0(grant_valid),
        .grant_valid_reg_reg_1(arb_inst_n_4),
        .grant_valid_reg_reg_2(frame_reg0),
        .grant_valid_reg_reg_3(grant_valid_reg_reg),
        .grant_valid_reg_reg_4(grant_valid_reg_reg_1),
        .grant_valid_reg_reg_5(grant_valid_reg_reg_0),
        .ip_tx_ip_hdr_ready(ip_tx_ip_hdr_ready),
        .\m_ip_dest_ip_reg_reg[0] (ip_tx_ip_hdr_valid),
        .m_ip_payload_axis_tready_int_reg_0(m_ip_payload_axis_tready_int_reg_0),
        .m_ip_payload_axis_tready_int_reg_reg(arb_inst_n_5),
        .m_ip_payload_axis_tready_int_reg_reg_0(ip_tx_ip_payload_axis_tvalid),
        .outgoing_ip_payload_axis_tready(outgoing_ip_payload_axis_tready),
        .s_ip_hdr_ready_next(s_ip_hdr_ready_next),
        .sync_reg(sync_reg),
        .\temp_m_ip_payload_axis_tdata_reg_reg[7] (m_ip_payload_axis_tready_int_reg),
        .temp_m_ip_payload_axis_tvalid_reg(temp_m_ip_payload_axis_tvalid_reg),
        .temp_m_ip_payload_axis_tvalid_reg_reg(arb_inst_n_1),
        .temp_m_ip_payload_axis_tvalid_reg_reg_0(arb_inst_n_7),
        .temp_m_ip_payload_axis_tvalid_reg_reg_1(temp_m_ip_payload_axis_tvalid_reg_reg_0),
        .udp_tx_ip_payload_axis_tlast(udp_tx_ip_payload_axis_tlast),
        .udp_tx_ip_payload_axis_tvalid(udp_tx_ip_payload_axis_tvalid));
  LUT5 #(
    .INIT(32'h00008000)) 
    \arp_response_mac_reg[47]_i_3 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\arp_response_mac_reg[47]_i_4_n_0 ),
        .O(\m_ip_dest_ip_reg_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \arp_response_mac_reg[47]_i_4 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[0]),
        .O(\arp_response_mac_reg[47]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \cache_query_request_ip_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(\cache_query_request_ip_reg[7]_i_3_n_0 ),
        .I2(\cache_query_request_ip_reg_reg[1] ),
        .I3(arp_request_ip_reg),
        .O(\m_ip_dest_ip_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cache_query_request_ip_reg[7]_i_1 
       (.I0(\cache_query_request_ip_reg[7]_i_3_n_0 ),
        .I1(\cache_query_request_ip_reg_reg[1] ),
        .O(\m_ip_dest_ip_reg_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \cache_query_request_ip_reg[7]_i_3 
       (.I0(\cache_query_request_ip_reg[7]_i_4_n_0 ),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[21]),
        .I4(Q[17]),
        .I5(\cache_query_request_ip_reg[7]_i_5_n_0 ),
        .O(\cache_query_request_ip_reg[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cache_query_request_ip_reg[7]_i_4 
       (.I0(Q[12]),
        .I1(Q[16]),
        .I2(Q[13]),
        .I3(Q[18]),
        .O(\cache_query_request_ip_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \cache_query_request_ip_reg[7]_i_5 
       (.I0(\cache_query_request_ip_reg[7]_i_6_n_0 ),
        .I1(Q[31]),
        .I2(Q[24]),
        .I3(Q[30]),
        .I4(Q[27]),
        .I5(\cache_query_request_ip_reg[7]_i_7_n_0 ),
        .O(\cache_query_request_ip_reg[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cache_query_request_ip_reg[7]_i_6 
       (.I0(Q[22]),
        .I1(Q[25]),
        .I2(Q[23]),
        .I3(Q[26]),
        .O(\cache_query_request_ip_reg[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cache_query_request_ip_reg[7]_i_7 
       (.I0(Q[29]),
        .I1(Q[28]),
        .I2(Q[10]),
        .I3(Q[19]),
        .I4(\cache_query_request_ip_reg[7]_i_8_n_0 ),
        .O(\cache_query_request_ip_reg[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cache_query_request_ip_reg[7]_i_8 
       (.I0(Q[11]),
        .I1(Q[20]),
        .I2(Q[8]),
        .I3(Q[15]),
        .O(\cache_query_request_ip_reg[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    frame_reg_reg
       (.C(grant_valid_reg_reg_0),
        .CE(1'b1),
        .D(arb_inst_n_5),
        .Q(frame_reg),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[0] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[10] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[11] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[12] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[13] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[14] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[15] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[16] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[17] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[18] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[19] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[1] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[20] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[21] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[22] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[23] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[24] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[25] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[26] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[27] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[28] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[29] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[2] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[30] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[31] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[3] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[4] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[5] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[6] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[7] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[8] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[9] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_dest_ip_reg_reg[31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_ip_hdr_valid_reg_reg
       (.C(grant_valid_reg_reg_0),
        .CE(1'b1),
        .D(arb_inst_n_3),
        .Q(ip_tx_ip_hdr_valid),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[0] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[0]),
        .Q(\m_ip_length_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[10] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[10]),
        .Q(\m_ip_length_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[11] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[11]),
        .Q(\m_ip_length_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[12] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[12]),
        .Q(\m_ip_length_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[13] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[13]),
        .Q(\m_ip_length_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[14] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[14]),
        .Q(\m_ip_length_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[15] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[15]),
        .Q(\m_ip_length_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[1] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[1]),
        .Q(\m_ip_length_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[2] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[2]),
        .Q(\m_ip_length_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[3] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[3]),
        .Q(\m_ip_length_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[4] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[4]),
        .Q(\m_ip_length_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[5] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[5]),
        .Q(\m_ip_length_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[6] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[6]),
        .Q(\m_ip_length_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[7] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[7]),
        .Q(\m_ip_length_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[8] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[8]),
        .Q(\m_ip_length_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[9] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(D[9]),
        .Q(\m_ip_length_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAACACCCCCCCC)) 
    \m_ip_payload_axis_tdata_reg[0]_i_1 
       (.I0(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [0]),
        .I1(temp_m_ip_payload_axis_tdata_reg[0]),
        .I2(ip_tx_ip_payload_axis_tvalid),
        .I3(outgoing_ip_payload_axis_tready),
        .I4(drop_packet_reg),
        .I5(m_ip_payload_axis_tready_int_reg),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hAAAAAACACCCCCCCC)) 
    \m_ip_payload_axis_tdata_reg[1]_i_1 
       (.I0(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [1]),
        .I1(temp_m_ip_payload_axis_tdata_reg[1]),
        .I2(ip_tx_ip_payload_axis_tvalid),
        .I3(outgoing_ip_payload_axis_tready),
        .I4(drop_packet_reg),
        .I5(m_ip_payload_axis_tready_int_reg),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hAAAAAACACCCCCCCC)) 
    \m_ip_payload_axis_tdata_reg[2]_i_1 
       (.I0(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [2]),
        .I1(temp_m_ip_payload_axis_tdata_reg[2]),
        .I2(ip_tx_ip_payload_axis_tvalid),
        .I3(outgoing_ip_payload_axis_tready),
        .I4(drop_packet_reg),
        .I5(m_ip_payload_axis_tready_int_reg),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hAAAAAACACCCCCCCC)) 
    \m_ip_payload_axis_tdata_reg[3]_i_1 
       (.I0(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [3]),
        .I1(temp_m_ip_payload_axis_tdata_reg[3]),
        .I2(ip_tx_ip_payload_axis_tvalid),
        .I3(outgoing_ip_payload_axis_tready),
        .I4(drop_packet_reg),
        .I5(m_ip_payload_axis_tready_int_reg),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hAAAAAACACCCCCCCC)) 
    \m_ip_payload_axis_tdata_reg[4]_i_1 
       (.I0(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [4]),
        .I1(temp_m_ip_payload_axis_tdata_reg[4]),
        .I2(ip_tx_ip_payload_axis_tvalid),
        .I3(outgoing_ip_payload_axis_tready),
        .I4(drop_packet_reg),
        .I5(m_ip_payload_axis_tready_int_reg),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAACACCCCCCCC)) 
    \m_ip_payload_axis_tdata_reg[5]_i_1 
       (.I0(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [5]),
        .I1(temp_m_ip_payload_axis_tdata_reg[5]),
        .I2(ip_tx_ip_payload_axis_tvalid),
        .I3(outgoing_ip_payload_axis_tready),
        .I4(drop_packet_reg),
        .I5(m_ip_payload_axis_tready_int_reg),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hAAAAAACACCCCCCCC)) 
    \m_ip_payload_axis_tdata_reg[6]_i_1 
       (.I0(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [6]),
        .I1(temp_m_ip_payload_axis_tdata_reg[6]),
        .I2(ip_tx_ip_payload_axis_tvalid),
        .I3(outgoing_ip_payload_axis_tready),
        .I4(drop_packet_reg),
        .I5(m_ip_payload_axis_tready_int_reg),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \m_ip_payload_axis_tdata_reg[7]_i_1 
       (.I0(ip_tx_ip_payload_axis_tvalid),
        .I1(m_ip_payload_axis_tready_int_reg),
        .I2(outgoing_ip_payload_axis_tready),
        .I3(drop_packet_reg),
        .O(m_ip_payload_axis_tuser_reg));
  LUT6 #(
    .INIT(64'hAAAAAACACCCCCCCC)) 
    \m_ip_payload_axis_tdata_reg[7]_i_2 
       (.I0(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [7]),
        .I1(temp_m_ip_payload_axis_tdata_reg[7]),
        .I2(ip_tx_ip_payload_axis_tvalid),
        .I3(outgoing_ip_payload_axis_tready),
        .I4(drop_packet_reg),
        .I5(m_ip_payload_axis_tready_int_reg),
        .O(p_1_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[0] 
       (.C(grant_valid_reg_reg_0),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(p_1_in[0]),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[1] 
       (.C(grant_valid_reg_reg_0),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(p_1_in[1]),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[2] 
       (.C(grant_valid_reg_reg_0),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(p_1_in[2]),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[3] 
       (.C(grant_valid_reg_reg_0),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(p_1_in[3]),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[4] 
       (.C(grant_valid_reg_reg_0),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(p_1_in[4]),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[5] 
       (.C(grant_valid_reg_reg_0),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(p_1_in[5]),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[6] 
       (.C(grant_valid_reg_reg_0),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(p_1_in[6]),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[7] 
       (.C(grant_valid_reg_reg_0),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(p_1_in[7]),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAEFFFFAAA20000)) 
    m_ip_payload_axis_tlast_reg_i_1
       (.I0(udp_tx_ip_payload_axis_tlast),
        .I1(ip_tx_ip_payload_axis_tvalid),
        .I2(outgoing_ip_payload_axis_tready),
        .I3(drop_packet_reg),
        .I4(m_ip_payload_axis_tready_int_reg),
        .I5(temp_m_ip_payload_axis_tlast_reg),
        .O(m_ip_payload_axis_tlast_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_ip_payload_axis_tlast_reg_reg
       (.C(grant_valid_reg_reg_0),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(m_ip_payload_axis_tlast_reg_i_1_n_0),
        .Q(ip_tx_ip_payload_axis_tlast),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_ip_payload_axis_tready_int_reg_reg
       (.C(grant_valid_reg_reg_0),
        .CE(1'b1),
        .D(arb_inst_n_1),
        .Q(m_ip_payload_axis_tready_int_reg),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'hAAAEFFFFAAA20000)) 
    \m_ip_payload_axis_tuser_reg[0]_i_1 
       (.I0(udp_tx_ip_payload_axis_tuser),
        .I1(ip_tx_ip_payload_axis_tvalid),
        .I2(outgoing_ip_payload_axis_tready),
        .I3(drop_packet_reg),
        .I4(m_ip_payload_axis_tready_int_reg),
        .I5(temp_m_ip_payload_axis_tuser_reg),
        .O(\m_ip_payload_axis_tuser_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tuser_reg_reg[0] 
       (.C(grant_valid_reg_reg_0),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(\m_ip_payload_axis_tuser_reg[0]_i_1_n_0 ),
        .Q(ip_tx_ip_payload_axis_tuser),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_ip_payload_axis_tvalid_reg_reg
       (.C(grant_valid_reg_reg_0),
        .CE(1'b1),
        .D(arb_inst_n_4),
        .Q(ip_tx_ip_payload_axis_tvalid),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_protocol_reg_reg[4] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(udp_tx_ip_protocol),
        .Q(ip_tx_ip_protocol),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[18] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_source_ip_reg_reg[31]_1 [4]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[19] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_source_ip_reg_reg[31]_1 [5]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[20] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_source_ip_reg_reg[31]_1 [6]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[21] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_source_ip_reg_reg[31]_1 [7]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[22] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_source_ip_reg_reg[31]_1 [8]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[23] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_source_ip_reg_reg[31]_1 [9]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[30] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_source_ip_reg_reg[31]_1 [10]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[31] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_source_ip_reg_reg[31]_1 [11]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[6] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_source_ip_reg_reg[31]_1 [0]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[7] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_source_ip_reg_reg[31]_1 [1]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[8] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_source_ip_reg_reg[31]_1 [2]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[9] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_source_ip_reg_reg[31]_1 [3]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_ttl_reg_reg[6] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_ttl_reg_reg[7]_1 [0]),
        .Q(\m_ip_ttl_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_ttl_reg_reg[7] 
       (.C(grant_valid_reg_reg_0),
        .CE(frame_reg0),
        .D(\m_ip_ttl_reg_reg[7]_1 [1]),
        .Q(\m_ip_ttl_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_ip_hdr_ready_reg_reg[0] 
       (.C(grant_valid_reg_reg_0),
        .CE(1'b1),
        .D(s_ip_hdr_ready_next),
        .Q(\s_ip_hdr_ready_reg_reg[0]_0 ),
        .R(sync_reg));
  LUT4 #(
    .INIT(16'h0008)) 
    \temp_m_ip_payload_axis_tdata_reg[7]_i_1 
       (.I0(m_ip_payload_axis_tready_int_reg),
        .I1(ip_tx_ip_payload_axis_tvalid),
        .I2(outgoing_ip_payload_axis_tready),
        .I3(drop_packet_reg),
        .O(temp_m_ip_payload_axis_tvalid_next0_out));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[0] 
       (.C(grant_valid_reg_reg_0),
        .CE(temp_m_ip_payload_axis_tvalid_next0_out),
        .D(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [0]),
        .Q(temp_m_ip_payload_axis_tdata_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[1] 
       (.C(grant_valid_reg_reg_0),
        .CE(temp_m_ip_payload_axis_tvalid_next0_out),
        .D(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [1]),
        .Q(temp_m_ip_payload_axis_tdata_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[2] 
       (.C(grant_valid_reg_reg_0),
        .CE(temp_m_ip_payload_axis_tvalid_next0_out),
        .D(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [2]),
        .Q(temp_m_ip_payload_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[3] 
       (.C(grant_valid_reg_reg_0),
        .CE(temp_m_ip_payload_axis_tvalid_next0_out),
        .D(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [3]),
        .Q(temp_m_ip_payload_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[4] 
       (.C(grant_valid_reg_reg_0),
        .CE(temp_m_ip_payload_axis_tvalid_next0_out),
        .D(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [4]),
        .Q(temp_m_ip_payload_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[5] 
       (.C(grant_valid_reg_reg_0),
        .CE(temp_m_ip_payload_axis_tvalid_next0_out),
        .D(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [5]),
        .Q(temp_m_ip_payload_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[6] 
       (.C(grant_valid_reg_reg_0),
        .CE(temp_m_ip_payload_axis_tvalid_next0_out),
        .D(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [6]),
        .Q(temp_m_ip_payload_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[7] 
       (.C(grant_valid_reg_reg_0),
        .CE(temp_m_ip_payload_axis_tvalid_next0_out),
        .D(\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 [7]),
        .Q(temp_m_ip_payload_axis_tdata_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_ip_payload_axis_tlast_reg_reg
       (.C(grant_valid_reg_reg_0),
        .CE(temp_m_ip_payload_axis_tvalid_next0_out),
        .D(udp_tx_ip_payload_axis_tlast),
        .Q(temp_m_ip_payload_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tuser_reg_reg[0] 
       (.C(grant_valid_reg_reg_0),
        .CE(temp_m_ip_payload_axis_tvalid_next0_out),
        .D(udp_tx_ip_payload_axis_tuser),
        .Q(temp_m_ip_payload_axis_tuser_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_ip_payload_axis_tvalid_reg_reg
       (.C(grant_valid_reg_reg_0),
        .CE(1'b1),
        .D(arb_inst_n_7),
        .Q(temp_m_ip_payload_axis_tvalid_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ip_complete" *) 
module design_1_axis_udp_ethernet_0_0_ip_complete
   (read_eth_header_reg_reg,
    tx_eth_type,
    tx_eth_payload_axis_tlast,
    tx_eth_payload_axis_tuser,
    s_eth_payload_axis_tready_reg_reg,
    ip_rx_ip_hdr_valid,
    ip_rx_eth_hdr_ready,
    m_ip_payload_axis_tlast_reg_reg,
    m_ip_payload_axis_tuser_reg_reg,
    outgoing_ip_payload_axis_tready,
    ip_tx_ip_hdr_ready,
    s_eth_payload_axis_tready_reg_reg_0,
    arp_rx_eth_hdr_ready,
    drop_packet_reg,
    s_select_none_reg_reg_0,
    s_select_ip_reg_reg_0,
    s_select_arp_reg_reg_0,
    m_eth_payload_axis_tvalid_reg_reg,
    m_ip_payload_axis_tvalid_reg_reg,
    \cache_query_request_ip_reg_reg[0] ,
    arp_request_operation_reg_reg,
    \cache_query_request_ip_reg_reg[0]_0 ,
    query_request_ready_reg_reg,
    Q,
    \word_count_reg_reg[0] ,
    s_ip_payload_axis_tready_reg_reg,
    s_select_ip_reg0,
    s_select_arp_reg_reg_1,
    \m_ip_protocol_reg_reg[3] ,
    m_axis_tuser_int,
    flush_save,
    m_ip_payload_axis_tlast_reg_reg_0,
    m_udp_payload_axis_tlast_int,
    m_ip_payload_axis_tlast_reg_reg_1,
    m_ip_payload_axis_tvalid_reg_reg_0,
    m_ip_hdr_valid_reg_reg,
    s_select_udp_reg0,
    \m_eth_dest_mac_reg_reg[47] ,
    \m_eth_payload_axis_tdata_reg_reg[7] ,
    \m_ip_source_ip_reg_reg[31] ,
    \m_ip_payload_axis_tdata_reg_reg[7] ,
    sync_reg,
    read_eth_header_next,
    temp_m_eth_payload_axis_tlast_reg_reg,
    ip_tx_ip_protocol,
    s_select_none_reg_reg_1,
    \cache_query_request_ip_reg_reg[1] ,
    D,
    \cache_query_request_ip_reg_reg[0]_1 ,
    ip_addr_mem_reg,
    ip_addr_mem_reg_0,
    ip_addr_mem_reg_1,
    ip_addr_mem_reg_2,
    ip_addr_mem_reg_3,
    ip_addr_mem_reg_4,
    ip_addr_mem_reg_5,
    ip_addr_mem_reg_6,
    tx_eth_payload_axis_tready,
    ip_rx_ip_payload_axis_tready,
    ip_tx_ip_payload_axis_tlast,
    tx_eth_hdr_ready,
    udp_rx_ip_payload_axis_tready,
    m_ip_payload_axis_tready_int_reg_reg,
    m_ip_payload_axis_tready_int_reg_reg_0,
    rx_eth_payload_axis_tlast,
    \m_ip_version_reg_reg[3] ,
    rx_eth_payload_axis_tvalid,
    s_eth_hdr_ready_reg_reg,
    rx_eth_payload_axis_tuser,
    \last_word_data_reg_reg[0] ,
    s_eth_hdr_ready_reg_reg_0,
    s_select_ip_reg_reg_1,
    \FSM_sequential_state_reg_reg[0] ,
    ip_tx_ip_payload_axis_tvalid,
    ip_tx_ip_payload_axis_tuser,
    \FSM_onehot_state_reg_reg[0] ,
    \temp_m_eth_payload_axis_tdata_reg_reg[7] ,
    read_arp_header_reg_reg,
    cache_query_request_valid_reg_reg,
    udp_rx_ip_hdr_ready,
    ip_tx_ip_hdr_valid,
    s_select_arp,
    send_eth_payload_reg,
    ip_addr_mem_reg_7,
    SR,
    temp_m_udp_payload_axis_tlast_reg_reg,
    \m_eth_src_mac_reg_reg[47] ,
    \ip_length_reg_reg[15] ,
    \ip_ttl_reg_reg[7] ,
    \ip_source_ip_reg_reg[31] );
  output read_eth_header_reg_reg;
  output [1:0]tx_eth_type;
  output tx_eth_payload_axis_tlast;
  output tx_eth_payload_axis_tuser;
  output s_eth_payload_axis_tready_reg_reg;
  output ip_rx_ip_hdr_valid;
  output ip_rx_eth_hdr_ready;
  output m_ip_payload_axis_tlast_reg_reg;
  output m_ip_payload_axis_tuser_reg_reg;
  output outgoing_ip_payload_axis_tready;
  output ip_tx_ip_hdr_ready;
  output s_eth_payload_axis_tready_reg_reg_0;
  output arp_rx_eth_hdr_ready;
  output drop_packet_reg;
  output s_select_none_reg_reg_0;
  output s_select_ip_reg_reg_0;
  output s_select_arp_reg_reg_0;
  output m_eth_payload_axis_tvalid_reg_reg;
  output m_ip_payload_axis_tvalid_reg_reg;
  output [0:0]\cache_query_request_ip_reg_reg[0] ;
  output arp_request_operation_reg_reg;
  output [8:0]\cache_query_request_ip_reg_reg[0]_0 ;
  output query_request_ready_reg_reg;
  output Q;
  output \word_count_reg_reg[0] ;
  output s_ip_payload_axis_tready_reg_reg;
  output s_select_ip_reg0;
  output s_select_arp_reg_reg_1;
  output \m_ip_protocol_reg_reg[3] ;
  output m_axis_tuser_int;
  output flush_save;
  output m_ip_payload_axis_tlast_reg_reg_0;
  output m_udp_payload_axis_tlast_int;
  output m_ip_payload_axis_tlast_reg_reg_1;
  output m_ip_payload_axis_tvalid_reg_reg_0;
  output m_ip_hdr_valid_reg_reg;
  output s_select_udp_reg0;
  output [47:0]\m_eth_dest_mac_reg_reg[47] ;
  output [7:0]\m_eth_payload_axis_tdata_reg_reg[7] ;
  output [31:0]\m_ip_source_ip_reg_reg[31] ;
  output [7:0]\m_ip_payload_axis_tdata_reg_reg[7] ;
  input [0:0]sync_reg;
  input read_eth_header_next;
  input temp_m_eth_payload_axis_tlast_reg_reg;
  input [0:0]ip_tx_ip_protocol;
  input s_select_none_reg_reg_1;
  input \cache_query_request_ip_reg_reg[1] ;
  input [31:0]D;
  input \cache_query_request_ip_reg_reg[0]_1 ;
  input ip_addr_mem_reg;
  input ip_addr_mem_reg_0;
  input ip_addr_mem_reg_1;
  input ip_addr_mem_reg_2;
  input ip_addr_mem_reg_3;
  input ip_addr_mem_reg_4;
  input ip_addr_mem_reg_5;
  input ip_addr_mem_reg_6;
  input tx_eth_payload_axis_tready;
  input ip_rx_ip_payload_axis_tready;
  input ip_tx_ip_payload_axis_tlast;
  input tx_eth_hdr_ready;
  input udp_rx_ip_payload_axis_tready;
  input m_ip_payload_axis_tready_int_reg_reg;
  input m_ip_payload_axis_tready_int_reg_reg_0;
  input rx_eth_payload_axis_tlast;
  input [7:0]\m_ip_version_reg_reg[3] ;
  input rx_eth_payload_axis_tvalid;
  input s_eth_hdr_ready_reg_reg;
  input rx_eth_payload_axis_tuser;
  input \last_word_data_reg_reg[0] ;
  input s_eth_hdr_ready_reg_reg_0;
  input s_select_ip_reg_reg_1;
  input \FSM_sequential_state_reg_reg[0] ;
  input ip_tx_ip_payload_axis_tvalid;
  input ip_tx_ip_payload_axis_tuser;
  input \FSM_onehot_state_reg_reg[0] ;
  input [7:0]\temp_m_eth_payload_axis_tdata_reg_reg[7] ;
  input read_arp_header_reg_reg;
  input cache_query_request_valid_reg_reg;
  input udp_rx_ip_hdr_ready;
  input ip_tx_ip_hdr_valid;
  input s_select_arp;
  input send_eth_payload_reg;
  input ip_addr_mem_reg_7;
  input [0:0]SR;
  input [1:0]temp_m_udp_payload_axis_tlast_reg_reg;
  input [47:0]\m_eth_src_mac_reg_reg[47] ;
  input [15:0]\ip_length_reg_reg[15] ;
  input [1:0]\ip_ttl_reg_reg[7] ;
  input [11:0]\ip_source_ip_reg_reg[31] ;

  wire [31:0]D;
  wire \FSM_onehot_state_reg_reg[0] ;
  wire \FSM_sequential_state_reg_reg[0] ;
  wire Q;
  wire [0:0]SR;
  wire [7:7]\arp_eth_tx_inst/data13 ;
  wire \arp_eth_tx_inst/m_eth_payload_axis_tready_int_early ;
  wire \arp_eth_tx_inst/m_eth_payload_axis_tready_int_reg ;
  wire \arp_eth_tx_inst/store_eth_payload_int_to_temp ;
  wire arp_inst_n_10;
  wire arp_inst_n_26;
  wire arp_inst_n_28;
  wire arp_inst_n_29;
  wire arp_inst_n_8;
  wire arp_request_operation_reg_reg;
  wire arp_request_ready;
  wire arp_request_valid;
  wire [47:0]arp_response_mac;
  wire arp_response_ready;
  wire arp_response_valid;
  wire arp_rx_eth_hdr_ready;
  wire [47:0]arp_tx_eth_dest_mac;
  wire arp_tx_eth_hdr_valid;
  wire [7:0]arp_tx_eth_payload_axis_tdata;
  wire arp_tx_eth_payload_axis_tlast;
  wire arp_tx_eth_payload_axis_tvalid;
  wire [0:0]\cache_query_request_ip_reg_reg[0] ;
  wire [8:0]\cache_query_request_ip_reg_reg[0]_0 ;
  wire \cache_query_request_ip_reg_reg[0]_1 ;
  wire \cache_query_request_ip_reg_reg[1] ;
  wire cache_query_request_valid_reg_reg;
  wire [7:0]current_s_tdata;
  wire current_s_tlast;
  wire drop_packet_reg;
  wire eth_arb_mux_inst_n_10;
  wire eth_arb_mux_inst_n_13;
  wire eth_arb_mux_inst_n_14;
  wire eth_arb_mux_inst_n_15;
  wire eth_arb_mux_inst_n_19;
  wire eth_arb_mux_inst_n_21;
  wire eth_arb_mux_inst_n_8;
  wire eth_arb_mux_inst_n_9;
  wire flush_save;
  wire grant_encoded;
  wire grant_valid;
  wire ip_addr_mem_reg;
  wire ip_addr_mem_reg_0;
  wire ip_addr_mem_reg_1;
  wire ip_addr_mem_reg_2;
  wire ip_addr_mem_reg_3;
  wire ip_addr_mem_reg_4;
  wire ip_addr_mem_reg_5;
  wire ip_addr_mem_reg_6;
  wire ip_addr_mem_reg_7;
  wire \ip_eth_tx_inst/m_eth_payload_axis_tready_int_reg ;
  wire ip_inst_n_2;
  wire [15:0]\ip_length_reg_reg[15] ;
  wire ip_rx_eth_hdr_ready;
  wire ip_rx_ip_hdr_valid;
  wire ip_rx_ip_payload_axis_tready;
  wire [11:0]\ip_source_ip_reg_reg[31] ;
  wire [1:0]\ip_ttl_reg_reg[7] ;
  wire ip_tx_eth_hdr_ready;
  wire ip_tx_eth_hdr_valid;
  wire ip_tx_eth_payload_axis_tlast;
  wire ip_tx_eth_payload_axis_tvalid;
  wire ip_tx_ip_hdr_ready;
  wire ip_tx_ip_hdr_valid;
  wire ip_tx_ip_payload_axis_tlast;
  wire ip_tx_ip_payload_axis_tuser;
  wire ip_tx_ip_payload_axis_tvalid;
  wire [0:0]ip_tx_ip_protocol;
  wire \last_word_data_reg_reg[0] ;
  wire m_axis_tuser_int;
  wire [47:0]m_eth_dest_mac_reg0;
  wire [47:0]\m_eth_dest_mac_reg_reg[47] ;
  wire [7:0]m_eth_payload_axis_tdata_reg;
  wire [7:0]\m_eth_payload_axis_tdata_reg_reg[7] ;
  wire m_eth_payload_axis_tready_int_reg;
  wire m_eth_payload_axis_tvalid_reg_reg;
  wire [47:0]\m_eth_src_mac_reg_reg[47] ;
  wire [11:2]m_eth_type_reg0;
  wire m_ip_hdr_valid_reg_reg;
  wire [7:0]\m_ip_payload_axis_tdata_reg_reg[7] ;
  wire m_ip_payload_axis_tlast_reg_reg;
  wire m_ip_payload_axis_tlast_reg_reg_0;
  wire m_ip_payload_axis_tlast_reg_reg_1;
  wire m_ip_payload_axis_tready_int_reg_reg;
  wire m_ip_payload_axis_tready_int_reg_reg_0;
  wire m_ip_payload_axis_tuser_reg_reg;
  wire m_ip_payload_axis_tvalid_reg_reg;
  wire m_ip_payload_axis_tvalid_reg_reg_0;
  wire \m_ip_protocol_reg_reg[3] ;
  wire [31:0]\m_ip_source_ip_reg_reg[31] ;
  wire [7:0]\m_ip_version_reg_reg[3] ;
  wire m_udp_payload_axis_tlast_int;
  wire outgoing_ip_payload_axis_tready;
  wire query_request_ready_reg_reg;
  wire read_arp_header_reg_reg;
  wire read_eth_header_next;
  wire read_eth_header_reg_reg;
  wire rx_eth_payload_axis_tlast;
  wire rx_eth_payload_axis_tuser;
  wire rx_eth_payload_axis_tvalid;
  wire s_eth_hdr_ready_reg_reg;
  wire s_eth_hdr_ready_reg_reg_0;
  wire s_eth_payload_axis_tready_reg_reg;
  wire s_eth_payload_axis_tready_reg_reg_0;
  wire s_ip_payload_axis_tready_reg_reg;
  wire s_select_arp;
  wire s_select_arp_reg_reg_0;
  wire s_select_arp_reg_reg_1;
  wire s_select_ip_reg0;
  wire s_select_ip_reg_reg_0;
  wire s_select_ip_reg_reg_1;
  wire s_select_none_reg_reg_0;
  wire s_select_none_reg_reg_1;
  wire s_select_udp_reg0;
  wire send_eth_payload_reg;
  wire [0:0]sync_reg;
  wire [7:0]\temp_m_eth_payload_axis_tdata_reg_reg[7] ;
  wire temp_m_eth_payload_axis_tlast_reg_reg;
  wire [1:0]temp_m_udp_payload_axis_tlast_reg_reg;
  wire tx_eth_hdr_ready;
  wire tx_eth_payload_axis_tlast;
  wire tx_eth_payload_axis_tready;
  wire tx_eth_payload_axis_tuser;
  wire [1:0]tx_eth_type;
  wire udp_rx_ip_hdr_ready;
  wire udp_rx_ip_payload_axis_tready;
  wire \word_count_reg_reg[0] ;

  design_1_axis_udp_ethernet_0_0_arp arp_inst
       (.D(D[7:1]),
        .E(\arp_eth_tx_inst/store_eth_payload_int_to_temp ),
        .Q(eth_arb_mux_inst_n_21),
        .SR(SR),
        .arp_request_operation_reg_reg_0(arp_request_operation_reg_reg),
        .arp_request_ready(arp_request_ready),
        .arp_request_valid(arp_request_valid),
        .arp_response_error_reg_reg_0(arp_inst_n_10),
        .\arp_response_mac_reg_reg[47]_0 (arp_response_mac),
        .arp_response_ready(arp_response_ready),
        .arp_response_valid(arp_response_valid),
        .arp_rx_eth_hdr_ready(arp_rx_eth_hdr_ready),
        .arp_tx_eth_hdr_valid(arp_tx_eth_hdr_valid),
        .arp_tx_eth_payload_axis_tlast(arp_tx_eth_payload_axis_tlast),
        .arp_tx_eth_payload_axis_tvalid(arp_tx_eth_payload_axis_tvalid),
        .\cache_query_request_ip_reg_reg[0]_0 (\cache_query_request_ip_reg_reg[0] ),
        .\cache_query_request_ip_reg_reg[0]_1 (\cache_query_request_ip_reg_reg[0]_0 ),
        .\cache_query_request_ip_reg_reg[0]_2 (\cache_query_request_ip_reg_reg[0]_1 ),
        .\cache_query_request_ip_reg_reg[1]_0 (\cache_query_request_ip_reg_reg[1] ),
        .cache_query_request_valid_reg_reg_0(cache_query_request_valid_reg_reg),
        .data13(\arp_eth_tx_inst/data13 ),
        .grant_encoded(grant_encoded),
        .ip_addr_mem_reg(ip_addr_mem_reg),
        .ip_addr_mem_reg_0(ip_addr_mem_reg_0),
        .ip_addr_mem_reg_1(ip_addr_mem_reg_1),
        .ip_addr_mem_reg_2(ip_addr_mem_reg_2),
        .ip_addr_mem_reg_3(ip_addr_mem_reg_3),
        .ip_addr_mem_reg_4(ip_addr_mem_reg_4),
        .ip_addr_mem_reg_5(ip_addr_mem_reg_5),
        .ip_addr_mem_reg_6(ip_addr_mem_reg_6),
        .ip_addr_mem_reg_7(ip_addr_mem_reg_7),
        .\m_arp_tha_reg_reg[7] (\m_ip_version_reg_reg[3] ),
        .\m_eth_dest_mac_reg_reg[47] (arp_tx_eth_dest_mac),
        .\m_eth_payload_axis_tdata_reg_reg[7] (arp_tx_eth_payload_axis_tdata),
        .\m_eth_payload_axis_tdata_reg_reg[7]_0 (temp_m_eth_payload_axis_tlast_reg_reg),
        .m_eth_payload_axis_tlast_reg_reg(eth_arb_mux_inst_n_13),
        .m_eth_payload_axis_tlast_reg_reg_0(eth_arb_mux_inst_n_14),
        .m_eth_payload_axis_tready_int_early(\arp_eth_tx_inst/m_eth_payload_axis_tready_int_early ),
        .m_eth_payload_axis_tready_int_reg(\arp_eth_tx_inst/m_eth_payload_axis_tready_int_reg ),
        .m_eth_payload_axis_tready_int_reg_reg(arp_inst_n_26),
        .\m_eth_src_mac_reg_reg[47] (\m_eth_src_mac_reg_reg[47] ),
        .m_eth_type_reg0(m_eth_type_reg0[2]),
        .\ptr_reg_reg[0] (s_select_arp_reg_reg_0),
        .query_request_ready_reg_reg(query_request_ready_reg_reg),
        .read_arp_header_reg_reg(read_arp_header_reg_reg),
        .read_eth_header_next(read_eth_header_next),
        .read_eth_header_reg_reg(read_eth_header_reg_reg),
        .rx_eth_payload_axis_tlast(rx_eth_payload_axis_tlast),
        .rx_eth_payload_axis_tuser(rx_eth_payload_axis_tuser),
        .rx_eth_payload_axis_tvalid(rx_eth_payload_axis_tvalid),
        .s_eth_payload_axis_tready_reg_reg(s_eth_payload_axis_tready_reg_reg_0),
        .s_select_arp(s_select_arp),
        .s_select_arp_reg_reg(s_select_arp_reg_reg_1),
        .s_select_arp_reg_reg_0(arp_inst_n_28),
        .s_select_ip_reg0(s_select_ip_reg0),
        .s_select_ip_reg_reg(arp_inst_n_29),
        .s_select_ip_reg_reg_0(s_select_ip_reg_reg_0),
        .s_select_ip_reg_reg_1(s_select_ip_reg_reg_1),
        .sync_reg(sync_reg),
        .temp_m_eth_payload_axis_tvalid_reg_reg(arp_inst_n_8),
        .temp_m_eth_payload_axis_tvalid_reg_reg_0(s_eth_payload_axis_tready_reg_reg),
        .temp_m_eth_payload_axis_tvalid_reg_reg_1(s_select_none_reg_reg_0),
        .temp_m_eth_payload_axis_tvalid_reg_reg_2(eth_arb_mux_inst_n_15));
  design_1_axis_udp_ethernet_0_0_eth_arb_mux eth_arb_mux_inst
       (.D(m_eth_dest_mac_reg0),
        .E(eth_arb_mux_inst_n_8),
        .Q(m_eth_payload_axis_tdata_reg),
        .arp_tx_eth_hdr_valid(arp_tx_eth_hdr_valid),
        .arp_tx_eth_payload_axis_tlast(arp_tx_eth_payload_axis_tlast),
        .arp_tx_eth_payload_axis_tvalid(arp_tx_eth_payload_axis_tvalid),
        .current_s_tlast(current_s_tlast),
        .flush_save(flush_save),
        .grant_encoded(grant_encoded),
        .\grant_encoded_reg_reg[0] (eth_arb_mux_inst_n_10),
        .\grant_encoded_reg_reg[0]_0 (eth_arb_mux_inst_n_15),
        .\grant_encoded_reg_reg[0]_1 (eth_arb_mux_inst_n_19),
        .\grant_encoded_reg_reg[0]_2 (temp_m_eth_payload_axis_tlast_reg_reg),
        .grant_valid(grant_valid),
        .ip_tx_eth_hdr_valid(ip_tx_eth_hdr_valid),
        .ip_tx_eth_payload_axis_tlast(ip_tx_eth_payload_axis_tlast),
        .ip_tx_eth_payload_axis_tvalid(ip_tx_eth_payload_axis_tvalid),
        .m_axis_tuser_int(m_axis_tuser_int),
        .\m_eth_dest_mac_reg_reg[47]_0 (\m_eth_dest_mac_reg_reg[47] ),
        .m_eth_hdr_valid_reg_reg_0(Q),
        .\m_eth_payload_axis_tdata_reg_reg[7]_0 (\m_eth_payload_axis_tdata_reg_reg[7] ),
        .\m_eth_payload_axis_tdata_reg_reg[7]_1 (arp_tx_eth_payload_axis_tdata),
        .m_eth_payload_axis_tready_int_early(\arp_eth_tx_inst/m_eth_payload_axis_tready_int_early ),
        .m_eth_payload_axis_tready_int_reg(m_eth_payload_axis_tready_int_reg),
        .m_eth_payload_axis_tready_int_reg_0(\ip_eth_tx_inst/m_eth_payload_axis_tready_int_reg ),
        .m_eth_payload_axis_tready_int_reg_1(\arp_eth_tx_inst/m_eth_payload_axis_tready_int_reg ),
        .m_eth_payload_axis_tready_int_reg_reg_0(eth_arb_mux_inst_n_9),
        .m_eth_payload_axis_tready_int_reg_reg_1(\arp_eth_tx_inst/store_eth_payload_int_to_temp ),
        .m_eth_payload_axis_tready_int_reg_reg_2(eth_arb_mux_inst_n_14),
        .m_eth_payload_axis_tready_int_reg_reg_3(arp_inst_n_8),
        .m_eth_payload_axis_tready_int_reg_reg_4(arp_inst_n_26),
        .m_eth_payload_axis_tvalid_reg_reg_0(m_eth_payload_axis_tvalid_reg_reg),
        .m_eth_payload_axis_tvalid_reg_reg_1(eth_arb_mux_inst_n_13),
        .m_eth_type_reg0({m_eth_type_reg0[11],m_eth_type_reg0[2]}),
        .\s_eth_hdr_ready_reg_reg[1]_0 ({ip_tx_eth_hdr_ready,eth_arb_mux_inst_n_21}),
        .send_eth_payload_reg(send_eth_payload_reg),
        .sync_reg(sync_reg),
        .\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 (current_s_tdata),
        .\temp_m_eth_payload_axis_tuser_reg_reg[0]_0 (ip_inst_n_2),
        .tx_eth_hdr_ready(tx_eth_hdr_ready),
        .tx_eth_payload_axis_tlast(tx_eth_payload_axis_tlast),
        .tx_eth_payload_axis_tready(tx_eth_payload_axis_tready),
        .tx_eth_payload_axis_tuser(tx_eth_payload_axis_tuser),
        .tx_eth_type(tx_eth_type));
  design_1_axis_udp_ethernet_0_0_ip ip_inst
       (.D(m_eth_dest_mac_reg0),
        .E(eth_arb_mux_inst_n_8),
        .\FSM_onehot_state_reg_reg[0] (\FSM_onehot_state_reg_reg[0] ),
        .\FSM_sequential_state_reg_reg[0]_0 (s_select_ip_reg_reg_1),
        .\FSM_sequential_state_reg_reg[0]_1 (\FSM_sequential_state_reg_reg[0] ),
        .Q(m_eth_payload_axis_tdata_reg),
        .arp_request_ready(arp_request_ready),
        .arp_request_valid(arp_request_valid),
        .arp_response_ready(arp_response_ready),
        .arp_response_valid(arp_response_valid),
        .arp_tx_eth_payload_axis_tlast(arp_tx_eth_payload_axis_tlast),
        .current_s_tlast(current_s_tlast),
        .data13(\arp_eth_tx_inst/data13 ),
        .drop_packet_reg(drop_packet_reg),
        .grant_encoded(grant_encoded),
        .grant_valid(grant_valid),
        .\hdr_sum_reg_reg[0] (s_select_ip_reg_reg_0),
        .\ip_dest_ip_reg_reg[31] (D),
        .\ip_length_reg_reg[15] (\ip_length_reg_reg[15] ),
        .ip_rx_eth_hdr_ready(ip_rx_eth_hdr_ready),
        .ip_rx_ip_hdr_valid(ip_rx_ip_hdr_valid),
        .ip_rx_ip_payload_axis_tready(ip_rx_ip_payload_axis_tready),
        .\ip_source_ip_reg_reg[31] (\ip_source_ip_reg_reg[31] ),
        .\ip_ttl_reg_reg[7] (\ip_ttl_reg_reg[7] ),
        .ip_tx_eth_hdr_valid(ip_tx_eth_hdr_valid),
        .ip_tx_eth_payload_axis_tlast(ip_tx_eth_payload_axis_tlast),
        .ip_tx_eth_payload_axis_tvalid(ip_tx_eth_payload_axis_tvalid),
        .ip_tx_ip_hdr_ready(ip_tx_ip_hdr_ready),
        .ip_tx_ip_hdr_valid(ip_tx_ip_hdr_valid),
        .ip_tx_ip_payload_axis_tlast(ip_tx_ip_payload_axis_tlast),
        .ip_tx_ip_payload_axis_tuser(ip_tx_ip_payload_axis_tuser),
        .ip_tx_ip_payload_axis_tvalid(ip_tx_ip_payload_axis_tvalid),
        .ip_tx_ip_protocol(ip_tx_ip_protocol),
        .\last_word_data_reg_reg[0] (\last_word_data_reg_reg[0] ),
        .\m_eth_dest_mac_reg_reg[47] (arp_tx_eth_dest_mac),
        .m_eth_hdr_valid_reg_reg(ip_tx_eth_hdr_ready),
        .\m_eth_payload_axis_tdata_reg_reg[6] (eth_arb_mux_inst_n_9),
        .\m_eth_payload_axis_tdata_reg_reg[7] (current_s_tdata),
        .m_eth_payload_axis_tready_int_reg(\ip_eth_tx_inst/m_eth_payload_axis_tready_int_reg ),
        .m_eth_payload_axis_tready_int_reg_0(m_eth_payload_axis_tready_int_reg),
        .m_eth_payload_axis_tuser_reg_reg(ip_inst_n_2),
        .m_eth_type_reg0(m_eth_type_reg0[11]),
        .m_ip_hdr_valid_reg_reg(m_ip_hdr_valid_reg_reg),
        .\m_ip_payload_axis_tdata_reg_reg[7] (\m_ip_payload_axis_tdata_reg_reg[7] ),
        .m_ip_payload_axis_tlast_reg_reg(m_ip_payload_axis_tlast_reg_reg),
        .m_ip_payload_axis_tlast_reg_reg_0(m_ip_payload_axis_tlast_reg_reg_0),
        .m_ip_payload_axis_tlast_reg_reg_1(m_ip_payload_axis_tlast_reg_reg_1),
        .m_ip_payload_axis_tready_int_reg_reg(m_ip_payload_axis_tready_int_reg_reg),
        .m_ip_payload_axis_tready_int_reg_reg_0(m_ip_payload_axis_tready_int_reg_reg_0),
        .m_ip_payload_axis_tuser_reg_reg(m_ip_payload_axis_tuser_reg_reg),
        .m_ip_payload_axis_tvalid_reg_reg(m_ip_payload_axis_tvalid_reg_reg),
        .m_ip_payload_axis_tvalid_reg_reg_0(m_ip_payload_axis_tvalid_reg_reg_0),
        .\m_ip_protocol_reg_reg[3] (\m_ip_protocol_reg_reg[3] ),
        .\m_ip_source_ip_reg_reg[31] (\m_ip_source_ip_reg_reg[31] ),
        .\m_ip_version_reg_reg[3] (\m_ip_version_reg_reg[3] ),
        .m_udp_payload_axis_tlast_int(m_udp_payload_axis_tlast_int),
        .\outgoing_eth_dest_mac_reg_reg[47]_0 (arp_response_mac),
        .outgoing_ip_hdr_valid_reg_reg_0(arp_inst_n_10),
        .rx_eth_payload_axis_tlast(rx_eth_payload_axis_tlast),
        .rx_eth_payload_axis_tuser(rx_eth_payload_axis_tuser),
        .rx_eth_payload_axis_tvalid(rx_eth_payload_axis_tvalid),
        .s_eth_hdr_ready_reg_reg(s_eth_hdr_ready_reg_reg),
        .s_eth_hdr_ready_reg_reg_0(s_eth_hdr_ready_reg_reg_0),
        .s_eth_payload_axis_tready_reg_reg(s_eth_payload_axis_tready_reg_reg),
        .s_ip_payload_axis_tready_reg_reg(outgoing_ip_payload_axis_tready),
        .s_ip_payload_axis_tready_reg_reg_0(s_ip_payload_axis_tready_reg_reg),
        .s_ip_payload_axis_tready_reg_reg_1(eth_arb_mux_inst_n_10),
        .s_select_udp_reg0(s_select_udp_reg0),
        .sync_reg(sync_reg),
        .\temp_m_eth_payload_axis_tdata_reg_reg[7] (eth_arb_mux_inst_n_19),
        .\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 (\temp_m_eth_payload_axis_tdata_reg_reg[7] ),
        .\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 (arp_tx_eth_payload_axis_tdata),
        .temp_m_eth_payload_axis_tlast_reg_reg(temp_m_eth_payload_axis_tlast_reg_reg),
        .temp_m_udp_payload_axis_tlast_reg_reg(temp_m_udp_payload_axis_tlast_reg_reg),
        .udp_rx_ip_hdr_ready(udp_rx_ip_hdr_ready),
        .udp_rx_ip_payload_axis_tready(udp_rx_ip_payload_axis_tready),
        .\word_count_reg_reg[0] (\word_count_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    s_select_arp_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(1'b1),
        .D(arp_inst_n_28),
        .Q(s_select_arp_reg_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_select_ip_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(1'b1),
        .D(arp_inst_n_29),
        .Q(s_select_ip_reg_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_select_none_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg),
        .CE(1'b1),
        .D(s_select_none_reg_reg_1),
        .Q(s_select_none_reg_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ip_eth_rx" *) 
module design_1_axis_udp_ethernet_0_0_ip_eth_rx
   (s_eth_payload_axis_tready_reg_reg_0,
    ip_rx_ip_hdr_valid,
    ip_rx_eth_hdr_ready,
    m_ip_payload_axis_tlast_reg_reg_0,
    m_ip_payload_axis_tuser_reg_reg_0,
    m_ip_payload_axis_tvalid_reg_reg_0,
    \word_count_reg_reg[0]_0 ,
    \m_ip_protocol_reg_reg[3]_0 ,
    m_ip_payload_axis_tlast_reg_reg_1,
    m_udp_payload_axis_tlast_int,
    m_ip_payload_axis_tlast_reg_reg_2,
    m_ip_payload_axis_tvalid_reg_reg_1,
    m_ip_hdr_valid_reg_reg_0,
    s_select_udp_reg0,
    \m_ip_source_ip_reg_reg[31]_0 ,
    \m_ip_payload_axis_tdata_reg_reg[7]_0 ,
    sync_reg,
    m_ip_payload_axis_tuser_reg_reg_1,
    ip_rx_ip_payload_axis_tready,
    udp_rx_ip_payload_axis_tready,
    m_ip_payload_axis_tready_int_reg_reg_0,
    m_ip_payload_axis_tready_int_reg_reg_1,
    rx_eth_payload_axis_tlast,
    \m_ip_version_reg_reg[3]_0 ,
    \hdr_sum_reg_reg[0]_0 ,
    rx_eth_payload_axis_tvalid,
    s_eth_hdr_ready_reg_reg_0,
    rx_eth_payload_axis_tuser,
    \last_word_data_reg_reg[0]_0 ,
    s_eth_hdr_ready_reg_reg_1,
    \FSM_sequential_state_reg_reg[0]_0 ,
    \FSM_sequential_state_reg_reg[0]_1 ,
    udp_rx_ip_hdr_ready,
    temp_m_udp_payload_axis_tlast_reg_reg);
  output s_eth_payload_axis_tready_reg_reg_0;
  output ip_rx_ip_hdr_valid;
  output ip_rx_eth_hdr_ready;
  output m_ip_payload_axis_tlast_reg_reg_0;
  output m_ip_payload_axis_tuser_reg_reg_0;
  output m_ip_payload_axis_tvalid_reg_reg_0;
  output \word_count_reg_reg[0]_0 ;
  output \m_ip_protocol_reg_reg[3]_0 ;
  output m_ip_payload_axis_tlast_reg_reg_1;
  output m_udp_payload_axis_tlast_int;
  output m_ip_payload_axis_tlast_reg_reg_2;
  output m_ip_payload_axis_tvalid_reg_reg_1;
  output m_ip_hdr_valid_reg_reg_0;
  output s_select_udp_reg0;
  output [31:0]\m_ip_source_ip_reg_reg[31]_0 ;
  output [7:0]\m_ip_payload_axis_tdata_reg_reg[7]_0 ;
  input [0:0]sync_reg;
  input m_ip_payload_axis_tuser_reg_reg_1;
  input ip_rx_ip_payload_axis_tready;
  input udp_rx_ip_payload_axis_tready;
  input m_ip_payload_axis_tready_int_reg_reg_0;
  input m_ip_payload_axis_tready_int_reg_reg_1;
  input rx_eth_payload_axis_tlast;
  input [7:0]\m_ip_version_reg_reg[3]_0 ;
  input \hdr_sum_reg_reg[0]_0 ;
  input rx_eth_payload_axis_tvalid;
  input s_eth_hdr_ready_reg_reg_0;
  input rx_eth_payload_axis_tuser;
  input \last_word_data_reg_reg[0]_0 ;
  input s_eth_hdr_ready_reg_reg_1;
  input \FSM_sequential_state_reg_reg[0]_0 ;
  input \FSM_sequential_state_reg_reg[0]_1 ;
  input udp_rx_ip_hdr_ready;
  input [1:0]temp_m_udp_payload_axis_tlast_reg_reg;

  wire \FSM_sequential_state_reg[0]_i_10_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_11_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_12_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_13_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_1_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_2_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_3_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_4_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_5_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_6_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_8_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_9_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_1_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_2_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_3_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_4__0_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_1_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_3_n_0 ;
  wire \FSM_sequential_state_reg_reg[0]_0 ;
  wire \FSM_sequential_state_reg_reg[0]_1 ;
  wire [3:2]hdr_ptr_next;
  wire \hdr_ptr_reg[0]_i_1_n_0 ;
  wire \hdr_ptr_reg[0]_i_2_n_0 ;
  wire \hdr_ptr_reg[1]_i_1__0_n_0 ;
  wire \hdr_ptr_reg[4]_i_1__0_n_0 ;
  wire \hdr_ptr_reg[5]_i_1_n_0 ;
  wire \hdr_ptr_reg[5]_i_2__0_n_0 ;
  wire \hdr_ptr_reg[5]_i_3_n_0 ;
  wire \hdr_ptr_reg_reg_n_0_[0] ;
  wire \hdr_ptr_reg_reg_n_0_[1] ;
  wire \hdr_ptr_reg_reg_n_0_[2] ;
  wire \hdr_ptr_reg_reg_n_0_[3] ;
  wire \hdr_ptr_reg_reg_n_0_[4] ;
  wire \hdr_ptr_reg_reg_n_0_[5] ;
  wire [15:0]hdr_sum_reg;
  wire \hdr_sum_reg[11]_i_10_n_0 ;
  wire \hdr_sum_reg[11]_i_2_n_0 ;
  wire \hdr_sum_reg[11]_i_3_n_0 ;
  wire \hdr_sum_reg[11]_i_4_n_0 ;
  wire \hdr_sum_reg[11]_i_5_n_0 ;
  wire \hdr_sum_reg[11]_i_8_n_0 ;
  wire \hdr_sum_reg[11]_i_9_n_0 ;
  wire \hdr_sum_reg[15]_i_10_n_0 ;
  wire \hdr_sum_reg[15]_i_11_n_0 ;
  wire \hdr_sum_reg[15]_i_12_n_0 ;
  wire \hdr_sum_reg[15]_i_13_n_0 ;
  wire \hdr_sum_reg[15]_i_2_n_0 ;
  wire \hdr_sum_reg[15]_i_3_n_0 ;
  wire \hdr_sum_reg[15]_i_4_n_0 ;
  wire \hdr_sum_reg[15]_i_5_n_0 ;
  wire \hdr_sum_reg[15]_i_9_n_0 ;
  wire \hdr_sum_reg[3]_i_10_n_0 ;
  wire \hdr_sum_reg[3]_i_11_n_0 ;
  wire \hdr_sum_reg[3]_i_12_n_0 ;
  wire \hdr_sum_reg[3]_i_3__0_n_0 ;
  wire \hdr_sum_reg[3]_i_4_n_0 ;
  wire \hdr_sum_reg[3]_i_5_n_0 ;
  wire \hdr_sum_reg[3]_i_6__0_n_0 ;
  wire \hdr_sum_reg[3]_i_9_n_0 ;
  wire \hdr_sum_reg[7]_i_10_n_0 ;
  wire \hdr_sum_reg[7]_i_2_n_0 ;
  wire \hdr_sum_reg[7]_i_3_n_0 ;
  wire \hdr_sum_reg[7]_i_4_n_0 ;
  wire \hdr_sum_reg[7]_i_5_n_0 ;
  wire \hdr_sum_reg[7]_i_7_n_0 ;
  wire \hdr_sum_reg[7]_i_8_n_0 ;
  wire \hdr_sum_reg[7]_i_9_n_0 ;
  wire \hdr_sum_reg_reg[0]_0 ;
  wire \hdr_sum_reg_reg[11]_i_1__0_n_0 ;
  wire \hdr_sum_reg_reg[11]_i_1__0_n_1 ;
  wire \hdr_sum_reg_reg[11]_i_1__0_n_2 ;
  wire \hdr_sum_reg_reg[11]_i_1__0_n_3 ;
  wire \hdr_sum_reg_reg[11]_i_6__0_n_0 ;
  wire \hdr_sum_reg_reg[11]_i_6__0_n_1 ;
  wire \hdr_sum_reg_reg[11]_i_6__0_n_2 ;
  wire \hdr_sum_reg_reg[11]_i_6__0_n_3 ;
  wire \hdr_sum_reg_reg[11]_i_6__0_n_4 ;
  wire \hdr_sum_reg_reg[11]_i_6__0_n_5 ;
  wire \hdr_sum_reg_reg[11]_i_6__0_n_6 ;
  wire \hdr_sum_reg_reg[11]_i_6__0_n_7 ;
  wire \hdr_sum_reg_reg[11]_i_7__0_n_0 ;
  wire \hdr_sum_reg_reg[11]_i_7__0_n_1 ;
  wire \hdr_sum_reg_reg[11]_i_7__0_n_2 ;
  wire \hdr_sum_reg_reg[11]_i_7__0_n_3 ;
  wire \hdr_sum_reg_reg[11]_i_7__0_n_4 ;
  wire \hdr_sum_reg_reg[11]_i_7__0_n_5 ;
  wire \hdr_sum_reg_reg[11]_i_7__0_n_6 ;
  wire \hdr_sum_reg_reg[11]_i_7__0_n_7 ;
  wire \hdr_sum_reg_reg[15]_i_1_n_1 ;
  wire \hdr_sum_reg_reg[15]_i_1_n_2 ;
  wire \hdr_sum_reg_reg[15]_i_1_n_3 ;
  wire \hdr_sum_reg_reg[15]_i_6_n_0 ;
  wire \hdr_sum_reg_reg[15]_i_6_n_1 ;
  wire \hdr_sum_reg_reg[15]_i_6_n_2 ;
  wire \hdr_sum_reg_reg[15]_i_6_n_3 ;
  wire \hdr_sum_reg_reg[15]_i_6_n_4 ;
  wire \hdr_sum_reg_reg[15]_i_6_n_5 ;
  wire \hdr_sum_reg_reg[15]_i_6_n_6 ;
  wire \hdr_sum_reg_reg[15]_i_6_n_7 ;
  wire \hdr_sum_reg_reg[15]_i_7__0_n_2 ;
  wire \hdr_sum_reg_reg[15]_i_7__0_n_7 ;
  wire \hdr_sum_reg_reg[15]_i_8__0_n_0 ;
  wire \hdr_sum_reg_reg[15]_i_8__0_n_1 ;
  wire \hdr_sum_reg_reg[15]_i_8__0_n_2 ;
  wire \hdr_sum_reg_reg[15]_i_8__0_n_3 ;
  wire \hdr_sum_reg_reg[15]_i_8__0_n_4 ;
  wire \hdr_sum_reg_reg[15]_i_8__0_n_5 ;
  wire \hdr_sum_reg_reg[15]_i_8__0_n_6 ;
  wire \hdr_sum_reg_reg[15]_i_8__0_n_7 ;
  wire \hdr_sum_reg_reg[3]_i_1_n_0 ;
  wire \hdr_sum_reg_reg[3]_i_1_n_1 ;
  wire \hdr_sum_reg_reg[3]_i_1_n_2 ;
  wire \hdr_sum_reg_reg[3]_i_1_n_3 ;
  wire \hdr_sum_reg_reg[3]_i_7_n_3 ;
  wire \hdr_sum_reg_reg[3]_i_8_n_0 ;
  wire \hdr_sum_reg_reg[3]_i_8_n_1 ;
  wire \hdr_sum_reg_reg[3]_i_8_n_2 ;
  wire \hdr_sum_reg_reg[3]_i_8_n_3 ;
  wire \hdr_sum_reg_reg[3]_i_8_n_4 ;
  wire \hdr_sum_reg_reg[3]_i_8_n_5 ;
  wire \hdr_sum_reg_reg[3]_i_8_n_6 ;
  wire \hdr_sum_reg_reg[3]_i_8_n_7 ;
  wire \hdr_sum_reg_reg[7]_i_1_n_0 ;
  wire \hdr_sum_reg_reg[7]_i_1_n_1 ;
  wire \hdr_sum_reg_reg[7]_i_1_n_2 ;
  wire \hdr_sum_reg_reg[7]_i_1_n_3 ;
  wire \hdr_sum_reg_reg[7]_i_6_n_0 ;
  wire \hdr_sum_reg_reg[7]_i_6_n_1 ;
  wire \hdr_sum_reg_reg[7]_i_6_n_2 ;
  wire \hdr_sum_reg_reg[7]_i_6_n_3 ;
  wire \hdr_sum_reg_reg[7]_i_6_n_4 ;
  wire \hdr_sum_reg_reg[7]_i_6_n_5 ;
  wire \hdr_sum_reg_reg[7]_i_6_n_6 ;
  wire \hdr_sum_reg_reg[7]_i_6_n_7 ;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_2__1_n_0;
  wire [15:1]in29;
  wire [15:1]in30;
  wire [15:0]in31;
  wire ip_rx_eth_hdr_ready;
  wire ip_rx_ip_hdr_valid;
  wire ip_rx_ip_payload_axis_tready;
  wire [7:0]last_word_data_reg;
  wire \last_word_data_reg_reg[0]_0 ;
  wire m_ip_hdr_valid_next;
  wire m_ip_hdr_valid_reg_i_2_n_0;
  wire m_ip_hdr_valid_reg_i_3_n_0;
  wire m_ip_hdr_valid_reg_reg_0;
  wire \m_ip_ihl_reg[3]_i_2_n_0 ;
  wire \m_ip_ihl_reg_reg_n_0_[0] ;
  wire \m_ip_ihl_reg_reg_n_0_[1] ;
  wire \m_ip_ihl_reg_reg_n_0_[2] ;
  wire \m_ip_ihl_reg_reg_n_0_[3] ;
  wire \m_ip_length_reg[7]_i_2_n_0 ;
  wire \m_ip_length_reg_reg_n_0_[0] ;
  wire \m_ip_length_reg_reg_n_0_[10] ;
  wire \m_ip_length_reg_reg_n_0_[11] ;
  wire \m_ip_length_reg_reg_n_0_[12] ;
  wire \m_ip_length_reg_reg_n_0_[13] ;
  wire \m_ip_length_reg_reg_n_0_[14] ;
  wire \m_ip_length_reg_reg_n_0_[15] ;
  wire \m_ip_length_reg_reg_n_0_[1] ;
  wire \m_ip_length_reg_reg_n_0_[2] ;
  wire \m_ip_length_reg_reg_n_0_[3] ;
  wire \m_ip_length_reg_reg_n_0_[4] ;
  wire \m_ip_length_reg_reg_n_0_[5] ;
  wire \m_ip_length_reg_reg_n_0_[6] ;
  wire \m_ip_length_reg_reg_n_0_[7] ;
  wire \m_ip_length_reg_reg_n_0_[8] ;
  wire \m_ip_length_reg_reg_n_0_[9] ;
  wire [7:0]m_ip_payload_axis_tdata_int;
  wire \m_ip_payload_axis_tdata_reg[0]_i_1__0_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[1]_i_1__0_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[2]_i_1__0_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[3]_i_1__0_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[4]_i_1__0_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[5]_i_1__0_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[6]_i_1__0_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[7]_i_2__0_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[7]_i_3_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[7]_i_4_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[7]_i_5_n_0 ;
  wire [7:0]\m_ip_payload_axis_tdata_reg_reg[7]_0 ;
  wire m_ip_payload_axis_tlast_int;
  wire m_ip_payload_axis_tlast_reg_i_1__0_n_0;
  wire m_ip_payload_axis_tlast_reg_reg_0;
  wire m_ip_payload_axis_tlast_reg_reg_1;
  wire m_ip_payload_axis_tlast_reg_reg_2;
  wire m_ip_payload_axis_tready_int_early;
  wire m_ip_payload_axis_tready_int_reg;
  wire m_ip_payload_axis_tready_int_reg_i_3_n_0;
  wire m_ip_payload_axis_tready_int_reg_i_4_n_0;
  wire m_ip_payload_axis_tready_int_reg_reg_0;
  wire m_ip_payload_axis_tready_int_reg_reg_1;
  wire m_ip_payload_axis_tuser_int;
  wire m_ip_payload_axis_tuser_reg;
  wire m_ip_payload_axis_tuser_reg_i_1_n_0;
  wire m_ip_payload_axis_tuser_reg_reg_0;
  wire m_ip_payload_axis_tuser_reg_reg_1;
  wire m_ip_payload_axis_tvalid_int;
  wire m_ip_payload_axis_tvalid_reg_i_1__0_n_0;
  wire m_ip_payload_axis_tvalid_reg_reg_0;
  wire m_ip_payload_axis_tvalid_reg_reg_1;
  wire \m_ip_protocol_reg_reg[3]_0 ;
  wire \m_ip_protocol_reg_reg_n_0_[0] ;
  wire \m_ip_protocol_reg_reg_n_0_[1] ;
  wire \m_ip_protocol_reg_reg_n_0_[2] ;
  wire \m_ip_protocol_reg_reg_n_0_[3] ;
  wire \m_ip_protocol_reg_reg_n_0_[4] ;
  wire \m_ip_protocol_reg_reg_n_0_[5] ;
  wire \m_ip_protocol_reg_reg_n_0_[6] ;
  wire \m_ip_protocol_reg_reg_n_0_[7] ;
  wire \m_ip_source_ip_reg[23]_i_2_n_0 ;
  wire \m_ip_source_ip_reg[31]_i_3_n_0 ;
  wire \m_ip_source_ip_reg[7]_i_2_n_0 ;
  wire [31:0]\m_ip_source_ip_reg_reg[31]_0 ;
  wire [7:0]\m_ip_version_reg_reg[3]_0 ;
  wire \m_ip_version_reg_reg_n_0_[0] ;
  wire \m_ip_version_reg_reg_n_0_[1] ;
  wire \m_ip_version_reg_reg_n_0_[2] ;
  wire \m_ip_version_reg_reg_n_0_[3] ;
  wire m_udp_payload_axis_tlast_int;
  wire p_1_in;
  wire rx_eth_payload_axis_tlast;
  wire rx_eth_payload_axis_tuser;
  wire rx_eth_payload_axis_tvalid;
  wire s_eth_hdr_ready_next;
  wire s_eth_hdr_ready_reg_reg_0;
  wire s_eth_hdr_ready_reg_reg_1;
  wire s_eth_payload_axis_tready_next;
  wire s_eth_payload_axis_tready_reg_i_2_n_0;
  wire s_eth_payload_axis_tready_reg_i_3_n_0;
  wire s_eth_payload_axis_tready_reg_i_4_n_0;
  wire s_eth_payload_axis_tready_reg_i_5_n_0;
  wire s_eth_payload_axis_tready_reg_i_6_n_0;
  wire s_eth_payload_axis_tready_reg_reg_0;
  wire s_select_udp_reg0;
  wire [15:0]sel0__1;
  wire [2:0]state_reg;
  wire store_ip_length_0;
  wire store_ip_length_1;
  wire store_ip_protocol;
  wire store_ip_source_ip_0;
  wire store_ip_source_ip_1;
  wire store_ip_source_ip_2;
  wire store_ip_source_ip_3;
  wire store_ip_version_ihl;
  wire store_last_word;
  wire [0:0]sync_reg;
  wire [7:0]temp_m_ip_payload_axis_tdata_reg;
  wire \temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ;
  wire temp_m_ip_payload_axis_tlast_reg;
  wire temp_m_ip_payload_axis_tuser_reg;
  wire temp_m_ip_payload_axis_tuser_reg_i_2_n_0;
  wire temp_m_ip_payload_axis_tuser_reg_i_3_n_0;
  wire temp_m_ip_payload_axis_tuser_reg_i_4_n_0;
  wire temp_m_ip_payload_axis_tuser_reg_i_5_n_0;
  wire temp_m_ip_payload_axis_tvalid_reg;
  wire temp_m_ip_payload_axis_tvalid_reg_i_1__0_n_0;
  wire [1:0]temp_m_udp_payload_axis_tlast_reg_reg;
  wire udp_rx_ip_hdr_ready;
  wire udp_rx_ip_payload_axis_tready;
  wire word_count_next0_carry__0_i_1_n_0;
  wire word_count_next0_carry__0_i_2_n_0;
  wire word_count_next0_carry__0_i_3_n_0;
  wire word_count_next0_carry__0_i_4_n_0;
  wire word_count_next0_carry__0_n_0;
  wire word_count_next0_carry__0_n_1;
  wire word_count_next0_carry__0_n_2;
  wire word_count_next0_carry__0_n_3;
  wire word_count_next0_carry__1_i_1_n_0;
  wire word_count_next0_carry__1_i_2_n_0;
  wire word_count_next0_carry__1_i_3_n_0;
  wire word_count_next0_carry__1_i_4_n_0;
  wire word_count_next0_carry__1_n_0;
  wire word_count_next0_carry__1_n_1;
  wire word_count_next0_carry__1_n_2;
  wire word_count_next0_carry__1_n_3;
  wire word_count_next0_carry__2_i_1_n_0;
  wire word_count_next0_carry__2_i_2_n_0;
  wire word_count_next0_carry__2_i_3_n_0;
  wire word_count_next0_carry__2_n_2;
  wire word_count_next0_carry__2_n_3;
  wire word_count_next0_carry_i_1_n_0;
  wire word_count_next0_carry_i_2_n_0;
  wire word_count_next0_carry_i_3_n_0;
  wire word_count_next0_carry_i_4_n_0;
  wire word_count_next0_carry_n_0;
  wire word_count_next0_carry_n_1;
  wire word_count_next0_carry_n_2;
  wire word_count_next0_carry_n_3;
  wire \word_count_next0_inferred__0/i__carry__0_n_0 ;
  wire \word_count_next0_inferred__0/i__carry__0_n_1 ;
  wire \word_count_next0_inferred__0/i__carry__0_n_2 ;
  wire \word_count_next0_inferred__0/i__carry__0_n_3 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_0 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_1 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_2 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_3 ;
  wire \word_count_next0_inferred__0/i__carry__2_n_2 ;
  wire \word_count_next0_inferred__0/i__carry__2_n_3 ;
  wire \word_count_next0_inferred__0/i__carry_n_0 ;
  wire \word_count_next0_inferred__0/i__carry_n_1 ;
  wire \word_count_next0_inferred__0/i__carry_n_2 ;
  wire \word_count_next0_inferred__0/i__carry_n_3 ;
  wire \word_count_reg[0]_i_1_n_0 ;
  wire \word_count_reg[10]_i_1_n_0 ;
  wire \word_count_reg[11]_i_1_n_0 ;
  wire \word_count_reg[12]_i_1_n_0 ;
  wire \word_count_reg[13]_i_1_n_0 ;
  wire \word_count_reg[14]_i_1_n_0 ;
  wire \word_count_reg[15]_i_1_n_0 ;
  wire \word_count_reg[15]_i_2_n_0 ;
  wire \word_count_reg[1]_i_1_n_0 ;
  wire \word_count_reg[2]_i_1_n_0 ;
  wire \word_count_reg[3]_i_1_n_0 ;
  wire \word_count_reg[4]_i_1_n_0 ;
  wire \word_count_reg[5]_i_1_n_0 ;
  wire \word_count_reg[6]_i_1_n_0 ;
  wire \word_count_reg[7]_i_1_n_0 ;
  wire \word_count_reg[8]_i_1_n_0 ;
  wire \word_count_reg[9]_i_1_n_0 ;
  wire \word_count_reg_reg[0]_0 ;
  wire [3:3]\NLW_hdr_sum_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_hdr_sum_reg_reg[15]_i_7__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_hdr_sum_reg_reg[15]_i_7__0_O_UNCONNECTED ;
  wire [3:1]\NLW_hdr_sum_reg_reg[3]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_hdr_sum_reg_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:2]NLW_word_count_next0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_word_count_next0_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hBBBBBABBBABABABA)) 
    \FSM_sequential_state_reg[0]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[0]_i_3_n_0 ),
        .I2(\FSM_sequential_state_reg[0]_i_4_n_0 ),
        .I3(\FSM_sequential_state_reg[0]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[0]_i_6_n_0 ),
        .I5(\word_count_reg_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_state_reg[0]_i_10 
       (.I0(in31[1]),
        .I1(in31[0]),
        .I2(in31[14]),
        .I3(\m_ip_ihl_reg_reg_n_0_[0] ),
        .O(\FSM_sequential_state_reg[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_state_reg[0]_i_11 
       (.I0(in31[15]),
        .I1(\m_ip_ihl_reg_reg_n_0_[2] ),
        .I2(in31[13]),
        .I3(in31[11]),
        .O(\FSM_sequential_state_reg[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \FSM_sequential_state_reg[0]_i_12 
       (.I0(in31[3]),
        .I1(\m_ip_version_reg_reg_n_0_[0] ),
        .I2(in31[10]),
        .I3(\m_ip_ihl_reg_reg_n_0_[1] ),
        .O(\FSM_sequential_state_reg[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_state_reg[0]_i_13 
       (.I0(in31[12]),
        .I1(in31[6]),
        .I2(in31[4]),
        .I3(in31[2]),
        .O(\FSM_sequential_state_reg[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \FSM_sequential_state_reg[0]_i_2 
       (.I0(\FSM_sequential_state_reg_reg[0]_0 ),
        .I1(ip_rx_eth_hdr_ready),
        .I2(\FSM_sequential_state_reg_reg[0]_1 ),
        .I3(state_reg[1]),
        .I4(state_reg[0]),
        .I5(state_reg[2]),
        .O(\FSM_sequential_state_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8000FFFF)) 
    \FSM_sequential_state_reg[0]_i_3 
       (.I0(rx_eth_payload_axis_tlast),
        .I1(s_eth_payload_axis_tready_reg_reg_0),
        .I2(\hdr_sum_reg_reg[0]_0 ),
        .I3(rx_eth_payload_axis_tvalid),
        .I4(state_reg[0]),
        .I5(state_reg[2]),
        .O(\FSM_sequential_state_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_state_reg[0]_i_3__0 
       (.I0(ip_rx_ip_hdr_valid),
        .I1(\m_ip_protocol_reg_reg[3]_0 ),
        .I2(udp_rx_ip_hdr_ready),
        .O(m_ip_hdr_valid_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \FSM_sequential_state_reg[0]_i_4 
       (.I0(state_reg[0]),
        .I1(rx_eth_payload_axis_tvalid),
        .I2(\hdr_sum_reg_reg[0]_0 ),
        .I3(s_eth_payload_axis_tready_reg_reg_0),
        .O(\FSM_sequential_state_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state_reg[0]_i_5 
       (.I0(\FSM_sequential_state_reg[0]_i_8_n_0 ),
        .I1(\FSM_sequential_state_reg[0]_i_9_n_0 ),
        .I2(\FSM_sequential_state_reg[0]_i_10_n_0 ),
        .I3(\FSM_sequential_state_reg[0]_i_11_n_0 ),
        .I4(\FSM_sequential_state_reg[0]_i_12_n_0 ),
        .I5(\FSM_sequential_state_reg[0]_i_13_n_0 ),
        .O(\FSM_sequential_state_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \FSM_sequential_state_reg[0]_i_6 
       (.I0(state_reg[1]),
        .I1(\hdr_ptr_reg[5]_i_3_n_0 ),
        .I2(\hdr_ptr_reg_reg_n_0_[4] ),
        .I3(\hdr_ptr_reg_reg_n_0_[3] ),
        .I4(\hdr_ptr_reg_reg_n_0_[5] ),
        .I5(\hdr_ptr_reg_reg_n_0_[2] ),
        .O(\FSM_sequential_state_reg[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state_reg[0]_i_7 
       (.I0(sel0__1[0]),
        .I1(temp_m_ip_payload_axis_tuser_reg_i_2_n_0),
        .I2(state_reg[1]),
        .O(\word_count_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \FSM_sequential_state_reg[0]_i_8 
       (.I0(in31[5]),
        .I1(\m_ip_version_reg_reg_n_0_[2] ),
        .I2(in31[8]),
        .I3(\m_ip_version_reg_reg_n_0_[3] ),
        .O(\FSM_sequential_state_reg[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \FSM_sequential_state_reg[0]_i_9 
       (.I0(\m_ip_version_reg_reg_n_0_[1] ),
        .I1(\m_ip_ihl_reg_reg_n_0_[3] ),
        .I2(in31[9]),
        .I3(in31[7]),
        .O(\FSM_sequential_state_reg[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FF02FF00)) 
    \FSM_sequential_state_reg[1]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_i_2_n_0 ),
        .I1(rx_eth_payload_axis_tlast),
        .I2(state_reg[2]),
        .I3(\FSM_sequential_state_reg[1]_i_3_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_i_4__0_n_0 ),
        .I5(\last_word_data_reg_reg[0]_0 ),
        .O(\FSM_sequential_state_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \FSM_sequential_state_reg[1]_i_2 
       (.I0(\hdr_ptr_reg_reg_n_0_[2] ),
        .I1(\hdr_ptr_reg_reg_n_0_[5] ),
        .I2(\hdr_ptr_reg_reg_n_0_[3] ),
        .I3(\hdr_ptr_reg_reg_n_0_[4] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(\hdr_ptr_reg_reg_n_0_[1] ),
        .O(\FSM_sequential_state_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0222222222222222)) 
    \FSM_sequential_state_reg[1]_i_3 
       (.I0(state_reg[1]),
        .I1(state_reg[2]),
        .I2(rx_eth_payload_axis_tlast),
        .I3(s_eth_payload_axis_tready_reg_reg_0),
        .I4(\hdr_sum_reg_reg[0]_0 ),
        .I5(rx_eth_payload_axis_tvalid),
        .O(\FSM_sequential_state_reg[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_state_reg[1]_i_3__0 
       (.I0(m_ip_payload_axis_tvalid_reg_reg_0),
        .I1(m_ip_payload_axis_tready_int_reg_reg_0),
        .I2(udp_rx_ip_payload_axis_tready),
        .O(m_ip_payload_axis_tvalid_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_state_reg[1]_i_4__0 
       (.I0(rx_eth_payload_axis_tvalid),
        .I1(\hdr_sum_reg_reg[0]_0 ),
        .I2(s_eth_payload_axis_tready_reg_reg_0),
        .I3(state_reg[0]),
        .O(\FSM_sequential_state_reg[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0088000000883F00)) 
    \FSM_sequential_state_reg[2]_i_1 
       (.I0(\last_word_data_reg_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_3_n_0 ),
        .I2(rx_eth_payload_axis_tlast),
        .I3(state_reg[2]),
        .I4(state_reg[0]),
        .I5(state_reg[1]),
        .O(\FSM_sequential_state_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_state_reg[2]_i_3 
       (.I0(s_eth_payload_axis_tready_reg_reg_0),
        .I1(\hdr_sum_reg_reg[0]_0 ),
        .I2(rx_eth_payload_axis_tvalid),
        .O(\FSM_sequential_state_reg[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "STATE_READ_HEADER:001,STATE_READ_PAYLOAD:011,STATE_READ_PAYLOAD_LAST:100,STATE_WAIT_LAST:010,STATE_IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg_reg[0] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_i_1_n_0 ),
        .Q(state_reg[0]),
        .R(sync_reg));
  (* FSM_ENCODED_STATES = "STATE_READ_HEADER:001,STATE_READ_PAYLOAD:011,STATE_READ_PAYLOAD_LAST:100,STATE_WAIT_LAST:010,STATE_IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg_reg[1] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[1]_i_1_n_0 ),
        .Q(state_reg[1]),
        .R(sync_reg));
  (* FSM_ENCODED_STATES = "STATE_READ_HEADER:001,STATE_READ_PAYLOAD:011,STATE_READ_PAYLOAD_LAST:100,STATE_WAIT_LAST:010,STATE_IDLE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg_reg[2] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[2]_i_1_n_0 ),
        .Q(state_reg[2]),
        .R(sync_reg));
  LUT3 #(
    .INIT(8'h01)) 
    \hdr_ptr_reg[0]_i_1 
       (.I0(state_reg[0]),
        .I1(state_reg[1]),
        .I2(state_reg[2]),
        .O(\hdr_ptr_reg[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hdr_ptr_reg[0]_i_2 
       (.I0(\hdr_ptr_reg_reg_n_0_[0] ),
        .O(\hdr_ptr_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \hdr_ptr_reg[1]_i_1__0 
       (.I0(\hdr_ptr_reg_reg_n_0_[0] ),
        .I1(\hdr_ptr_reg_reg_n_0_[1] ),
        .I2(state_reg[0]),
        .O(\hdr_ptr_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \hdr_ptr_reg[2]_i_1 
       (.I0(state_reg[0]),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\hdr_ptr_reg_reg_n_0_[2] ),
        .O(hdr_ptr_next[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h7F800000)) 
    \hdr_ptr_reg[3]_i_1 
       (.I0(\hdr_ptr_reg_reg_n_0_[1] ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_ptr_reg_reg_n_0_[2] ),
        .I3(\hdr_ptr_reg_reg_n_0_[3] ),
        .I4(state_reg[0]),
        .O(hdr_ptr_next[3]));
  LUT5 #(
    .INIT(32'h88882888)) 
    \hdr_ptr_reg[4]_i_1__0 
       (.I0(state_reg[0]),
        .I1(\hdr_ptr_reg_reg_n_0_[4] ),
        .I2(\hdr_ptr_reg_reg_n_0_[3] ),
        .I3(\hdr_ptr_reg_reg_n_0_[2] ),
        .I4(\hdr_ptr_reg[5]_i_3_n_0 ),
        .O(\hdr_ptr_reg[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1000000011111111)) 
    \hdr_ptr_reg[5]_i_1 
       (.I0(state_reg[2]),
        .I1(state_reg[1]),
        .I2(s_eth_payload_axis_tready_reg_reg_0),
        .I3(\hdr_sum_reg_reg[0]_0 ),
        .I4(rx_eth_payload_axis_tvalid),
        .I5(state_reg[0]),
        .O(\hdr_ptr_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0007080F000F000)) 
    \hdr_ptr_reg[5]_i_2__0 
       (.I0(\hdr_ptr_reg_reg_n_0_[3] ),
        .I1(\hdr_ptr_reg_reg_n_0_[2] ),
        .I2(state_reg[0]),
        .I3(\hdr_ptr_reg_reg_n_0_[5] ),
        .I4(\hdr_ptr_reg[5]_i_3_n_0 ),
        .I5(\hdr_ptr_reg_reg_n_0_[4] ),
        .O(\hdr_ptr_reg[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \hdr_ptr_reg[5]_i_3 
       (.I0(\hdr_ptr_reg_reg_n_0_[0] ),
        .I1(\hdr_ptr_reg_reg_n_0_[1] ),
        .O(\hdr_ptr_reg[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[0] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(\hdr_ptr_reg[0]_i_2_n_0 ),
        .Q(\hdr_ptr_reg_reg_n_0_[0] ),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[1] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(\hdr_ptr_reg[1]_i_1__0_n_0 ),
        .Q(\hdr_ptr_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[2] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(hdr_ptr_next[2]),
        .Q(\hdr_ptr_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[3] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(hdr_ptr_next[3]),
        .Q(\hdr_ptr_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[4] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(\hdr_ptr_reg[4]_i_1__0_n_0 ),
        .Q(\hdr_ptr_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[5] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(\hdr_ptr_reg[5]_i_2__0_n_0 ),
        .Q(\hdr_ptr_reg_reg_n_0_[5] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_10 
       (.I0(hdr_sum_reg[8]),
        .I1(\m_ip_version_reg_reg[3]_0 [0]),
        .O(\hdr_sum_reg[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[11]_i_2 
       (.I0(\hdr_sum_reg_reg[11]_i_6__0_n_4 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_sum_reg_reg[15]_i_8__0_n_7 ),
        .O(\hdr_sum_reg[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[11]_i_3 
       (.I0(\hdr_sum_reg_reg[11]_i_6__0_n_5 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_sum_reg_reg[11]_i_7__0_n_4 ),
        .O(\hdr_sum_reg[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[11]_i_4 
       (.I0(\hdr_sum_reg_reg[11]_i_6__0_n_6 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_sum_reg_reg[11]_i_7__0_n_5 ),
        .O(\hdr_sum_reg[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[11]_i_5 
       (.I0(\hdr_sum_reg_reg[11]_i_6__0_n_7 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_sum_reg_reg[11]_i_7__0_n_6 ),
        .O(\hdr_sum_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_8 
       (.I0(hdr_sum_reg[10]),
        .I1(\m_ip_version_reg_reg[3]_0 [2]),
        .O(\hdr_sum_reg[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_9 
       (.I0(hdr_sum_reg[9]),
        .I1(\m_ip_version_reg_reg[3]_0 [1]),
        .O(\hdr_sum_reg[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_10 
       (.I0(hdr_sum_reg[14]),
        .I1(\m_ip_version_reg_reg[3]_0 [6]),
        .O(\hdr_sum_reg[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_11 
       (.I0(hdr_sum_reg[13]),
        .I1(\m_ip_version_reg_reg[3]_0 [5]),
        .O(\hdr_sum_reg[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_12 
       (.I0(hdr_sum_reg[12]),
        .I1(\m_ip_version_reg_reg[3]_0 [4]),
        .O(\hdr_sum_reg[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_13 
       (.I0(hdr_sum_reg[11]),
        .I1(\m_ip_version_reg_reg[3]_0 [3]),
        .O(\hdr_sum_reg[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[15]_i_2 
       (.I0(\hdr_sum_reg_reg[15]_i_6_n_4 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_sum_reg_reg[15]_i_7__0_n_7 ),
        .O(\hdr_sum_reg[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[15]_i_3 
       (.I0(\hdr_sum_reg_reg[15]_i_6_n_5 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_sum_reg_reg[15]_i_8__0_n_4 ),
        .O(\hdr_sum_reg[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[15]_i_4 
       (.I0(\hdr_sum_reg_reg[15]_i_6_n_6 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_sum_reg_reg[15]_i_8__0_n_5 ),
        .O(\hdr_sum_reg[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[15]_i_5 
       (.I0(\hdr_sum_reg_reg[15]_i_6_n_7 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_sum_reg_reg[15]_i_8__0_n_6 ),
        .O(\hdr_sum_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_9 
       (.I0(hdr_sum_reg[15]),
        .I1(\m_ip_version_reg_reg[3]_0 [7]),
        .O(\hdr_sum_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_10 
       (.I0(hdr_sum_reg[2]),
        .I1(\m_ip_version_reg_reg[3]_0 [2]),
        .O(\hdr_sum_reg[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_11 
       (.I0(hdr_sum_reg[1]),
        .I1(\m_ip_version_reg_reg[3]_0 [1]),
        .O(\hdr_sum_reg[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_12 
       (.I0(hdr_sum_reg[0]),
        .I1(\m_ip_version_reg_reg[3]_0 [0]),
        .O(\hdr_sum_reg[3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[3]_i_2 
       (.I0(\hdr_sum_reg_reg[3]_i_7_n_3 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_sum_reg_reg[15]_i_7__0_n_2 ),
        .O(p_1_in));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[3]_i_3__0 
       (.I0(\hdr_sum_reg_reg[3]_i_8_n_4 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(hdr_sum_reg[3]),
        .O(\hdr_sum_reg[3]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[3]_i_4 
       (.I0(\hdr_sum_reg_reg[3]_i_8_n_5 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(hdr_sum_reg[2]),
        .O(\hdr_sum_reg[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[3]_i_5 
       (.I0(\hdr_sum_reg_reg[3]_i_8_n_6 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(hdr_sum_reg[1]),
        .O(\hdr_sum_reg[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \hdr_sum_reg[3]_i_6__0 
       (.I0(\hdr_sum_reg_reg[15]_i_7__0_n_2 ),
        .I1(\hdr_sum_reg_reg[3]_i_7_n_3 ),
        .I2(hdr_sum_reg[0]),
        .I3(\hdr_ptr_reg_reg_n_0_[0] ),
        .I4(\hdr_sum_reg_reg[3]_i_8_n_7 ),
        .O(\hdr_sum_reg[3]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_9 
       (.I0(hdr_sum_reg[3]),
        .I1(\m_ip_version_reg_reg[3]_0 [3]),
        .O(\hdr_sum_reg[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_10 
       (.I0(hdr_sum_reg[4]),
        .I1(\m_ip_version_reg_reg[3]_0 [4]),
        .O(\hdr_sum_reg[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[7]_i_2 
       (.I0(\hdr_sum_reg_reg[7]_i_6_n_4 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_sum_reg_reg[11]_i_7__0_n_7 ),
        .O(\hdr_sum_reg[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[7]_i_3 
       (.I0(\hdr_sum_reg_reg[7]_i_6_n_5 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(hdr_sum_reg[6]),
        .O(\hdr_sum_reg[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[7]_i_4 
       (.I0(\hdr_sum_reg_reg[7]_i_6_n_6 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(hdr_sum_reg[5]),
        .O(\hdr_sum_reg[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdr_sum_reg[7]_i_5 
       (.I0(\hdr_sum_reg_reg[7]_i_6_n_7 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(hdr_sum_reg[4]),
        .O(\hdr_sum_reg[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_7 
       (.I0(hdr_sum_reg[7]),
        .I1(\m_ip_version_reg_reg[3]_0 [7]),
        .O(\hdr_sum_reg[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_8 
       (.I0(hdr_sum_reg[6]),
        .I1(\m_ip_version_reg_reg[3]_0 [6]),
        .O(\hdr_sum_reg[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_9 
       (.I0(hdr_sum_reg[5]),
        .I1(\m_ip_version_reg_reg[3]_0 [5]),
        .O(\hdr_sum_reg[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[0] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[0]),
        .Q(hdr_sum_reg[0]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[10] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[10]),
        .Q(hdr_sum_reg[10]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[11] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[11]),
        .Q(hdr_sum_reg[11]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[11]_i_1__0 
       (.CI(\hdr_sum_reg_reg[7]_i_1_n_0 ),
        .CO({\hdr_sum_reg_reg[11]_i_1__0_n_0 ,\hdr_sum_reg_reg[11]_i_1__0_n_1 ,\hdr_sum_reg_reg[11]_i_1__0_n_2 ,\hdr_sum_reg_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in31[11:8]),
        .S({\hdr_sum_reg[11]_i_2_n_0 ,\hdr_sum_reg[11]_i_3_n_0 ,\hdr_sum_reg[11]_i_4_n_0 ,\hdr_sum_reg[11]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[11]_i_6__0 
       (.CI(\hdr_sum_reg_reg[7]_i_6_n_0 ),
        .CO({\hdr_sum_reg_reg[11]_i_6__0_n_0 ,\hdr_sum_reg_reg[11]_i_6__0_n_1 ,\hdr_sum_reg_reg[11]_i_6__0_n_2 ,\hdr_sum_reg_reg[11]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hdr_sum_reg_reg[11]_i_6__0_n_4 ,\hdr_sum_reg_reg[11]_i_6__0_n_5 ,\hdr_sum_reg_reg[11]_i_6__0_n_6 ,\hdr_sum_reg_reg[11]_i_6__0_n_7 }),
        .S(hdr_sum_reg[11:8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[11]_i_7__0 
       (.CI(1'b0),
        .CO({\hdr_sum_reg_reg[11]_i_7__0_n_0 ,\hdr_sum_reg_reg[11]_i_7__0_n_1 ,\hdr_sum_reg_reg[11]_i_7__0_n_2 ,\hdr_sum_reg_reg[11]_i_7__0_n_3 }),
        .CYINIT(1'b0),
        .DI({hdr_sum_reg[10:8],1'b0}),
        .O({\hdr_sum_reg_reg[11]_i_7__0_n_4 ,\hdr_sum_reg_reg[11]_i_7__0_n_5 ,\hdr_sum_reg_reg[11]_i_7__0_n_6 ,\hdr_sum_reg_reg[11]_i_7__0_n_7 }),
        .S({\hdr_sum_reg[11]_i_8_n_0 ,\hdr_sum_reg[11]_i_9_n_0 ,\hdr_sum_reg[11]_i_10_n_0 ,hdr_sum_reg[7]}));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[12] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[12]),
        .Q(hdr_sum_reg[12]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[13] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[13]),
        .Q(hdr_sum_reg[13]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[14] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[14]),
        .Q(hdr_sum_reg[14]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[15] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[15]),
        .Q(hdr_sum_reg[15]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[15]_i_1 
       (.CI(\hdr_sum_reg_reg[11]_i_1__0_n_0 ),
        .CO({\NLW_hdr_sum_reg_reg[15]_i_1_CO_UNCONNECTED [3],\hdr_sum_reg_reg[15]_i_1_n_1 ,\hdr_sum_reg_reg[15]_i_1_n_2 ,\hdr_sum_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in31[15:12]),
        .S({\hdr_sum_reg[15]_i_2_n_0 ,\hdr_sum_reg[15]_i_3_n_0 ,\hdr_sum_reg[15]_i_4_n_0 ,\hdr_sum_reg[15]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[15]_i_6 
       (.CI(\hdr_sum_reg_reg[11]_i_6__0_n_0 ),
        .CO({\hdr_sum_reg_reg[15]_i_6_n_0 ,\hdr_sum_reg_reg[15]_i_6_n_1 ,\hdr_sum_reg_reg[15]_i_6_n_2 ,\hdr_sum_reg_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hdr_sum_reg_reg[15]_i_6_n_4 ,\hdr_sum_reg_reg[15]_i_6_n_5 ,\hdr_sum_reg_reg[15]_i_6_n_6 ,\hdr_sum_reg_reg[15]_i_6_n_7 }),
        .S(hdr_sum_reg[15:12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[15]_i_7__0 
       (.CI(\hdr_sum_reg_reg[15]_i_8__0_n_0 ),
        .CO({\NLW_hdr_sum_reg_reg[15]_i_7__0_CO_UNCONNECTED [3:2],\hdr_sum_reg_reg[15]_i_7__0_n_2 ,\NLW_hdr_sum_reg_reg[15]_i_7__0_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,hdr_sum_reg[15]}),
        .O({\NLW_hdr_sum_reg_reg[15]_i_7__0_O_UNCONNECTED [3:1],\hdr_sum_reg_reg[15]_i_7__0_n_7 }),
        .S({1'b0,1'b0,1'b1,\hdr_sum_reg[15]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[15]_i_8__0 
       (.CI(\hdr_sum_reg_reg[11]_i_7__0_n_0 ),
        .CO({\hdr_sum_reg_reg[15]_i_8__0_n_0 ,\hdr_sum_reg_reg[15]_i_8__0_n_1 ,\hdr_sum_reg_reg[15]_i_8__0_n_2 ,\hdr_sum_reg_reg[15]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI(hdr_sum_reg[14:11]),
        .O({\hdr_sum_reg_reg[15]_i_8__0_n_4 ,\hdr_sum_reg_reg[15]_i_8__0_n_5 ,\hdr_sum_reg_reg[15]_i_8__0_n_6 ,\hdr_sum_reg_reg[15]_i_8__0_n_7 }),
        .S({\hdr_sum_reg[15]_i_10_n_0 ,\hdr_sum_reg[15]_i_11_n_0 ,\hdr_sum_reg[15]_i_12_n_0 ,\hdr_sum_reg[15]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[1] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[1]),
        .Q(hdr_sum_reg[1]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[2] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[2]),
        .Q(hdr_sum_reg[2]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[3] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[3]),
        .Q(hdr_sum_reg[3]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\hdr_sum_reg_reg[3]_i_1_n_0 ,\hdr_sum_reg_reg[3]_i_1_n_1 ,\hdr_sum_reg_reg[3]_i_1_n_2 ,\hdr_sum_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in}),
        .O(in31[3:0]),
        .S({\hdr_sum_reg[3]_i_3__0_n_0 ,\hdr_sum_reg[3]_i_4_n_0 ,\hdr_sum_reg[3]_i_5_n_0 ,\hdr_sum_reg[3]_i_6__0_n_0 }));
  CARRY4 \hdr_sum_reg_reg[3]_i_7 
       (.CI(\hdr_sum_reg_reg[15]_i_6_n_0 ),
        .CO({\NLW_hdr_sum_reg_reg[3]_i_7_CO_UNCONNECTED [3:1],\hdr_sum_reg_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_hdr_sum_reg_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\hdr_sum_reg_reg[3]_i_8_n_0 ,\hdr_sum_reg_reg[3]_i_8_n_1 ,\hdr_sum_reg_reg[3]_i_8_n_2 ,\hdr_sum_reg_reg[3]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI(hdr_sum_reg[3:0]),
        .O({\hdr_sum_reg_reg[3]_i_8_n_4 ,\hdr_sum_reg_reg[3]_i_8_n_5 ,\hdr_sum_reg_reg[3]_i_8_n_6 ,\hdr_sum_reg_reg[3]_i_8_n_7 }),
        .S({\hdr_sum_reg[3]_i_9_n_0 ,\hdr_sum_reg[3]_i_10_n_0 ,\hdr_sum_reg[3]_i_11_n_0 ,\hdr_sum_reg[3]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[4] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[4]),
        .Q(hdr_sum_reg[4]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[5] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[5]),
        .Q(hdr_sum_reg[5]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[6] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[6]),
        .Q(hdr_sum_reg[6]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[7] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[7]),
        .Q(hdr_sum_reg[7]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[7]_i_1 
       (.CI(\hdr_sum_reg_reg[3]_i_1_n_0 ),
        .CO({\hdr_sum_reg_reg[7]_i_1_n_0 ,\hdr_sum_reg_reg[7]_i_1_n_1 ,\hdr_sum_reg_reg[7]_i_1_n_2 ,\hdr_sum_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in31[7:4]),
        .S({\hdr_sum_reg[7]_i_2_n_0 ,\hdr_sum_reg[7]_i_3_n_0 ,\hdr_sum_reg[7]_i_4_n_0 ,\hdr_sum_reg[7]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[7]_i_6 
       (.CI(\hdr_sum_reg_reg[3]_i_8_n_0 ),
        .CO({\hdr_sum_reg_reg[7]_i_6_n_0 ,\hdr_sum_reg_reg[7]_i_6_n_1 ,\hdr_sum_reg_reg[7]_i_6_n_2 ,\hdr_sum_reg_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(hdr_sum_reg[7:4]),
        .O({\hdr_sum_reg_reg[7]_i_6_n_4 ,\hdr_sum_reg_reg[7]_i_6_n_5 ,\hdr_sum_reg_reg[7]_i_6_n_6 ,\hdr_sum_reg_reg[7]_i_6_n_7 }),
        .S({\hdr_sum_reg[7]_i_7_n_0 ,\hdr_sum_reg[7]_i_8_n_0 ,\hdr_sum_reg[7]_i_9_n_0 ,\hdr_sum_reg[7]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[8] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[8]),
        .Q(hdr_sum_reg[8]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[9] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\hdr_ptr_reg[5]_i_1_n_0 ),
        .D(in31[9]),
        .Q(hdr_sum_reg[9]),
        .R(\hdr_ptr_reg[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__1
       (.I0(\m_ip_length_reg_reg_n_0_[8] ),
        .O(i__carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__1
       (.I0(\m_ip_length_reg_reg_n_0_[7] ),
        .O(i__carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__1
       (.I0(\m_ip_length_reg_reg_n_0_[6] ),
        .O(i__carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__1
       (.I0(\m_ip_length_reg_reg_n_0_[5] ),
        .O(i__carry__0_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__1
       (.I0(\m_ip_length_reg_reg_n_0_[12] ),
        .O(i__carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__1
       (.I0(\m_ip_length_reg_reg_n_0_[11] ),
        .O(i__carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__1
       (.I0(\m_ip_length_reg_reg_n_0_[10] ),
        .O(i__carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__0
       (.I0(\m_ip_length_reg_reg_n_0_[9] ),
        .O(i__carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__0
       (.I0(\m_ip_length_reg_reg_n_0_[15] ),
        .O(i__carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__0
       (.I0(\m_ip_length_reg_reg_n_0_[14] ),
        .O(i__carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__0
       (.I0(\m_ip_length_reg_reg_n_0_[13] ),
        .O(i__carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__1
       (.I0(\m_ip_length_reg_reg_n_0_[3] ),
        .O(i__carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__1
       (.I0(\m_ip_length_reg_reg_n_0_[2] ),
        .O(i__carry_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h200C2000)) 
    \last_word_data_reg[0]_i_1 
       (.I0(\m_ip_version_reg_reg[3]_0 [0]),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .I4(last_word_data_reg[0]),
        .O(m_ip_payload_axis_tdata_int[0]));
  LUT5 #(
    .INIT(32'h200C2000)) 
    \last_word_data_reg[1]_i_1 
       (.I0(\m_ip_version_reg_reg[3]_0 [1]),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .I4(last_word_data_reg[1]),
        .O(m_ip_payload_axis_tdata_int[1]));
  LUT5 #(
    .INIT(32'h200C2000)) 
    \last_word_data_reg[2]_i_1 
       (.I0(\m_ip_version_reg_reg[3]_0 [2]),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .I4(last_word_data_reg[2]),
        .O(m_ip_payload_axis_tdata_int[2]));
  LUT5 #(
    .INIT(32'h200C2000)) 
    \last_word_data_reg[3]_i_1 
       (.I0(\m_ip_version_reg_reg[3]_0 [3]),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .I4(last_word_data_reg[3]),
        .O(m_ip_payload_axis_tdata_int[3]));
  LUT5 #(
    .INIT(32'h200C2000)) 
    \last_word_data_reg[4]_i_1 
       (.I0(\m_ip_version_reg_reg[3]_0 [4]),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .I4(last_word_data_reg[4]),
        .O(m_ip_payload_axis_tdata_int[4]));
  LUT5 #(
    .INIT(32'h200C2000)) 
    \last_word_data_reg[5]_i_1 
       (.I0(\m_ip_version_reg_reg[3]_0 [5]),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .I4(last_word_data_reg[5]),
        .O(m_ip_payload_axis_tdata_int[5]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h200C2000)) 
    \last_word_data_reg[6]_i_1 
       (.I0(\m_ip_version_reg_reg[3]_0 [6]),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .I4(last_word_data_reg[6]),
        .O(m_ip_payload_axis_tdata_int[6]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \last_word_data_reg[7]_i_1 
       (.I0(state_reg[2]),
        .I1(state_reg[0]),
        .I2(s_eth_payload_axis_tready_reg_reg_0),
        .I3(\hdr_sum_reg_reg[0]_0 ),
        .I4(rx_eth_payload_axis_tvalid),
        .I5(\last_word_data_reg_reg[0]_0 ),
        .O(store_last_word));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h200C2000)) 
    \last_word_data_reg[7]_i_2 
       (.I0(\m_ip_version_reg_reg[3]_0 [7]),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .I4(last_word_data_reg[7]),
        .O(m_ip_payload_axis_tdata_int[7]));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[0] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_last_word),
        .D(m_ip_payload_axis_tdata_int[0]),
        .Q(last_word_data_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[1] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_last_word),
        .D(m_ip_payload_axis_tdata_int[1]),
        .Q(last_word_data_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[2] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_last_word),
        .D(m_ip_payload_axis_tdata_int[2]),
        .Q(last_word_data_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[3] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_last_word),
        .D(m_ip_payload_axis_tdata_int[3]),
        .Q(last_word_data_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[4] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_last_word),
        .D(m_ip_payload_axis_tdata_int[4]),
        .Q(last_word_data_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[5] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_last_word),
        .D(m_ip_payload_axis_tdata_int[5]),
        .Q(last_word_data_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[6] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_last_word),
        .D(m_ip_payload_axis_tdata_int[6]),
        .Q(last_word_data_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[7] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_last_word),
        .D(m_ip_payload_axis_tdata_int[7]),
        .Q(last_word_data_reg[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FF08)) 
    m_ip_hdr_valid_reg_i_1
       (.I0(\FSM_sequential_state_reg[1]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_3_n_0 ),
        .I2(\FSM_sequential_state_reg[0]_i_5_n_0 ),
        .I3(m_ip_hdr_valid_reg_i_2_n_0),
        .I4(m_ip_hdr_valid_reg_i_3_n_0),
        .O(m_ip_hdr_valid_next));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h08)) 
    m_ip_hdr_valid_reg_i_2
       (.I0(ip_rx_ip_hdr_valid),
        .I1(\m_ip_protocol_reg_reg[3]_0 ),
        .I2(udp_rx_ip_hdr_ready),
        .O(m_ip_hdr_valid_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hFFF55C55)) 
    m_ip_hdr_valid_reg_i_3
       (.I0(m_ip_hdr_valid_reg_i_2_n_0),
        .I1(s_eth_hdr_ready_reg_reg_0),
        .I2(state_reg[1]),
        .I3(state_reg[0]),
        .I4(state_reg[2]),
        .O(m_ip_hdr_valid_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_ip_hdr_valid_reg_reg
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(1'b1),
        .D(m_ip_hdr_valid_next),
        .Q(ip_rx_ip_hdr_valid),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \m_ip_ihl_reg[3]_i_1 
       (.I0(\m_ip_ihl_reg[3]_i_2_n_0 ),
        .I1(\hdr_ptr_reg_reg_n_0_[3] ),
        .I2(\hdr_ptr_reg_reg_n_0_[2] ),
        .I3(\hdr_ptr_reg_reg_n_0_[1] ),
        .I4(\hdr_ptr_reg_reg_n_0_[5] ),
        .I5(\hdr_ptr_reg_reg_n_0_[4] ),
        .O(store_ip_version_ihl));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \m_ip_ihl_reg[3]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_i_4__0_n_0 ),
        .I1(state_reg[1]),
        .I2(state_reg[2]),
        .I3(\hdr_ptr_reg_reg_n_0_[0] ),
        .O(\m_ip_ihl_reg[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_ihl_reg_reg[0] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_version_ihl),
        .D(\m_ip_version_reg_reg[3]_0 [0]),
        .Q(\m_ip_ihl_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_ihl_reg_reg[1] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_version_ihl),
        .D(\m_ip_version_reg_reg[3]_0 [1]),
        .Q(\m_ip_ihl_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_ihl_reg_reg[2] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_version_ihl),
        .D(\m_ip_version_reg_reg[3]_0 [2]),
        .Q(\m_ip_ihl_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_ihl_reg_reg[3] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_version_ihl),
        .D(\m_ip_version_reg_reg[3]_0 [3]),
        .Q(\m_ip_ihl_reg_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \m_ip_length_reg[15]_i_1__0 
       (.I0(\m_ip_ihl_reg[3]_i_2_n_0 ),
        .I1(\hdr_ptr_reg_reg_n_0_[1] ),
        .I2(\hdr_ptr_reg_reg_n_0_[4] ),
        .I3(\hdr_ptr_reg_reg_n_0_[3] ),
        .I4(\hdr_ptr_reg_reg_n_0_[5] ),
        .I5(\hdr_ptr_reg_reg_n_0_[2] ),
        .O(store_ip_length_1));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \m_ip_length_reg[7]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_i_4__0_n_0 ),
        .I1(\hdr_ptr_reg_reg_n_0_[1] ),
        .I2(\hdr_ptr_reg_reg_n_0_[0] ),
        .I3(\hdr_ptr_reg_reg_n_0_[2] ),
        .I4(\hdr_ptr_reg_reg_n_0_[3] ),
        .I5(\m_ip_length_reg[7]_i_2_n_0 ),
        .O(store_ip_length_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m_ip_length_reg[7]_i_2 
       (.I0(\hdr_ptr_reg_reg_n_0_[4] ),
        .I1(\hdr_ptr_reg_reg_n_0_[5] ),
        .I2(state_reg[2]),
        .I3(state_reg[1]),
        .O(\m_ip_length_reg[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[0] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_0),
        .D(\m_ip_version_reg_reg[3]_0 [0]),
        .Q(\m_ip_length_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[10] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_1),
        .D(\m_ip_version_reg_reg[3]_0 [2]),
        .Q(\m_ip_length_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[11] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_1),
        .D(\m_ip_version_reg_reg[3]_0 [3]),
        .Q(\m_ip_length_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[12] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_1),
        .D(\m_ip_version_reg_reg[3]_0 [4]),
        .Q(\m_ip_length_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[13] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_1),
        .D(\m_ip_version_reg_reg[3]_0 [5]),
        .Q(\m_ip_length_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[14] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_1),
        .D(\m_ip_version_reg_reg[3]_0 [6]),
        .Q(\m_ip_length_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[15] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_1),
        .D(\m_ip_version_reg_reg[3]_0 [7]),
        .Q(\m_ip_length_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[1] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_0),
        .D(\m_ip_version_reg_reg[3]_0 [1]),
        .Q(\m_ip_length_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[2] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_0),
        .D(\m_ip_version_reg_reg[3]_0 [2]),
        .Q(\m_ip_length_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[3] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_0),
        .D(\m_ip_version_reg_reg[3]_0 [3]),
        .Q(\m_ip_length_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[4] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_0),
        .D(\m_ip_version_reg_reg[3]_0 [4]),
        .Q(\m_ip_length_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[5] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_0),
        .D(\m_ip_version_reg_reg[3]_0 [5]),
        .Q(\m_ip_length_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[6] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_0),
        .D(\m_ip_version_reg_reg[3]_0 [6]),
        .Q(\m_ip_length_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[7] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_0),
        .D(\m_ip_version_reg_reg[3]_0 [7]),
        .Q(\m_ip_length_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[8] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_1),
        .D(\m_ip_version_reg_reg[3]_0 [0]),
        .Q(\m_ip_length_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[9] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_length_1),
        .D(\m_ip_version_reg_reg[3]_0 [1]),
        .Q(\m_ip_length_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \m_ip_payload_axis_tdata_reg[0]_i_1__0 
       (.I0(\m_ip_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I1(\m_ip_version_reg_reg[3]_0 [0]),
        .I2(\m_ip_payload_axis_tdata_reg[7]_i_4_n_0 ),
        .I3(last_word_data_reg[0]),
        .I4(\m_ip_payload_axis_tdata_reg[7]_i_5_n_0 ),
        .I5(temp_m_ip_payload_axis_tdata_reg[0]),
        .O(\m_ip_payload_axis_tdata_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \m_ip_payload_axis_tdata_reg[1]_i_1__0 
       (.I0(\m_ip_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I1(\m_ip_version_reg_reg[3]_0 [1]),
        .I2(\m_ip_payload_axis_tdata_reg[7]_i_4_n_0 ),
        .I3(last_word_data_reg[1]),
        .I4(\m_ip_payload_axis_tdata_reg[7]_i_5_n_0 ),
        .I5(temp_m_ip_payload_axis_tdata_reg[1]),
        .O(\m_ip_payload_axis_tdata_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \m_ip_payload_axis_tdata_reg[2]_i_1__0 
       (.I0(\m_ip_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I1(\m_ip_version_reg_reg[3]_0 [2]),
        .I2(\m_ip_payload_axis_tdata_reg[7]_i_4_n_0 ),
        .I3(last_word_data_reg[2]),
        .I4(\m_ip_payload_axis_tdata_reg[7]_i_5_n_0 ),
        .I5(temp_m_ip_payload_axis_tdata_reg[2]),
        .O(\m_ip_payload_axis_tdata_reg[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \m_ip_payload_axis_tdata_reg[3]_i_1__0 
       (.I0(\m_ip_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I1(\m_ip_version_reg_reg[3]_0 [3]),
        .I2(\m_ip_payload_axis_tdata_reg[7]_i_4_n_0 ),
        .I3(last_word_data_reg[3]),
        .I4(\m_ip_payload_axis_tdata_reg[7]_i_5_n_0 ),
        .I5(temp_m_ip_payload_axis_tdata_reg[3]),
        .O(\m_ip_payload_axis_tdata_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \m_ip_payload_axis_tdata_reg[4]_i_1__0 
       (.I0(\m_ip_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I1(\m_ip_version_reg_reg[3]_0 [4]),
        .I2(\m_ip_payload_axis_tdata_reg[7]_i_4_n_0 ),
        .I3(last_word_data_reg[4]),
        .I4(\m_ip_payload_axis_tdata_reg[7]_i_5_n_0 ),
        .I5(temp_m_ip_payload_axis_tdata_reg[4]),
        .O(\m_ip_payload_axis_tdata_reg[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \m_ip_payload_axis_tdata_reg[5]_i_1__0 
       (.I0(\m_ip_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I1(\m_ip_version_reg_reg[3]_0 [5]),
        .I2(\m_ip_payload_axis_tdata_reg[7]_i_4_n_0 ),
        .I3(last_word_data_reg[5]),
        .I4(\m_ip_payload_axis_tdata_reg[7]_i_5_n_0 ),
        .I5(temp_m_ip_payload_axis_tdata_reg[5]),
        .O(\m_ip_payload_axis_tdata_reg[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \m_ip_payload_axis_tdata_reg[6]_i_1__0 
       (.I0(\m_ip_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I1(\m_ip_version_reg_reg[3]_0 [6]),
        .I2(\m_ip_payload_axis_tdata_reg[7]_i_4_n_0 ),
        .I3(last_word_data_reg[6]),
        .I4(\m_ip_payload_axis_tdata_reg[7]_i_5_n_0 ),
        .I5(temp_m_ip_payload_axis_tdata_reg[6]),
        .O(\m_ip_payload_axis_tdata_reg[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \m_ip_payload_axis_tdata_reg[7]_i_1__0 
       (.I0(m_ip_payload_axis_tvalid_reg_reg_0),
        .I1(m_ip_payload_axis_tready_int_reg),
        .I2(udp_rx_ip_payload_axis_tready),
        .I3(m_ip_payload_axis_tready_int_reg_reg_0),
        .I4(m_ip_payload_axis_tready_int_reg_reg_1),
        .O(m_ip_payload_axis_tuser_reg));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \m_ip_payload_axis_tdata_reg[7]_i_2__0 
       (.I0(\m_ip_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I1(\m_ip_version_reg_reg[3]_0 [7]),
        .I2(\m_ip_payload_axis_tdata_reg[7]_i_4_n_0 ),
        .I3(last_word_data_reg[7]),
        .I4(\m_ip_payload_axis_tdata_reg[7]_i_5_n_0 ),
        .I5(temp_m_ip_payload_axis_tdata_reg[7]),
        .O(\m_ip_payload_axis_tdata_reg[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \m_ip_payload_axis_tdata_reg[7]_i_3 
       (.I0(state_reg[1]),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .O(\m_ip_payload_axis_tdata_reg[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \m_ip_payload_axis_tdata_reg[7]_i_4 
       (.I0(state_reg[2]),
        .I1(state_reg[0]),
        .I2(state_reg[1]),
        .O(\m_ip_payload_axis_tdata_reg[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hAA80AAAA)) 
    \m_ip_payload_axis_tdata_reg[7]_i_5 
       (.I0(m_ip_payload_axis_tready_int_reg),
        .I1(udp_rx_ip_payload_axis_tready),
        .I2(m_ip_payload_axis_tready_int_reg_reg_0),
        .I3(m_ip_payload_axis_tready_int_reg_reg_1),
        .I4(m_ip_payload_axis_tvalid_reg_reg_0),
        .O(\m_ip_payload_axis_tdata_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[0] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(\m_ip_payload_axis_tdata_reg[0]_i_1__0_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[1] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(\m_ip_payload_axis_tdata_reg[1]_i_1__0_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[2] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(\m_ip_payload_axis_tdata_reg[2]_i_1__0_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[3] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(\m_ip_payload_axis_tdata_reg[3]_i_1__0_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[4] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(\m_ip_payload_axis_tdata_reg[4]_i_1__0_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[5] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(\m_ip_payload_axis_tdata_reg[5]_i_1__0_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[6] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(\m_ip_payload_axis_tdata_reg[6]_i_1__0_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[7] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(\m_ip_payload_axis_tdata_reg[7]_i_2__0_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    m_ip_payload_axis_tlast_reg_i_1__0
       (.I0(rx_eth_payload_axis_tlast),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .I4(\m_ip_payload_axis_tdata_reg[7]_i_5_n_0 ),
        .I5(temp_m_ip_payload_axis_tlast_reg),
        .O(m_ip_payload_axis_tlast_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_ip_payload_axis_tlast_reg_reg
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(m_ip_payload_axis_tlast_reg_i_1__0_n_0),
        .Q(m_ip_payload_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF15FF15FF15)) 
    m_ip_payload_axis_tready_int_reg_i_1
       (.I0(temp_m_ip_payload_axis_tvalid_reg),
        .I1(m_ip_payload_axis_tvalid_int),
        .I2(m_ip_payload_axis_tvalid_reg_reg_0),
        .I3(m_ip_payload_axis_tready_int_reg_reg_1),
        .I4(m_ip_payload_axis_tready_int_reg_reg_0),
        .I5(udp_rx_ip_payload_axis_tready),
        .O(m_ip_payload_axis_tready_int_early));
  LUT6 #(
    .INIT(64'h8888888800008808)) 
    m_ip_payload_axis_tready_int_reg_i_2__0
       (.I0(\hdr_sum_reg_reg[0]_0 ),
        .I1(rx_eth_payload_axis_tvalid),
        .I2(s_eth_payload_axis_tready_reg_reg_0),
        .I3(m_ip_payload_axis_tready_int_reg_i_3_n_0),
        .I4(\m_ip_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I5(m_ip_payload_axis_tlast_int),
        .O(m_ip_payload_axis_tvalid_int));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    m_ip_payload_axis_tready_int_reg_i_3
       (.I0(temp_m_ip_payload_axis_tuser_reg_i_5_n_0),
        .I1(temp_m_ip_payload_axis_tuser_reg_i_4_n_0),
        .I2(temp_m_ip_payload_axis_tuser_reg_i_3_n_0),
        .I3(m_ip_payload_axis_tready_int_reg_i_4_n_0),
        .I4(sel0__1[0]),
        .O(m_ip_payload_axis_tready_int_reg_i_3_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    m_ip_payload_axis_tready_int_reg_i_4
       (.I0(sel0__1[1]),
        .I1(sel0__1[2]),
        .I2(sel0__1[3]),
        .O(m_ip_payload_axis_tready_int_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_ip_payload_axis_tready_int_reg_reg
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(1'b1),
        .D(m_ip_payload_axis_tready_int_early),
        .Q(m_ip_payload_axis_tready_int_reg),
        .R(sync_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    m_ip_payload_axis_tuser_reg_i_1
       (.I0(m_ip_payload_axis_tuser_int),
        .I1(\m_ip_payload_axis_tdata_reg[7]_i_5_n_0 ),
        .I2(temp_m_ip_payload_axis_tuser_reg),
        .O(m_ip_payload_axis_tuser_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_ip_payload_axis_tuser_reg_reg
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(m_ip_payload_axis_tuser_reg),
        .D(m_ip_payload_axis_tuser_reg_i_1_n_0),
        .Q(m_ip_payload_axis_tuser_reg_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_ip_payload_axis_tvalid_reg_i_1__0
       (.I0(m_ip_payload_axis_tvalid_int),
        .I1(m_ip_payload_axis_tready_int_reg),
        .I2(temp_m_ip_payload_axis_tvalid_reg),
        .I3(m_ip_payload_axis_tuser_reg),
        .I4(m_ip_payload_axis_tvalid_reg_reg_0),
        .O(m_ip_payload_axis_tvalid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_ip_payload_axis_tvalid_reg_reg
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(1'b1),
        .D(m_ip_payload_axis_tvalid_reg_i_1__0_n_0),
        .Q(m_ip_payload_axis_tvalid_reg_reg_0),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \m_ip_protocol_reg[7]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_i_4__0_n_0 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_ptr_reg_reg_n_0_[2] ),
        .I3(\hdr_ptr_reg_reg_n_0_[1] ),
        .I4(\hdr_ptr_reg_reg_n_0_[3] ),
        .I5(\m_ip_length_reg[7]_i_2_n_0 ),
        .O(store_ip_protocol));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_protocol_reg_reg[0] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_protocol),
        .D(\m_ip_version_reg_reg[3]_0 [0]),
        .Q(\m_ip_protocol_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_protocol_reg_reg[1] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_protocol),
        .D(\m_ip_version_reg_reg[3]_0 [1]),
        .Q(\m_ip_protocol_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_protocol_reg_reg[2] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_protocol),
        .D(\m_ip_version_reg_reg[3]_0 [2]),
        .Q(\m_ip_protocol_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_protocol_reg_reg[3] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_protocol),
        .D(\m_ip_version_reg_reg[3]_0 [3]),
        .Q(\m_ip_protocol_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_protocol_reg_reg[4] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_protocol),
        .D(\m_ip_version_reg_reg[3]_0 [4]),
        .Q(\m_ip_protocol_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_protocol_reg_reg[5] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_protocol),
        .D(\m_ip_version_reg_reg[3]_0 [5]),
        .Q(\m_ip_protocol_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_protocol_reg_reg[6] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_protocol),
        .D(\m_ip_version_reg_reg[3]_0 [6]),
        .Q(\m_ip_protocol_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_protocol_reg_reg[7] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_protocol),
        .D(\m_ip_version_reg_reg[3]_0 [7]),
        .Q(\m_ip_protocol_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \m_ip_source_ip_reg[15]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_i_4__0_n_0 ),
        .I1(\hdr_ptr_reg_reg_n_0_[1] ),
        .I2(\hdr_ptr_reg_reg_n_0_[0] ),
        .I3(\hdr_ptr_reg_reg_n_0_[4] ),
        .I4(\hdr_ptr_reg_reg_n_0_[5] ),
        .I5(\m_ip_source_ip_reg[23]_i_2_n_0 ),
        .O(store_ip_source_ip_1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \m_ip_source_ip_reg[23]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_i_4__0_n_0 ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\m_ip_source_ip_reg[23]_i_2_n_0 ),
        .I3(\hdr_ptr_reg_reg_n_0_[1] ),
        .I4(\hdr_ptr_reg_reg_n_0_[4] ),
        .I5(\hdr_ptr_reg_reg_n_0_[5] ),
        .O(store_ip_source_ip_2));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \m_ip_source_ip_reg[23]_i_2 
       (.I0(\hdr_ptr_reg_reg_n_0_[2] ),
        .I1(\hdr_ptr_reg_reg_n_0_[3] ),
        .I2(state_reg[2]),
        .I3(state_reg[1]),
        .O(\m_ip_source_ip_reg[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \m_ip_source_ip_reg[31]_i_1 
       (.I0(\m_ip_ihl_reg[3]_i_2_n_0 ),
        .I1(\hdr_ptr_reg_reg_n_0_[1] ),
        .I2(\hdr_ptr_reg_reg_n_0_[4] ),
        .I3(\hdr_ptr_reg_reg_n_0_[5] ),
        .I4(\hdr_ptr_reg_reg_n_0_[3] ),
        .I5(\hdr_ptr_reg_reg_n_0_[2] ),
        .O(store_ip_source_ip_3));
  LUT5 #(
    .INIT(32'h00000001)) 
    \m_ip_source_ip_reg[31]_i_2 
       (.I0(\m_ip_protocol_reg_reg_n_0_[3] ),
        .I1(\m_ip_protocol_reg_reg_n_0_[5] ),
        .I2(\m_ip_protocol_reg_reg_n_0_[7] ),
        .I3(\m_ip_protocol_reg_reg_n_0_[6] ),
        .I4(\m_ip_source_ip_reg[31]_i_3_n_0 ),
        .O(\m_ip_protocol_reg_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \m_ip_source_ip_reg[31]_i_3 
       (.I0(\m_ip_protocol_reg_reg_n_0_[4] ),
        .I1(\m_ip_protocol_reg_reg_n_0_[0] ),
        .I2(\m_ip_protocol_reg_reg_n_0_[2] ),
        .I3(\m_ip_protocol_reg_reg_n_0_[1] ),
        .O(\m_ip_source_ip_reg[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \m_ip_source_ip_reg[7]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_i_4__0_n_0 ),
        .I1(\m_ip_source_ip_reg[7]_i_2_n_0 ),
        .I2(\hdr_ptr_reg_reg_n_0_[4] ),
        .I3(\hdr_ptr_reg_reg_n_0_[5] ),
        .I4(state_reg[2]),
        .I5(state_reg[1]),
        .O(store_ip_source_ip_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \m_ip_source_ip_reg[7]_i_2 
       (.I0(\hdr_ptr_reg_reg_n_0_[1] ),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_ptr_reg_reg_n_0_[2] ),
        .I3(\hdr_ptr_reg_reg_n_0_[3] ),
        .O(\m_ip_source_ip_reg[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[0] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_0),
        .D(\m_ip_version_reg_reg[3]_0 [0]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[10] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_1),
        .D(\m_ip_version_reg_reg[3]_0 [2]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[11] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_1),
        .D(\m_ip_version_reg_reg[3]_0 [3]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[12] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_1),
        .D(\m_ip_version_reg_reg[3]_0 [4]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[13] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_1),
        .D(\m_ip_version_reg_reg[3]_0 [5]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[14] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_1),
        .D(\m_ip_version_reg_reg[3]_0 [6]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[15] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_1),
        .D(\m_ip_version_reg_reg[3]_0 [7]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[16] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_2),
        .D(\m_ip_version_reg_reg[3]_0 [0]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[17] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_2),
        .D(\m_ip_version_reg_reg[3]_0 [1]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[18] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_2),
        .D(\m_ip_version_reg_reg[3]_0 [2]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[19] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_2),
        .D(\m_ip_version_reg_reg[3]_0 [3]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[1] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_0),
        .D(\m_ip_version_reg_reg[3]_0 [1]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[20] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_2),
        .D(\m_ip_version_reg_reg[3]_0 [4]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[21] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_2),
        .D(\m_ip_version_reg_reg[3]_0 [5]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[22] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_2),
        .D(\m_ip_version_reg_reg[3]_0 [6]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[23] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_2),
        .D(\m_ip_version_reg_reg[3]_0 [7]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[24] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_3),
        .D(\m_ip_version_reg_reg[3]_0 [0]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[25] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_3),
        .D(\m_ip_version_reg_reg[3]_0 [1]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[26] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_3),
        .D(\m_ip_version_reg_reg[3]_0 [2]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[27] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_3),
        .D(\m_ip_version_reg_reg[3]_0 [3]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[28] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_3),
        .D(\m_ip_version_reg_reg[3]_0 [4]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[29] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_3),
        .D(\m_ip_version_reg_reg[3]_0 [5]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[2] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_0),
        .D(\m_ip_version_reg_reg[3]_0 [2]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[30] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_3),
        .D(\m_ip_version_reg_reg[3]_0 [6]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[31] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_3),
        .D(\m_ip_version_reg_reg[3]_0 [7]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[3] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_0),
        .D(\m_ip_version_reg_reg[3]_0 [3]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[4] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_0),
        .D(\m_ip_version_reg_reg[3]_0 [4]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[5] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_0),
        .D(\m_ip_version_reg_reg[3]_0 [5]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[6] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_0),
        .D(\m_ip_version_reg_reg[3]_0 [6]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[7] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_0),
        .D(\m_ip_version_reg_reg[3]_0 [7]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[8] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_1),
        .D(\m_ip_version_reg_reg[3]_0 [0]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[9] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_source_ip_1),
        .D(\m_ip_version_reg_reg[3]_0 [1]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_version_reg_reg[0] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_version_ihl),
        .D(\m_ip_version_reg_reg[3]_0 [4]),
        .Q(\m_ip_version_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_version_reg_reg[1] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_version_ihl),
        .D(\m_ip_version_reg_reg[3]_0 [5]),
        .Q(\m_ip_version_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_version_reg_reg[2] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_version_ihl),
        .D(\m_ip_version_reg_reg[3]_0 [6]),
        .Q(\m_ip_version_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_version_reg_reg[3] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(store_ip_version_ihl),
        .D(\m_ip_version_reg_reg[3]_0 [7]),
        .Q(\m_ip_version_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hB0000000)) 
    m_udp_payload_axis_tready_int_reg_i_3
       (.I0(m_ip_payload_axis_tlast_reg_reg_0),
        .I1(temp_m_udp_payload_axis_tlast_reg_reg[0]),
        .I2(temp_m_udp_payload_axis_tlast_reg_reg[1]),
        .I3(m_ip_payload_axis_tready_int_reg_reg_0),
        .I4(m_ip_payload_axis_tvalid_reg_reg_0),
        .O(m_ip_payload_axis_tlast_reg_reg_1));
  LUT6 #(
    .INIT(64'h0000000A0AAA0A03)) 
    s_eth_hdr_ready_reg_i_1
       (.I0(s_eth_hdr_ready_reg_reg_0),
        .I1(s_eth_hdr_ready_reg_reg_1),
        .I2(m_ip_hdr_valid_reg_i_2_n_0),
        .I3(state_reg[1]),
        .I4(state_reg[0]),
        .I5(state_reg[2]),
        .O(s_eth_hdr_ready_next));
  FDRE #(
    .INIT(1'b0)) 
    s_eth_hdr_ready_reg_reg
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(1'b1),
        .D(s_eth_hdr_ready_next),
        .Q(ip_rx_eth_hdr_ready),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFEEEE)) 
    s_eth_payload_axis_tready_reg_i_1
       (.I0(s_eth_payload_axis_tready_reg_i_2_n_0),
        .I1(s_eth_payload_axis_tready_reg_i_3_n_0),
        .I2(s_eth_payload_axis_tready_reg_i_4_n_0),
        .I3(\FSM_sequential_state_reg[0]_i_5_n_0 ),
        .I4(s_eth_payload_axis_tready_reg_i_5_n_0),
        .I5(\FSM_sequential_state_reg[0]_i_2_n_0 ),
        .O(s_eth_payload_axis_tready_next));
  LUT5 #(
    .INIT(32'h0000AABF)) 
    s_eth_payload_axis_tready_reg_i_2
       (.I0(ip_rx_ip_payload_axis_tready),
        .I1(m_ip_payload_axis_tvalid_reg_reg_0),
        .I2(m_ip_payload_axis_tvalid_int),
        .I3(temp_m_ip_payload_axis_tvalid_reg),
        .I4(s_eth_payload_axis_tready_reg_i_6_n_0),
        .O(s_eth_payload_axis_tready_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    s_eth_payload_axis_tready_reg_i_3
       (.I0(s_eth_hdr_ready_reg_reg_0),
        .I1(state_reg[2]),
        .I2(state_reg[1]),
        .I3(state_reg[0]),
        .O(s_eth_payload_axis_tready_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    s_eth_payload_axis_tready_reg_i_4
       (.I0(rx_eth_payload_axis_tvalid),
        .I1(\hdr_sum_reg_reg[0]_0 ),
        .I2(s_eth_payload_axis_tready_reg_reg_0),
        .I3(\FSM_sequential_state_reg[1]_i_2_n_0 ),
        .O(s_eth_payload_axis_tready_reg_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    s_eth_payload_axis_tready_reg_i_5
       (.I0(state_reg[2]),
        .I1(state_reg[0]),
        .I2(state_reg[1]),
        .I3(s_eth_hdr_ready_reg_reg_0),
        .O(s_eth_payload_axis_tready_reg_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hEFFBEFEB)) 
    s_eth_payload_axis_tready_reg_i_6
       (.I0(s_eth_hdr_ready_reg_reg_0),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .I4(rx_eth_payload_axis_tlast),
        .O(s_eth_payload_axis_tready_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_eth_payload_axis_tready_reg_reg
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(1'b1),
        .D(s_eth_payload_axis_tready_next),
        .Q(s_eth_payload_axis_tready_reg_reg_0),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    s_ip_payload_axis_tready_reg_i_3__0
       (.I0(m_ip_payload_axis_tlast_reg_reg_0),
        .I1(udp_rx_ip_payload_axis_tready),
        .I2(m_ip_payload_axis_tready_int_reg_reg_0),
        .I3(m_ip_payload_axis_tvalid_reg_reg_0),
        .O(m_ip_payload_axis_tlast_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hAA8F)) 
    s_select_udp_reg_i_2
       (.I0(m_ip_payload_axis_tlast_reg_reg_0),
        .I1(udp_rx_ip_payload_axis_tready),
        .I2(m_ip_payload_axis_tready_int_reg_reg_0),
        .I3(m_ip_payload_axis_tready_int_reg_reg_1),
        .O(s_select_udp_reg0));
  LUT5 #(
    .INIT(32'h07000000)) 
    \temp_m_ip_payload_axis_tdata_reg[7]_i_1__1 
       (.I0(udp_rx_ip_payload_axis_tready),
        .I1(m_ip_payload_axis_tready_int_reg_reg_0),
        .I2(m_ip_payload_axis_tready_int_reg_reg_1),
        .I3(m_ip_payload_axis_tvalid_reg_reg_0),
        .I4(m_ip_payload_axis_tready_int_reg),
        .O(\temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[0] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(m_ip_payload_axis_tdata_int[0]),
        .Q(temp_m_ip_payload_axis_tdata_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[1] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(m_ip_payload_axis_tdata_int[1]),
        .Q(temp_m_ip_payload_axis_tdata_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[2] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(m_ip_payload_axis_tdata_int[2]),
        .Q(temp_m_ip_payload_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[3] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(m_ip_payload_axis_tdata_int[3]),
        .Q(temp_m_ip_payload_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[4] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(m_ip_payload_axis_tdata_int[4]),
        .Q(temp_m_ip_payload_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[5] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(m_ip_payload_axis_tdata_int[5]),
        .Q(temp_m_ip_payload_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[6] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(m_ip_payload_axis_tdata_int[6]),
        .Q(temp_m_ip_payload_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[7] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(m_ip_payload_axis_tdata_int[7]),
        .Q(temp_m_ip_payload_axis_tdata_reg[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2008)) 
    temp_m_ip_payload_axis_tlast_reg_i_1
       (.I0(rx_eth_payload_axis_tlast),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .O(m_ip_payload_axis_tlast_int));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_ip_payload_axis_tlast_reg_reg
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(m_ip_payload_axis_tlast_int),
        .Q(temp_m_ip_payload_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C20082008200820)) 
    temp_m_ip_payload_axis_tuser_reg_i_1
       (.I0(rx_eth_payload_axis_tuser),
        .I1(state_reg[0]),
        .I2(state_reg[2]),
        .I3(state_reg[1]),
        .I4(s_eth_hdr_ready_reg_reg_0),
        .I5(temp_m_ip_payload_axis_tuser_reg_i_2_n_0),
        .O(m_ip_payload_axis_tuser_int));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    temp_m_ip_payload_axis_tuser_reg_i_2
       (.I0(sel0__1[1]),
        .I1(sel0__1[2]),
        .I2(sel0__1[3]),
        .I3(temp_m_ip_payload_axis_tuser_reg_i_3_n_0),
        .I4(temp_m_ip_payload_axis_tuser_reg_i_4_n_0),
        .I5(temp_m_ip_payload_axis_tuser_reg_i_5_n_0),
        .O(temp_m_ip_payload_axis_tuser_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    temp_m_ip_payload_axis_tuser_reg_i_3
       (.I0(sel0__1[5]),
        .I1(sel0__1[6]),
        .I2(sel0__1[4]),
        .I3(sel0__1[7]),
        .O(temp_m_ip_payload_axis_tuser_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    temp_m_ip_payload_axis_tuser_reg_i_4
       (.I0(sel0__1[12]),
        .I1(sel0__1[13]),
        .I2(sel0__1[14]),
        .I3(sel0__1[15]),
        .O(temp_m_ip_payload_axis_tuser_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    temp_m_ip_payload_axis_tuser_reg_i_5
       (.I0(sel0__1[9]),
        .I1(sel0__1[10]),
        .I2(sel0__1[8]),
        .I3(sel0__1[11]),
        .O(temp_m_ip_payload_axis_tuser_reg_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_ip_payload_axis_tuser_reg_reg
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(m_ip_payload_axis_tuser_int),
        .Q(temp_m_ip_payload_axis_tuser_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5500000045405500)) 
    temp_m_ip_payload_axis_tvalid_reg_i_1__0
       (.I0(sync_reg),
        .I1(m_ip_payload_axis_tvalid_int),
        .I2(m_ip_payload_axis_tvalid_reg_reg_0),
        .I3(temp_m_ip_payload_axis_tvalid_reg),
        .I4(m_ip_payload_axis_tready_int_reg),
        .I5(ip_rx_ip_payload_axis_tready),
        .O(temp_m_ip_payload_axis_tvalid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_ip_payload_axis_tvalid_reg_reg
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(1'b1),
        .D(temp_m_ip_payload_axis_tvalid_reg_i_1__0_n_0),
        .Q(temp_m_ip_payload_axis_tvalid_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    temp_m_udp_payload_axis_tlast_reg_i_1
       (.I0(m_ip_payload_axis_tlast_reg_reg_0),
        .I1(temp_m_udp_payload_axis_tlast_reg_reg[1]),
        .O(m_udp_payload_axis_tlast_int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry
       (.CI(1'b0),
        .CO({word_count_next0_carry_n_0,word_count_next0_carry_n_1,word_count_next0_carry_n_2,word_count_next0_carry_n_3}),
        .CYINIT(sel0__1[0]),
        .DI(sel0__1[4:1]),
        .O(in30[4:1]),
        .S({word_count_next0_carry_i_1_n_0,word_count_next0_carry_i_2_n_0,word_count_next0_carry_i_3_n_0,word_count_next0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry__0
       (.CI(word_count_next0_carry_n_0),
        .CO({word_count_next0_carry__0_n_0,word_count_next0_carry__0_n_1,word_count_next0_carry__0_n_2,word_count_next0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sel0__1[8:5]),
        .O(in30[8:5]),
        .S({word_count_next0_carry__0_i_1_n_0,word_count_next0_carry__0_i_2_n_0,word_count_next0_carry__0_i_3_n_0,word_count_next0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_1
       (.I0(sel0__1[8]),
        .O(word_count_next0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_2
       (.I0(sel0__1[7]),
        .O(word_count_next0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_3
       (.I0(sel0__1[6]),
        .O(word_count_next0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_4
       (.I0(sel0__1[5]),
        .O(word_count_next0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry__1
       (.CI(word_count_next0_carry__0_n_0),
        .CO({word_count_next0_carry__1_n_0,word_count_next0_carry__1_n_1,word_count_next0_carry__1_n_2,word_count_next0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sel0__1[12:9]),
        .O(in30[12:9]),
        .S({word_count_next0_carry__1_i_1_n_0,word_count_next0_carry__1_i_2_n_0,word_count_next0_carry__1_i_3_n_0,word_count_next0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_1
       (.I0(sel0__1[12]),
        .O(word_count_next0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_2
       (.I0(sel0__1[11]),
        .O(word_count_next0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_3
       (.I0(sel0__1[10]),
        .O(word_count_next0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_4
       (.I0(sel0__1[9]),
        .O(word_count_next0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry__2
       (.CI(word_count_next0_carry__1_n_0),
        .CO({NLW_word_count_next0_carry__2_CO_UNCONNECTED[3:2],word_count_next0_carry__2_n_2,word_count_next0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sel0__1[14:13]}),
        .O({NLW_word_count_next0_carry__2_O_UNCONNECTED[3],in30[15:13]}),
        .S({1'b0,word_count_next0_carry__2_i_1_n_0,word_count_next0_carry__2_i_2_n_0,word_count_next0_carry__2_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__2_i_1
       (.I0(sel0__1[15]),
        .O(word_count_next0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__2_i_2
       (.I0(sel0__1[14]),
        .O(word_count_next0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__2_i_3
       (.I0(sel0__1[13]),
        .O(word_count_next0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry_i_1
       (.I0(sel0__1[4]),
        .O(word_count_next0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry_i_2
       (.I0(sel0__1[3]),
        .O(word_count_next0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry_i_3
       (.I0(sel0__1[2]),
        .O(word_count_next0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry_i_4
       (.I0(sel0__1[1]),
        .O(word_count_next0_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\word_count_next0_inferred__0/i__carry_n_0 ,\word_count_next0_inferred__0/i__carry_n_1 ,\word_count_next0_inferred__0/i__carry_n_2 ,\word_count_next0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_ip_length_reg_reg_n_0_[3] ,\m_ip_length_reg_reg_n_0_[2] ,1'b0}),
        .O(in29[4:1]),
        .S({\m_ip_length_reg_reg_n_0_[4] ,i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,\m_ip_length_reg_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry__0 
       (.CI(\word_count_next0_inferred__0/i__carry_n_0 ),
        .CO({\word_count_next0_inferred__0/i__carry__0_n_0 ,\word_count_next0_inferred__0/i__carry__0_n_1 ,\word_count_next0_inferred__0/i__carry__0_n_2 ,\word_count_next0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_ip_length_reg_reg_n_0_[8] ,\m_ip_length_reg_reg_n_0_[7] ,\m_ip_length_reg_reg_n_0_[6] ,\m_ip_length_reg_reg_n_0_[5] }),
        .O(in29[8:5]),
        .S({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry__1 
       (.CI(\word_count_next0_inferred__0/i__carry__0_n_0 ),
        .CO({\word_count_next0_inferred__0/i__carry__1_n_0 ,\word_count_next0_inferred__0/i__carry__1_n_1 ,\word_count_next0_inferred__0/i__carry__1_n_2 ,\word_count_next0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_ip_length_reg_reg_n_0_[12] ,\m_ip_length_reg_reg_n_0_[11] ,\m_ip_length_reg_reg_n_0_[10] ,\m_ip_length_reg_reg_n_0_[9] }),
        .O(in29[12:9]),
        .S({i__carry__1_i_1__1_n_0,i__carry__1_i_2__1_n_0,i__carry__1_i_3__1_n_0,i__carry__1_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry__2 
       (.CI(\word_count_next0_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED [3:2],\word_count_next0_inferred__0/i__carry__2_n_2 ,\word_count_next0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_ip_length_reg_reg_n_0_[14] ,\m_ip_length_reg_reg_n_0_[13] }),
        .O({\NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED [3],in29[15:13]}),
        .S({1'b0,i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0}));
  LUT5 #(
    .INIT(32'h02FF3200)) 
    \word_count_reg[0]_i_1 
       (.I0(\m_ip_length_reg_reg_n_0_[0] ),
        .I1(state_reg[2]),
        .I2(state_reg[1]),
        .I3(\word_count_reg[15]_i_1_n_0 ),
        .I4(sel0__1[0]),
        .O(\word_count_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[10]_i_1 
       (.I0(in30[10]),
        .I1(state_reg[1]),
        .I2(in29[10]),
        .O(\word_count_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[11]_i_1 
       (.I0(in30[11]),
        .I1(state_reg[1]),
        .I2(in29[11]),
        .O(\word_count_reg[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[12]_i_1 
       (.I0(in30[12]),
        .I1(state_reg[1]),
        .I2(in29[12]),
        .O(\word_count_reg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[13]_i_1 
       (.I0(in30[13]),
        .I1(state_reg[1]),
        .I2(in29[13]),
        .O(\word_count_reg[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[14]_i_1 
       (.I0(in30[14]),
        .I1(state_reg[1]),
        .I2(in29[14]),
        .O(\word_count_reg[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3010101010101010)) 
    \word_count_reg[15]_i_1 
       (.I0(state_reg[1]),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(s_eth_payload_axis_tready_reg_reg_0),
        .I4(\hdr_sum_reg_reg[0]_0 ),
        .I5(rx_eth_payload_axis_tvalid),
        .O(\word_count_reg[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[15]_i_2 
       (.I0(in30[15]),
        .I1(state_reg[1]),
        .I2(in29[15]),
        .O(\word_count_reg[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[1]_i_1 
       (.I0(in30[1]),
        .I1(state_reg[1]),
        .I2(in29[1]),
        .O(\word_count_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[2]_i_1 
       (.I0(in30[2]),
        .I1(state_reg[1]),
        .I2(in29[2]),
        .O(\word_count_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[3]_i_1 
       (.I0(in30[3]),
        .I1(state_reg[1]),
        .I2(in29[3]),
        .O(\word_count_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[4]_i_1 
       (.I0(in30[4]),
        .I1(state_reg[1]),
        .I2(in29[4]),
        .O(\word_count_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[5]_i_1 
       (.I0(in30[5]),
        .I1(state_reg[1]),
        .I2(in29[5]),
        .O(\word_count_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[6]_i_1 
       (.I0(in30[6]),
        .I1(state_reg[1]),
        .I2(in29[6]),
        .O(\word_count_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[7]_i_1 
       (.I0(in30[7]),
        .I1(state_reg[1]),
        .I2(in29[7]),
        .O(\word_count_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[8]_i_1 
       (.I0(in30[8]),
        .I1(state_reg[1]),
        .I2(in29[8]),
        .O(\word_count_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[9]_i_1 
       (.I0(in30[9]),
        .I1(state_reg[1]),
        .I2(in29[9]),
        .O(\word_count_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[0] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(1'b1),
        .D(\word_count_reg[0]_i_1_n_0 ),
        .Q(sel0__1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[10] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[10]_i_1_n_0 ),
        .Q(sel0__1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[11] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[11]_i_1_n_0 ),
        .Q(sel0__1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[12] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[12]_i_1_n_0 ),
        .Q(sel0__1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[13] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[13]_i_1_n_0 ),
        .Q(sel0__1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[14] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[14]_i_1_n_0 ),
        .Q(sel0__1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[15] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[15]_i_2_n_0 ),
        .Q(sel0__1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[1] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[1]_i_1_n_0 ),
        .Q(sel0__1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[2] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[2]_i_1_n_0 ),
        .Q(sel0__1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[3] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[3]_i_1_n_0 ),
        .Q(sel0__1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[4] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[4]_i_1_n_0 ),
        .Q(sel0__1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[5] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[5]_i_1_n_0 ),
        .Q(sel0__1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[6] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[6]_i_1_n_0 ),
        .Q(sel0__1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[7] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[7]_i_1_n_0 ),
        .Q(sel0__1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[8] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[8]_i_1_n_0 ),
        .Q(sel0__1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[9] 
       (.C(m_ip_payload_axis_tuser_reg_reg_1),
        .CE(\word_count_reg[15]_i_1_n_0 ),
        .D(\word_count_reg[9]_i_1_n_0 ),
        .Q(sel0__1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ip_eth_tx" *) 
module design_1_axis_udp_ethernet_0_0_ip_eth_tx
   (ip_tx_eth_payload_axis_tlast,
    m_eth_payload_axis_tready_int_reg_reg_0,
    m_eth_payload_axis_tuser_reg_reg_0,
    s_ip_payload_axis_tready_reg_reg_0,
    ip_tx_eth_hdr_valid,
    m_eth_payload_axis_tvalid_reg_reg_0,
    current_s_tlast,
    D,
    s_ip_payload_axis_tready_reg_reg_1,
    m_eth_type_reg0,
    outgoing_ip_hdr_valid_next,
    \m_eth_dest_mac_reg_reg[47]_0 ,
    \m_eth_payload_axis_tdata_reg_reg[7]_0 ,
    \m_eth_payload_axis_tdata_reg_reg[7]_1 ,
    E,
    temp_m_eth_payload_axis_tlast_reg_reg_0,
    ip_tx_ip_protocol,
    sync_reg,
    \temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ,
    s_ip_payload_axis_tready_reg_reg_2,
    grant_valid,
    m_eth_payload_axis_tready_int_reg_0,
    grant_encoded,
    \m_eth_payload_axis_tdata_reg_reg[6]_0 ,
    ip_tx_ip_payload_axis_tlast,
    arp_tx_eth_payload_axis_tlast,
    ip_tx_ip_payload_axis_tvalid,
    ip_tx_ip_payload_axis_tuser,
    \FSM_onehot_state_reg_reg[0]_0 ,
    outgoing_ip_hdr_valid_reg,
    m_eth_hdr_valid_reg_reg_0,
    \temp_m_eth_payload_axis_tdata_reg_reg[7]_1 ,
    arp_response_valid,
    Q,
    drop_packet_reg,
    data13,
    outgoing_ip_hdr_valid_reg_reg,
    \m_eth_dest_mac_reg_reg[47]_1 ,
    \temp_m_eth_payload_axis_tdata_reg_reg[7]_2 ,
    \m_eth_dest_mac_reg_reg[47]_2 ,
    \ip_length_reg_reg[15]_0 ,
    \ip_ttl_reg_reg[7]_0 ,
    \ip_source_ip_reg_reg[31]_0 ,
    \ip_dest_ip_reg_reg[31]_0 );
  output ip_tx_eth_payload_axis_tlast;
  output m_eth_payload_axis_tready_int_reg_reg_0;
  output m_eth_payload_axis_tuser_reg_reg_0;
  output s_ip_payload_axis_tready_reg_reg_0;
  output ip_tx_eth_hdr_valid;
  output m_eth_payload_axis_tvalid_reg_reg_0;
  output current_s_tlast;
  output [0:0]D;
  output s_ip_payload_axis_tready_reg_reg_1;
  output [0:0]m_eth_type_reg0;
  output outgoing_ip_hdr_valid_next;
  output [47:0]\m_eth_dest_mac_reg_reg[47]_0 ;
  output [7:0]\m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  output [7:0]\m_eth_payload_axis_tdata_reg_reg[7]_1 ;
  input [0:0]E;
  input temp_m_eth_payload_axis_tlast_reg_reg_0;
  input [0:0]ip_tx_ip_protocol;
  input [0:0]sync_reg;
  input [0:0]\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  input s_ip_payload_axis_tready_reg_reg_2;
  input grant_valid;
  input m_eth_payload_axis_tready_int_reg_0;
  input grant_encoded;
  input \m_eth_payload_axis_tdata_reg_reg[6]_0 ;
  input ip_tx_ip_payload_axis_tlast;
  input arp_tx_eth_payload_axis_tlast;
  input ip_tx_ip_payload_axis_tvalid;
  input ip_tx_ip_payload_axis_tuser;
  input \FSM_onehot_state_reg_reg[0]_0 ;
  input outgoing_ip_hdr_valid_reg;
  input [0:0]m_eth_hdr_valid_reg_reg_0;
  input [7:0]\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 ;
  input arp_response_valid;
  input [1:0]Q;
  input drop_packet_reg;
  input [0:0]data13;
  input outgoing_ip_hdr_valid_reg_reg;
  input [47:0]\m_eth_dest_mac_reg_reg[47]_1 ;
  input [7:0]\temp_m_eth_payload_axis_tdata_reg_reg[7]_2 ;
  input [47:0]\m_eth_dest_mac_reg_reg[47]_2 ;
  input [15:0]\ip_length_reg_reg[15]_0 ;
  input [1:0]\ip_ttl_reg_reg[7]_0 ;
  input [11:0]\ip_source_ip_reg_reg[31]_0 ;
  input [31:0]\ip_dest_ip_reg_reg[31]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[0]_i_1_n_0 ;
  wire \FSM_onehot_state_reg[1]_i_1_n_0 ;
  wire \FSM_onehot_state_reg[1]_i_2_n_0 ;
  wire \FSM_onehot_state_reg[2]_i_1_n_0 ;
  wire \FSM_onehot_state_reg[2]_i_2_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_1_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_2_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_3_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_4_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_5_n_0 ;
  wire \FSM_onehot_state_reg_reg[0]_0 ;
  wire \FSM_onehot_state_reg_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_reg_n_0_[2] ;
  wire \FSM_onehot_state_reg_reg_n_0_[3] ;
  wire [1:0]Q;
  wire arp_response_valid;
  wire arp_tx_eth_payload_axis_tlast;
  wire [15:0]b;
  wire [15:2]b2_in;
  wire [15:4]b4_in;
  wire [14:14]b6_in;
  wire current_s_tlast;
  wire data0;
  wire [0:0]data13;
  wire [1:0]data13__0;
  wire [7:0]data17;
  wire data2;
  wire data3;
  wire data4;
  wire data5;
  wire data6;
  wire data7;
  wire drop_packet_reg;
  wire g0_b0_n_0;
  wire grant_encoded;
  wire grant_valid;
  wire hdr_ptr_next;
  wire \hdr_ptr_reg[0]_i_1_n_0 ;
  wire \hdr_ptr_reg[1]_i_1_n_0 ;
  wire \hdr_ptr_reg[2]_i_1__0_n_0 ;
  wire \hdr_ptr_reg[3]_i_1__0_n_0 ;
  wire \hdr_ptr_reg[4]_i_1_n_0 ;
  wire \hdr_ptr_reg[5]_i_1__0_n_0 ;
  wire \hdr_ptr_reg[5]_i_3__0_n_0 ;
  wire hdr_sum_next;
  wire \hdr_sum_reg[0]_i_1_n_0 ;
  wire \hdr_sum_reg[11]_i_10_n_0 ;
  wire \hdr_sum_reg[11]_i_11_n_0 ;
  wire \hdr_sum_reg[11]_i_12_n_0 ;
  wire \hdr_sum_reg[11]_i_13_n_0 ;
  wire \hdr_sum_reg[11]_i_14_n_0 ;
  wire \hdr_sum_reg[11]_i_15_n_0 ;
  wire \hdr_sum_reg[11]_i_16_n_0 ;
  wire \hdr_sum_reg[11]_i_17_n_0 ;
  wire \hdr_sum_reg[11]_i_18_n_0 ;
  wire \hdr_sum_reg[11]_i_19_n_0 ;
  wire \hdr_sum_reg[11]_i_21_n_0 ;
  wire \hdr_sum_reg[11]_i_22_n_0 ;
  wire \hdr_sum_reg[11]_i_23_n_0 ;
  wire \hdr_sum_reg[11]_i_24_n_0 ;
  wire \hdr_sum_reg[11]_i_25_n_0 ;
  wire \hdr_sum_reg[11]_i_26_n_0 ;
  wire \hdr_sum_reg[11]_i_27_n_0 ;
  wire \hdr_sum_reg[11]_i_28_n_0 ;
  wire \hdr_sum_reg[11]_i_32_n_0 ;
  wire \hdr_sum_reg[11]_i_33_n_0 ;
  wire \hdr_sum_reg[11]_i_34_n_0 ;
  wire \hdr_sum_reg[11]_i_35_n_0 ;
  wire \hdr_sum_reg[11]_i_36_n_0 ;
  wire \hdr_sum_reg[11]_i_37_n_0 ;
  wire \hdr_sum_reg[11]_i_8_n_0 ;
  wire \hdr_sum_reg[11]_i_9_n_0 ;
  wire \hdr_sum_reg[15]_i_10_n_0 ;
  wire \hdr_sum_reg[15]_i_11_n_0 ;
  wire \hdr_sum_reg[15]_i_12_n_0 ;
  wire \hdr_sum_reg[15]_i_13_n_0 ;
  wire \hdr_sum_reg[15]_i_14_n_0 ;
  wire \hdr_sum_reg[15]_i_15_n_0 ;
  wire \hdr_sum_reg[15]_i_16_n_0 ;
  wire \hdr_sum_reg[15]_i_17_n_0 ;
  wire \hdr_sum_reg[15]_i_18_n_0 ;
  wire \hdr_sum_reg[15]_i_19_n_0 ;
  wire \hdr_sum_reg[15]_i_1_n_0 ;
  wire \hdr_sum_reg[15]_i_20_n_0 ;
  wire \hdr_sum_reg[15]_i_22_n_0 ;
  wire \hdr_sum_reg[15]_i_23_n_0 ;
  wire \hdr_sum_reg[15]_i_24_n_0 ;
  wire \hdr_sum_reg[15]_i_25_n_0 ;
  wire \hdr_sum_reg[15]_i_26_n_0 ;
  wire \hdr_sum_reg[15]_i_27_n_0 ;
  wire \hdr_sum_reg[15]_i_28_n_0 ;
  wire \hdr_sum_reg[15]_i_29_n_0 ;
  wire \hdr_sum_reg[15]_i_31_n_0 ;
  wire \hdr_sum_reg[15]_i_34_n_0 ;
  wire \hdr_sum_reg[15]_i_35_n_0 ;
  wire \hdr_sum_reg[15]_i_9_n_0 ;
  wire \hdr_sum_reg[1]_i_1_n_0 ;
  wire \hdr_sum_reg[2]_i_1_n_0 ;
  wire \hdr_sum_reg[3]_i_10_n_0 ;
  wire \hdr_sum_reg[3]_i_13_n_0 ;
  wire \hdr_sum_reg[3]_i_14_n_0 ;
  wire \hdr_sum_reg[3]_i_15_n_0 ;
  wire \hdr_sum_reg[3]_i_16_n_0 ;
  wire \hdr_sum_reg[3]_i_17_n_0 ;
  wire \hdr_sum_reg[3]_i_1_n_0 ;
  wire \hdr_sum_reg[3]_i_24_n_0 ;
  wire \hdr_sum_reg[3]_i_25_n_0 ;
  wire \hdr_sum_reg[3]_i_26_n_0 ;
  wire \hdr_sum_reg[3]_i_27_n_0 ;
  wire \hdr_sum_reg[3]_i_28_n_0 ;
  wire \hdr_sum_reg[3]_i_29_n_0 ;
  wire \hdr_sum_reg[3]_i_30_n_0 ;
  wire \hdr_sum_reg[3]_i_31_n_0 ;
  wire \hdr_sum_reg[3]_i_33_n_0 ;
  wire \hdr_sum_reg[3]_i_34_n_0 ;
  wire \hdr_sum_reg[3]_i_36_n_0 ;
  wire \hdr_sum_reg[3]_i_37_n_0 ;
  wire \hdr_sum_reg[3]_i_38_n_0 ;
  wire \hdr_sum_reg[3]_i_39_n_0 ;
  wire \hdr_sum_reg[3]_i_3_n_0 ;
  wire \hdr_sum_reg[3]_i_40_n_0 ;
  wire \hdr_sum_reg[3]_i_41_n_0 ;
  wire \hdr_sum_reg[3]_i_42_n_0 ;
  wire \hdr_sum_reg[3]_i_43_n_0 ;
  wire \hdr_sum_reg[3]_i_7_n_0 ;
  wire \hdr_sum_reg[3]_i_8_n_0 ;
  wire \hdr_sum_reg[4]_i_1_n_0 ;
  wire \hdr_sum_reg[5]_i_1_n_0 ;
  wire \hdr_sum_reg[6]_i_1_n_0 ;
  wire \hdr_sum_reg[7]_i_10_n_0 ;
  wire \hdr_sum_reg[7]_i_11_n_0 ;
  wire \hdr_sum_reg[7]_i_12_n_0 ;
  wire \hdr_sum_reg[7]_i_13_n_0 ;
  wire \hdr_sum_reg[7]_i_14_n_0 ;
  wire \hdr_sum_reg[7]_i_15_n_0 ;
  wire \hdr_sum_reg[7]_i_16_n_0 ;
  wire \hdr_sum_reg[7]_i_17_n_0 ;
  wire \hdr_sum_reg[7]_i_18_n_0 ;
  wire \hdr_sum_reg[7]_i_19_n_0 ;
  wire \hdr_sum_reg[7]_i_20_n_0 ;
  wire \hdr_sum_reg[7]_i_21_n_0 ;
  wire \hdr_sum_reg[7]_i_23_n_0 ;
  wire \hdr_sum_reg[7]_i_24_n_0 ;
  wire \hdr_sum_reg[7]_i_25_n_0 ;
  wire \hdr_sum_reg[7]_i_26_n_0 ;
  wire \hdr_sum_reg[7]_i_27_n_0 ;
  wire \hdr_sum_reg[7]_i_28_n_0 ;
  wire \hdr_sum_reg[7]_i_29_n_0 ;
  wire \hdr_sum_reg[7]_i_2__0_n_0 ;
  wire \hdr_sum_reg[7]_i_30_n_0 ;
  wire \hdr_sum_reg[7]_i_33_n_0 ;
  wire \hdr_sum_reg[7]_i_34_n_0 ;
  wire \hdr_sum_reg[7]_i_35_n_0 ;
  wire \hdr_sum_reg[7]_i_36_n_0 ;
  wire \hdr_sum_reg[7]_i_37_n_0 ;
  wire \hdr_sum_reg_reg[11]_i_1_n_0 ;
  wire \hdr_sum_reg_reg[11]_i_1_n_1 ;
  wire \hdr_sum_reg_reg[11]_i_1_n_2 ;
  wire \hdr_sum_reg_reg[11]_i_1_n_3 ;
  wire \hdr_sum_reg_reg[11]_i_1_n_4 ;
  wire \hdr_sum_reg_reg[11]_i_1_n_5 ;
  wire \hdr_sum_reg_reg[11]_i_1_n_6 ;
  wire \hdr_sum_reg_reg[11]_i_1_n_7 ;
  wire \hdr_sum_reg_reg[11]_i_20_n_0 ;
  wire \hdr_sum_reg_reg[11]_i_20_n_1 ;
  wire \hdr_sum_reg_reg[11]_i_20_n_2 ;
  wire \hdr_sum_reg_reg[11]_i_20_n_3 ;
  wire \hdr_sum_reg_reg[11]_i_20_n_4 ;
  wire \hdr_sum_reg_reg[11]_i_20_n_5 ;
  wire \hdr_sum_reg_reg[11]_i_20_n_6 ;
  wire \hdr_sum_reg_reg[11]_i_20_n_7 ;
  wire \hdr_sum_reg_reg[11]_i_29_n_0 ;
  wire \hdr_sum_reg_reg[11]_i_29_n_1 ;
  wire \hdr_sum_reg_reg[11]_i_29_n_2 ;
  wire \hdr_sum_reg_reg[11]_i_29_n_3 ;
  wire \hdr_sum_reg_reg[11]_i_29_n_4 ;
  wire \hdr_sum_reg_reg[11]_i_29_n_5 ;
  wire \hdr_sum_reg_reg[11]_i_29_n_6 ;
  wire \hdr_sum_reg_reg[11]_i_29_n_7 ;
  wire \hdr_sum_reg_reg[11]_i_30_n_0 ;
  wire \hdr_sum_reg_reg[11]_i_30_n_1 ;
  wire \hdr_sum_reg_reg[11]_i_30_n_2 ;
  wire \hdr_sum_reg_reg[11]_i_30_n_3 ;
  wire \hdr_sum_reg_reg[11]_i_30_n_4 ;
  wire \hdr_sum_reg_reg[11]_i_30_n_5 ;
  wire \hdr_sum_reg_reg[11]_i_30_n_6 ;
  wire \hdr_sum_reg_reg[11]_i_31_n_0 ;
  wire \hdr_sum_reg_reg[11]_i_31_n_1 ;
  wire \hdr_sum_reg_reg[11]_i_31_n_2 ;
  wire \hdr_sum_reg_reg[11]_i_31_n_3 ;
  wire \hdr_sum_reg_reg[11]_i_31_n_4 ;
  wire \hdr_sum_reg_reg[11]_i_31_n_5 ;
  wire \hdr_sum_reg_reg[11]_i_31_n_6 ;
  wire \hdr_sum_reg_reg[11]_i_31_n_7 ;
  wire \hdr_sum_reg_reg[11]_i_6_n_0 ;
  wire \hdr_sum_reg_reg[11]_i_6_n_1 ;
  wire \hdr_sum_reg_reg[11]_i_6_n_2 ;
  wire \hdr_sum_reg_reg[11]_i_6_n_3 ;
  wire \hdr_sum_reg_reg[11]_i_6_n_4 ;
  wire \hdr_sum_reg_reg[11]_i_6_n_5 ;
  wire \hdr_sum_reg_reg[11]_i_6_n_6 ;
  wire \hdr_sum_reg_reg[11]_i_6_n_7 ;
  wire \hdr_sum_reg_reg[11]_i_7_n_0 ;
  wire \hdr_sum_reg_reg[11]_i_7_n_1 ;
  wire \hdr_sum_reg_reg[11]_i_7_n_2 ;
  wire \hdr_sum_reg_reg[11]_i_7_n_3 ;
  wire \hdr_sum_reg_reg[11]_i_7_n_4 ;
  wire \hdr_sum_reg_reg[11]_i_7_n_5 ;
  wire \hdr_sum_reg_reg[11]_i_7_n_6 ;
  wire \hdr_sum_reg_reg[11]_i_7_n_7 ;
  wire \hdr_sum_reg_reg[15]_i_21_n_0 ;
  wire \hdr_sum_reg_reg[15]_i_21_n_1 ;
  wire \hdr_sum_reg_reg[15]_i_21_n_2 ;
  wire \hdr_sum_reg_reg[15]_i_21_n_3 ;
  wire \hdr_sum_reg_reg[15]_i_21_n_4 ;
  wire \hdr_sum_reg_reg[15]_i_21_n_5 ;
  wire \hdr_sum_reg_reg[15]_i_21_n_6 ;
  wire \hdr_sum_reg_reg[15]_i_21_n_7 ;
  wire \hdr_sum_reg_reg[15]_i_2_n_1 ;
  wire \hdr_sum_reg_reg[15]_i_2_n_2 ;
  wire \hdr_sum_reg_reg[15]_i_2_n_3 ;
  wire \hdr_sum_reg_reg[15]_i_2_n_4 ;
  wire \hdr_sum_reg_reg[15]_i_2_n_5 ;
  wire \hdr_sum_reg_reg[15]_i_2_n_6 ;
  wire \hdr_sum_reg_reg[15]_i_2_n_7 ;
  wire \hdr_sum_reg_reg[15]_i_30_n_0 ;
  wire \hdr_sum_reg_reg[15]_i_30_n_1 ;
  wire \hdr_sum_reg_reg[15]_i_30_n_2 ;
  wire \hdr_sum_reg_reg[15]_i_30_n_3 ;
  wire \hdr_sum_reg_reg[15]_i_30_n_4 ;
  wire \hdr_sum_reg_reg[15]_i_30_n_5 ;
  wire \hdr_sum_reg_reg[15]_i_30_n_6 ;
  wire \hdr_sum_reg_reg[15]_i_30_n_7 ;
  wire \hdr_sum_reg_reg[15]_i_32_n_0 ;
  wire \hdr_sum_reg_reg[15]_i_32_n_1 ;
  wire \hdr_sum_reg_reg[15]_i_32_n_2 ;
  wire \hdr_sum_reg_reg[15]_i_32_n_3 ;
  wire \hdr_sum_reg_reg[15]_i_32_n_4 ;
  wire \hdr_sum_reg_reg[15]_i_32_n_5 ;
  wire \hdr_sum_reg_reg[15]_i_32_n_6 ;
  wire \hdr_sum_reg_reg[15]_i_32_n_7 ;
  wire \hdr_sum_reg_reg[15]_i_33_n_0 ;
  wire \hdr_sum_reg_reg[15]_i_33_n_1 ;
  wire \hdr_sum_reg_reg[15]_i_33_n_2 ;
  wire \hdr_sum_reg_reg[15]_i_33_n_3 ;
  wire \hdr_sum_reg_reg[15]_i_33_n_4 ;
  wire \hdr_sum_reg_reg[15]_i_33_n_5 ;
  wire \hdr_sum_reg_reg[15]_i_33_n_6 ;
  wire \hdr_sum_reg_reg[15]_i_33_n_7 ;
  wire \hdr_sum_reg_reg[15]_i_7_n_0 ;
  wire \hdr_sum_reg_reg[15]_i_7_n_1 ;
  wire \hdr_sum_reg_reg[15]_i_7_n_2 ;
  wire \hdr_sum_reg_reg[15]_i_7_n_3 ;
  wire \hdr_sum_reg_reg[15]_i_7_n_4 ;
  wire \hdr_sum_reg_reg[15]_i_7_n_5 ;
  wire \hdr_sum_reg_reg[15]_i_7_n_6 ;
  wire \hdr_sum_reg_reg[15]_i_7_n_7 ;
  wire \hdr_sum_reg_reg[15]_i_8_n_0 ;
  wire \hdr_sum_reg_reg[15]_i_8_n_1 ;
  wire \hdr_sum_reg_reg[15]_i_8_n_2 ;
  wire \hdr_sum_reg_reg[15]_i_8_n_3 ;
  wire \hdr_sum_reg_reg[15]_i_8_n_4 ;
  wire \hdr_sum_reg_reg[15]_i_8_n_5 ;
  wire \hdr_sum_reg_reg[15]_i_8_n_6 ;
  wire \hdr_sum_reg_reg[15]_i_8_n_7 ;
  wire \hdr_sum_reg_reg[3]_i_11_n_0 ;
  wire \hdr_sum_reg_reg[3]_i_11_n_1 ;
  wire \hdr_sum_reg_reg[3]_i_11_n_2 ;
  wire \hdr_sum_reg_reg[3]_i_11_n_3 ;
  wire \hdr_sum_reg_reg[3]_i_11_n_4 ;
  wire \hdr_sum_reg_reg[3]_i_11_n_5 ;
  wire \hdr_sum_reg_reg[3]_i_11_n_6 ;
  wire \hdr_sum_reg_reg[3]_i_11_n_7 ;
  wire \hdr_sum_reg_reg[3]_i_12_n_0 ;
  wire \hdr_sum_reg_reg[3]_i_12_n_1 ;
  wire \hdr_sum_reg_reg[3]_i_12_n_2 ;
  wire \hdr_sum_reg_reg[3]_i_12_n_3 ;
  wire \hdr_sum_reg_reg[3]_i_12_n_4 ;
  wire \hdr_sum_reg_reg[3]_i_12_n_5 ;
  wire \hdr_sum_reg_reg[3]_i_12_n_6 ;
  wire \hdr_sum_reg_reg[3]_i_12_n_7 ;
  wire \hdr_sum_reg_reg[3]_i_20_n_3 ;
  wire \hdr_sum_reg_reg[3]_i_20_n_6 ;
  wire \hdr_sum_reg_reg[3]_i_20_n_7 ;
  wire \hdr_sum_reg_reg[3]_i_21_n_3 ;
  wire \hdr_sum_reg_reg[3]_i_21_n_6 ;
  wire \hdr_sum_reg_reg[3]_i_21_n_7 ;
  wire \hdr_sum_reg_reg[3]_i_23_n_3 ;
  wire \hdr_sum_reg_reg[3]_i_23_n_6 ;
  wire \hdr_sum_reg_reg[3]_i_2_n_0 ;
  wire \hdr_sum_reg_reg[3]_i_2_n_1 ;
  wire \hdr_sum_reg_reg[3]_i_2_n_2 ;
  wire \hdr_sum_reg_reg[3]_i_2_n_3 ;
  wire \hdr_sum_reg_reg[3]_i_2_n_4 ;
  wire \hdr_sum_reg_reg[3]_i_2_n_5 ;
  wire \hdr_sum_reg_reg[3]_i_2_n_6 ;
  wire \hdr_sum_reg_reg[3]_i_2_n_7 ;
  wire \hdr_sum_reg_reg[3]_i_32_n_0 ;
  wire \hdr_sum_reg_reg[3]_i_32_n_1 ;
  wire \hdr_sum_reg_reg[3]_i_32_n_2 ;
  wire \hdr_sum_reg_reg[3]_i_32_n_3 ;
  wire \hdr_sum_reg_reg[3]_i_32_n_4 ;
  wire \hdr_sum_reg_reg[3]_i_32_n_5 ;
  wire \hdr_sum_reg_reg[3]_i_32_n_6 ;
  wire \hdr_sum_reg_reg[3]_i_32_n_7 ;
  wire \hdr_sum_reg_reg[3]_i_35_n_0 ;
  wire \hdr_sum_reg_reg[3]_i_35_n_1 ;
  wire \hdr_sum_reg_reg[3]_i_35_n_2 ;
  wire \hdr_sum_reg_reg[3]_i_35_n_3 ;
  wire \hdr_sum_reg_reg[3]_i_35_n_4 ;
  wire \hdr_sum_reg_reg[3]_i_35_n_5 ;
  wire \hdr_sum_reg_reg[3]_i_35_n_6 ;
  wire \hdr_sum_reg_reg[3]_i_35_n_7 ;
  wire \hdr_sum_reg_reg[7]_i_22_n_0 ;
  wire \hdr_sum_reg_reg[7]_i_22_n_1 ;
  wire \hdr_sum_reg_reg[7]_i_22_n_2 ;
  wire \hdr_sum_reg_reg[7]_i_22_n_3 ;
  wire \hdr_sum_reg_reg[7]_i_22_n_4 ;
  wire \hdr_sum_reg_reg[7]_i_22_n_5 ;
  wire \hdr_sum_reg_reg[7]_i_22_n_6 ;
  wire \hdr_sum_reg_reg[7]_i_22_n_7 ;
  wire \hdr_sum_reg_reg[7]_i_31_n_0 ;
  wire \hdr_sum_reg_reg[7]_i_31_n_1 ;
  wire \hdr_sum_reg_reg[7]_i_31_n_2 ;
  wire \hdr_sum_reg_reg[7]_i_31_n_3 ;
  wire \hdr_sum_reg_reg[7]_i_31_n_4 ;
  wire \hdr_sum_reg_reg[7]_i_31_n_5 ;
  wire \hdr_sum_reg_reg[7]_i_31_n_6 ;
  wire \hdr_sum_reg_reg[7]_i_31_n_7 ;
  wire \hdr_sum_reg_reg[7]_i_32_n_0 ;
  wire \hdr_sum_reg_reg[7]_i_32_n_1 ;
  wire \hdr_sum_reg_reg[7]_i_32_n_2 ;
  wire \hdr_sum_reg_reg[7]_i_32_n_3 ;
  wire \hdr_sum_reg_reg[7]_i_32_n_4 ;
  wire \hdr_sum_reg_reg[7]_i_32_n_5 ;
  wire \hdr_sum_reg_reg[7]_i_32_n_6 ;
  wire \hdr_sum_reg_reg[7]_i_3_n_0 ;
  wire \hdr_sum_reg_reg[7]_i_3_n_1 ;
  wire \hdr_sum_reg_reg[7]_i_3_n_2 ;
  wire \hdr_sum_reg_reg[7]_i_3_n_3 ;
  wire \hdr_sum_reg_reg[7]_i_3_n_4 ;
  wire \hdr_sum_reg_reg[7]_i_3_n_5 ;
  wire \hdr_sum_reg_reg[7]_i_3_n_6 ;
  wire \hdr_sum_reg_reg[7]_i_3_n_7 ;
  wire \hdr_sum_reg_reg[7]_i_8_n_0 ;
  wire \hdr_sum_reg_reg[7]_i_8_n_1 ;
  wire \hdr_sum_reg_reg[7]_i_8_n_2 ;
  wire \hdr_sum_reg_reg[7]_i_8_n_3 ;
  wire \hdr_sum_reg_reg[7]_i_8_n_4 ;
  wire \hdr_sum_reg_reg[7]_i_8_n_5 ;
  wire \hdr_sum_reg_reg[7]_i_8_n_6 ;
  wire \hdr_sum_reg_reg[7]_i_8_n_7 ;
  wire \hdr_sum_reg_reg[7]_i_9_n_0 ;
  wire \hdr_sum_reg_reg[7]_i_9_n_1 ;
  wire \hdr_sum_reg_reg[7]_i_9_n_2 ;
  wire \hdr_sum_reg_reg[7]_i_9_n_3 ;
  wire \hdr_sum_reg_reg[7]_i_9_n_4 ;
  wire \hdr_sum_reg_reg[7]_i_9_n_5 ;
  wire \hdr_sum_reg_reg[7]_i_9_n_6 ;
  wire \hdr_sum_reg_reg[7]_i_9_n_7 ;
  wire \hdr_sum_reg_reg_n_0_[0] ;
  wire \hdr_sum_reg_reg_n_0_[10] ;
  wire \hdr_sum_reg_reg_n_0_[11] ;
  wire \hdr_sum_reg_reg_n_0_[12] ;
  wire \hdr_sum_reg_reg_n_0_[13] ;
  wire \hdr_sum_reg_reg_n_0_[14] ;
  wire \hdr_sum_reg_reg_n_0_[15] ;
  wire \hdr_sum_reg_reg_n_0_[1] ;
  wire \hdr_sum_reg_reg_n_0_[2] ;
  wire \hdr_sum_reg_reg_n_0_[3] ;
  wire \hdr_sum_reg_reg_n_0_[4] ;
  wire \hdr_sum_reg_reg_n_0_[5] ;
  wire \hdr_sum_reg_reg_n_0_[6] ;
  wire \hdr_sum_reg_reg_n_0_[7] ;
  wire \hdr_sum_reg_reg_n_0_[8] ;
  wire \hdr_sum_reg_reg_n_0_[9] ;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__1_i_1__2_n_0;
  wire i__carry__1_i_2__2_n_0;
  wire i__carry__1_i_3__2_n_0;
  wire i__carry__1_i_4__1_n_0;
  wire i__carry__2_i_1__1_n_0;
  wire i__carry__2_i_2__1_n_0;
  wire i__carry__2_i_3__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_4__1_n_0;
  wire [15:1]in22;
  wire [15:1]in23;
  wire [31:0]\ip_dest_ip_reg_reg[31]_0 ;
  wire \ip_dest_ip_reg_reg_n_0_[0] ;
  wire \ip_dest_ip_reg_reg_n_0_[1] ;
  wire \ip_dest_ip_reg_reg_n_0_[2] ;
  wire \ip_dest_ip_reg_reg_n_0_[3] ;
  wire \ip_dest_ip_reg_reg_n_0_[4] ;
  wire \ip_dest_ip_reg_reg_n_0_[5] ;
  wire \ip_dest_ip_reg_reg_n_0_[6] ;
  wire \ip_dest_ip_reg_reg_n_0_[7] ;
  wire [15:0]ip_length_reg;
  wire [15:0]\ip_length_reg_reg[15]_0 ;
  wire [11:0]\ip_source_ip_reg_reg[31]_0 ;
  wire \ip_source_ip_reg_reg_n_0_[6] ;
  wire \ip_source_ip_reg_reg_n_0_[7] ;
  wire [1:0]\ip_ttl_reg_reg[7]_0 ;
  wire ip_tx_eth_hdr_valid;
  wire ip_tx_eth_payload_axis_tlast;
  wire ip_tx_ip_payload_axis_tlast;
  wire ip_tx_ip_payload_axis_tuser;
  wire ip_tx_ip_payload_axis_tvalid;
  wire [0:0]ip_tx_ip_protocol;
  wire \last_word_data_reg[0]_i_1__0_n_0 ;
  wire \last_word_data_reg[0]_i_3_n_0 ;
  wire \last_word_data_reg[0]_i_4_n_0 ;
  wire \last_word_data_reg[0]_i_5__0_n_0 ;
  wire \last_word_data_reg[0]_i_6_n_0 ;
  wire \last_word_data_reg[0]_i_7_n_0 ;
  wire \last_word_data_reg[1]_i_1__0_n_0 ;
  wire \last_word_data_reg[1]_i_3_n_0 ;
  wire \last_word_data_reg[1]_i_4__0_n_0 ;
  wire \last_word_data_reg[1]_i_5_n_0 ;
  wire \last_word_data_reg[1]_i_6_n_0 ;
  wire \last_word_data_reg[2]_i_1__0_n_0 ;
  wire \last_word_data_reg[2]_i_2_n_0 ;
  wire \last_word_data_reg[2]_i_3_n_0 ;
  wire \last_word_data_reg[2]_i_4_n_0 ;
  wire \last_word_data_reg[2]_i_5_n_0 ;
  wire \last_word_data_reg[2]_i_6_n_0 ;
  wire \last_word_data_reg[3]_i_1__0_n_0 ;
  wire \last_word_data_reg[3]_i_3_n_0 ;
  wire \last_word_data_reg[3]_i_4__0_n_0 ;
  wire \last_word_data_reg[3]_i_5_n_0 ;
  wire \last_word_data_reg[3]_i_6_n_0 ;
  wire \last_word_data_reg[4]_i_1__0_n_0 ;
  wire \last_word_data_reg[4]_i_3_n_0 ;
  wire \last_word_data_reg[4]_i_4__0_n_0 ;
  wire \last_word_data_reg[4]_i_5_n_0 ;
  wire \last_word_data_reg[4]_i_6_n_0 ;
  wire \last_word_data_reg[4]_i_7_n_0 ;
  wire \last_word_data_reg[5]_i_1__0_n_0 ;
  wire \last_word_data_reg[5]_i_3_n_0 ;
  wire \last_word_data_reg[5]_i_4__0_n_0 ;
  wire \last_word_data_reg[5]_i_5_n_0 ;
  wire \last_word_data_reg[5]_i_6_n_0 ;
  wire \last_word_data_reg[6]_i_1__0_n_0 ;
  wire \last_word_data_reg[6]_i_2_n_0 ;
  wire \last_word_data_reg[6]_i_3_n_0 ;
  wire \last_word_data_reg[6]_i_4_n_0 ;
  wire \last_word_data_reg[6]_i_5_n_0 ;
  wire \last_word_data_reg[6]_i_6_n_0 ;
  wire \last_word_data_reg[6]_i_7_n_0 ;
  wire \last_word_data_reg[6]_i_8_n_0 ;
  wire \last_word_data_reg[7]_i_2__0_n_0 ;
  wire \last_word_data_reg[7]_i_4__1_n_0 ;
  wire \last_word_data_reg[7]_i_5_n_0 ;
  wire \last_word_data_reg[7]_i_6_n_0 ;
  wire \last_word_data_reg[7]_i_7_n_0 ;
  wire \last_word_data_reg[7]_i_8_n_0 ;
  wire \last_word_data_reg[7]_i_9_n_0 ;
  wire \last_word_data_reg_reg[0]_i_2_n_0 ;
  wire \last_word_data_reg_reg[1]_i_2_n_0 ;
  wire \last_word_data_reg_reg[3]_i_2_n_0 ;
  wire \last_word_data_reg_reg[4]_i_2_n_0 ;
  wire \last_word_data_reg_reg[5]_i_2_n_0 ;
  wire \last_word_data_reg_reg[7]_i_3_n_0 ;
  wire \last_word_data_reg_reg_n_0_[0] ;
  wire \last_word_data_reg_reg_n_0_[1] ;
  wire \last_word_data_reg_reg_n_0_[2] ;
  wire \last_word_data_reg_reg_n_0_[3] ;
  wire \last_word_data_reg_reg_n_0_[4] ;
  wire \last_word_data_reg_reg_n_0_[5] ;
  wire \last_word_data_reg_reg_n_0_[6] ;
  wire \last_word_data_reg_reg_n_0_[7] ;
  wire [47:0]m_eth_dest_mac_reg;
  wire [47:0]\m_eth_dest_mac_reg_reg[47]_0 ;
  wire [47:0]\m_eth_dest_mac_reg_reg[47]_1 ;
  wire [47:0]\m_eth_dest_mac_reg_reg[47]_2 ;
  wire m_eth_hdr_valid_next;
  wire m_eth_hdr_valid_reg_i_2_n_0;
  wire [0:0]m_eth_hdr_valid_reg_reg_0;
  wire \m_eth_payload_axis_tdata_reg[0]_i_1_n_0 ;
  wire \m_eth_payload_axis_tdata_reg[1]_i_1_n_0 ;
  wire \m_eth_payload_axis_tdata_reg[2]_i_1__1_n_0 ;
  wire \m_eth_payload_axis_tdata_reg[3]_i_1_n_0 ;
  wire \m_eth_payload_axis_tdata_reg[4]_i_1_n_0 ;
  wire \m_eth_payload_axis_tdata_reg[5]_i_1_n_0 ;
  wire \m_eth_payload_axis_tdata_reg[6]_i_1__1_n_0 ;
  wire \m_eth_payload_axis_tdata_reg[7]_i_1_n_0 ;
  wire \m_eth_payload_axis_tdata_reg_reg[6]_0 ;
  wire [7:0]\m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  wire [7:0]\m_eth_payload_axis_tdata_reg_reg[7]_1 ;
  wire m_eth_payload_axis_tlast_int;
  wire m_eth_payload_axis_tlast_reg_i_2_n_0;
  wire m_eth_payload_axis_tready_int_early;
  wire m_eth_payload_axis_tready_int_reg_0;
  wire m_eth_payload_axis_tready_int_reg_i_3_n_0;
  wire m_eth_payload_axis_tready_int_reg_reg_0;
  wire m_eth_payload_axis_tuser_int;
  wire m_eth_payload_axis_tuser_reg_i_1_n_0;
  wire m_eth_payload_axis_tuser_reg_reg_0;
  wire m_eth_payload_axis_tvalid_int;
  wire m_eth_payload_axis_tvalid_reg_i_1_n_0;
  wire m_eth_payload_axis_tvalid_reg_reg_0;
  wire [0:0]m_eth_type_reg0;
  wire outgoing_ip_hdr_ready;
  wire outgoing_ip_hdr_valid_next;
  wire outgoing_ip_hdr_valid_reg;
  wire outgoing_ip_hdr_valid_reg_reg;
  wire [15:1]p_0_out;
  wire s_ip_hdr_ready_next;
  wire s_ip_hdr_ready_reg_i_2_n_0;
  wire s_ip_payload_axis_tready_next;
  wire s_ip_payload_axis_tready_reg_i_3_n_0;
  wire s_ip_payload_axis_tready_reg_reg_0;
  wire s_ip_payload_axis_tready_reg_reg_1;
  wire s_ip_payload_axis_tready_reg_reg_2;
  wire [5:0]sel0;
  wire [15:0]sel0__0;
  wire store_ip_hdr;
  wire store_last_word;
  wire [0:0]sync_reg;
  wire [0:0]\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ;
  wire [7:0]\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 ;
  wire [7:0]\temp_m_eth_payload_axis_tdata_reg_reg[7]_2 ;
  wire \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[7] ;
  wire temp_m_eth_payload_axis_tlast_reg;
  wire temp_m_eth_payload_axis_tlast_reg_reg_0;
  wire temp_m_eth_payload_axis_tuser_reg;
  wire temp_m_eth_payload_axis_tuser_reg_i_2_n_0;
  wire temp_m_eth_payload_axis_tvalid_reg;
  wire temp_m_eth_payload_axis_tvalid_reg_i_1__0_n_0;
  wire word_count_next;
  wire word_count_next0_carry__0_i_1__0_n_0;
  wire word_count_next0_carry__0_i_2__0_n_0;
  wire word_count_next0_carry__0_i_3__0_n_0;
  wire word_count_next0_carry__0_i_4__0_n_0;
  wire word_count_next0_carry__0_n_0;
  wire word_count_next0_carry__0_n_1;
  wire word_count_next0_carry__0_n_2;
  wire word_count_next0_carry__0_n_3;
  wire word_count_next0_carry__1_i_1__0_n_0;
  wire word_count_next0_carry__1_i_2__0_n_0;
  wire word_count_next0_carry__1_i_3__0_n_0;
  wire word_count_next0_carry__1_i_4__0_n_0;
  wire word_count_next0_carry__1_n_0;
  wire word_count_next0_carry__1_n_1;
  wire word_count_next0_carry__1_n_2;
  wire word_count_next0_carry__1_n_3;
  wire word_count_next0_carry__2_i_1__0_n_0;
  wire word_count_next0_carry__2_i_2__0_n_0;
  wire word_count_next0_carry__2_i_3__0_n_0;
  wire word_count_next0_carry__2_n_2;
  wire word_count_next0_carry__2_n_3;
  wire word_count_next0_carry_i_1__0_n_0;
  wire word_count_next0_carry_i_2__0_n_0;
  wire word_count_next0_carry_n_0;
  wire word_count_next0_carry_n_1;
  wire word_count_next0_carry_n_2;
  wire word_count_next0_carry_n_3;
  wire \word_count_next0_inferred__0/i__carry__0_n_0 ;
  wire \word_count_next0_inferred__0/i__carry__0_n_1 ;
  wire \word_count_next0_inferred__0/i__carry__0_n_2 ;
  wire \word_count_next0_inferred__0/i__carry__0_n_3 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_0 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_1 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_2 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_3 ;
  wire \word_count_next0_inferred__0/i__carry__2_n_2 ;
  wire \word_count_next0_inferred__0/i__carry__2_n_3 ;
  wire \word_count_next0_inferred__0/i__carry_n_0 ;
  wire \word_count_next0_inferred__0/i__carry_n_1 ;
  wire \word_count_next0_inferred__0/i__carry_n_2 ;
  wire \word_count_next0_inferred__0/i__carry_n_3 ;
  wire \word_count_reg[0]_i_1_n_0 ;
  wire \word_count_reg[10]_i_1__0_n_0 ;
  wire \word_count_reg[11]_i_1__0_n_0 ;
  wire \word_count_reg[12]_i_1__0_n_0 ;
  wire \word_count_reg[13]_i_1__0_n_0 ;
  wire \word_count_reg[14]_i_1__0_n_0 ;
  wire \word_count_reg[15]_i_2__0_n_0 ;
  wire \word_count_reg[1]_i_1__0_n_0 ;
  wire \word_count_reg[2]_i_1__0_n_0 ;
  wire \word_count_reg[3]_i_1__0_n_0 ;
  wire \word_count_reg[4]_i_1__0_n_0 ;
  wire \word_count_reg[5]_i_1__0_n_0 ;
  wire \word_count_reg[6]_i_1__0_n_0 ;
  wire \word_count_reg[7]_i_1__0_n_0 ;
  wire \word_count_reg[8]_i_1__0_n_0 ;
  wire \word_count_reg[9]_i_1__0_n_0 ;
  wire [0:0]\NLW_hdr_sum_reg_reg[11]_i_30_O_UNCONNECTED ;
  wire [3:3]\NLW_hdr_sum_reg_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_hdr_sum_reg_reg[3]_i_18_CO_UNCONNECTED ;
  wire [3:0]\NLW_hdr_sum_reg_reg[3]_i_18_O_UNCONNECTED ;
  wire [3:1]\NLW_hdr_sum_reg_reg[3]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_hdr_sum_reg_reg[3]_i_19_O_UNCONNECTED ;
  wire [3:1]\NLW_hdr_sum_reg_reg[3]_i_20_CO_UNCONNECTED ;
  wire [3:2]\NLW_hdr_sum_reg_reg[3]_i_20_O_UNCONNECTED ;
  wire [3:1]\NLW_hdr_sum_reg_reg[3]_i_21_CO_UNCONNECTED ;
  wire [3:2]\NLW_hdr_sum_reg_reg[3]_i_21_O_UNCONNECTED ;
  wire [3:1]\NLW_hdr_sum_reg_reg[3]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_hdr_sum_reg_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:1]\NLW_hdr_sum_reg_reg[3]_i_23_CO_UNCONNECTED ;
  wire [3:0]\NLW_hdr_sum_reg_reg[3]_i_23_O_UNCONNECTED ;
  wire [3:1]\NLW_hdr_sum_reg_reg[3]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_hdr_sum_reg_reg[3]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_hdr_sum_reg_reg[7]_i_32_O_UNCONNECTED ;
  wire [3:2]NLW_word_count_next0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_word_count_next0_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hA8A8FFA8FFA8FFA8)) 
    \FSM_onehot_state_reg[0]_i_1 
       (.I0(\FSM_onehot_state_reg_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I3(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .I4(outgoing_ip_hdr_ready),
        .I5(outgoing_ip_hdr_valid_reg),
        .O(\FSM_onehot_state_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \FSM_onehot_state_reg[1]_i_1 
       (.I0(store_ip_hdr),
        .I1(\FSM_onehot_state_reg[1]_i_2_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(sel0[5]),
        .I5(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .O(\FSM_onehot_state_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_state_reg[1]_i_2 
       (.I0(sel0[4]),
        .I1(m_eth_payload_axis_tready_int_reg_reg_0),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .O(\FSM_onehot_state_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFAAAAEFFFAAAA)) 
    \FSM_onehot_state_reg[2]_i_1 
       (.I0(\FSM_onehot_state_reg[2]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg[3]_i_2_n_0 ),
        .I2(s_ip_payload_axis_tready_reg_reg_0),
        .I3(ip_tx_ip_payload_axis_tvalid),
        .I4(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I5(ip_tx_ip_payload_axis_tlast),
        .O(\FSM_onehot_state_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state_reg[2]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(\last_word_data_reg[6]_i_4_n_0 ),
        .O(\FSM_onehot_state_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFF5FFF00004000)) 
    \FSM_onehot_state_reg[3]_i_1 
       (.I0(ip_tx_ip_payload_axis_tlast),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(s_ip_payload_axis_tready_reg_reg_0),
        .I3(ip_tx_ip_payload_axis_tvalid),
        .I4(\FSM_onehot_state_reg[3]_i_2_n_0 ),
        .I5(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .O(\FSM_onehot_state_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_state_reg[3]_i_2 
       (.I0(\FSM_onehot_state_reg[3]_i_3_n_0 ),
        .I1(sel0__0[4]),
        .I2(sel0__0[5]),
        .I3(sel0__0[11]),
        .I4(sel0__0[14]),
        .I5(\FSM_onehot_state_reg[3]_i_4_n_0 ),
        .O(\FSM_onehot_state_reg[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_state_reg[3]_i_3 
       (.I0(sel0__0[7]),
        .I1(sel0__0[9]),
        .I2(sel0__0[6]),
        .I3(sel0__0[8]),
        .O(\FSM_onehot_state_reg[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state_reg[3]_i_4 
       (.I0(sel0__0[3]),
        .I1(sel0__0[1]),
        .I2(sel0__0[13]),
        .I3(sel0__0[2]),
        .I4(\FSM_onehot_state_reg[3]_i_5_n_0 ),
        .O(\FSM_onehot_state_reg[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_onehot_state_reg[3]_i_5 
       (.I0(sel0__0[0]),
        .I1(sel0__0[10]),
        .I2(sel0__0[12]),
        .I3(sel0__0[15]),
        .O(\FSM_onehot_state_reg[3]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "STATE_WRITE_HEADER:0010,STATE_WRITE_PAYLOAD:0100,STATE_WRITE_PAYLOAD_LAST:1000,STATE_WAIT_LAST:100,STATE_IDLE:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg_reg[0] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(1'b1),
        .D(\FSM_onehot_state_reg[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .S(sync_reg));
  (* FSM_ENCODED_STATES = "STATE_WRITE_HEADER:0010,STATE_WRITE_PAYLOAD:0100,STATE_WRITE_PAYLOAD_LAST:1000,STATE_WAIT_LAST:100,STATE_IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg_reg[1] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(1'b1),
        .D(\FSM_onehot_state_reg[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .R(sync_reg));
  (* FSM_ENCODED_STATES = "STATE_WRITE_HEADER:0010,STATE_WRITE_PAYLOAD:0100,STATE_WRITE_PAYLOAD_LAST:1000,STATE_WAIT_LAST:100,STATE_IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg_reg[2] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(1'b1),
        .D(\FSM_onehot_state_reg[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .R(sync_reg));
  (* FSM_ENCODED_STATES = "STATE_WRITE_HEADER:0010,STATE_WRITE_PAYLOAD:0100,STATE_WRITE_PAYLOAD_LAST:1000,STATE_WAIT_LAST:100,STATE_IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg_reg[3] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(1'b1),
        .D(\FSM_onehot_state_reg[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h0000AAAAFF3F0000)) 
    \FSM_sequential_state_reg[1]_i_1__0 
       (.I0(arp_response_valid),
        .I1(ip_tx_ip_payload_axis_tlast),
        .I2(ip_tx_ip_payload_axis_tvalid),
        .I3(s_ip_payload_axis_tready_reg_reg_1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h000003FE)) 
    g0_b0
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(sel0[4]),
        .O(g0_b0_n_0));
  LUT6 #(
    .INIT(64'h808F0F0FFF80F000)) 
    \hdr_ptr_reg[0]_i_1 
       (.I0(outgoing_ip_hdr_ready),
        .I1(outgoing_ip_hdr_valid_reg),
        .I2(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .I3(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I4(m_eth_payload_axis_tready_int_reg_reg_0),
        .I5(sel0[0]),
        .O(\hdr_ptr_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_ptr_reg[1]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .O(\hdr_ptr_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \hdr_ptr_reg[2]_i_1__0 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .O(\hdr_ptr_reg[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hdr_ptr_reg[3]_i_1__0 
       (.I0(sel0[3]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .O(\hdr_ptr_reg[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hdr_ptr_reg[4]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .O(\hdr_ptr_reg[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \hdr_ptr_reg[5]_i_1__0 
       (.I0(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .O(\hdr_ptr_reg[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \hdr_ptr_reg[5]_i_2 
       (.I0(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I2(m_eth_payload_axis_tready_int_reg_reg_0),
        .O(hdr_ptr_next));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hdr_ptr_reg[5]_i_3__0 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(sel0[4]),
        .O(\hdr_ptr_reg[5]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[0] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(1'b1),
        .D(\hdr_ptr_reg[0]_i_1_n_0 ),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[1] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_ptr_next),
        .D(\hdr_ptr_reg[1]_i_1_n_0 ),
        .Q(sel0[1]),
        .R(\hdr_ptr_reg[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[2] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_ptr_next),
        .D(\hdr_ptr_reg[2]_i_1__0_n_0 ),
        .Q(sel0[2]),
        .R(\hdr_ptr_reg[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[3] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_ptr_next),
        .D(\hdr_ptr_reg[3]_i_1__0_n_0 ),
        .Q(sel0[3]),
        .R(\hdr_ptr_reg[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[4] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_ptr_next),
        .D(\hdr_ptr_reg[4]_i_1_n_0 ),
        .Q(sel0[4]),
        .R(\hdr_ptr_reg[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[5] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_ptr_next),
        .D(\hdr_ptr_reg[5]_i_3__0_n_0 ),
        .Q(sel0[5]),
        .R(\hdr_ptr_reg[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \hdr_sum_reg[0]_i_1 
       (.I0(\hdr_sum_reg_reg[3]_i_2_n_7 ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .O(\hdr_sum_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCAC0C000CAC)) 
    \hdr_sum_reg[11]_i_10 
       (.I0(\hdr_sum_reg_reg_n_0_[9] ),
        .I1(\hdr_sum_reg_reg[11]_i_20_n_6 ),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[11]_i_23_n_0 ),
        .O(\hdr_sum_reg[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCAC0C000CAC)) 
    \hdr_sum_reg[11]_i_11 
       (.I0(\hdr_sum_reg_reg_n_0_[8] ),
        .I1(\hdr_sum_reg_reg[11]_i_20_n_7 ),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[11]_i_24_n_0 ),
        .O(\hdr_sum_reg[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_12 
       (.I0(\hdr_sum_reg_reg_n_0_[11] ),
        .I1(b[11]),
        .O(\hdr_sum_reg[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_13 
       (.I0(\hdr_sum_reg_reg_n_0_[10] ),
        .I1(b[10]),
        .O(\hdr_sum_reg[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_14 
       (.I0(\hdr_sum_reg_reg_n_0_[9] ),
        .I1(b[9]),
        .O(\hdr_sum_reg[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_15 
       (.I0(\hdr_sum_reg_reg_n_0_[8] ),
        .I1(b[8]),
        .O(\hdr_sum_reg[11]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_16 
       (.I0(\hdr_sum_reg_reg_n_0_[11] ),
        .I1(data17[3]),
        .O(\hdr_sum_reg[11]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_17 
       (.I0(\hdr_sum_reg_reg_n_0_[10] ),
        .I1(data17[2]),
        .O(\hdr_sum_reg[11]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_18 
       (.I0(\hdr_sum_reg_reg_n_0_[9] ),
        .I1(data17[1]),
        .O(\hdr_sum_reg[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_19 
       (.I0(\hdr_sum_reg_reg_n_0_[8] ),
        .I1(data17[0]),
        .O(\hdr_sum_reg[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hdr_sum_reg[11]_i_21 
       (.I0(\hdr_sum_reg_reg[15]_i_32_n_6 ),
        .I1(\hdr_sum_reg_reg[15]_i_33_n_6 ),
        .I2(sel0[1]),
        .I3(\hdr_sum_reg_reg[11]_i_29_n_4 ),
        .I4(sel0[0]),
        .I5(\hdr_sum_reg_reg_n_0_[11] ),
        .O(\hdr_sum_reg[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hdr_sum_reg[11]_i_22 
       (.I0(\hdr_sum_reg_reg[15]_i_32_n_7 ),
        .I1(\hdr_sum_reg_reg[15]_i_33_n_7 ),
        .I2(sel0[1]),
        .I3(\hdr_sum_reg_reg[11]_i_29_n_5 ),
        .I4(sel0[0]),
        .I5(\hdr_sum_reg_reg_n_0_[10] ),
        .O(\hdr_sum_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hdr_sum_reg[11]_i_23 
       (.I0(\hdr_sum_reg_reg[11]_i_30_n_4 ),
        .I1(\hdr_sum_reg_reg[11]_i_31_n_4 ),
        .I2(sel0[1]),
        .I3(\hdr_sum_reg_reg[11]_i_29_n_6 ),
        .I4(sel0[0]),
        .I5(\hdr_sum_reg_reg_n_0_[9] ),
        .O(\hdr_sum_reg[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hdr_sum_reg[11]_i_24 
       (.I0(\hdr_sum_reg_reg[11]_i_30_n_5 ),
        .I1(\hdr_sum_reg_reg[11]_i_31_n_5 ),
        .I2(sel0[1]),
        .I3(\hdr_sum_reg_reg[11]_i_29_n_7 ),
        .I4(sel0[0]),
        .I5(\hdr_sum_reg_reg_n_0_[8] ),
        .O(\hdr_sum_reg[11]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_25 
       (.I0(\hdr_sum_reg_reg_n_0_[11] ),
        .I1(ip_length_reg[11]),
        .O(\hdr_sum_reg[11]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_26 
       (.I0(\hdr_sum_reg_reg_n_0_[10] ),
        .I1(ip_length_reg[10]),
        .O(\hdr_sum_reg[11]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_27 
       (.I0(\hdr_sum_reg_reg_n_0_[9] ),
        .I1(ip_length_reg[9]),
        .O(\hdr_sum_reg[11]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_28 
       (.I0(\hdr_sum_reg_reg_n_0_[8] ),
        .I1(ip_length_reg[8]),
        .O(\hdr_sum_reg[11]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[11]_i_2__0 
       (.I0(\hdr_sum_reg_reg[11]_i_6_n_4 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[11]_i_7_n_4 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[11]_i_8_n_0 ),
        .O(p_0_out[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_32 
       (.I0(\hdr_sum_reg_reg_n_0_[9] ),
        .I1(data13__0[1]),
        .O(\hdr_sum_reg[11]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_33 
       (.I0(\hdr_sum_reg_reg_n_0_[8] ),
        .I1(data13__0[0]),
        .O(\hdr_sum_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_34 
       (.I0(\hdr_sum_reg_reg_n_0_[7] ),
        .I1(\ip_source_ip_reg_reg_n_0_[7] ),
        .O(\hdr_sum_reg[11]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_35 
       (.I0(\hdr_sum_reg_reg_n_0_[6] ),
        .I1(\ip_source_ip_reg_reg_n_0_[6] ),
        .O(\hdr_sum_reg[11]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_36 
       (.I0(\hdr_sum_reg_reg_n_0_[7] ),
        .I1(b2_in[7]),
        .O(\hdr_sum_reg[11]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[11]_i_37 
       (.I0(\hdr_sum_reg_reg_n_0_[6] ),
        .I1(b2_in[6]),
        .O(\hdr_sum_reg[11]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[11]_i_3__0 
       (.I0(\hdr_sum_reg_reg[11]_i_6_n_5 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[11]_i_7_n_5 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[11]_i_9_n_0 ),
        .O(p_0_out[10]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[11]_i_4__0 
       (.I0(\hdr_sum_reg_reg[11]_i_6_n_6 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[11]_i_7_n_6 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[11]_i_10_n_0 ),
        .O(p_0_out[9]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[11]_i_5__0 
       (.I0(\hdr_sum_reg_reg[11]_i_6_n_7 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[11]_i_7_n_7 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[11]_i_11_n_0 ),
        .O(p_0_out[8]));
  LUT6 #(
    .INIT(64'hFCFFFCAC0C000CAC)) 
    \hdr_sum_reg[11]_i_8 
       (.I0(\hdr_sum_reg_reg_n_0_[11] ),
        .I1(\hdr_sum_reg_reg[11]_i_20_n_4 ),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[11]_i_21_n_0 ),
        .O(\hdr_sum_reg[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCAC0C000CAC)) 
    \hdr_sum_reg[11]_i_9 
       (.I0(\hdr_sum_reg_reg_n_0_[10] ),
        .I1(\hdr_sum_reg_reg[11]_i_20_n_5 ),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[11]_i_22_n_0 ),
        .O(\hdr_sum_reg[11]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \hdr_sum_reg[15]_i_1 
       (.I0(sel0[1]),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(hdr_sum_next),
        .O(\hdr_sum_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCAC0C000CAC)) 
    \hdr_sum_reg[15]_i_10 
       (.I0(\hdr_sum_reg_reg_n_0_[14] ),
        .I1(\hdr_sum_reg_reg[15]_i_21_n_5 ),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[15]_i_23_n_0 ),
        .O(\hdr_sum_reg[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCAC0C000CAC)) 
    \hdr_sum_reg[15]_i_11 
       (.I0(\hdr_sum_reg_reg_n_0_[13] ),
        .I1(\hdr_sum_reg_reg[15]_i_21_n_6 ),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[15]_i_24_n_0 ),
        .O(\hdr_sum_reg[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCAC0C000CAC)) 
    \hdr_sum_reg[15]_i_12 
       (.I0(\hdr_sum_reg_reg_n_0_[12] ),
        .I1(\hdr_sum_reg_reg[15]_i_21_n_7 ),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[15]_i_25_n_0 ),
        .O(\hdr_sum_reg[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_13 
       (.I0(\hdr_sum_reg_reg_n_0_[15] ),
        .I1(b[15]),
        .O(\hdr_sum_reg[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_14 
       (.I0(\hdr_sum_reg_reg_n_0_[14] ),
        .I1(b[14]),
        .O(\hdr_sum_reg[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_15 
       (.I0(\hdr_sum_reg_reg_n_0_[13] ),
        .I1(b[13]),
        .O(\hdr_sum_reg[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_16 
       (.I0(\hdr_sum_reg_reg_n_0_[12] ),
        .I1(b[12]),
        .O(\hdr_sum_reg[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_17 
       (.I0(\hdr_sum_reg_reg_n_0_[15] ),
        .I1(data17[7]),
        .O(\hdr_sum_reg[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_18 
       (.I0(\hdr_sum_reg_reg_n_0_[14] ),
        .I1(data17[6]),
        .O(\hdr_sum_reg[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_19 
       (.I0(\hdr_sum_reg_reg_n_0_[13] ),
        .I1(data17[5]),
        .O(\hdr_sum_reg[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_20 
       (.I0(\hdr_sum_reg_reg_n_0_[12] ),
        .I1(data17[4]),
        .O(\hdr_sum_reg[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hdr_sum_reg[15]_i_22 
       (.I0(\hdr_sum_reg_reg[3]_i_20_n_6 ),
        .I1(\hdr_sum_reg_reg[3]_i_21_n_6 ),
        .I2(sel0[1]),
        .I3(\hdr_sum_reg_reg[15]_i_30_n_4 ),
        .I4(sel0[0]),
        .I5(\hdr_sum_reg_reg[3]_i_23_n_6 ),
        .O(\hdr_sum_reg[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hdr_sum_reg[15]_i_23 
       (.I0(\hdr_sum_reg_reg[3]_i_20_n_7 ),
        .I1(\hdr_sum_reg_reg[3]_i_21_n_7 ),
        .I2(sel0[1]),
        .I3(\hdr_sum_reg_reg[15]_i_30_n_5 ),
        .I4(sel0[0]),
        .I5(\hdr_sum_reg[15]_i_31_n_0 ),
        .O(\hdr_sum_reg[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hdr_sum_reg[15]_i_24 
       (.I0(\hdr_sum_reg_reg[15]_i_32_n_4 ),
        .I1(\hdr_sum_reg_reg[15]_i_33_n_4 ),
        .I2(sel0[1]),
        .I3(\hdr_sum_reg_reg[15]_i_30_n_6 ),
        .I4(sel0[0]),
        .I5(\hdr_sum_reg_reg_n_0_[13] ),
        .O(\hdr_sum_reg[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hdr_sum_reg[15]_i_25 
       (.I0(\hdr_sum_reg_reg[15]_i_32_n_5 ),
        .I1(\hdr_sum_reg_reg[15]_i_33_n_5 ),
        .I2(sel0[1]),
        .I3(\hdr_sum_reg_reg[15]_i_30_n_7 ),
        .I4(sel0[0]),
        .I5(\hdr_sum_reg_reg_n_0_[12] ),
        .O(\hdr_sum_reg[15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_26 
       (.I0(\hdr_sum_reg_reg_n_0_[15] ),
        .I1(ip_length_reg[15]),
        .O(\hdr_sum_reg[15]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_27 
       (.I0(\hdr_sum_reg_reg_n_0_[14] ),
        .I1(ip_length_reg[14]),
        .O(\hdr_sum_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_28 
       (.I0(\hdr_sum_reg_reg_n_0_[13] ),
        .I1(ip_length_reg[13]),
        .O(\hdr_sum_reg[15]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_29 
       (.I0(\hdr_sum_reg_reg_n_0_[12] ),
        .I1(ip_length_reg[12]),
        .O(\hdr_sum_reg[15]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_31 
       (.I0(\hdr_sum_reg_reg_n_0_[14] ),
        .I1(b6_in),
        .O(\hdr_sum_reg[15]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_34 
       (.I0(\hdr_sum_reg_reg_n_0_[15] ),
        .I1(b4_in[15]),
        .O(\hdr_sum_reg[15]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[15]_i_35 
       (.I0(\hdr_sum_reg_reg_n_0_[14] ),
        .I1(b4_in[14]),
        .O(\hdr_sum_reg[15]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[15]_i_3__0 
       (.I0(\hdr_sum_reg_reg[15]_i_7_n_4 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[15]_i_8_n_4 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[15]_i_9_n_0 ),
        .O(p_0_out[15]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[15]_i_4__0 
       (.I0(\hdr_sum_reg_reg[15]_i_7_n_5 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[15]_i_8_n_5 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[15]_i_10_n_0 ),
        .O(p_0_out[14]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[15]_i_5__0 
       (.I0(\hdr_sum_reg_reg[15]_i_7_n_6 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[15]_i_8_n_6 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[15]_i_11_n_0 ),
        .O(p_0_out[13]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[15]_i_6 
       (.I0(\hdr_sum_reg_reg[15]_i_7_n_7 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[15]_i_8_n_7 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[15]_i_12_n_0 ),
        .O(p_0_out[12]));
  LUT6 #(
    .INIT(64'hFCFFFCAC0C000CAC)) 
    \hdr_sum_reg[15]_i_9 
       (.I0(\hdr_sum_reg_reg_n_0_[15] ),
        .I1(\hdr_sum_reg_reg[15]_i_21_n_4 ),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[15]_i_22_n_0 ),
        .O(\hdr_sum_reg[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \hdr_sum_reg[1]_i_1 
       (.I0(\hdr_sum_reg_reg[3]_i_2_n_6 ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .O(\hdr_sum_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \hdr_sum_reg[2]_i_1 
       (.I0(\hdr_sum_reg_reg[3]_i_2_n_5 ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .O(\hdr_sum_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \hdr_sum_reg[3]_i_1 
       (.I0(\hdr_sum_reg_reg[3]_i_2_n_4 ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .O(\hdr_sum_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hdr_sum_reg[3]_i_10 
       (.I0(data5),
        .I1(data4),
        .I2(sel0[1]),
        .I3(data3),
        .I4(sel0[0]),
        .I5(data2),
        .O(\hdr_sum_reg[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCAC0C000CAC)) 
    \hdr_sum_reg[3]_i_13 
       (.I0(\hdr_sum_reg_reg_n_0_[3] ),
        .I1(\hdr_sum_reg_reg[3]_i_32_n_4 ),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[3]_i_33_n_0 ),
        .O(\hdr_sum_reg[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCAC0C000CAC)) 
    \hdr_sum_reg[3]_i_14 
       (.I0(\hdr_sum_reg_reg_n_0_[2] ),
        .I1(\hdr_sum_reg_reg[3]_i_32_n_5 ),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[3]_i_34_n_0 ),
        .O(\hdr_sum_reg[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF0F3B8B8F0C0B8B8)) 
    \hdr_sum_reg[3]_i_15 
       (.I0(\hdr_sum_reg_reg[3]_i_32_n_6 ),
        .I1(\hdr_sum_reg[3]_i_17_n_0 ),
        .I2(\hdr_sum_reg_reg_n_0_[1] ),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\hdr_sum_reg_reg[3]_i_35_n_6 ),
        .O(\hdr_sum_reg[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCBBBB03008888)) 
    \hdr_sum_reg[3]_i_16 
       (.I0(\hdr_sum_reg_reg[3]_i_32_n_7 ),
        .I1(\hdr_sum_reg[3]_i_17_n_0 ),
        .I2(sel0[1]),
        .I3(\hdr_sum_reg_reg[3]_i_35_n_7 ),
        .I4(sel0[0]),
        .I5(\hdr_sum_reg_reg_n_0_[0] ),
        .O(\hdr_sum_reg[3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \hdr_sum_reg[3]_i_17 
       (.I0(sel0[0]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .O(\hdr_sum_reg[3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_24 
       (.I0(\hdr_sum_reg_reg_n_0_[3] ),
        .I1(b[3]),
        .O(\hdr_sum_reg[3]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_25 
       (.I0(\hdr_sum_reg_reg_n_0_[2] ),
        .I1(b[2]),
        .O(\hdr_sum_reg[3]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_26 
       (.I0(\hdr_sum_reg_reg_n_0_[1] ),
        .I1(b[1]),
        .O(\hdr_sum_reg[3]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_27 
       (.I0(\hdr_sum_reg_reg_n_0_[0] ),
        .I1(b[0]),
        .O(\hdr_sum_reg[3]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_28 
       (.I0(\hdr_sum_reg_reg_n_0_[3] ),
        .I1(\ip_dest_ip_reg_reg_n_0_[3] ),
        .O(\hdr_sum_reg[3]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_29 
       (.I0(\hdr_sum_reg_reg_n_0_[2] ),
        .I1(\ip_dest_ip_reg_reg_n_0_[2] ),
        .O(\hdr_sum_reg[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB88B8888888B8)) 
    \hdr_sum_reg[3]_i_3 
       (.I0(\hdr_sum_reg[3]_i_8_n_0 ),
        .I1(sel0[3]),
        .I2(data0),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[3]_i_10_n_0 ),
        .O(\hdr_sum_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_30 
       (.I0(\hdr_sum_reg_reg_n_0_[1] ),
        .I1(\ip_dest_ip_reg_reg_n_0_[1] ),
        .O(\hdr_sum_reg[3]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_31 
       (.I0(\hdr_sum_reg_reg_n_0_[0] ),
        .I1(\ip_dest_ip_reg_reg_n_0_[0] ),
        .O(\hdr_sum_reg[3]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \hdr_sum_reg[3]_i_33 
       (.I0(\hdr_sum_reg_reg[7]_i_32_n_6 ),
        .I1(sel0[1]),
        .I2(\hdr_sum_reg_reg[3]_i_35_n_4 ),
        .I3(sel0[0]),
        .I4(\hdr_sum_reg_reg_n_0_[3] ),
        .O(\hdr_sum_reg[3]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFC773088)) 
    \hdr_sum_reg[3]_i_34 
       (.I0(b2_in[2]),
        .I1(sel0[1]),
        .I2(\hdr_sum_reg_reg[3]_i_35_n_5 ),
        .I3(sel0[0]),
        .I4(\hdr_sum_reg_reg_n_0_[2] ),
        .O(\hdr_sum_reg[3]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_36 
       (.I0(\hdr_sum_reg_reg_n_0_[15] ),
        .I1(b2_in[15]),
        .O(\hdr_sum_reg[3]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_37 
       (.I0(\hdr_sum_reg_reg_n_0_[14] ),
        .I1(b2_in[14]),
        .O(\hdr_sum_reg[3]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_38 
       (.I0(\hdr_sum_reg_reg_n_0_[14] ),
        .I1(b6_in),
        .O(\hdr_sum_reg[3]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_39 
       (.I0(\hdr_sum_reg_reg_n_0_[3] ),
        .I1(ip_length_reg[3]),
        .O(\hdr_sum_reg[3]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_40 
       (.I0(\hdr_sum_reg_reg_n_0_[2] ),
        .I1(ip_length_reg[2]),
        .O(\hdr_sum_reg[3]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_41 
       (.I0(\hdr_sum_reg_reg_n_0_[1] ),
        .I1(ip_length_reg[1]),
        .O(\hdr_sum_reg[3]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_42 
       (.I0(\hdr_sum_reg_reg_n_0_[0] ),
        .I1(ip_length_reg[0]),
        .O(\hdr_sum_reg[3]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[3]_i_43 
       (.I0(\hdr_sum_reg_reg_n_0_[0] ),
        .I1(b4_in[4]),
        .O(\hdr_sum_reg[3]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[3]_i_4__0 
       (.I0(\hdr_sum_reg_reg[3]_i_11_n_4 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[3]_i_12_n_4 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[3]_i_13_n_0 ),
        .O(p_0_out[3]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[3]_i_5__0 
       (.I0(\hdr_sum_reg_reg[3]_i_11_n_5 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[3]_i_12_n_5 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[3]_i_14_n_0 ),
        .O(p_0_out[2]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[3]_i_6 
       (.I0(\hdr_sum_reg_reg[3]_i_11_n_6 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[3]_i_12_n_6 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[3]_i_15_n_0 ),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \hdr_sum_reg[3]_i_7 
       (.I0(\hdr_sum_reg[3]_i_3_n_0 ),
        .I1(\hdr_sum_reg[3]_i_16_n_0 ),
        .I2(sel0[3]),
        .I3(\hdr_sum_reg_reg[3]_i_12_n_7 ),
        .I4(\hdr_sum_reg[3]_i_17_n_0 ),
        .I5(\hdr_sum_reg_reg[3]_i_11_n_7 ),
        .O(\hdr_sum_reg[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    \hdr_sum_reg[3]_i_8 
       (.I0(data6),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .I4(data7),
        .O(\hdr_sum_reg[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \hdr_sum_reg[4]_i_1 
       (.I0(\hdr_sum_reg_reg[7]_i_3_n_7 ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .O(\hdr_sum_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \hdr_sum_reg[5]_i_1 
       (.I0(\hdr_sum_reg_reg[7]_i_3_n_6 ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .O(\hdr_sum_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \hdr_sum_reg[6]_i_1 
       (.I0(\hdr_sum_reg_reg[7]_i_3_n_5 ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .O(\hdr_sum_reg[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \hdr_sum_reg[7]_i_1 
       (.I0(g0_b0_n_0),
        .I1(sel0[5]),
        .I2(m_eth_payload_axis_tready_int_reg_reg_0),
        .I3(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .O(hdr_sum_next));
  LUT6 #(
    .INIT(64'hFCFFFCAC0C000CAC)) 
    \hdr_sum_reg[7]_i_10 
       (.I0(\hdr_sum_reg_reg_n_0_[7] ),
        .I1(\hdr_sum_reg_reg[7]_i_22_n_4 ),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[7]_i_23_n_0 ),
        .O(\hdr_sum_reg[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCAC0C000CAC)) 
    \hdr_sum_reg[7]_i_11 
       (.I0(\hdr_sum_reg_reg_n_0_[6] ),
        .I1(\hdr_sum_reg_reg[7]_i_22_n_5 ),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[7]_i_24_n_0 ),
        .O(\hdr_sum_reg[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCAC0C000CAC)) 
    \hdr_sum_reg[7]_i_12 
       (.I0(\hdr_sum_reg_reg_n_0_[5] ),
        .I1(\hdr_sum_reg_reg[7]_i_22_n_6 ),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[7]_i_25_n_0 ),
        .O(\hdr_sum_reg[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCAC0C000CAC)) 
    \hdr_sum_reg[7]_i_13 
       (.I0(\hdr_sum_reg_reg_n_0_[4] ),
        .I1(\hdr_sum_reg_reg[7]_i_22_n_7 ),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\hdr_sum_reg[7]_i_26_n_0 ),
        .O(\hdr_sum_reg[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_14 
       (.I0(\hdr_sum_reg_reg_n_0_[7] ),
        .I1(b[7]),
        .O(\hdr_sum_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_15 
       (.I0(\hdr_sum_reg_reg_n_0_[6] ),
        .I1(b[6]),
        .O(\hdr_sum_reg[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_16 
       (.I0(\hdr_sum_reg_reg_n_0_[5] ),
        .I1(b[5]),
        .O(\hdr_sum_reg[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_17 
       (.I0(\hdr_sum_reg_reg_n_0_[4] ),
        .I1(b[4]),
        .O(\hdr_sum_reg[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_18 
       (.I0(\hdr_sum_reg_reg_n_0_[7] ),
        .I1(\ip_dest_ip_reg_reg_n_0_[7] ),
        .O(\hdr_sum_reg[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_19 
       (.I0(\hdr_sum_reg_reg_n_0_[6] ),
        .I1(\ip_dest_ip_reg_reg_n_0_[6] ),
        .O(\hdr_sum_reg[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_20 
       (.I0(\hdr_sum_reg_reg_n_0_[5] ),
        .I1(\ip_dest_ip_reg_reg_n_0_[5] ),
        .O(\hdr_sum_reg[7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_21 
       (.I0(\hdr_sum_reg_reg_n_0_[4] ),
        .I1(\ip_dest_ip_reg_reg_n_0_[4] ),
        .O(\hdr_sum_reg[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hdr_sum_reg[7]_i_23 
       (.I0(\hdr_sum_reg_reg[11]_i_30_n_6 ),
        .I1(\hdr_sum_reg_reg[11]_i_31_n_6 ),
        .I2(sel0[1]),
        .I3(\hdr_sum_reg_reg[7]_i_31_n_4 ),
        .I4(sel0[0]),
        .I5(\hdr_sum_reg_reg_n_0_[7] ),
        .O(\hdr_sum_reg[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h5F50CFCFAFA0C0C0)) 
    \hdr_sum_reg[7]_i_24 
       (.I0(\ip_source_ip_reg_reg_n_0_[6] ),
        .I1(\hdr_sum_reg_reg[11]_i_31_n_7 ),
        .I2(sel0[1]),
        .I3(\hdr_sum_reg_reg[7]_i_31_n_5 ),
        .I4(sel0[0]),
        .I5(\hdr_sum_reg_reg_n_0_[6] ),
        .O(\hdr_sum_reg[7]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \hdr_sum_reg[7]_i_25 
       (.I0(\hdr_sum_reg_reg[7]_i_32_n_4 ),
        .I1(sel0[1]),
        .I2(\hdr_sum_reg_reg[7]_i_31_n_6 ),
        .I3(sel0[0]),
        .I4(\hdr_sum_reg_reg_n_0_[5] ),
        .O(\hdr_sum_reg[7]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \hdr_sum_reg[7]_i_26 
       (.I0(\hdr_sum_reg_reg[7]_i_32_n_5 ),
        .I1(sel0[1]),
        .I2(\hdr_sum_reg_reg[7]_i_31_n_7 ),
        .I3(sel0[0]),
        .I4(\hdr_sum_reg_reg_n_0_[4] ),
        .O(\hdr_sum_reg[7]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_27 
       (.I0(\hdr_sum_reg_reg_n_0_[7] ),
        .I1(ip_length_reg[7]),
        .O(\hdr_sum_reg[7]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_28 
       (.I0(\hdr_sum_reg_reg_n_0_[6] ),
        .I1(ip_length_reg[6]),
        .O(\hdr_sum_reg[7]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_29 
       (.I0(\hdr_sum_reg_reg_n_0_[5] ),
        .I1(ip_length_reg[5]),
        .O(\hdr_sum_reg[7]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \hdr_sum_reg[7]_i_2__0 
       (.I0(\hdr_sum_reg_reg[7]_i_3_n_4 ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .O(\hdr_sum_reg[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_30 
       (.I0(\hdr_sum_reg_reg_n_0_[4] ),
        .I1(ip_length_reg[4]),
        .O(\hdr_sum_reg[7]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_33 
       (.I0(\hdr_sum_reg_reg_n_0_[4] ),
        .I1(b4_in[4]),
        .O(\hdr_sum_reg[7]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_34 
       (.I0(\hdr_sum_reg_reg_n_0_[5] ),
        .I1(b2_in[5]),
        .O(\hdr_sum_reg[7]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_35 
       (.I0(\hdr_sum_reg_reg_n_0_[4] ),
        .I1(b2_in[4]),
        .O(\hdr_sum_reg[7]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_36 
       (.I0(\hdr_sum_reg_reg_n_0_[3] ),
        .I1(b2_in[3]),
        .O(\hdr_sum_reg[7]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hdr_sum_reg[7]_i_37 
       (.I0(\hdr_sum_reg_reg_n_0_[2] ),
        .I1(b2_in[2]),
        .O(\hdr_sum_reg[7]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[7]_i_4__0 
       (.I0(\hdr_sum_reg_reg[7]_i_8_n_4 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[7]_i_9_n_4 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[7]_i_10_n_0 ),
        .O(p_0_out[7]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[7]_i_5__0 
       (.I0(\hdr_sum_reg_reg[7]_i_8_n_5 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[7]_i_9_n_5 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[7]_i_11_n_0 ),
        .O(p_0_out[6]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[7]_i_6 
       (.I0(\hdr_sum_reg_reg[7]_i_8_n_6 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[7]_i_9_n_6 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[7]_i_12_n_0 ),
        .O(p_0_out[5]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \hdr_sum_reg[7]_i_7 
       (.I0(\hdr_sum_reg_reg[7]_i_8_n_7 ),
        .I1(sel0[0]),
        .I2(\hdr_sum_reg_reg[7]_i_9_n_7 ),
        .I3(sel0[3]),
        .I4(\hdr_sum_reg[7]_i_13_n_0 ),
        .O(p_0_out[4]));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[0] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg[0]_i_1_n_0 ),
        .Q(\hdr_sum_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[10] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg_reg[11]_i_1_n_5 ),
        .Q(\hdr_sum_reg_reg_n_0_[10] ),
        .S(\hdr_sum_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[11] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg_reg[11]_i_1_n_4 ),
        .Q(\hdr_sum_reg_reg_n_0_[11] ),
        .R(\hdr_sum_reg[15]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[11]_i_1 
       (.CI(\hdr_sum_reg_reg[7]_i_3_n_0 ),
        .CO({\hdr_sum_reg_reg[11]_i_1_n_0 ,\hdr_sum_reg_reg[11]_i_1_n_1 ,\hdr_sum_reg_reg[11]_i_1_n_2 ,\hdr_sum_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hdr_sum_reg_reg[11]_i_1_n_4 ,\hdr_sum_reg_reg[11]_i_1_n_5 ,\hdr_sum_reg_reg[11]_i_1_n_6 ,\hdr_sum_reg_reg[11]_i_1_n_7 }),
        .S(p_0_out[11:8]));
  CARRY4 \hdr_sum_reg_reg[11]_i_20 
       (.CI(\hdr_sum_reg_reg[7]_i_22_n_0 ),
        .CO({\hdr_sum_reg_reg[11]_i_20_n_0 ,\hdr_sum_reg_reg[11]_i_20_n_1 ,\hdr_sum_reg_reg[11]_i_20_n_2 ,\hdr_sum_reg_reg[11]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[11] ,\hdr_sum_reg_reg_n_0_[10] ,\hdr_sum_reg_reg_n_0_[9] ,\hdr_sum_reg_reg_n_0_[8] }),
        .O({\hdr_sum_reg_reg[11]_i_20_n_4 ,\hdr_sum_reg_reg[11]_i_20_n_5 ,\hdr_sum_reg_reg[11]_i_20_n_6 ,\hdr_sum_reg_reg[11]_i_20_n_7 }),
        .S({\hdr_sum_reg[11]_i_25_n_0 ,\hdr_sum_reg[11]_i_26_n_0 ,\hdr_sum_reg[11]_i_27_n_0 ,\hdr_sum_reg[11]_i_28_n_0 }));
  CARRY4 \hdr_sum_reg_reg[11]_i_29 
       (.CI(\hdr_sum_reg_reg[7]_i_31_n_0 ),
        .CO({\hdr_sum_reg_reg[11]_i_29_n_0 ,\hdr_sum_reg_reg[11]_i_29_n_1 ,\hdr_sum_reg_reg[11]_i_29_n_2 ,\hdr_sum_reg_reg[11]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[11] ,\hdr_sum_reg_reg_n_0_[10] ,\hdr_sum_reg_reg_n_0_[9] ,\hdr_sum_reg_reg_n_0_[8] }),
        .O({\hdr_sum_reg_reg[11]_i_29_n_4 ,\hdr_sum_reg_reg[11]_i_29_n_5 ,\hdr_sum_reg_reg[11]_i_29_n_6 ,\hdr_sum_reg_reg[11]_i_29_n_7 }),
        .S({\hdr_sum_reg_reg_n_0_[11] ,\hdr_sum_reg_reg_n_0_[10] ,\hdr_sum_reg_reg_n_0_[9] ,\hdr_sum_reg_reg_n_0_[8] }));
  CARRY4 \hdr_sum_reg_reg[11]_i_30 
       (.CI(1'b0),
        .CO({\hdr_sum_reg_reg[11]_i_30_n_0 ,\hdr_sum_reg_reg[11]_i_30_n_1 ,\hdr_sum_reg_reg[11]_i_30_n_2 ,\hdr_sum_reg_reg[11]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[9] ,\hdr_sum_reg_reg_n_0_[8] ,\hdr_sum_reg_reg_n_0_[7] ,\hdr_sum_reg_reg_n_0_[6] }),
        .O({\hdr_sum_reg_reg[11]_i_30_n_4 ,\hdr_sum_reg_reg[11]_i_30_n_5 ,\hdr_sum_reg_reg[11]_i_30_n_6 ,\NLW_hdr_sum_reg_reg[11]_i_30_O_UNCONNECTED [0]}),
        .S({\hdr_sum_reg[11]_i_32_n_0 ,\hdr_sum_reg[11]_i_33_n_0 ,\hdr_sum_reg[11]_i_34_n_0 ,\hdr_sum_reg[11]_i_35_n_0 }));
  CARRY4 \hdr_sum_reg_reg[11]_i_31 
       (.CI(\hdr_sum_reg_reg[7]_i_32_n_0 ),
        .CO({\hdr_sum_reg_reg[11]_i_31_n_0 ,\hdr_sum_reg_reg[11]_i_31_n_1 ,\hdr_sum_reg_reg[11]_i_31_n_2 ,\hdr_sum_reg_reg[11]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[9] ,\hdr_sum_reg_reg_n_0_[8] ,\hdr_sum_reg_reg_n_0_[7] ,\hdr_sum_reg_reg_n_0_[6] }),
        .O({\hdr_sum_reg_reg[11]_i_31_n_4 ,\hdr_sum_reg_reg[11]_i_31_n_5 ,\hdr_sum_reg_reg[11]_i_31_n_6 ,\hdr_sum_reg_reg[11]_i_31_n_7 }),
        .S({\hdr_sum_reg_reg_n_0_[9] ,\hdr_sum_reg_reg_n_0_[8] ,\hdr_sum_reg[11]_i_36_n_0 ,\hdr_sum_reg[11]_i_37_n_0 }));
  CARRY4 \hdr_sum_reg_reg[11]_i_6 
       (.CI(\hdr_sum_reg_reg[7]_i_8_n_0 ),
        .CO({\hdr_sum_reg_reg[11]_i_6_n_0 ,\hdr_sum_reg_reg[11]_i_6_n_1 ,\hdr_sum_reg_reg[11]_i_6_n_2 ,\hdr_sum_reg_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[11] ,\hdr_sum_reg_reg_n_0_[10] ,\hdr_sum_reg_reg_n_0_[9] ,\hdr_sum_reg_reg_n_0_[8] }),
        .O({\hdr_sum_reg_reg[11]_i_6_n_4 ,\hdr_sum_reg_reg[11]_i_6_n_5 ,\hdr_sum_reg_reg[11]_i_6_n_6 ,\hdr_sum_reg_reg[11]_i_6_n_7 }),
        .S({\hdr_sum_reg[11]_i_12_n_0 ,\hdr_sum_reg[11]_i_13_n_0 ,\hdr_sum_reg[11]_i_14_n_0 ,\hdr_sum_reg[11]_i_15_n_0 }));
  CARRY4 \hdr_sum_reg_reg[11]_i_7 
       (.CI(\hdr_sum_reg_reg[7]_i_9_n_0 ),
        .CO({\hdr_sum_reg_reg[11]_i_7_n_0 ,\hdr_sum_reg_reg[11]_i_7_n_1 ,\hdr_sum_reg_reg[11]_i_7_n_2 ,\hdr_sum_reg_reg[11]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[11] ,\hdr_sum_reg_reg_n_0_[10] ,\hdr_sum_reg_reg_n_0_[9] ,\hdr_sum_reg_reg_n_0_[8] }),
        .O({\hdr_sum_reg_reg[11]_i_7_n_4 ,\hdr_sum_reg_reg[11]_i_7_n_5 ,\hdr_sum_reg_reg[11]_i_7_n_6 ,\hdr_sum_reg_reg[11]_i_7_n_7 }),
        .S({\hdr_sum_reg[11]_i_16_n_0 ,\hdr_sum_reg[11]_i_17_n_0 ,\hdr_sum_reg[11]_i_18_n_0 ,\hdr_sum_reg[11]_i_19_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[12] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg_reg[15]_i_2_n_7 ),
        .Q(\hdr_sum_reg_reg_n_0_[12] ),
        .R(\hdr_sum_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[13] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg_reg[15]_i_2_n_6 ),
        .Q(\hdr_sum_reg_reg_n_0_[13] ),
        .R(\hdr_sum_reg[15]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[14] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg_reg[15]_i_2_n_5 ),
        .Q(\hdr_sum_reg_reg_n_0_[14] ),
        .S(\hdr_sum_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[15] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg_reg[15]_i_2_n_4 ),
        .Q(\hdr_sum_reg_reg_n_0_[15] ),
        .R(\hdr_sum_reg[15]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[15]_i_2 
       (.CI(\hdr_sum_reg_reg[11]_i_1_n_0 ),
        .CO({\NLW_hdr_sum_reg_reg[15]_i_2_CO_UNCONNECTED [3],\hdr_sum_reg_reg[15]_i_2_n_1 ,\hdr_sum_reg_reg[15]_i_2_n_2 ,\hdr_sum_reg_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hdr_sum_reg_reg[15]_i_2_n_4 ,\hdr_sum_reg_reg[15]_i_2_n_5 ,\hdr_sum_reg_reg[15]_i_2_n_6 ,\hdr_sum_reg_reg[15]_i_2_n_7 }),
        .S(p_0_out[15:12]));
  CARRY4 \hdr_sum_reg_reg[15]_i_21 
       (.CI(\hdr_sum_reg_reg[11]_i_20_n_0 ),
        .CO({\hdr_sum_reg_reg[15]_i_21_n_0 ,\hdr_sum_reg_reg[15]_i_21_n_1 ,\hdr_sum_reg_reg[15]_i_21_n_2 ,\hdr_sum_reg_reg[15]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[15] ,\hdr_sum_reg_reg_n_0_[14] ,\hdr_sum_reg_reg_n_0_[13] ,\hdr_sum_reg_reg_n_0_[12] }),
        .O({\hdr_sum_reg_reg[15]_i_21_n_4 ,\hdr_sum_reg_reg[15]_i_21_n_5 ,\hdr_sum_reg_reg[15]_i_21_n_6 ,\hdr_sum_reg_reg[15]_i_21_n_7 }),
        .S({\hdr_sum_reg[15]_i_26_n_0 ,\hdr_sum_reg[15]_i_27_n_0 ,\hdr_sum_reg[15]_i_28_n_0 ,\hdr_sum_reg[15]_i_29_n_0 }));
  CARRY4 \hdr_sum_reg_reg[15]_i_30 
       (.CI(\hdr_sum_reg_reg[11]_i_29_n_0 ),
        .CO({\hdr_sum_reg_reg[15]_i_30_n_0 ,\hdr_sum_reg_reg[15]_i_30_n_1 ,\hdr_sum_reg_reg[15]_i_30_n_2 ,\hdr_sum_reg_reg[15]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[15] ,\hdr_sum_reg_reg_n_0_[14] ,\hdr_sum_reg_reg_n_0_[13] ,\hdr_sum_reg_reg_n_0_[12] }),
        .O({\hdr_sum_reg_reg[15]_i_30_n_4 ,\hdr_sum_reg_reg[15]_i_30_n_5 ,\hdr_sum_reg_reg[15]_i_30_n_6 ,\hdr_sum_reg_reg[15]_i_30_n_7 }),
        .S({\hdr_sum_reg[15]_i_34_n_0 ,\hdr_sum_reg[15]_i_35_n_0 ,\hdr_sum_reg_reg_n_0_[13] ,\hdr_sum_reg_reg_n_0_[12] }));
  CARRY4 \hdr_sum_reg_reg[15]_i_32 
       (.CI(\hdr_sum_reg_reg[11]_i_30_n_0 ),
        .CO({\hdr_sum_reg_reg[15]_i_32_n_0 ,\hdr_sum_reg_reg[15]_i_32_n_1 ,\hdr_sum_reg_reg[15]_i_32_n_2 ,\hdr_sum_reg_reg[15]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[13] ,\hdr_sum_reg_reg_n_0_[12] ,\hdr_sum_reg_reg_n_0_[11] ,\hdr_sum_reg_reg_n_0_[10] }),
        .O({\hdr_sum_reg_reg[15]_i_32_n_4 ,\hdr_sum_reg_reg[15]_i_32_n_5 ,\hdr_sum_reg_reg[15]_i_32_n_6 ,\hdr_sum_reg_reg[15]_i_32_n_7 }),
        .S({\hdr_sum_reg_reg_n_0_[13] ,\hdr_sum_reg_reg_n_0_[12] ,\hdr_sum_reg_reg_n_0_[11] ,\hdr_sum_reg_reg_n_0_[10] }));
  CARRY4 \hdr_sum_reg_reg[15]_i_33 
       (.CI(\hdr_sum_reg_reg[11]_i_31_n_0 ),
        .CO({\hdr_sum_reg_reg[15]_i_33_n_0 ,\hdr_sum_reg_reg[15]_i_33_n_1 ,\hdr_sum_reg_reg[15]_i_33_n_2 ,\hdr_sum_reg_reg[15]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[13] ,\hdr_sum_reg_reg_n_0_[12] ,\hdr_sum_reg_reg_n_0_[11] ,\hdr_sum_reg_reg_n_0_[10] }),
        .O({\hdr_sum_reg_reg[15]_i_33_n_4 ,\hdr_sum_reg_reg[15]_i_33_n_5 ,\hdr_sum_reg_reg[15]_i_33_n_6 ,\hdr_sum_reg_reg[15]_i_33_n_7 }),
        .S({\hdr_sum_reg_reg_n_0_[13] ,\hdr_sum_reg_reg_n_0_[12] ,\hdr_sum_reg_reg_n_0_[11] ,\hdr_sum_reg_reg_n_0_[10] }));
  CARRY4 \hdr_sum_reg_reg[15]_i_7 
       (.CI(\hdr_sum_reg_reg[11]_i_6_n_0 ),
        .CO({\hdr_sum_reg_reg[15]_i_7_n_0 ,\hdr_sum_reg_reg[15]_i_7_n_1 ,\hdr_sum_reg_reg[15]_i_7_n_2 ,\hdr_sum_reg_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[15] ,\hdr_sum_reg_reg_n_0_[14] ,\hdr_sum_reg_reg_n_0_[13] ,\hdr_sum_reg_reg_n_0_[12] }),
        .O({\hdr_sum_reg_reg[15]_i_7_n_4 ,\hdr_sum_reg_reg[15]_i_7_n_5 ,\hdr_sum_reg_reg[15]_i_7_n_6 ,\hdr_sum_reg_reg[15]_i_7_n_7 }),
        .S({\hdr_sum_reg[15]_i_13_n_0 ,\hdr_sum_reg[15]_i_14_n_0 ,\hdr_sum_reg[15]_i_15_n_0 ,\hdr_sum_reg[15]_i_16_n_0 }));
  CARRY4 \hdr_sum_reg_reg[15]_i_8 
       (.CI(\hdr_sum_reg_reg[11]_i_7_n_0 ),
        .CO({\hdr_sum_reg_reg[15]_i_8_n_0 ,\hdr_sum_reg_reg[15]_i_8_n_1 ,\hdr_sum_reg_reg[15]_i_8_n_2 ,\hdr_sum_reg_reg[15]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[15] ,\hdr_sum_reg_reg_n_0_[14] ,\hdr_sum_reg_reg_n_0_[13] ,\hdr_sum_reg_reg_n_0_[12] }),
        .O({\hdr_sum_reg_reg[15]_i_8_n_4 ,\hdr_sum_reg_reg[15]_i_8_n_5 ,\hdr_sum_reg_reg[15]_i_8_n_6 ,\hdr_sum_reg_reg[15]_i_8_n_7 }),
        .S({\hdr_sum_reg[15]_i_17_n_0 ,\hdr_sum_reg[15]_i_18_n_0 ,\hdr_sum_reg[15]_i_19_n_0 ,\hdr_sum_reg[15]_i_20_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[1] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg[1]_i_1_n_0 ),
        .Q(\hdr_sum_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[2] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg[2]_i_1_n_0 ),
        .Q(\hdr_sum_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[3] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg[3]_i_1_n_0 ),
        .Q(\hdr_sum_reg_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \hdr_sum_reg_reg[3]_i_11 
       (.CI(1'b0),
        .CO({\hdr_sum_reg_reg[3]_i_11_n_0 ,\hdr_sum_reg_reg[3]_i_11_n_1 ,\hdr_sum_reg_reg[3]_i_11_n_2 ,\hdr_sum_reg_reg[3]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[3] ,\hdr_sum_reg_reg_n_0_[2] ,\hdr_sum_reg_reg_n_0_[1] ,\hdr_sum_reg_reg_n_0_[0] }),
        .O({\hdr_sum_reg_reg[3]_i_11_n_4 ,\hdr_sum_reg_reg[3]_i_11_n_5 ,\hdr_sum_reg_reg[3]_i_11_n_6 ,\hdr_sum_reg_reg[3]_i_11_n_7 }),
        .S({\hdr_sum_reg[3]_i_24_n_0 ,\hdr_sum_reg[3]_i_25_n_0 ,\hdr_sum_reg[3]_i_26_n_0 ,\hdr_sum_reg[3]_i_27_n_0 }));
  CARRY4 \hdr_sum_reg_reg[3]_i_12 
       (.CI(1'b0),
        .CO({\hdr_sum_reg_reg[3]_i_12_n_0 ,\hdr_sum_reg_reg[3]_i_12_n_1 ,\hdr_sum_reg_reg[3]_i_12_n_2 ,\hdr_sum_reg_reg[3]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[3] ,\hdr_sum_reg_reg_n_0_[2] ,\hdr_sum_reg_reg_n_0_[1] ,\hdr_sum_reg_reg_n_0_[0] }),
        .O({\hdr_sum_reg_reg[3]_i_12_n_4 ,\hdr_sum_reg_reg[3]_i_12_n_5 ,\hdr_sum_reg_reg[3]_i_12_n_6 ,\hdr_sum_reg_reg[3]_i_12_n_7 }),
        .S({\hdr_sum_reg[3]_i_28_n_0 ,\hdr_sum_reg[3]_i_29_n_0 ,\hdr_sum_reg[3]_i_30_n_0 ,\hdr_sum_reg[3]_i_31_n_0 }));
  CARRY4 \hdr_sum_reg_reg[3]_i_18 
       (.CI(\hdr_sum_reg_reg[15]_i_7_n_0 ),
        .CO({\NLW_hdr_sum_reg_reg[3]_i_18_CO_UNCONNECTED [3:1],data6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_hdr_sum_reg_reg[3]_i_18_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \hdr_sum_reg_reg[3]_i_19 
       (.CI(\hdr_sum_reg_reg[15]_i_8_n_0 ),
        .CO({\NLW_hdr_sum_reg_reg[3]_i_19_CO_UNCONNECTED [3:1],data7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_hdr_sum_reg_reg[3]_i_19_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\hdr_sum_reg_reg[3]_i_2_n_0 ,\hdr_sum_reg_reg[3]_i_2_n_1 ,\hdr_sum_reg_reg[3]_i_2_n_2 ,\hdr_sum_reg_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\hdr_sum_reg[3]_i_3_n_0 }),
        .O({\hdr_sum_reg_reg[3]_i_2_n_4 ,\hdr_sum_reg_reg[3]_i_2_n_5 ,\hdr_sum_reg_reg[3]_i_2_n_6 ,\hdr_sum_reg_reg[3]_i_2_n_7 }),
        .S({p_0_out[3:1],\hdr_sum_reg[3]_i_7_n_0 }));
  CARRY4 \hdr_sum_reg_reg[3]_i_20 
       (.CI(\hdr_sum_reg_reg[15]_i_32_n_0 ),
        .CO({\NLW_hdr_sum_reg_reg[3]_i_20_CO_UNCONNECTED [3],data5,\NLW_hdr_sum_reg_reg[3]_i_20_CO_UNCONNECTED [1],\hdr_sum_reg_reg[3]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\hdr_sum_reg_reg_n_0_[15] ,\hdr_sum_reg_reg_n_0_[14] }),
        .O({\NLW_hdr_sum_reg_reg[3]_i_20_O_UNCONNECTED [3:2],\hdr_sum_reg_reg[3]_i_20_n_6 ,\hdr_sum_reg_reg[3]_i_20_n_7 }),
        .S({1'b0,1'b1,\hdr_sum_reg_reg_n_0_[15] ,\hdr_sum_reg_reg_n_0_[14] }));
  CARRY4 \hdr_sum_reg_reg[3]_i_21 
       (.CI(\hdr_sum_reg_reg[15]_i_33_n_0 ),
        .CO({\NLW_hdr_sum_reg_reg[3]_i_21_CO_UNCONNECTED [3],data4,\NLW_hdr_sum_reg_reg[3]_i_21_CO_UNCONNECTED [1],\hdr_sum_reg_reg[3]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\hdr_sum_reg_reg_n_0_[15] ,\hdr_sum_reg_reg_n_0_[14] }),
        .O({\NLW_hdr_sum_reg_reg[3]_i_21_O_UNCONNECTED [3:2],\hdr_sum_reg_reg[3]_i_21_n_6 ,\hdr_sum_reg_reg[3]_i_21_n_7 }),
        .S({1'b0,1'b1,\hdr_sum_reg[3]_i_36_n_0 ,\hdr_sum_reg[3]_i_37_n_0 }));
  CARRY4 \hdr_sum_reg_reg[3]_i_22 
       (.CI(\hdr_sum_reg_reg[15]_i_30_n_0 ),
        .CO({\NLW_hdr_sum_reg_reg[3]_i_22_CO_UNCONNECTED [3:1],data3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_hdr_sum_reg_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \hdr_sum_reg_reg[3]_i_23 
       (.CI(1'b0),
        .CO({\NLW_hdr_sum_reg_reg[3]_i_23_CO_UNCONNECTED [3],data2,\NLW_hdr_sum_reg_reg[3]_i_23_CO_UNCONNECTED [1],\hdr_sum_reg_reg[3]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\hdr_sum_reg_reg_n_0_[15] ,\hdr_sum_reg_reg_n_0_[14] }),
        .O({\NLW_hdr_sum_reg_reg[3]_i_23_O_UNCONNECTED [3:2],\hdr_sum_reg_reg[3]_i_23_n_6 ,\NLW_hdr_sum_reg_reg[3]_i_23_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,\hdr_sum_reg_reg_n_0_[15] ,\hdr_sum_reg[3]_i_38_n_0 }));
  CARRY4 \hdr_sum_reg_reg[3]_i_32 
       (.CI(1'b0),
        .CO({\hdr_sum_reg_reg[3]_i_32_n_0 ,\hdr_sum_reg_reg[3]_i_32_n_1 ,\hdr_sum_reg_reg[3]_i_32_n_2 ,\hdr_sum_reg_reg[3]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[3] ,\hdr_sum_reg_reg_n_0_[2] ,\hdr_sum_reg_reg_n_0_[1] ,\hdr_sum_reg_reg_n_0_[0] }),
        .O({\hdr_sum_reg_reg[3]_i_32_n_4 ,\hdr_sum_reg_reg[3]_i_32_n_5 ,\hdr_sum_reg_reg[3]_i_32_n_6 ,\hdr_sum_reg_reg[3]_i_32_n_7 }),
        .S({\hdr_sum_reg[3]_i_39_n_0 ,\hdr_sum_reg[3]_i_40_n_0 ,\hdr_sum_reg[3]_i_41_n_0 ,\hdr_sum_reg[3]_i_42_n_0 }));
  CARRY4 \hdr_sum_reg_reg[3]_i_35 
       (.CI(1'b0),
        .CO({\hdr_sum_reg_reg[3]_i_35_n_0 ,\hdr_sum_reg_reg[3]_i_35_n_1 ,\hdr_sum_reg_reg[3]_i_35_n_2 ,\hdr_sum_reg_reg[3]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[3] ,\hdr_sum_reg_reg_n_0_[2] ,\hdr_sum_reg_reg_n_0_[1] ,\hdr_sum_reg_reg_n_0_[0] }),
        .O({\hdr_sum_reg_reg[3]_i_35_n_4 ,\hdr_sum_reg_reg[3]_i_35_n_5 ,\hdr_sum_reg_reg[3]_i_35_n_6 ,\hdr_sum_reg_reg[3]_i_35_n_7 }),
        .S({\hdr_sum_reg_reg_n_0_[3] ,\hdr_sum_reg_reg_n_0_[2] ,\hdr_sum_reg_reg_n_0_[1] ,\hdr_sum_reg[3]_i_43_n_0 }));
  CARRY4 \hdr_sum_reg_reg[3]_i_9 
       (.CI(\hdr_sum_reg_reg[15]_i_21_n_0 ),
        .CO({\NLW_hdr_sum_reg_reg[3]_i_9_CO_UNCONNECTED [3:1],data0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_hdr_sum_reg_reg[3]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[4] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg[4]_i_1_n_0 ),
        .Q(\hdr_sum_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[5] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg[5]_i_1_n_0 ),
        .Q(\hdr_sum_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[6] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg[6]_i_1_n_0 ),
        .Q(\hdr_sum_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[7] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg[7]_i_2__0_n_0 ),
        .Q(\hdr_sum_reg_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \hdr_sum_reg_reg[7]_i_22 
       (.CI(\hdr_sum_reg_reg[3]_i_32_n_0 ),
        .CO({\hdr_sum_reg_reg[7]_i_22_n_0 ,\hdr_sum_reg_reg[7]_i_22_n_1 ,\hdr_sum_reg_reg[7]_i_22_n_2 ,\hdr_sum_reg_reg[7]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[7] ,\hdr_sum_reg_reg_n_0_[6] ,\hdr_sum_reg_reg_n_0_[5] ,\hdr_sum_reg_reg_n_0_[4] }),
        .O({\hdr_sum_reg_reg[7]_i_22_n_4 ,\hdr_sum_reg_reg[7]_i_22_n_5 ,\hdr_sum_reg_reg[7]_i_22_n_6 ,\hdr_sum_reg_reg[7]_i_22_n_7 }),
        .S({\hdr_sum_reg[7]_i_27_n_0 ,\hdr_sum_reg[7]_i_28_n_0 ,\hdr_sum_reg[7]_i_29_n_0 ,\hdr_sum_reg[7]_i_30_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hdr_sum_reg_reg[7]_i_3 
       (.CI(\hdr_sum_reg_reg[3]_i_2_n_0 ),
        .CO({\hdr_sum_reg_reg[7]_i_3_n_0 ,\hdr_sum_reg_reg[7]_i_3_n_1 ,\hdr_sum_reg_reg[7]_i_3_n_2 ,\hdr_sum_reg_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hdr_sum_reg_reg[7]_i_3_n_4 ,\hdr_sum_reg_reg[7]_i_3_n_5 ,\hdr_sum_reg_reg[7]_i_3_n_6 ,\hdr_sum_reg_reg[7]_i_3_n_7 }),
        .S(p_0_out[7:4]));
  CARRY4 \hdr_sum_reg_reg[7]_i_31 
       (.CI(\hdr_sum_reg_reg[3]_i_35_n_0 ),
        .CO({\hdr_sum_reg_reg[7]_i_31_n_0 ,\hdr_sum_reg_reg[7]_i_31_n_1 ,\hdr_sum_reg_reg[7]_i_31_n_2 ,\hdr_sum_reg_reg[7]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[7] ,\hdr_sum_reg_reg_n_0_[6] ,\hdr_sum_reg_reg_n_0_[5] ,\hdr_sum_reg_reg_n_0_[4] }),
        .O({\hdr_sum_reg_reg[7]_i_31_n_4 ,\hdr_sum_reg_reg[7]_i_31_n_5 ,\hdr_sum_reg_reg[7]_i_31_n_6 ,\hdr_sum_reg_reg[7]_i_31_n_7 }),
        .S({\hdr_sum_reg_reg_n_0_[7] ,\hdr_sum_reg_reg_n_0_[6] ,\hdr_sum_reg_reg_n_0_[5] ,\hdr_sum_reg[7]_i_33_n_0 }));
  CARRY4 \hdr_sum_reg_reg[7]_i_32 
       (.CI(1'b0),
        .CO({\hdr_sum_reg_reg[7]_i_32_n_0 ,\hdr_sum_reg_reg[7]_i_32_n_1 ,\hdr_sum_reg_reg[7]_i_32_n_2 ,\hdr_sum_reg_reg[7]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[5] ,\hdr_sum_reg_reg_n_0_[4] ,\hdr_sum_reg_reg_n_0_[3] ,\hdr_sum_reg_reg_n_0_[2] }),
        .O({\hdr_sum_reg_reg[7]_i_32_n_4 ,\hdr_sum_reg_reg[7]_i_32_n_5 ,\hdr_sum_reg_reg[7]_i_32_n_6 ,\NLW_hdr_sum_reg_reg[7]_i_32_O_UNCONNECTED [0]}),
        .S({\hdr_sum_reg[7]_i_34_n_0 ,\hdr_sum_reg[7]_i_35_n_0 ,\hdr_sum_reg[7]_i_36_n_0 ,\hdr_sum_reg[7]_i_37_n_0 }));
  CARRY4 \hdr_sum_reg_reg[7]_i_8 
       (.CI(\hdr_sum_reg_reg[3]_i_11_n_0 ),
        .CO({\hdr_sum_reg_reg[7]_i_8_n_0 ,\hdr_sum_reg_reg[7]_i_8_n_1 ,\hdr_sum_reg_reg[7]_i_8_n_2 ,\hdr_sum_reg_reg[7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[7] ,\hdr_sum_reg_reg_n_0_[6] ,\hdr_sum_reg_reg_n_0_[5] ,\hdr_sum_reg_reg_n_0_[4] }),
        .O({\hdr_sum_reg_reg[7]_i_8_n_4 ,\hdr_sum_reg_reg[7]_i_8_n_5 ,\hdr_sum_reg_reg[7]_i_8_n_6 ,\hdr_sum_reg_reg[7]_i_8_n_7 }),
        .S({\hdr_sum_reg[7]_i_14_n_0 ,\hdr_sum_reg[7]_i_15_n_0 ,\hdr_sum_reg[7]_i_16_n_0 ,\hdr_sum_reg[7]_i_17_n_0 }));
  CARRY4 \hdr_sum_reg_reg[7]_i_9 
       (.CI(\hdr_sum_reg_reg[3]_i_12_n_0 ),
        .CO({\hdr_sum_reg_reg[7]_i_9_n_0 ,\hdr_sum_reg_reg[7]_i_9_n_1 ,\hdr_sum_reg_reg[7]_i_9_n_2 ,\hdr_sum_reg_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\hdr_sum_reg_reg_n_0_[7] ,\hdr_sum_reg_reg_n_0_[6] ,\hdr_sum_reg_reg_n_0_[5] ,\hdr_sum_reg_reg_n_0_[4] }),
        .O({\hdr_sum_reg_reg[7]_i_9_n_4 ,\hdr_sum_reg_reg[7]_i_9_n_5 ,\hdr_sum_reg_reg[7]_i_9_n_6 ,\hdr_sum_reg_reg[7]_i_9_n_7 }),
        .S({\hdr_sum_reg[7]_i_18_n_0 ,\hdr_sum_reg[7]_i_19_n_0 ,\hdr_sum_reg[7]_i_20_n_0 ,\hdr_sum_reg[7]_i_21_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[8] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg_reg[11]_i_1_n_7 ),
        .Q(\hdr_sum_reg_reg_n_0_[8] ),
        .S(\hdr_sum_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_sum_reg_reg[9] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(hdr_sum_next),
        .D(\hdr_sum_reg_reg[11]_i_1_n_6 ),
        .Q(\hdr_sum_reg_reg_n_0_[9] ),
        .R(\hdr_sum_reg[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__2
       (.I0(sel0__0[8]),
        .O(i__carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__2
       (.I0(sel0__0[7]),
        .O(i__carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__2
       (.I0(sel0__0[6]),
        .O(i__carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__2
       (.I0(sel0__0[5]),
        .O(i__carry__0_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__2
       (.I0(sel0__0[12]),
        .O(i__carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__2
       (.I0(sel0__0[11]),
        .O(i__carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__2
       (.I0(sel0__0[10]),
        .O(i__carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__1
       (.I0(sel0__0[9]),
        .O(i__carry__1_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__1
       (.I0(sel0__0[15]),
        .O(i__carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__1
       (.I0(sel0__0[14]),
        .O(i__carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__1
       (.I0(sel0__0[13]),
        .O(i__carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__2
       (.I0(sel0__0[4]),
        .O(i__carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__2
       (.I0(sel0__0[3]),
        .O(i__carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__1
       (.I0(sel0__0[2]),
        .O(i__carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__1
       (.I0(sel0__0[1]),
        .O(i__carry_i_4__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[0] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [0]),
        .Q(\ip_dest_ip_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[10] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [10]),
        .Q(data17[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[11] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [11]),
        .Q(data17[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[12] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [12]),
        .Q(data17[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[13] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [13]),
        .Q(data17[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[14] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [14]),
        .Q(data17[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[15] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [15]),
        .Q(data17[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[16] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [16]),
        .Q(b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[17] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [17]),
        .Q(b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[18] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [18]),
        .Q(b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[19] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [19]),
        .Q(b[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[1] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [1]),
        .Q(\ip_dest_ip_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[20] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [20]),
        .Q(b[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[21] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [21]),
        .Q(b[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[22] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [22]),
        .Q(b[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[23] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [23]),
        .Q(b[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[24] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [24]),
        .Q(b[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[25] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [25]),
        .Q(b[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[26] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [26]),
        .Q(b[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[27] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [27]),
        .Q(b[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[28] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [28]),
        .Q(b[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[29] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [29]),
        .Q(b[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[2] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [2]),
        .Q(\ip_dest_ip_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[30] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [30]),
        .Q(b[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[31] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [31]),
        .Q(b[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[3] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [3]),
        .Q(\ip_dest_ip_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[4] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [4]),
        .Q(\ip_dest_ip_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[5] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [5]),
        .Q(\ip_dest_ip_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[6] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [6]),
        .Q(\ip_dest_ip_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[7] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [7]),
        .Q(\ip_dest_ip_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[8] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [8]),
        .Q(data17[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[9] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_dest_ip_reg_reg[31]_0 [9]),
        .Q(data17[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_flags_reg_reg[1] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(1'b1),
        .Q(b6_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[0] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [0]),
        .Q(ip_length_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[10] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [10]),
        .Q(ip_length_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[11] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [11]),
        .Q(ip_length_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[12] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [12]),
        .Q(ip_length_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[13] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [13]),
        .Q(ip_length_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[14] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [14]),
        .Q(ip_length_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[15] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [15]),
        .Q(ip_length_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[1] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [1]),
        .Q(ip_length_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[2] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [2]),
        .Q(ip_length_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[3] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [3]),
        .Q(ip_length_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[4] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [4]),
        .Q(ip_length_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[5] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [5]),
        .Q(ip_length_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[6] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [6]),
        .Q(ip_length_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[7] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [7]),
        .Q(ip_length_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[8] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [8]),
        .Q(ip_length_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_length_reg_reg[9] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_length_reg_reg[15]_0 [9]),
        .Q(ip_length_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_protocol_reg_reg[4] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(ip_tx_ip_protocol),
        .Q(b4_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_source_ip_reg_reg[18] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_source_ip_reg_reg[31]_0 [4]),
        .Q(b2_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_source_ip_reg_reg[19] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_source_ip_reg_reg[31]_0 [5]),
        .Q(b2_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_source_ip_reg_reg[20] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_source_ip_reg_reg[31]_0 [6]),
        .Q(b2_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_source_ip_reg_reg[21] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_source_ip_reg_reg[31]_0 [7]),
        .Q(b2_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_source_ip_reg_reg[22] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_source_ip_reg_reg[31]_0 [8]),
        .Q(b2_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_source_ip_reg_reg[23] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_source_ip_reg_reg[31]_0 [9]),
        .Q(b2_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_source_ip_reg_reg[30] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_source_ip_reg_reg[31]_0 [10]),
        .Q(b2_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_source_ip_reg_reg[31] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_source_ip_reg_reg[31]_0 [11]),
        .Q(b2_in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_source_ip_reg_reg[6] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_source_ip_reg_reg[31]_0 [0]),
        .Q(\ip_source_ip_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_source_ip_reg_reg[7] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_source_ip_reg_reg[31]_0 [1]),
        .Q(\ip_source_ip_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_source_ip_reg_reg[8] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_source_ip_reg_reg[31]_0 [2]),
        .Q(data13__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_source_ip_reg_reg[9] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_source_ip_reg_reg[31]_0 [3]),
        .Q(data13__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_ttl_reg_reg[6] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_ttl_reg_reg[7]_0 [0]),
        .Q(b4_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_ttl_reg_reg[7] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\ip_ttl_reg_reg[7]_0 [1]),
        .Q(b4_in[15]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \last_word_data_reg[0]_i_1__0 
       (.I0(\last_word_data_reg_reg[0]_i_2_n_0 ),
        .I1(\last_word_data_reg[7]_i_5_n_0 ),
        .I2(\last_word_data_reg[0]_i_3_n_0 ),
        .I3(\last_word_data_reg[6]_i_4_n_0 ),
        .I4(\last_word_data_reg[0]_i_4_n_0 ),
        .O(\last_word_data_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[0]_i_3 
       (.I0(\ip_dest_ip_reg_reg_n_0_[0] ),
        .I1(data17[0]),
        .I2(sel0[1]),
        .I3(b[0]),
        .I4(sel0[0]),
        .I5(b[8]),
        .O(\last_word_data_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \last_word_data_reg[0]_i_4 
       (.I0(m_eth_payload_axis_tready_int_reg_reg_0),
        .I1(store_ip_hdr),
        .I2(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I3(\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 [0]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .I5(\last_word_data_reg_reg_n_0_[0] ),
        .O(\last_word_data_reg[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAEBEEEFE)) 
    \last_word_data_reg[0]_i_5__0 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(ip_length_reg[8]),
        .I4(ip_length_reg[0]),
        .O(\last_word_data_reg[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FDFFFDDD)) 
    \last_word_data_reg[0]_i_6 
       (.I0(sel0[1]),
        .I1(sel0[2]),
        .I2(\hdr_sum_reg_reg_n_0_[0] ),
        .I3(sel0[0]),
        .I4(\hdr_sum_reg_reg_n_0_[8] ),
        .I5(\last_word_data_reg[0]_i_7_n_0 ),
        .O(\last_word_data_reg[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0022C000)) 
    \last_word_data_reg[0]_i_7 
       (.I0(b4_in[4]),
        .I1(sel0[2]),
        .I2(data13__0[0]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .O(\last_word_data_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \last_word_data_reg[1]_i_1__0 
       (.I0(\last_word_data_reg_reg[1]_i_2_n_0 ),
        .I1(sel0[5]),
        .I2(m_eth_payload_axis_tready_int_reg_reg_0),
        .I3(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I4(sel0[4]),
        .I5(\last_word_data_reg[1]_i_3_n_0 ),
        .O(\last_word_data_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \last_word_data_reg[1]_i_3 
       (.I0(\last_word_data_reg[6]_i_4_n_0 ),
        .I1(\last_word_data_reg[1]_i_6_n_0 ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .I3(\last_word_data_reg_reg_n_0_[1] ),
        .I4(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I5(\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 [1]),
        .O(\last_word_data_reg[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    \last_word_data_reg[1]_i_4__0 
       (.I0(sel0[2]),
        .I1(ip_length_reg[1]),
        .I2(sel0[0]),
        .I3(ip_length_reg[9]),
        .I4(sel0[1]),
        .O(\last_word_data_reg[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF74CC74FFFFFFFF)) 
    \last_word_data_reg[1]_i_5 
       (.I0(data13__0[1]),
        .I1(sel0[2]),
        .I2(\hdr_sum_reg_reg_n_0_[9] ),
        .I3(sel0[0]),
        .I4(\hdr_sum_reg_reg_n_0_[1] ),
        .I5(sel0[1]),
        .O(\last_word_data_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[1]_i_6 
       (.I0(\ip_dest_ip_reg_reg_n_0_[1] ),
        .I1(data17[1]),
        .I2(sel0[1]),
        .I3(b[1]),
        .I4(sel0[0]),
        .I5(b[9]),
        .O(\last_word_data_reg[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \last_word_data_reg[2]_i_1__0 
       (.I0(\last_word_data_reg[2]_i_2_n_0 ),
        .I1(\last_word_data_reg[2]_i_3_n_0 ),
        .I2(\last_word_data_reg[6]_i_4_n_0 ),
        .I3(\last_word_data_reg[2]_i_4_n_0 ),
        .O(\last_word_data_reg[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \last_word_data_reg[2]_i_2 
       (.I0(\last_word_data_reg[7]_i_5_n_0 ),
        .I1(\last_word_data_reg[2]_i_5_n_0 ),
        .I2(\last_word_data_reg[2]_i_6_n_0 ),
        .I3(sel0[3]),
        .O(\last_word_data_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[2]_i_3 
       (.I0(\ip_dest_ip_reg_reg_n_0_[2] ),
        .I1(data17[2]),
        .I2(sel0[1]),
        .I3(b[2]),
        .I4(sel0[0]),
        .I5(b[10]),
        .O(\last_word_data_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \last_word_data_reg[2]_i_4 
       (.I0(m_eth_payload_axis_tready_int_reg_reg_0),
        .I1(store_ip_hdr),
        .I2(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .I3(\last_word_data_reg_reg_n_0_[2] ),
        .I4(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I5(\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 [2]),
        .O(\last_word_data_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1101010110010001)) 
    \last_word_data_reg[2]_i_5 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(ip_length_reg[2]),
        .I5(ip_length_reg[10]),
        .O(\last_word_data_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5F5FCFC0FFFF)) 
    \last_word_data_reg[2]_i_6 
       (.I0(b2_in[2]),
        .I1(\hdr_sum_reg_reg_n_0_[2] ),
        .I2(sel0[0]),
        .I3(\hdr_sum_reg_reg_n_0_[10] ),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\last_word_data_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \last_word_data_reg[3]_i_1__0 
       (.I0(\last_word_data_reg_reg[3]_i_2_n_0 ),
        .I1(sel0[5]),
        .I2(m_eth_payload_axis_tready_int_reg_reg_0),
        .I3(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I4(sel0[4]),
        .I5(\last_word_data_reg[3]_i_3_n_0 ),
        .O(\last_word_data_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \last_word_data_reg[3]_i_3 
       (.I0(\last_word_data_reg[6]_i_4_n_0 ),
        .I1(\last_word_data_reg[3]_i_6_n_0 ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .I3(\last_word_data_reg_reg_n_0_[3] ),
        .I4(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I5(\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 [3]),
        .O(\last_word_data_reg[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    \last_word_data_reg[3]_i_4__0 
       (.I0(sel0[2]),
        .I1(ip_length_reg[3]),
        .I2(sel0[0]),
        .I3(ip_length_reg[11]),
        .I4(sel0[1]),
        .O(\last_word_data_reg[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5F5FCFC0FFFF)) 
    \last_word_data_reg[3]_i_5 
       (.I0(b2_in[3]),
        .I1(\hdr_sum_reg_reg_n_0_[3] ),
        .I2(sel0[0]),
        .I3(\hdr_sum_reg_reg_n_0_[11] ),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\last_word_data_reg[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[3]_i_6 
       (.I0(\ip_dest_ip_reg_reg_n_0_[3] ),
        .I1(data17[3]),
        .I2(sel0[1]),
        .I3(b[3]),
        .I4(sel0[0]),
        .I5(b[11]),
        .O(\last_word_data_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \last_word_data_reg[4]_i_1__0 
       (.I0(\last_word_data_reg_reg[4]_i_2_n_0 ),
        .I1(sel0[5]),
        .I2(m_eth_payload_axis_tready_int_reg_reg_0),
        .I3(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I4(sel0[4]),
        .I5(\last_word_data_reg[4]_i_3_n_0 ),
        .O(\last_word_data_reg[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \last_word_data_reg[4]_i_3 
       (.I0(\last_word_data_reg[6]_i_4_n_0 ),
        .I1(\last_word_data_reg[4]_i_6_n_0 ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I3(\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 [4]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .I5(\last_word_data_reg_reg_n_0_[4] ),
        .O(\last_word_data_reg[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    \last_word_data_reg[4]_i_4__0 
       (.I0(sel0[2]),
        .I1(ip_length_reg[4]),
        .I2(sel0[0]),
        .I3(ip_length_reg[12]),
        .I4(sel0[1]),
        .O(\last_word_data_reg[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FDFFFDDD)) 
    \last_word_data_reg[4]_i_5 
       (.I0(sel0[1]),
        .I1(sel0[2]),
        .I2(\hdr_sum_reg_reg_n_0_[4] ),
        .I3(sel0[0]),
        .I4(\hdr_sum_reg_reg_n_0_[12] ),
        .I5(\last_word_data_reg[4]_i_7_n_0 ),
        .O(\last_word_data_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[4]_i_6 
       (.I0(\ip_dest_ip_reg_reg_n_0_[4] ),
        .I1(data17[4]),
        .I2(sel0[1]),
        .I3(b[4]),
        .I4(sel0[0]),
        .I5(b[12]),
        .O(\last_word_data_reg[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h20203000)) 
    \last_word_data_reg[4]_i_7 
       (.I0(b2_in[4]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(b4_in[4]),
        .I4(sel0[2]),
        .O(\last_word_data_reg[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \last_word_data_reg[5]_i_1__0 
       (.I0(\last_word_data_reg_reg[5]_i_2_n_0 ),
        .I1(sel0[5]),
        .I2(m_eth_payload_axis_tready_int_reg_reg_0),
        .I3(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I4(sel0[4]),
        .I5(\last_word_data_reg[5]_i_3_n_0 ),
        .O(\last_word_data_reg[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \last_word_data_reg[5]_i_3 
       (.I0(\last_word_data_reg[6]_i_4_n_0 ),
        .I1(\last_word_data_reg[5]_i_6_n_0 ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .I3(\last_word_data_reg_reg_n_0_[5] ),
        .I4(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I5(\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 [5]),
        .O(\last_word_data_reg[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    \last_word_data_reg[5]_i_4__0 
       (.I0(sel0[2]),
        .I1(ip_length_reg[5]),
        .I2(sel0[0]),
        .I3(ip_length_reg[13]),
        .I4(sel0[1]),
        .O(\last_word_data_reg[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FACFFFFFFACFF)) 
    \last_word_data_reg[5]_i_5 
       (.I0(\hdr_sum_reg_reg_n_0_[5] ),
        .I1(\hdr_sum_reg_reg_n_0_[13] ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(b2_in[5]),
        .O(\last_word_data_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[5]_i_6 
       (.I0(\ip_dest_ip_reg_reg_n_0_[5] ),
        .I1(data17[5]),
        .I2(sel0[1]),
        .I3(b[5]),
        .I4(sel0[0]),
        .I5(b[13]),
        .O(\last_word_data_reg[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \last_word_data_reg[6]_i_1__0 
       (.I0(\last_word_data_reg[6]_i_2_n_0 ),
        .I1(\last_word_data_reg[6]_i_3_n_0 ),
        .I2(\last_word_data_reg[6]_i_4_n_0 ),
        .I3(\last_word_data_reg[6]_i_5_n_0 ),
        .O(\last_word_data_reg[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \last_word_data_reg[6]_i_2 
       (.I0(\last_word_data_reg[7]_i_5_n_0 ),
        .I1(\last_word_data_reg[6]_i_6_n_0 ),
        .I2(sel0[3]),
        .I3(\last_word_data_reg[6]_i_7_n_0 ),
        .I4(sel0[2]),
        .I5(\last_word_data_reg[6]_i_8_n_0 ),
        .O(\last_word_data_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[6]_i_3 
       (.I0(\ip_dest_ip_reg_reg_n_0_[6] ),
        .I1(data17[6]),
        .I2(sel0[1]),
        .I3(b[6]),
        .I4(sel0[0]),
        .I5(b[14]),
        .O(\last_word_data_reg[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \last_word_data_reg[6]_i_4 
       (.I0(sel0[5]),
        .I1(m_eth_payload_axis_tready_int_reg_reg_0),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(sel0[4]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\last_word_data_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \last_word_data_reg[6]_i_5 
       (.I0(m_eth_payload_axis_tready_int_reg_reg_0),
        .I1(store_ip_hdr),
        .I2(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .I3(\last_word_data_reg_reg_n_0_[6] ),
        .I4(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I5(\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 [6]),
        .O(\last_word_data_reg[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFCF4477FFFFCCCC)) 
    \last_word_data_reg[6]_i_6 
       (.I0(b6_in),
        .I1(sel0[2]),
        .I2(ip_length_reg[6]),
        .I3(ip_length_reg[14]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\last_word_data_reg[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0AFCF)) 
    \last_word_data_reg[6]_i_7 
       (.I0(\hdr_sum_reg_reg_n_0_[6] ),
        .I1(\hdr_sum_reg_reg_n_0_[14] ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(b4_in[14]),
        .O(\last_word_data_reg[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h47CC47FF)) 
    \last_word_data_reg[6]_i_8 
       (.I0(\ip_source_ip_reg_reg_n_0_[6] ),
        .I1(sel0[1]),
        .I2(b2_in[6]),
        .I3(sel0[0]),
        .I4(b2_in[14]),
        .O(\last_word_data_reg[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \last_word_data_reg[7]_i_1__0 
       (.I0(ip_tx_ip_payload_axis_tlast),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(s_ip_payload_axis_tready_reg_reg_0),
        .I3(ip_tx_ip_payload_axis_tvalid),
        .I4(\FSM_onehot_state_reg[3]_i_2_n_0 ),
        .O(store_last_word));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \last_word_data_reg[7]_i_2__0 
       (.I0(\last_word_data_reg_reg[7]_i_3_n_0 ),
        .I1(sel0[3]),
        .I2(\last_word_data_reg[7]_i_4__1_n_0 ),
        .I3(\last_word_data_reg[7]_i_5_n_0 ),
        .I4(\last_word_data_reg[7]_i_6_n_0 ),
        .O(\last_word_data_reg[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    \last_word_data_reg[7]_i_4__1 
       (.I0(sel0[2]),
        .I1(ip_length_reg[7]),
        .I2(sel0[0]),
        .I3(ip_length_reg[15]),
        .I4(sel0[1]),
        .O(\last_word_data_reg[7]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \last_word_data_reg[7]_i_5 
       (.I0(sel0[5]),
        .I1(m_eth_payload_axis_tready_int_reg_reg_0),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(sel0[4]),
        .O(\last_word_data_reg[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \last_word_data_reg[7]_i_6 
       (.I0(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I1(\temp_m_eth_payload_axis_tdata_reg_reg[7]_1 [7]),
        .I2(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .I3(\last_word_data_reg_reg_n_0_[7] ),
        .I4(\last_word_data_reg[6]_i_4_n_0 ),
        .I5(\last_word_data_reg[7]_i_9_n_0 ),
        .O(\last_word_data_reg[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0AFCF)) 
    \last_word_data_reg[7]_i_7 
       (.I0(\hdr_sum_reg_reg_n_0_[7] ),
        .I1(\hdr_sum_reg_reg_n_0_[15] ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(b4_in[15]),
        .O(\last_word_data_reg[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h47CC47FF)) 
    \last_word_data_reg[7]_i_8 
       (.I0(\ip_source_ip_reg_reg_n_0_[7] ),
        .I1(sel0[1]),
        .I2(b2_in[7]),
        .I3(sel0[0]),
        .I4(b2_in[15]),
        .O(\last_word_data_reg[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[7]_i_9 
       (.I0(\ip_dest_ip_reg_reg_n_0_[7] ),
        .I1(data17[7]),
        .I2(sel0[1]),
        .I3(b[7]),
        .I4(sel0[0]),
        .I5(b[15]),
        .O(\last_word_data_reg[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[0] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[0]_i_1__0_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[0] ),
        .R(1'b0));
  MUXF7 \last_word_data_reg_reg[0]_i_2 
       (.I0(\last_word_data_reg[0]_i_5__0_n_0 ),
        .I1(\last_word_data_reg[0]_i_6_n_0 ),
        .O(\last_word_data_reg_reg[0]_i_2_n_0 ),
        .S(sel0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[1] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[1]_i_1__0_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[1] ),
        .R(1'b0));
  MUXF7 \last_word_data_reg_reg[1]_i_2 
       (.I0(\last_word_data_reg[1]_i_4__0_n_0 ),
        .I1(\last_word_data_reg[1]_i_5_n_0 ),
        .O(\last_word_data_reg_reg[1]_i_2_n_0 ),
        .S(sel0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[2] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[2]_i_1__0_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[3] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[3]_i_1__0_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[3] ),
        .R(1'b0));
  MUXF7 \last_word_data_reg_reg[3]_i_2 
       (.I0(\last_word_data_reg[3]_i_4__0_n_0 ),
        .I1(\last_word_data_reg[3]_i_5_n_0 ),
        .O(\last_word_data_reg_reg[3]_i_2_n_0 ),
        .S(sel0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[4] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[4]_i_1__0_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[4] ),
        .R(1'b0));
  MUXF7 \last_word_data_reg_reg[4]_i_2 
       (.I0(\last_word_data_reg[4]_i_4__0_n_0 ),
        .I1(\last_word_data_reg[4]_i_5_n_0 ),
        .O(\last_word_data_reg_reg[4]_i_2_n_0 ),
        .S(sel0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[5] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[5]_i_1__0_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[5] ),
        .R(1'b0));
  MUXF7 \last_word_data_reg_reg[5]_i_2 
       (.I0(\last_word_data_reg[5]_i_4__0_n_0 ),
        .I1(\last_word_data_reg[5]_i_5_n_0 ),
        .O(\last_word_data_reg_reg[5]_i_2_n_0 ),
        .S(sel0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[6] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[6]_i_1__0_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[7] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[7]_i_2__0_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[7] ),
        .R(1'b0));
  MUXF7 \last_word_data_reg_reg[7]_i_3 
       (.I0(\last_word_data_reg[7]_i_7_n_0 ),
        .I1(\last_word_data_reg[7]_i_8_n_0 ),
        .O(\last_word_data_reg_reg[7]_i_3_n_0 ),
        .S(sel0[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[0]_i_1 
       (.I0(m_eth_dest_mac_reg[0]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [0]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[10]_i_1 
       (.I0(m_eth_dest_mac_reg[10]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [10]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[11]_i_1 
       (.I0(m_eth_dest_mac_reg[11]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [11]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[12]_i_1 
       (.I0(m_eth_dest_mac_reg[12]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [12]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[13]_i_1 
       (.I0(m_eth_dest_mac_reg[13]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [13]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[14]_i_1 
       (.I0(m_eth_dest_mac_reg[14]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [14]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[15]_i_1 
       (.I0(m_eth_dest_mac_reg[15]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [15]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[16]_i_1 
       (.I0(m_eth_dest_mac_reg[16]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [16]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[17]_i_1 
       (.I0(m_eth_dest_mac_reg[17]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [17]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[18]_i_1 
       (.I0(m_eth_dest_mac_reg[18]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [18]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[19]_i_1 
       (.I0(m_eth_dest_mac_reg[19]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [19]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[1]_i_1 
       (.I0(m_eth_dest_mac_reg[1]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [1]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[20]_i_1 
       (.I0(m_eth_dest_mac_reg[20]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [20]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[21]_i_1 
       (.I0(m_eth_dest_mac_reg[21]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [21]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[22]_i_1 
       (.I0(m_eth_dest_mac_reg[22]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [22]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[23]_i_1 
       (.I0(m_eth_dest_mac_reg[23]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [23]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[24]_i_1 
       (.I0(m_eth_dest_mac_reg[24]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [24]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[25]_i_1 
       (.I0(m_eth_dest_mac_reg[25]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [25]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[26]_i_1 
       (.I0(m_eth_dest_mac_reg[26]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [26]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[27]_i_1 
       (.I0(m_eth_dest_mac_reg[27]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [27]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[28]_i_1 
       (.I0(m_eth_dest_mac_reg[28]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [28]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[29]_i_1 
       (.I0(m_eth_dest_mac_reg[29]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [29]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[2]_i_1 
       (.I0(m_eth_dest_mac_reg[2]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [2]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[30]_i_1 
       (.I0(m_eth_dest_mac_reg[30]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [30]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[31]_i_1 
       (.I0(m_eth_dest_mac_reg[31]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [31]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[32]_i_1 
       (.I0(m_eth_dest_mac_reg[32]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [32]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[33]_i_1 
       (.I0(m_eth_dest_mac_reg[33]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [33]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[34]_i_1 
       (.I0(m_eth_dest_mac_reg[34]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [34]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[35]_i_1 
       (.I0(m_eth_dest_mac_reg[35]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [35]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[36]_i_1 
       (.I0(m_eth_dest_mac_reg[36]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [36]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[37]_i_1 
       (.I0(m_eth_dest_mac_reg[37]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [37]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[38]_i_1 
       (.I0(m_eth_dest_mac_reg[38]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [38]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[39]_i_1 
       (.I0(m_eth_dest_mac_reg[39]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [39]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[3]_i_1 
       (.I0(m_eth_dest_mac_reg[3]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [3]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[40]_i_1 
       (.I0(m_eth_dest_mac_reg[40]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [40]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[41]_i_1 
       (.I0(m_eth_dest_mac_reg[41]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [41]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[42]_i_1 
       (.I0(m_eth_dest_mac_reg[42]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [42]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[43]_i_1 
       (.I0(m_eth_dest_mac_reg[43]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [43]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[44]_i_1 
       (.I0(m_eth_dest_mac_reg[44]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [44]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[45]_i_1 
       (.I0(m_eth_dest_mac_reg[45]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [45]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[46]_i_1 
       (.I0(m_eth_dest_mac_reg[46]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [46]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [46]));
  LUT3 #(
    .INIT(8'h80)) 
    \m_eth_dest_mac_reg[47]_i_1__0 
       (.I0(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .I1(outgoing_ip_hdr_ready),
        .I2(outgoing_ip_hdr_valid_reg),
        .O(store_ip_hdr));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[47]_i_2 
       (.I0(m_eth_dest_mac_reg[47]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [47]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[4]_i_1 
       (.I0(m_eth_dest_mac_reg[4]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [4]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[5]_i_1 
       (.I0(m_eth_dest_mac_reg[5]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [5]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[6]_i_1 
       (.I0(m_eth_dest_mac_reg[6]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [6]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[7]_i_1 
       (.I0(m_eth_dest_mac_reg[7]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [7]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[8]_i_1 
       (.I0(m_eth_dest_mac_reg[8]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [8]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_dest_mac_reg[9]_i_1 
       (.I0(m_eth_dest_mac_reg[9]),
        .I1(grant_encoded),
        .I2(\m_eth_dest_mac_reg_reg[47]_1 [9]),
        .O(\m_eth_dest_mac_reg_reg[47]_0 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[0] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [0]),
        .Q(m_eth_dest_mac_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[10] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [10]),
        .Q(m_eth_dest_mac_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[11] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [11]),
        .Q(m_eth_dest_mac_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[12] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [12]),
        .Q(m_eth_dest_mac_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[13] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [13]),
        .Q(m_eth_dest_mac_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[14] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [14]),
        .Q(m_eth_dest_mac_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[15] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [15]),
        .Q(m_eth_dest_mac_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[16] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [16]),
        .Q(m_eth_dest_mac_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[17] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [17]),
        .Q(m_eth_dest_mac_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[18] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [18]),
        .Q(m_eth_dest_mac_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[19] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [19]),
        .Q(m_eth_dest_mac_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[1] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [1]),
        .Q(m_eth_dest_mac_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[20] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [20]),
        .Q(m_eth_dest_mac_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[21] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [21]),
        .Q(m_eth_dest_mac_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[22] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [22]),
        .Q(m_eth_dest_mac_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[23] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [23]),
        .Q(m_eth_dest_mac_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[24] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [24]),
        .Q(m_eth_dest_mac_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[25] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [25]),
        .Q(m_eth_dest_mac_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[26] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [26]),
        .Q(m_eth_dest_mac_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[27] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [27]),
        .Q(m_eth_dest_mac_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[28] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [28]),
        .Q(m_eth_dest_mac_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[29] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [29]),
        .Q(m_eth_dest_mac_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[2] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [2]),
        .Q(m_eth_dest_mac_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[30] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [30]),
        .Q(m_eth_dest_mac_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[31] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [31]),
        .Q(m_eth_dest_mac_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[32] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [32]),
        .Q(m_eth_dest_mac_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[33] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [33]),
        .Q(m_eth_dest_mac_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[34] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [34]),
        .Q(m_eth_dest_mac_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[35] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [35]),
        .Q(m_eth_dest_mac_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[36] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [36]),
        .Q(m_eth_dest_mac_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[37] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [37]),
        .Q(m_eth_dest_mac_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[38] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [38]),
        .Q(m_eth_dest_mac_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[39] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [39]),
        .Q(m_eth_dest_mac_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[3] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [3]),
        .Q(m_eth_dest_mac_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[40] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [40]),
        .Q(m_eth_dest_mac_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[41] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [41]),
        .Q(m_eth_dest_mac_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[42] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [42]),
        .Q(m_eth_dest_mac_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[43] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [43]),
        .Q(m_eth_dest_mac_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[44] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [44]),
        .Q(m_eth_dest_mac_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[45] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [45]),
        .Q(m_eth_dest_mac_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[46] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [46]),
        .Q(m_eth_dest_mac_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[47] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [47]),
        .Q(m_eth_dest_mac_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[4] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [4]),
        .Q(m_eth_dest_mac_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[5] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [5]),
        .Q(m_eth_dest_mac_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[6] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [6]),
        .Q(m_eth_dest_mac_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[7] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [7]),
        .Q(m_eth_dest_mac_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[8] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [8]),
        .Q(m_eth_dest_mac_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_dest_mac_reg_reg[9] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_eth_dest_mac_reg_reg[47]_2 [9]),
        .Q(m_eth_dest_mac_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF2F2F200F2F2F2F2)) 
    m_eth_hdr_valid_reg_i_1__0
       (.I0(ip_tx_eth_hdr_valid),
        .I1(m_eth_hdr_valid_reg_reg_0),
        .I2(store_ip_hdr),
        .I3(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .I5(m_eth_hdr_valid_reg_i_2_n_0),
        .O(m_eth_hdr_valid_next));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_eth_hdr_valid_reg_i_2
       (.I0(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I1(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .O(m_eth_hdr_valid_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_hdr_valid_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(1'b1),
        .D(m_eth_hdr_valid_next),
        .Q(ip_tx_eth_hdr_valid),
        .R(sync_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_payload_axis_tdata_reg[0]_i_1 
       (.I0(\last_word_data_reg[0]_i_1__0_n_0 ),
        .I1(\m_eth_payload_axis_tdata_reg_reg[6]_0 ),
        .I2(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_eth_payload_axis_tdata_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_payload_axis_tdata_reg[1]_i_1 
       (.I0(\last_word_data_reg[1]_i_1__0_n_0 ),
        .I1(\m_eth_payload_axis_tdata_reg_reg[6]_0 ),
        .I2(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_eth_payload_axis_tdata_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAE0000)) 
    \m_eth_payload_axis_tdata_reg[2]_i_1__1 
       (.I0(\last_word_data_reg[2]_i_2_n_0 ),
        .I1(\last_word_data_reg[2]_i_3_n_0 ),
        .I2(\last_word_data_reg[6]_i_4_n_0 ),
        .I3(\last_word_data_reg[2]_i_4_n_0 ),
        .I4(\m_eth_payload_axis_tdata_reg_reg[6]_0 ),
        .I5(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_eth_payload_axis_tdata_reg[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_payload_axis_tdata_reg[3]_i_1 
       (.I0(\last_word_data_reg[3]_i_1__0_n_0 ),
        .I1(\m_eth_payload_axis_tdata_reg_reg[6]_0 ),
        .I2(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_eth_payload_axis_tdata_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_payload_axis_tdata_reg[4]_i_1 
       (.I0(\last_word_data_reg[4]_i_1__0_n_0 ),
        .I1(\m_eth_payload_axis_tdata_reg_reg[6]_0 ),
        .I2(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_eth_payload_axis_tdata_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_payload_axis_tdata_reg[5]_i_1 
       (.I0(\last_word_data_reg[5]_i_1__0_n_0 ),
        .I1(\m_eth_payload_axis_tdata_reg_reg[6]_0 ),
        .I2(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_eth_payload_axis_tdata_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAE0000)) 
    \m_eth_payload_axis_tdata_reg[6]_i_1__1 
       (.I0(\last_word_data_reg[6]_i_2_n_0 ),
        .I1(\last_word_data_reg[6]_i_3_n_0 ),
        .I2(\last_word_data_reg[6]_i_4_n_0 ),
        .I3(\last_word_data_reg[6]_i_5_n_0 ),
        .I4(\m_eth_payload_axis_tdata_reg_reg[6]_0 ),
        .I5(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_eth_payload_axis_tdata_reg[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_payload_axis_tdata_reg[7]_i_1 
       (.I0(\last_word_data_reg[7]_i_2__0_n_0 ),
        .I1(\m_eth_payload_axis_tdata_reg_reg[6]_0 ),
        .I2(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_eth_payload_axis_tdata_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[0] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(E),
        .D(\m_eth_payload_axis_tdata_reg[0]_i_1_n_0 ),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[1] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(E),
        .D(\m_eth_payload_axis_tdata_reg[1]_i_1_n_0 ),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[2] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(E),
        .D(\m_eth_payload_axis_tdata_reg[2]_i_1__1_n_0 ),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[3] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(E),
        .D(\m_eth_payload_axis_tdata_reg[3]_i_1_n_0 ),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[4] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(E),
        .D(\m_eth_payload_axis_tdata_reg[4]_i_1_n_0 ),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[5] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(E),
        .D(\m_eth_payload_axis_tdata_reg[5]_i_1_n_0 ),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[6] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(E),
        .D(\m_eth_payload_axis_tdata_reg[6]_i_1__1_n_0 ),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_eth_payload_axis_tdata_reg_reg[7] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(E),
        .D(\m_eth_payload_axis_tdata_reg[7]_i_1_n_0 ),
        .Q(\m_eth_payload_axis_tdata_reg_reg[7]_1 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    m_eth_payload_axis_tlast_reg_i_2
       (.I0(ip_tx_ip_payload_axis_tlast),
        .I1(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I3(\m_eth_payload_axis_tdata_reg_reg[6]_0 ),
        .I4(temp_m_eth_payload_axis_tlast_reg),
        .O(m_eth_payload_axis_tlast_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_payload_axis_tlast_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(E),
        .D(m_eth_payload_axis_tlast_reg_i_2_n_0),
        .Q(ip_tx_eth_payload_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF15151515151515)) 
    m_eth_payload_axis_tready_int_reg_i_1
       (.I0(temp_m_eth_payload_axis_tvalid_reg),
        .I1(m_eth_payload_axis_tvalid_int),
        .I2(m_eth_payload_axis_tvalid_reg_reg_0),
        .I3(grant_valid),
        .I4(m_eth_payload_axis_tready_int_reg_0),
        .I5(grant_encoded),
        .O(m_eth_payload_axis_tready_int_early));
  LUT6 #(
    .INIT(64'hEEEEEAEEEAEAEAEA)) 
    m_eth_payload_axis_tready_int_reg_i_2__0
       (.I0(m_eth_payload_axis_tready_int_reg_i_3_n_0),
        .I1(ip_tx_ip_payload_axis_tvalid),
        .I2(m_eth_payload_axis_tlast_int),
        .I3(s_ip_payload_axis_tready_reg_reg_0),
        .I4(\FSM_onehot_state_reg[3]_i_2_n_0 ),
        .I5(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .O(m_eth_payload_axis_tvalid_int));
  LUT5 #(
    .INIT(32'hFF800000)) 
    m_eth_payload_axis_tready_int_reg_i_3
       (.I0(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .I1(outgoing_ip_hdr_ready),
        .I2(outgoing_ip_hdr_valid_reg),
        .I3(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I4(m_eth_payload_axis_tready_int_reg_reg_0),
        .O(m_eth_payload_axis_tready_int_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_payload_axis_tready_int_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(1'b1),
        .D(m_eth_payload_axis_tready_int_early),
        .Q(m_eth_payload_axis_tready_int_reg_reg_0),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_eth_payload_axis_tuser_reg_i_1
       (.I0(m_eth_payload_axis_tuser_int),
        .I1(\m_eth_payload_axis_tdata_reg_reg[6]_0 ),
        .I2(temp_m_eth_payload_axis_tuser_reg),
        .O(m_eth_payload_axis_tuser_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_payload_axis_tuser_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(E),
        .D(m_eth_payload_axis_tuser_reg_i_1_n_0),
        .Q(m_eth_payload_axis_tuser_reg_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_eth_payload_axis_tvalid_reg_i_1
       (.I0(m_eth_payload_axis_tvalid_int),
        .I1(m_eth_payload_axis_tready_int_reg_reg_0),
        .I2(temp_m_eth_payload_axis_tvalid_reg),
        .I3(E),
        .I4(m_eth_payload_axis_tvalid_reg_reg_0),
        .O(m_eth_payload_axis_tvalid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_eth_payload_axis_tvalid_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(1'b1),
        .D(m_eth_payload_axis_tvalid_reg_i_1_n_0),
        .Q(m_eth_payload_axis_tvalid_reg_reg_0),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_eth_type_reg[11]_i_1 
       (.I0(b6_in),
        .I1(grant_encoded),
        .I2(data13),
        .O(m_eth_type_reg0));
  LUT2 #(
    .INIT(4'h1)) 
    m_ip_payload_axis_tvalid_reg_i_2
       (.I0(s_ip_payload_axis_tready_reg_reg_0),
        .I1(drop_packet_reg),
        .O(s_ip_payload_axis_tready_reg_reg_1));
  LUT6 #(
    .INIT(64'h040004000FFF0400)) 
    outgoing_ip_hdr_valid_reg_i_1
       (.I0(outgoing_ip_hdr_valid_reg_reg),
        .I1(arp_response_valid),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(outgoing_ip_hdr_valid_reg),
        .I5(outgoing_ip_hdr_ready),
        .O(outgoing_ip_hdr_valid_next));
  LUT3 #(
    .INIT(8'h0B)) 
    s_ip_hdr_ready_reg_i_1
       (.I0(m_eth_hdr_valid_reg_reg_0),
        .I1(ip_tx_eth_hdr_valid),
        .I2(s_ip_hdr_ready_reg_i_2_n_0),
        .O(s_ip_hdr_ready_next));
  LUT6 #(
    .INIT(64'h0000008F8F8F8F8F)) 
    s_ip_hdr_ready_reg_i_2
       (.I0(outgoing_ip_hdr_valid_reg),
        .I1(outgoing_ip_hdr_ready),
        .I2(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .I3(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I4(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .I5(\FSM_onehot_state_reg_reg[0]_0 ),
        .O(s_ip_hdr_ready_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ip_hdr_ready_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(1'b1),
        .D(s_ip_hdr_ready_next),
        .Q(outgoing_ip_hdr_ready),
        .R(sync_reg));
  LUT5 #(
    .INIT(32'h0000AABF)) 
    s_ip_payload_axis_tready_reg_i_1
       (.I0(s_ip_payload_axis_tready_reg_reg_2),
        .I1(m_eth_payload_axis_tvalid_reg_reg_0),
        .I2(m_eth_payload_axis_tvalid_int),
        .I3(temp_m_eth_payload_axis_tvalid_reg),
        .I4(s_ip_payload_axis_tready_reg_i_3_n_0),
        .O(s_ip_payload_axis_tready_next));
  LUT6 #(
    .INIT(64'hAB00ABABABABABAB)) 
    s_ip_payload_axis_tready_reg_i_3
       (.I0(\FSM_onehot_state_reg_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .I3(\last_word_data_reg[6]_i_4_n_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(s_ip_payload_axis_tready_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ip_payload_axis_tready_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(1'b1),
        .D(s_ip_payload_axis_tready_next),
        .Q(s_ip_payload_axis_tready_reg_reg_0),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_eth_payload_axis_tdata_reg[0]_i_1__0 
       (.I0(\m_eth_payload_axis_tdata_reg_reg[7]_1 [0]),
        .I1(grant_encoded),
        .I2(\temp_m_eth_payload_axis_tdata_reg_reg[7]_2 [0]),
        .O(\m_eth_payload_axis_tdata_reg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_eth_payload_axis_tdata_reg[1]_i_1__0 
       (.I0(\m_eth_payload_axis_tdata_reg_reg[7]_1 [1]),
        .I1(grant_encoded),
        .I2(\temp_m_eth_payload_axis_tdata_reg_reg[7]_2 [1]),
        .O(\m_eth_payload_axis_tdata_reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_eth_payload_axis_tdata_reg[2]_i_1__0 
       (.I0(\m_eth_payload_axis_tdata_reg_reg[7]_1 [2]),
        .I1(grant_encoded),
        .I2(\temp_m_eth_payload_axis_tdata_reg_reg[7]_2 [2]),
        .O(\m_eth_payload_axis_tdata_reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_eth_payload_axis_tdata_reg[3]_i_1__0 
       (.I0(\m_eth_payload_axis_tdata_reg_reg[7]_1 [3]),
        .I1(grant_encoded),
        .I2(\temp_m_eth_payload_axis_tdata_reg_reg[7]_2 [3]),
        .O(\m_eth_payload_axis_tdata_reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_eth_payload_axis_tdata_reg[4]_i_1 
       (.I0(\m_eth_payload_axis_tdata_reg_reg[7]_1 [4]),
        .I1(grant_encoded),
        .I2(\temp_m_eth_payload_axis_tdata_reg_reg[7]_2 [4]),
        .O(\m_eth_payload_axis_tdata_reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_eth_payload_axis_tdata_reg[5]_i_1__0 
       (.I0(\m_eth_payload_axis_tdata_reg_reg[7]_1 [5]),
        .I1(grant_encoded),
        .I2(\temp_m_eth_payload_axis_tdata_reg_reg[7]_2 [5]),
        .O(\m_eth_payload_axis_tdata_reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_eth_payload_axis_tdata_reg[6]_i_1__0 
       (.I0(\m_eth_payload_axis_tdata_reg_reg[7]_1 [6]),
        .I1(grant_encoded),
        .I2(\temp_m_eth_payload_axis_tdata_reg_reg[7]_2 [6]),
        .O(\m_eth_payload_axis_tdata_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_eth_payload_axis_tdata_reg[7]_i_2 
       (.I0(\m_eth_payload_axis_tdata_reg_reg[7]_1 [7]),
        .I1(grant_encoded),
        .I2(\temp_m_eth_payload_axis_tdata_reg_reg[7]_2 [7]),
        .O(\m_eth_payload_axis_tdata_reg_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[0] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .D(\last_word_data_reg[0]_i_1__0_n_0 ),
        .Q(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[1] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .D(\last_word_data_reg[1]_i_1__0_n_0 ),
        .Q(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[2] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .D(\last_word_data_reg[2]_i_1__0_n_0 ),
        .Q(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[3] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .D(\last_word_data_reg[3]_i_1__0_n_0 ),
        .Q(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[4] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .D(\last_word_data_reg[4]_i_1__0_n_0 ),
        .Q(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[5] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .D(\last_word_data_reg[5]_i_1__0_n_0 ),
        .Q(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[6] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .D(\last_word_data_reg[6]_i_1__0_n_0 ),
        .Q(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_eth_payload_axis_tdata_reg_reg[7] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .D(\last_word_data_reg[7]_i_2__0_n_0 ),
        .Q(\temp_m_eth_payload_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    temp_m_eth_payload_axis_tlast_reg_i_1
       (.I0(ip_tx_eth_payload_axis_tlast),
        .I1(grant_encoded),
        .I2(arp_tx_eth_payload_axis_tlast),
        .O(current_s_tlast));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    temp_m_eth_payload_axis_tlast_reg_i_1__0
       (.I0(ip_tx_ip_payload_axis_tlast),
        .I1(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .O(m_eth_payload_axis_tlast_int));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_eth_payload_axis_tlast_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .D(m_eth_payload_axis_tlast_int),
        .Q(temp_m_eth_payload_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFE0E0E0E0E0E0E0)) 
    temp_m_eth_payload_axis_tuser_reg_i_1
       (.I0(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I1(\FSM_onehot_state_reg_reg_n_0_[3] ),
        .I2(ip_tx_ip_payload_axis_tuser),
        .I3(ip_tx_ip_payload_axis_tlast),
        .I4(temp_m_eth_payload_axis_tuser_reg_i_2_n_0),
        .I5(\FSM_onehot_state_reg[3]_i_2_n_0 ),
        .O(m_eth_payload_axis_tuser_int));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h80)) 
    temp_m_eth_payload_axis_tuser_reg_i_2
       (.I0(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I1(s_ip_payload_axis_tready_reg_reg_0),
        .I2(ip_tx_ip_payload_axis_tvalid),
        .O(temp_m_eth_payload_axis_tuser_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_eth_payload_axis_tuser_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(\temp_m_eth_payload_axis_tdata_reg_reg[7]_0 ),
        .D(m_eth_payload_axis_tuser_int),
        .Q(temp_m_eth_payload_axis_tuser_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5500000045405500)) 
    temp_m_eth_payload_axis_tvalid_reg_i_1__0
       (.I0(sync_reg),
        .I1(m_eth_payload_axis_tvalid_int),
        .I2(m_eth_payload_axis_tvalid_reg_reg_0),
        .I3(temp_m_eth_payload_axis_tvalid_reg),
        .I4(m_eth_payload_axis_tready_int_reg_reg_0),
        .I5(s_ip_payload_axis_tready_reg_reg_2),
        .O(temp_m_eth_payload_axis_tvalid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_eth_payload_axis_tvalid_reg_reg
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(1'b1),
        .D(temp_m_eth_payload_axis_tvalid_reg_i_1__0_n_0),
        .Q(temp_m_eth_payload_axis_tvalid_reg),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry
       (.CI(1'b0),
        .CO({word_count_next0_carry_n_0,word_count_next0_carry_n_1,word_count_next0_carry_n_2,word_count_next0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ip_length_reg[3:2],1'b0}),
        .O(in22[4:1]),
        .S({ip_length_reg[4],word_count_next0_carry_i_1__0_n_0,word_count_next0_carry_i_2__0_n_0,ip_length_reg[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry__0
       (.CI(word_count_next0_carry_n_0),
        .CO({word_count_next0_carry__0_n_0,word_count_next0_carry__0_n_1,word_count_next0_carry__0_n_2,word_count_next0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(ip_length_reg[8:5]),
        .O(in22[8:5]),
        .S({word_count_next0_carry__0_i_1__0_n_0,word_count_next0_carry__0_i_2__0_n_0,word_count_next0_carry__0_i_3__0_n_0,word_count_next0_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_1__0
       (.I0(ip_length_reg[8]),
        .O(word_count_next0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_2__0
       (.I0(ip_length_reg[7]),
        .O(word_count_next0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_3__0
       (.I0(ip_length_reg[6]),
        .O(word_count_next0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_4__0
       (.I0(ip_length_reg[5]),
        .O(word_count_next0_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry__1
       (.CI(word_count_next0_carry__0_n_0),
        .CO({word_count_next0_carry__1_n_0,word_count_next0_carry__1_n_1,word_count_next0_carry__1_n_2,word_count_next0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(ip_length_reg[12:9]),
        .O(in22[12:9]),
        .S({word_count_next0_carry__1_i_1__0_n_0,word_count_next0_carry__1_i_2__0_n_0,word_count_next0_carry__1_i_3__0_n_0,word_count_next0_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_1__0
       (.I0(ip_length_reg[12]),
        .O(word_count_next0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_2__0
       (.I0(ip_length_reg[11]),
        .O(word_count_next0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_3__0
       (.I0(ip_length_reg[10]),
        .O(word_count_next0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_4__0
       (.I0(ip_length_reg[9]),
        .O(word_count_next0_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry__2
       (.CI(word_count_next0_carry__1_n_0),
        .CO({NLW_word_count_next0_carry__2_CO_UNCONNECTED[3:2],word_count_next0_carry__2_n_2,word_count_next0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ip_length_reg[14:13]}),
        .O({NLW_word_count_next0_carry__2_O_UNCONNECTED[3],in22[15:13]}),
        .S({1'b0,word_count_next0_carry__2_i_1__0_n_0,word_count_next0_carry__2_i_2__0_n_0,word_count_next0_carry__2_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__2_i_1__0
       (.I0(ip_length_reg[15]),
        .O(word_count_next0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__2_i_2__0
       (.I0(ip_length_reg[14]),
        .O(word_count_next0_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__2_i_3__0
       (.I0(ip_length_reg[13]),
        .O(word_count_next0_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry_i_1__0
       (.I0(ip_length_reg[3]),
        .O(word_count_next0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry_i_2__0
       (.I0(ip_length_reg[2]),
        .O(word_count_next0_carry_i_2__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\word_count_next0_inferred__0/i__carry_n_0 ,\word_count_next0_inferred__0/i__carry_n_1 ,\word_count_next0_inferred__0/i__carry_n_2 ,\word_count_next0_inferred__0/i__carry_n_3 }),
        .CYINIT(sel0__0[0]),
        .DI(sel0__0[4:1]),
        .O(in23[4:1]),
        .S({i__carry_i_1__2_n_0,i__carry_i_2__2_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry__0 
       (.CI(\word_count_next0_inferred__0/i__carry_n_0 ),
        .CO({\word_count_next0_inferred__0/i__carry__0_n_0 ,\word_count_next0_inferred__0/i__carry__0_n_1 ,\word_count_next0_inferred__0/i__carry__0_n_2 ,\word_count_next0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(sel0__0[8:5]),
        .O(in23[8:5]),
        .S({i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0,i__carry__0_i_3__2_n_0,i__carry__0_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry__1 
       (.CI(\word_count_next0_inferred__0/i__carry__0_n_0 ),
        .CO({\word_count_next0_inferred__0/i__carry__1_n_0 ,\word_count_next0_inferred__0/i__carry__1_n_1 ,\word_count_next0_inferred__0/i__carry__1_n_2 ,\word_count_next0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(sel0__0[12:9]),
        .O(in23[12:9]),
        .S({i__carry__1_i_1__2_n_0,i__carry__1_i_2__2_n_0,i__carry__1_i_3__2_n_0,i__carry__1_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry__2 
       (.CI(\word_count_next0_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED [3:2],\word_count_next0_inferred__0/i__carry__2_n_2 ,\word_count_next0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sel0__0[14:13]}),
        .O({\NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED [3],in23[15:13]}),
        .S({1'b0,i__carry__2_i_1__1_n_0,i__carry__2_i_2__1_n_0,i__carry__2_i_3__1_n_0}));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \word_count_reg[0]_i_1 
       (.I0(sel0__0[0]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(ip_length_reg[0]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[10]_i_1__0 
       (.I0(in23[10]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[10]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[11]_i_1__0 
       (.I0(in23[11]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[11]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[12]_i_1__0 
       (.I0(in23[12]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[12]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[13]_i_1__0 
       (.I0(in23[13]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[13]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[14]_i_1__0 
       (.I0(in23[14]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[14]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \word_count_reg[15]_i_1__0 
       (.I0(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I1(ip_tx_ip_payload_axis_tvalid),
        .I2(s_ip_payload_axis_tready_reg_reg_0),
        .I3(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .O(word_count_next));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[15]_i_2__0 
       (.I0(in23[15]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[15]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[1]_i_1__0 
       (.I0(in23[1]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[1]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[2]_i_1__0 
       (.I0(in23[2]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[2]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[3]_i_1__0 
       (.I0(in23[3]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[3]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[4]_i_1__0 
       (.I0(in23[4]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[4]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[5]_i_1__0 
       (.I0(in23[5]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[5]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[6]_i_1__0 
       (.I0(in23[6]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[6]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[7]_i_1__0 
       (.I0(in23[7]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[7]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[8]_i_1__0 
       (.I0(in23[8]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[8]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \word_count_reg[9]_i_1__0 
       (.I0(in23[9]),
        .I1(\FSM_onehot_state_reg_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_reg_n_0_[1] ),
        .I3(in22[9]),
        .I4(\FSM_onehot_state_reg_reg_n_0_[0] ),
        .O(\word_count_reg[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[0] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[0]_i_1_n_0 ),
        .Q(sel0__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[10] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[10]_i_1__0_n_0 ),
        .Q(sel0__0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[11] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[11]_i_1__0_n_0 ),
        .Q(sel0__0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[12] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[12]_i_1__0_n_0 ),
        .Q(sel0__0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[13] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[13]_i_1__0_n_0 ),
        .Q(sel0__0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[14] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[14]_i_1__0_n_0 ),
        .Q(sel0__0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[15] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[15]_i_2__0_n_0 ),
        .Q(sel0__0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[1] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[1]_i_1__0_n_0 ),
        .Q(sel0__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[2] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[2]_i_1__0_n_0 ),
        .Q(sel0__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[3] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[3]_i_1__0_n_0 ),
        .Q(sel0__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[4] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[4]_i_1__0_n_0 ),
        .Q(sel0__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[5] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[5]_i_1__0_n_0 ),
        .Q(sel0__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[6] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[6]_i_1__0_n_0 ),
        .Q(sel0__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[7] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[7]_i_1__0_n_0 ),
        .Q(sel0__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[8] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[8]_i_1__0_n_0 ),
        .Q(sel0__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[9] 
       (.C(temp_m_eth_payload_axis_tlast_reg_reg_0),
        .CE(word_count_next),
        .D(\word_count_reg[9]_i_1__0_n_0 ),
        .Q(sel0__0[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "lfsr" *) 
module design_1_axis_udp_ethernet_0_0_lfsr
   (D,
    Q,
    s_tdata_reg);
  output [31:0]D;
  input [31:0]Q;
  input [7:0]s_tdata_reg;

  wire [31:0]D;
  wire [31:0]Q;
  wire \i_/crc_state[16]_i_2_n_0 ;
  wire \i_/crc_state[17]_i_2_n_0 ;
  wire \i_/crc_state[17]_i_3_n_0 ;
  wire \i_/crc_state[18]_i_2_n_0 ;
  wire \i_/crc_state[21]_i_2_n_0 ;
  wire \i_/crc_state[24]_i_2_n_0 ;
  wire \i_/crc_state[25]_i_2_n_0 ;
  wire \i_/crc_state[27]_i_2_n_0 ;
  wire \i_/crc_state[29]_i_2_n_0 ;
  wire \i_/crc_state[29]_i_3_n_0 ;
  wire \i_/crc_state[30]_i_2_n_0 ;
  wire [7:0]s_tdata_reg;

  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_/crc_state[0]_i_1 
       (.I0(Q[8]),
        .I1(s_tdata_reg[2]),
        .I2(Q[2]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \i_/crc_state[10]_i_1 
       (.I0(Q[18]),
        .I1(Q[2]),
        .I2(s_tdata_reg[2]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_/crc_state[11]_i_1 
       (.I0(Q[19]),
        .I1(Q[3]),
        .I2(s_tdata_reg[3]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/crc_state[12]_i_1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[20]),
        .I3(s_tdata_reg[0]),
        .I4(s_tdata_reg[4]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[13]_i_1 
       (.I0(Q[21]),
        .I1(Q[1]),
        .I2(s_tdata_reg[1]),
        .I3(\i_/crc_state[29]_i_3_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[14]_i_1 
       (.I0(Q[22]),
        .I1(Q[2]),
        .I2(s_tdata_reg[2]),
        .I3(Q[1]),
        .I4(s_tdata_reg[1]),
        .I5(\i_/crc_state[29]_i_2_n_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[15]_i_1 
       (.I0(Q[23]),
        .I1(\i_/crc_state[24]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(s_tdata_reg[2]),
        .I4(Q[3]),
        .I5(s_tdata_reg[3]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[16]_i_1 
       (.I0(Q[24]),
        .I1(Q[0]),
        .I2(s_tdata_reg[0]),
        .I3(Q[2]),
        .I4(s_tdata_reg[2]),
        .I5(\i_/crc_state[16]_i_2_n_0 ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[16]_i_2 
       (.I0(s_tdata_reg[3]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(s_tdata_reg[4]),
        .O(\i_/crc_state[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[17]_i_1 
       (.I0(Q[25]),
        .I1(\i_/crc_state[17]_i_2_n_0 ),
        .I2(\i_/crc_state[29]_i_3_n_0 ),
        .I3(s_tdata_reg[3]),
        .I4(Q[3]),
        .I5(\i_/crc_state[17]_i_3_n_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_/crc_state[17]_i_2 
       (.I0(Q[1]),
        .I1(s_tdata_reg[1]),
        .O(\i_/crc_state[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_/crc_state[17]_i_3 
       (.I0(s_tdata_reg[4]),
        .I1(Q[4]),
        .O(\i_/crc_state[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[18]_i_1 
       (.I0(Q[26]),
        .I1(\i_/crc_state[29]_i_3_n_0 ),
        .I2(\i_/crc_state[30]_i_2_n_0 ),
        .I3(Q[4]),
        .I4(s_tdata_reg[4]),
        .I5(\i_/crc_state[18]_i_2_n_0 ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_/crc_state[18]_i_2 
       (.I0(Q[2]),
        .I1(s_tdata_reg[2]),
        .O(\i_/crc_state[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[19]_i_1 
       (.I0(Q[27]),
        .I1(s_tdata_reg[5]),
        .I2(Q[5]),
        .I3(\i_/crc_state[25]_i_2_n_0 ),
        .I4(\i_/crc_state[30]_i_2_n_0 ),
        .I5(\i_/crc_state[24]_i_2_n_0 ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/crc_state[1]_i_1 
       (.I0(Q[0]),
        .I1(s_tdata_reg[0]),
        .I2(Q[9]),
        .I3(Q[3]),
        .I4(s_tdata_reg[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[20]_i_1 
       (.I0(Q[28]),
        .I1(Q[6]),
        .I2(s_tdata_reg[6]),
        .I3(\i_/crc_state[27]_i_2_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[21]_i_1 
       (.I0(Q[29]),
        .I1(s_tdata_reg[5]),
        .I2(Q[5]),
        .I3(s_tdata_reg[7]),
        .I4(Q[7]),
        .I5(\i_/crc_state[21]_i_2_n_0 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[21]_i_2 
       (.I0(Q[4]),
        .I1(s_tdata_reg[4]),
        .I2(s_tdata_reg[2]),
        .I3(Q[2]),
        .O(\i_/crc_state[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[22]_i_1 
       (.I0(Q[30]),
        .I1(Q[6]),
        .I2(s_tdata_reg[6]),
        .I3(s_tdata_reg[5]),
        .I4(Q[5]),
        .I5(\i_/crc_state[25]_i_2_n_0 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[23]_i_1 
       (.I0(Q[31]),
        .I1(Q[6]),
        .I2(s_tdata_reg[6]),
        .I3(\i_/crc_state[27]_i_2_n_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[24]_i_1 
       (.I0(\i_/crc_state[24]_i_2_n_0 ),
        .I1(\i_/crc_state[29]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(s_tdata_reg[2]),
        .I4(s_tdata_reg[4]),
        .I5(Q[4]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_/crc_state[24]_i_2 
       (.I0(s_tdata_reg[7]),
        .I1(Q[7]),
        .O(\i_/crc_state[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[25]_i_1 
       (.I0(s_tdata_reg[6]),
        .I1(Q[6]),
        .I2(s_tdata_reg[1]),
        .I3(Q[1]),
        .I4(\i_/crc_state[29]_i_3_n_0 ),
        .I5(\i_/crc_state[25]_i_2_n_0 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[25]_i_2 
       (.I0(s_tdata_reg[3]),
        .I1(Q[3]),
        .I2(s_tdata_reg[2]),
        .I3(Q[2]),
        .O(\i_/crc_state[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[26]_i_1 
       (.I0(Q[0]),
        .I1(s_tdata_reg[0]),
        .I2(Q[2]),
        .I3(s_tdata_reg[2]),
        .I4(\i_/crc_state[30]_i_2_n_0 ),
        .I5(\i_/crc_state[27]_i_2_n_0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/crc_state[27]_i_1 
       (.I0(Q[1]),
        .I1(s_tdata_reg[1]),
        .I2(s_tdata_reg[5]),
        .I3(Q[5]),
        .I4(\i_/crc_state[27]_i_2_n_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[27]_i_2 
       (.I0(s_tdata_reg[4]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(s_tdata_reg[3]),
        .I4(Q[7]),
        .I5(s_tdata_reg[7]),
        .O(\i_/crc_state[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/crc_state[28]_i_1 
       (.I0(Q[6]),
        .I1(s_tdata_reg[6]),
        .I2(s_tdata_reg[4]),
        .I3(Q[4]),
        .I4(\i_/crc_state[29]_i_3_n_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[29]_i_1 
       (.I0(s_tdata_reg[7]),
        .I1(Q[7]),
        .I2(\i_/crc_state[29]_i_2_n_0 ),
        .I3(s_tdata_reg[1]),
        .I4(Q[1]),
        .I5(\i_/crc_state[29]_i_3_n_0 ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_/crc_state[29]_i_2 
       (.I0(Q[6]),
        .I1(s_tdata_reg[6]),
        .O(\i_/crc_state[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[29]_i_3 
       (.I0(s_tdata_reg[0]),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(s_tdata_reg[5]),
        .O(\i_/crc_state[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[2]_i_1 
       (.I0(Q[10]),
        .I1(\i_/crc_state[17]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(s_tdata_reg[0]),
        .I4(s_tdata_reg[4]),
        .I5(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/crc_state[30]_i_1 
       (.I0(s_tdata_reg[7]),
        .I1(Q[7]),
        .I2(\i_/crc_state[30]_i_2_n_0 ),
        .I3(s_tdata_reg[0]),
        .I4(Q[0]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[30]_i_2 
       (.I0(s_tdata_reg[6]),
        .I1(Q[6]),
        .I2(s_tdata_reg[1]),
        .I3(Q[1]),
        .O(\i_/crc_state[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[31]_i_3 
       (.I0(Q[7]),
        .I1(s_tdata_reg[7]),
        .I2(s_tdata_reg[1]),
        .I3(Q[1]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[3]_i_1 
       (.I0(Q[11]),
        .I1(\i_/crc_state[17]_i_2_n_0 ),
        .I2(s_tdata_reg[5]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(s_tdata_reg[2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[4]_i_1 
       (.I0(Q[12]),
        .I1(Q[6]),
        .I2(s_tdata_reg[6]),
        .I3(Q[0]),
        .I4(s_tdata_reg[0]),
        .I5(\i_/crc_state[25]_i_2_n_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[5]_i_1 
       (.I0(Q[13]),
        .I1(Q[1]),
        .I2(s_tdata_reg[1]),
        .I3(\i_/crc_state[27]_i_2_n_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/crc_state[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[14]),
        .I2(s_tdata_reg[4]),
        .I3(Q[5]),
        .I4(s_tdata_reg[5]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[7]_i_1 
       (.I0(Q[15]),
        .I1(Q[6]),
        .I2(s_tdata_reg[6]),
        .I3(\i_/crc_state[29]_i_3_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[8]_i_1 
       (.I0(s_tdata_reg[7]),
        .I1(Q[7]),
        .I2(\i_/crc_state[29]_i_2_n_0 ),
        .I3(s_tdata_reg[1]),
        .I4(Q[1]),
        .I5(Q[16]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_/crc_state[9]_i_1 
       (.I0(Q[17]),
        .I1(Q[7]),
        .I2(s_tdata_reg[7]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "lfsr" *) 
module design_1_axis_udp_ethernet_0_0_lfsr_2
   (D,
    \crc_state_reg[1] ,
    \gmii_rxd_d4_reg[7] ,
    \crc_state_reg[6] ,
    \crc_state_reg[0] ,
    Q,
    \crc_state_reg[31] );
  output [31:0]D;
  output \crc_state_reg[1] ;
  output \gmii_rxd_d4_reg[7] ;
  output \crc_state_reg[6] ;
  output \crc_state_reg[0] ;
  input [31:0]Q;
  input [7:0]\crc_state_reg[31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire \crc_state_reg[0] ;
  wire \crc_state_reg[1] ;
  wire [7:0]\crc_state_reg[31] ;
  wire \crc_state_reg[6] ;
  wire \gmii_rxd_d4_reg[7] ;
  wire \i_/crc_state[16]_i_2_n_0 ;
  wire \i_/crc_state[17]_i_3_n_0 ;
  wire \i_/crc_state[18]_i_2_n_0 ;
  wire \i_/crc_state[21]_i_2_n_0 ;
  wire \i_/crc_state[25]_i_2_n_0 ;
  wire \i_/crc_state[27]_i_2_n_0 ;
  wire \i_/crc_state[29]_i_3_n_0 ;
  wire \i_/crc_state[30]_i_2_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_/crc_state[0]_i_1 
       (.I0(Q[8]),
        .I1(\crc_state_reg[31] [2]),
        .I2(Q[2]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \i_/crc_state[10]_i_1 
       (.I0(Q[18]),
        .I1(Q[2]),
        .I2(\crc_state_reg[31] [2]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_/crc_state[11]_i_1 
       (.I0(Q[19]),
        .I1(Q[3]),
        .I2(\crc_state_reg[31] [3]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/crc_state[12]_i_1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[20]),
        .I3(\crc_state_reg[31] [0]),
        .I4(\crc_state_reg[31] [4]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[13]_i_1 
       (.I0(Q[21]),
        .I1(Q[1]),
        .I2(\crc_state_reg[31] [1]),
        .I3(\i_/crc_state[29]_i_3_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[14]_i_1 
       (.I0(Q[22]),
        .I1(Q[2]),
        .I2(\crc_state_reg[31] [2]),
        .I3(Q[1]),
        .I4(\crc_state_reg[31] [1]),
        .I5(\crc_state_reg[6] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[15]_i_1 
       (.I0(Q[23]),
        .I1(\gmii_rxd_d4_reg[7] ),
        .I2(Q[2]),
        .I3(\crc_state_reg[31] [2]),
        .I4(Q[3]),
        .I5(\crc_state_reg[31] [3]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[16]_i_1 
       (.I0(Q[24]),
        .I1(Q[0]),
        .I2(\crc_state_reg[31] [0]),
        .I3(Q[2]),
        .I4(\crc_state_reg[31] [2]),
        .I5(\i_/crc_state[16]_i_2_n_0 ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[16]_i_2 
       (.I0(\crc_state_reg[31] [3]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\crc_state_reg[31] [4]),
        .O(\i_/crc_state[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[17]_i_1 
       (.I0(Q[25]),
        .I1(\crc_state_reg[1] ),
        .I2(\i_/crc_state[29]_i_3_n_0 ),
        .I3(\crc_state_reg[31] [3]),
        .I4(Q[3]),
        .I5(\i_/crc_state[17]_i_3_n_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_/crc_state[17]_i_2 
       (.I0(Q[1]),
        .I1(\crc_state_reg[31] [1]),
        .O(\crc_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_/crc_state[17]_i_3 
       (.I0(\crc_state_reg[31] [4]),
        .I1(Q[4]),
        .O(\i_/crc_state[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[18]_i_1 
       (.I0(Q[26]),
        .I1(\i_/crc_state[29]_i_3_n_0 ),
        .I2(\i_/crc_state[30]_i_2_n_0 ),
        .I3(Q[4]),
        .I4(\crc_state_reg[31] [4]),
        .I5(\i_/crc_state[18]_i_2_n_0 ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_/crc_state[18]_i_2 
       (.I0(Q[2]),
        .I1(\crc_state_reg[31] [2]),
        .O(\i_/crc_state[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[19]_i_1 
       (.I0(Q[27]),
        .I1(\crc_state_reg[31] [5]),
        .I2(Q[5]),
        .I3(\i_/crc_state[25]_i_2_n_0 ),
        .I4(\i_/crc_state[30]_i_2_n_0 ),
        .I5(\gmii_rxd_d4_reg[7] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/crc_state[1]_i_1 
       (.I0(Q[0]),
        .I1(\crc_state_reg[31] [0]),
        .I2(Q[9]),
        .I3(Q[3]),
        .I4(\crc_state_reg[31] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[20]_i_1 
       (.I0(Q[28]),
        .I1(Q[6]),
        .I2(\crc_state_reg[31] [6]),
        .I3(\i_/crc_state[27]_i_2_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[21]_i_1 
       (.I0(Q[29]),
        .I1(\crc_state_reg[31] [5]),
        .I2(Q[5]),
        .I3(\crc_state_reg[31] [7]),
        .I4(Q[7]),
        .I5(\i_/crc_state[21]_i_2_n_0 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[21]_i_2 
       (.I0(Q[4]),
        .I1(\crc_state_reg[31] [4]),
        .I2(\crc_state_reg[31] [2]),
        .I3(Q[2]),
        .O(\i_/crc_state[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[22]_i_1 
       (.I0(Q[30]),
        .I1(Q[6]),
        .I2(\crc_state_reg[31] [6]),
        .I3(\crc_state_reg[31] [5]),
        .I4(Q[5]),
        .I5(\i_/crc_state[25]_i_2_n_0 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[23]_i_1 
       (.I0(Q[31]),
        .I1(Q[6]),
        .I2(\crc_state_reg[31] [6]),
        .I3(\i_/crc_state[27]_i_2_n_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[24]_i_1 
       (.I0(\gmii_rxd_d4_reg[7] ),
        .I1(\i_/crc_state[29]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(\crc_state_reg[31] [2]),
        .I4(\crc_state_reg[31] [4]),
        .I5(Q[4]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_/crc_state[24]_i_2 
       (.I0(\crc_state_reg[31] [7]),
        .I1(Q[7]),
        .O(\gmii_rxd_d4_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[25]_i_1 
       (.I0(\crc_state_reg[31] [6]),
        .I1(Q[6]),
        .I2(\crc_state_reg[31] [1]),
        .I3(Q[1]),
        .I4(\i_/crc_state[29]_i_3_n_0 ),
        .I5(\i_/crc_state[25]_i_2_n_0 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[25]_i_2 
       (.I0(\crc_state_reg[31] [3]),
        .I1(Q[3]),
        .I2(\crc_state_reg[31] [2]),
        .I3(Q[2]),
        .O(\i_/crc_state[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[26]_i_1 
       (.I0(Q[0]),
        .I1(\crc_state_reg[31] [0]),
        .I2(Q[2]),
        .I3(\crc_state_reg[31] [2]),
        .I4(\i_/crc_state[30]_i_2_n_0 ),
        .I5(\i_/crc_state[27]_i_2_n_0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/crc_state[27]_i_1 
       (.I0(Q[1]),
        .I1(\crc_state_reg[31] [1]),
        .I2(\crc_state_reg[31] [5]),
        .I3(Q[5]),
        .I4(\i_/crc_state[27]_i_2_n_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[27]_i_2 
       (.I0(\crc_state_reg[31] [4]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\crc_state_reg[31] [3]),
        .I4(Q[7]),
        .I5(\crc_state_reg[31] [7]),
        .O(\i_/crc_state[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/crc_state[28]_i_1 
       (.I0(Q[6]),
        .I1(\crc_state_reg[31] [6]),
        .I2(\crc_state_reg[31] [4]),
        .I3(Q[4]),
        .I4(\i_/crc_state[29]_i_3_n_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[29]_i_1 
       (.I0(\crc_state_reg[31] [7]),
        .I1(Q[7]),
        .I2(\crc_state_reg[6] ),
        .I3(\crc_state_reg[31] [1]),
        .I4(Q[1]),
        .I5(\i_/crc_state[29]_i_3_n_0 ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_/crc_state[29]_i_2 
       (.I0(Q[6]),
        .I1(\crc_state_reg[31] [6]),
        .O(\crc_state_reg[6] ));
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[29]_i_3 
       (.I0(\crc_state_reg[31] [0]),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(\crc_state_reg[31] [5]),
        .O(\i_/crc_state[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[2]_i_1 
       (.I0(Q[10]),
        .I1(\crc_state_reg[1] ),
        .I2(Q[0]),
        .I3(\crc_state_reg[31] [0]),
        .I4(\crc_state_reg[31] [4]),
        .I5(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/crc_state[30]_i_1 
       (.I0(\crc_state_reg[31] [7]),
        .I1(Q[7]),
        .I2(\i_/crc_state[30]_i_2_n_0 ),
        .I3(\crc_state_reg[31] [0]),
        .I4(Q[0]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[30]_i_2 
       (.I0(\crc_state_reg[31] [6]),
        .I1(Q[6]),
        .I2(\crc_state_reg[31] [1]),
        .I3(Q[1]),
        .O(\i_/crc_state[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[31]_i_2 
       (.I0(Q[7]),
        .I1(\crc_state_reg[31] [7]),
        .I2(\crc_state_reg[31] [1]),
        .I3(Q[1]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[3]_i_1 
       (.I0(Q[11]),
        .I1(\crc_state_reg[1] ),
        .I2(\crc_state_reg[31] [5]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(\crc_state_reg[31] [2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[4]_i_1 
       (.I0(Q[12]),
        .I1(Q[6]),
        .I2(\crc_state_reg[31] [6]),
        .I3(Q[0]),
        .I4(\crc_state_reg[31] [0]),
        .I5(\i_/crc_state[25]_i_2_n_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[5]_i_1 
       (.I0(Q[13]),
        .I1(Q[1]),
        .I2(\crc_state_reg[31] [1]),
        .I3(\i_/crc_state[27]_i_2_n_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/crc_state[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[14]),
        .I2(\crc_state_reg[31] [4]),
        .I3(Q[5]),
        .I4(\crc_state_reg[31] [5]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/crc_state[7]_i_1 
       (.I0(Q[15]),
        .I1(Q[6]),
        .I2(\crc_state_reg[31] [6]),
        .I3(\i_/crc_state[29]_i_3_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/crc_state[8]_i_1 
       (.I0(\crc_state_reg[31] [7]),
        .I1(Q[7]),
        .I2(\crc_state_reg[6] ),
        .I3(\crc_state_reg[31] [1]),
        .I4(Q[1]),
        .I5(Q[16]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_/crc_state[9]_i_1 
       (.I0(Q[17]),
        .I1(Q[7]),
        .I2(\crc_state_reg[31] [7]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_/i__carry__1_i_4 
       (.I0(Q[0]),
        .I1(\crc_state_reg[31] [0]),
        .O(\crc_state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "oddr" *) 
module design_1_axis_udp_ethernet_0_0_oddr
   (phy_tx_clk,
    clk90_int,
    phy_tx_clk_0,
    phy_tx_clk_1);
  output phy_tx_clk;
  input clk90_int;
  input phy_tx_clk_0;
  input phy_tx_clk_1;

  wire clk90_int;
  wire phy_tx_clk;
  wire phy_tx_clk_0;
  wire phy_tx_clk_1;
  wire \NLW_oddr[0].oddr_inst_R_UNCONNECTED ;
  wire \NLW_oddr[0].oddr_inst_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \oddr[0].oddr_inst 
       (.C(clk90_int),
        .CE(1'b1),
        .D1(phy_tx_clk_0),
        .D2(phy_tx_clk_1),
        .Q(phy_tx_clk),
        .R(\NLW_oddr[0].oddr_inst_R_UNCONNECTED ),
        .S(\NLW_oddr[0].oddr_inst_S_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "oddr" *) 
module design_1_axis_udp_ethernet_0_0_oddr__parameterized0
   (q,
    \phy_txd[3] ,
    d1,
    d2);
  output [4:0]q;
  input \phy_txd[3] ;
  input [4:0]d1;
  input [4:0]d2;

  wire [4:0]d1;
  wire [4:0]d2;
  wire \phy_txd[3] ;
  wire [4:0]q;
  wire \NLW_oddr[0].oddr_inst_R_UNCONNECTED ;
  wire \NLW_oddr[0].oddr_inst_S_UNCONNECTED ;
  wire \NLW_oddr[1].oddr_inst_R_UNCONNECTED ;
  wire \NLW_oddr[1].oddr_inst_S_UNCONNECTED ;
  wire \NLW_oddr[2].oddr_inst_R_UNCONNECTED ;
  wire \NLW_oddr[2].oddr_inst_S_UNCONNECTED ;
  wire \NLW_oddr[3].oddr_inst_R_UNCONNECTED ;
  wire \NLW_oddr[3].oddr_inst_S_UNCONNECTED ;
  wire \NLW_oddr[4].oddr_inst_R_UNCONNECTED ;
  wire \NLW_oddr[4].oddr_inst_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \oddr[0].oddr_inst 
       (.C(\phy_txd[3] ),
        .CE(1'b1),
        .D1(d1[0]),
        .D2(d2[0]),
        .Q(q[0]),
        .R(\NLW_oddr[0].oddr_inst_R_UNCONNECTED ),
        .S(\NLW_oddr[0].oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \oddr[1].oddr_inst 
       (.C(\phy_txd[3] ),
        .CE(1'b1),
        .D1(d1[1]),
        .D2(d2[1]),
        .Q(q[1]),
        .R(\NLW_oddr[1].oddr_inst_R_UNCONNECTED ),
        .S(\NLW_oddr[1].oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \oddr[2].oddr_inst 
       (.C(\phy_txd[3] ),
        .CE(1'b1),
        .D1(d1[2]),
        .D2(d2[2]),
        .Q(q[2]),
        .R(\NLW_oddr[2].oddr_inst_R_UNCONNECTED ),
        .S(\NLW_oddr[2].oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \oddr[3].oddr_inst 
       (.C(\phy_txd[3] ),
        .CE(1'b1),
        .D1(d1[3]),
        .D2(d2[3]),
        .Q(q[3]),
        .R(\NLW_oddr[3].oddr_inst_R_UNCONNECTED ),
        .S(\NLW_oddr[3].oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \oddr[4].oddr_inst 
       (.C(\phy_txd[3] ),
        .CE(1'b1),
        .D1(d1[4]),
        .D2(d2[4]),
        .Q(q[4]),
        .R(\NLW_oddr[4].oddr_inst_R_UNCONNECTED ),
        .S(\NLW_oddr[4].oddr_inst_S_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "rgmii_phy_if" *) 
module design_1_axis_udp_ethernet_0_0_rgmii_phy_if
   (phy_tx_clk,
    rgmii_tx_clk_2_reg_0,
    rgmii_tx_clk_fall_reg_0,
    rgmii_tx_clk_fall_reg_1,
    SR,
    state_next,
    \speed_reg_reg[1]_inv ,
    rgmii_tx_clk_fall_reg_2,
    \gmii_rxd_d0_reg[6] ,
    q1,
    gmii_rx_dv_d00,
    gmii_rx_dv_d20,
    gmii_rx_dv_d30,
    gmii_rx_dv_d40,
    D,
    q2,
    output_clk,
    q,
    \rx_rst_reg_reg[0]_0 ,
    \tx_rst_reg_reg[0]_0 ,
    clk90_int,
    sync_reg,
    rgmii_tx_clk_2_reg_1,
    speed_int,
    mii_odd_reg,
    Q,
    mii_odd_i_2,
    gmii_rx_dv_d0,
    gmii_rx_dv_d2_reg,
    gmii_rx_dv_d2,
    gmii_rx_dv_d3,
    \gmii_rxd_d0_reg[7] ,
    input_d,
    phy_rx_clk,
    d1,
    d2);
  output phy_tx_clk;
  output rgmii_tx_clk_2_reg_0;
  output rgmii_tx_clk_fall_reg_0;
  output [0:0]rgmii_tx_clk_fall_reg_1;
  output [0:0]SR;
  output state_next;
  output [0:0]\speed_reg_reg[1]_inv ;
  output rgmii_tx_clk_fall_reg_2;
  output \gmii_rxd_d0_reg[6] ;
  output [4:0]q1;
  output gmii_rx_dv_d00;
  output gmii_rx_dv_d20;
  output gmii_rx_dv_d30;
  output gmii_rx_dv_d40;
  output [3:0]D;
  output [0:0]q2;
  output output_clk;
  output [4:0]q;
  output [0:0]\rx_rst_reg_reg[0]_0 ;
  output [0:0]\tx_rst_reg_reg[0]_0 ;
  input clk90_int;
  input [0:0]sync_reg;
  input rgmii_tx_clk_2_reg_1;
  input [1:0]speed_int;
  input mii_odd_reg;
  input [0:0]Q;
  input [1:0]mii_odd_i_2;
  input gmii_rx_dv_d0;
  input gmii_rx_dv_d2_reg;
  input gmii_rx_dv_d2;
  input gmii_rx_dv_d3;
  input [0:0]\gmii_rxd_d0_reg[7] ;
  input [4:0]input_d;
  input phy_rx_clk;
  input [4:0]d1;
  input [4:0]d2;

  wire [3:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire clk90_int;
  wire \count_reg[0]_i_1_n_0 ;
  wire \count_reg[1]_i_1_n_0 ;
  wire \count_reg[2]_i_1_n_0 ;
  wire \count_reg[3]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_2_n_0 ;
  wire \count_reg[5]_i_1_n_0 ;
  wire \count_reg[5]_i_2_n_0 ;
  wire \count_reg[5]_i_3_n_0 ;
  wire \count_reg[5]_i_4_n_0 ;
  wire [4:0]d1;
  wire [4:0]d2;
  wire gmii_rx_dv_d0;
  wire gmii_rx_dv_d00;
  wire gmii_rx_dv_d2;
  wire gmii_rx_dv_d20;
  wire gmii_rx_dv_d2_reg;
  wire gmii_rx_dv_d3;
  wire gmii_rx_dv_d30;
  wire gmii_rx_dv_d40;
  wire \gmii_rxd_d0_reg[6] ;
  wire [0:0]\gmii_rxd_d0_reg[7] ;
  wire [4:0]input_d;
  wire [1:0]mii_odd_i_2;
  wire mii_odd_reg;
  wire output_clk;
  wire phy_rx_clk;
  wire phy_tx_clk;
  wire [4:0]q;
  wire [4:0]q1;
  wire [0:0]q2;
  wire rgmii_tx_clk_1_i_1_n_0;
  wire rgmii_tx_clk_1_i_2_n_0;
  wire rgmii_tx_clk_1_i_3_n_0;
  wire rgmii_tx_clk_1_i_4_n_0;
  wire rgmii_tx_clk_1_reg_n_0;
  wire rgmii_tx_clk_2_i_1_n_0;
  wire rgmii_tx_clk_2_i_2_n_0;
  wire rgmii_tx_clk_2_reg_0;
  wire rgmii_tx_clk_2_reg_1;
  wire rgmii_tx_clk_fall_i_1_n_0;
  wire rgmii_tx_clk_fall_i_2_n_0;
  wire rgmii_tx_clk_fall_reg_0;
  wire [0:0]rgmii_tx_clk_fall_reg_1;
  wire rgmii_tx_clk_fall_reg_2;
  wire [0:0]\rx_rst_reg_reg[0]_0 ;
  wire \rx_rst_reg_reg_n_0_[1] ;
  wire \rx_rst_reg_reg_n_0_[2] ;
  wire \rx_rst_reg_reg_n_0_[3] ;
  wire [5:0]sel0;
  wire [1:0]speed_int;
  wire [0:0]\speed_reg_reg[1]_inv ;
  wire state_next;
  wire [0:0]sync_reg;
  wire [0:0]\tx_rst_reg_reg[0]_0 ;
  wire \tx_rst_reg_reg_n_0_[1] ;
  wire \tx_rst_reg_reg_n_0_[2] ;
  wire \tx_rst_reg_reg_n_0_[3] ;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0DDD)) 
    \FSM_sequential_state_reg[2]_i_1__0 
       (.I0(speed_int[1]),
        .I1(rgmii_tx_clk_fall_reg_0),
        .I2(mii_odd_reg),
        .I3(Q),
        .O(state_next));
  design_1_axis_udp_ethernet_0_0_oddr clk_oddr_inst
       (.clk90_int(clk90_int),
        .phy_tx_clk(phy_tx_clk),
        .phy_tx_clk_0(rgmii_tx_clk_1_reg_n_0),
        .phy_tx_clk_1(rgmii_tx_clk_2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count_reg[0]_i_1 
       (.I0(sel0[0]),
        .I1(\count_reg[5]_i_3_n_0 ),
        .O(\count_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count_reg[1]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(\count_reg[5]_i_3_n_0 ),
        .O(\count_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \count_reg[2]_i_1 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\count_reg[5]_i_3_n_0 ),
        .O(\count_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count_reg[3]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\count_reg[5]_i_3_n_0 ),
        .O(\count_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001444)) 
    \count_reg[4]_i_1 
       (.I0(speed_int[0]),
        .I1(sel0[4]),
        .I2(\count_reg[5]_i_2_n_0 ),
        .I3(sel0[3]),
        .I4(\count_reg[4]_i_2_n_0 ),
        .O(\count_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \count_reg[4]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .I4(sel0[5]),
        .I5(sel0[4]),
        .O(\count_reg[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count_reg[5]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(\count_reg[5]_i_2_n_0 ),
        .I3(sel0[5]),
        .I4(\count_reg[5]_i_3_n_0 ),
        .O(\count_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \count_reg[5]_i_2 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .O(\count_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \count_reg[5]_i_3 
       (.I0(\count_reg[4]_i_2_n_0 ),
        .I1(\count_reg[5]_i_4_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\count_reg[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count_reg[5]_i_4 
       (.I0(speed_int[1]),
        .I1(speed_int[0]),
        .O(\count_reg[5]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg_reg[0] 
       (.C(rgmii_tx_clk_2_reg_1),
        .CE(speed_int[1]),
        .D(\count_reg[0]_i_1_n_0 ),
        .Q(sel0[0]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg_reg[1] 
       (.C(rgmii_tx_clk_2_reg_1),
        .CE(speed_int[1]),
        .D(\count_reg[1]_i_1_n_0 ),
        .Q(sel0[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg_reg[2] 
       (.C(rgmii_tx_clk_2_reg_1),
        .CE(speed_int[1]),
        .D(\count_reg[2]_i_1_n_0 ),
        .Q(sel0[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg_reg[3] 
       (.C(rgmii_tx_clk_2_reg_1),
        .CE(speed_int[1]),
        .D(\count_reg[3]_i_1_n_0 ),
        .Q(sel0[3]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg_reg[4] 
       (.C(rgmii_tx_clk_2_reg_1),
        .CE(speed_int[1]),
        .D(\count_reg[4]_i_1_n_0 ),
        .Q(sel0[4]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg_reg[5] 
       (.C(rgmii_tx_clk_2_reg_1),
        .CE(speed_int[1]),
        .D(\count_reg[5]_i_1_n_0 ),
        .Q(sel0[5]),
        .R(sync_reg));
  design_1_axis_udp_ethernet_0_0_oddr__parameterized0 data_oddr_inst
       (.d1(d1),
        .d2(d2),
        .\phy_txd[3] (rgmii_tx_clk_2_reg_1),
        .q(q));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \gmii_txd_reg[7]_i_1 
       (.I0(Q),
        .I1(speed_int[1]),
        .I2(rgmii_tx_clk_fall_reg_0),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \gmii_txd_reg[7]_i_2 
       (.I0(speed_int[1]),
        .I1(rgmii_tx_clk_fall_reg_0),
        .O(\speed_reg_reg[1]_inv ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0B00)) 
    \mii_msn_reg[3]_i_1 
       (.I0(rgmii_tx_clk_fall_reg_0),
        .I1(speed_int[1]),
        .I2(mii_odd_reg),
        .I3(Q),
        .O(rgmii_tx_clk_fall_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h4)) 
    mii_odd_reg_i_3
       (.I0(rgmii_tx_clk_fall_reg_0),
        .I1(speed_int[1]),
        .O(rgmii_tx_clk_fall_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFFFFEAFF)) 
    rgmii_tx_clk_1_i_1
       (.I0(rgmii_tx_clk_1_i_2_n_0),
        .I1(rgmii_tx_clk_2_reg_0),
        .I2(speed_int[0]),
        .I3(speed_int[1]),
        .I4(sync_reg),
        .O(rgmii_tx_clk_1_i_1_n_0));
  LUT6 #(
    .INIT(64'h444F444F444F4444)) 
    rgmii_tx_clk_1_i_2
       (.I0(rgmii_tx_clk_fall_i_2_n_0),
        .I1(rgmii_tx_clk_1_i_3_n_0),
        .I2(speed_int[0]),
        .I3(\count_reg[4]_i_2_n_0 ),
        .I4(rgmii_tx_clk_2_reg_0),
        .I5(rgmii_tx_clk_1_i_4_n_0),
        .O(rgmii_tx_clk_1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rgmii_tx_clk_1_i_3
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .O(rgmii_tx_clk_1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    rgmii_tx_clk_1_i_4
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(sel0[5]),
        .O(rgmii_tx_clk_1_i_4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    rgmii_tx_clk_1_reg
       (.C(rgmii_tx_clk_2_reg_1),
        .CE(1'b1),
        .D(rgmii_tx_clk_1_i_1_n_0),
        .Q(rgmii_tx_clk_1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0B0B0A0B08080A08)) 
    rgmii_tx_clk_2_i_1
       (.I0(rgmii_tx_clk_1_i_2_n_0),
        .I1(rgmii_tx_clk_fall_i_2_n_0),
        .I2(rgmii_tx_clk_2_i_2_n_0),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(rgmii_tx_clk_2_reg_0),
        .O(rgmii_tx_clk_2_i_1_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    rgmii_tx_clk_2_i_2
       (.I0(speed_int[1]),
        .I1(sync_reg),
        .O(rgmii_tx_clk_2_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rgmii_tx_clk_2_reg
       (.C(rgmii_tx_clk_2_reg_1),
        .CE(1'b1),
        .D(rgmii_tx_clk_2_i_1_n_0),
        .Q(rgmii_tx_clk_2_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hAF8F)) 
    rgmii_tx_clk_fall_i_1
       (.I0(rgmii_tx_clk_fall_i_2_n_0),
        .I1(\count_reg[4]_i_2_n_0 ),
        .I2(speed_int[1]),
        .I3(speed_int[0]),
        .O(rgmii_tx_clk_fall_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    rgmii_tx_clk_fall_i_2
       (.I0(speed_int[0]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[4]),
        .I4(sel0[5]),
        .O(rgmii_tx_clk_fall_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    rgmii_tx_clk_fall_reg
       (.C(rgmii_tx_clk_2_reg_1),
        .CE(1'b1),
        .D(rgmii_tx_clk_fall_i_1_n_0),
        .Q(rgmii_tx_clk_fall_reg_0),
        .S(sync_reg));
  FDPE #(
    .INIT(1'b1)) 
    \rx_rst_reg_reg[0] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\rx_rst_reg_reg_n_0_[1] ),
        .PRE(sync_reg),
        .Q(\rx_rst_reg_reg[0]_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \rx_rst_reg_reg[1] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\rx_rst_reg_reg_n_0_[2] ),
        .PRE(sync_reg),
        .Q(\rx_rst_reg_reg_n_0_[1] ));
  FDPE #(
    .INIT(1'b1)) 
    \rx_rst_reg_reg[2] 
       (.C(output_clk),
        .CE(1'b1),
        .D(\rx_rst_reg_reg_n_0_[3] ),
        .PRE(sync_reg),
        .Q(\rx_rst_reg_reg_n_0_[2] ));
  FDPE #(
    .INIT(1'b1)) 
    \rx_rst_reg_reg[3] 
       (.C(output_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sync_reg),
        .Q(\rx_rst_reg_reg_n_0_[3] ));
  design_1_axis_udp_ethernet_0_0_ssio_ddr_in rx_ssio_ddr_inst
       (.D(D),
        .gmii_rx_dv_d0(gmii_rx_dv_d0),
        .gmii_rx_dv_d00(gmii_rx_dv_d00),
        .gmii_rx_dv_d2(gmii_rx_dv_d2),
        .gmii_rx_dv_d20(gmii_rx_dv_d20),
        .gmii_rx_dv_d2_reg(gmii_rx_dv_d2_reg),
        .gmii_rx_dv_d3(gmii_rx_dv_d3),
        .gmii_rx_dv_d30(gmii_rx_dv_d30),
        .gmii_rx_dv_d40(gmii_rx_dv_d40),
        .\gmii_rxd_d0_reg[6] (\gmii_rxd_d0_reg[6] ),
        .\gmii_rxd_d0_reg[7] (\gmii_rxd_d0_reg[7] ),
        .input_d(input_d),
        .mii_odd_i_2(mii_odd_i_2),
        .output_clk(output_clk),
        .output_q1(q1),
        .phy_rx_clk(phy_rx_clk),
        .q2(q2));
  FDPE #(
    .INIT(1'b1)) 
    \tx_rst_reg_reg[0] 
       (.C(rgmii_tx_clk_2_reg_1),
        .CE(1'b1),
        .D(\tx_rst_reg_reg_n_0_[1] ),
        .PRE(sync_reg),
        .Q(\tx_rst_reg_reg[0]_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \tx_rst_reg_reg[1] 
       (.C(rgmii_tx_clk_2_reg_1),
        .CE(1'b1),
        .D(\tx_rst_reg_reg_n_0_[2] ),
        .PRE(sync_reg),
        .Q(\tx_rst_reg_reg_n_0_[1] ));
  FDPE #(
    .INIT(1'b1)) 
    \tx_rst_reg_reg[2] 
       (.C(rgmii_tx_clk_2_reg_1),
        .CE(1'b1),
        .D(\tx_rst_reg_reg_n_0_[3] ),
        .PRE(sync_reg),
        .Q(\tx_rst_reg_reg_n_0_[2] ));
  FDPE #(
    .INIT(1'b1)) 
    \tx_rst_reg_reg[3] 
       (.C(rgmii_tx_clk_2_reg_1),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sync_reg),
        .Q(\tx_rst_reg_reg_n_0_[3] ));
endmodule

(* ORIG_REF_NAME = "ssio_ddr_in" *) 
module design_1_axis_udp_ethernet_0_0_ssio_ddr_in
   (\gmii_rxd_d0_reg[6] ,
    output_q1,
    gmii_rx_dv_d00,
    gmii_rx_dv_d20,
    gmii_rx_dv_d30,
    gmii_rx_dv_d40,
    D,
    q2,
    output_clk,
    mii_odd_i_2,
    gmii_rx_dv_d0,
    gmii_rx_dv_d2_reg,
    gmii_rx_dv_d2,
    gmii_rx_dv_d3,
    \gmii_rxd_d0_reg[7] ,
    input_d,
    phy_rx_clk);
  output \gmii_rxd_d0_reg[6] ;
  output [4:0]output_q1;
  output gmii_rx_dv_d00;
  output gmii_rx_dv_d20;
  output gmii_rx_dv_d30;
  output gmii_rx_dv_d40;
  output [3:0]D;
  output [0:0]q2;
  output output_clk;
  input [1:0]mii_odd_i_2;
  input gmii_rx_dv_d0;
  input gmii_rx_dv_d2_reg;
  input gmii_rx_dv_d2;
  input gmii_rx_dv_d3;
  input [0:0]\gmii_rxd_d0_reg[7] ;
  input [4:0]input_d;
  input phy_rx_clk;

  wire [3:0]D;
  wire clk_io;
  wire gmii_rx_dv_d0;
  wire gmii_rx_dv_d00;
  wire gmii_rx_dv_d2;
  wire gmii_rx_dv_d20;
  wire gmii_rx_dv_d2_reg;
  wire gmii_rx_dv_d3;
  wire gmii_rx_dv_d30;
  wire gmii_rx_dv_d40;
  wire \gmii_rxd_d0_reg[6] ;
  wire [0:0]\gmii_rxd_d0_reg[7] ;
  wire [4:0]input_d;
  wire [1:0]mii_odd_i_2;
  wire output_clk;
  wire [4:0]output_q1;
  wire phy_rx_clk;
  wire [0:0]q2;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFIO clk_bufio
       (.I(phy_rx_clk),
        .O(clk_io));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFR #(
    .BUFR_DIVIDE("BYPASS"),
    .SIM_DEVICE("7SERIES")) 
    clk_bufr
       (.CE(1'b1),
        .CLR(1'b0),
        .I(phy_rx_clk),
        .O(output_clk));
  design_1_axis_udp_ethernet_0_0_iddr data_iddr_inst
       (.D(D),
        .clk_io(clk_io),
        .gmii_rx_dv_d0(gmii_rx_dv_d0),
        .gmii_rx_dv_d00(gmii_rx_dv_d00),
        .gmii_rx_dv_d2(gmii_rx_dv_d2),
        .gmii_rx_dv_d20(gmii_rx_dv_d20),
        .gmii_rx_dv_d2_reg(gmii_rx_dv_d2_reg),
        .gmii_rx_dv_d3(gmii_rx_dv_d3),
        .gmii_rx_dv_d30(gmii_rx_dv_d30),
        .gmii_rx_dv_d40(gmii_rx_dv_d40),
        .\gmii_rxd_d0_reg[6] (\gmii_rxd_d0_reg[6] ),
        .\gmii_rxd_d0_reg[7] (\gmii_rxd_d0_reg[7] ),
        .input_d(input_d),
        .mii_odd_i_2(mii_odd_i_2),
        .q1(output_q1),
        .q2(q2));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module design_1_axis_udp_ethernet_0_0_sync_reset
   (reset_out,
    Q,
    \sync_reg_reg[3]_0 ,
    \sync_reg_reg[3]_1 ,
    m_rst_sync3_reg_reg,
    m_rst_sync3_reg_reg_0,
    mmcm_locked,
    \sync_reg_reg[3]_2 );
  output reset_out;
  output [0:0]Q;
  output \sync_reg_reg[3]_0 ;
  output \sync_reg_reg[3]_1 ;
  input [0:0]m_rst_sync3_reg_reg;
  input [0:0]m_rst_sync3_reg_reg_0;
  input mmcm_locked;
  input \sync_reg_reg[3]_2 ;

  wire [0:0]Q;
  wire [0:0]m_rst_sync3_reg_reg;
  wire [0:0]m_rst_sync3_reg_reg_0;
  wire mmcm_locked;
  wire [3:1]p_0_in;
  wire reset_out;
  wire rst0;
  wire \sync_reg_reg[3]_0 ;
  wire \sync_reg_reg[3]_1 ;
  wire \sync_reg_reg[3]_2 ;

  LUT2 #(
    .INIT(4'hE)) 
    m_rst_sync1_reg_i_1
       (.I0(Q),
        .I1(m_rst_sync3_reg_reg_0),
        .O(\sync_reg_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_rst_sync2_reg_i_1
       (.I0(Q),
        .I1(m_rst_sync3_reg_reg),
        .O(\sync_reg_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_out_INST_0
       (.I0(Q),
        .O(reset_out));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_reg[3]_i_1 
       (.I0(mmcm_locked),
        .O(rst0));
  (* SRL_STYLE = "register" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync_reg_reg[0] 
       (.C(\sync_reg_reg[3]_2 ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst0),
        .Q(p_0_in[1]));
  (* SRL_STYLE = "register" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync_reg_reg[1] 
       (.C(\sync_reg_reg[3]_2 ),
        .CE(1'b1),
        .D(p_0_in[1]),
        .PRE(rst0),
        .Q(p_0_in[2]));
  (* SRL_STYLE = "register" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync_reg_reg[2] 
       (.C(\sync_reg_reg[3]_2 ),
        .CE(1'b1),
        .D(p_0_in[2]),
        .PRE(rst0),
        .Q(p_0_in[3]));
  (* SRL_STYLE = "register" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync_reg_reg[3] 
       (.C(\sync_reg_reg[3]_2 ),
        .CE(1'b1),
        .D(p_0_in[3]),
        .PRE(rst0),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "udp" *) 
module design_1_axis_udp_ethernet_0_0_udp
   (udp_rx_ip_payload_axis_tready,
    udp_rx_ip_hdr_ready,
    DIADI,
    m_ip_payload_axis_tready_int_reg,
    udp_tx_ip_protocol,
    udp_tx_ip_payload_axis_tlast,
    udp_tx_ip_payload_axis_tuser,
    D,
    CO,
    Q,
    udp_tx_ip_payload_axis_tvalid,
    \state_reg_reg[1] ,
    \state_reg_reg[0] ,
    p_0_in,
    WEA,
    match_cond_reg_reg,
    no_match_reg_reg,
    \m_axis_tvalid_pipe_reg_reg[1] ,
    \FSM_sequential_state_reg_reg[1] ,
    \m_axis_tvalid_pipe_reg_reg[0] ,
    \state_reg_reg[2] ,
    ip_rx_ip_payload_axis_tready,
    m_ip_hdr_valid_reg_reg,
    \m_ip_ttl_reg_reg[7] ,
    \m_ip_source_ip_reg_reg[31] ,
    \m_ip_dest_ip_reg_reg[31] ,
    \m_ip_payload_axis_tdata_reg_reg[7] ,
    m_ip_payload_axis_tvalid_reg_reg,
    DOBDO,
    sync_reg,
    m_udp_payload_axis_tlast_int,
    E,
    DI,
    S,
    \checksum_reg[4]_i_2 ,
    tx_udp_payload_axis_tvalid,
    match_cond_reg,
    \temp_m_udp_payload_axis_tdata_reg_reg[7] ,
    match_cond_reg0,
    \temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ,
    p_1_in,
    \m_udp_length_reg_reg[8] ,
    \hdr_ptr_reg_reg[0] ,
    \hdr_ptr_reg_reg[0]_0 ,
    s_ip_hdr_ready_reg_reg,
    \m_udp_source_port_reg_reg[7] ,
    temp_m_ip_payload_axis_tvalid_reg_reg,
    m_ip_payload_axis_tready_int_reg_0,
    grant_valid,
    rx_udp_payload_axis_tready,
    s_ip_payload_axis_tready_reg_reg,
    m_udp_payload_axis_tvalid_reg_reg,
    s_ip_hdr_ready_reg_reg_0,
    temp_m_udp_payload_axis_tuser_reg_reg,
    m_ip_hdr_valid_reg_reg_0,
    s_select_udp,
    ip_rx_ip_hdr_valid,
    tx_eth_hdr_ready,
    temp_m_ip_payload_axis_tvalid_reg_reg_0,
    \m_ip_source_ip_reg_reg[31]_0 );
  output udp_rx_ip_payload_axis_tready;
  output udp_rx_ip_hdr_ready;
  output [9:0]DIADI;
  output m_ip_payload_axis_tready_int_reg;
  output [0:0]udp_tx_ip_protocol;
  output udp_tx_ip_payload_axis_tlast;
  output udp_tx_ip_payload_axis_tuser;
  output [15:0]D;
  output [0:0]CO;
  output [5:0]Q;
  output udp_tx_ip_payload_axis_tvalid;
  output \state_reg_reg[1] ;
  output [0:0]\state_reg_reg[0] ;
  output p_0_in;
  output [0:0]WEA;
  output match_cond_reg_reg;
  output no_match_reg_reg;
  output \m_axis_tvalid_pipe_reg_reg[1] ;
  output [1:0]\FSM_sequential_state_reg_reg[1] ;
  output \m_axis_tvalid_pipe_reg_reg[0] ;
  output \state_reg_reg[2] ;
  output ip_rx_ip_payload_axis_tready;
  output m_ip_hdr_valid_reg_reg;
  output [1:0]\m_ip_ttl_reg_reg[7] ;
  output [11:0]\m_ip_source_ip_reg_reg[31] ;
  output [31:0]\m_ip_dest_ip_reg_reg[31] ;
  output [7:0]\m_ip_payload_axis_tdata_reg_reg[7] ;
  input m_ip_payload_axis_tvalid_reg_reg;
  input [9:0]DOBDO;
  input [0:0]sync_reg;
  input m_udp_payload_axis_tlast_int;
  input [0:0]E;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]\checksum_reg[4]_i_2 ;
  input tx_udp_payload_axis_tvalid;
  input match_cond_reg;
  input [0:0]\temp_m_udp_payload_axis_tdata_reg_reg[7] ;
  input match_cond_reg0;
  input \temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ;
  input [0:0]p_1_in;
  input \m_udp_length_reg_reg[8] ;
  input \hdr_ptr_reg_reg[0] ;
  input \hdr_ptr_reg_reg[0]_0 ;
  input s_ip_hdr_ready_reg_reg;
  input [7:0]\m_udp_source_port_reg_reg[7] ;
  input temp_m_ip_payload_axis_tvalid_reg_reg;
  input m_ip_payload_axis_tready_int_reg_0;
  input grant_valid;
  input rx_udp_payload_axis_tready;
  input s_ip_payload_axis_tready_reg_reg;
  input m_udp_payload_axis_tvalid_reg_reg;
  input s_ip_hdr_ready_reg_reg_0;
  input temp_m_udp_payload_axis_tuser_reg_reg;
  input m_ip_hdr_valid_reg_reg_0;
  input s_select_udp;
  input ip_rx_ip_hdr_valid;
  input tx_eth_hdr_ready;
  input temp_m_ip_payload_axis_tvalid_reg_reg_0;
  input [31:0]\m_ip_source_ip_reg_reg[31]_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [9:0]DIADI;
  wire [9:0]DOBDO;
  wire [0:0]E;
  wire [1:0]\FSM_sequential_state_reg_reg[1] ;
  wire [5:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire [3:0]\checksum_reg[4]_i_2 ;
  wire grant_valid;
  wire \hdr_ptr_reg_reg[0] ;
  wire \hdr_ptr_reg_reg[0]_0 ;
  wire ip_rx_ip_hdr_valid;
  wire ip_rx_ip_payload_axis_tready;
  wire \m_axis_tvalid_pipe_reg_reg[0] ;
  wire \m_axis_tvalid_pipe_reg_reg[1] ;
  wire [31:0]m_ip_dest_ip_reg;
  wire [31:0]\m_ip_dest_ip_reg_reg[31] ;
  wire m_ip_hdr_valid_reg_reg;
  wire m_ip_hdr_valid_reg_reg_0;
  wire [7:0]\m_ip_payload_axis_tdata_reg_reg[7] ;
  wire m_ip_payload_axis_tready_int_reg;
  wire m_ip_payload_axis_tready_int_reg_0;
  wire m_ip_payload_axis_tvalid_reg_reg;
  wire [31:6]m_ip_source_ip_reg;
  wire [11:0]\m_ip_source_ip_reg_reg[31] ;
  wire [31:0]\m_ip_source_ip_reg_reg[31]_0 ;
  wire [7:6]m_ip_ttl_reg;
  wire [1:0]\m_ip_ttl_reg_reg[7] ;
  wire [15:0]m_udp_checksum_reg;
  wire [15:0]m_udp_dest_port_reg;
  wire [15:0]m_udp_length_reg;
  wire \m_udp_length_reg_reg[8] ;
  wire m_udp_payload_axis_tlast_int;
  wire m_udp_payload_axis_tvalid_reg_reg;
  wire [15:0]m_udp_source_port_reg;
  wire [7:0]\m_udp_source_port_reg_reg[7] ;
  wire match_cond;
  wire match_cond_reg;
  wire match_cond_reg0;
  wire match_cond_reg_reg;
  wire no_match_reg_reg;
  wire p_0_in;
  wire [0:0]p_1_in;
  wire [2:0]p_2_in;
  wire [15:0]rx_udp_dest_port;
  wire rx_udp_hdr_valid;
  wire rx_udp_payload_axis_tready;
  wire s_ip_hdr_ready_reg_reg;
  wire s_ip_hdr_ready_reg_reg_0;
  wire s_ip_payload_axis_tready_reg_reg;
  wire s_select_udp;
  wire [0:0]\state_reg_reg[0] ;
  wire \state_reg_reg[1] ;
  wire \state_reg_reg[2] ;
  wire [0:0]sync_reg;
  wire temp_m_ip_payload_axis_tvalid_reg_reg;
  wire temp_m_ip_payload_axis_tvalid_reg_reg_0;
  wire [0:0]\temp_m_udp_payload_axis_tdata_reg_reg[7] ;
  wire \temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ;
  wire temp_m_udp_payload_axis_tuser_reg_reg;
  wire tx_eth_hdr_ready;
  wire tx_udp_hdr_ready;
  wire tx_udp_hdr_valid;
  wire tx_udp_payload_axis_tlast;
  wire tx_udp_payload_axis_tready;
  wire tx_udp_payload_axis_tuser;
  wire tx_udp_payload_axis_tvalid;
  wire tx_udp_payload_axis_tvalid_1;
  wire udp_checksum_gen_inst_n_10;
  wire udp_checksum_gen_inst_n_2;
  wire udp_checksum_gen_inst_n_25;
  wire udp_checksum_gen_inst_n_26;
  wire udp_checksum_gen_inst_n_27;
  wire udp_checksum_gen_inst_n_3;
  wire udp_checksum_gen_inst_n_4;
  wire udp_checksum_gen_inst_n_5;
  wire udp_checksum_gen_inst_n_6;
  wire udp_checksum_gen_inst_n_7;
  wire udp_checksum_gen_inst_n_8;
  wire udp_checksum_gen_inst_n_9;
  wire udp_ip_rx_inst_n_36;
  wire udp_ip_rx_inst_n_38;
  wire udp_ip_rx_inst_n_39;
  wire udp_ip_rx_inst_n_40;
  wire udp_ip_rx_inst_n_41;
  wire udp_ip_rx_inst_n_42;
  wire udp_ip_rx_inst_n_43;
  wire udp_ip_rx_inst_n_44;
  wire udp_ip_rx_inst_n_45;
  wire udp_ip_rx_inst_n_46;
  wire udp_ip_rx_inst_n_47;
  wire udp_ip_rx_inst_n_48;
  wire udp_ip_rx_inst_n_49;
  wire udp_ip_rx_inst_n_50;
  wire udp_ip_rx_inst_n_51;
  wire udp_ip_rx_inst_n_52;
  wire udp_ip_rx_inst_n_53;
  wire udp_ip_rx_inst_n_54;
  wire udp_ip_rx_inst_n_55;
  wire udp_ip_rx_inst_n_56;
  wire udp_ip_rx_inst_n_57;
  wire udp_ip_rx_inst_n_58;
  wire udp_ip_rx_inst_n_59;
  wire udp_ip_rx_inst_n_60;
  wire udp_ip_rx_inst_n_61;
  wire udp_ip_rx_inst_n_62;
  wire udp_ip_rx_inst_n_63;
  wire udp_ip_rx_inst_n_64;
  wire udp_ip_rx_inst_n_65;
  wire udp_ip_rx_inst_n_66;
  wire udp_ip_rx_inst_n_67;
  wire udp_ip_rx_inst_n_68;
  wire udp_ip_rx_inst_n_69;
  wire udp_ip_rx_inst_n_70;
  wire udp_ip_rx_inst_n_71;
  wire udp_ip_rx_inst_n_72;
  wire udp_ip_rx_inst_n_73;
  wire udp_ip_rx_inst_n_74;
  wire udp_ip_rx_inst_n_75;
  wire udp_ip_rx_inst_n_76;
  wire udp_ip_rx_inst_n_77;
  wire udp_ip_rx_inst_n_78;
  wire udp_ip_rx_inst_n_79;
  wire udp_ip_rx_inst_n_80;
  wire udp_ip_rx_inst_n_81;
  wire udp_ip_rx_inst_n_82;
  wire udp_ip_rx_inst_n_83;
  wire udp_ip_rx_inst_n_84;
  wire udp_ip_rx_inst_n_85;
  wire udp_ip_tx_inst_n_26;
  wire udp_rx_ip_hdr_ready;
  wire udp_rx_ip_payload_axis_tready;
  wire udp_tx_ip_payload_axis_tlast;
  wire udp_tx_ip_payload_axis_tuser;
  wire udp_tx_ip_payload_axis_tvalid;
  wire [0:0]udp_tx_ip_protocol;

  design_1_axis_udp_ethernet_0_0_udp_checksum_gen udp_checksum_gen_inst
       (.CO(CO),
        .DI(DI),
        .DOBDO({tx_udp_payload_axis_tuser,tx_udp_payload_axis_tlast,udp_checksum_gen_inst_n_2,udp_checksum_gen_inst_n_3,udp_checksum_gen_inst_n_4,udp_checksum_gen_inst_n_5,udp_checksum_gen_inst_n_6,udp_checksum_gen_inst_n_7,udp_checksum_gen_inst_n_8,udp_checksum_gen_inst_n_9}),
        .Q(Q),
        .S(S),
        .\checksum_reg[4]_i_2_0 (\checksum_reg[4]_i_2 ),
        .\frame_ptr_reg_reg[0]_0 (udp_ip_rx_inst_n_36),
        .\ip_dest_ip_reg_reg[31]_0 ({udp_ip_rx_inst_n_38,udp_ip_rx_inst_n_39,udp_ip_rx_inst_n_40,udp_ip_rx_inst_n_41,udp_ip_rx_inst_n_42,udp_ip_rx_inst_n_43,udp_ip_rx_inst_n_44,udp_ip_rx_inst_n_45,udp_ip_rx_inst_n_46,udp_ip_rx_inst_n_47,udp_ip_rx_inst_n_48,udp_ip_rx_inst_n_49,udp_ip_rx_inst_n_50,udp_ip_rx_inst_n_51,udp_ip_rx_inst_n_52,udp_ip_rx_inst_n_53,udp_ip_rx_inst_n_54,udp_ip_rx_inst_n_55,udp_ip_rx_inst_n_56,udp_ip_rx_inst_n_57,udp_ip_rx_inst_n_58,udp_ip_rx_inst_n_59,udp_ip_rx_inst_n_60,udp_ip_rx_inst_n_61,udp_ip_rx_inst_n_62,udp_ip_rx_inst_n_63,udp_ip_rx_inst_n_64,udp_ip_rx_inst_n_65,udp_ip_rx_inst_n_66,udp_ip_rx_inst_n_67,udp_ip_rx_inst_n_68,udp_ip_rx_inst_n_69}),
        .\m_axis_tvalid_pipe_reg_reg[0] (\m_axis_tvalid_pipe_reg_reg[0] ),
        .\m_axis_tvalid_pipe_reg_reg[1] (\m_axis_tvalid_pipe_reg_reg[1] ),
        .\m_ip_dest_ip_reg_reg[31]_0 (m_ip_dest_ip_reg),
        .\m_ip_source_ip_reg_reg[31]_0 ({m_ip_source_ip_reg[31:30],m_ip_source_ip_reg[23:18],m_ip_source_ip_reg[9:6]}),
        .\m_ip_ttl_reg_reg[7]_0 (m_ip_ttl_reg),
        .\m_udp_checksum_reg_reg[15]_0 (m_udp_checksum_reg),
        .\m_udp_dest_port_reg_reg[15]_0 (m_udp_dest_port_reg),
        .m_udp_hdr_valid_reg_reg_0(udp_checksum_gen_inst_n_26),
        .\m_udp_length_reg_reg[15]_0 (m_udp_length_reg),
        .\m_udp_source_port_reg_reg[15]_0 (m_udp_source_port_reg),
        .match_cond(match_cond),
        .mem_reg(udp_checksum_gen_inst_n_27),
        .mem_reg_0(udp_ip_tx_inst_n_26),
        .mem_reg_1(DOBDO),
        .out(p_2_in),
        .p_1_in(p_1_in),
        .\rd_ptr_reg_reg_rep[10] (m_ip_payload_axis_tvalid_reg_reg),
        .rx_udp_hdr_valid(rx_udp_hdr_valid),
        .s_udp_hdr_ready_reg_reg_0(udp_checksum_gen_inst_n_10),
        .\state_reg_reg[0]_0 (\state_reg_reg[0] ),
        .\state_reg_reg[1]_0 (\state_reg_reg[1] ),
        .\state_reg_reg[1]_1 (udp_checksum_gen_inst_n_25),
        .\state_reg_reg[2]_0 (\state_reg_reg[2] ),
        .sync_reg(sync_reg),
        .tx_udp_hdr_ready(tx_udp_hdr_ready),
        .tx_udp_hdr_valid(tx_udp_hdr_valid),
        .tx_udp_payload_axis_tready(tx_udp_payload_axis_tready),
        .tx_udp_payload_axis_tvalid(tx_udp_payload_axis_tvalid),
        .tx_udp_payload_axis_tvalid_1(tx_udp_payload_axis_tvalid_1),
        .\udp_dest_port_reg_reg[15]_0 ({udp_ip_rx_inst_n_70,udp_ip_rx_inst_n_71,udp_ip_rx_inst_n_72,udp_ip_rx_inst_n_73,udp_ip_rx_inst_n_74,udp_ip_rx_inst_n_75,udp_ip_rx_inst_n_76,udp_ip_rx_inst_n_77,udp_ip_rx_inst_n_78,udp_ip_rx_inst_n_79,udp_ip_rx_inst_n_80,udp_ip_rx_inst_n_81,udp_ip_rx_inst_n_82,udp_ip_rx_inst_n_83,udp_ip_rx_inst_n_84,udp_ip_rx_inst_n_85}),
        .\udp_source_port_reg_reg[15]_0 (rx_udp_dest_port));
  design_1_axis_udp_ethernet_0_0_udp_ip_rx udp_ip_rx_inst
       (.DIADI(DIADI),
        .\FSM_sequential_state_reg_reg[1]_0 (\FSM_sequential_state_reg_reg[1] ),
        .Q(rx_udp_dest_port),
        .WEA(WEA),
        .\frame_ptr_reg_reg[0] (udp_checksum_gen_inst_n_10),
        .\hdr_ptr_reg_reg[0]_0 (\hdr_ptr_reg_reg[0] ),
        .\hdr_ptr_reg_reg[0]_1 (\hdr_ptr_reg_reg[0]_0 ),
        .ip_rx_ip_hdr_valid(ip_rx_ip_hdr_valid),
        .ip_rx_ip_payload_axis_tready(ip_rx_ip_payload_axis_tready),
        .\m_ip_source_ip_reg_reg[31]_0 ({udp_ip_rx_inst_n_38,udp_ip_rx_inst_n_39,udp_ip_rx_inst_n_40,udp_ip_rx_inst_n_41,udp_ip_rx_inst_n_42,udp_ip_rx_inst_n_43,udp_ip_rx_inst_n_44,udp_ip_rx_inst_n_45,udp_ip_rx_inst_n_46,udp_ip_rx_inst_n_47,udp_ip_rx_inst_n_48,udp_ip_rx_inst_n_49,udp_ip_rx_inst_n_50,udp_ip_rx_inst_n_51,udp_ip_rx_inst_n_52,udp_ip_rx_inst_n_53,udp_ip_rx_inst_n_54,udp_ip_rx_inst_n_55,udp_ip_rx_inst_n_56,udp_ip_rx_inst_n_57,udp_ip_rx_inst_n_58,udp_ip_rx_inst_n_59,udp_ip_rx_inst_n_60,udp_ip_rx_inst_n_61,udp_ip_rx_inst_n_62,udp_ip_rx_inst_n_63,udp_ip_rx_inst_n_64,udp_ip_rx_inst_n_65,udp_ip_rx_inst_n_66,udp_ip_rx_inst_n_67,udp_ip_rx_inst_n_68,udp_ip_rx_inst_n_69}),
        .\m_ip_source_ip_reg_reg[31]_1 (\m_ip_source_ip_reg_reg[31]_0 ),
        .m_udp_hdr_valid_reg_reg_0(udp_ip_rx_inst_n_36),
        .\m_udp_length_reg_reg[8]_0 (\m_udp_length_reg_reg[8] ),
        .m_udp_payload_axis_tlast_int(m_udp_payload_axis_tlast_int),
        .m_udp_payload_axis_tvalid_reg_reg_0(m_ip_payload_axis_tvalid_reg_reg),
        .m_udp_payload_axis_tvalid_reg_reg_1(m_udp_payload_axis_tvalid_reg_reg),
        .\m_udp_source_port_reg_reg[15]_0 ({udp_ip_rx_inst_n_70,udp_ip_rx_inst_n_71,udp_ip_rx_inst_n_72,udp_ip_rx_inst_n_73,udp_ip_rx_inst_n_74,udp_ip_rx_inst_n_75,udp_ip_rx_inst_n_76,udp_ip_rx_inst_n_77,udp_ip_rx_inst_n_78,udp_ip_rx_inst_n_79,udp_ip_rx_inst_n_80,udp_ip_rx_inst_n_81,udp_ip_rx_inst_n_82,udp_ip_rx_inst_n_83,udp_ip_rx_inst_n_84,udp_ip_rx_inst_n_85}),
        .\m_udp_source_port_reg_reg[7]_0 (\m_udp_source_port_reg_reg[7] ),
        .match_cond(match_cond),
        .match_cond_reg(match_cond_reg),
        .match_cond_reg0(match_cond_reg0),
        .match_cond_reg_reg(match_cond_reg_reg),
        .no_match_reg_reg(no_match_reg_reg),
        .p_0_in(p_0_in),
        .rx_udp_hdr_valid(rx_udp_hdr_valid),
        .rx_udp_payload_axis_tready(rx_udp_payload_axis_tready),
        .s_ip_hdr_ready_reg_reg_0(s_ip_hdr_ready_reg_reg),
        .s_ip_hdr_ready_reg_reg_1(s_ip_hdr_ready_reg_reg_0),
        .s_ip_payload_axis_tready_reg_reg_0(udp_rx_ip_payload_axis_tready),
        .s_ip_payload_axis_tready_reg_reg_1(s_ip_payload_axis_tready_reg_reg),
        .s_select_udp(s_select_udp),
        .sync_reg(sync_reg),
        .temp_m_ip_payload_axis_tvalid_reg_reg(temp_m_ip_payload_axis_tvalid_reg_reg_0),
        .\temp_m_udp_payload_axis_tdata_reg_reg[7]_0 (\temp_m_udp_payload_axis_tdata_reg_reg[7] ),
        .\temp_m_udp_payload_axis_tdata_reg_reg[7]_1 (\temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ),
        .temp_m_udp_payload_axis_tuser_reg_reg_0(temp_m_udp_payload_axis_tuser_reg_reg),
        .tx_eth_hdr_ready(tx_eth_hdr_ready),
        .udp_rx_ip_hdr_ready(udp_rx_ip_hdr_ready));
  design_1_axis_udp_ethernet_0_0_udp_ip_tx udp_ip_tx_inst
       (.D(D),
        .DOBDO({tx_udp_payload_axis_tuser,tx_udp_payload_axis_tlast,udp_checksum_gen_inst_n_2,udp_checksum_gen_inst_n_3,udp_checksum_gen_inst_n_4,udp_checksum_gen_inst_n_5,udp_checksum_gen_inst_n_6,udp_checksum_gen_inst_n_7,udp_checksum_gen_inst_n_8,udp_checksum_gen_inst_n_9}),
        .E(E),
        .grant_valid(grant_valid),
        .\m_ip_dest_ip_reg_reg[31]_0 (\m_ip_dest_ip_reg_reg[31] ),
        .\m_ip_dest_ip_reg_reg[31]_1 (m_ip_dest_ip_reg),
        .m_ip_hdr_valid_reg_reg_0(m_ip_hdr_valid_reg_reg),
        .m_ip_hdr_valid_reg_reg_1(m_ip_hdr_valid_reg_reg_0),
        .\m_ip_payload_axis_tdata_reg_reg[7]_0 (\m_ip_payload_axis_tdata_reg_reg[7] ),
        .m_ip_payload_axis_tready_int_reg_0(m_ip_payload_axis_tready_int_reg_0),
        .m_ip_payload_axis_tready_int_reg_reg_0(m_ip_payload_axis_tready_int_reg),
        .m_ip_payload_axis_tuser_reg_reg_0(udp_checksum_gen_inst_n_27),
        .m_ip_payload_axis_tvalid_reg_reg_0(udp_tx_ip_payload_axis_tvalid),
        .m_ip_payload_axis_tvalid_reg_reg_1(m_ip_payload_axis_tvalid_reg_reg),
        .\m_ip_source_ip_reg_reg[31]_0 (\m_ip_source_ip_reg_reg[31] ),
        .\m_ip_source_ip_reg_reg[31]_1 ({m_ip_source_ip_reg[31:30],m_ip_source_ip_reg[23:18],m_ip_source_ip_reg[9:6]}),
        .\m_ip_ttl_reg_reg[7]_0 (\m_ip_ttl_reg_reg[7] ),
        .\m_ip_ttl_reg_reg[7]_1 (m_ip_ttl_reg),
        .out(p_2_in),
        .s_udp_hdr_ready_reg_reg_0(udp_checksum_gen_inst_n_25),
        .s_udp_payload_axis_tready_reg_reg_0(udp_ip_tx_inst_n_26),
        .\state_reg_reg[0]_0 (udp_checksum_gen_inst_n_26),
        .sync_reg(sync_reg),
        .temp_m_ip_payload_axis_tvalid_reg_reg_0(temp_m_ip_payload_axis_tvalid_reg_reg),
        .tx_udp_hdr_ready(tx_udp_hdr_ready),
        .tx_udp_hdr_valid(tx_udp_hdr_valid),
        .tx_udp_payload_axis_tready(tx_udp_payload_axis_tready),
        .tx_udp_payload_axis_tvalid_1(tx_udp_payload_axis_tvalid_1),
        .\udp_checksum_reg_reg[15]_0 (m_udp_checksum_reg),
        .\udp_dest_port_reg_reg[15]_0 (m_udp_dest_port_reg),
        .\udp_length_reg_reg[15]_0 (m_udp_length_reg),
        .\udp_source_port_reg_reg[15]_0 (m_udp_source_port_reg),
        .udp_tx_ip_payload_axis_tlast(udp_tx_ip_payload_axis_tlast),
        .udp_tx_ip_payload_axis_tuser(udp_tx_ip_payload_axis_tuser),
        .udp_tx_ip_protocol(udp_tx_ip_protocol));
endmodule

(* ORIG_REF_NAME = "udp_checksum_gen" *) 
module design_1_axis_udp_ethernet_0_0_udp_checksum_gen
   (DOBDO,
    s_udp_hdr_ready_reg_reg_0,
    CO,
    Q,
    tx_udp_hdr_valid,
    \state_reg_reg[1]_0 ,
    \state_reg_reg[0]_0 ,
    \m_axis_tvalid_pipe_reg_reg[1] ,
    tx_udp_payload_axis_tvalid_1,
    \m_axis_tvalid_pipe_reg_reg[0] ,
    \state_reg_reg[2]_0 ,
    \state_reg_reg[1]_1 ,
    m_udp_hdr_valid_reg_reg_0,
    mem_reg,
    \m_udp_length_reg_reg[15]_0 ,
    \m_ip_ttl_reg_reg[7]_0 ,
    \m_ip_source_ip_reg_reg[31]_0 ,
    \m_ip_dest_ip_reg_reg[31]_0 ,
    \m_udp_source_port_reg_reg[15]_0 ,
    \m_udp_dest_port_reg_reg[15]_0 ,
    \m_udp_checksum_reg_reg[15]_0 ,
    \rd_ptr_reg_reg_rep[10] ,
    mem_reg_0,
    mem_reg_1,
    sync_reg,
    DI,
    S,
    \checksum_reg[4]_i_2_0 ,
    tx_udp_payload_axis_tvalid,
    p_1_in,
    \frame_ptr_reg_reg[0]_0 ,
    tx_udp_payload_axis_tready,
    match_cond,
    rx_udp_hdr_valid,
    tx_udp_hdr_ready,
    out,
    \ip_dest_ip_reg_reg[31]_0 ,
    \udp_source_port_reg_reg[15]_0 ,
    \udp_dest_port_reg_reg[15]_0 );
  output [9:0]DOBDO;
  output s_udp_hdr_ready_reg_reg_0;
  output [0:0]CO;
  output [5:0]Q;
  output tx_udp_hdr_valid;
  output \state_reg_reg[1]_0 ;
  output [0:0]\state_reg_reg[0]_0 ;
  output \m_axis_tvalid_pipe_reg_reg[1] ;
  output tx_udp_payload_axis_tvalid_1;
  output \m_axis_tvalid_pipe_reg_reg[0] ;
  output \state_reg_reg[2]_0 ;
  output \state_reg_reg[1]_1 ;
  output m_udp_hdr_valid_reg_reg_0;
  output mem_reg;
  output [15:0]\m_udp_length_reg_reg[15]_0 ;
  output [1:0]\m_ip_ttl_reg_reg[7]_0 ;
  output [11:0]\m_ip_source_ip_reg_reg[31]_0 ;
  output [31:0]\m_ip_dest_ip_reg_reg[31]_0 ;
  output [15:0]\m_udp_source_port_reg_reg[15]_0 ;
  output [15:0]\m_udp_dest_port_reg_reg[15]_0 ;
  output [15:0]\m_udp_checksum_reg_reg[15]_0 ;
  input \rd_ptr_reg_reg_rep[10] ;
  input mem_reg_0;
  input [9:0]mem_reg_1;
  input [0:0]sync_reg;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]\checksum_reg[4]_i_2_0 ;
  input tx_udp_payload_axis_tvalid;
  input [0:0]p_1_in;
  input \frame_ptr_reg_reg[0]_0 ;
  input tx_udp_payload_axis_tready;
  input match_cond;
  input rx_udp_hdr_valid;
  input tx_udp_hdr_ready;
  input [2:0]out;
  input [31:0]\ip_dest_ip_reg_reg[31]_0 ;
  input [15:0]\udp_source_port_reg_reg[15]_0 ;
  input [15:0]\udp_dest_port_reg_reg[15]_0 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [9:0]DOBDO;
  wire [5:0]Q;
  wire [1:0]S;
  wire \_inferred__1/i___0_carry__0_n_0 ;
  wire \_inferred__1/i___0_carry__0_n_1 ;
  wire \_inferred__1/i___0_carry__0_n_2 ;
  wire \_inferred__1/i___0_carry__0_n_3 ;
  wire \_inferred__1/i___0_carry__1_n_0 ;
  wire \_inferred__1/i___0_carry__1_n_1 ;
  wire \_inferred__1/i___0_carry__1_n_2 ;
  wire \_inferred__1/i___0_carry__1_n_3 ;
  wire \_inferred__1/i___0_carry__2_n_0 ;
  wire \_inferred__1/i___0_carry__2_n_1 ;
  wire \_inferred__1/i___0_carry__2_n_2 ;
  wire \_inferred__1/i___0_carry__2_n_3 ;
  wire \_inferred__1/i___0_carry__3_n_0 ;
  wire \_inferred__1/i___0_carry__3_n_1 ;
  wire \_inferred__1/i___0_carry__3_n_2 ;
  wire \_inferred__1/i___0_carry__3_n_3 ;
  wire \_inferred__1/i___0_carry__4_n_0 ;
  wire \_inferred__1/i___0_carry__4_n_1 ;
  wire \_inferred__1/i___0_carry__4_n_2 ;
  wire \_inferred__1/i___0_carry__4_n_3 ;
  wire \_inferred__1/i___0_carry__5_n_0 ;
  wire \_inferred__1/i___0_carry__5_n_1 ;
  wire \_inferred__1/i___0_carry__5_n_2 ;
  wire \_inferred__1/i___0_carry__5_n_3 ;
  wire \_inferred__1/i___0_carry__6_n_1 ;
  wire \_inferred__1/i___0_carry__6_n_2 ;
  wire \_inferred__1/i___0_carry__6_n_3 ;
  wire \_inferred__1/i___0_carry_n_0 ;
  wire \_inferred__1/i___0_carry_n_1 ;
  wire \_inferred__1/i___0_carry_n_2 ;
  wire \_inferred__1/i___0_carry_n_3 ;
  wire [31:0]checksum_next;
  wire [31:0]checksum_next0;
  wire [31:0]checksum_next00_in;
  wire checksum_next0_carry__0_n_0;
  wire checksum_next0_carry__0_n_1;
  wire checksum_next0_carry__0_n_2;
  wire checksum_next0_carry__0_n_3;
  wire checksum_next0_carry__1_i_1_n_0;
  wire checksum_next0_carry__1_i_2_n_0;
  wire checksum_next0_carry__1_i_3_n_0;
  wire checksum_next0_carry__1_i_4_n_0;
  wire checksum_next0_carry__1_n_0;
  wire checksum_next0_carry__1_n_1;
  wire checksum_next0_carry__1_n_2;
  wire checksum_next0_carry__1_n_3;
  wire checksum_next0_carry__2_i_1_n_0;
  wire checksum_next0_carry__2_i_2_n_0;
  wire checksum_next0_carry__2_i_3_n_0;
  wire checksum_next0_carry__2_i_4_n_0;
  wire checksum_next0_carry__2_n_0;
  wire checksum_next0_carry__2_n_1;
  wire checksum_next0_carry__2_n_2;
  wire checksum_next0_carry__2_n_3;
  wire checksum_next0_carry__3_n_0;
  wire checksum_next0_carry__3_n_1;
  wire checksum_next0_carry__3_n_2;
  wire checksum_next0_carry__3_n_3;
  wire checksum_next0_carry__4_n_0;
  wire checksum_next0_carry__4_n_1;
  wire checksum_next0_carry__4_n_2;
  wire checksum_next0_carry__4_n_3;
  wire checksum_next0_carry__5_n_0;
  wire checksum_next0_carry__5_n_1;
  wire checksum_next0_carry__5_n_2;
  wire checksum_next0_carry__5_n_3;
  wire checksum_next0_carry__6_n_1;
  wire checksum_next0_carry__6_n_2;
  wire checksum_next0_carry__6_n_3;
  wire checksum_next0_carry_i_1_n_0;
  wire checksum_next0_carry_n_0;
  wire checksum_next0_carry_n_1;
  wire checksum_next0_carry_n_2;
  wire checksum_next0_carry_n_3;
  wire \checksum_next0_inferred__0/i__carry__0_n_0 ;
  wire \checksum_next0_inferred__0/i__carry__0_n_1 ;
  wire \checksum_next0_inferred__0/i__carry__0_n_2 ;
  wire \checksum_next0_inferred__0/i__carry__0_n_3 ;
  wire \checksum_next0_inferred__0/i__carry__1_n_0 ;
  wire \checksum_next0_inferred__0/i__carry__1_n_1 ;
  wire \checksum_next0_inferred__0/i__carry__1_n_2 ;
  wire \checksum_next0_inferred__0/i__carry__1_n_3 ;
  wire \checksum_next0_inferred__0/i__carry__2_n_0 ;
  wire \checksum_next0_inferred__0/i__carry__2_n_1 ;
  wire \checksum_next0_inferred__0/i__carry__2_n_2 ;
  wire \checksum_next0_inferred__0/i__carry__2_n_3 ;
  wire \checksum_next0_inferred__0/i__carry__3_n_0 ;
  wire \checksum_next0_inferred__0/i__carry__3_n_1 ;
  wire \checksum_next0_inferred__0/i__carry__3_n_2 ;
  wire \checksum_next0_inferred__0/i__carry__3_n_3 ;
  wire \checksum_next0_inferred__0/i__carry__4_n_0 ;
  wire \checksum_next0_inferred__0/i__carry__4_n_1 ;
  wire \checksum_next0_inferred__0/i__carry__4_n_2 ;
  wire \checksum_next0_inferred__0/i__carry__4_n_3 ;
  wire \checksum_next0_inferred__0/i__carry__5_n_0 ;
  wire \checksum_next0_inferred__0/i__carry__5_n_1 ;
  wire \checksum_next0_inferred__0/i__carry__5_n_2 ;
  wire \checksum_next0_inferred__0/i__carry__5_n_3 ;
  wire \checksum_next0_inferred__0/i__carry__6_n_1 ;
  wire \checksum_next0_inferred__0/i__carry__6_n_2 ;
  wire \checksum_next0_inferred__0/i__carry__6_n_3 ;
  wire \checksum_next0_inferred__0/i__carry_n_0 ;
  wire \checksum_next0_inferred__0/i__carry_n_1 ;
  wire \checksum_next0_inferred__0/i__carry_n_2 ;
  wire \checksum_next0_inferred__0/i__carry_n_3 ;
  wire [16:0]checksum_next1;
  wire [31:0]checksum_reg;
  wire \checksum_reg[0]_i_2_n_0 ;
  wire \checksum_reg[10]_i_2_n_0 ;
  wire \checksum_reg[11]_i_2_n_0 ;
  wire \checksum_reg[11]_i_5_n_0 ;
  wire \checksum_reg[11]_i_6_n_0 ;
  wire \checksum_reg[11]_i_7_n_0 ;
  wire \checksum_reg[11]_i_8_n_0 ;
  wire \checksum_reg[12]_i_2_n_0 ;
  wire \checksum_reg[13]_i_2_n_0 ;
  wire \checksum_reg[14]_i_2_n_0 ;
  wire \checksum_reg[15]_i_2_n_0 ;
  wire \checksum_reg[15]_i_5_n_0 ;
  wire \checksum_reg[15]_i_6_n_0 ;
  wire \checksum_reg[15]_i_7_n_0 ;
  wire \checksum_reg[15]_i_8_n_0 ;
  wire \checksum_reg[16]_i_2_n_0 ;
  wire \checksum_reg[1]_i_2_n_0 ;
  wire \checksum_reg[2]_i_2_n_0 ;
  wire \checksum_reg[31]_i_3_n_0 ;
  wire \checksum_reg[31]_i_4_n_0 ;
  wire \checksum_reg[3]_i_2_n_0 ;
  wire \checksum_reg[3]_i_5_n_0 ;
  wire \checksum_reg[3]_i_6_n_0 ;
  wire \checksum_reg[3]_i_7_n_0 ;
  wire \checksum_reg[3]_i_8_n_0 ;
  wire \checksum_reg[3]_i_9_n_0 ;
  wire [3:0]\checksum_reg[4]_i_2_0 ;
  wire \checksum_reg[4]_i_2_n_0 ;
  wire \checksum_reg[5]_i_2_n_0 ;
  wire \checksum_reg[6]_i_2_n_0 ;
  wire \checksum_reg[7]_i_2_n_0 ;
  wire \checksum_reg[7]_i_5_n_0 ;
  wire \checksum_reg[7]_i_6_n_0 ;
  wire \checksum_reg[7]_i_7_n_0 ;
  wire \checksum_reg[7]_i_8_n_0 ;
  wire \checksum_reg[8]_i_2_n_0 ;
  wire \checksum_reg[9]_i_2_n_0 ;
  wire \checksum_reg_reg[11]_i_3_n_0 ;
  wire \checksum_reg_reg[11]_i_3_n_1 ;
  wire \checksum_reg_reg[11]_i_3_n_2 ;
  wire \checksum_reg_reg[11]_i_3_n_3 ;
  wire \checksum_reg_reg[11]_i_4_n_0 ;
  wire \checksum_reg_reg[11]_i_4_n_1 ;
  wire \checksum_reg_reg[11]_i_4_n_2 ;
  wire \checksum_reg_reg[11]_i_4_n_3 ;
  wire \checksum_reg_reg[11]_i_4_n_4 ;
  wire \checksum_reg_reg[11]_i_4_n_5 ;
  wire \checksum_reg_reg[11]_i_4_n_6 ;
  wire \checksum_reg_reg[11]_i_4_n_7 ;
  wire \checksum_reg_reg[15]_i_3_n_0 ;
  wire \checksum_reg_reg[15]_i_3_n_1 ;
  wire \checksum_reg_reg[15]_i_3_n_2 ;
  wire \checksum_reg_reg[15]_i_3_n_3 ;
  wire \checksum_reg_reg[15]_i_4_n_0 ;
  wire \checksum_reg_reg[15]_i_4_n_1 ;
  wire \checksum_reg_reg[15]_i_4_n_2 ;
  wire \checksum_reg_reg[15]_i_4_n_3 ;
  wire \checksum_reg_reg[15]_i_4_n_4 ;
  wire \checksum_reg_reg[15]_i_4_n_5 ;
  wire \checksum_reg_reg[15]_i_4_n_6 ;
  wire \checksum_reg_reg[15]_i_4_n_7 ;
  wire \checksum_reg_reg[3]_i_10_n_3 ;
  wire \checksum_reg_reg[3]_i_3_n_0 ;
  wire \checksum_reg_reg[3]_i_3_n_1 ;
  wire \checksum_reg_reg[3]_i_3_n_2 ;
  wire \checksum_reg_reg[3]_i_3_n_3 ;
  wire \checksum_reg_reg[3]_i_4_n_0 ;
  wire \checksum_reg_reg[3]_i_4_n_1 ;
  wire \checksum_reg_reg[3]_i_4_n_2 ;
  wire \checksum_reg_reg[3]_i_4_n_3 ;
  wire \checksum_reg_reg[3]_i_4_n_4 ;
  wire \checksum_reg_reg[3]_i_4_n_5 ;
  wire \checksum_reg_reg[3]_i_4_n_6 ;
  wire \checksum_reg_reg[3]_i_4_n_7 ;
  wire \checksum_reg_reg[7]_i_3_n_0 ;
  wire \checksum_reg_reg[7]_i_3_n_1 ;
  wire \checksum_reg_reg[7]_i_3_n_2 ;
  wire \checksum_reg_reg[7]_i_3_n_3 ;
  wire \checksum_reg_reg[7]_i_4_n_0 ;
  wire \checksum_reg_reg[7]_i_4_n_1 ;
  wire \checksum_reg_reg[7]_i_4_n_2 ;
  wire \checksum_reg_reg[7]_i_4_n_3 ;
  wire \checksum_reg_reg[7]_i_4_n_4 ;
  wire \checksum_reg_reg[7]_i_4_n_5 ;
  wire \checksum_reg_reg[7]_i_4_n_6 ;
  wire \checksum_reg_reg[7]_i_4_n_7 ;
  wire [15:1]frame_ptr_next0;
  wire [15:0]frame_ptr_reg;
  wire \frame_ptr_reg[0]_i_1__0_n_0 ;
  wire \frame_ptr_reg_reg[0]_0 ;
  wire \frame_ptr_reg_reg[12]_i_1_n_0 ;
  wire \frame_ptr_reg_reg[12]_i_1_n_1 ;
  wire \frame_ptr_reg_reg[12]_i_1_n_2 ;
  wire \frame_ptr_reg_reg[12]_i_1_n_3 ;
  wire \frame_ptr_reg_reg[15]_i_3_n_2 ;
  wire \frame_ptr_reg_reg[15]_i_3_n_3 ;
  wire \frame_ptr_reg_reg[4]_i_1_n_0 ;
  wire \frame_ptr_reg_reg[4]_i_1_n_1 ;
  wire \frame_ptr_reg_reg[4]_i_1_n_2 ;
  wire \frame_ptr_reg_reg[4]_i_1_n_3 ;
  wire \frame_ptr_reg_reg[8]_i_1_n_0 ;
  wire \frame_ptr_reg_reg[8]_i_1_n_1 ;
  wire \frame_ptr_reg_reg[8]_i_1_n_2 ;
  wire \frame_ptr_reg_reg[8]_i_1_n_3 ;
  wire hdr_valid_reg;
  wire hdr_valid_reg_i_1_n_0;
  wire \header_fifo_rd_ptr_reg_reg_n_0_[0] ;
  wire \header_fifo_rd_ptr_reg_reg_n_0_[1] ;
  wire \header_fifo_rd_ptr_reg_reg_n_0_[2] ;
  wire \header_fifo_rd_ptr_reg_reg_n_0_[3] ;
  wire \header_fifo_wr_ptr_reg_reg_n_0_[0] ;
  wire \header_fifo_wr_ptr_reg_reg_n_0_[1] ;
  wire \header_fifo_wr_ptr_reg_reg_n_0_[2] ;
  wire \header_fifo_wr_ptr_reg_reg_n_0_[3] ;
  wire header_fifo_write0_out;
  wire i___0_carry__0_i_10_n_0;
  wire i___0_carry__0_i_11_n_0;
  wire i___0_carry__0_i_12_n_0;
  wire i___0_carry__0_i_13_n_0;
  wire i___0_carry__0_i_14_n_0;
  wire i___0_carry__0_i_15_n_0;
  wire i___0_carry__0_i_16_n_0;
  wire i___0_carry__0_i_1_n_0;
  wire i___0_carry__0_i_2_n_0;
  wire i___0_carry__0_i_3_n_0;
  wire i___0_carry__0_i_4_n_0;
  wire i___0_carry__0_i_5_n_0;
  wire i___0_carry__0_i_6_n_0;
  wire i___0_carry__0_i_7_n_0;
  wire i___0_carry__0_i_8_n_0;
  wire i___0_carry__0_i_9_n_0;
  wire i___0_carry__1_i_10_n_0;
  wire i___0_carry__1_i_11_n_0;
  wire i___0_carry__1_i_12_n_0;
  wire i___0_carry__1_i_13_n_0;
  wire i___0_carry__1_i_14_n_0;
  wire i___0_carry__1_i_15_n_0;
  wire i___0_carry__1_i_16_n_0;
  wire i___0_carry__1_i_1_n_0;
  wire i___0_carry__1_i_2_n_0;
  wire i___0_carry__1_i_3_n_0;
  wire i___0_carry__1_i_4_n_0;
  wire i___0_carry__1_i_5_n_0;
  wire i___0_carry__1_i_6_n_0;
  wire i___0_carry__1_i_7_n_0;
  wire i___0_carry__1_i_8_n_0;
  wire i___0_carry__1_i_9_n_0;
  wire i___0_carry__2_i_10_n_0;
  wire i___0_carry__2_i_11_n_0;
  wire i___0_carry__2_i_12_n_0;
  wire i___0_carry__2_i_13_n_0;
  wire i___0_carry__2_i_14_n_0;
  wire i___0_carry__2_i_15_n_0;
  wire i___0_carry__2_i_16_n_0;
  wire i___0_carry__2_i_1_n_0;
  wire i___0_carry__2_i_2_n_0;
  wire i___0_carry__2_i_3_n_0;
  wire i___0_carry__2_i_4_n_0;
  wire i___0_carry__2_i_5_n_0;
  wire i___0_carry__2_i_6_n_0;
  wire i___0_carry__2_i_7_n_0;
  wire i___0_carry__2_i_8_n_0;
  wire i___0_carry__2_i_9_n_0;
  wire i___0_carry__3_i_1_n_0;
  wire i___0_carry_i_10_n_0;
  wire i___0_carry_i_11_n_0;
  wire i___0_carry_i_12_n_0;
  wire i___0_carry_i_13_n_0;
  wire i___0_carry_i_14_n_0;
  wire i___0_carry_i_1_n_0;
  wire i___0_carry_i_2_n_0;
  wire i___0_carry_i_3_n_0;
  wire i___0_carry_i_4_n_0;
  wire i___0_carry_i_5_n_0;
  wire i___0_carry_i_6_n_0;
  wire i___0_carry_i_7_n_0;
  wire i___0_carry_i_8_n_0;
  wire i___0_carry_i_9_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__1_i_1__5_n_0;
  wire i__carry_i_2__5_n_0;
  wire i__carry_i_5_n_0;
  wire [31:0]ip_dest_ip_reg;
  wire \ip_dest_ip_reg[31]_i_1_n_0 ;
  wire [31:0]\ip_dest_ip_reg_reg[31]_0 ;
  wire [6:6]ip_ttl_reg;
  wire \m_axis_tvalid_pipe_reg_reg[0] ;
  wire \m_axis_tvalid_pipe_reg_reg[1] ;
  wire [31:0]m_ip_dest_ip_reg0;
  wire [31:0]\m_ip_dest_ip_reg_reg[31]_0 ;
  wire [31:6]m_ip_source_ip_reg0;
  wire [11:0]\m_ip_source_ip_reg_reg[31]_0 ;
  wire [7:6]m_ip_ttl_reg0;
  wire [1:0]\m_ip_ttl_reg_reg[7]_0 ;
  wire [15:0]m_udp_checksum_reg0;
  wire [15:0]\m_udp_checksum_reg_reg[15]_0 ;
  wire [15:0]m_udp_dest_port_reg0;
  wire [15:0]\m_udp_dest_port_reg_reg[15]_0 ;
  wire m_udp_hdr_valid_reg_i_1__0_n_0;
  wire m_udp_hdr_valid_reg_reg_0;
  wire [15:0]m_udp_length_reg0;
  wire \m_udp_length_reg[15]_i_1_n_0 ;
  wire \m_udp_length_reg[15]_i_2_n_0 ;
  wire [15:0]\m_udp_length_reg_reg[15]_0 ;
  wire [15:0]m_udp_source_port_reg0;
  wire [15:0]\m_udp_source_port_reg_reg[15]_0 ;
  wire match_cond;
  wire mem_reg;
  wire mem_reg_0;
  wire [9:0]mem_reg_1;
  wire [2:0]out;
  wire [3:0]p_0_in_0;
  wire [3:0]p_0_in__0;
  wire [0:0]p_1_in;
  wire [31:0]p_2_in;
  wire payload_fifo_n_13;
  wire payload_fifo_n_14;
  wire payload_fifo_n_15;
  wire payload_fifo_n_18;
  wire payload_fifo_n_21;
  wire \rd_ptr_reg_reg_rep[10] ;
  wire rx_udp_hdr_valid;
  wire s_udp_hdr_ready_next;
  wire s_udp_hdr_ready_reg_i_2_n_0;
  wire s_udp_hdr_ready_reg_reg_0;
  wire [2:1]state_next;
  wire [2:1]state_reg;
  wire [0:0]\state_reg_reg[0]_0 ;
  wire \state_reg_reg[1]_0 ;
  wire \state_reg_reg[1]_1 ;
  wire \state_reg_reg[2]_0 ;
  wire [0:0]sync_reg;
  wire tx_udp_hdr_ready;
  wire tx_udp_hdr_valid;
  wire tx_udp_payload_axis_tready;
  wire tx_udp_payload_axis_tvalid;
  wire tx_udp_payload_axis_tvalid_1;
  wire [15:0]udp_dest_port_reg;
  wire [15:0]\udp_dest_port_reg_reg[15]_0 ;
  wire [15:0]udp_source_port_reg;
  wire [15:0]\udp_source_port_reg_reg[15]_0 ;
  wire [3:3]\NLW__inferred__1/i___0_carry__6_CO_UNCONNECTED ;
  wire [3:3]NLW_checksum_next0_carry__6_CO_UNCONNECTED;
  wire [3:3]\NLW_checksum_next0_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_checksum_reg_reg[16]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_checksum_reg_reg[16]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_checksum_reg_reg[3]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_checksum_reg_reg[3]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_frame_ptr_reg_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_frame_ptr_reg_reg[15]_i_3_O_UNCONNECTED ;
  wire [1:0]NLW_ip_dest_ip_mem_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ip_dest_ip_mem_reg_0_7_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ip_dest_ip_mem_reg_0_7_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ip_dest_ip_mem_reg_0_7_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ip_dest_ip_mem_reg_0_7_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_ip_source_ip_mem_reg_0_7_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ip_source_ip_mem_reg_0_7_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ip_source_ip_mem_reg_0_7_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ip_source_ip_mem_reg_0_7_6_11_DOC_UNCONNECTED;
  wire [1:0]NLW_ip_source_ip_mem_reg_0_7_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_ip_ttl_mem_reg_0_7_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_ip_ttl_mem_reg_0_7_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_ip_ttl_mem_reg_0_7_6_7_DOD_UNCONNECTED;
  wire [1:0]NLW_udp_checksum_mem_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_udp_checksum_mem_reg_0_7_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_udp_checksum_mem_reg_0_7_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_udp_checksum_mem_reg_0_7_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_udp_dest_port_mem_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_udp_dest_port_mem_reg_0_7_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_udp_dest_port_mem_reg_0_7_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_udp_dest_port_mem_reg_0_7_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_udp_length_mem_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_udp_length_mem_reg_0_7_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_udp_length_mem_reg_0_7_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_udp_length_mem_reg_0_7_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_udp_source_port_mem_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_udp_source_port_mem_reg_0_7_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_udp_source_port_mem_reg_0_7_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_udp_source_port_mem_reg_0_7_6_11_DOD_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___0_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___0_carry_n_0 ,\_inferred__1/i___0_carry_n_1 ,\_inferred__1/i___0_carry_n_2 ,\_inferred__1/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry_i_1_n_0,i___0_carry_i_2_n_0,i___0_carry_i_3_n_0,1'b0}),
        .O(p_2_in[3:0]),
        .S({i___0_carry_i_4_n_0,i___0_carry_i_5_n_0,i___0_carry_i_6_n_0,i___0_carry_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___0_carry__0 
       (.CI(\_inferred__1/i___0_carry_n_0 ),
        .CO({\_inferred__1/i___0_carry__0_n_0 ,\_inferred__1/i___0_carry__0_n_1 ,\_inferred__1/i___0_carry__0_n_2 ,\_inferred__1/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__0_i_1_n_0,i___0_carry__0_i_2_n_0,i___0_carry__0_i_3_n_0,i___0_carry__0_i_4_n_0}),
        .O(p_2_in[7:4]),
        .S({i___0_carry__0_i_5_n_0,i___0_carry__0_i_6_n_0,i___0_carry__0_i_7_n_0,i___0_carry__0_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___0_carry__1 
       (.CI(\_inferred__1/i___0_carry__0_n_0 ),
        .CO({\_inferred__1/i___0_carry__1_n_0 ,\_inferred__1/i___0_carry__1_n_1 ,\_inferred__1/i___0_carry__1_n_2 ,\_inferred__1/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__1_i_1_n_0,i___0_carry__1_i_2_n_0,i___0_carry__1_i_3_n_0,i___0_carry__1_i_4_n_0}),
        .O(p_2_in[11:8]),
        .S({i___0_carry__1_i_5_n_0,i___0_carry__1_i_6_n_0,i___0_carry__1_i_7_n_0,i___0_carry__1_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___0_carry__2 
       (.CI(\_inferred__1/i___0_carry__1_n_0 ),
        .CO({\_inferred__1/i___0_carry__2_n_0 ,\_inferred__1/i___0_carry__2_n_1 ,\_inferred__1/i___0_carry__2_n_2 ,\_inferred__1/i___0_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__2_i_1_n_0,i___0_carry__2_i_2_n_0,i___0_carry__2_i_3_n_0,i___0_carry__2_i_4_n_0}),
        .O(p_2_in[15:12]),
        .S({i___0_carry__2_i_5_n_0,i___0_carry__2_i_6_n_0,i___0_carry__2_i_7_n_0,i___0_carry__2_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___0_carry__3 
       (.CI(\_inferred__1/i___0_carry__2_n_0 ),
        .CO({\_inferred__1/i___0_carry__3_n_0 ,\_inferred__1/i___0_carry__3_n_1 ,\_inferred__1/i___0_carry__3_n_2 ,\_inferred__1/i___0_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,checksum_reg[16]}),
        .O(p_2_in[19:16]),
        .S({checksum_reg[19:17],i___0_carry__3_i_1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___0_carry__4 
       (.CI(\_inferred__1/i___0_carry__3_n_0 ),
        .CO({\_inferred__1/i___0_carry__4_n_0 ,\_inferred__1/i___0_carry__4_n_1 ,\_inferred__1/i___0_carry__4_n_2 ,\_inferred__1/i___0_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_2_in[23:20]),
        .S(checksum_reg[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___0_carry__5 
       (.CI(\_inferred__1/i___0_carry__4_n_0 ),
        .CO({\_inferred__1/i___0_carry__5_n_0 ,\_inferred__1/i___0_carry__5_n_1 ,\_inferred__1/i___0_carry__5_n_2 ,\_inferred__1/i___0_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_2_in[27:24]),
        .S(checksum_reg[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___0_carry__6 
       (.CI(\_inferred__1/i___0_carry__5_n_0 ),
        .CO({\NLW__inferred__1/i___0_carry__6_CO_UNCONNECTED [3],\_inferred__1/i___0_carry__6_n_1 ,\_inferred__1/i___0_carry__6_n_2 ,\_inferred__1/i___0_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_2_in[31:28]),
        .S(checksum_reg[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checksum_next0_carry
       (.CI(1'b0),
        .CO({checksum_next0_carry_n_0,checksum_next0_carry_n_1,checksum_next0_carry_n_2,checksum_next0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[0],1'b0}),
        .O(checksum_next0[3:0]),
        .S({Q[2:1],checksum_next0_carry_i_1_n_0,checksum_reg[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checksum_next0_carry__0
       (.CI(checksum_next0_carry_n_0),
        .CO({checksum_next0_carry__0_n_0,checksum_next0_carry__0_n_1,checksum_next0_carry__0_n_2,checksum_next0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(checksum_next0[7:4]),
        .S({checksum_reg[7],Q[5:3]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checksum_next0_carry__1
       (.CI(checksum_next0_carry__0_n_0),
        .CO({checksum_next0_carry__1_n_0,checksum_next0_carry__1_n_1,checksum_next0_carry__1_n_2,checksum_next0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(checksum_reg[11:8]),
        .O(checksum_next0[11:8]),
        .S({checksum_next0_carry__1_i_1_n_0,checksum_next0_carry__1_i_2_n_0,checksum_next0_carry__1_i_3_n_0,checksum_next0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    checksum_next0_carry__1_i_1
       (.I0(checksum_reg[11]),
        .I1(mem_reg_1[3]),
        .O(checksum_next0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checksum_next0_carry__1_i_2
       (.I0(checksum_reg[10]),
        .I1(mem_reg_1[2]),
        .O(checksum_next0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checksum_next0_carry__1_i_3
       (.I0(checksum_reg[9]),
        .I1(mem_reg_1[1]),
        .O(checksum_next0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checksum_next0_carry__1_i_4
       (.I0(checksum_reg[8]),
        .I1(mem_reg_1[0]),
        .O(checksum_next0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checksum_next0_carry__2
       (.CI(checksum_next0_carry__1_n_0),
        .CO({checksum_next0_carry__2_n_0,checksum_next0_carry__2_n_1,checksum_next0_carry__2_n_2,checksum_next0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(checksum_reg[15:12]),
        .O(checksum_next0[15:12]),
        .S({checksum_next0_carry__2_i_1_n_0,checksum_next0_carry__2_i_2_n_0,checksum_next0_carry__2_i_3_n_0,checksum_next0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    checksum_next0_carry__2_i_1
       (.I0(checksum_reg[15]),
        .I1(mem_reg_1[7]),
        .O(checksum_next0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checksum_next0_carry__2_i_2
       (.I0(checksum_reg[14]),
        .I1(mem_reg_1[6]),
        .O(checksum_next0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checksum_next0_carry__2_i_3
       (.I0(checksum_reg[13]),
        .I1(mem_reg_1[5]),
        .O(checksum_next0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checksum_next0_carry__2_i_4
       (.I0(checksum_reg[12]),
        .I1(mem_reg_1[4]),
        .O(checksum_next0_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checksum_next0_carry__3
       (.CI(checksum_next0_carry__2_n_0),
        .CO({checksum_next0_carry__3_n_0,checksum_next0_carry__3_n_1,checksum_next0_carry__3_n_2,checksum_next0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(checksum_next0[19:16]),
        .S(checksum_reg[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checksum_next0_carry__4
       (.CI(checksum_next0_carry__3_n_0),
        .CO({checksum_next0_carry__4_n_0,checksum_next0_carry__4_n_1,checksum_next0_carry__4_n_2,checksum_next0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(checksum_next0[23:20]),
        .S(checksum_reg[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checksum_next0_carry__5
       (.CI(checksum_next0_carry__4_n_0),
        .CO({checksum_next0_carry__5_n_0,checksum_next0_carry__5_n_1,checksum_next0_carry__5_n_2,checksum_next0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(checksum_next0[27:24]),
        .S(checksum_reg[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checksum_next0_carry__6
       (.CI(checksum_next0_carry__5_n_0),
        .CO({NLW_checksum_next0_carry__6_CO_UNCONNECTED[3],checksum_next0_carry__6_n_1,checksum_next0_carry__6_n_2,checksum_next0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(checksum_next0[31:28]),
        .S(checksum_reg[31:28]));
  LUT1 #(
    .INIT(2'h1)) 
    checksum_next0_carry_i_1
       (.I0(Q[0]),
        .O(checksum_next0_carry_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \checksum_next0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\checksum_next0_inferred__0/i__carry_n_0 ,\checksum_next0_inferred__0/i__carry_n_1 ,\checksum_next0_inferred__0/i__carry_n_2 ,\checksum_next0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,mem_reg_1[1],Q[0],checksum_reg[0]}),
        .O(checksum_next00_in[3:0]),
        .S({i__carry_i_2__5_n_0,S,i__carry_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \checksum_next0_inferred__0/i__carry__0 
       (.CI(\checksum_next0_inferred__0/i__carry_n_0 ),
        .CO({\checksum_next0_inferred__0/i__carry__0_n_0 ,\checksum_next0_inferred__0/i__carry__0_n_1 ,\checksum_next0_inferred__0/i__carry__0_n_2 ,\checksum_next0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\checksum_reg[4]_i_2_0 ),
        .O(checksum_next00_in[7:4]),
        .S({i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \checksum_next0_inferred__0/i__carry__1 
       (.CI(\checksum_next0_inferred__0/i__carry__0_n_0 ),
        .CO({\checksum_next0_inferred__0/i__carry__1_n_0 ,\checksum_next0_inferred__0/i__carry__1_n_1 ,\checksum_next0_inferred__0/i__carry__1_n_2 ,\checksum_next0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,checksum_reg[8]}),
        .O(checksum_next00_in[11:8]),
        .S({checksum_reg[11:9],i__carry__1_i_1__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \checksum_next0_inferred__0/i__carry__2 
       (.CI(\checksum_next0_inferred__0/i__carry__1_n_0 ),
        .CO({\checksum_next0_inferred__0/i__carry__2_n_0 ,\checksum_next0_inferred__0/i__carry__2_n_1 ,\checksum_next0_inferred__0/i__carry__2_n_2 ,\checksum_next0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(checksum_next00_in[15:12]),
        .S(checksum_reg[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \checksum_next0_inferred__0/i__carry__3 
       (.CI(\checksum_next0_inferred__0/i__carry__2_n_0 ),
        .CO({\checksum_next0_inferred__0/i__carry__3_n_0 ,\checksum_next0_inferred__0/i__carry__3_n_1 ,\checksum_next0_inferred__0/i__carry__3_n_2 ,\checksum_next0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(checksum_next00_in[19:16]),
        .S(checksum_reg[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \checksum_next0_inferred__0/i__carry__4 
       (.CI(\checksum_next0_inferred__0/i__carry__3_n_0 ),
        .CO({\checksum_next0_inferred__0/i__carry__4_n_0 ,\checksum_next0_inferred__0/i__carry__4_n_1 ,\checksum_next0_inferred__0/i__carry__4_n_2 ,\checksum_next0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(checksum_next00_in[23:20]),
        .S(checksum_reg[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \checksum_next0_inferred__0/i__carry__5 
       (.CI(\checksum_next0_inferred__0/i__carry__4_n_0 ),
        .CO({\checksum_next0_inferred__0/i__carry__5_n_0 ,\checksum_next0_inferred__0/i__carry__5_n_1 ,\checksum_next0_inferred__0/i__carry__5_n_2 ,\checksum_next0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(checksum_next00_in[27:24]),
        .S(checksum_reg[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \checksum_next0_inferred__0/i__carry__6 
       (.CI(\checksum_next0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_checksum_next0_inferred__0/i__carry__6_CO_UNCONNECTED [3],\checksum_next0_inferred__0/i__carry__6_n_1 ,\checksum_next0_inferred__0/i__carry__6_n_2 ,\checksum_next0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(checksum_next00_in[31:28]),
        .S(checksum_reg[31:28]));
  LUT6 #(
    .INIT(64'hEAEEEAEEEFEEEAEE)) 
    \checksum_reg[0]_i_1 
       (.I0(\checksum_reg[0]_i_2_n_0 ),
        .I1(p_2_in[0]),
        .I2(state_reg[1]),
        .I3(state_reg[2]),
        .I4(\state_reg_reg[0]_0 ),
        .I5(checksum_next1[0]),
        .O(checksum_next[0]));
  LUT6 #(
    .INIT(64'h1011100011111111)) 
    \checksum_reg[0]_i_2 
       (.I0(state_reg[1]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(checksum_next00_in[0]),
        .I3(frame_ptr_reg[0]),
        .I4(checksum_next0[0]),
        .I5(state_reg[2]),
        .O(\checksum_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAA00002A00)) 
    \checksum_reg[10]_i_1 
       (.I0(\checksum_reg[10]_i_2_n_0 ),
        .I1(checksum_next1[10]),
        .I2(\state_reg_reg[0]_0 ),
        .I3(state_reg[2]),
        .I4(state_reg[1]),
        .I5(p_2_in[10]),
        .O(checksum_next[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[10]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[10]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[10]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80888A888A888A88)) 
    \checksum_reg[11]_i_1 
       (.I0(\checksum_reg[11]_i_2_n_0 ),
        .I1(p_2_in[11]),
        .I2(state_reg[1]),
        .I3(state_reg[2]),
        .I4(checksum_next1[11]),
        .I5(\state_reg_reg[0]_0 ),
        .O(checksum_next[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[11]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[11]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[11]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[11]_i_5 
       (.I0(checksum_reg[11]),
        .I1(checksum_reg[27]),
        .O(\checksum_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[11]_i_6 
       (.I0(checksum_reg[10]),
        .I1(checksum_reg[26]),
        .O(\checksum_reg[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[11]_i_7 
       (.I0(checksum_reg[9]),
        .I1(checksum_reg[25]),
        .O(\checksum_reg[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[11]_i_8 
       (.I0(checksum_reg[8]),
        .I1(checksum_reg[24]),
        .O(\checksum_reg[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h80888A888A888A88)) 
    \checksum_reg[12]_i_1 
       (.I0(\checksum_reg[12]_i_2_n_0 ),
        .I1(p_2_in[12]),
        .I2(state_reg[1]),
        .I3(state_reg[2]),
        .I4(checksum_next1[12]),
        .I5(\state_reg_reg[0]_0 ),
        .O(checksum_next[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[12]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[12]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[12]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAA00002A00)) 
    \checksum_reg[13]_i_1 
       (.I0(\checksum_reg[13]_i_2_n_0 ),
        .I1(checksum_next1[13]),
        .I2(\state_reg_reg[0]_0 ),
        .I3(state_reg[2]),
        .I4(state_reg[1]),
        .I5(p_2_in[13]),
        .O(checksum_next[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[13]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[13]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[13]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAA00002A00)) 
    \checksum_reg[14]_i_1 
       (.I0(\checksum_reg[14]_i_2_n_0 ),
        .I1(checksum_next1[14]),
        .I2(\state_reg_reg[0]_0 ),
        .I3(state_reg[2]),
        .I4(state_reg[1]),
        .I5(p_2_in[14]),
        .O(checksum_next[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[14]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[14]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[14]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80888A888A888A88)) 
    \checksum_reg[15]_i_1 
       (.I0(\checksum_reg[15]_i_2_n_0 ),
        .I1(p_2_in[15]),
        .I2(state_reg[1]),
        .I3(state_reg[2]),
        .I4(checksum_next1[15]),
        .I5(\state_reg_reg[0]_0 ),
        .O(checksum_next[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[15]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[15]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[15]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[15]_i_5 
       (.I0(checksum_reg[15]),
        .I1(checksum_reg[31]),
        .O(\checksum_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[15]_i_6 
       (.I0(checksum_reg[14]),
        .I1(checksum_reg[30]),
        .O(\checksum_reg[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[15]_i_7 
       (.I0(checksum_reg[13]),
        .I1(checksum_reg[29]),
        .O(\checksum_reg[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[15]_i_8 
       (.I0(checksum_reg[12]),
        .I1(checksum_reg[28]),
        .O(\checksum_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h80888A888A888A88)) 
    \checksum_reg[16]_i_1 
       (.I0(\checksum_reg[16]_i_2_n_0 ),
        .I1(p_2_in[16]),
        .I2(state_reg[1]),
        .I3(state_reg[2]),
        .I4(checksum_next1[16]),
        .I5(\state_reg_reg[0]_0 ),
        .O(checksum_next[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[16]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[16]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[16]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[17]_i_1 
       (.I0(checksum_next00_in[17]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[17]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[17]),
        .O(checksum_next[17]));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[18]_i_1 
       (.I0(checksum_next00_in[18]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[18]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[18]),
        .O(checksum_next[18]));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[19]_i_1 
       (.I0(checksum_next00_in[19]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[19]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[19]),
        .O(checksum_next[19]));
  LUT6 #(
    .INIT(64'hAAAA2AAA00002A00)) 
    \checksum_reg[1]_i_1 
       (.I0(\checksum_reg[1]_i_2_n_0 ),
        .I1(checksum_next1[1]),
        .I2(\state_reg_reg[0]_0 ),
        .I3(state_reg[2]),
        .I4(state_reg[1]),
        .I5(p_2_in[1]),
        .O(checksum_next[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[1]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[1]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[1]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[20]_i_1 
       (.I0(checksum_next00_in[20]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[20]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[20]),
        .O(checksum_next[20]));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[21]_i_1 
       (.I0(checksum_next00_in[21]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[21]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[21]),
        .O(checksum_next[21]));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[22]_i_1 
       (.I0(checksum_next00_in[22]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[22]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[22]),
        .O(checksum_next[22]));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[23]_i_1 
       (.I0(checksum_next00_in[23]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[23]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[23]),
        .O(checksum_next[23]));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[24]_i_1 
       (.I0(checksum_next00_in[24]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[24]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[24]),
        .O(checksum_next[24]));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[25]_i_1 
       (.I0(checksum_next00_in[25]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[25]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[25]),
        .O(checksum_next[25]));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[26]_i_1 
       (.I0(checksum_next00_in[26]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[26]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[26]),
        .O(checksum_next[26]));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[27]_i_1 
       (.I0(checksum_next00_in[27]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[27]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[27]),
        .O(checksum_next[27]));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[28]_i_1 
       (.I0(checksum_next00_in[28]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[28]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[28]),
        .O(checksum_next[28]));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[29]_i_1 
       (.I0(checksum_next00_in[29]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[29]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[29]),
        .O(checksum_next[29]));
  LUT6 #(
    .INIT(64'hAAAA2AAA00002A00)) 
    \checksum_reg[2]_i_1 
       (.I0(\checksum_reg[2]_i_2_n_0 ),
        .I1(checksum_next1[2]),
        .I2(\state_reg_reg[0]_0 ),
        .I3(state_reg[2]),
        .I4(state_reg[1]),
        .I5(p_2_in[2]),
        .O(checksum_next[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[2]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[2]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[2]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[30]_i_1 
       (.I0(checksum_next00_in[30]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[30]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[30]),
        .O(checksum_next[30]));
  LUT6 #(
    .INIT(64'hB8FF00FFB8FF0000)) 
    \checksum_reg[31]_i_2 
       (.I0(checksum_next00_in[31]),
        .I1(frame_ptr_reg[0]),
        .I2(checksum_next0[31]),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(p_2_in[31]),
        .O(checksum_next[31]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \checksum_reg[31]_i_3 
       (.I0(s_udp_hdr_ready_reg_reg_0),
        .I1(rx_udp_hdr_valid),
        .I2(match_cond),
        .I3(state_reg[2]),
        .O(\checksum_reg[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \checksum_reg[31]_i_4 
       (.I0(\state_reg_reg[0]_0 ),
        .I1(state_reg[1]),
        .O(\checksum_reg[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAA00002A00)) 
    \checksum_reg[3]_i_1 
       (.I0(\checksum_reg[3]_i_2_n_0 ),
        .I1(checksum_next1[3]),
        .I2(\state_reg_reg[0]_0 ),
        .I3(state_reg[2]),
        .I4(state_reg[1]),
        .I5(p_2_in[3]),
        .O(checksum_next[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[3]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[3]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[3]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[3]_i_5 
       (.I0(\checksum_reg_reg[3]_i_4_n_7 ),
        .I1(\checksum_reg_reg[3]_i_10_n_3 ),
        .O(\checksum_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[3]_i_6 
       (.I0(Q[2]),
        .I1(checksum_reg[19]),
        .O(\checksum_reg[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[3]_i_7 
       (.I0(Q[1]),
        .I1(checksum_reg[18]),
        .O(\checksum_reg[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[3]_i_8 
       (.I0(Q[0]),
        .I1(checksum_reg[17]),
        .O(\checksum_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[3]_i_9 
       (.I0(checksum_reg[0]),
        .I1(checksum_reg[16]),
        .O(\checksum_reg[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h80888A888A888A88)) 
    \checksum_reg[4]_i_1 
       (.I0(\checksum_reg[4]_i_2_n_0 ),
        .I1(p_2_in[4]),
        .I2(state_reg[1]),
        .I3(state_reg[2]),
        .I4(checksum_next1[4]),
        .I5(\state_reg_reg[0]_0 ),
        .O(checksum_next[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[4]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[4]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[4]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEFEEEAEE)) 
    \checksum_reg[5]_i_1 
       (.I0(\checksum_reg[5]_i_2_n_0 ),
        .I1(p_2_in[5]),
        .I2(state_reg[1]),
        .I3(state_reg[2]),
        .I4(\state_reg_reg[0]_0 ),
        .I5(checksum_next1[5]),
        .O(checksum_next[5]));
  LUT6 #(
    .INIT(64'h1011100011111111)) 
    \checksum_reg[5]_i_2 
       (.I0(state_reg[1]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(checksum_next00_in[5]),
        .I3(frame_ptr_reg[0]),
        .I4(checksum_next0[5]),
        .I5(state_reg[2]),
        .O(\checksum_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80888A888A888A88)) 
    \checksum_reg[6]_i_1 
       (.I0(\checksum_reg[6]_i_2_n_0 ),
        .I1(p_2_in[6]),
        .I2(state_reg[1]),
        .I3(state_reg[2]),
        .I4(checksum_next1[6]),
        .I5(\state_reg_reg[0]_0 ),
        .O(checksum_next[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[6]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[6]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[6]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAA00002A00)) 
    \checksum_reg[7]_i_1 
       (.I0(\checksum_reg[7]_i_2_n_0 ),
        .I1(checksum_next1[7]),
        .I2(\state_reg_reg[0]_0 ),
        .I3(state_reg[2]),
        .I4(state_reg[1]),
        .I5(p_2_in[7]),
        .O(checksum_next[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[7]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[7]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[7]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[7]_i_5 
       (.I0(checksum_reg[7]),
        .I1(checksum_reg[23]),
        .O(\checksum_reg[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[7]_i_6 
       (.I0(Q[5]),
        .I1(checksum_reg[22]),
        .O(\checksum_reg[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[7]_i_7 
       (.I0(Q[4]),
        .I1(checksum_reg[21]),
        .O(\checksum_reg[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \checksum_reg[7]_i_8 
       (.I0(Q[3]),
        .I1(checksum_reg[20]),
        .O(\checksum_reg[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAA00002A00)) 
    \checksum_reg[8]_i_1 
       (.I0(\checksum_reg[8]_i_2_n_0 ),
        .I1(checksum_next1[8]),
        .I2(\state_reg_reg[0]_0 ),
        .I3(state_reg[2]),
        .I4(state_reg[1]),
        .I5(p_2_in[8]),
        .O(checksum_next[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[8]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[8]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[8]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80888A888A888A88)) 
    \checksum_reg[9]_i_1 
       (.I0(\checksum_reg[9]_i_2_n_0 ),
        .I1(p_2_in[9]),
        .I2(state_reg[1]),
        .I3(state_reg[2]),
        .I4(checksum_next1[9]),
        .I5(\state_reg_reg[0]_0 ),
        .O(checksum_next[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \checksum_reg[9]_i_2 
       (.I0(state_reg[2]),
        .I1(checksum_next00_in[9]),
        .I2(frame_ptr_reg[0]),
        .I3(checksum_next0[9]),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\checksum_reg[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[0]),
        .Q(checksum_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[10]),
        .Q(checksum_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[11]),
        .Q(checksum_reg[11]),
        .R(1'b0));
  CARRY4 \checksum_reg_reg[11]_i_3 
       (.CI(\checksum_reg_reg[7]_i_3_n_0 ),
        .CO({\checksum_reg_reg[11]_i_3_n_0 ,\checksum_reg_reg[11]_i_3_n_1 ,\checksum_reg_reg[11]_i_3_n_2 ,\checksum_reg_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(checksum_next1[11:8]),
        .S({\checksum_reg_reg[11]_i_4_n_4 ,\checksum_reg_reg[11]_i_4_n_5 ,\checksum_reg_reg[11]_i_4_n_6 ,\checksum_reg_reg[11]_i_4_n_7 }));
  CARRY4 \checksum_reg_reg[11]_i_4 
       (.CI(\checksum_reg_reg[7]_i_4_n_0 ),
        .CO({\checksum_reg_reg[11]_i_4_n_0 ,\checksum_reg_reg[11]_i_4_n_1 ,\checksum_reg_reg[11]_i_4_n_2 ,\checksum_reg_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(checksum_reg[11:8]),
        .O({\checksum_reg_reg[11]_i_4_n_4 ,\checksum_reg_reg[11]_i_4_n_5 ,\checksum_reg_reg[11]_i_4_n_6 ,\checksum_reg_reg[11]_i_4_n_7 }),
        .S({\checksum_reg[11]_i_5_n_0 ,\checksum_reg[11]_i_6_n_0 ,\checksum_reg[11]_i_7_n_0 ,\checksum_reg[11]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[12] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[12]),
        .Q(checksum_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[13] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[13]),
        .Q(checksum_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[14] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[14]),
        .Q(checksum_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[15] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[15]),
        .Q(checksum_reg[15]),
        .R(1'b0));
  CARRY4 \checksum_reg_reg[15]_i_3 
       (.CI(\checksum_reg_reg[11]_i_3_n_0 ),
        .CO({\checksum_reg_reg[15]_i_3_n_0 ,\checksum_reg_reg[15]_i_3_n_1 ,\checksum_reg_reg[15]_i_3_n_2 ,\checksum_reg_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(checksum_next1[15:12]),
        .S({\checksum_reg_reg[15]_i_4_n_4 ,\checksum_reg_reg[15]_i_4_n_5 ,\checksum_reg_reg[15]_i_4_n_6 ,\checksum_reg_reg[15]_i_4_n_7 }));
  CARRY4 \checksum_reg_reg[15]_i_4 
       (.CI(\checksum_reg_reg[11]_i_4_n_0 ),
        .CO({\checksum_reg_reg[15]_i_4_n_0 ,\checksum_reg_reg[15]_i_4_n_1 ,\checksum_reg_reg[15]_i_4_n_2 ,\checksum_reg_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(checksum_reg[15:12]),
        .O({\checksum_reg_reg[15]_i_4_n_4 ,\checksum_reg_reg[15]_i_4_n_5 ,\checksum_reg_reg[15]_i_4_n_6 ,\checksum_reg_reg[15]_i_4_n_7 }),
        .S({\checksum_reg[15]_i_5_n_0 ,\checksum_reg[15]_i_6_n_0 ,\checksum_reg[15]_i_7_n_0 ,\checksum_reg[15]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[16] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[16]),
        .Q(checksum_reg[16]),
        .R(1'b0));
  CARRY4 \checksum_reg_reg[16]_i_3 
       (.CI(\checksum_reg_reg[15]_i_3_n_0 ),
        .CO({\NLW_checksum_reg_reg[16]_i_3_CO_UNCONNECTED [3:1],checksum_next1[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_checksum_reg_reg[16]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[17] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[17]),
        .Q(checksum_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[18] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[18]),
        .Q(checksum_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[19] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[19]),
        .Q(checksum_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[20] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[20]),
        .Q(checksum_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[21] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[21]),
        .Q(checksum_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[22] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[22]),
        .Q(checksum_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[23] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[23]),
        .Q(checksum_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[24] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[24]),
        .Q(checksum_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[25] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[25]),
        .Q(checksum_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[26] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[26]),
        .Q(checksum_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[27] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[27]),
        .Q(checksum_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[28] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[28]),
        .Q(checksum_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[29] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[29]),
        .Q(checksum_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[30] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[30]),
        .Q(checksum_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[31] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[31]),
        .Q(checksum_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[3]),
        .Q(Q[2]),
        .R(1'b0));
  CARRY4 \checksum_reg_reg[3]_i_10 
       (.CI(\checksum_reg_reg[15]_i_4_n_0 ),
        .CO({\NLW_checksum_reg_reg[3]_i_10_CO_UNCONNECTED [3:1],\checksum_reg_reg[3]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_checksum_reg_reg[3]_i_10_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \checksum_reg_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\checksum_reg_reg[3]_i_3_n_0 ,\checksum_reg_reg[3]_i_3_n_1 ,\checksum_reg_reg[3]_i_3_n_2 ,\checksum_reg_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\checksum_reg_reg[3]_i_4_n_7 }),
        .O(checksum_next1[3:0]),
        .S({\checksum_reg_reg[3]_i_4_n_4 ,\checksum_reg_reg[3]_i_4_n_5 ,\checksum_reg_reg[3]_i_4_n_6 ,\checksum_reg[3]_i_5_n_0 }));
  CARRY4 \checksum_reg_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\checksum_reg_reg[3]_i_4_n_0 ,\checksum_reg_reg[3]_i_4_n_1 ,\checksum_reg_reg[3]_i_4_n_2 ,\checksum_reg_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[2:0],checksum_reg[0]}),
        .O({\checksum_reg_reg[3]_i_4_n_4 ,\checksum_reg_reg[3]_i_4_n_5 ,\checksum_reg_reg[3]_i_4_n_6 ,\checksum_reg_reg[3]_i_4_n_7 }),
        .S({\checksum_reg[3]_i_6_n_0 ,\checksum_reg[3]_i_7_n_0 ,\checksum_reg[3]_i_8_n_0 ,\checksum_reg[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[7]),
        .Q(checksum_reg[7]),
        .R(1'b0));
  CARRY4 \checksum_reg_reg[7]_i_3 
       (.CI(\checksum_reg_reg[3]_i_3_n_0 ),
        .CO({\checksum_reg_reg[7]_i_3_n_0 ,\checksum_reg_reg[7]_i_3_n_1 ,\checksum_reg_reg[7]_i_3_n_2 ,\checksum_reg_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(checksum_next1[7:4]),
        .S({\checksum_reg_reg[7]_i_4_n_4 ,\checksum_reg_reg[7]_i_4_n_5 ,\checksum_reg_reg[7]_i_4_n_6 ,\checksum_reg_reg[7]_i_4_n_7 }));
  CARRY4 \checksum_reg_reg[7]_i_4 
       (.CI(\checksum_reg_reg[3]_i_4_n_0 ),
        .CO({\checksum_reg_reg[7]_i_4_n_0 ,\checksum_reg_reg[7]_i_4_n_1 ,\checksum_reg_reg[7]_i_4_n_2 ,\checksum_reg_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({checksum_reg[7],Q[5:3]}),
        .O({\checksum_reg_reg[7]_i_4_n_4 ,\checksum_reg_reg[7]_i_4_n_5 ,\checksum_reg_reg[7]_i_4_n_6 ,\checksum_reg_reg[7]_i_4_n_7 }),
        .S({\checksum_reg[7]_i_5_n_0 ,\checksum_reg[7]_i_6_n_0 ,\checksum_reg[7]_i_7_n_0 ,\checksum_reg[7]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[8]),
        .Q(checksum_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \checksum_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_18),
        .D(checksum_next[9]),
        .Q(checksum_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \frame_ptr_reg[0]_i_1__0 
       (.I0(state_reg[2]),
        .I1(frame_ptr_reg[0]),
        .O(\frame_ptr_reg[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(\frame_ptr_reg[0]_i_1__0_n_0 ),
        .Q(frame_ptr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(frame_ptr_next0[10]),
        .Q(frame_ptr_reg[10]),
        .R(payload_fifo_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(frame_ptr_next0[11]),
        .Q(frame_ptr_reg[11]),
        .R(payload_fifo_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[12] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(frame_ptr_next0[12]),
        .Q(frame_ptr_reg[12]),
        .R(payload_fifo_n_14));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \frame_ptr_reg_reg[12]_i_1 
       (.CI(\frame_ptr_reg_reg[8]_i_1_n_0 ),
        .CO({\frame_ptr_reg_reg[12]_i_1_n_0 ,\frame_ptr_reg_reg[12]_i_1_n_1 ,\frame_ptr_reg_reg[12]_i_1_n_2 ,\frame_ptr_reg_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(frame_ptr_next0[12:9]),
        .S(frame_ptr_reg[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[13] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(frame_ptr_next0[13]),
        .Q(frame_ptr_reg[13]),
        .R(payload_fifo_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[14] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(frame_ptr_next0[14]),
        .Q(frame_ptr_reg[14]),
        .R(payload_fifo_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[15] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(frame_ptr_next0[15]),
        .Q(frame_ptr_reg[15]),
        .R(payload_fifo_n_14));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \frame_ptr_reg_reg[15]_i_3 
       (.CI(\frame_ptr_reg_reg[12]_i_1_n_0 ),
        .CO({\NLW_frame_ptr_reg_reg[15]_i_3_CO_UNCONNECTED [3:2],\frame_ptr_reg_reg[15]_i_3_n_2 ,\frame_ptr_reg_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_frame_ptr_reg_reg[15]_i_3_O_UNCONNECTED [3],frame_ptr_next0[15:13]}),
        .S({1'b0,frame_ptr_reg[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(frame_ptr_next0[1]),
        .Q(frame_ptr_reg[1]),
        .R(payload_fifo_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(frame_ptr_next0[2]),
        .Q(frame_ptr_reg[2]),
        .R(payload_fifo_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(1'b1),
        .D(payload_fifo_n_21),
        .Q(frame_ptr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(frame_ptr_next0[4]),
        .Q(frame_ptr_reg[4]),
        .R(payload_fifo_n_14));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \frame_ptr_reg_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\frame_ptr_reg_reg[4]_i_1_n_0 ,\frame_ptr_reg_reg[4]_i_1_n_1 ,\frame_ptr_reg_reg[4]_i_1_n_2 ,\frame_ptr_reg_reg[4]_i_1_n_3 }),
        .CYINIT(frame_ptr_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(frame_ptr_next0[4:1]),
        .S(frame_ptr_reg[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(frame_ptr_next0[5]),
        .Q(frame_ptr_reg[5]),
        .R(payload_fifo_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(frame_ptr_next0[6]),
        .Q(frame_ptr_reg[6]),
        .R(payload_fifo_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(frame_ptr_next0[7]),
        .Q(frame_ptr_reg[7]),
        .R(payload_fifo_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(frame_ptr_next0[8]),
        .Q(frame_ptr_reg[8]),
        .R(payload_fifo_n_14));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \frame_ptr_reg_reg[8]_i_1 
       (.CI(\frame_ptr_reg_reg[4]_i_1_n_0 ),
        .CO({\frame_ptr_reg_reg[8]_i_1_n_0 ,\frame_ptr_reg_reg[8]_i_1_n_1 ,\frame_ptr_reg_reg[8]_i_1_n_2 ,\frame_ptr_reg_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(frame_ptr_next0[8:5]),
        .S(frame_ptr_reg[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \frame_ptr_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(payload_fifo_n_15),
        .D(frame_ptr_next0[9]),
        .Q(frame_ptr_reg[9]),
        .R(payload_fifo_n_14));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h40)) 
    hdr_valid_reg_i_1
       (.I0(state_reg[1]),
        .I1(state_reg[2]),
        .I2(\state_reg_reg[0]_0 ),
        .O(hdr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hdr_valid_reg_reg
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(1'b1),
        .D(hdr_valid_reg_i_1_n_0),
        .Q(hdr_valid_reg),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \header_fifo_rd_ptr_reg[0]_i_1 
       (.I0(\header_fifo_rd_ptr_reg_reg_n_0_[0] ),
        .O(p_0_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \header_fifo_rd_ptr_reg[1]_i_1 
       (.I0(\header_fifo_rd_ptr_reg_reg_n_0_[0] ),
        .I1(\header_fifo_rd_ptr_reg_reg_n_0_[1] ),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \header_fifo_rd_ptr_reg[2]_i_1 
       (.I0(\header_fifo_rd_ptr_reg_reg_n_0_[2] ),
        .I1(\header_fifo_rd_ptr_reg_reg_n_0_[1] ),
        .I2(\header_fifo_rd_ptr_reg_reg_n_0_[0] ),
        .O(p_0_in_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \header_fifo_rd_ptr_reg[3]_i_1 
       (.I0(\header_fifo_rd_ptr_reg_reg_n_0_[3] ),
        .I1(\header_fifo_rd_ptr_reg_reg_n_0_[0] ),
        .I2(\header_fifo_rd_ptr_reg_reg_n_0_[1] ),
        .I3(\header_fifo_rd_ptr_reg_reg_n_0_[2] ),
        .O(p_0_in_0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \header_fifo_rd_ptr_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(p_0_in_0[0]),
        .Q(\header_fifo_rd_ptr_reg_reg_n_0_[0] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \header_fifo_rd_ptr_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(p_0_in_0[1]),
        .Q(\header_fifo_rd_ptr_reg_reg_n_0_[1] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \header_fifo_rd_ptr_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(p_0_in_0[2]),
        .Q(\header_fifo_rd_ptr_reg_reg_n_0_[2] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \header_fifo_rd_ptr_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(p_0_in_0[3]),
        .Q(\header_fifo_rd_ptr_reg_reg_n_0_[3] ),
        .R(sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \header_fifo_wr_ptr_reg[0]_i_1 
       (.I0(\header_fifo_wr_ptr_reg_reg_n_0_[0] ),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \header_fifo_wr_ptr_reg[1]_i_1 
       (.I0(\header_fifo_wr_ptr_reg_reg_n_0_[0] ),
        .I1(\header_fifo_wr_ptr_reg_reg_n_0_[1] ),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \header_fifo_wr_ptr_reg[2]_i_1 
       (.I0(\header_fifo_wr_ptr_reg_reg_n_0_[2] ),
        .I1(\header_fifo_wr_ptr_reg_reg_n_0_[1] ),
        .I2(\header_fifo_wr_ptr_reg_reg_n_0_[0] ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \header_fifo_wr_ptr_reg[3]_i_1 
       (.I0(\header_fifo_wr_ptr_reg_reg_n_0_[3] ),
        .I1(\header_fifo_wr_ptr_reg_reg_n_0_[0] ),
        .I2(\header_fifo_wr_ptr_reg_reg_n_0_[1] ),
        .I3(\header_fifo_wr_ptr_reg_reg_n_0_[2] ),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \header_fifo_wr_ptr_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(header_fifo_write0_out),
        .D(p_0_in__0[0]),
        .Q(\header_fifo_wr_ptr_reg_reg_n_0_[0] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \header_fifo_wr_ptr_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(header_fifo_write0_out),
        .D(p_0_in__0[1]),
        .Q(\header_fifo_wr_ptr_reg_reg_n_0_[1] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \header_fifo_wr_ptr_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(header_fifo_write0_out),
        .D(p_0_in__0[2]),
        .Q(\header_fifo_wr_ptr_reg_reg_n_0_[2] ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \header_fifo_wr_ptr_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(header_fifo_write0_out),
        .D(p_0_in__0[3]),
        .Q(\header_fifo_wr_ptr_reg_reg_n_0_[3] ),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'hEEE888E888888888)) 
    i___0_carry__0_i_1
       (.I0(Q[5]),
        .I1(i___0_carry__0_i_9_n_0),
        .I2(ip_dest_ip_reg[22]),
        .I3(\state_reg_reg[0]_0 ),
        .I4(udp_source_port_reg[6]),
        .I5(state_reg[1]),
        .O(i___0_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    i___0_carry__0_i_10
       (.I0(udp_source_port_reg[5]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(ip_dest_ip_reg[21]),
        .I3(state_reg[1]),
        .I4(ip_ttl_reg),
        .O(i___0_carry__0_i_10_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__0_i_11
       (.I0(ip_dest_ip_reg[4]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_dest_port_reg[4]),
        .I3(state_reg[1]),
        .O(i___0_carry__0_i_11_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    i___0_carry__0_i_12
       (.I0(udp_source_port_reg[7]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(ip_dest_ip_reg[23]),
        .I3(state_reg[1]),
        .I4(ip_ttl_reg),
        .O(i___0_carry__0_i_12_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    i___0_carry__0_i_13
       (.I0(udp_dest_port_reg[7]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(ip_dest_ip_reg[7]),
        .I3(state_reg[1]),
        .I4(ip_ttl_reg),
        .O(i___0_carry__0_i_13_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__0_i_14
       (.I0(ip_dest_ip_reg[22]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_source_port_reg[6]),
        .I3(state_reg[1]),
        .O(i___0_carry__0_i_14_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__0_i_15
       (.I0(ip_dest_ip_reg[5]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_dest_port_reg[5]),
        .I3(state_reg[1]),
        .O(i___0_carry__0_i_15_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__0_i_16
       (.I0(ip_dest_ip_reg[20]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_source_port_reg[4]),
        .I3(state_reg[1]),
        .O(i___0_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'hEAEEEAAA80888000)) 
    i___0_carry__0_i_2
       (.I0(Q[4]),
        .I1(state_reg[1]),
        .I2(udp_dest_port_reg[5]),
        .I3(\state_reg_reg[0]_0 ),
        .I4(ip_dest_ip_reg[5]),
        .I5(i___0_carry__0_i_10_n_0),
        .O(i___0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hEEE888E888888888)) 
    i___0_carry__0_i_3
       (.I0(Q[3]),
        .I1(i___0_carry__0_i_11_n_0),
        .I2(ip_dest_ip_reg[20]),
        .I3(\state_reg_reg[0]_0 ),
        .I4(udp_source_port_reg[4]),
        .I5(state_reg[1]),
        .O(i___0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hEAEEEAAA80888000)) 
    i___0_carry__0_i_4
       (.I0(Q[2]),
        .I1(state_reg[1]),
        .I2(udp_dest_port_reg[3]),
        .I3(\state_reg_reg[0]_0 ),
        .I4(ip_dest_ip_reg[3]),
        .I5(i___0_carry_i_12_n_0),
        .O(i___0_carry__0_i_4_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_5
       (.I0(i___0_carry__0_i_12_n_0),
        .I1(checksum_reg[7]),
        .I2(i___0_carry__0_i_13_n_0),
        .I3(i___0_carry__0_i_1_n_0),
        .O(i___0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_6
       (.I0(i___0_carry__0_i_2_n_0),
        .I1(Q[5]),
        .I2(i___0_carry__0_i_9_n_0),
        .I3(i___0_carry__0_i_14_n_0),
        .O(i___0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_7
       (.I0(i___0_carry__0_i_3_n_0),
        .I1(Q[4]),
        .I2(i___0_carry__0_i_15_n_0),
        .I3(i___0_carry__0_i_10_n_0),
        .O(i___0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_8
       (.I0(i___0_carry__0_i_4_n_0),
        .I1(Q[3]),
        .I2(i___0_carry__0_i_11_n_0),
        .I3(i___0_carry__0_i_16_n_0),
        .O(i___0_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__0_i_9
       (.I0(ip_dest_ip_reg[6]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_dest_port_reg[6]),
        .I3(state_reg[1]),
        .O(i___0_carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'hEEE888E888888888)) 
    i___0_carry__1_i_1
       (.I0(checksum_reg[10]),
        .I1(i___0_carry__1_i_9_n_0),
        .I2(ip_dest_ip_reg[26]),
        .I3(\state_reg_reg[0]_0 ),
        .I4(udp_source_port_reg[10]),
        .I5(state_reg[1]),
        .O(i___0_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__1_i_10
       (.I0(ip_dest_ip_reg[9]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_dest_port_reg[9]),
        .I3(state_reg[1]),
        .O(i___0_carry__1_i_10_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    i___0_carry__1_i_11
       (.I0(udp_dest_port_reg[8]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(ip_dest_ip_reg[8]),
        .I3(state_reg[1]),
        .I4(ip_ttl_reg),
        .O(i___0_carry__1_i_11_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__1_i_12
       (.I0(ip_dest_ip_reg[11]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_dest_port_reg[11]),
        .I3(state_reg[1]),
        .O(i___0_carry__1_i_12_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__1_i_13
       (.I0(ip_dest_ip_reg[27]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_source_port_reg[11]),
        .I3(state_reg[1]),
        .O(i___0_carry__1_i_13_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__1_i_14
       (.I0(ip_dest_ip_reg[26]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_source_port_reg[10]),
        .I3(state_reg[1]),
        .O(i___0_carry__1_i_14_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__1_i_15
       (.I0(ip_dest_ip_reg[25]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_source_port_reg[9]),
        .I3(state_reg[1]),
        .O(i___0_carry__1_i_15_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__1_i_16
       (.I0(ip_dest_ip_reg[24]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_source_port_reg[8]),
        .I3(state_reg[1]),
        .O(i___0_carry__1_i_16_n_0));
  LUT6 #(
    .INIT(64'hEEE888E888888888)) 
    i___0_carry__1_i_2
       (.I0(checksum_reg[9]),
        .I1(i___0_carry__1_i_10_n_0),
        .I2(ip_dest_ip_reg[25]),
        .I3(\state_reg_reg[0]_0 ),
        .I4(udp_source_port_reg[9]),
        .I5(state_reg[1]),
        .O(i___0_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'hEEE888E888888888)) 
    i___0_carry__1_i_3
       (.I0(checksum_reg[8]),
        .I1(i___0_carry__1_i_11_n_0),
        .I2(ip_dest_ip_reg[24]),
        .I3(\state_reg_reg[0]_0 ),
        .I4(udp_source_port_reg[8]),
        .I5(state_reg[1]),
        .O(i___0_carry__1_i_3_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__1_i_4
       (.I0(i___0_carry__0_i_12_n_0),
        .I1(checksum_reg[7]),
        .I2(i___0_carry__0_i_13_n_0),
        .O(i___0_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__1_i_5
       (.I0(i___0_carry__1_i_1_n_0),
        .I1(checksum_reg[11]),
        .I2(i___0_carry__1_i_12_n_0),
        .I3(i___0_carry__1_i_13_n_0),
        .O(i___0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__1_i_6
       (.I0(i___0_carry__1_i_2_n_0),
        .I1(checksum_reg[10]),
        .I2(i___0_carry__1_i_9_n_0),
        .I3(i___0_carry__1_i_14_n_0),
        .O(i___0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__1_i_7
       (.I0(i___0_carry__1_i_3_n_0),
        .I1(checksum_reg[9]),
        .I2(i___0_carry__1_i_10_n_0),
        .I3(i___0_carry__1_i_15_n_0),
        .O(i___0_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__1_i_8
       (.I0(i___0_carry__1_i_4_n_0),
        .I1(checksum_reg[8]),
        .I2(i___0_carry__1_i_11_n_0),
        .I3(i___0_carry__1_i_16_n_0),
        .O(i___0_carry__1_i_8_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__1_i_9
       (.I0(ip_dest_ip_reg[10]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_dest_port_reg[10]),
        .I3(state_reg[1]),
        .O(i___0_carry__1_i_9_n_0));
  LUT6 #(
    .INIT(64'hEAEEEAAA80888000)) 
    i___0_carry__2_i_1
       (.I0(checksum_reg[14]),
        .I1(state_reg[1]),
        .I2(udp_dest_port_reg[14]),
        .I3(\state_reg_reg[0]_0 ),
        .I4(ip_dest_ip_reg[14]),
        .I5(i___0_carry__2_i_9_n_0),
        .O(i___0_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__2_i_10
       (.I0(ip_dest_ip_reg[13]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_dest_port_reg[13]),
        .I3(state_reg[1]),
        .O(i___0_carry__2_i_10_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__2_i_11
       (.I0(ip_dest_ip_reg[12]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_dest_port_reg[12]),
        .I3(state_reg[1]),
        .O(i___0_carry__2_i_11_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__2_i_12
       (.I0(ip_dest_ip_reg[15]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_dest_port_reg[15]),
        .I3(state_reg[1]),
        .O(i___0_carry__2_i_12_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    i___0_carry__2_i_13
       (.I0(udp_source_port_reg[15]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(ip_dest_ip_reg[31]),
        .I3(state_reg[1]),
        .I4(ip_ttl_reg),
        .O(i___0_carry__2_i_13_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__2_i_14
       (.I0(ip_dest_ip_reg[14]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_dest_port_reg[14]),
        .I3(state_reg[1]),
        .O(i___0_carry__2_i_14_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__2_i_15
       (.I0(ip_dest_ip_reg[29]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_source_port_reg[13]),
        .I3(state_reg[1]),
        .O(i___0_carry__2_i_15_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry__2_i_16
       (.I0(ip_dest_ip_reg[28]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_source_port_reg[12]),
        .I3(state_reg[1]),
        .O(i___0_carry__2_i_16_n_0));
  LUT6 #(
    .INIT(64'hEEE888E888888888)) 
    i___0_carry__2_i_2
       (.I0(checksum_reg[13]),
        .I1(i___0_carry__2_i_10_n_0),
        .I2(ip_dest_ip_reg[29]),
        .I3(\state_reg_reg[0]_0 ),
        .I4(udp_source_port_reg[13]),
        .I5(state_reg[1]),
        .O(i___0_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'hEEE888E888888888)) 
    i___0_carry__2_i_3
       (.I0(checksum_reg[12]),
        .I1(i___0_carry__2_i_11_n_0),
        .I2(ip_dest_ip_reg[28]),
        .I3(\state_reg_reg[0]_0 ),
        .I4(udp_source_port_reg[12]),
        .I5(state_reg[1]),
        .O(i___0_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'hEEE888E888888888)) 
    i___0_carry__2_i_4
       (.I0(checksum_reg[11]),
        .I1(i___0_carry__1_i_12_n_0),
        .I2(ip_dest_ip_reg[27]),
        .I3(\state_reg_reg[0]_0 ),
        .I4(udp_source_port_reg[11]),
        .I5(state_reg[1]),
        .O(i___0_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__2_i_5
       (.I0(i___0_carry__2_i_1_n_0),
        .I1(checksum_reg[15]),
        .I2(i___0_carry__2_i_12_n_0),
        .I3(i___0_carry__2_i_13_n_0),
        .O(i___0_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__2_i_6
       (.I0(i___0_carry__2_i_2_n_0),
        .I1(checksum_reg[14]),
        .I2(i___0_carry__2_i_14_n_0),
        .I3(i___0_carry__2_i_9_n_0),
        .O(i___0_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__2_i_7
       (.I0(i___0_carry__2_i_3_n_0),
        .I1(checksum_reg[13]),
        .I2(i___0_carry__2_i_10_n_0),
        .I3(i___0_carry__2_i_15_n_0),
        .O(i___0_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__2_i_8
       (.I0(i___0_carry__2_i_4_n_0),
        .I1(checksum_reg[12]),
        .I2(i___0_carry__2_i_11_n_0),
        .I3(i___0_carry__2_i_16_n_0),
        .O(i___0_carry__2_i_8_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    i___0_carry__2_i_9
       (.I0(udp_source_port_reg[14]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(ip_dest_ip_reg[30]),
        .I3(state_reg[1]),
        .I4(ip_ttl_reg),
        .O(i___0_carry__2_i_9_n_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    i___0_carry__3_i_1
       (.I0(i___0_carry__2_i_13_n_0),
        .I1(i___0_carry__2_i_12_n_0),
        .I2(checksum_reg[15]),
        .I3(checksum_reg[16]),
        .O(i___0_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'hEEE888E888888888)) 
    i___0_carry_i_1
       (.I0(Q[1]),
        .I1(i___0_carry_i_8_n_0),
        .I2(ip_dest_ip_reg[18]),
        .I3(\state_reg_reg[0]_0 ),
        .I4(udp_source_port_reg[2]),
        .I5(state_reg[1]),
        .O(i___0_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry_i_10
       (.I0(ip_dest_ip_reg[0]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_dest_port_reg[0]),
        .I3(state_reg[1]),
        .O(i___0_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry_i_11
       (.I0(ip_dest_ip_reg[3]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_dest_port_reg[3]),
        .I3(state_reg[1]),
        .O(i___0_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    i___0_carry_i_12
       (.I0(udp_source_port_reg[3]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(ip_dest_ip_reg[19]),
        .I3(state_reg[1]),
        .I4(ip_ttl_reg),
        .O(i___0_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry_i_13
       (.I0(ip_dest_ip_reg[18]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_source_port_reg[2]),
        .I3(state_reg[1]),
        .O(i___0_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry_i_14
       (.I0(ip_dest_ip_reg[17]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_source_port_reg[1]),
        .I3(state_reg[1]),
        .O(i___0_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'hEEE888E888888888)) 
    i___0_carry_i_2
       (.I0(Q[0]),
        .I1(i___0_carry_i_9_n_0),
        .I2(ip_dest_ip_reg[17]),
        .I3(\state_reg_reg[0]_0 ),
        .I4(udp_source_port_reg[1]),
        .I5(state_reg[1]),
        .O(i___0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hEEE888E888888888)) 
    i___0_carry_i_3
       (.I0(checksum_reg[0]),
        .I1(i___0_carry_i_10_n_0),
        .I2(ip_dest_ip_reg[16]),
        .I3(\state_reg_reg[0]_0 ),
        .I4(udp_source_port_reg[0]),
        .I5(state_reg[1]),
        .O(i___0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_4
       (.I0(i___0_carry_i_1_n_0),
        .I1(Q[2]),
        .I2(i___0_carry_i_11_n_0),
        .I3(i___0_carry_i_12_n_0),
        .O(i___0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_5
       (.I0(i___0_carry_i_2_n_0),
        .I1(Q[1]),
        .I2(i___0_carry_i_8_n_0),
        .I3(i___0_carry_i_13_n_0),
        .O(i___0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_6
       (.I0(i___0_carry_i_3_n_0),
        .I1(Q[0]),
        .I2(i___0_carry_i_9_n_0),
        .I3(i___0_carry_i_14_n_0),
        .O(i___0_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    i___0_carry_i_7
       (.I0(state_reg[1]),
        .I1(udp_source_port_reg[0]),
        .I2(\state_reg_reg[0]_0 ),
        .I3(ip_dest_ip_reg[16]),
        .I4(i___0_carry_i_10_n_0),
        .I5(checksum_reg[0]),
        .O(i___0_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry_i_8
       (.I0(ip_dest_ip_reg[2]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_dest_port_reg[2]),
        .I3(state_reg[1]),
        .O(i___0_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    i___0_carry_i_9
       (.I0(ip_dest_ip_reg[1]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(udp_dest_port_reg[1]),
        .I3(state_reg[1]),
        .O(i___0_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_5
       (.I0(Q[5]),
        .I1(mem_reg_1[6]),
        .I2(checksum_reg[7]),
        .I3(mem_reg_1[7]),
        .O(i__carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_6
       (.I0(Q[4]),
        .I1(mem_reg_1[5]),
        .I2(Q[5]),
        .I3(mem_reg_1[6]),
        .O(i__carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_7
       (.I0(Q[3]),
        .I1(mem_reg_1[4]),
        .I2(Q[4]),
        .I3(mem_reg_1[5]),
        .O(i__carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_8
       (.I0(Q[2]),
        .I1(mem_reg_1[3]),
        .I2(Q[3]),
        .I3(mem_reg_1[4]),
        .O(i__carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    i__carry__1_i_1__5
       (.I0(checksum_reg[7]),
        .I1(mem_reg_1[7]),
        .I2(checksum_reg[8]),
        .O(i__carry__1_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry_i_2__5
       (.I0(Q[1]),
        .I1(mem_reg_1[2]),
        .I2(Q[2]),
        .I3(mem_reg_1[3]),
        .O(i__carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5
       (.I0(checksum_reg[0]),
        .I1(mem_reg_1[0]),
        .O(i__carry_i_5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/ip_dest_ip_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ip_dest_ip_mem_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(ip_dest_ip_reg[1:0]),
        .DIB(ip_dest_ip_reg[3:2]),
        .DIC(ip_dest_ip_reg[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(m_ip_dest_ip_reg0[1:0]),
        .DOB(m_ip_dest_ip_reg0[3:2]),
        .DOC(m_ip_dest_ip_reg0[5:4]),
        .DOD(NLW_ip_dest_ip_mem_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/ip_dest_ip_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ip_dest_ip_mem_reg_0_7_12_17
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(ip_dest_ip_reg[13:12]),
        .DIB(ip_dest_ip_reg[15:14]),
        .DIC(ip_dest_ip_reg[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(m_ip_dest_ip_reg0[13:12]),
        .DOB(m_ip_dest_ip_reg0[15:14]),
        .DOC(m_ip_dest_ip_reg0[17:16]),
        .DOD(NLW_ip_dest_ip_mem_reg_0_7_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/ip_dest_ip_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ip_dest_ip_mem_reg_0_7_18_23
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(ip_dest_ip_reg[19:18]),
        .DIB(ip_dest_ip_reg[21:20]),
        .DIC(ip_dest_ip_reg[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(m_ip_dest_ip_reg0[19:18]),
        .DOB(m_ip_dest_ip_reg0[21:20]),
        .DOC(m_ip_dest_ip_reg0[23:22]),
        .DOD(NLW_ip_dest_ip_mem_reg_0_7_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/ip_dest_ip_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ip_dest_ip_mem_reg_0_7_24_29
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(ip_dest_ip_reg[25:24]),
        .DIB(ip_dest_ip_reg[27:26]),
        .DIC(ip_dest_ip_reg[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(m_ip_dest_ip_reg0[25:24]),
        .DOB(m_ip_dest_ip_reg0[27:26]),
        .DOC(m_ip_dest_ip_reg0[29:28]),
        .DOD(NLW_ip_dest_ip_mem_reg_0_7_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/ip_dest_ip_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ip_dest_ip_mem_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(ip_dest_ip_reg[7:6]),
        .DIB(ip_dest_ip_reg[9:8]),
        .DIC(ip_dest_ip_reg[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(m_ip_dest_ip_reg0[7:6]),
        .DOB(m_ip_dest_ip_reg0[9:8]),
        .DOC(m_ip_dest_ip_reg0[11:10]),
        .DOD(NLW_ip_dest_ip_mem_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \ip_dest_ip_reg[31]_i_1 
       (.I0(state_reg[2]),
        .I1(match_cond),
        .I2(rx_udp_hdr_valid),
        .I3(s_udp_hdr_ready_reg_reg_0),
        .I4(state_reg[1]),
        .I5(\state_reg_reg[0]_0 ),
        .O(\ip_dest_ip_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [0]),
        .Q(ip_dest_ip_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [10]),
        .Q(ip_dest_ip_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [11]),
        .Q(ip_dest_ip_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[12] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [12]),
        .Q(ip_dest_ip_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[13] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [13]),
        .Q(ip_dest_ip_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[14] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [14]),
        .Q(ip_dest_ip_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[15] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [15]),
        .Q(ip_dest_ip_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[16] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [16]),
        .Q(ip_dest_ip_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[17] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [17]),
        .Q(ip_dest_ip_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[18] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [18]),
        .Q(ip_dest_ip_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[19] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [19]),
        .Q(ip_dest_ip_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [1]),
        .Q(ip_dest_ip_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[20] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [20]),
        .Q(ip_dest_ip_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[21] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [21]),
        .Q(ip_dest_ip_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[22] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [22]),
        .Q(ip_dest_ip_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[23] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [23]),
        .Q(ip_dest_ip_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[24] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [24]),
        .Q(ip_dest_ip_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[25] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [25]),
        .Q(ip_dest_ip_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[26] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [26]),
        .Q(ip_dest_ip_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[27] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [27]),
        .Q(ip_dest_ip_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[28] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [28]),
        .Q(ip_dest_ip_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[29] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [29]),
        .Q(ip_dest_ip_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [2]),
        .Q(ip_dest_ip_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[30] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [30]),
        .Q(ip_dest_ip_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[31] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [31]),
        .Q(ip_dest_ip_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [3]),
        .Q(ip_dest_ip_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [4]),
        .Q(ip_dest_ip_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [5]),
        .Q(ip_dest_ip_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [6]),
        .Q(ip_dest_ip_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [7]),
        .Q(ip_dest_ip_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [8]),
        .Q(ip_dest_ip_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ip_dest_ip_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\ip_dest_ip_reg_reg[31]_0 [9]),
        .Q(ip_dest_ip_reg[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/ip_source_ip_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ip_source_ip_mem_reg_0_7_18_23
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA({ip_ttl_reg,1'b0}),
        .DIB({ip_ttl_reg,1'b0}),
        .DIC({ip_ttl_reg,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(m_ip_source_ip_reg0[19:18]),
        .DOB(m_ip_source_ip_reg0[21:20]),
        .DOC(m_ip_source_ip_reg0[23:22]),
        .DOD(NLW_ip_source_ip_mem_reg_0_7_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/ip_source_ip_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M ip_source_ip_mem_reg_0_7_30_31
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA({ip_ttl_reg,ip_ttl_reg}),
        .DIB(ip_dest_ip_reg[31:30]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(m_ip_source_ip_reg0[31:30]),
        .DOB(m_ip_dest_ip_reg0[31:30]),
        .DOC(NLW_ip_source_ip_mem_reg_0_7_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ip_source_ip_mem_reg_0_7_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/ip_source_ip_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ip_source_ip_mem_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA({ip_ttl_reg,1'b0}),
        .DIB({1'b0,ip_ttl_reg}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(m_ip_source_ip_reg0[7:6]),
        .DOB(m_ip_source_ip_reg0[9:8]),
        .DOC(NLW_ip_source_ip_mem_reg_0_7_6_11_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ip_source_ip_mem_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/ip_ttl_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM32M ip_ttl_mem_reg_0_7_6_7
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA({1'b0,ip_ttl_reg}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(m_ip_ttl_reg0),
        .DOB(NLW_ip_ttl_mem_reg_0_7_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ip_ttl_mem_reg_0_7_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ip_ttl_mem_reg_0_7_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  FDRE #(
    .INIT(1'b0)) 
    \ip_ttl_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(1'b1),
        .Q(ip_ttl_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[0]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[10]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[11]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[12] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[12]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[13] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[13]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[14] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[14]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[15] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[15]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[16] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[16]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[17] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[17]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[18] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[18]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[19] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[19]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[1]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[20] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[20]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[21] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[21]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[22] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[22]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[23] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[23]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[24] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[24]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[25] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[25]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[26] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[26]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[27] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[27]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[28] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[28]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[29] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[29]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[2]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[30] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[30]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[31] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[31]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[3]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[4]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[5]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[6]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[7]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[8]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_dest_ip_reg0[9]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[18] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_source_ip_reg0[18]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[19] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_source_ip_reg0[19]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[20] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_source_ip_reg0[20]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[21] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_source_ip_reg0[21]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[22] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_source_ip_reg0[22]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[23] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_source_ip_reg0[23]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[30] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_source_ip_reg0[30]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[31] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_source_ip_reg0[31]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_source_ip_reg0[6]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_source_ip_reg0[7]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_source_ip_reg0[8]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_source_ip_reg0[9]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_ttl_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_ttl_reg0[6]),
        .Q(\m_ip_ttl_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_ttl_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_ip_ttl_reg0[7]),
        .Q(\m_ip_ttl_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[0]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[10]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[11]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[12] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[12]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[13] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[13]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[14] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[14]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[15] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[15]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[1]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[2]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[3]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[4]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[5]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[6]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[7]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[8]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_checksum_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_checksum_reg0[9]),
        .Q(\m_udp_checksum_reg_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[0]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[10]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[11]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[12] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[12]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[13] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[13]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[14] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[14]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[15] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[15]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[1]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[2]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[3]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[4]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[5]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[6]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[7]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[8]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_dest_port_reg0[9]),
        .Q(\m_udp_dest_port_reg_reg[15]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h6FFF6F6F)) 
    m_udp_hdr_valid_reg_i_1__0
       (.I0(\header_fifo_rd_ptr_reg_reg_n_0_[3] ),
        .I1(\header_fifo_wr_ptr_reg_reg_n_0_[3] ),
        .I2(\m_udp_length_reg[15]_i_2_n_0 ),
        .I3(tx_udp_hdr_ready),
        .I4(tx_udp_hdr_valid),
        .O(m_udp_hdr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_udp_hdr_valid_reg_reg
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(1'b1),
        .D(m_udp_hdr_valid_reg_i_1__0_n_0),
        .Q(tx_udp_hdr_valid),
        .R(sync_reg));
  LUT5 #(
    .INIT(32'h0DD0DDDD)) 
    \m_udp_length_reg[15]_i_1 
       (.I0(tx_udp_hdr_valid),
        .I1(tx_udp_hdr_ready),
        .I2(\header_fifo_rd_ptr_reg_reg_n_0_[3] ),
        .I3(\header_fifo_wr_ptr_reg_reg_n_0_[3] ),
        .I4(\m_udp_length_reg[15]_i_2_n_0 ),
        .O(\m_udp_length_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \m_udp_length_reg[15]_i_2 
       (.I0(\header_fifo_wr_ptr_reg_reg_n_0_[1] ),
        .I1(\header_fifo_rd_ptr_reg_reg_n_0_[1] ),
        .I2(\header_fifo_rd_ptr_reg_reg_n_0_[2] ),
        .I3(\header_fifo_wr_ptr_reg_reg_n_0_[2] ),
        .I4(\header_fifo_rd_ptr_reg_reg_n_0_[0] ),
        .I5(\header_fifo_wr_ptr_reg_reg_n_0_[0] ),
        .O(\m_udp_length_reg[15]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[0]),
        .Q(\m_udp_length_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[10]),
        .Q(\m_udp_length_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[11]),
        .Q(\m_udp_length_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[12] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[12]),
        .Q(\m_udp_length_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[13] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[13]),
        .Q(\m_udp_length_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[14] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[14]),
        .Q(\m_udp_length_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[15] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[15]),
        .Q(\m_udp_length_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[1]),
        .Q(\m_udp_length_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[2]),
        .Q(\m_udp_length_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[3]),
        .Q(\m_udp_length_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[4]),
        .Q(\m_udp_length_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[5]),
        .Q(\m_udp_length_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[6]),
        .Q(\m_udp_length_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[7]),
        .Q(\m_udp_length_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[8]),
        .Q(\m_udp_length_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_length_reg0[9]),
        .Q(\m_udp_length_reg_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[0]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[10]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[11]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[12] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[12]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[13] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[13]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[14] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[14]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[15] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[15]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[1]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[2]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[3]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[4]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[5]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[6]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[7]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[8]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\m_udp_length_reg[15]_i_1_n_0 ),
        .D(m_udp_source_port_reg0[9]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [9]),
        .R(1'b0));
  design_1_axis_udp_ethernet_0_0_axis_fifo payload_fifo
       (.CO(CO),
        .D(payload_fifo_n_13),
        .DOBDO(DOBDO),
        .E(payload_fifo_n_18),
        .I160(frame_ptr_reg[3]),
        .O(frame_ptr_next0[3]),
        .Q({state_reg,\state_reg_reg[0]_0 }),
        .\checksum_reg_reg[0] (\checksum_reg[31]_i_3_n_0 ),
        .\frame_ptr_reg_reg[0] (\frame_ptr_reg_reg[0]_0 ),
        .\frame_ptr_reg_reg[3] (payload_fifo_n_21),
        .\m_axis_tvalid_pipe_reg_reg[0]_0 (\m_axis_tvalid_pipe_reg_reg[0] ),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (\m_axis_tvalid_pipe_reg_reg[1] ),
        .\m_axis_tvalid_pipe_reg_reg[1]_1 (payload_fifo_n_15),
        .\m_axis_tvalid_pipe_reg_reg[1]_2 (tx_udp_payload_axis_tvalid_1),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .out(out),
        .p_1_in(p_1_in),
        .\rd_ptr_reg_reg_rep[10]_0 (\rd_ptr_reg_reg_rep[10] ),
        .s_udp_hdr_ready_reg_reg(m_udp_hdr_valid_reg_reg_0),
        .\state_reg_reg[1] (\state_reg_reg[1]_0 ),
        .\state_reg_reg[1]_0 (\state_reg_reg[1]_1 ),
        .\state_reg_reg[2] (payload_fifo_n_14),
        .sync_reg(sync_reg),
        .tx_udp_payload_axis_tready(tx_udp_payload_axis_tready),
        .tx_udp_payload_axis_tvalid(tx_udp_payload_axis_tvalid));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd_ptr_reg_rep[10]_i_3 
       (.I0(state_reg[2]),
        .I1(state_reg[1]),
        .O(\state_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000007F00)) 
    s_udp_hdr_ready_reg_i_1
       (.I0(match_cond),
        .I1(rx_udp_hdr_valid),
        .I2(s_udp_hdr_ready_reg_reg_0),
        .I3(\checksum_reg[31]_i_4_n_0 ),
        .I4(state_reg[2]),
        .I5(s_udp_hdr_ready_reg_i_2_n_0),
        .O(s_udp_hdr_ready_next));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h28)) 
    s_udp_hdr_ready_reg_i_2
       (.I0(\m_udp_length_reg[15]_i_2_n_0 ),
        .I1(\header_fifo_wr_ptr_reg_reg_n_0_[3] ),
        .I2(\header_fifo_rd_ptr_reg_reg_n_0_[3] ),
        .O(s_udp_hdr_ready_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_udp_hdr_ready_reg_reg
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(1'b1),
        .D(s_udp_hdr_ready_next),
        .Q(s_udp_hdr_ready_reg_reg_0),
        .R(sync_reg));
  LUT2 #(
    .INIT(4'h7)) 
    \state_reg[0]_i_2 
       (.I0(tx_udp_hdr_valid),
        .I1(tx_udp_hdr_ready),
        .O(m_udp_hdr_valid_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \state_reg[1]_i_1__0 
       (.I0(state_reg[1]),
        .I1(\state_reg_reg[0]_0 ),
        .I2(state_reg[2]),
        .O(state_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h18)) 
    \state_reg[2]_i_1 
       (.I0(\state_reg_reg[0]_0 ),
        .I1(state_reg[1]),
        .I2(state_reg[2]),
        .O(state_next[2]));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(1'b1),
        .D(payload_fifo_n_13),
        .Q(\state_reg_reg[0]_0 ),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(1'b1),
        .D(state_next[1]),
        .Q(state_reg[1]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(1'b1),
        .D(state_next[2]),
        .Q(state_reg[2]),
        .R(sync_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/udp_checksum_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M udp_checksum_mem_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA({Q[0],checksum_reg[0]}),
        .DIB(Q[2:1]),
        .DIC(Q[4:3]),
        .DID({1'b0,1'b0}),
        .DOA(m_udp_checksum_reg0[1:0]),
        .DOB(m_udp_checksum_reg0[3:2]),
        .DOC(m_udp_checksum_reg0[5:4]),
        .DOD(NLW_udp_checksum_mem_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/udp_checksum_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M udp_checksum_mem_reg_0_7_12_15
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(checksum_reg[13:12]),
        .DIB(checksum_reg[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(m_udp_checksum_reg0[13:12]),
        .DOB(m_udp_checksum_reg0[15:14]),
        .DOC(NLW_udp_checksum_mem_reg_0_7_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_udp_checksum_mem_reg_0_7_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/udp_checksum_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M udp_checksum_mem_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA({checksum_reg[7],Q[5]}),
        .DIB(checksum_reg[9:8]),
        .DIC(checksum_reg[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(m_udp_checksum_reg0[7:6]),
        .DOB(m_udp_checksum_reg0[9:8]),
        .DOC(m_udp_checksum_reg0[11:10]),
        .DOD(NLW_udp_checksum_mem_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/udp_dest_port_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M udp_dest_port_mem_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(udp_dest_port_reg[1:0]),
        .DIB(udp_dest_port_reg[3:2]),
        .DIC(udp_dest_port_reg[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(m_udp_dest_port_reg0[1:0]),
        .DOB(m_udp_dest_port_reg0[3:2]),
        .DOC(m_udp_dest_port_reg0[5:4]),
        .DOD(NLW_udp_dest_port_mem_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/udp_dest_port_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M udp_dest_port_mem_reg_0_7_12_15
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(udp_dest_port_reg[13:12]),
        .DIB(udp_dest_port_reg[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(m_udp_dest_port_reg0[13:12]),
        .DOB(m_udp_dest_port_reg0[15:14]),
        .DOC(NLW_udp_dest_port_mem_reg_0_7_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_udp_dest_port_mem_reg_0_7_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/udp_dest_port_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M udp_dest_port_mem_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(udp_dest_port_reg[7:6]),
        .DIB(udp_dest_port_reg[9:8]),
        .DIC(udp_dest_port_reg[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(m_udp_dest_port_reg0[7:6]),
        .DOB(m_udp_dest_port_reg0[9:8]),
        .DOC(m_udp_dest_port_reg0[11:10]),
        .DOD(NLW_udp_dest_port_mem_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [0]),
        .Q(udp_dest_port_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [10]),
        .Q(udp_dest_port_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [11]),
        .Q(udp_dest_port_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[12] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [12]),
        .Q(udp_dest_port_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[13] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [13]),
        .Q(udp_dest_port_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[14] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [14]),
        .Q(udp_dest_port_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[15] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [15]),
        .Q(udp_dest_port_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [1]),
        .Q(udp_dest_port_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [2]),
        .Q(udp_dest_port_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [3]),
        .Q(udp_dest_port_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [4]),
        .Q(udp_dest_port_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [5]),
        .Q(udp_dest_port_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [6]),
        .Q(udp_dest_port_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [7]),
        .Q(udp_dest_port_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [8]),
        .Q(udp_dest_port_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_dest_port_reg_reg[15]_0 [9]),
        .Q(udp_dest_port_reg[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/udp_length_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M udp_length_mem_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(frame_ptr_reg[1:0]),
        .DIB(frame_ptr_reg[3:2]),
        .DIC(frame_ptr_reg[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(m_udp_length_reg0[1:0]),
        .DOB(m_udp_length_reg0[3:2]),
        .DOC(m_udp_length_reg0[5:4]),
        .DOD(NLW_udp_length_mem_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  LUT4 #(
    .INIT(16'h82AA)) 
    udp_length_mem_reg_0_7_0_5_i_1
       (.I0(hdr_valid_reg),
        .I1(\header_fifo_rd_ptr_reg_reg_n_0_[3] ),
        .I2(\header_fifo_wr_ptr_reg_reg_n_0_[3] ),
        .I3(\m_udp_length_reg[15]_i_2_n_0 ),
        .O(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/udp_length_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M udp_length_mem_reg_0_7_12_15
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(frame_ptr_reg[13:12]),
        .DIB(frame_ptr_reg[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(m_udp_length_reg0[13:12]),
        .DOB(m_udp_length_reg0[15:14]),
        .DOC(NLW_udp_length_mem_reg_0_7_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_udp_length_mem_reg_0_7_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/udp_length_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M udp_length_mem_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(frame_ptr_reg[7:6]),
        .DIB(frame_ptr_reg[9:8]),
        .DIC(frame_ptr_reg[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(m_udp_length_reg0[7:6]),
        .DOB(m_udp_length_reg0[9:8]),
        .DOC(m_udp_length_reg0[11:10]),
        .DOD(NLW_udp_length_mem_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/udp_source_port_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M udp_source_port_mem_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(udp_source_port_reg[1:0]),
        .DIB(udp_source_port_reg[3:2]),
        .DIC(udp_source_port_reg[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(m_udp_source_port_reg0[1:0]),
        .DOB(m_udp_source_port_reg0[3:2]),
        .DOC(m_udp_source_port_reg0[5:4]),
        .DOD(NLW_udp_source_port_mem_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/udp_source_port_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M udp_source_port_mem_reg_0_7_12_15
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(udp_source_port_reg[13:12]),
        .DIB(udp_source_port_reg[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(m_udp_source_port_reg0[13:12]),
        .DOB(m_udp_source_port_reg0[15:14]),
        .DOC(NLW_udp_source_port_mem_reg_0_7_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_udp_source_port_mem_reg_0_7_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "udp_checksum_gen_inst/udp_source_port_mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M udp_source_port_mem_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\header_fifo_rd_ptr_reg_reg_n_0_[2] ,\header_fifo_rd_ptr_reg_reg_n_0_[1] ,\header_fifo_rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\header_fifo_wr_ptr_reg_reg_n_0_[2] ,\header_fifo_wr_ptr_reg_reg_n_0_[1] ,\header_fifo_wr_ptr_reg_reg_n_0_[0] }),
        .DIA(udp_source_port_reg[7:6]),
        .DIB(udp_source_port_reg[9:8]),
        .DIC(udp_source_port_reg[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(m_udp_source_port_reg0[7:6]),
        .DOB(m_udp_source_port_reg0[9:8]),
        .DOC(m_udp_source_port_reg0[11:10]),
        .DOD(NLW_udp_source_port_mem_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(\rd_ptr_reg_reg_rep[10] ),
        .WE(header_fifo_write0_out));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[0] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [0]),
        .Q(udp_source_port_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[10] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [10]),
        .Q(udp_source_port_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[11] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [11]),
        .Q(udp_source_port_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[12] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [12]),
        .Q(udp_source_port_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[13] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [13]),
        .Q(udp_source_port_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[14] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [14]),
        .Q(udp_source_port_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[15] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [15]),
        .Q(udp_source_port_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[1] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [1]),
        .Q(udp_source_port_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[2] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [2]),
        .Q(udp_source_port_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[3] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [3]),
        .Q(udp_source_port_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[4] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [4]),
        .Q(udp_source_port_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[5] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [5]),
        .Q(udp_source_port_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[6] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [6]),
        .Q(udp_source_port_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[7] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [7]),
        .Q(udp_source_port_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[8] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [8]),
        .Q(udp_source_port_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[9] 
       (.C(\rd_ptr_reg_reg_rep[10] ),
        .CE(\ip_dest_ip_reg[31]_i_1_n_0 ),
        .D(\udp_source_port_reg_reg[15]_0 [9]),
        .Q(udp_source_port_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "udp_complete" *) 
module design_1_axis_udp_ethernet_0_0_udp_complete
   (read_eth_header_reg,
    tx_eth_type,
    tx_eth_payload_axis_tlast,
    tx_eth_payload_axis_tuser,
    ip_rx_eth_payload_axis_tready,
    ip_rx_eth_hdr_ready,
    arp_rx_eth_payload_axis_tready,
    arp_rx_eth_hdr_ready,
    s_select_none_reg_reg,
    s_select_ip_reg,
    s_select_arp_reg,
    tx_eth_payload_axis_tvalid,
    ip_rx_ip_payload_axis_tvalid,
    s_select_udp_reg,
    s_select_ip_reg_reg_0,
    DIADI,
    CO,
    Q,
    D,
    E,
    m_eth_hdr_valid_reg_reg,
    \word_count_reg_reg[0] ,
    s_select_ip_reg0,
    s_select_arp_reg_reg,
    s_select_udp,
    \state_reg_reg[1] ,
    \state_reg_reg[0] ,
    m_axis_tuser_int,
    flush_save,
    p_0_in,
    WEA,
    match_cond_reg_reg,
    no_match_reg_reg,
    \m_axis_tvalid_pipe_reg_reg[1] ,
    \m_axis_tvalid_pipe_reg_reg[0] ,
    \state_reg_reg[2] ,
    \m_eth_dest_mac_reg_reg[47] ,
    \m_eth_payload_axis_tdata_reg_reg[7] ,
    s_select_udp_reg0,
    sync_reg,
    read_eth_header_next,
    m_ip_payload_axis_tvalid_reg_reg,
    s_select_none_reg_reg_0,
    s_select_udp_reg_reg_0,
    s_select_ip_reg_reg_1,
    DOBDO,
    DI,
    S,
    \checksum_reg[4]_i_2 ,
    ip_addr_mem_reg,
    ip_addr_mem_reg_0,
    ip_addr_mem_reg_1,
    ip_addr_mem_reg_2,
    ip_addr_mem_reg_3,
    ip_addr_mem_reg_4,
    ip_addr_mem_reg_5,
    ip_addr_mem_reg_6,
    tx_eth_payload_axis_tready,
    tx_eth_hdr_ready,
    rx_eth_payload_axis_tlast,
    \m_ip_version_reg_reg[3] ,
    rx_eth_payload_axis_tvalid,
    s_eth_hdr_ready_reg_reg,
    rx_eth_payload_axis_tuser,
    \last_word_data_reg_reg[0] ,
    s_eth_hdr_ready_reg_reg_0,
    s_select_ip_reg_reg_2,
    \FSM_sequential_state_reg_reg[0] ,
    read_arp_header_reg_reg,
    s_select_arp,
    tx_udp_payload_axis_tvalid,
    send_eth_payload_reg,
    match_cond_reg,
    \temp_m_udp_payload_axis_tdata_reg_reg[7] ,
    match_cond_reg0,
    \temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ,
    p_1_in,
    ip_addr_mem_reg_7,
    SR,
    rx_udp_payload_axis_tready,
    \m_eth_src_mac_reg_reg[47] );
  output read_eth_header_reg;
  output [1:0]tx_eth_type;
  output tx_eth_payload_axis_tlast;
  output tx_eth_payload_axis_tuser;
  output ip_rx_eth_payload_axis_tready;
  output ip_rx_eth_hdr_ready;
  output arp_rx_eth_payload_axis_tready;
  output arp_rx_eth_hdr_ready;
  output s_select_none_reg_reg;
  output s_select_ip_reg;
  output s_select_arp_reg;
  output tx_eth_payload_axis_tvalid;
  output ip_rx_ip_payload_axis_tvalid;
  output s_select_udp_reg;
  output s_select_ip_reg_reg_0;
  output [9:0]DIADI;
  output [0:0]CO;
  output [5:0]Q;
  output [8:0]D;
  output [0:0]E;
  output m_eth_hdr_valid_reg_reg;
  output \word_count_reg_reg[0] ;
  output s_select_ip_reg0;
  output s_select_arp_reg_reg;
  output s_select_udp;
  output \state_reg_reg[1] ;
  output [0:0]\state_reg_reg[0] ;
  output m_axis_tuser_int;
  output flush_save;
  output p_0_in;
  output [0:0]WEA;
  output match_cond_reg_reg;
  output no_match_reg_reg;
  output \m_axis_tvalid_pipe_reg_reg[1] ;
  output \m_axis_tvalid_pipe_reg_reg[0] ;
  output \state_reg_reg[2] ;
  output [47:0]\m_eth_dest_mac_reg_reg[47] ;
  output [7:0]\m_eth_payload_axis_tdata_reg_reg[7] ;
  output s_select_udp_reg0;
  input [0:0]sync_reg;
  input read_eth_header_next;
  input m_ip_payload_axis_tvalid_reg_reg;
  input s_select_none_reg_reg_0;
  input s_select_udp_reg_reg_0;
  input s_select_ip_reg_reg_1;
  input [9:0]DOBDO;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]\checksum_reg[4]_i_2 ;
  input ip_addr_mem_reg;
  input ip_addr_mem_reg_0;
  input ip_addr_mem_reg_1;
  input ip_addr_mem_reg_2;
  input ip_addr_mem_reg_3;
  input ip_addr_mem_reg_4;
  input ip_addr_mem_reg_5;
  input ip_addr_mem_reg_6;
  input tx_eth_payload_axis_tready;
  input tx_eth_hdr_ready;
  input rx_eth_payload_axis_tlast;
  input [7:0]\m_ip_version_reg_reg[3] ;
  input rx_eth_payload_axis_tvalid;
  input s_eth_hdr_ready_reg_reg;
  input rx_eth_payload_axis_tuser;
  input \last_word_data_reg_reg[0] ;
  input s_eth_hdr_ready_reg_reg_0;
  input s_select_ip_reg_reg_2;
  input \FSM_sequential_state_reg_reg[0] ;
  input read_arp_header_reg_reg;
  input s_select_arp;
  input tx_udp_payload_axis_tvalid;
  input send_eth_payload_reg;
  input match_cond_reg;
  input [0:0]\temp_m_udp_payload_axis_tdata_reg_reg[7] ;
  input match_cond_reg0;
  input \temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ;
  input [0:0]p_1_in;
  input ip_addr_mem_reg_7;
  input [0:0]SR;
  input rx_udp_payload_axis_tready;
  input [47:0]\m_eth_src_mac_reg_reg[47] ;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [9:0]DIADI;
  wire [9:0]DOBDO;
  wire [0:0]E;
  wire \FSM_sequential_state_reg_reg[0] ;
  wire [5:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]\arp_inst/arp_request_ip_reg ;
  wire arp_rx_eth_hdr_ready;
  wire arp_rx_eth_payload_axis_tready;
  wire [3:0]\checksum_reg[4]_i_2 ;
  wire flush_save;
  wire grant_valid;
  wire ip_addr_mem_reg;
  wire ip_addr_mem_reg_0;
  wire ip_addr_mem_reg_1;
  wire ip_addr_mem_reg_2;
  wire ip_addr_mem_reg_3;
  wire ip_addr_mem_reg_4;
  wire ip_addr_mem_reg_5;
  wire ip_addr_mem_reg_6;
  wire ip_addr_mem_reg_7;
  wire ip_arb_mux_inst_n_2;
  wire ip_arb_mux_inst_n_42;
  wire ip_arb_mux_inst_n_43;
  wire ip_arb_mux_inst_n_44;
  wire ip_arb_mux_inst_n_8;
  wire ip_arb_mux_inst_n_83;
  wire ip_arb_mux_inst_n_9;
  wire ip_complete_inst_n_102;
  wire ip_complete_inst_n_103;
  wire ip_complete_inst_n_104;
  wire ip_complete_inst_n_105;
  wire ip_complete_inst_n_106;
  wire ip_complete_inst_n_107;
  wire ip_complete_inst_n_108;
  wire ip_complete_inst_n_109;
  wire ip_complete_inst_n_110;
  wire ip_complete_inst_n_111;
  wire ip_complete_inst_n_112;
  wire ip_complete_inst_n_113;
  wire ip_complete_inst_n_114;
  wire ip_complete_inst_n_115;
  wire ip_complete_inst_n_116;
  wire ip_complete_inst_n_117;
  wire ip_complete_inst_n_118;
  wire ip_complete_inst_n_119;
  wire ip_complete_inst_n_120;
  wire ip_complete_inst_n_121;
  wire ip_complete_inst_n_122;
  wire ip_complete_inst_n_123;
  wire ip_complete_inst_n_124;
  wire ip_complete_inst_n_125;
  wire ip_complete_inst_n_126;
  wire ip_complete_inst_n_127;
  wire ip_complete_inst_n_128;
  wire ip_complete_inst_n_129;
  wire ip_complete_inst_n_130;
  wire ip_complete_inst_n_131;
  wire ip_complete_inst_n_132;
  wire ip_complete_inst_n_133;
  wire ip_complete_inst_n_134;
  wire ip_complete_inst_n_135;
  wire ip_complete_inst_n_136;
  wire ip_complete_inst_n_137;
  wire ip_complete_inst_n_138;
  wire ip_complete_inst_n_139;
  wire ip_complete_inst_n_140;
  wire ip_complete_inst_n_141;
  wire ip_complete_inst_n_21;
  wire ip_complete_inst_n_34;
  wire ip_complete_inst_n_40;
  wire ip_complete_inst_n_42;
  wire ip_complete_inst_n_43;
  wire ip_complete_inst_n_44;
  wire ip_complete_inst_n_8;
  wire ip_complete_inst_n_9;
  wire \ip_inst/drop_packet_reg ;
  wire \ip_inst/outgoing_ip_payload_axis_tready ;
  wire ip_rx_eth_hdr_ready;
  wire ip_rx_eth_payload_axis_tready;
  wire ip_rx_ip_hdr_valid;
  wire ip_rx_ip_payload_axis_tready;
  wire ip_rx_ip_payload_axis_tvalid;
  wire [31:0]ip_tx_ip_dest_ip;
  wire ip_tx_ip_hdr_ready;
  wire ip_tx_ip_hdr_valid;
  wire [15:0]ip_tx_ip_length;
  wire [7:0]ip_tx_ip_payload_axis_tdata;
  wire ip_tx_ip_payload_axis_tlast;
  wire ip_tx_ip_payload_axis_tuser;
  wire ip_tx_ip_payload_axis_tvalid;
  wire [4:4]ip_tx_ip_protocol;
  wire [31:6]ip_tx_ip_source_ip;
  wire [7:6]ip_tx_ip_ttl;
  wire \last_word_data_reg_reg[0] ;
  wire m_axis_tuser_int;
  wire \m_axis_tvalid_pipe_reg_reg[0] ;
  wire \m_axis_tvalid_pipe_reg_reg[1] ;
  wire [47:0]\m_eth_dest_mac_reg_reg[47] ;
  wire m_eth_hdr_valid_reg_reg;
  wire [7:0]\m_eth_payload_axis_tdata_reg_reg[7] ;
  wire [47:0]\m_eth_src_mac_reg_reg[47] ;
  wire m_ip_payload_axis_tready_int_reg;
  wire m_ip_payload_axis_tvalid_reg_reg;
  wire [7:0]\m_ip_version_reg_reg[3] ;
  wire match_cond_reg;
  wire match_cond_reg0;
  wire match_cond_reg_reg;
  wire no_match_reg_reg;
  wire p_0_in;
  wire [0:0]p_1_in;
  wire read_arp_header_reg_reg;
  wire read_eth_header_next;
  wire read_eth_header_reg;
  wire rx_eth_payload_axis_tlast;
  wire rx_eth_payload_axis_tuser;
  wire rx_eth_payload_axis_tvalid;
  wire rx_udp_payload_axis_tready;
  wire s_eth_hdr_ready_reg_reg;
  wire s_eth_hdr_ready_reg_reg_0;
  wire s_select_arp;
  wire s_select_arp_reg;
  wire s_select_arp_reg_reg;
  wire s_select_ip_reg;
  wire s_select_ip_reg0;
  wire s_select_ip_reg_reg_0;
  wire s_select_ip_reg_reg_1;
  wire s_select_ip_reg_reg_2;
  wire s_select_none_reg_reg;
  wire s_select_none_reg_reg_0;
  wire s_select_udp;
  wire s_select_udp_reg;
  wire s_select_udp_reg0;
  wire s_select_udp_reg_reg_0;
  wire send_eth_payload_reg;
  wire [0:0]\state_reg_reg[0] ;
  wire \state_reg_reg[1] ;
  wire \state_reg_reg[2] ;
  wire [0:0]sync_reg;
  wire [0:0]\temp_m_udp_payload_axis_tdata_reg_reg[7] ;
  wire \temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ;
  wire tx_eth_hdr_ready;
  wire tx_eth_payload_axis_tlast;
  wire tx_eth_payload_axis_tready;
  wire tx_eth_payload_axis_tuser;
  wire tx_eth_payload_axis_tvalid;
  wire [1:0]tx_eth_type;
  wire tx_udp_payload_axis_tvalid;
  wire udp_inst_n_52;
  wire \udp_ip_rx_inst/m_udp_payload_axis_tlast_int ;
  wire [1:0]\udp_ip_rx_inst/state_reg ;
  wire \udp_ip_tx_inst/m_ip_payload_axis_tready_int_reg ;
  wire udp_rx_ip_hdr_ready;
  wire udp_rx_ip_payload_axis_tready;
  wire [31:0]udp_tx_ip_dest_ip;
  wire [15:0]udp_tx_ip_length;
  wire [7:0]udp_tx_ip_payload_axis_tdata;
  wire udp_tx_ip_payload_axis_tlast;
  wire udp_tx_ip_payload_axis_tuser;
  wire udp_tx_ip_payload_axis_tvalid;
  wire [4:4]udp_tx_ip_protocol;
  wire [31:6]udp_tx_ip_source_ip;
  wire [7:6]udp_tx_ip_ttl;
  wire \word_count_reg_reg[0] ;

  design_1_axis_udp_ethernet_0_0_ip_arb_mux ip_arb_mux_inst
       (.D(udp_tx_ip_length),
        .E(ip_arb_mux_inst_n_42),
        .Q(ip_tx_ip_dest_ip),
        .arp_request_ip_reg(\arp_inst/arp_request_ip_reg ),
        .\cache_query_request_ip_reg_reg[1] (ip_complete_inst_n_21),
        .drop_packet_reg(\ip_inst/drop_packet_reg ),
        .grant_valid(grant_valid),
        .grant_valid_reg_reg(ip_arb_mux_inst_n_83),
        .grant_valid_reg_reg_0(m_ip_payload_axis_tvalid_reg_reg),
        .grant_valid_reg_reg_1(udp_inst_n_52),
        .ip_tx_ip_hdr_ready(ip_tx_ip_hdr_ready),
        .ip_tx_ip_hdr_valid(ip_tx_ip_hdr_valid),
        .ip_tx_ip_payload_axis_tlast(ip_tx_ip_payload_axis_tlast),
        .ip_tx_ip_payload_axis_tuser(ip_tx_ip_payload_axis_tuser),
        .ip_tx_ip_payload_axis_tvalid(ip_tx_ip_payload_axis_tvalid),
        .ip_tx_ip_protocol(ip_tx_ip_protocol),
        .\m_ip_dest_ip_reg_reg[0]_0 (ip_arb_mux_inst_n_44),
        .\m_ip_dest_ip_reg_reg[31]_0 (udp_tx_ip_dest_ip),
        .\m_ip_dest_ip_reg_reg[6]_0 (ip_arb_mux_inst_n_9),
        .\m_ip_dest_ip_reg_reg[9]_0 (ip_arb_mux_inst_n_43),
        .\m_ip_length_reg_reg[15]_0 (ip_tx_ip_length),
        .\m_ip_payload_axis_tdata_reg_reg[7]_0 (ip_tx_ip_payload_axis_tdata),
        .m_ip_payload_axis_tlast_reg_reg_0(ip_arb_mux_inst_n_8),
        .m_ip_payload_axis_tready_int_reg(m_ip_payload_axis_tready_int_reg),
        .m_ip_payload_axis_tready_int_reg_0(\udp_ip_tx_inst/m_ip_payload_axis_tready_int_reg ),
        .\m_ip_source_ip_reg_reg[31]_0 ({ip_tx_ip_source_ip[31:30],ip_tx_ip_source_ip[23:18],ip_tx_ip_source_ip[9:6]}),
        .\m_ip_source_ip_reg_reg[31]_1 ({udp_tx_ip_source_ip[31:30],udp_tx_ip_source_ip[23:18],udp_tx_ip_source_ip[9:6]}),
        .\m_ip_ttl_reg_reg[7]_0 (ip_tx_ip_ttl),
        .\m_ip_ttl_reg_reg[7]_1 (udp_tx_ip_ttl),
        .outgoing_ip_payload_axis_tready(\ip_inst/outgoing_ip_payload_axis_tready ),
        .\s_ip_hdr_ready_reg_reg[0]_0 (ip_arb_mux_inst_n_2),
        .sync_reg(sync_reg),
        .\temp_m_ip_payload_axis_tdata_reg_reg[7]_0 (udp_tx_ip_payload_axis_tdata),
        .temp_m_ip_payload_axis_tvalid_reg_reg_0(ip_complete_inst_n_34),
        .udp_tx_ip_payload_axis_tlast(udp_tx_ip_payload_axis_tlast),
        .udp_tx_ip_payload_axis_tuser(udp_tx_ip_payload_axis_tuser),
        .udp_tx_ip_payload_axis_tvalid(udp_tx_ip_payload_axis_tvalid),
        .udp_tx_ip_protocol(udp_tx_ip_protocol));
  design_1_axis_udp_ethernet_0_0_ip_complete ip_complete_inst
       (.D(ip_tx_ip_dest_ip),
        .\FSM_onehot_state_reg_reg[0] (ip_arb_mux_inst_n_8),
        .\FSM_sequential_state_reg_reg[0] (\FSM_sequential_state_reg_reg[0] ),
        .Q(m_eth_hdr_valid_reg_reg),
        .SR(SR),
        .arp_request_operation_reg_reg(ip_complete_inst_n_21),
        .arp_rx_eth_hdr_ready(arp_rx_eth_hdr_ready),
        .\cache_query_request_ip_reg_reg[0] (\arp_inst/arp_request_ip_reg ),
        .\cache_query_request_ip_reg_reg[0]_0 (D),
        .\cache_query_request_ip_reg_reg[0]_1 (ip_arb_mux_inst_n_44),
        .\cache_query_request_ip_reg_reg[1] (ip_arb_mux_inst_n_43),
        .cache_query_request_valid_reg_reg(ip_arb_mux_inst_n_9),
        .drop_packet_reg(\ip_inst/drop_packet_reg ),
        .flush_save(flush_save),
        .ip_addr_mem_reg(ip_addr_mem_reg),
        .ip_addr_mem_reg_0(ip_addr_mem_reg_0),
        .ip_addr_mem_reg_1(ip_addr_mem_reg_1),
        .ip_addr_mem_reg_2(ip_addr_mem_reg_2),
        .ip_addr_mem_reg_3(ip_addr_mem_reg_3),
        .ip_addr_mem_reg_4(ip_addr_mem_reg_4),
        .ip_addr_mem_reg_5(ip_addr_mem_reg_5),
        .ip_addr_mem_reg_6(ip_addr_mem_reg_6),
        .ip_addr_mem_reg_7(ip_addr_mem_reg_7),
        .\ip_length_reg_reg[15] (ip_tx_ip_length),
        .ip_rx_eth_hdr_ready(ip_rx_eth_hdr_ready),
        .ip_rx_ip_hdr_valid(ip_rx_ip_hdr_valid),
        .ip_rx_ip_payload_axis_tready(ip_rx_ip_payload_axis_tready),
        .\ip_source_ip_reg_reg[31] ({ip_tx_ip_source_ip[31:30],ip_tx_ip_source_ip[23:18],ip_tx_ip_source_ip[9:6]}),
        .\ip_ttl_reg_reg[7] (ip_tx_ip_ttl),
        .ip_tx_ip_hdr_ready(ip_tx_ip_hdr_ready),
        .ip_tx_ip_hdr_valid(ip_tx_ip_hdr_valid),
        .ip_tx_ip_payload_axis_tlast(ip_tx_ip_payload_axis_tlast),
        .ip_tx_ip_payload_axis_tuser(ip_tx_ip_payload_axis_tuser),
        .ip_tx_ip_payload_axis_tvalid(ip_tx_ip_payload_axis_tvalid),
        .ip_tx_ip_protocol(ip_tx_ip_protocol),
        .\last_word_data_reg_reg[0] (\last_word_data_reg_reg[0] ),
        .m_axis_tuser_int(m_axis_tuser_int),
        .\m_eth_dest_mac_reg_reg[47] (\m_eth_dest_mac_reg_reg[47] ),
        .\m_eth_payload_axis_tdata_reg_reg[7] (\m_eth_payload_axis_tdata_reg_reg[7] ),
        .m_eth_payload_axis_tvalid_reg_reg(tx_eth_payload_axis_tvalid),
        .\m_eth_src_mac_reg_reg[47] (\m_eth_src_mac_reg_reg[47] ),
        .m_ip_hdr_valid_reg_reg(ip_complete_inst_n_44),
        .\m_ip_payload_axis_tdata_reg_reg[7] ({ip_complete_inst_n_134,ip_complete_inst_n_135,ip_complete_inst_n_136,ip_complete_inst_n_137,ip_complete_inst_n_138,ip_complete_inst_n_139,ip_complete_inst_n_140,ip_complete_inst_n_141}),
        .m_ip_payload_axis_tlast_reg_reg(ip_complete_inst_n_8),
        .m_ip_payload_axis_tlast_reg_reg_0(ip_complete_inst_n_40),
        .m_ip_payload_axis_tlast_reg_reg_1(ip_complete_inst_n_42),
        .m_ip_payload_axis_tready_int_reg_reg(s_select_udp_reg),
        .m_ip_payload_axis_tready_int_reg_reg_0(s_select_ip_reg_reg_0),
        .m_ip_payload_axis_tuser_reg_reg(ip_complete_inst_n_9),
        .m_ip_payload_axis_tvalid_reg_reg(ip_rx_ip_payload_axis_tvalid),
        .m_ip_payload_axis_tvalid_reg_reg_0(ip_complete_inst_n_43),
        .\m_ip_protocol_reg_reg[3] (s_select_udp),
        .\m_ip_source_ip_reg_reg[31] ({ip_complete_inst_n_102,ip_complete_inst_n_103,ip_complete_inst_n_104,ip_complete_inst_n_105,ip_complete_inst_n_106,ip_complete_inst_n_107,ip_complete_inst_n_108,ip_complete_inst_n_109,ip_complete_inst_n_110,ip_complete_inst_n_111,ip_complete_inst_n_112,ip_complete_inst_n_113,ip_complete_inst_n_114,ip_complete_inst_n_115,ip_complete_inst_n_116,ip_complete_inst_n_117,ip_complete_inst_n_118,ip_complete_inst_n_119,ip_complete_inst_n_120,ip_complete_inst_n_121,ip_complete_inst_n_122,ip_complete_inst_n_123,ip_complete_inst_n_124,ip_complete_inst_n_125,ip_complete_inst_n_126,ip_complete_inst_n_127,ip_complete_inst_n_128,ip_complete_inst_n_129,ip_complete_inst_n_130,ip_complete_inst_n_131,ip_complete_inst_n_132,ip_complete_inst_n_133}),
        .\m_ip_version_reg_reg[3] (\m_ip_version_reg_reg[3] ),
        .m_udp_payload_axis_tlast_int(\udp_ip_rx_inst/m_udp_payload_axis_tlast_int ),
        .outgoing_ip_payload_axis_tready(\ip_inst/outgoing_ip_payload_axis_tready ),
        .query_request_ready_reg_reg(E),
        .read_arp_header_reg_reg(read_arp_header_reg_reg),
        .read_eth_header_next(read_eth_header_next),
        .read_eth_header_reg_reg(read_eth_header_reg),
        .rx_eth_payload_axis_tlast(rx_eth_payload_axis_tlast),
        .rx_eth_payload_axis_tuser(rx_eth_payload_axis_tuser),
        .rx_eth_payload_axis_tvalid(rx_eth_payload_axis_tvalid),
        .s_eth_hdr_ready_reg_reg(s_eth_hdr_ready_reg_reg),
        .s_eth_hdr_ready_reg_reg_0(s_eth_hdr_ready_reg_reg_0),
        .s_eth_payload_axis_tready_reg_reg(ip_rx_eth_payload_axis_tready),
        .s_eth_payload_axis_tready_reg_reg_0(arp_rx_eth_payload_axis_tready),
        .s_ip_payload_axis_tready_reg_reg(ip_complete_inst_n_34),
        .s_select_arp(s_select_arp),
        .s_select_arp_reg_reg_0(s_select_arp_reg),
        .s_select_arp_reg_reg_1(s_select_arp_reg_reg),
        .s_select_ip_reg0(s_select_ip_reg0),
        .s_select_ip_reg_reg_0(s_select_ip_reg),
        .s_select_ip_reg_reg_1(s_select_ip_reg_reg_2),
        .s_select_none_reg_reg_0(s_select_none_reg_reg),
        .s_select_none_reg_reg_1(s_select_none_reg_reg_0),
        .s_select_udp_reg0(s_select_udp_reg0),
        .send_eth_payload_reg(send_eth_payload_reg),
        .sync_reg(sync_reg),
        .\temp_m_eth_payload_axis_tdata_reg_reg[7] (ip_tx_ip_payload_axis_tdata),
        .temp_m_eth_payload_axis_tlast_reg_reg(m_ip_payload_axis_tvalid_reg_reg),
        .temp_m_udp_payload_axis_tlast_reg_reg(\udp_ip_rx_inst/state_reg ),
        .tx_eth_hdr_ready(tx_eth_hdr_ready),
        .tx_eth_payload_axis_tlast(tx_eth_payload_axis_tlast),
        .tx_eth_payload_axis_tready(tx_eth_payload_axis_tready),
        .tx_eth_payload_axis_tuser(tx_eth_payload_axis_tuser),
        .tx_eth_type(tx_eth_type),
        .udp_rx_ip_hdr_ready(udp_rx_ip_hdr_ready),
        .udp_rx_ip_payload_axis_tready(udp_rx_ip_payload_axis_tready),
        .\word_count_reg_reg[0] (\word_count_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    s_select_ip_reg_reg
       (.C(m_ip_payload_axis_tvalid_reg_reg),
        .CE(1'b1),
        .D(s_select_ip_reg_reg_1),
        .Q(s_select_ip_reg_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_select_udp_reg_reg
       (.C(m_ip_payload_axis_tvalid_reg_reg),
        .CE(1'b1),
        .D(s_select_udp_reg_reg_0),
        .Q(s_select_udp_reg),
        .R(1'b0));
  design_1_axis_udp_ethernet_0_0_udp udp_inst
       (.CO(CO),
        .D(udp_tx_ip_length),
        .DI(DI),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(ip_arb_mux_inst_n_42),
        .\FSM_sequential_state_reg_reg[1] (\udp_ip_rx_inst/state_reg ),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .\checksum_reg[4]_i_2 (\checksum_reg[4]_i_2 ),
        .grant_valid(grant_valid),
        .\hdr_ptr_reg_reg[0] (ip_rx_ip_payload_axis_tvalid),
        .\hdr_ptr_reg_reg[0]_0 (s_select_udp_reg),
        .ip_rx_ip_hdr_valid(ip_rx_ip_hdr_valid),
        .ip_rx_ip_payload_axis_tready(ip_rx_ip_payload_axis_tready),
        .\m_axis_tvalid_pipe_reg_reg[0] (\m_axis_tvalid_pipe_reg_reg[0] ),
        .\m_axis_tvalid_pipe_reg_reg[1] (\m_axis_tvalid_pipe_reg_reg[1] ),
        .\m_ip_dest_ip_reg_reg[31] (udp_tx_ip_dest_ip),
        .m_ip_hdr_valid_reg_reg(udp_inst_n_52),
        .m_ip_hdr_valid_reg_reg_0(ip_arb_mux_inst_n_2),
        .\m_ip_payload_axis_tdata_reg_reg[7] (udp_tx_ip_payload_axis_tdata),
        .m_ip_payload_axis_tready_int_reg(\udp_ip_tx_inst/m_ip_payload_axis_tready_int_reg ),
        .m_ip_payload_axis_tready_int_reg_0(m_ip_payload_axis_tready_int_reg),
        .m_ip_payload_axis_tvalid_reg_reg(m_ip_payload_axis_tvalid_reg_reg),
        .\m_ip_source_ip_reg_reg[31] ({udp_tx_ip_source_ip[31:30],udp_tx_ip_source_ip[23:18],udp_tx_ip_source_ip[9:6]}),
        .\m_ip_source_ip_reg_reg[31]_0 ({ip_complete_inst_n_102,ip_complete_inst_n_103,ip_complete_inst_n_104,ip_complete_inst_n_105,ip_complete_inst_n_106,ip_complete_inst_n_107,ip_complete_inst_n_108,ip_complete_inst_n_109,ip_complete_inst_n_110,ip_complete_inst_n_111,ip_complete_inst_n_112,ip_complete_inst_n_113,ip_complete_inst_n_114,ip_complete_inst_n_115,ip_complete_inst_n_116,ip_complete_inst_n_117,ip_complete_inst_n_118,ip_complete_inst_n_119,ip_complete_inst_n_120,ip_complete_inst_n_121,ip_complete_inst_n_122,ip_complete_inst_n_123,ip_complete_inst_n_124,ip_complete_inst_n_125,ip_complete_inst_n_126,ip_complete_inst_n_127,ip_complete_inst_n_128,ip_complete_inst_n_129,ip_complete_inst_n_130,ip_complete_inst_n_131,ip_complete_inst_n_132,ip_complete_inst_n_133}),
        .\m_ip_ttl_reg_reg[7] (udp_tx_ip_ttl),
        .\m_udp_length_reg_reg[8] (ip_complete_inst_n_43),
        .m_udp_payload_axis_tlast_int(\udp_ip_rx_inst/m_udp_payload_axis_tlast_int ),
        .m_udp_payload_axis_tvalid_reg_reg(ip_complete_inst_n_40),
        .\m_udp_source_port_reg_reg[7] ({ip_complete_inst_n_134,ip_complete_inst_n_135,ip_complete_inst_n_136,ip_complete_inst_n_137,ip_complete_inst_n_138,ip_complete_inst_n_139,ip_complete_inst_n_140,ip_complete_inst_n_141}),
        .match_cond_reg(match_cond_reg),
        .match_cond_reg0(match_cond_reg0),
        .match_cond_reg_reg(match_cond_reg_reg),
        .no_match_reg_reg(no_match_reg_reg),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .rx_udp_payload_axis_tready(rx_udp_payload_axis_tready),
        .s_ip_hdr_ready_reg_reg(ip_complete_inst_n_8),
        .s_ip_hdr_ready_reg_reg_0(ip_complete_inst_n_44),
        .s_ip_payload_axis_tready_reg_reg(ip_complete_inst_n_42),
        .s_select_udp(s_select_udp),
        .\state_reg_reg[0] (\state_reg_reg[0] ),
        .\state_reg_reg[1] (\state_reg_reg[1] ),
        .\state_reg_reg[2] (\state_reg_reg[2] ),
        .sync_reg(sync_reg),
        .temp_m_ip_payload_axis_tvalid_reg_reg(ip_arb_mux_inst_n_83),
        .temp_m_ip_payload_axis_tvalid_reg_reg_0(s_select_ip_reg_reg_0),
        .\temp_m_udp_payload_axis_tdata_reg_reg[7] (\temp_m_udp_payload_axis_tdata_reg_reg[7] ),
        .\temp_m_udp_payload_axis_tdata_reg_reg[7]_0 (\temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ),
        .temp_m_udp_payload_axis_tuser_reg_reg(ip_complete_inst_n_9),
        .tx_eth_hdr_ready(tx_eth_hdr_ready),
        .tx_udp_payload_axis_tvalid(tx_udp_payload_axis_tvalid),
        .udp_rx_ip_hdr_ready(udp_rx_ip_hdr_ready),
        .udp_rx_ip_payload_axis_tready(udp_rx_ip_payload_axis_tready),
        .udp_tx_ip_payload_axis_tlast(udp_tx_ip_payload_axis_tlast),
        .udp_tx_ip_payload_axis_tuser(udp_tx_ip_payload_axis_tuser),
        .udp_tx_ip_payload_axis_tvalid(udp_tx_ip_payload_axis_tvalid),
        .udp_tx_ip_protocol(udp_tx_ip_protocol));
endmodule

(* ORIG_REF_NAME = "udp_ip_rx" *) 
module design_1_axis_udp_ethernet_0_0_udp_ip_rx
   (s_ip_payload_axis_tready_reg_reg_0,
    rx_udp_hdr_valid,
    udp_rx_ip_hdr_ready,
    DIADI,
    p_0_in,
    WEA,
    match_cond,
    Q,
    match_cond_reg_reg,
    no_match_reg_reg,
    \FSM_sequential_state_reg_reg[1]_0 ,
    m_udp_hdr_valid_reg_reg_0,
    ip_rx_ip_payload_axis_tready,
    \m_ip_source_ip_reg_reg[31]_0 ,
    \m_udp_source_port_reg_reg[15]_0 ,
    sync_reg,
    m_udp_payload_axis_tvalid_reg_reg_0,
    m_udp_payload_axis_tlast_int,
    match_cond_reg,
    \temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ,
    match_cond_reg0,
    \temp_m_udp_payload_axis_tdata_reg_reg[7]_1 ,
    \m_udp_length_reg_reg[8]_0 ,
    \hdr_ptr_reg_reg[0]_0 ,
    \hdr_ptr_reg_reg[0]_1 ,
    s_ip_hdr_ready_reg_reg_0,
    \m_udp_source_port_reg_reg[7]_0 ,
    rx_udp_payload_axis_tready,
    s_ip_payload_axis_tready_reg_reg_1,
    m_udp_payload_axis_tvalid_reg_reg_1,
    s_ip_hdr_ready_reg_reg_1,
    temp_m_udp_payload_axis_tuser_reg_reg_0,
    \frame_ptr_reg_reg[0] ,
    s_select_udp,
    ip_rx_ip_hdr_valid,
    tx_eth_hdr_ready,
    temp_m_ip_payload_axis_tvalid_reg_reg,
    \m_ip_source_ip_reg_reg[31]_1 );
  output s_ip_payload_axis_tready_reg_reg_0;
  output rx_udp_hdr_valid;
  output udp_rx_ip_hdr_ready;
  output [9:0]DIADI;
  output p_0_in;
  output [0:0]WEA;
  output match_cond;
  output [15:0]Q;
  output match_cond_reg_reg;
  output no_match_reg_reg;
  output [1:0]\FSM_sequential_state_reg_reg[1]_0 ;
  output m_udp_hdr_valid_reg_reg_0;
  output ip_rx_ip_payload_axis_tready;
  output [31:0]\m_ip_source_ip_reg_reg[31]_0 ;
  output [15:0]\m_udp_source_port_reg_reg[15]_0 ;
  input [0:0]sync_reg;
  input m_udp_payload_axis_tvalid_reg_reg_0;
  input m_udp_payload_axis_tlast_int;
  input match_cond_reg;
  input [0:0]\temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ;
  input match_cond_reg0;
  input \temp_m_udp_payload_axis_tdata_reg_reg[7]_1 ;
  input \m_udp_length_reg_reg[8]_0 ;
  input \hdr_ptr_reg_reg[0]_0 ;
  input \hdr_ptr_reg_reg[0]_1 ;
  input s_ip_hdr_ready_reg_reg_0;
  input [7:0]\m_udp_source_port_reg_reg[7]_0 ;
  input rx_udp_payload_axis_tready;
  input s_ip_payload_axis_tready_reg_reg_1;
  input m_udp_payload_axis_tvalid_reg_reg_1;
  input s_ip_hdr_ready_reg_reg_1;
  input temp_m_udp_payload_axis_tuser_reg_reg_0;
  input \frame_ptr_reg_reg[0] ;
  input s_select_udp;
  input ip_rx_ip_hdr_valid;
  input tx_eth_hdr_ready;
  input temp_m_ip_payload_axis_tvalid_reg_reg;
  input [31:0]\m_ip_source_ip_reg_reg[31]_1 ;

  wire [9:0]DIADI;
  wire \FSM_sequential_state_reg[0]_i_2__0_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_4__0_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_5__0_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_2__0_n_0 ;
  wire [1:0]\FSM_sequential_state_reg_reg[1]_0 ;
  wire [15:0]Q;
  wire [0:0]WEA;
  wire \frame_ptr_reg[15]_i_5_n_0 ;
  wire \frame_ptr_reg[15]_i_6_n_0 ;
  wire \frame_ptr_reg[15]_i_7_n_0 ;
  wire \frame_ptr_reg[15]_i_8_n_0 ;
  wire \frame_ptr_reg_reg[0] ;
  wire [2:0]hdr_ptr_reg;
  wire \hdr_ptr_reg[0]_i_1_n_0 ;
  wire \hdr_ptr_reg[1]_i_1_n_0 ;
  wire \hdr_ptr_reg[2]_i_1_n_0 ;
  wire \hdr_ptr_reg_reg[0]_0 ;
  wire \hdr_ptr_reg_reg[0]_1 ;
  wire i__carry__0_i_1__4_n_0;
  wire i__carry__0_i_2__4_n_0;
  wire i__carry__0_i_3__4_n_0;
  wire i__carry__0_i_4__4_n_0;
  wire i__carry__1_i_1__3_n_0;
  wire i__carry__1_i_2__3_n_0;
  wire i__carry__1_i_3__3_n_0;
  wire i__carry__1_i_4__2_n_0;
  wire i__carry__2_i_1__2_n_0;
  wire i__carry__2_i_2__2_n_0;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_3__2_n_0;
  wire [15:2]in26;
  wire [15:1]in27;
  wire \ip_dest_ip_reg[31]_i_3_n_0 ;
  wire ip_rx_ip_hdr_valid;
  wire ip_rx_ip_payload_axis_tready;
  wire [7:0]last_word_data_reg;
  wire \last_word_data_reg[0]_i_1__2_n_0 ;
  wire \last_word_data_reg[1]_i_1__2_n_0 ;
  wire \last_word_data_reg[2]_i_1__2_n_0 ;
  wire \last_word_data_reg[3]_i_1__2_n_0 ;
  wire \last_word_data_reg[4]_i_1__2_n_0 ;
  wire \last_word_data_reg[5]_i_1__2_n_0 ;
  wire \last_word_data_reg[6]_i_1__2_n_0 ;
  wire \last_word_data_reg[7]_i_2__2_n_0 ;
  wire \last_word_data_reg[7]_i_3_n_0 ;
  wire \last_word_data_reg[7]_i_4_n_0 ;
  wire [31:0]\m_ip_source_ip_reg_reg[31]_0 ;
  wire [31:0]\m_ip_source_ip_reg_reg[31]_1 ;
  wire m_udp_hdr_valid_next;
  wire m_udp_hdr_valid_reg_i_2_n_0;
  wire m_udp_hdr_valid_reg_i_3_n_0;
  wire m_udp_hdr_valid_reg_i_4_n_0;
  wire m_udp_hdr_valid_reg_reg_0;
  wire \m_udp_length_reg_reg[8]_0 ;
  wire \m_udp_length_reg_reg_n_0_[0] ;
  wire \m_udp_length_reg_reg_n_0_[10] ;
  wire \m_udp_length_reg_reg_n_0_[11] ;
  wire \m_udp_length_reg_reg_n_0_[12] ;
  wire \m_udp_length_reg_reg_n_0_[13] ;
  wire \m_udp_length_reg_reg_n_0_[14] ;
  wire \m_udp_length_reg_reg_n_0_[15] ;
  wire \m_udp_length_reg_reg_n_0_[1] ;
  wire \m_udp_length_reg_reg_n_0_[2] ;
  wire \m_udp_length_reg_reg_n_0_[3] ;
  wire \m_udp_length_reg_reg_n_0_[4] ;
  wire \m_udp_length_reg_reg_n_0_[5] ;
  wire \m_udp_length_reg_reg_n_0_[6] ;
  wire \m_udp_length_reg_reg_n_0_[7] ;
  wire \m_udp_length_reg_reg_n_0_[8] ;
  wire \m_udp_length_reg_reg_n_0_[9] ;
  wire \m_udp_payload_axis_tdata_reg[0]_i_1_n_0 ;
  wire \m_udp_payload_axis_tdata_reg[1]_i_1_n_0 ;
  wire \m_udp_payload_axis_tdata_reg[2]_i_1_n_0 ;
  wire \m_udp_payload_axis_tdata_reg[3]_i_1_n_0 ;
  wire \m_udp_payload_axis_tdata_reg[4]_i_1_n_0 ;
  wire \m_udp_payload_axis_tdata_reg[5]_i_1_n_0 ;
  wire \m_udp_payload_axis_tdata_reg[6]_i_1_n_0 ;
  wire \m_udp_payload_axis_tdata_reg[7]_i_2_n_0 ;
  wire \m_udp_payload_axis_tdata_reg[7]_i_3_n_0 ;
  wire m_udp_payload_axis_tlast_int;
  wire m_udp_payload_axis_tlast_reg_i_1_n_0;
  wire m_udp_payload_axis_tready_int_early;
  wire m_udp_payload_axis_tready_int_reg;
  wire m_udp_payload_axis_tready_int_reg_i_4_n_0;
  wire m_udp_payload_axis_tready_int_reg_i_5_n_0;
  wire m_udp_payload_axis_tready_int_reg_i_6_n_0;
  wire m_udp_payload_axis_tuser_int;
  wire m_udp_payload_axis_tuser_reg;
  wire m_udp_payload_axis_tuser_reg_i_1_n_0;
  wire m_udp_payload_axis_tvalid_int;
  wire m_udp_payload_axis_tvalid_reg_i_1_n_0;
  wire m_udp_payload_axis_tvalid_reg_reg_0;
  wire m_udp_payload_axis_tvalid_reg_reg_1;
  wire \m_udp_source_port_reg[7]_i_1_n_0 ;
  wire [15:0]\m_udp_source_port_reg_reg[15]_0 ;
  wire [7:0]\m_udp_source_port_reg_reg[7]_0 ;
  wire match_cond;
  wire match_cond_reg;
  wire match_cond_reg0;
  wire match_cond_reg_reg;
  wire no_match_reg_reg;
  wire p_0_in;
  wire rx_udp_hdr_valid;
  wire rx_udp_payload_axis_tready;
  wire rx_udp_payload_axis_tvalid;
  wire s_ip_hdr_ready_next;
  wire s_ip_hdr_ready_reg_reg_0;
  wire s_ip_hdr_ready_reg_reg_1;
  wire s_ip_payload_axis_tready_next;
  wire s_ip_payload_axis_tready_reg_i_2__0_n_0;
  wire s_ip_payload_axis_tready_reg_reg_0;
  wire s_ip_payload_axis_tready_reg_reg_1;
  wire s_select_udp;
  wire [15:0]sel0;
  wire [1:0]state_next__0;
  wire store_ip_hdr;
  wire store_last_word;
  wire store_udp_dest_port_0;
  wire store_udp_dest_port_1;
  wire store_udp_length_0;
  wire store_udp_length_1;
  wire store_udp_source_port_1;
  wire [0:0]sync_reg;
  wire temp_m_ip_payload_axis_tvalid_reg_reg;
  wire [7:0]temp_m_udp_payload_axis_tdata_reg;
  wire \temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0 ;
  wire [0:0]\temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_udp_payload_axis_tdata_reg_reg[7]_1 ;
  wire temp_m_udp_payload_axis_tlast_reg;
  wire temp_m_udp_payload_axis_tuser_reg;
  wire temp_m_udp_payload_axis_tuser_reg_reg_0;
  wire temp_m_udp_payload_axis_tvalid_reg;
  wire temp_m_udp_payload_axis_tvalid_reg_i_1_n_0;
  wire tx_eth_hdr_ready;
  wire udp_rx_ip_hdr_ready;
  wire [15:0]word_count_next;
  wire word_count_next0_carry__0_i_1__1_n_0;
  wire word_count_next0_carry__0_i_2__1_n_0;
  wire word_count_next0_carry__0_i_3__1_n_0;
  wire word_count_next0_carry__0_i_4__1_n_0;
  wire word_count_next0_carry__0_n_0;
  wire word_count_next0_carry__0_n_1;
  wire word_count_next0_carry__0_n_2;
  wire word_count_next0_carry__0_n_3;
  wire word_count_next0_carry__1_i_1__1_n_0;
  wire word_count_next0_carry__1_i_2__1_n_0;
  wire word_count_next0_carry__1_i_3__1_n_0;
  wire word_count_next0_carry__1_i_4__1_n_0;
  wire word_count_next0_carry__1_n_0;
  wire word_count_next0_carry__1_n_1;
  wire word_count_next0_carry__1_n_2;
  wire word_count_next0_carry__1_n_3;
  wire word_count_next0_carry__2_i_1__1_n_0;
  wire word_count_next0_carry__2_i_2__1_n_0;
  wire word_count_next0_carry__2_i_3__1_n_0;
  wire word_count_next0_carry__2_n_2;
  wire word_count_next0_carry__2_n_3;
  wire word_count_next0_carry_i_1__1_n_0;
  wire word_count_next0_carry_i_2__1_n_0;
  wire word_count_next0_carry_i_3__0_n_0;
  wire word_count_next0_carry_i_4__0_n_0;
  wire word_count_next0_carry_n_0;
  wire word_count_next0_carry_n_1;
  wire word_count_next0_carry_n_2;
  wire word_count_next0_carry_n_3;
  wire \word_count_next0_inferred__0/i__carry__0_n_0 ;
  wire \word_count_next0_inferred__0/i__carry__0_n_1 ;
  wire \word_count_next0_inferred__0/i__carry__0_n_2 ;
  wire \word_count_next0_inferred__0/i__carry__0_n_3 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_0 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_1 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_2 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_3 ;
  wire \word_count_next0_inferred__0/i__carry__2_n_3 ;
  wire \word_count_next0_inferred__0/i__carry_n_0 ;
  wire \word_count_next0_inferred__0/i__carry_n_1 ;
  wire \word_count_next0_inferred__0/i__carry_n_2 ;
  wire \word_count_next0_inferred__0/i__carry_n_3 ;
  wire word_count_next_0;
  wire [3:2]NLW_word_count_next0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_word_count_next0_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000FFFFAA08)) 
    \FSM_sequential_state_reg[0]_i_1__1 
       (.I0(\FSM_sequential_state_reg[0]_i_2__0_n_0 ),
        .I1(s_ip_hdr_ready_reg_reg_1),
        .I2(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I4(store_last_word),
        .I5(\FSM_sequential_state_reg[0]_i_4__0_n_0 ),
        .O(state_next__0[0]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \FSM_sequential_state_reg[0]_i_2__0 
       (.I0(s_ip_payload_axis_tready_reg_reg_0),
        .I1(\hdr_ptr_reg_reg[0]_1 ),
        .I2(\hdr_ptr_reg_reg[0]_0 ),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I4(s_ip_hdr_ready_reg_reg_0),
        .O(\FSM_sequential_state_reg[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00800000000000)) 
    \FSM_sequential_state_reg[0]_i_4__0 
       (.I0(hdr_ptr_reg[2]),
        .I1(hdr_ptr_reg[1]),
        .I2(hdr_ptr_reg[0]),
        .I3(\FSM_sequential_state_reg[0]_i_5__0_n_0 ),
        .I4(s_ip_hdr_ready_reg_reg_0),
        .I5(\m_udp_length_reg_reg[8]_0 ),
        .O(\FSM_sequential_state_reg[0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state_reg[0]_i_5__0 
       (.I0(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .O(\FSM_sequential_state_reg[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AAEAAAAAAA)) 
    \FSM_sequential_state_reg[1]_i_1__1 
       (.I0(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I1(\FSM_sequential_state_reg[1]_i_2__0_n_0 ),
        .I2(hdr_ptr_reg[2]),
        .I3(\m_udp_length_reg_reg[8]_0 ),
        .I4(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I5(s_ip_hdr_ready_reg_reg_0),
        .O(state_next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state_reg[1]_i_2__0 
       (.I0(hdr_ptr_reg[0]),
        .I1(hdr_ptr_reg[1]),
        .O(\FSM_sequential_state_reg[1]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "STATE_READ_HEADER:01,STATE_READ_PAYLOAD:10,STATE_READ_PAYLOAD_LAST:11,STATE_WAIT_LAST:100,STATE_IDLE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg_reg[0] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(state_next__0[0]),
        .Q(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .R(sync_reg));
  (* FSM_ENCODED_STATES = "STATE_READ_HEADER:01,STATE_READ_PAYLOAD:10,STATE_READ_PAYLOAD_LAST:11,STATE_WAIT_LAST:100,STATE_IDLE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg_reg[1] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(state_next__0[1]),
        .Q(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \frame_ptr_reg[15]_i_4 
       (.I0(\frame_ptr_reg[15]_i_5_n_0 ),
        .I1(\frame_ptr_reg[15]_i_6_n_0 ),
        .I2(\frame_ptr_reg[15]_i_7_n_0 ),
        .I3(\frame_ptr_reg[15]_i_8_n_0 ),
        .I4(rx_udp_hdr_valid),
        .I5(\frame_ptr_reg_reg[0] ),
        .O(m_udp_hdr_valid_reg_reg_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \frame_ptr_reg[15]_i_5 
       (.I0(Q[13]),
        .I1(Q[8]),
        .I2(Q[4]),
        .I3(Q[14]),
        .O(\frame_ptr_reg[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \frame_ptr_reg[15]_i_6 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[1]),
        .I3(Q[15]),
        .O(\frame_ptr_reg[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \frame_ptr_reg[15]_i_7 
       (.I0(Q[9]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[12]),
        .O(\frame_ptr_reg[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \frame_ptr_reg[15]_i_8 
       (.I0(Q[7]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .O(\frame_ptr_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFAAAA40000000)) 
    \hdr_ptr_reg[0]_i_1 
       (.I0(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I1(\hdr_ptr_reg_reg[0]_0 ),
        .I2(\hdr_ptr_reg_reg[0]_1 ),
        .I3(s_ip_payload_axis_tready_reg_reg_0),
        .I4(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I5(hdr_ptr_reg[0]),
        .O(\hdr_ptr_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hDFCC2000)) 
    \hdr_ptr_reg[1]_i_1 
       (.I0(hdr_ptr_reg[0]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(\m_udp_length_reg_reg[8]_0 ),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I4(hdr_ptr_reg[1]),
        .O(\hdr_ptr_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF0F008000000)) 
    \hdr_ptr_reg[2]_i_1 
       (.I0(hdr_ptr_reg[0]),
        .I1(hdr_ptr_reg[1]),
        .I2(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I3(\m_udp_length_reg_reg[8]_0 ),
        .I4(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I5(hdr_ptr_reg[2]),
        .O(\hdr_ptr_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[0] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(\hdr_ptr_reg[0]_i_1_n_0 ),
        .Q(hdr_ptr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[1] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(\hdr_ptr_reg[1]_i_1_n_0 ),
        .Q(hdr_ptr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[2] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(\hdr_ptr_reg[2]_i_1_n_0 ),
        .Q(hdr_ptr_reg[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__4
       (.I0(\m_udp_length_reg_reg_n_0_[9] ),
        .O(i__carry__0_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__4
       (.I0(\m_udp_length_reg_reg_n_0_[8] ),
        .O(i__carry__0_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__4
       (.I0(\m_udp_length_reg_reg_n_0_[7] ),
        .O(i__carry__0_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__4
       (.I0(\m_udp_length_reg_reg_n_0_[6] ),
        .O(i__carry__0_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__3
       (.I0(\m_udp_length_reg_reg_n_0_[13] ),
        .O(i__carry__1_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__3
       (.I0(\m_udp_length_reg_reg_n_0_[12] ),
        .O(i__carry__1_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__3
       (.I0(\m_udp_length_reg_reg_n_0_[11] ),
        .O(i__carry__1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__2
       (.I0(\m_udp_length_reg_reg_n_0_[10] ),
        .O(i__carry__1_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__2
       (.I0(\m_udp_length_reg_reg_n_0_[15] ),
        .O(i__carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__2
       (.I0(\m_udp_length_reg_reg_n_0_[14] ),
        .O(i__carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__4
       (.I0(\m_udp_length_reg_reg_n_0_[5] ),
        .O(i__carry_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__3
       (.I0(\m_udp_length_reg_reg_n_0_[4] ),
        .O(i__carry_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__2
       (.I0(\m_udp_length_reg_reg_n_0_[3] ),
        .O(i__carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \ip_dest_ip_reg[31]_i_2 
       (.I0(\frame_ptr_reg[15]_i_5_n_0 ),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[1]),
        .I4(Q[15]),
        .I5(\ip_dest_ip_reg[31]_i_3_n_0 ),
        .O(match_cond));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ip_dest_ip_reg[31]_i_3 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[7]),
        .I4(\frame_ptr_reg[15]_i_7_n_0 ),
        .O(\ip_dest_ip_reg[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \last_word_data_reg[0]_i_1__2 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [0]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[0]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .O(\last_word_data_reg[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \last_word_data_reg[1]_i_1__2 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [1]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[1]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .O(\last_word_data_reg[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \last_word_data_reg[2]_i_1__2 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [2]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[2]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .O(\last_word_data_reg[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \last_word_data_reg[3]_i_1__2 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [3]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[3]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .O(\last_word_data_reg[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \last_word_data_reg[4]_i_1__2 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [4]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[4]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .O(\last_word_data_reg[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \last_word_data_reg[5]_i_1__2 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [5]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[5]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .O(\last_word_data_reg[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \last_word_data_reg[6]_i_1__2 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [6]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[6]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .O(\last_word_data_reg[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \last_word_data_reg[7]_i_1__1 
       (.I0(\last_word_data_reg[7]_i_3_n_0 ),
        .I1(\m_udp_length_reg_reg[8]_0 ),
        .I2(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I4(s_ip_hdr_ready_reg_reg_0),
        .O(store_last_word));
  LUT4 #(
    .INIT(16'hE200)) 
    \last_word_data_reg[7]_i_2__2 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [7]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[7]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .O(\last_word_data_reg[7]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \last_word_data_reg[7]_i_3 
       (.I0(\last_word_data_reg[7]_i_4_n_0 ),
        .I1(sel0[15]),
        .I2(sel0[12]),
        .I3(sel0[13]),
        .I4(sel0[6]),
        .I5(m_udp_payload_axis_tready_int_reg_i_5_n_0),
        .O(\last_word_data_reg[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \last_word_data_reg[7]_i_4 
       (.I0(sel0[5]),
        .I1(sel0[9]),
        .I2(sel0[4]),
        .I3(sel0[8]),
        .O(\last_word_data_reg[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[0] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[0]_i_1__2_n_0 ),
        .Q(last_word_data_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[1] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[1]_i_1__2_n_0 ),
        .Q(last_word_data_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[2] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[2]_i_1__2_n_0 ),
        .Q(last_word_data_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[3] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[3]_i_1__2_n_0 ),
        .Q(last_word_data_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[4] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[4]_i_1__2_n_0 ),
        .Q(last_word_data_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[5] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[5]_i_1__2_n_0 ),
        .Q(last_word_data_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[6] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[6]_i_1__2_n_0 ),
        .Q(last_word_data_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[7] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_last_word),
        .D(\last_word_data_reg[7]_i_2__2_n_0 ),
        .Q(last_word_data_reg[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000080)) 
    \m_ip_source_ip_reg[31]_i_1__0 
       (.I0(udp_rx_ip_hdr_ready),
        .I1(s_select_udp),
        .I2(ip_rx_ip_hdr_valid),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I4(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .O(store_ip_hdr));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[0] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [0]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[10] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [10]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[11] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [11]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[12] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [12]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[13] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [13]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[14] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [14]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[15] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [15]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[16] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [16]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[17] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [17]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[18] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [18]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[19] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [19]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[1] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [1]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[20] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [20]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[21] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [21]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[22] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [22]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[23] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [23]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[24] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [24]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[25] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [25]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[26] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [26]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[27] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [27]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[28] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [28]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[29] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [29]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[2] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [2]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[30] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [30]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[31] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [31]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[3] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [3]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[4] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [4]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[5] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [5]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[6] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [6]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[7] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [7]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[8] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [8]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[9] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_ip_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [9]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \m_udp_dest_port_reg[15]_i_1 
       (.I0(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(\m_udp_length_reg_reg[8]_0 ),
        .I3(hdr_ptr_reg[1]),
        .I4(hdr_ptr_reg[0]),
        .I5(hdr_ptr_reg[2]),
        .O(store_udp_dest_port_1));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \m_udp_dest_port_reg[7]_i_1 
       (.I0(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(\m_udp_length_reg_reg[8]_0 ),
        .I3(hdr_ptr_reg[0]),
        .I4(hdr_ptr_reg[1]),
        .I5(hdr_ptr_reg[2]),
        .O(store_udp_dest_port_0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[0] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[10] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [2]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[11] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [3]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[12] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [4]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[13] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [5]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[14] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [6]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[15] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [7]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[1] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[2] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[3] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[4] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[5] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[6] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[7] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[8] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [0]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_dest_port_reg_reg[9] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_dest_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [1]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
    m_udp_hdr_valid_reg_i_1
       (.I0(m_udp_hdr_valid_reg_i_2_n_0),
        .I1(hdr_ptr_reg[0]),
        .I2(hdr_ptr_reg[1]),
        .I3(hdr_ptr_reg[2]),
        .I4(m_udp_hdr_valid_reg_i_3_n_0),
        .I5(m_udp_hdr_valid_reg_i_4_n_0),
        .O(m_udp_hdr_valid_next));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    m_udp_hdr_valid_reg_i_2
       (.I0(s_ip_payload_axis_tready_reg_reg_0),
        .I1(\hdr_ptr_reg_reg[0]_1 ),
        .I2(\hdr_ptr_reg_reg[0]_0 ),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I4(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .O(m_udp_hdr_valid_reg_i_2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    m_udp_hdr_valid_reg_i_3
       (.I0(rx_udp_hdr_valid),
        .I1(match_cond),
        .I2(tx_eth_hdr_ready),
        .O(m_udp_hdr_valid_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    m_udp_hdr_valid_reg_i_4
       (.I0(\hdr_ptr_reg_reg[0]_0 ),
        .I1(\hdr_ptr_reg_reg[0]_1 ),
        .I2(s_ip_payload_axis_tready_reg_reg_0),
        .I3(s_ip_hdr_ready_reg_reg_0),
        .I4(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I5(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .O(m_udp_hdr_valid_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_udp_hdr_valid_reg_reg
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(m_udp_hdr_valid_next),
        .Q(rx_udp_hdr_valid),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \m_udp_length_reg[15]_i_1__0 
       (.I0(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(\m_udp_length_reg_reg[8]_0 ),
        .I3(hdr_ptr_reg[2]),
        .I4(hdr_ptr_reg[0]),
        .I5(hdr_ptr_reg[1]),
        .O(store_udp_length_1));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \m_udp_length_reg[7]_i_1 
       (.I0(hdr_ptr_reg[2]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I3(\m_udp_length_reg_reg[8]_0 ),
        .I4(hdr_ptr_reg[1]),
        .I5(hdr_ptr_reg[0]),
        .O(store_udp_length_0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[0] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [0]),
        .Q(\m_udp_length_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[10] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [2]),
        .Q(\m_udp_length_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[11] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [3]),
        .Q(\m_udp_length_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[12] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [4]),
        .Q(\m_udp_length_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[13] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [5]),
        .Q(\m_udp_length_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[14] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [6]),
        .Q(\m_udp_length_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[15] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [7]),
        .Q(\m_udp_length_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[1] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [1]),
        .Q(\m_udp_length_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[2] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [2]),
        .Q(\m_udp_length_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[3] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [3]),
        .Q(\m_udp_length_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[4] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [4]),
        .Q(\m_udp_length_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[5] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [5]),
        .Q(\m_udp_length_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[6] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [6]),
        .Q(\m_udp_length_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[7] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_0),
        .D(\m_udp_source_port_reg_reg[7]_0 [7]),
        .Q(\m_udp_length_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[8] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [0]),
        .Q(\m_udp_length_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_length_reg_reg[9] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_length_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [1]),
        .Q(\m_udp_length_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \m_udp_payload_axis_tdata_reg[0]_i_1 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [0]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[0]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I4(\m_udp_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I5(temp_m_udp_payload_axis_tdata_reg[0]),
        .O(\m_udp_payload_axis_tdata_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \m_udp_payload_axis_tdata_reg[1]_i_1 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [1]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[1]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I4(\m_udp_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I5(temp_m_udp_payload_axis_tdata_reg[1]),
        .O(\m_udp_payload_axis_tdata_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \m_udp_payload_axis_tdata_reg[2]_i_1 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [2]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[2]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I4(\m_udp_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I5(temp_m_udp_payload_axis_tdata_reg[2]),
        .O(\m_udp_payload_axis_tdata_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \m_udp_payload_axis_tdata_reg[3]_i_1 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [3]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[3]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I4(\m_udp_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I5(temp_m_udp_payload_axis_tdata_reg[3]),
        .O(\m_udp_payload_axis_tdata_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \m_udp_payload_axis_tdata_reg[4]_i_1 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [4]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[4]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I4(\m_udp_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I5(temp_m_udp_payload_axis_tdata_reg[4]),
        .O(\m_udp_payload_axis_tdata_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \m_udp_payload_axis_tdata_reg[5]_i_1 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [5]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[5]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I4(\m_udp_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I5(temp_m_udp_payload_axis_tdata_reg[5]),
        .O(\m_udp_payload_axis_tdata_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \m_udp_payload_axis_tdata_reg[6]_i_1 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [6]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[6]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I4(\m_udp_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I5(temp_m_udp_payload_axis_tdata_reg[6]),
        .O(\m_udp_payload_axis_tdata_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF7F5F3F0)) 
    \m_udp_payload_axis_tdata_reg[7]_i_1 
       (.I0(rx_udp_payload_axis_tvalid),
        .I1(\temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ),
        .I2(\temp_m_udp_payload_axis_tdata_reg_reg[7]_1 ),
        .I3(match_cond_reg),
        .I4(m_udp_payload_axis_tready_int_reg),
        .O(m_udp_payload_axis_tuser_reg));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \m_udp_payload_axis_tdata_reg[7]_i_2 
       (.I0(\m_udp_source_port_reg_reg[7]_0 [7]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(last_word_data_reg[7]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I4(\m_udp_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I5(temp_m_udp_payload_axis_tdata_reg[7]),
        .O(\m_udp_payload_axis_tdata_reg[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hA0A8AAAA)) 
    \m_udp_payload_axis_tdata_reg[7]_i_3 
       (.I0(m_udp_payload_axis_tready_int_reg),
        .I1(match_cond_reg),
        .I2(\temp_m_udp_payload_axis_tdata_reg_reg[7]_1 ),
        .I3(\temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ),
        .I4(rx_udp_payload_axis_tvalid),
        .O(\m_udp_payload_axis_tdata_reg[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_payload_axis_tdata_reg_reg[0] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(m_udp_payload_axis_tuser_reg),
        .D(\m_udp_payload_axis_tdata_reg[0]_i_1_n_0 ),
        .Q(DIADI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_payload_axis_tdata_reg_reg[1] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(m_udp_payload_axis_tuser_reg),
        .D(\m_udp_payload_axis_tdata_reg[1]_i_1_n_0 ),
        .Q(DIADI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_payload_axis_tdata_reg_reg[2] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(m_udp_payload_axis_tuser_reg),
        .D(\m_udp_payload_axis_tdata_reg[2]_i_1_n_0 ),
        .Q(DIADI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_payload_axis_tdata_reg_reg[3] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(m_udp_payload_axis_tuser_reg),
        .D(\m_udp_payload_axis_tdata_reg[3]_i_1_n_0 ),
        .Q(DIADI[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_payload_axis_tdata_reg_reg[4] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(m_udp_payload_axis_tuser_reg),
        .D(\m_udp_payload_axis_tdata_reg[4]_i_1_n_0 ),
        .Q(DIADI[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_payload_axis_tdata_reg_reg[5] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(m_udp_payload_axis_tuser_reg),
        .D(\m_udp_payload_axis_tdata_reg[5]_i_1_n_0 ),
        .Q(DIADI[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_payload_axis_tdata_reg_reg[6] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(m_udp_payload_axis_tuser_reg),
        .D(\m_udp_payload_axis_tdata_reg[6]_i_1_n_0 ),
        .Q(DIADI[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_payload_axis_tdata_reg_reg[7] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(m_udp_payload_axis_tuser_reg),
        .D(\m_udp_payload_axis_tdata_reg[7]_i_2_n_0 ),
        .Q(DIADI[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F80)) 
    m_udp_payload_axis_tlast_reg_i_1
       (.I0(s_ip_hdr_ready_reg_reg_0),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(\m_udp_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I3(temp_m_udp_payload_axis_tlast_reg),
        .O(m_udp_payload_axis_tlast_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_udp_payload_axis_tlast_reg_reg
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(m_udp_payload_axis_tuser_reg),
        .D(m_udp_payload_axis_tlast_reg_i_1_n_0),
        .Q(DIADI[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF15FFFFFF1515)) 
    m_udp_payload_axis_tready_int_reg_i_1
       (.I0(temp_m_udp_payload_axis_tvalid_reg),
        .I1(m_udp_payload_axis_tvalid_int),
        .I2(rx_udp_payload_axis_tvalid),
        .I3(\temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ),
        .I4(\temp_m_udp_payload_axis_tdata_reg_reg[7]_1 ),
        .I5(match_cond_reg),
        .O(m_udp_payload_axis_tready_int_early));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    m_udp_payload_axis_tready_int_reg_i_2
       (.I0(m_udp_payload_axis_tvalid_reg_reg_1),
        .I1(s_ip_hdr_ready_reg_reg_0),
        .I2(s_ip_payload_axis_tready_reg_reg_0),
        .I3(m_udp_payload_axis_tready_int_reg_i_4_n_0),
        .I4(m_udp_payload_axis_tready_int_reg_i_5_n_0),
        .O(m_udp_payload_axis_tvalid_int));
  LUT5 #(
    .INIT(32'h00000001)) 
    m_udp_payload_axis_tready_int_reg_i_4
       (.I0(sel0[6]),
        .I1(sel0[13]),
        .I2(sel0[12]),
        .I3(sel0[15]),
        .I4(\last_word_data_reg[7]_i_4_n_0 ),
        .O(m_udp_payload_axis_tready_int_reg_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    m_udp_payload_axis_tready_int_reg_i_5
       (.I0(sel0[10]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(m_udp_payload_axis_tready_int_reg_i_6_n_0),
        .O(m_udp_payload_axis_tready_int_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_udp_payload_axis_tready_int_reg_i_6
       (.I0(sel0[14]),
        .I1(sel0[7]),
        .I2(sel0[2]),
        .I3(sel0[11]),
        .O(m_udp_payload_axis_tready_int_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_udp_payload_axis_tready_int_reg_reg
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(m_udp_payload_axis_tready_int_early),
        .Q(m_udp_payload_axis_tready_int_reg),
        .R(sync_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    m_udp_payload_axis_tuser_reg_i_1
       (.I0(m_udp_payload_axis_tuser_int),
        .I1(\m_udp_payload_axis_tdata_reg[7]_i_3_n_0 ),
        .I2(temp_m_udp_payload_axis_tuser_reg),
        .O(m_udp_payload_axis_tuser_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_udp_payload_axis_tuser_reg_reg
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(m_udp_payload_axis_tuser_reg),
        .D(m_udp_payload_axis_tuser_reg_i_1_n_0),
        .Q(DIADI[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_udp_payload_axis_tvalid_reg_i_1
       (.I0(m_udp_payload_axis_tvalid_int),
        .I1(m_udp_payload_axis_tready_int_reg),
        .I2(temp_m_udp_payload_axis_tvalid_reg),
        .I3(m_udp_payload_axis_tuser_reg),
        .I4(rx_udp_payload_axis_tvalid),
        .O(m_udp_payload_axis_tvalid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_udp_payload_axis_tvalid_reg_reg
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(m_udp_payload_axis_tvalid_reg_i_1_n_0),
        .Q(rx_udp_payload_axis_tvalid),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \m_udp_source_port_reg[15]_i_1 
       (.I0(hdr_ptr_reg[1]),
        .I1(\m_udp_length_reg_reg[8]_0 ),
        .I2(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I4(hdr_ptr_reg[2]),
        .I5(hdr_ptr_reg[0]),
        .O(store_udp_source_port_1));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \m_udp_source_port_reg[7]_i_1 
       (.I0(hdr_ptr_reg[2]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I3(\m_udp_length_reg_reg[8]_0 ),
        .I4(hdr_ptr_reg[1]),
        .I5(hdr_ptr_reg[0]),
        .O(\m_udp_source_port_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[0] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\m_udp_source_port_reg[7]_i_1_n_0 ),
        .D(\m_udp_source_port_reg_reg[7]_0 [0]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[10] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_source_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [2]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[11] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_source_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [3]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[12] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_source_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [4]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[13] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_source_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [5]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[14] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_source_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [6]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[15] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_source_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [7]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[1] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\m_udp_source_port_reg[7]_i_1_n_0 ),
        .D(\m_udp_source_port_reg_reg[7]_0 [1]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[2] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\m_udp_source_port_reg[7]_i_1_n_0 ),
        .D(\m_udp_source_port_reg_reg[7]_0 [2]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[3] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\m_udp_source_port_reg[7]_i_1_n_0 ),
        .D(\m_udp_source_port_reg_reg[7]_0 [3]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[4] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\m_udp_source_port_reg[7]_i_1_n_0 ),
        .D(\m_udp_source_port_reg_reg[7]_0 [4]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[5] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\m_udp_source_port_reg[7]_i_1_n_0 ),
        .D(\m_udp_source_port_reg_reg[7]_0 [5]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[6] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\m_udp_source_port_reg[7]_i_1_n_0 ),
        .D(\m_udp_source_port_reg_reg[7]_0 [6]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[7] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\m_udp_source_port_reg[7]_i_1_n_0 ),
        .D(\m_udp_source_port_reg_reg[7]_0 [7]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[8] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_source_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [0]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_udp_source_port_reg_reg[9] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(store_udp_source_port_1),
        .D(\m_udp_source_port_reg_reg[7]_0 [1]),
        .Q(\m_udp_source_port_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    match_cond_reg_i_1
       (.I0(match_cond_reg),
        .I1(match_cond_reg0),
        .I2(match_cond),
        .I3(rx_udp_payload_axis_tvalid),
        .I4(sync_reg),
        .O(match_cond_reg_reg));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_4__0
       (.I0(rx_udp_payload_axis_tvalid),
        .I1(match_cond_reg),
        .O(WEA));
  LUT5 #(
    .INIT(32'h00002E00)) 
    no_match_reg_i_1
       (.I0(\temp_m_udp_payload_axis_tdata_reg_reg[7]_1 ),
        .I1(match_cond_reg0),
        .I2(match_cond),
        .I3(rx_udp_payload_axis_tvalid),
        .I4(sync_reg),
        .O(no_match_reg_reg));
  LUT6 #(
    .INIT(64'h5500F10100000101)) 
    s_ip_hdr_ready_reg_i_1__1
       (.I0(m_udp_hdr_valid_reg_i_3_n_0),
        .I1(s_ip_hdr_ready_reg_reg_1),
        .I2(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I3(s_ip_hdr_ready_reg_reg_0),
        .I4(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I5(\m_udp_length_reg_reg[8]_0 ),
        .O(s_ip_hdr_ready_next));
  FDRE #(
    .INIT(1'b0)) 
    s_ip_hdr_ready_reg_reg
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(s_ip_hdr_ready_next),
        .Q(udp_rx_ip_hdr_ready),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000AAE0)) 
    s_ip_payload_axis_tready_reg_i_1__0
       (.I0(m_udp_payload_axis_tready_int_early),
        .I1(s_ip_payload_axis_tready_reg_i_2__0_n_0),
        .I2(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I4(s_ip_payload_axis_tready_reg_reg_1),
        .I5(store_ip_hdr),
        .O(s_ip_payload_axis_tready_next));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    s_ip_payload_axis_tready_reg_i_2__0
       (.I0(hdr_ptr_reg[0]),
        .I1(hdr_ptr_reg[1]),
        .I2(hdr_ptr_reg[2]),
        .I3(s_ip_payload_axis_tready_reg_reg_0),
        .I4(\hdr_ptr_reg_reg[0]_1 ),
        .I5(\hdr_ptr_reg_reg[0]_0 ),
        .O(s_ip_payload_axis_tready_reg_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ip_payload_axis_tready_reg_reg
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(s_ip_payload_axis_tready_next),
        .Q(s_ip_payload_axis_tready_reg_reg_0),
        .R(sync_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    temp_m_ip_payload_axis_tvalid_reg_i_2
       (.I0(s_ip_payload_axis_tready_reg_reg_0),
        .I1(\hdr_ptr_reg_reg[0]_1 ),
        .I2(temp_m_ip_payload_axis_tvalid_reg_reg),
        .O(ip_rx_ip_payload_axis_tready));
  LUT5 #(
    .INIT(32'h31000000)) 
    \temp_m_udp_payload_axis_tdata_reg[7]_i_1 
       (.I0(match_cond_reg),
        .I1(\temp_m_udp_payload_axis_tdata_reg_reg[7]_1 ),
        .I2(\temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ),
        .I3(rx_udp_payload_axis_tvalid),
        .I4(m_udp_payload_axis_tready_int_reg),
        .O(\temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_udp_payload_axis_tdata_reg_reg[0] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0 ),
        .D(\last_word_data_reg[0]_i_1__2_n_0 ),
        .Q(temp_m_udp_payload_axis_tdata_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_udp_payload_axis_tdata_reg_reg[1] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0 ),
        .D(\last_word_data_reg[1]_i_1__2_n_0 ),
        .Q(temp_m_udp_payload_axis_tdata_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_udp_payload_axis_tdata_reg_reg[2] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0 ),
        .D(\last_word_data_reg[2]_i_1__2_n_0 ),
        .Q(temp_m_udp_payload_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_udp_payload_axis_tdata_reg_reg[3] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0 ),
        .D(\last_word_data_reg[3]_i_1__2_n_0 ),
        .Q(temp_m_udp_payload_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_udp_payload_axis_tdata_reg_reg[4] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0 ),
        .D(\last_word_data_reg[4]_i_1__2_n_0 ),
        .Q(temp_m_udp_payload_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_udp_payload_axis_tdata_reg_reg[5] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0 ),
        .D(\last_word_data_reg[5]_i_1__2_n_0 ),
        .Q(temp_m_udp_payload_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_udp_payload_axis_tdata_reg_reg[6] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0 ),
        .D(\last_word_data_reg[6]_i_1__2_n_0 ),
        .Q(temp_m_udp_payload_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_udp_payload_axis_tdata_reg_reg[7] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0 ),
        .D(\last_word_data_reg[7]_i_2__2_n_0 ),
        .Q(temp_m_udp_payload_axis_tdata_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_udp_payload_axis_tlast_reg_reg
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0 ),
        .D(m_udp_payload_axis_tlast_int),
        .Q(temp_m_udp_payload_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h888A888888888888)) 
    temp_m_udp_payload_axis_tuser_reg_i_1
       (.I0(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I1(temp_m_udp_payload_axis_tuser_reg_reg_0),
        .I2(\last_word_data_reg[7]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I4(s_ip_hdr_ready_reg_reg_0),
        .I5(\m_udp_length_reg_reg[8]_0 ),
        .O(m_udp_payload_axis_tuser_int));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_udp_payload_axis_tuser_reg_reg
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(\temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0 ),
        .D(m_udp_payload_axis_tuser_int),
        .Q(temp_m_udp_payload_axis_tuser_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5500000045405500)) 
    temp_m_udp_payload_axis_tvalid_reg_i_1
       (.I0(sync_reg),
        .I1(m_udp_payload_axis_tvalid_int),
        .I2(rx_udp_payload_axis_tvalid),
        .I3(temp_m_udp_payload_axis_tvalid_reg),
        .I4(m_udp_payload_axis_tready_int_reg),
        .I5(rx_udp_payload_axis_tready),
        .O(temp_m_udp_payload_axis_tvalid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_udp_payload_axis_tvalid_reg_reg
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(1'b1),
        .D(temp_m_udp_payload_axis_tvalid_reg_i_1_n_0),
        .Q(temp_m_udp_payload_axis_tvalid_reg),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry
       (.CI(1'b0),
        .CO({word_count_next0_carry_n_0,word_count_next0_carry_n_1,word_count_next0_carry_n_2,word_count_next0_carry_n_3}),
        .CYINIT(sel0[0]),
        .DI(sel0[4:1]),
        .O(in27[4:1]),
        .S({word_count_next0_carry_i_1__1_n_0,word_count_next0_carry_i_2__1_n_0,word_count_next0_carry_i_3__0_n_0,word_count_next0_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry__0
       (.CI(word_count_next0_carry_n_0),
        .CO({word_count_next0_carry__0_n_0,word_count_next0_carry__0_n_1,word_count_next0_carry__0_n_2,word_count_next0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[8:5]),
        .O(in27[8:5]),
        .S({word_count_next0_carry__0_i_1__1_n_0,word_count_next0_carry__0_i_2__1_n_0,word_count_next0_carry__0_i_3__1_n_0,word_count_next0_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_1__1
       (.I0(sel0[8]),
        .O(word_count_next0_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_2__1
       (.I0(sel0[7]),
        .O(word_count_next0_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_3__1
       (.I0(sel0[6]),
        .O(word_count_next0_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_4__1
       (.I0(sel0[5]),
        .O(word_count_next0_carry__0_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry__1
       (.CI(word_count_next0_carry__0_n_0),
        .CO({word_count_next0_carry__1_n_0,word_count_next0_carry__1_n_1,word_count_next0_carry__1_n_2,word_count_next0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[12:9]),
        .O(in27[12:9]),
        .S({word_count_next0_carry__1_i_1__1_n_0,word_count_next0_carry__1_i_2__1_n_0,word_count_next0_carry__1_i_3__1_n_0,word_count_next0_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_1__1
       (.I0(sel0[12]),
        .O(word_count_next0_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_2__1
       (.I0(sel0[11]),
        .O(word_count_next0_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_3__1
       (.I0(sel0[10]),
        .O(word_count_next0_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_4__1
       (.I0(sel0[9]),
        .O(word_count_next0_carry__1_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry__2
       (.CI(word_count_next0_carry__1_n_0),
        .CO({NLW_word_count_next0_carry__2_CO_UNCONNECTED[3:2],word_count_next0_carry__2_n_2,word_count_next0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sel0[14:13]}),
        .O({NLW_word_count_next0_carry__2_O_UNCONNECTED[3],in27[15:13]}),
        .S({1'b0,word_count_next0_carry__2_i_1__1_n_0,word_count_next0_carry__2_i_2__1_n_0,word_count_next0_carry__2_i_3__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__2_i_1__1
       (.I0(sel0[15]),
        .O(word_count_next0_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__2_i_2__1
       (.I0(sel0[14]),
        .O(word_count_next0_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__2_i_3__1
       (.I0(sel0[13]),
        .O(word_count_next0_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry_i_1__1
       (.I0(sel0[4]),
        .O(word_count_next0_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry_i_2__1
       (.I0(sel0[3]),
        .O(word_count_next0_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry_i_3__0
       (.I0(sel0[2]),
        .O(word_count_next0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry_i_4__0
       (.I0(sel0[1]),
        .O(word_count_next0_carry_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\word_count_next0_inferred__0/i__carry_n_0 ,\word_count_next0_inferred__0/i__carry_n_1 ,\word_count_next0_inferred__0/i__carry_n_2 ,\word_count_next0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_udp_length_reg_reg_n_0_[5] ,\m_udp_length_reg_reg_n_0_[4] ,\m_udp_length_reg_reg_n_0_[3] ,1'b0}),
        .O(in26[5:2]),
        .S({i__carry_i_1__4_n_0,i__carry_i_2__3_n_0,i__carry_i_3__2_n_0,\m_udp_length_reg_reg_n_0_[2] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry__0 
       (.CI(\word_count_next0_inferred__0/i__carry_n_0 ),
        .CO({\word_count_next0_inferred__0/i__carry__0_n_0 ,\word_count_next0_inferred__0/i__carry__0_n_1 ,\word_count_next0_inferred__0/i__carry__0_n_2 ,\word_count_next0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_udp_length_reg_reg_n_0_[9] ,\m_udp_length_reg_reg_n_0_[8] ,\m_udp_length_reg_reg_n_0_[7] ,\m_udp_length_reg_reg_n_0_[6] }),
        .O(in26[9:6]),
        .S({i__carry__0_i_1__4_n_0,i__carry__0_i_2__4_n_0,i__carry__0_i_3__4_n_0,i__carry__0_i_4__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry__1 
       (.CI(\word_count_next0_inferred__0/i__carry__0_n_0 ),
        .CO({\word_count_next0_inferred__0/i__carry__1_n_0 ,\word_count_next0_inferred__0/i__carry__1_n_1 ,\word_count_next0_inferred__0/i__carry__1_n_2 ,\word_count_next0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_udp_length_reg_reg_n_0_[13] ,\m_udp_length_reg_reg_n_0_[12] ,\m_udp_length_reg_reg_n_0_[11] ,\m_udp_length_reg_reg_n_0_[10] }),
        .O(in26[13:10]),
        .S({i__carry__1_i_1__3_n_0,i__carry__1_i_2__3_n_0,i__carry__1_i_3__3_n_0,i__carry__1_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry__2 
       (.CI(\word_count_next0_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED [3:1],\word_count_next0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m_udp_length_reg_reg_n_0_[14] }),
        .O({\NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED [3:2],in26[15:14]}),
        .S({1'b0,1'b0,i__carry__2_i_1__2_n_0,i__carry__2_i_2__2_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \word_count_reg[0]_i_1__0 
       (.I0(\m_udp_length_reg_reg_n_0_[0] ),
        .I1(sel0[0]),
        .I2(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .O(word_count_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[10]_i_1__1 
       (.I0(in27[10]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(in26[10]),
        .O(word_count_next[10]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[11]_i_1__1 
       (.I0(in27[11]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(in26[11]),
        .O(word_count_next[11]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[12]_i_1__1 
       (.I0(in27[12]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(in26[12]),
        .O(word_count_next[12]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[13]_i_1__1 
       (.I0(in27[13]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(in26[13]),
        .O(word_count_next[13]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[14]_i_1__1 
       (.I0(in27[14]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(in26[14]),
        .O(word_count_next[14]));
  LUT5 #(
    .INIT(32'h62222222)) 
    \word_count_reg[15]_i_1__1 
       (.I0(\FSM_sequential_state_reg_reg[1]_0 [0]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(\hdr_ptr_reg_reg[0]_0 ),
        .I3(\hdr_ptr_reg_reg[0]_1 ),
        .I4(s_ip_payload_axis_tready_reg_reg_0),
        .O(word_count_next_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[15]_i_2__1 
       (.I0(in27[15]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(in26[15]),
        .O(word_count_next[15]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[1]_i_1__1 
       (.I0(in27[1]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(\m_udp_length_reg_reg_n_0_[1] ),
        .O(word_count_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[2]_i_1__1 
       (.I0(in27[2]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(in26[2]),
        .O(word_count_next[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[3]_i_1__1 
       (.I0(in27[3]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(in26[3]),
        .O(word_count_next[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[4]_i_1__1 
       (.I0(in27[4]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(in26[4]),
        .O(word_count_next[4]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[5]_i_1__1 
       (.I0(in27[5]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(in26[5]),
        .O(word_count_next[5]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[6]_i_1__1 
       (.I0(in27[6]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(in26[6]),
        .O(word_count_next[6]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[7]_i_1__1 
       (.I0(in27[7]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(in26[7]),
        .O(word_count_next[7]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[8]_i_1__1 
       (.I0(in27[8]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(in26[8]),
        .O(word_count_next[8]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[9]_i_1__1 
       (.I0(in27[9]),
        .I1(\FSM_sequential_state_reg_reg[1]_0 [1]),
        .I2(in26[9]),
        .O(word_count_next[9]));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[0] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[0]),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[10] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[10]),
        .Q(sel0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[11] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[11]),
        .Q(sel0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[12] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[12]),
        .Q(sel0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[13] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[13]),
        .Q(sel0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[14] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[14]),
        .Q(sel0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[15] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[15]),
        .Q(sel0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[1] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[1]),
        .Q(sel0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[2] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[2]),
        .Q(sel0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[3] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[3]),
        .Q(sel0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[4] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[4]),
        .Q(sel0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[5] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[5]),
        .Q(sel0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[6] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[6]),
        .Q(sel0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[7] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[7]),
        .Q(sel0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[8] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[8]),
        .Q(sel0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[9] 
       (.C(m_udp_payload_axis_tvalid_reg_reg_0),
        .CE(word_count_next_0),
        .D(word_count_next[9]),
        .Q(sel0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr_reg[0]_i_1__2 
       (.I0(match_cond_reg),
        .I1(rx_udp_payload_axis_tvalid),
        .I2(\temp_m_udp_payload_axis_tdata_reg_reg[7]_0 ),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "udp_ip_tx" *) 
module design_1_axis_udp_ethernet_0_0_udp_ip_tx
   (out,
    tx_udp_payload_axis_tready,
    m_ip_payload_axis_tready_int_reg_reg_0,
    tx_udp_hdr_ready,
    udp_tx_ip_protocol,
    udp_tx_ip_payload_axis_tlast,
    udp_tx_ip_payload_axis_tuser,
    D,
    m_ip_payload_axis_tvalid_reg_reg_0,
    s_udp_payload_axis_tready_reg_reg_0,
    m_ip_hdr_valid_reg_reg_0,
    \m_ip_ttl_reg_reg[7]_0 ,
    \m_ip_source_ip_reg_reg[31]_0 ,
    \m_ip_dest_ip_reg_reg[31]_0 ,
    \m_ip_payload_axis_tdata_reg_reg[7]_0 ,
    sync_reg,
    m_ip_payload_axis_tvalid_reg_reg_1,
    E,
    \udp_length_reg_reg[15]_0 ,
    tx_udp_payload_axis_tvalid_1,
    DOBDO,
    temp_m_ip_payload_axis_tvalid_reg_reg_0,
    m_ip_payload_axis_tready_int_reg_0,
    grant_valid,
    m_ip_payload_axis_tuser_reg_reg_0,
    s_udp_hdr_ready_reg_reg_0,
    m_ip_hdr_valid_reg_reg_1,
    \state_reg_reg[0]_0 ,
    tx_udp_hdr_valid,
    \udp_source_port_reg_reg[15]_0 ,
    \m_ip_ttl_reg_reg[7]_1 ,
    \m_ip_source_ip_reg_reg[31]_1 ,
    \m_ip_dest_ip_reg_reg[31]_1 ,
    \udp_dest_port_reg_reg[15]_0 ,
    \udp_checksum_reg_reg[15]_0 );
  output [2:0]out;
  output tx_udp_payload_axis_tready;
  output m_ip_payload_axis_tready_int_reg_reg_0;
  output tx_udp_hdr_ready;
  output [0:0]udp_tx_ip_protocol;
  output udp_tx_ip_payload_axis_tlast;
  output udp_tx_ip_payload_axis_tuser;
  output [15:0]D;
  output m_ip_payload_axis_tvalid_reg_reg_0;
  output s_udp_payload_axis_tready_reg_reg_0;
  output m_ip_hdr_valid_reg_reg_0;
  output [1:0]\m_ip_ttl_reg_reg[7]_0 ;
  output [11:0]\m_ip_source_ip_reg_reg[31]_0 ;
  output [31:0]\m_ip_dest_ip_reg_reg[31]_0 ;
  output [7:0]\m_ip_payload_axis_tdata_reg_reg[7]_0 ;
  input [0:0]sync_reg;
  input m_ip_payload_axis_tvalid_reg_reg_1;
  input [0:0]E;
  input [15:0]\udp_length_reg_reg[15]_0 ;
  input tx_udp_payload_axis_tvalid_1;
  input [9:0]DOBDO;
  input temp_m_ip_payload_axis_tvalid_reg_reg_0;
  input m_ip_payload_axis_tready_int_reg_0;
  input grant_valid;
  input m_ip_payload_axis_tuser_reg_reg_0;
  input s_udp_hdr_ready_reg_reg_0;
  input m_ip_hdr_valid_reg_reg_1;
  input \state_reg_reg[0]_0 ;
  input tx_udp_hdr_valid;
  input [15:0]\udp_source_port_reg_reg[15]_0 ;
  input [1:0]\m_ip_ttl_reg_reg[7]_1 ;
  input [11:0]\m_ip_source_ip_reg_reg[31]_1 ;
  input [31:0]\m_ip_dest_ip_reg_reg[31]_1 ;
  input [15:0]\udp_dest_port_reg_reg[15]_0 ;
  input [15:0]\udp_checksum_reg_reg[15]_0 ;

  wire [15:0]D;
  wire [9:0]DOBDO;
  wire [0:0]E;
  wire [7:0]data0;
  wire [7:0]data2;
  wire [7:0]data4;
  wire [7:0]data6;
  wire grant_valid;
  wire \hdr_ptr_reg[0]_i_1_n_0 ;
  wire \hdr_ptr_reg[1]_i_1_n_0 ;
  wire \hdr_ptr_reg[2]_i_1_n_0 ;
  wire \hdr_ptr_reg[2]_i_2_n_0 ;
  wire \hdr_ptr_reg_reg_n_0_[0] ;
  wire \hdr_ptr_reg_reg_n_0_[1] ;
  wire \hdr_ptr_reg_reg_n_0_[2] ;
  wire i__carry__0_i_1__5_n_0;
  wire i__carry__0_i_2__5_n_0;
  wire i__carry__0_i_3__5_n_0;
  wire i__carry__0_i_4__5_n_0;
  wire i__carry__1_i_1__4_n_0;
  wire i__carry__1_i_2__4_n_0;
  wire i__carry__1_i_3__4_n_0;
  wire i__carry__1_i_4__3_n_0;
  wire i__carry__2_i_1__3_n_0;
  wire i__carry__2_i_2__3_n_0;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_3__3_n_0;
  wire \last_word_data_reg[0]_i_1__1_n_0 ;
  wire \last_word_data_reg[0]_i_2_n_0 ;
  wire \last_word_data_reg[0]_i_4__0_n_0 ;
  wire \last_word_data_reg[0]_i_5_n_0 ;
  wire \last_word_data_reg[1]_i_1__1_n_0 ;
  wire \last_word_data_reg[1]_i_2_n_0 ;
  wire \last_word_data_reg[1]_i_4_n_0 ;
  wire \last_word_data_reg[1]_i_5__0_n_0 ;
  wire \last_word_data_reg[2]_i_1__1_n_0 ;
  wire \last_word_data_reg[2]_i_2__0_n_0 ;
  wire \last_word_data_reg[2]_i_4__0_n_0 ;
  wire \last_word_data_reg[2]_i_5__0_n_0 ;
  wire \last_word_data_reg[3]_i_1__1_n_0 ;
  wire \last_word_data_reg[3]_i_2_n_0 ;
  wire \last_word_data_reg[3]_i_4_n_0 ;
  wire \last_word_data_reg[3]_i_5__0_n_0 ;
  wire \last_word_data_reg[4]_i_1__1_n_0 ;
  wire \last_word_data_reg[4]_i_2_n_0 ;
  wire \last_word_data_reg[4]_i_4_n_0 ;
  wire \last_word_data_reg[4]_i_5__0_n_0 ;
  wire \last_word_data_reg[5]_i_1__1_n_0 ;
  wire \last_word_data_reg[5]_i_2_n_0 ;
  wire \last_word_data_reg[5]_i_4_n_0 ;
  wire \last_word_data_reg[5]_i_5__0_n_0 ;
  wire \last_word_data_reg[6]_i_1__1_n_0 ;
  wire \last_word_data_reg[6]_i_2__0_n_0 ;
  wire \last_word_data_reg[6]_i_4__0_n_0 ;
  wire \last_word_data_reg[6]_i_5__0_n_0 ;
  wire \last_word_data_reg[7]_i_10_n_0 ;
  wire \last_word_data_reg[7]_i_11_n_0 ;
  wire \last_word_data_reg[7]_i_1__2_n_0 ;
  wire \last_word_data_reg[7]_i_2__1_n_0 ;
  wire \last_word_data_reg[7]_i_3__0_n_0 ;
  wire \last_word_data_reg[7]_i_4__0_n_0 ;
  wire \last_word_data_reg[7]_i_5__0_n_0 ;
  wire \last_word_data_reg[7]_i_6__0_n_0 ;
  wire \last_word_data_reg[7]_i_7__0_n_0 ;
  wire \last_word_data_reg[7]_i_9__0_n_0 ;
  wire \last_word_data_reg_reg[0]_i_3_n_0 ;
  wire \last_word_data_reg_reg[1]_i_3_n_0 ;
  wire \last_word_data_reg_reg[2]_i_3_n_0 ;
  wire \last_word_data_reg_reg[3]_i_3_n_0 ;
  wire \last_word_data_reg_reg[4]_i_3_n_0 ;
  wire \last_word_data_reg_reg[5]_i_3_n_0 ;
  wire \last_word_data_reg_reg[6]_i_3_n_0 ;
  wire \last_word_data_reg_reg[7]_i_8_n_0 ;
  wire \last_word_data_reg_reg_n_0_[0] ;
  wire \last_word_data_reg_reg_n_0_[1] ;
  wire \last_word_data_reg_reg_n_0_[2] ;
  wire \last_word_data_reg_reg_n_0_[3] ;
  wire \last_word_data_reg_reg_n_0_[4] ;
  wire \last_word_data_reg_reg_n_0_[5] ;
  wire \last_word_data_reg_reg_n_0_[6] ;
  wire \last_word_data_reg_reg_n_0_[7] ;
  wire [31:0]\m_ip_dest_ip_reg_reg[31]_0 ;
  wire [31:0]\m_ip_dest_ip_reg_reg[31]_1 ;
  wire m_ip_hdr_valid_next;
  wire m_ip_hdr_valid_reg_reg_0;
  wire m_ip_hdr_valid_reg_reg_1;
  wire \m_ip_length_reg[4]_i_2_n_0 ;
  wire \m_ip_length_reg[4]_i_3_n_0 ;
  wire \m_ip_length_reg_reg[12]_i_1_n_0 ;
  wire \m_ip_length_reg_reg[12]_i_1_n_1 ;
  wire \m_ip_length_reg_reg[12]_i_1_n_2 ;
  wire \m_ip_length_reg_reg[12]_i_1_n_3 ;
  wire \m_ip_length_reg_reg[12]_i_1_n_4 ;
  wire \m_ip_length_reg_reg[12]_i_1_n_5 ;
  wire \m_ip_length_reg_reg[12]_i_1_n_6 ;
  wire \m_ip_length_reg_reg[12]_i_1_n_7 ;
  wire \m_ip_length_reg_reg[15]_i_1_n_2 ;
  wire \m_ip_length_reg_reg[15]_i_1_n_3 ;
  wire \m_ip_length_reg_reg[15]_i_1_n_5 ;
  wire \m_ip_length_reg_reg[15]_i_1_n_6 ;
  wire \m_ip_length_reg_reg[15]_i_1_n_7 ;
  wire \m_ip_length_reg_reg[4]_i_1_n_0 ;
  wire \m_ip_length_reg_reg[4]_i_1_n_1 ;
  wire \m_ip_length_reg_reg[4]_i_1_n_2 ;
  wire \m_ip_length_reg_reg[4]_i_1_n_3 ;
  wire \m_ip_length_reg_reg[4]_i_1_n_4 ;
  wire \m_ip_length_reg_reg[4]_i_1_n_5 ;
  wire \m_ip_length_reg_reg[4]_i_1_n_6 ;
  wire \m_ip_length_reg_reg[4]_i_1_n_7 ;
  wire \m_ip_length_reg_reg[8]_i_1_n_0 ;
  wire \m_ip_length_reg_reg[8]_i_1_n_1 ;
  wire \m_ip_length_reg_reg[8]_i_1_n_2 ;
  wire \m_ip_length_reg_reg[8]_i_1_n_3 ;
  wire \m_ip_length_reg_reg[8]_i_1_n_4 ;
  wire \m_ip_length_reg_reg[8]_i_1_n_5 ;
  wire \m_ip_length_reg_reg[8]_i_1_n_6 ;
  wire \m_ip_length_reg_reg[8]_i_1_n_7 ;
  wire \m_ip_payload_axis_tdata_reg[0]_i_1__1_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[1]_i_1__1_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[2]_i_1__1_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[3]_i_1__1_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[4]_i_1__1_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[5]_i_1__1_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[6]_i_1__1_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ;
  wire \m_ip_payload_axis_tdata_reg[7]_i_2__1_n_0 ;
  wire [7:0]\m_ip_payload_axis_tdata_reg_reg[7]_0 ;
  wire m_ip_payload_axis_tlast_int;
  wire m_ip_payload_axis_tlast_reg_i_1__1_n_0;
  wire m_ip_payload_axis_tlast_reg_i_2_n_0;
  wire m_ip_payload_axis_tready_int_early;
  wire m_ip_payload_axis_tready_int_reg_0;
  wire m_ip_payload_axis_tready_int_reg_reg_0;
  wire m_ip_payload_axis_tuser_int;
  wire m_ip_payload_axis_tuser_reg_i_1__0_n_0;
  wire m_ip_payload_axis_tuser_reg_reg_0;
  wire m_ip_payload_axis_tvalid_reg_i_1__1_n_0;
  wire m_ip_payload_axis_tvalid_reg_reg_0;
  wire m_ip_payload_axis_tvalid_reg_reg_1;
  wire [11:0]\m_ip_source_ip_reg_reg[31]_0 ;
  wire [11:0]\m_ip_source_ip_reg_reg[31]_1 ;
  wire [1:0]\m_ip_ttl_reg_reg[7]_0 ;
  wire [1:0]\m_ip_ttl_reg_reg[7]_1 ;
  wire s_udp_hdr_ready_next;
  wire s_udp_hdr_ready_reg_reg_0;
  wire s_udp_payload_axis_tready_next;
  wire s_udp_payload_axis_tready_reg_i_2_n_0;
  wire s_udp_payload_axis_tready_reg_i_3_n_0;
  wire s_udp_payload_axis_tready_reg_i_5_n_0;
  wire s_udp_payload_axis_tready_reg_i_6_n_0;
  wire s_udp_payload_axis_tready_reg_i_7_n_0;
  wire s_udp_payload_axis_tready_reg_i_8_n_0;
  wire s_udp_payload_axis_tready_reg_reg_0;
  wire [15:0]sel0__0;
  wire [2:0]state_next__0;
  (* MARK_DEBUG *) wire [2:0]state_reg;
  wire \state_reg[0]_i_3_n_0 ;
  wire \state_reg[1]_i_2_n_0 ;
  (* MARK_DEBUG *) wire [2:0]state_reg__0;
  wire \state_reg_reg[0]_0 ;
  wire store_udp_hdr;
  wire [0:0]sync_reg;
  wire [7:0]temp_m_ip_payload_axis_tdata_reg;
  wire temp_m_ip_payload_axis_tlast_reg;
  wire temp_m_ip_payload_axis_tuser_reg;
  wire temp_m_ip_payload_axis_tuser_reg_i_2__0_n_0;
  wire temp_m_ip_payload_axis_tuser_reg_i_3__0_n_0;
  wire temp_m_ip_payload_axis_tvalid_reg;
  wire temp_m_ip_payload_axis_tvalid_reg_i_1__1_n_0;
  wire temp_m_ip_payload_axis_tvalid_reg_reg_0;
  wire tx_udp_hdr_ready;
  wire tx_udp_hdr_valid;
  wire tx_udp_payload_axis_tready;
  wire tx_udp_payload_axis_tvalid_1;
  wire [15:0]\udp_checksum_reg_reg[15]_0 ;
  wire \udp_checksum_reg_reg_n_0_[0] ;
  wire \udp_checksum_reg_reg_n_0_[1] ;
  wire \udp_checksum_reg_reg_n_0_[2] ;
  wire \udp_checksum_reg_reg_n_0_[3] ;
  wire \udp_checksum_reg_reg_n_0_[4] ;
  wire \udp_checksum_reg_reg_n_0_[5] ;
  wire \udp_checksum_reg_reg_n_0_[6] ;
  wire \udp_checksum_reg_reg_n_0_[7] ;
  wire [15:0]\udp_dest_port_reg_reg[15]_0 ;
  wire \udp_dest_port_reg_reg_n_0_[0] ;
  wire \udp_dest_port_reg_reg_n_0_[1] ;
  wire \udp_dest_port_reg_reg_n_0_[2] ;
  wire \udp_dest_port_reg_reg_n_0_[3] ;
  wire \udp_dest_port_reg_reg_n_0_[4] ;
  wire \udp_dest_port_reg_reg_n_0_[5] ;
  wire \udp_dest_port_reg_reg_n_0_[6] ;
  wire \udp_dest_port_reg_reg_n_0_[7] ;
  wire [15:0]\udp_length_reg_reg[15]_0 ;
  wire \udp_length_reg_reg_n_0_[1] ;
  wire \udp_length_reg_reg_n_0_[2] ;
  wire \udp_length_reg_reg_n_0_[3] ;
  wire \udp_length_reg_reg_n_0_[4] ;
  wire \udp_length_reg_reg_n_0_[5] ;
  wire \udp_length_reg_reg_n_0_[6] ;
  wire \udp_length_reg_reg_n_0_[7] ;
  wire [15:0]\udp_source_port_reg_reg[15]_0 ;
  wire \udp_source_port_reg_reg_n_0_[0] ;
  wire \udp_source_port_reg_reg_n_0_[1] ;
  wire \udp_source_port_reg_reg_n_0_[2] ;
  wire \udp_source_port_reg_reg_n_0_[3] ;
  wire \udp_source_port_reg_reg_n_0_[4] ;
  wire \udp_source_port_reg_reg_n_0_[5] ;
  wire \udp_source_port_reg_reg_n_0_[6] ;
  wire \udp_source_port_reg_reg_n_0_[7] ;
  wire udp_tx_ip_hdr_valid;
  wire udp_tx_ip_payload_axis_tlast;
  wire udp_tx_ip_payload_axis_tuser;
  wire [0:0]udp_tx_ip_protocol;
  wire [15:1]word_count_next0;
  wire [15:2]word_count_next00_in;
  wire word_count_next0_carry__0_i_1__2_n_0;
  wire word_count_next0_carry__0_i_2__2_n_0;
  wire word_count_next0_carry__0_i_3__2_n_0;
  wire word_count_next0_carry__0_i_4__2_n_0;
  wire word_count_next0_carry__0_n_0;
  wire word_count_next0_carry__0_n_1;
  wire word_count_next0_carry__0_n_2;
  wire word_count_next0_carry__0_n_3;
  wire word_count_next0_carry__1_i_1__2_n_0;
  wire word_count_next0_carry__1_i_2__2_n_0;
  wire word_count_next0_carry__1_i_3__2_n_0;
  wire word_count_next0_carry__1_i_4__2_n_0;
  wire word_count_next0_carry__1_n_0;
  wire word_count_next0_carry__1_n_1;
  wire word_count_next0_carry__1_n_2;
  wire word_count_next0_carry__1_n_3;
  wire word_count_next0_carry__2_i_1__2_n_0;
  wire word_count_next0_carry__2_i_2__2_n_0;
  wire word_count_next0_carry__2_i_3__2_n_0;
  wire word_count_next0_carry__2_n_2;
  wire word_count_next0_carry__2_n_3;
  wire word_count_next0_carry_i_1__2_n_0;
  wire word_count_next0_carry_i_2__2_n_0;
  wire word_count_next0_carry_i_3__1_n_0;
  wire word_count_next0_carry_i_4__1_n_0;
  wire word_count_next0_carry_n_0;
  wire word_count_next0_carry_n_1;
  wire word_count_next0_carry_n_2;
  wire word_count_next0_carry_n_3;
  wire \word_count_next0_inferred__0/i__carry__0_n_0 ;
  wire \word_count_next0_inferred__0/i__carry__0_n_1 ;
  wire \word_count_next0_inferred__0/i__carry__0_n_2 ;
  wire \word_count_next0_inferred__0/i__carry__0_n_3 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_0 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_1 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_2 ;
  wire \word_count_next0_inferred__0/i__carry__1_n_3 ;
  wire \word_count_next0_inferred__0/i__carry__2_n_3 ;
  wire \word_count_next0_inferred__0/i__carry_n_0 ;
  wire \word_count_next0_inferred__0/i__carry_n_1 ;
  wire \word_count_next0_inferred__0/i__carry_n_2 ;
  wire \word_count_next0_inferred__0/i__carry_n_3 ;
  wire \word_count_reg[0]_i_1__1_n_0 ;
  wire \word_count_reg[10]_i_1__2_n_0 ;
  wire \word_count_reg[11]_i_1__2_n_0 ;
  wire \word_count_reg[12]_i_1__2_n_0 ;
  wire \word_count_reg[13]_i_1__2_n_0 ;
  wire \word_count_reg[14]_i_1__2_n_0 ;
  wire \word_count_reg[15]_i_1__2_n_0 ;
  wire \word_count_reg[15]_i_2__2_n_0 ;
  wire \word_count_reg[1]_i_1__2_n_0 ;
  wire \word_count_reg[2]_i_1__2_n_0 ;
  wire \word_count_reg[3]_i_1__2_n_0 ;
  wire \word_count_reg[4]_i_1__2_n_0 ;
  wire \word_count_reg[5]_i_1__2_n_0 ;
  wire \word_count_reg[6]_i_1__2_n_0 ;
  wire \word_count_reg[7]_i_1__2_n_0 ;
  wire \word_count_reg[8]_i_1__2_n_0 ;
  wire \word_count_reg[9]_i_1__2_n_0 ;
  wire [3:2]\NLW_m_ip_length_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_ip_length_reg_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_word_count_next0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_word_count_next0_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED ;

  assign out[2:0] = state_reg;
  LUT5 #(
    .INIT(32'h3FFFAAAA)) 
    grant_valid_reg_i_1
       (.I0(udp_tx_ip_hdr_valid),
        .I1(m_ip_payload_axis_tvalid_reg_reg_0),
        .I2(m_ip_payload_axis_tready_int_reg_0),
        .I3(udp_tx_ip_payload_axis_tlast),
        .I4(grant_valid),
        .O(m_ip_hdr_valid_reg_reg_0));
  LUT6 #(
    .INIT(64'h0FFF8F0FF0008000)) 
    \hdr_ptr_reg[0]_i_1 
       (.I0(tx_udp_hdr_ready),
        .I1(tx_udp_hdr_valid),
        .I2(\hdr_ptr_reg[2]_i_2_n_0 ),
        .I3(m_ip_payload_axis_tready_int_reg_reg_0),
        .I4(state_reg[0]),
        .I5(\hdr_ptr_reg_reg_n_0_[0] ),
        .O(\hdr_ptr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFCFC02000000)) 
    \hdr_ptr_reg[1]_i_1 
       (.I0(\hdr_ptr_reg_reg_n_0_[0] ),
        .I1(state_reg[1]),
        .I2(state_reg[2]),
        .I3(m_ip_payload_axis_tready_int_reg_reg_0),
        .I4(state_reg[0]),
        .I5(\hdr_ptr_reg_reg_n_0_[1] ),
        .O(\hdr_ptr_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF0F0F80000000)) 
    \hdr_ptr_reg[2]_i_1 
       (.I0(\hdr_ptr_reg_reg_n_0_[0] ),
        .I1(\hdr_ptr_reg_reg_n_0_[1] ),
        .I2(\hdr_ptr_reg[2]_i_2_n_0 ),
        .I3(m_ip_payload_axis_tready_int_reg_reg_0),
        .I4(state_reg[0]),
        .I5(\hdr_ptr_reg_reg_n_0_[2] ),
        .O(\hdr_ptr_reg[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \hdr_ptr_reg[2]_i_2 
       (.I0(state_reg[2]),
        .I1(state_reg[1]),
        .O(\hdr_ptr_reg[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[0] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(\hdr_ptr_reg[0]_i_1_n_0 ),
        .Q(\hdr_ptr_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[1] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(\hdr_ptr_reg[1]_i_1_n_0 ),
        .Q(\hdr_ptr_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdr_ptr_reg_reg[2] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(\hdr_ptr_reg[2]_i_1_n_0 ),
        .Q(\hdr_ptr_reg_reg_n_0_[2] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__5
       (.I0(data4[1]),
        .O(i__carry__0_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__5
       (.I0(data4[0]),
        .O(i__carry__0_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__5
       (.I0(\udp_length_reg_reg_n_0_[7] ),
        .O(i__carry__0_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__5
       (.I0(\udp_length_reg_reg_n_0_[6] ),
        .O(i__carry__0_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__4
       (.I0(data4[5]),
        .O(i__carry__1_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__4
       (.I0(data4[4]),
        .O(i__carry__1_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__4
       (.I0(data4[3]),
        .O(i__carry__1_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__3
       (.I0(data4[2]),
        .O(i__carry__1_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__3
       (.I0(data4[7]),
        .O(i__carry__2_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__3
       (.I0(data4[6]),
        .O(i__carry__2_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__5
       (.I0(\udp_length_reg_reg_n_0_[5] ),
        .O(i__carry_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__4
       (.I0(\udp_length_reg_reg_n_0_[4] ),
        .O(i__carry_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__3
       (.I0(\udp_length_reg_reg_n_0_[3] ),
        .O(i__carry_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h0D0D0D0101010D01)) 
    \last_word_data_reg[0]_i_1__1 
       (.I0(\last_word_data_reg[0]_i_2_n_0 ),
        .I1(state_reg[1]),
        .I2(state_reg[2]),
        .I3(DOBDO[0]),
        .I4(state_reg[0]),
        .I5(\last_word_data_reg_reg_n_0_[0] ),
        .O(\last_word_data_reg[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h47777777FFFFFFFF)) 
    \last_word_data_reg[0]_i_2 
       (.I0(\last_word_data_reg_reg[0]_i_3_n_0 ),
        .I1(state_reg[0]),
        .I2(tx_udp_hdr_ready),
        .I3(tx_udp_hdr_valid),
        .I4(\udp_source_port_reg_reg[15]_0 [8]),
        .I5(m_ip_payload_axis_tready_int_reg_reg_0),
        .O(\last_word_data_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[0]_i_4__0 
       (.I0(\udp_dest_port_reg_reg_n_0_[0] ),
        .I1(data2[0]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_source_port_reg_reg_n_0_[0] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data0[0]),
        .O(\last_word_data_reg[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[0]_i_5 
       (.I0(\udp_checksum_reg_reg_n_0_[0] ),
        .I1(data6[0]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(D[0]),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data4[0]),
        .O(\last_word_data_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0101010D01)) 
    \last_word_data_reg[1]_i_1__1 
       (.I0(\last_word_data_reg[1]_i_2_n_0 ),
        .I1(state_reg[1]),
        .I2(state_reg[2]),
        .I3(DOBDO[1]),
        .I4(state_reg[0]),
        .I5(\last_word_data_reg_reg_n_0_[1] ),
        .O(\last_word_data_reg[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h47777777FFFFFFFF)) 
    \last_word_data_reg[1]_i_2 
       (.I0(\last_word_data_reg_reg[1]_i_3_n_0 ),
        .I1(state_reg[0]),
        .I2(tx_udp_hdr_ready),
        .I3(tx_udp_hdr_valid),
        .I4(\udp_source_port_reg_reg[15]_0 [9]),
        .I5(m_ip_payload_axis_tready_int_reg_reg_0),
        .O(\last_word_data_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[1]_i_4 
       (.I0(\udp_dest_port_reg_reg_n_0_[1] ),
        .I1(data2[1]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_source_port_reg_reg_n_0_[1] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data0[1]),
        .O(\last_word_data_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[1]_i_5__0 
       (.I0(\udp_checksum_reg_reg_n_0_[1] ),
        .I1(data6[1]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_length_reg_reg_n_0_[1] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data4[1]),
        .O(\last_word_data_reg[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0101010D01)) 
    \last_word_data_reg[2]_i_1__1 
       (.I0(\last_word_data_reg[2]_i_2__0_n_0 ),
        .I1(state_reg[1]),
        .I2(state_reg[2]),
        .I3(DOBDO[2]),
        .I4(state_reg[0]),
        .I5(\last_word_data_reg_reg_n_0_[2] ),
        .O(\last_word_data_reg[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h47777777FFFFFFFF)) 
    \last_word_data_reg[2]_i_2__0 
       (.I0(\last_word_data_reg_reg[2]_i_3_n_0 ),
        .I1(state_reg[0]),
        .I2(tx_udp_hdr_ready),
        .I3(tx_udp_hdr_valid),
        .I4(\udp_source_port_reg_reg[15]_0 [10]),
        .I5(m_ip_payload_axis_tready_int_reg_reg_0),
        .O(\last_word_data_reg[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[2]_i_4__0 
       (.I0(\udp_dest_port_reg_reg_n_0_[2] ),
        .I1(data2[2]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_source_port_reg_reg_n_0_[2] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data0[2]),
        .O(\last_word_data_reg[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[2]_i_5__0 
       (.I0(\udp_checksum_reg_reg_n_0_[2] ),
        .I1(data6[2]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_length_reg_reg_n_0_[2] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data4[2]),
        .O(\last_word_data_reg[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0101010D01)) 
    \last_word_data_reg[3]_i_1__1 
       (.I0(\last_word_data_reg[3]_i_2_n_0 ),
        .I1(state_reg[1]),
        .I2(state_reg[2]),
        .I3(DOBDO[3]),
        .I4(state_reg[0]),
        .I5(\last_word_data_reg_reg_n_0_[3] ),
        .O(\last_word_data_reg[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h47777777FFFFFFFF)) 
    \last_word_data_reg[3]_i_2 
       (.I0(\last_word_data_reg_reg[3]_i_3_n_0 ),
        .I1(state_reg[0]),
        .I2(tx_udp_hdr_ready),
        .I3(tx_udp_hdr_valid),
        .I4(\udp_source_port_reg_reg[15]_0 [11]),
        .I5(m_ip_payload_axis_tready_int_reg_reg_0),
        .O(\last_word_data_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[3]_i_4 
       (.I0(\udp_dest_port_reg_reg_n_0_[3] ),
        .I1(data2[3]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_source_port_reg_reg_n_0_[3] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data0[3]),
        .O(\last_word_data_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[3]_i_5__0 
       (.I0(\udp_checksum_reg_reg_n_0_[3] ),
        .I1(data6[3]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_length_reg_reg_n_0_[3] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data4[3]),
        .O(\last_word_data_reg[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0101010D01)) 
    \last_word_data_reg[4]_i_1__1 
       (.I0(\last_word_data_reg[4]_i_2_n_0 ),
        .I1(state_reg[1]),
        .I2(state_reg[2]),
        .I3(DOBDO[4]),
        .I4(state_reg[0]),
        .I5(\last_word_data_reg_reg_n_0_[4] ),
        .O(\last_word_data_reg[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h47777777FFFFFFFF)) 
    \last_word_data_reg[4]_i_2 
       (.I0(\last_word_data_reg_reg[4]_i_3_n_0 ),
        .I1(state_reg[0]),
        .I2(tx_udp_hdr_ready),
        .I3(tx_udp_hdr_valid),
        .I4(\udp_source_port_reg_reg[15]_0 [12]),
        .I5(m_ip_payload_axis_tready_int_reg_reg_0),
        .O(\last_word_data_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[4]_i_4 
       (.I0(\udp_dest_port_reg_reg_n_0_[4] ),
        .I1(data2[4]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_source_port_reg_reg_n_0_[4] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data0[4]),
        .O(\last_word_data_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[4]_i_5__0 
       (.I0(\udp_checksum_reg_reg_n_0_[4] ),
        .I1(data6[4]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_length_reg_reg_n_0_[4] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data4[4]),
        .O(\last_word_data_reg[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0101010D01)) 
    \last_word_data_reg[5]_i_1__1 
       (.I0(\last_word_data_reg[5]_i_2_n_0 ),
        .I1(state_reg[1]),
        .I2(state_reg[2]),
        .I3(DOBDO[5]),
        .I4(state_reg[0]),
        .I5(\last_word_data_reg_reg_n_0_[5] ),
        .O(\last_word_data_reg[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h47777777FFFFFFFF)) 
    \last_word_data_reg[5]_i_2 
       (.I0(\last_word_data_reg_reg[5]_i_3_n_0 ),
        .I1(state_reg[0]),
        .I2(tx_udp_hdr_ready),
        .I3(tx_udp_hdr_valid),
        .I4(\udp_source_port_reg_reg[15]_0 [13]),
        .I5(m_ip_payload_axis_tready_int_reg_reg_0),
        .O(\last_word_data_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[5]_i_4 
       (.I0(\udp_dest_port_reg_reg_n_0_[5] ),
        .I1(data2[5]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_source_port_reg_reg_n_0_[5] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data0[5]),
        .O(\last_word_data_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[5]_i_5__0 
       (.I0(\udp_checksum_reg_reg_n_0_[5] ),
        .I1(data6[5]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_length_reg_reg_n_0_[5] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data4[5]),
        .O(\last_word_data_reg[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0101010D01)) 
    \last_word_data_reg[6]_i_1__1 
       (.I0(\last_word_data_reg[6]_i_2__0_n_0 ),
        .I1(state_reg[1]),
        .I2(state_reg[2]),
        .I3(DOBDO[6]),
        .I4(state_reg[0]),
        .I5(\last_word_data_reg_reg_n_0_[6] ),
        .O(\last_word_data_reg[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h47777777FFFFFFFF)) 
    \last_word_data_reg[6]_i_2__0 
       (.I0(\last_word_data_reg_reg[6]_i_3_n_0 ),
        .I1(state_reg[0]),
        .I2(tx_udp_hdr_ready),
        .I3(tx_udp_hdr_valid),
        .I4(\udp_source_port_reg_reg[15]_0 [14]),
        .I5(m_ip_payload_axis_tready_int_reg_reg_0),
        .O(\last_word_data_reg[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[6]_i_4__0 
       (.I0(\udp_dest_port_reg_reg_n_0_[6] ),
        .I1(data2[6]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_source_port_reg_reg_n_0_[6] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data0[6]),
        .O(\last_word_data_reg[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[6]_i_5__0 
       (.I0(\udp_checksum_reg_reg_n_0_[6] ),
        .I1(data6[6]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_length_reg_reg_n_0_[6] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data4[6]),
        .O(\last_word_data_reg[6]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[7]_i_10 
       (.I0(\udp_dest_port_reg_reg_n_0_[7] ),
        .I1(data2[7]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_source_port_reg_reg_n_0_[7] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data0[7]),
        .O(\last_word_data_reg[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \last_word_data_reg[7]_i_11 
       (.I0(\udp_checksum_reg_reg_n_0_[7] ),
        .I1(data6[7]),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\udp_length_reg_reg_n_0_[7] ),
        .I4(\hdr_ptr_reg_reg_n_0_[0] ),
        .I5(data4[7]),
        .O(\last_word_data_reg[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \last_word_data_reg[7]_i_1__2 
       (.I0(\last_word_data_reg[7]_i_3__0_n_0 ),
        .I1(\last_word_data_reg[7]_i_4__0_n_0 ),
        .I2(DOBDO[8]),
        .I3(state_reg[1]),
        .I4(tx_udp_payload_axis_tvalid_1),
        .I5(tx_udp_payload_axis_tready),
        .O(\last_word_data_reg[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0101010D01)) 
    \last_word_data_reg[7]_i_2__1 
       (.I0(\last_word_data_reg[7]_i_5__0_n_0 ),
        .I1(state_reg[1]),
        .I2(state_reg[2]),
        .I3(DOBDO[7]),
        .I4(state_reg[0]),
        .I5(\last_word_data_reg_reg_n_0_[7] ),
        .O(\last_word_data_reg[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \last_word_data_reg[7]_i_3__0 
       (.I0(\last_word_data_reg[7]_i_6__0_n_0 ),
        .I1(sel0__0[1]),
        .I2(sel0__0[12]),
        .I3(sel0__0[3]),
        .I4(sel0__0[15]),
        .I5(\last_word_data_reg[7]_i_7__0_n_0 ),
        .O(\last_word_data_reg[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \last_word_data_reg[7]_i_4__0 
       (.I0(state_reg[2]),
        .I1(state_reg[0]),
        .O(\last_word_data_reg[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h47777777FFFFFFFF)) 
    \last_word_data_reg[7]_i_5__0 
       (.I0(\last_word_data_reg_reg[7]_i_8_n_0 ),
        .I1(state_reg[0]),
        .I2(tx_udp_hdr_ready),
        .I3(tx_udp_hdr_valid),
        .I4(\udp_source_port_reg_reg[15]_0 [15]),
        .I5(m_ip_payload_axis_tready_int_reg_reg_0),
        .O(\last_word_data_reg[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \last_word_data_reg[7]_i_6__0 
       (.I0(sel0__0[0]),
        .I1(sel0__0[2]),
        .I2(sel0__0[13]),
        .I3(sel0__0[14]),
        .O(\last_word_data_reg[7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \last_word_data_reg[7]_i_7__0 
       (.I0(sel0__0[10]),
        .I1(sel0__0[9]),
        .I2(sel0__0[6]),
        .I3(sel0__0[5]),
        .I4(\last_word_data_reg[7]_i_9__0_n_0 ),
        .O(\last_word_data_reg[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \last_word_data_reg[7]_i_9__0 
       (.I0(sel0__0[4]),
        .I1(sel0__0[7]),
        .I2(sel0__0[8]),
        .I3(sel0__0[11]),
        .O(\last_word_data_reg[7]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[0] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\last_word_data_reg[7]_i_1__2_n_0 ),
        .D(\last_word_data_reg[0]_i_1__1_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[0] ),
        .R(1'b0));
  MUXF7 \last_word_data_reg_reg[0]_i_3 
       (.I0(\last_word_data_reg[0]_i_4__0_n_0 ),
        .I1(\last_word_data_reg[0]_i_5_n_0 ),
        .O(\last_word_data_reg_reg[0]_i_3_n_0 ),
        .S(\hdr_ptr_reg_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[1] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\last_word_data_reg[7]_i_1__2_n_0 ),
        .D(\last_word_data_reg[1]_i_1__1_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[1] ),
        .R(1'b0));
  MUXF7 \last_word_data_reg_reg[1]_i_3 
       (.I0(\last_word_data_reg[1]_i_4_n_0 ),
        .I1(\last_word_data_reg[1]_i_5__0_n_0 ),
        .O(\last_word_data_reg_reg[1]_i_3_n_0 ),
        .S(\hdr_ptr_reg_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[2] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\last_word_data_reg[7]_i_1__2_n_0 ),
        .D(\last_word_data_reg[2]_i_1__1_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[2] ),
        .R(1'b0));
  MUXF7 \last_word_data_reg_reg[2]_i_3 
       (.I0(\last_word_data_reg[2]_i_4__0_n_0 ),
        .I1(\last_word_data_reg[2]_i_5__0_n_0 ),
        .O(\last_word_data_reg_reg[2]_i_3_n_0 ),
        .S(\hdr_ptr_reg_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[3] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\last_word_data_reg[7]_i_1__2_n_0 ),
        .D(\last_word_data_reg[3]_i_1__1_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[3] ),
        .R(1'b0));
  MUXF7 \last_word_data_reg_reg[3]_i_3 
       (.I0(\last_word_data_reg[3]_i_4_n_0 ),
        .I1(\last_word_data_reg[3]_i_5__0_n_0 ),
        .O(\last_word_data_reg_reg[3]_i_3_n_0 ),
        .S(\hdr_ptr_reg_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[4] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\last_word_data_reg[7]_i_1__2_n_0 ),
        .D(\last_word_data_reg[4]_i_1__1_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[4] ),
        .R(1'b0));
  MUXF7 \last_word_data_reg_reg[4]_i_3 
       (.I0(\last_word_data_reg[4]_i_4_n_0 ),
        .I1(\last_word_data_reg[4]_i_5__0_n_0 ),
        .O(\last_word_data_reg_reg[4]_i_3_n_0 ),
        .S(\hdr_ptr_reg_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[5] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\last_word_data_reg[7]_i_1__2_n_0 ),
        .D(\last_word_data_reg[5]_i_1__1_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[5] ),
        .R(1'b0));
  MUXF7 \last_word_data_reg_reg[5]_i_3 
       (.I0(\last_word_data_reg[5]_i_4_n_0 ),
        .I1(\last_word_data_reg[5]_i_5__0_n_0 ),
        .O(\last_word_data_reg_reg[5]_i_3_n_0 ),
        .S(\hdr_ptr_reg_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[6] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\last_word_data_reg[7]_i_1__2_n_0 ),
        .D(\last_word_data_reg[6]_i_1__1_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[6] ),
        .R(1'b0));
  MUXF7 \last_word_data_reg_reg[6]_i_3 
       (.I0(\last_word_data_reg[6]_i_4__0_n_0 ),
        .I1(\last_word_data_reg[6]_i_5__0_n_0 ),
        .O(\last_word_data_reg_reg[6]_i_3_n_0 ),
        .S(\hdr_ptr_reg_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \last_word_data_reg_reg[7] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\last_word_data_reg[7]_i_1__2_n_0 ),
        .D(\last_word_data_reg[7]_i_2__1_n_0 ),
        .Q(\last_word_data_reg_reg_n_0_[7] ),
        .R(1'b0));
  MUXF7 \last_word_data_reg_reg[7]_i_8 
       (.I0(\last_word_data_reg[7]_i_10_n_0 ),
        .I1(\last_word_data_reg[7]_i_11_n_0 ),
        .O(\last_word_data_reg_reg[7]_i_8_n_0 ),
        .S(\hdr_ptr_reg_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[0] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [0]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[10] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [10]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[11] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [11]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[12] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [12]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[13] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [13]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[14] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [14]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[15] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [15]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[16] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [16]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[17] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [17]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[18] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [18]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[19] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [19]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[1] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [1]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[20] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [20]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[21] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [21]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[22] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [22]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[23] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [23]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[24] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [24]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[25] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [25]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[26] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [26]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[27] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [27]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[28] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [28]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[29] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [29]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[2] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [2]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[30] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [30]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[31] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [31]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[3] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [3]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[4] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [4]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[5] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [5]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[6] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [6]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[7] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [7]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[8] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [8]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_dest_ip_reg_reg[9] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_dest_ip_reg_reg[31]_1 [9]),
        .Q(\m_ip_dest_ip_reg_reg[31]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    m_ip_hdr_valid_reg_i_1__0
       (.I0(store_udp_hdr),
        .I1(m_ip_hdr_valid_reg_reg_1),
        .I2(udp_tx_ip_hdr_valid),
        .O(m_ip_hdr_valid_next));
  FDRE #(
    .INIT(1'b0)) 
    m_ip_hdr_valid_reg_reg
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(m_ip_hdr_valid_next),
        .Q(udp_tx_ip_hdr_valid),
        .R(sync_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \m_ip_length_reg[4]_i_2 
       (.I0(\udp_length_reg_reg[15]_0 [4]),
        .O(\m_ip_length_reg[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_ip_length_reg[4]_i_3 
       (.I0(\udp_length_reg_reg[15]_0 [2]),
        .O(\m_ip_length_reg[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[10] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[12]_i_1_n_6 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[11] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[12]_i_1_n_5 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[12] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[12]_i_1_n_4 ),
        .Q(D[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_ip_length_reg_reg[12]_i_1 
       (.CI(\m_ip_length_reg_reg[8]_i_1_n_0 ),
        .CO({\m_ip_length_reg_reg[12]_i_1_n_0 ,\m_ip_length_reg_reg[12]_i_1_n_1 ,\m_ip_length_reg_reg[12]_i_1_n_2 ,\m_ip_length_reg_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_ip_length_reg_reg[12]_i_1_n_4 ,\m_ip_length_reg_reg[12]_i_1_n_5 ,\m_ip_length_reg_reg[12]_i_1_n_6 ,\m_ip_length_reg_reg[12]_i_1_n_7 }),
        .S(\udp_length_reg_reg[15]_0 [12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[13] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[15]_i_1_n_7 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[14] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[15]_i_1_n_6 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[15] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[15]_i_1_n_5 ),
        .Q(D[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_ip_length_reg_reg[15]_i_1 
       (.CI(\m_ip_length_reg_reg[12]_i_1_n_0 ),
        .CO({\NLW_m_ip_length_reg_reg[15]_i_1_CO_UNCONNECTED [3:2],\m_ip_length_reg_reg[15]_i_1_n_2 ,\m_ip_length_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m_ip_length_reg_reg[15]_i_1_O_UNCONNECTED [3],\m_ip_length_reg_reg[15]_i_1_n_5 ,\m_ip_length_reg_reg[15]_i_1_n_6 ,\m_ip_length_reg_reg[15]_i_1_n_7 }),
        .S({1'b0,\udp_length_reg_reg[15]_0 [15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[1] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[4]_i_1_n_7 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[2] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[4]_i_1_n_6 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[3] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[4]_i_1_n_5 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[4] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[4]_i_1_n_4 ),
        .Q(D[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_ip_length_reg_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\m_ip_length_reg_reg[4]_i_1_n_0 ,\m_ip_length_reg_reg[4]_i_1_n_1 ,\m_ip_length_reg_reg[4]_i_1_n_2 ,\m_ip_length_reg_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_length_reg_reg[15]_0 [4],1'b0,\udp_length_reg_reg[15]_0 [2],1'b0}),
        .O({\m_ip_length_reg_reg[4]_i_1_n_4 ,\m_ip_length_reg_reg[4]_i_1_n_5 ,\m_ip_length_reg_reg[4]_i_1_n_6 ,\m_ip_length_reg_reg[4]_i_1_n_7 }),
        .S({\m_ip_length_reg[4]_i_2_n_0 ,\udp_length_reg_reg[15]_0 [3],\m_ip_length_reg[4]_i_3_n_0 ,\udp_length_reg_reg[15]_0 [1]}));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[5] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[8]_i_1_n_7 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[6] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[8]_i_1_n_6 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[7] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[8]_i_1_n_5 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[8] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[8]_i_1_n_4 ),
        .Q(D[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_ip_length_reg_reg[8]_i_1 
       (.CI(\m_ip_length_reg_reg[4]_i_1_n_0 ),
        .CO({\m_ip_length_reg_reg[8]_i_1_n_0 ,\m_ip_length_reg_reg[8]_i_1_n_1 ,\m_ip_length_reg_reg[8]_i_1_n_2 ,\m_ip_length_reg_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_ip_length_reg_reg[8]_i_1_n_4 ,\m_ip_length_reg_reg[8]_i_1_n_5 ,\m_ip_length_reg_reg[8]_i_1_n_6 ,\m_ip_length_reg_reg[8]_i_1_n_7 }),
        .S(\udp_length_reg_reg[15]_0 [8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_length_reg_reg[9] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_length_reg_reg[12]_i_1_n_7 ),
        .Q(D[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBB80008888)) 
    \m_ip_payload_axis_tdata_reg[0]_i_1__1 
       (.I0(\last_word_data_reg[0]_i_1__1_n_0 ),
        .I1(m_ip_payload_axis_tready_int_reg_reg_0),
        .I2(grant_valid),
        .I3(m_ip_payload_axis_tready_int_reg_0),
        .I4(m_ip_payload_axis_tvalid_reg_reg_0),
        .I5(temp_m_ip_payload_axis_tdata_reg[0]),
        .O(\m_ip_payload_axis_tdata_reg[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBBBB80008888)) 
    \m_ip_payload_axis_tdata_reg[1]_i_1__1 
       (.I0(\last_word_data_reg[1]_i_1__1_n_0 ),
        .I1(m_ip_payload_axis_tready_int_reg_reg_0),
        .I2(grant_valid),
        .I3(m_ip_payload_axis_tready_int_reg_0),
        .I4(m_ip_payload_axis_tvalid_reg_reg_0),
        .I5(temp_m_ip_payload_axis_tdata_reg[1]),
        .O(\m_ip_payload_axis_tdata_reg[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBBBB80008888)) 
    \m_ip_payload_axis_tdata_reg[2]_i_1__1 
       (.I0(\last_word_data_reg[2]_i_1__1_n_0 ),
        .I1(m_ip_payload_axis_tready_int_reg_reg_0),
        .I2(grant_valid),
        .I3(m_ip_payload_axis_tready_int_reg_0),
        .I4(m_ip_payload_axis_tvalid_reg_reg_0),
        .I5(temp_m_ip_payload_axis_tdata_reg[2]),
        .O(\m_ip_payload_axis_tdata_reg[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBBBB80008888)) 
    \m_ip_payload_axis_tdata_reg[3]_i_1__1 
       (.I0(\last_word_data_reg[3]_i_1__1_n_0 ),
        .I1(m_ip_payload_axis_tready_int_reg_reg_0),
        .I2(grant_valid),
        .I3(m_ip_payload_axis_tready_int_reg_0),
        .I4(m_ip_payload_axis_tvalid_reg_reg_0),
        .I5(temp_m_ip_payload_axis_tdata_reg[3]),
        .O(\m_ip_payload_axis_tdata_reg[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBBBB80008888)) 
    \m_ip_payload_axis_tdata_reg[4]_i_1__1 
       (.I0(\last_word_data_reg[4]_i_1__1_n_0 ),
        .I1(m_ip_payload_axis_tready_int_reg_reg_0),
        .I2(grant_valid),
        .I3(m_ip_payload_axis_tready_int_reg_0),
        .I4(m_ip_payload_axis_tvalid_reg_reg_0),
        .I5(temp_m_ip_payload_axis_tdata_reg[4]),
        .O(\m_ip_payload_axis_tdata_reg[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBBBB80008888)) 
    \m_ip_payload_axis_tdata_reg[5]_i_1__1 
       (.I0(\last_word_data_reg[5]_i_1__1_n_0 ),
        .I1(m_ip_payload_axis_tready_int_reg_reg_0),
        .I2(grant_valid),
        .I3(m_ip_payload_axis_tready_int_reg_0),
        .I4(m_ip_payload_axis_tvalid_reg_reg_0),
        .I5(temp_m_ip_payload_axis_tdata_reg[5]),
        .O(\m_ip_payload_axis_tdata_reg[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBBBB80008888)) 
    \m_ip_payload_axis_tdata_reg[6]_i_1__1 
       (.I0(\last_word_data_reg[6]_i_1__1_n_0 ),
        .I1(m_ip_payload_axis_tready_int_reg_reg_0),
        .I2(grant_valid),
        .I3(m_ip_payload_axis_tready_int_reg_0),
        .I4(m_ip_payload_axis_tvalid_reg_reg_0),
        .I5(temp_m_ip_payload_axis_tdata_reg[6]),
        .O(\m_ip_payload_axis_tdata_reg[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hD5C0)) 
    \m_ip_payload_axis_tdata_reg[7]_i_1__1 
       (.I0(m_ip_payload_axis_tvalid_reg_reg_0),
        .I1(m_ip_payload_axis_tready_int_reg_0),
        .I2(grant_valid),
        .I3(m_ip_payload_axis_tready_int_reg_reg_0),
        .O(\m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBBBB80008888)) 
    \m_ip_payload_axis_tdata_reg[7]_i_2__1 
       (.I0(\last_word_data_reg[7]_i_2__1_n_0 ),
        .I1(m_ip_payload_axis_tready_int_reg_reg_0),
        .I2(grant_valid),
        .I3(m_ip_payload_axis_tready_int_reg_0),
        .I4(m_ip_payload_axis_tvalid_reg_reg_0),
        .I5(temp_m_ip_payload_axis_tdata_reg[7]),
        .O(\m_ip_payload_axis_tdata_reg[7]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[0] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(\m_ip_payload_axis_tdata_reg[0]_i_1__1_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[1] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(\m_ip_payload_axis_tdata_reg[1]_i_1__1_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[2] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(\m_ip_payload_axis_tdata_reg[2]_i_1__1_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[3] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(\m_ip_payload_axis_tdata_reg[3]_i_1__1_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[4] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(\m_ip_payload_axis_tdata_reg[4]_i_1__1_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[5] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(\m_ip_payload_axis_tdata_reg[5]_i_1__1_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[6] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(\m_ip_payload_axis_tdata_reg[6]_i_1__1_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_payload_axis_tdata_reg_reg[7] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(\m_ip_payload_axis_tdata_reg[7]_i_2__1_n_0 ),
        .Q(\m_ip_payload_axis_tdata_reg_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    m_ip_payload_axis_tlast_reg_i_1__1
       (.I0(DOBDO[8]),
        .I1(state_reg[1]),
        .I2(state_reg[2]),
        .I3(m_ip_payload_axis_tlast_reg_i_2_n_0),
        .I4(temp_m_ip_payload_axis_tlast_reg),
        .O(m_ip_payload_axis_tlast_reg_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h80AA)) 
    m_ip_payload_axis_tlast_reg_i_2
       (.I0(m_ip_payload_axis_tready_int_reg_reg_0),
        .I1(grant_valid),
        .I2(m_ip_payload_axis_tready_int_reg_0),
        .I3(m_ip_payload_axis_tvalid_reg_reg_0),
        .O(m_ip_payload_axis_tlast_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_ip_payload_axis_tlast_reg_reg
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(m_ip_payload_axis_tlast_reg_i_1__1_n_0),
        .Q(udp_tx_ip_payload_axis_tlast),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF151515)) 
    m_ip_payload_axis_tready_int_reg_i_1__0
       (.I0(temp_m_ip_payload_axis_tvalid_reg),
        .I1(s_udp_payload_axis_tready_reg_i_3_n_0),
        .I2(m_ip_payload_axis_tvalid_reg_reg_0),
        .I3(m_ip_payload_axis_tready_int_reg_0),
        .I4(grant_valid),
        .O(m_ip_payload_axis_tready_int_early));
  FDRE #(
    .INIT(1'b0)) 
    m_ip_payload_axis_tready_int_reg_reg
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(m_ip_payload_axis_tready_int_early),
        .Q(m_ip_payload_axis_tready_int_reg_reg_0),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h00F8FFFF00F80000)) 
    m_ip_payload_axis_tuser_reg_i_1__0
       (.I0(temp_m_ip_payload_axis_tuser_reg_i_2__0_n_0),
        .I1(m_ip_payload_axis_tuser_reg_reg_0),
        .I2(DOBDO[9]),
        .I3(temp_m_ip_payload_axis_tuser_reg_i_3__0_n_0),
        .I4(m_ip_payload_axis_tlast_reg_i_2_n_0),
        .I5(temp_m_ip_payload_axis_tuser_reg),
        .O(m_ip_payload_axis_tuser_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_ip_payload_axis_tuser_reg_reg
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0 ),
        .D(m_ip_payload_axis_tuser_reg_i_1__0_n_0),
        .Q(udp_tx_ip_payload_axis_tuser),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFAFAFACCF0F0F0)) 
    m_ip_payload_axis_tvalid_reg_i_1__1
       (.I0(s_udp_payload_axis_tready_reg_i_3_n_0),
        .I1(temp_m_ip_payload_axis_tvalid_reg),
        .I2(m_ip_payload_axis_tvalid_reg_reg_0),
        .I3(m_ip_payload_axis_tready_int_reg_0),
        .I4(grant_valid),
        .I5(m_ip_payload_axis_tready_int_reg_reg_0),
        .O(m_ip_payload_axis_tvalid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_ip_payload_axis_tvalid_reg_reg
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(m_ip_payload_axis_tvalid_reg_i_1__1_n_0),
        .Q(m_ip_payload_axis_tvalid_reg_reg_0),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_protocol_reg_reg[4] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(1'b1),
        .Q(udp_tx_ip_protocol),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[18] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [4]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[19] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [5]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[20] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [6]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[21] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [7]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[22] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [8]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[23] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [9]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[30] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [10]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[31] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [11]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[6] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [0]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[7] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [1]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[8] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [2]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_source_ip_reg_reg[9] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_source_ip_reg_reg[31]_1 [3]),
        .Q(\m_ip_source_ip_reg_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_ttl_reg_reg[6] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_ttl_reg_reg[7]_1 [0]),
        .Q(\m_ip_ttl_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ip_ttl_reg_reg[7] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\m_ip_ttl_reg_reg[7]_1 [1]),
        .Q(\m_ip_ttl_reg_reg[7]_0 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_3
       (.I0(tx_udp_payload_axis_tready),
        .I1(tx_udp_payload_axis_tvalid_1),
        .O(s_udp_payload_axis_tready_reg_reg_0));
  LUT6 #(
    .INIT(64'hFF200000FF20FF20)) 
    s_udp_hdr_ready_reg_i_1__0
       (.I0(state_reg[1]),
        .I1(state_reg[2]),
        .I2(m_ip_payload_axis_tuser_reg_reg_0),
        .I3(s_udp_hdr_ready_reg_reg_0),
        .I4(m_ip_hdr_valid_reg_reg_1),
        .I5(udp_tx_ip_hdr_valid),
        .O(s_udp_hdr_ready_next));
  FDRE #(
    .INIT(1'b0)) 
    s_udp_hdr_ready_reg_reg
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(s_udp_hdr_ready_next),
        .Q(tx_udp_hdr_ready),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550111)) 
    s_udp_payload_axis_tready_reg_i_1
       (.I0(s_udp_payload_axis_tready_reg_i_2_n_0),
        .I1(temp_m_ip_payload_axis_tvalid_reg),
        .I2(s_udp_payload_axis_tready_reg_i_3_n_0),
        .I3(m_ip_payload_axis_tvalid_reg_reg_0),
        .I4(temp_m_ip_payload_axis_tvalid_reg_reg_0),
        .I5(s_udp_payload_axis_tready_reg_i_5_n_0),
        .O(s_udp_payload_axis_tready_next));
  LUT5 #(
    .INIT(32'hFFA3FFAF)) 
    s_udp_payload_axis_tready_reg_i_2
       (.I0(m_ip_payload_axis_tuser_reg_reg_0),
        .I1(state_reg[0]),
        .I2(state_reg[1]),
        .I3(state_reg[2]),
        .I4(s_udp_payload_axis_tready_reg_i_6_n_0),
        .O(s_udp_payload_axis_tready_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBAAAAABBB)) 
    s_udp_payload_axis_tready_reg_i_3
       (.I0(s_udp_payload_axis_tready_reg_i_7_n_0),
        .I1(s_udp_payload_axis_tready_reg_i_8_n_0),
        .I2(\last_word_data_reg[7]_i_3__0_n_0 ),
        .I3(tx_udp_payload_axis_tready),
        .I4(state_reg[0]),
        .I5(DOBDO[8]),
        .O(s_udp_payload_axis_tready_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000070)) 
    s_udp_payload_axis_tready_reg_i_5
       (.I0(tx_udp_payload_axis_tvalid_1),
        .I1(DOBDO[8]),
        .I2(state_reg[2]),
        .I3(state_reg[0]),
        .I4(state_reg[1]),
        .O(s_udp_payload_axis_tready_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    s_udp_payload_axis_tready_reg_i_6
       (.I0(m_ip_payload_axis_tready_int_reg_reg_0),
        .I1(\hdr_ptr_reg_reg_n_0_[0] ),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\hdr_ptr_reg_reg_n_0_[2] ),
        .O(s_udp_payload_axis_tready_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h1010101010000000)) 
    s_udp_payload_axis_tready_reg_i_7
       (.I0(state_reg[1]),
        .I1(state_reg[2]),
        .I2(m_ip_payload_axis_tready_int_reg_reg_0),
        .I3(tx_udp_hdr_ready),
        .I4(tx_udp_hdr_valid),
        .I5(state_reg[0]),
        .O(s_udp_payload_axis_tready_reg_i_7_n_0));
  LUT3 #(
    .INIT(8'hDF)) 
    s_udp_payload_axis_tready_reg_i_8
       (.I0(state_reg[1]),
        .I1(state_reg[2]),
        .I2(tx_udp_payload_axis_tvalid_1),
        .O(s_udp_payload_axis_tready_reg_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_udp_payload_axis_tready_reg_reg
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(s_udp_payload_axis_tready_next),
        .Q(tx_udp_payload_axis_tready),
        .R(sync_reg));
  LUT6 #(
    .INIT(64'h00000000FFFF0051)) 
    \state_reg[0]_i_1 
       (.I0(\state_reg[1]_i_2_n_0 ),
        .I1(\state_reg_reg[0]_0 ),
        .I2(state_reg__0[0]),
        .I3(state_reg__0[1]),
        .I4(\state_reg[0]_i_3_n_0 ),
        .I5(state_reg__0[2]),
        .O(state_next__0[0]));
  LUT6 #(
    .INIT(64'h7000F8007000F000)) 
    \state_reg[0]_i_3 
       (.I0(tx_udp_payload_axis_tvalid_1),
        .I1(tx_udp_payload_axis_tready),
        .I2(state_reg__0[0]),
        .I3(state_reg__0[1]),
        .I4(DOBDO[8]),
        .I5(\last_word_data_reg[7]_i_3__0_n_0 ),
        .O(\state_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002EEEEEEE)) 
    \state_reg[1]_i_1 
       (.I0(\state_reg[1]_i_2_n_0 ),
        .I1(state_reg__0[1]),
        .I2(DOBDO[8]),
        .I3(tx_udp_payload_axis_tvalid_1),
        .I4(tx_udp_payload_axis_tready),
        .I5(state_reg__0[2]),
        .O(state_next__0[1]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \state_reg[1]_i_2 
       (.I0(state_reg__0[0]),
        .I1(\hdr_ptr_reg_reg_n_0_[2] ),
        .I2(\hdr_ptr_reg_reg_n_0_[1] ),
        .I3(\hdr_ptr_reg_reg_n_0_[0] ),
        .I4(m_ip_payload_axis_tready_int_reg_reg_0),
        .O(\state_reg[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00101010)) 
    \state_reg[2]_i_1__0 
       (.I0(state_reg__0[1]),
        .I1(state_reg__0[0]),
        .I2(state_reg__0[2]),
        .I3(DOBDO[8]),
        .I4(tx_udp_payload_axis_tvalid_1),
        .O(state_next__0[2]));
  LUT1 #(
    .INIT(2'h2)) 
    state_reg_inst
       (.I0(state_reg__0[2]),
        .O(state_reg[2]));
  LUT1 #(
    .INIT(2'h2)) 
    state_reg_inst__0
       (.I0(state_reg__0[1]),
        .O(state_reg[1]));
  LUT1 #(
    .INIT(2'h2)) 
    state_reg_inst__1
       (.I0(state_reg__0[0]),
        .O(state_reg[0]));
  (* FSM_ENCODED_STATES = "STATE_IDLE:000,STATE_WRITE_HEADER:001,STATE_WRITE_PAYLOAD:010,STATE_WRITE_PAYLOAD_LAST:011,STATE_WAIT_LAST:100" *) 
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg_reg[0] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(state_next__0[0]),
        .Q(state_reg__0[0]),
        .R(sync_reg));
  (* FSM_ENCODED_STATES = "STATE_IDLE:000,STATE_WRITE_HEADER:001,STATE_WRITE_PAYLOAD:010,STATE_WRITE_PAYLOAD_LAST:011,STATE_WAIT_LAST:100" *) 
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg_reg[1] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(state_next__0[1]),
        .Q(state_reg__0[1]),
        .R(sync_reg));
  (* FSM_ENCODED_STATES = "STATE_IDLE:000,STATE_WRITE_HEADER:001,STATE_WRITE_PAYLOAD:010,STATE_WRITE_PAYLOAD_LAST:011,STATE_WAIT_LAST:100" *) 
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg_reg[2] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(state_next__0[2]),
        .Q(state_reg__0[2]),
        .R(sync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[0] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(E),
        .D(\last_word_data_reg[0]_i_1__1_n_0 ),
        .Q(temp_m_ip_payload_axis_tdata_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[1] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(E),
        .D(\last_word_data_reg[1]_i_1__1_n_0 ),
        .Q(temp_m_ip_payload_axis_tdata_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[2] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(E),
        .D(\last_word_data_reg[2]_i_1__1_n_0 ),
        .Q(temp_m_ip_payload_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[3] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(E),
        .D(\last_word_data_reg[3]_i_1__1_n_0 ),
        .Q(temp_m_ip_payload_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[4] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(E),
        .D(\last_word_data_reg[4]_i_1__1_n_0 ),
        .Q(temp_m_ip_payload_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[5] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(E),
        .D(\last_word_data_reg[5]_i_1__1_n_0 ),
        .Q(temp_m_ip_payload_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[6] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(E),
        .D(\last_word_data_reg[6]_i_1__1_n_0 ),
        .Q(temp_m_ip_payload_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_ip_payload_axis_tdata_reg_reg[7] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(E),
        .D(\last_word_data_reg[7]_i_2__1_n_0 ),
        .Q(temp_m_ip_payload_axis_tdata_reg[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    temp_m_ip_payload_axis_tlast_reg_i_1__0
       (.I0(DOBDO[8]),
        .I1(state_reg[1]),
        .I2(state_reg[2]),
        .O(m_ip_payload_axis_tlast_int));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_ip_payload_axis_tlast_reg_reg
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(E),
        .D(m_ip_payload_axis_tlast_int),
        .Q(temp_m_ip_payload_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
    temp_m_ip_payload_axis_tuser_reg_i_1__0
       (.I0(temp_m_ip_payload_axis_tuser_reg_i_2__0_n_0),
        .I1(tx_udp_payload_axis_tready),
        .I2(tx_udp_payload_axis_tvalid_1),
        .I3(DOBDO[8]),
        .I4(DOBDO[9]),
        .I5(temp_m_ip_payload_axis_tuser_reg_i_3__0_n_0),
        .O(m_ip_payload_axis_tuser_int));
  LUT2 #(
    .INIT(4'h1)) 
    temp_m_ip_payload_axis_tuser_reg_i_2__0
       (.I0(state_reg[0]),
        .I1(\last_word_data_reg[7]_i_3__0_n_0 ),
        .O(temp_m_ip_payload_axis_tuser_reg_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    temp_m_ip_payload_axis_tuser_reg_i_3__0
       (.I0(state_reg[2]),
        .I1(state_reg[1]),
        .O(temp_m_ip_payload_axis_tuser_reg_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_ip_payload_axis_tuser_reg_reg
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(E),
        .D(m_ip_payload_axis_tuser_int),
        .Q(temp_m_ip_payload_axis_tuser_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5500000045405500)) 
    temp_m_ip_payload_axis_tvalid_reg_i_1__1
       (.I0(sync_reg),
        .I1(s_udp_payload_axis_tready_reg_i_3_n_0),
        .I2(m_ip_payload_axis_tvalid_reg_reg_0),
        .I3(temp_m_ip_payload_axis_tvalid_reg),
        .I4(m_ip_payload_axis_tready_int_reg_reg_0),
        .I5(temp_m_ip_payload_axis_tvalid_reg_reg_0),
        .O(temp_m_ip_payload_axis_tvalid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_ip_payload_axis_tvalid_reg_reg
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(1'b1),
        .D(temp_m_ip_payload_axis_tvalid_reg_i_1__1_n_0),
        .Q(temp_m_ip_payload_axis_tvalid_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[0] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [0]),
        .Q(\udp_checksum_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[10] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [10]),
        .Q(data6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[11] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [11]),
        .Q(data6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[12] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [12]),
        .Q(data6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[13] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [13]),
        .Q(data6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[14] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [14]),
        .Q(data6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[15] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [15]),
        .Q(data6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[1] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [1]),
        .Q(\udp_checksum_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[2] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [2]),
        .Q(\udp_checksum_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[3] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [3]),
        .Q(\udp_checksum_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[4] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [4]),
        .Q(\udp_checksum_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[5] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [5]),
        .Q(\udp_checksum_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[6] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [6]),
        .Q(\udp_checksum_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[7] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [7]),
        .Q(\udp_checksum_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[8] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [8]),
        .Q(data6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_checksum_reg_reg[9] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_checksum_reg_reg[15]_0 [9]),
        .Q(data6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[0] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [0]),
        .Q(\udp_dest_port_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[10] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [10]),
        .Q(data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[11] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [11]),
        .Q(data2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[12] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [12]),
        .Q(data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[13] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [13]),
        .Q(data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[14] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [14]),
        .Q(data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[15] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [15]),
        .Q(data2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[1] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [1]),
        .Q(\udp_dest_port_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[2] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [2]),
        .Q(\udp_dest_port_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[3] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [3]),
        .Q(\udp_dest_port_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[4] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [4]),
        .Q(\udp_dest_port_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[5] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [5]),
        .Q(\udp_dest_port_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[6] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [6]),
        .Q(\udp_dest_port_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[7] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [7]),
        .Q(\udp_dest_port_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[8] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [8]),
        .Q(data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_dest_port_reg_reg[9] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_dest_port_reg_reg[15]_0 [9]),
        .Q(data2[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00001000)) 
    \udp_length_reg[15]_i_1 
       (.I0(state_reg[0]),
        .I1(state_reg[1]),
        .I2(tx_udp_hdr_valid),
        .I3(tx_udp_hdr_ready),
        .I4(state_reg[2]),
        .O(store_udp_hdr));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[0] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[10] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [10]),
        .Q(data4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[11] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [11]),
        .Q(data4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[12] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [12]),
        .Q(data4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[13] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [13]),
        .Q(data4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[14] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [14]),
        .Q(data4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[15] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [15]),
        .Q(data4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[1] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [1]),
        .Q(\udp_length_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[2] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [2]),
        .Q(\udp_length_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[3] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [3]),
        .Q(\udp_length_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[4] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [4]),
        .Q(\udp_length_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[5] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [5]),
        .Q(\udp_length_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[6] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [6]),
        .Q(\udp_length_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[7] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [7]),
        .Q(\udp_length_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[8] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [8]),
        .Q(data4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_length_reg_reg[9] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_length_reg_reg[15]_0 [9]),
        .Q(data4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[0] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [0]),
        .Q(\udp_source_port_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[10] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [10]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[11] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [11]),
        .Q(data0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[12] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [12]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[13] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [13]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[14] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [14]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[15] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [15]),
        .Q(data0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[1] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [1]),
        .Q(\udp_source_port_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[2] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [2]),
        .Q(\udp_source_port_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[3] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [3]),
        .Q(\udp_source_port_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[4] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [4]),
        .Q(\udp_source_port_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[5] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [5]),
        .Q(\udp_source_port_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[6] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [6]),
        .Q(\udp_source_port_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[7] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [7]),
        .Q(\udp_source_port_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[8] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [8]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \udp_source_port_reg_reg[9] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(store_udp_hdr),
        .D(\udp_source_port_reg_reg[15]_0 [9]),
        .Q(data0[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry
       (.CI(1'b0),
        .CO({word_count_next0_carry_n_0,word_count_next0_carry_n_1,word_count_next0_carry_n_2,word_count_next0_carry_n_3}),
        .CYINIT(sel0__0[0]),
        .DI(sel0__0[4:1]),
        .O(word_count_next0[4:1]),
        .S({word_count_next0_carry_i_1__2_n_0,word_count_next0_carry_i_2__2_n_0,word_count_next0_carry_i_3__1_n_0,word_count_next0_carry_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry__0
       (.CI(word_count_next0_carry_n_0),
        .CO({word_count_next0_carry__0_n_0,word_count_next0_carry__0_n_1,word_count_next0_carry__0_n_2,word_count_next0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sel0__0[8:5]),
        .O(word_count_next0[8:5]),
        .S({word_count_next0_carry__0_i_1__2_n_0,word_count_next0_carry__0_i_2__2_n_0,word_count_next0_carry__0_i_3__2_n_0,word_count_next0_carry__0_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_1__2
       (.I0(sel0__0[8]),
        .O(word_count_next0_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_2__2
       (.I0(sel0__0[7]),
        .O(word_count_next0_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_3__2
       (.I0(sel0__0[6]),
        .O(word_count_next0_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__0_i_4__2
       (.I0(sel0__0[5]),
        .O(word_count_next0_carry__0_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry__1
       (.CI(word_count_next0_carry__0_n_0),
        .CO({word_count_next0_carry__1_n_0,word_count_next0_carry__1_n_1,word_count_next0_carry__1_n_2,word_count_next0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sel0__0[12:9]),
        .O(word_count_next0[12:9]),
        .S({word_count_next0_carry__1_i_1__2_n_0,word_count_next0_carry__1_i_2__2_n_0,word_count_next0_carry__1_i_3__2_n_0,word_count_next0_carry__1_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_1__2
       (.I0(sel0__0[12]),
        .O(word_count_next0_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_2__2
       (.I0(sel0__0[11]),
        .O(word_count_next0_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_3__2
       (.I0(sel0__0[10]),
        .O(word_count_next0_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__1_i_4__2
       (.I0(sel0__0[9]),
        .O(word_count_next0_carry__1_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 word_count_next0_carry__2
       (.CI(word_count_next0_carry__1_n_0),
        .CO({NLW_word_count_next0_carry__2_CO_UNCONNECTED[3:2],word_count_next0_carry__2_n_2,word_count_next0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sel0__0[14:13]}),
        .O({NLW_word_count_next0_carry__2_O_UNCONNECTED[3],word_count_next0[15:13]}),
        .S({1'b0,word_count_next0_carry__2_i_1__2_n_0,word_count_next0_carry__2_i_2__2_n_0,word_count_next0_carry__2_i_3__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__2_i_1__2
       (.I0(sel0__0[15]),
        .O(word_count_next0_carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__2_i_2__2
       (.I0(sel0__0[14]),
        .O(word_count_next0_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry__2_i_3__2
       (.I0(sel0__0[13]),
        .O(word_count_next0_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry_i_1__2
       (.I0(sel0__0[4]),
        .O(word_count_next0_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry_i_2__2
       (.I0(sel0__0[3]),
        .O(word_count_next0_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry_i_3__1
       (.I0(sel0__0[2]),
        .O(word_count_next0_carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_count_next0_carry_i_4__1
       (.I0(sel0__0[1]),
        .O(word_count_next0_carry_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\word_count_next0_inferred__0/i__carry_n_0 ,\word_count_next0_inferred__0/i__carry_n_1 ,\word_count_next0_inferred__0/i__carry_n_2 ,\word_count_next0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\udp_length_reg_reg_n_0_[5] ,\udp_length_reg_reg_n_0_[4] ,\udp_length_reg_reg_n_0_[3] ,1'b0}),
        .O(word_count_next00_in[5:2]),
        .S({i__carry_i_1__5_n_0,i__carry_i_2__4_n_0,i__carry_i_3__3_n_0,\udp_length_reg_reg_n_0_[2] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry__0 
       (.CI(\word_count_next0_inferred__0/i__carry_n_0 ),
        .CO({\word_count_next0_inferred__0/i__carry__0_n_0 ,\word_count_next0_inferred__0/i__carry__0_n_1 ,\word_count_next0_inferred__0/i__carry__0_n_2 ,\word_count_next0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({data4[1:0],\udp_length_reg_reg_n_0_[7] ,\udp_length_reg_reg_n_0_[6] }),
        .O(word_count_next00_in[9:6]),
        .S({i__carry__0_i_1__5_n_0,i__carry__0_i_2__5_n_0,i__carry__0_i_3__5_n_0,i__carry__0_i_4__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry__1 
       (.CI(\word_count_next0_inferred__0/i__carry__0_n_0 ),
        .CO({\word_count_next0_inferred__0/i__carry__1_n_0 ,\word_count_next0_inferred__0/i__carry__1_n_1 ,\word_count_next0_inferred__0/i__carry__1_n_2 ,\word_count_next0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(data4[5:2]),
        .O(word_count_next00_in[13:10]),
        .S({i__carry__1_i_1__4_n_0,i__carry__1_i_2__4_n_0,i__carry__1_i_3__4_n_0,i__carry__1_i_4__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \word_count_next0_inferred__0/i__carry__2 
       (.CI(\word_count_next0_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED [3:1],\word_count_next0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,data4[6]}),
        .O({\NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED [3:2],word_count_next00_in[15:14]}),
        .S({1'b0,1'b0,i__carry__2_i_1__3_n_0,i__carry__2_i_2__3_n_0}));
  LUT3 #(
    .INIT(8'h8B)) 
    \word_count_reg[0]_i_1__1 
       (.I0(D[0]),
        .I1(state_reg[0]),
        .I2(sel0__0[0]),
        .O(\word_count_reg[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[10]_i_1__2 
       (.I0(word_count_next00_in[10]),
        .I1(state_reg[0]),
        .I2(word_count_next0[10]),
        .O(\word_count_reg[10]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[11]_i_1__2 
       (.I0(word_count_next00_in[11]),
        .I1(state_reg[0]),
        .I2(word_count_next0[11]),
        .O(\word_count_reg[11]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[12]_i_1__2 
       (.I0(word_count_next00_in[12]),
        .I1(state_reg[0]),
        .I2(word_count_next0[12]),
        .O(\word_count_reg[12]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[13]_i_1__2 
       (.I0(word_count_next00_in[13]),
        .I1(state_reg[0]),
        .I2(word_count_next0[13]),
        .O(\word_count_reg[13]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[14]_i_1__2 
       (.I0(word_count_next00_in[14]),
        .I1(state_reg[0]),
        .I2(word_count_next0[14]),
        .O(\word_count_reg[14]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00080F00)) 
    \word_count_reg[15]_i_1__2 
       (.I0(tx_udp_payload_axis_tvalid_1),
        .I1(tx_udp_payload_axis_tready),
        .I2(state_reg[2]),
        .I3(state_reg[0]),
        .I4(state_reg[1]),
        .O(\word_count_reg[15]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[15]_i_2__2 
       (.I0(word_count_next00_in[15]),
        .I1(state_reg[0]),
        .I2(word_count_next0[15]),
        .O(\word_count_reg[15]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[1]_i_1__2 
       (.I0(\udp_length_reg_reg_n_0_[1] ),
        .I1(state_reg[0]),
        .I2(word_count_next0[1]),
        .O(\word_count_reg[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[2]_i_1__2 
       (.I0(word_count_next00_in[2]),
        .I1(state_reg[0]),
        .I2(word_count_next0[2]),
        .O(\word_count_reg[2]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[3]_i_1__2 
       (.I0(word_count_next00_in[3]),
        .I1(state_reg[0]),
        .I2(word_count_next0[3]),
        .O(\word_count_reg[3]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[4]_i_1__2 
       (.I0(word_count_next00_in[4]),
        .I1(state_reg[0]),
        .I2(word_count_next0[4]),
        .O(\word_count_reg[4]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[5]_i_1__2 
       (.I0(word_count_next00_in[5]),
        .I1(state_reg[0]),
        .I2(word_count_next0[5]),
        .O(\word_count_reg[5]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[6]_i_1__2 
       (.I0(word_count_next00_in[6]),
        .I1(state_reg[0]),
        .I2(word_count_next0[6]),
        .O(\word_count_reg[6]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[7]_i_1__2 
       (.I0(word_count_next00_in[7]),
        .I1(state_reg[0]),
        .I2(word_count_next0[7]),
        .O(\word_count_reg[7]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[8]_i_1__2 
       (.I0(word_count_next00_in[8]),
        .I1(state_reg[0]),
        .I2(word_count_next0[8]),
        .O(\word_count_reg[8]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \word_count_reg[9]_i_1__2 
       (.I0(word_count_next00_in[9]),
        .I1(state_reg[0]),
        .I2(word_count_next0[9]),
        .O(\word_count_reg[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[0] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[0]_i_1__1_n_0 ),
        .Q(sel0__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[10] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[10]_i_1__2_n_0 ),
        .Q(sel0__0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[11] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[11]_i_1__2_n_0 ),
        .Q(sel0__0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[12] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[12]_i_1__2_n_0 ),
        .Q(sel0__0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[13] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[13]_i_1__2_n_0 ),
        .Q(sel0__0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[14] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[14]_i_1__2_n_0 ),
        .Q(sel0__0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[15] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[15]_i_2__2_n_0 ),
        .Q(sel0__0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[1] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[1]_i_1__2_n_0 ),
        .Q(sel0__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[2] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[2]_i_1__2_n_0 ),
        .Q(sel0__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[3] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[3]_i_1__2_n_0 ),
        .Q(sel0__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[4] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[4]_i_1__2_n_0 ),
        .Q(sel0__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[5] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[5]_i_1__2_n_0 ),
        .Q(sel0__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[6] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[6]_i_1__2_n_0 ),
        .Q(sel0__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[7] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[7]_i_1__2_n_0 ),
        .Q(sel0__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[8] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[8]_i_1__2_n_0 ),
        .Q(sel0__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg_reg[9] 
       (.C(m_ip_payload_axis_tvalid_reg_reg_1),
        .CE(\word_count_reg[15]_i_1__2_n_0 ),
        .D(\word_count_reg[9]_i_1__2_n_0 ),
        .Q(sel0__0[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
