#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Mar 21 15:56:41 2017
# Process ID: 8488
# Current directory: D:/ZedBorad/zedboard_programmes/CPU_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11764 D:\ZedBorad\zedboard_programmes\CPU_IP\CPU_IP.xpr
# Log file: D:/ZedBorad/zedboard_programmes/CPU_IP/vivado.log
# Journal file: D:/ZedBorad/zedboard_programmes/CPU_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ZedBorad/zedboard_programmes/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/EDAtools/Vivado/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 808.547 ; gain = 123.609
update_compile_order -fileset sources_1
open_bd_design {D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:user:CPU:1.0 - CPU_0
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - IM
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - DM
Adding cell -- xilinx.com:module_ref:fre_div:1.0 - fre_div_0
Adding cell -- xilinx.com:module_ref:counter_timer:1.0 - counter_timer_0
Successfully read diagram <design_1> from BD file <D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 870.953 ; gain = 61.926
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 21 15:57:38 2017...
