# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 12:00:54 on Oct 23,2023
# vcom -reportprogress 300 -93 -work work ../../src/raminfr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity raminfr
# -- Compiling architecture rtl of raminfr
# End time: 12:00:54 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 12:00:54 on Oct 23,2023
# vcom -reportprogress 300 -93 -work work ../../src/raminfr_be.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity raminfr_be
# -- Compiling architecture rtl of raminfr_be
# End time: 12:00:54 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 12:00:54 on Oct 23,2023
# vcom -reportprogress 300 -93 -work work ../src/raminfr_be_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity raminfr_be_tb
# -- Compiling architecture arch of raminfr_be_tb
# ** Warning: ../src/raminfr_be_tb.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/raminfr_be_tb.vhd(75): (vcom-1394) Type conversion operand must be a single expression that is not a range.
# ** Error: ../src/raminfr_be_tb.vhd(76): (vcom-1600) No feasible entries for subprogram "TO_INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_UNSIGNED return NATURAL] at vhdl_src/ieee/mti_numeric_std.vhd(1449)
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_SIGNED return INTEGER] at vhdl_src/ieee/mti_numeric_std.vhd(1457)
# ** Error: ../src/raminfr_be_tb.vhd(90): (vcom-1600) No feasible entries for subprogram "TO_INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_UNSIGNED return NATURAL] at vhdl_src/ieee/mti_numeric_std.vhd(1449)
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_SIGNED return INTEGER] at vhdl_src/ieee/mti_numeric_std.vhd(1457)
# ** Error: ../src/raminfr_be_tb.vhd(91): (vcom-1600) No feasible entries for subprogram "TO_INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_UNSIGNED return NATURAL] at vhdl_src/ieee/mti_numeric_std.vhd(1449)
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_SIGNED return INTEGER] at vhdl_src/ieee/mti_numeric_std.vhd(1457)
# ** Note: ../src/raminfr_be_tb.vhd(110): VHDL Compiler exiting
# End time: 12:00:55 on Oct 23,2023, Elapsed time: 0:00:01
# Errors: 4, Warnings: 1
# ** Error: C:/Software/ModelSim/win64/vcom failed.
# Error in macro ./sim.do line 4
# C:/Software/ModelSim/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../src/raminfr_be_tb.vhd"
