

================================================================
== Vitis HLS Report for 'SCIG_CIF_0_2'
================================================================
* Date:           Mon Oct 28 13:47:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SCIG_CIF_0_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6_fu_94   |SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1_fu_103  |SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     45|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|    2|     858|   6518|    0|
|Memory           |        -|    -|      32|     64|    -|
|Multiplexer      |        -|    -|       -|    165|    -|
|Register         |        -|    -|     292|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       16|    2|    1182|   6792|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|   ~0|       1|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1_fu_103  |SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1  |       16|   0|  594|  3202|    0|
    |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6_fu_94   |SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6  |        0|   0|   99|   140|    0|
    |mul_32s_14ns_32_2_1_U10                            |mul_32s_14ns_32_2_1                     |        0|   2|  165|    50|    0|
    |mul_32s_32s_32_1_1_U11                             |mul_32s_32s_32_1_1                      |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U12                             |mul_32s_32s_32_1_1                      |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U13                             |mul_32s_32s_32_1_1                      |        0|   0|    0|  1042|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |Total                                              |                                        |       16|   2|  858|  6518|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |inElem_U  |inElem_RAM_S2P_LUTRAM_1R1W  |        0|  32|  64|    0|   256|   16|     1|         4096|
    +----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                            |        0|  32|  64|    0|   256|   16|     1|         4096|
    +----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                          Variable Name                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1_fu_103_out_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6_fu_94_out_r_TREADY   |       and|   0|  0|   2|           1|           1|
    |icmp_ln131_fu_128_p2                                            |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1                                                 |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                           |          |   0|  0|  45|          35|           4|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  87|         18|    1|         18|
    |in_r_TDATA_blk_n           |   9|          2|    1|          2|
    |in_r_TREADY_int_regslice   |  20|          4|    1|          4|
    |out_r_TDATA_blk_n          |   9|          2|    1|          2|
    |out_r_TDATA_int_regslice   |  20|          4|   64|        256|
    |out_r_TVALID_int_regslice  |  20|          4|    1|          4|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 165|         34|   69|        286|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |KER_bound_reg_206                                               |  32|   0|   32|          0|
    |KER_size_0_reg_191                                              |  32|   0|   32|          0|
    |KER_size_1_reg_201                                              |  32|   0|   32|          0|
    |ap_CS_fsm                                                       |  17|   0|   17|          0|
    |empty_reg_196                                                   |  16|   0|   16|          0|
    |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1_fu_103_ap_start_reg  |   1|   0|    1|          0|
    |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6_fu_94_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln131_reg_166                                              |   1|   0|    1|          0|
    |mul44_reg_211                                                   |  32|   0|   32|          0|
    |valIn_data_1_reg_170                                            |  32|   0|   32|          0|
    |valIn_data_2_reg_175                                            |  32|   0|   32|          0|
    |valIn_data_3_reg_181                                            |  32|   0|   32|          0|
    |valIn_data_4_reg_186                                            |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 292|   0|  292|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|  SCIG_CIF_0_2|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|  SCIG_CIF_0_2|  return value|
|in_r_TDATA    |   in|   64|          axis|          in_r|       pointer|
|in_r_TVALID   |   in|    1|          axis|          in_r|       pointer|
|in_r_TREADY   |  out|    1|          axis|          in_r|       pointer|
|out_r_TDATA   |  out|   64|          axis|         out_r|       pointer|
|out_r_TVALID  |  out|    1|          axis|         out_r|       pointer|
|out_r_TREADY  |   in|    1|          axis|         out_r|       pointer|
|padValue      |   in|   32|       ap_none|      padValue|        scalar|
+--------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 14 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 17 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%inElem = alloca i64 1"   --->   Operation 18 'alloca' 'inElem' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:75]   --->   Operation 19 'read' 'in_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%valIn_data = trunc i64 %in_r_read" [stream_convolution_slideWindow.cpp:75]   --->   Operation 20 'trunc' 'valIn_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read" [stream_convolution_slideWindow.cpp:77]   --->   Operation 21 'write' 'write_ln77' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln131 = icmp_eq  i32 %valIn_data, i32 0" [stream_convolution_slideWindow.cpp:131]   --->   Operation 22 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 23 [1/2] (1.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read" [stream_convolution_slideWindow.cpp:77]   --->   Operation 23 'write' 'write_ln77' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (1.00ns)   --->   "%in_r_read_32 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:79]   --->   Operation 24 'read' 'in_r_read_32' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%valIn_data_1 = trunc i64 %in_r_read_32" [stream_convolution_slideWindow.cpp:79]   --->   Operation 25 'trunc' 'valIn_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_32" [stream_convolution_slideWindow.cpp:81]   --->   Operation 26 'write' 'write_ln81' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 27 [1/2] (1.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_32" [stream_convolution_slideWindow.cpp:81]   --->   Operation 27 'write' 'write_ln81' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 28 [1/1] (1.00ns)   --->   "%in_r_read_33 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:83]   --->   Operation 28 'read' 'in_r_read_33' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%valIn_data_2 = trunc i64 %in_r_read_33" [stream_convolution_slideWindow.cpp:83]   --->   Operation 29 'trunc' 'valIn_data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_33" [stream_convolution_slideWindow.cpp:85]   --->   Operation 30 'write' 'write_ln85' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.00>
ST_4 : Operation 31 [1/2] (1.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_33" [stream_convolution_slideWindow.cpp:85]   --->   Operation 31 'write' 'write_ln85' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 32 [1/1] (1.00ns)   --->   "%in_r_read_34 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:87]   --->   Operation 32 'read' 'in_r_read_34' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%valIn_data_3 = trunc i64 %in_r_read_34" [stream_convolution_slideWindow.cpp:87]   --->   Operation 33 'trunc' 'valIn_data_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (1.00ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_34" [stream_convolution_slideWindow.cpp:89]   --->   Operation 34 'write' 'write_ln89' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.00>
ST_5 : Operation 35 [1/2] (1.00ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_34" [stream_convolution_slideWindow.cpp:89]   --->   Operation 35 'write' 'write_ln89' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 36 [1/1] (1.00ns)   --->   "%in_r_read_35 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:91]   --->   Operation 36 'read' 'in_r_read_35' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 37 [2/2] (1.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_35" [stream_convolution_slideWindow.cpp:93]   --->   Operation 37 'write' 'write_ln93' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.00>
ST_6 : Operation 38 [1/2] (1.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_35" [stream_convolution_slideWindow.cpp:93]   --->   Operation 38 'write' 'write_ln93' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 39 [1/1] (1.00ns)   --->   "%in_r_read_36 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:95]   --->   Operation 39 'read' 'in_r_read_36' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%valIn_data_4 = trunc i64 %in_r_read_36" [stream_convolution_slideWindow.cpp:95]   --->   Operation 40 'trunc' 'valIn_data_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [2/2] (1.00ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_36" [stream_convolution_slideWindow.cpp:97]   --->   Operation 41 'write' 'write_ln97' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.00>
ST_7 : Operation 42 [1/2] (1.00ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_36" [stream_convolution_slideWindow.cpp:97]   --->   Operation 42 'write' 'write_ln97' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 43 [1/1] (1.00ns)   --->   "%in_r_read_37 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:99]   --->   Operation 43 'read' 'in_r_read_37' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 44 [2/2] (1.00ns)   --->   "%write_ln101 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_37" [stream_convolution_slideWindow.cpp:101]   --->   Operation 44 'write' 'write_ln101' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.00>
ST_8 : Operation 45 [1/2] (1.00ns)   --->   "%write_ln101 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_37" [stream_convolution_slideWindow.cpp:101]   --->   Operation 45 'write' 'write_ln101' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 46 [1/1] (1.00ns)   --->   "%in_r_read_38 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:103]   --->   Operation 46 'read' 'in_r_read_38' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 47 [2/2] (1.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_38" [stream_convolution_slideWindow.cpp:105]   --->   Operation 47 'write' 'write_ln105' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%spectopmodule_ln66 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [stream_convolution_slideWindow.cpp:66]   --->   Operation 48 'spectopmodule' 'spectopmodule_ln66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0" [stream_convolution_slideWindow.cpp:66]   --->   Operation 49 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%padValue_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %padValue"   --->   Operation 50 'read' 'padValue_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_r"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %padValue"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %padValue, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/2] (1.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_38" [stream_convolution_slideWindow.cpp:105]   --->   Operation 57 'write' 'write_ln105' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %inElem, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %fpga_resource_hint.if.else139.2, void %if.then" [stream_convolution_slideWindow.cpp:131]   --->   Operation 59 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_data_4, i32 %valIn_data_2" [stream_convolution_slideWindow.cpp:236]   --->   Operation 60 'mul' 'KER_size_0' <Predicate = (!icmp_ln131)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specfucore_ln239 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [stream_convolution_slideWindow.cpp:239]   --->   Operation 61 'specfucore' 'specfucore_ln239' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%empty_27 = wait i32 @_ssdm_op_Wait"   --->   Operation 62 'wait' 'empty_27' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_9 : Operation 63 [2/2] (6.91ns)   --->   "%mul44 = mul i32 %valIn_data_1, i32 6520" [stream_convolution_slideWindow.cpp:79]   --->   Operation 63 'mul' 'mul44' <Predicate = (icmp_ln131)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%empty = trunc i32 %padValue_read"   --->   Operation 64 'trunc' 'empty' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%empty_26 = wait i32 @_ssdm_op_Wait"   --->   Operation 65 'wait' 'empty_26' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 66 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %KER_size_0, i32 %valIn_data_2" [stream_convolution_slideWindow.cpp:237]   --->   Operation 66 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specfucore_ln240 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [stream_convolution_slideWindow.cpp:240]   --->   Operation 67 'specfucore' 'specfucore_ln240' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 12.5>
ST_11 : Operation 68 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %KER_size_1, i32 %valIn_data_3" [stream_convolution_slideWindow.cpp:238]   --->   Operation 68 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%specfucore_ln241 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [stream_convolution_slideWindow.cpp:241]   --->   Operation 69 'specfucore' 'specfucore_ln241' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.14>
ST_12 : Operation 70 [2/2] (4.14ns)   --->   "%call_ln238 = call void @SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6, i32 %KER_bound, i64 %in_r, i64 %out_r" [stream_convolution_slideWindow.cpp:238]   --->   Operation 70 'call' 'call_ln238' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [stream_convolution_slideWindow.cpp:236]   --->   Operation 71 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin3" [stream_convolution_slideWindow.cpp:236]   --->   Operation 72 'specregionend' 'rend80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [stream_convolution_slideWindow.cpp:237]   --->   Operation 73 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin4" [stream_convolution_slideWindow.cpp:237]   --->   Operation 74 'specregionend' 'rend78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [stream_convolution_slideWindow.cpp:238]   --->   Operation 75 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [stream_convolution_slideWindow.cpp:238]   --->   Operation 76 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln238 = call void @SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6, i32 %KER_bound, i64 %in_r, i64 %out_r" [stream_convolution_slideWindow.cpp:238]   --->   Operation 77 'call' 'call_ln238' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end152"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 6.91>
ST_14 : Operation 79 [1/2] (6.91ns)   --->   "%mul44 = mul i32 %valIn_data_1, i32 6520" [stream_convolution_slideWindow.cpp:79]   --->   Operation 79 'mul' 'mul44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 4.91>
ST_15 : Operation 80 [2/2] (4.91ns)   --->   "%call_ln79 = call void @SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1, i32 %mul44, i16 %inElem, i16 %empty, i64 %in_r, i64 %out_r" [stream_convolution_slideWindow.cpp:79]   --->   Operation 80 'call' 'call_ln79' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 4.25>
ST_16 : Operation 81 [1/2] (4.25ns)   --->   "%call_ln79 = call void @SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1, i32 %mul44, i16 %inElem, i16 %empty, i64 %in_r, i64 %out_r" [stream_convolution_slideWindow.cpp:79]   --->   Operation 81 'call' 'call_ln79' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end152"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln248 = ret" [stream_convolution_slideWindow.cpp:248]   --->   Operation 83 'ret' 'ret_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ padValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inElem             (alloca         ) [ 001111111100001110]
in_r_read          (read           ) [ 001000000000000000]
valIn_data         (trunc          ) [ 000000000000000000]
icmp_ln131         (icmp           ) [ 001111111100000000]
write_ln77         (write          ) [ 000000000000000000]
in_r_read_32       (read           ) [ 000100000000000000]
valIn_data_1       (trunc          ) [ 000111111100001000]
write_ln81         (write          ) [ 000000000000000000]
in_r_read_33       (read           ) [ 000010000000000000]
valIn_data_2       (trunc          ) [ 000011111110000000]
write_ln85         (write          ) [ 000000000000000000]
in_r_read_34       (read           ) [ 000001000000000000]
valIn_data_3       (trunc          ) [ 000001111111000000]
write_ln89         (write          ) [ 000000000000000000]
in_r_read_35       (read           ) [ 000000100000000000]
write_ln93         (write          ) [ 000000000000000000]
in_r_read_36       (read           ) [ 000000010000000000]
valIn_data_4       (trunc          ) [ 000000011100000000]
write_ln97         (write          ) [ 000000000000000000]
in_r_read_37       (read           ) [ 000000001000000000]
write_ln101        (write          ) [ 000000000000000000]
in_r_read_38       (read           ) [ 000000000100000000]
spectopmodule_ln66 (spectopmodule  ) [ 000000000000000000]
specinterface_ln66 (specinterface  ) [ 000000000000000000]
padValue_read      (read           ) [ 000000000000000000]
specinterface_ln0  (specinterface  ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap    ) [ 000000000000000000]
specinterface_ln0  (specinterface  ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap    ) [ 000000000000000000]
specinterface_ln0  (specinterface  ) [ 000000000000000000]
write_ln105        (write          ) [ 000000000000000000]
specmemcore_ln0    (specmemcore    ) [ 000000000000000000]
br_ln131           (br             ) [ 000000000000000000]
KER_size_0         (mul            ) [ 000000000010000000]
specfucore_ln239   (specfucore     ) [ 000000000000000000]
empty_27           (wait           ) [ 000000000000000000]
empty              (trunc          ) [ 000000000000001110]
empty_26           (wait           ) [ 000000000000000000]
KER_size_1         (mul            ) [ 000000000001000000]
specfucore_ln240   (specfucore     ) [ 000000000000000000]
KER_bound          (mul            ) [ 000000000000110000]
specfucore_ln241   (specfucore     ) [ 000000000000000000]
rbegin3            (specregionbegin) [ 000000000000000000]
rend80             (specregionend  ) [ 000000000000000000]
rbegin4            (specregionbegin) [ 000000000000000000]
rend78             (specregionend  ) [ 000000000000000000]
rbegin             (specregionbegin) [ 000000000000000000]
rend               (specregionend  ) [ 000000000000000000]
call_ln238         (call           ) [ 000000000000000000]
br_ln0             (br             ) [ 000000000000000000]
mul44              (mul            ) [ 000000000000000110]
call_ln79          (call           ) [ 000000000000000000]
br_ln0             (br             ) [ 000000000000000000]
ret_ln248          (ret            ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="padValue">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padValue"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="inElem_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inElem/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r_read/1 in_r_read_32/2 in_r_read_33/3 in_r_read_34/4 in_r_read_35/5 in_r_read_36/6 in_r_read_37/7 in_r_read_38/8 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="64" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln77/1 write_ln81/2 write_ln85/3 write_ln89/4 write_ln93/5 write_ln97/6 write_ln101/7 write_ln105/8 "/>
</bind>
</comp>

<comp id="88" class="1004" name="padValue_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="padValue_read/9 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="0" index="2" bw="64" slack="0"/>
<pin id="98" dir="0" index="3" bw="64" slack="0"/>
<pin id="99" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln238/12 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="1"/>
<pin id="106" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="107" dir="0" index="3" bw="16" slack="2"/>
<pin id="108" dir="0" index="4" bw="64" slack="0"/>
<pin id="109" dir="0" index="5" bw="64" slack="0"/>
<pin id="110" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/15 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="7"/>
<pin id="116" dir="0" index="1" bw="14" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul44/9 "/>
</bind>
</comp>

<comp id="119" class="1005" name="reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_r_read in_r_read_32 in_r_read_33 in_r_read_34 in_r_read_35 in_r_read_36 in_r_read_37 in_r_read_38 "/>
</bind>
</comp>

<comp id="124" class="1004" name="valIn_data_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln131_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="valIn_data_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="valIn_data_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_2/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="valIn_data_3_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_3/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="valIn_data_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_4/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="KER_size_0_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="3"/>
<pin id="152" dir="0" index="1" bw="32" slack="6"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/9 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="KER_size_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="0" index="1" bw="32" slack="7"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/10 "/>
</bind>
</comp>

<comp id="162" class="1004" name="KER_bound_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="0" index="1" bw="32" slack="7"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/11 "/>
</bind>
</comp>

<comp id="166" class="1005" name="icmp_ln131_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="8"/>
<pin id="168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln131 "/>
</bind>
</comp>

<comp id="170" class="1005" name="valIn_data_1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="7"/>
<pin id="172" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="valIn_data_1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="valIn_data_2_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="6"/>
<pin id="177" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="valIn_data_2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="valIn_data_3_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="7"/>
<pin id="183" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="valIn_data_3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="valIn_data_4_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="3"/>
<pin id="188" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="valIn_data_4 "/>
</bind>
</comp>

<comp id="191" class="1005" name="KER_size_0_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="196" class="1005" name="empty_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="2"/>
<pin id="198" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="201" class="1005" name="KER_size_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="KER_bound_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="211" class="1005" name="mul44_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul44 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="74" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="56" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="111"><net_src comp="68" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="103" pin=4"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="103" pin=5"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="74" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="127"><net_src comp="74" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="74" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="74" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="74" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="74" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="88" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="128" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="134" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="178"><net_src comp="138" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="184"><net_src comp="142" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="189"><net_src comp="146" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="194"><net_src comp="150" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="199"><net_src comp="154" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="103" pin=3"/></net>

<net id="204"><net_src comp="158" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="209"><net_src comp="162" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="214"><net_src comp="114" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="103" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 3 4 5 6 7 8 9 12 13 15 16 }
 - Input state : 
	Port: SCIG_CIF_0_2 : in_r | {1 2 3 4 5 6 7 8 12 13 15 16 }
	Port: SCIG_CIF_0_2 : padValue | {9 }
  - Chain level:
	State 1
		icmp_ln131 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		specfucore_ln239 : 1
	State 10
		specfucore_ln240 : 1
	State 11
		specfucore_ln241 : 1
	State 12
	State 13
		rend80 : 1
		rend78 : 1
		rend : 1
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |  grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6_fu_94 |    0    |    0    |    0    |    96   |    78   |    0    |
|          | grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1_fu_103 |    16   |    0    |  20.749 |   1312  |   1861  |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                     grp_fu_114                    |    0    |    2    |    0    |   165   |    50   |    0    |
|    mul   |                 KER_size_0_fu_150                 |    0    |    0    |    0    |    0    |   1042  |    0    |
|          |                 KER_size_1_fu_158                 |    0    |    0    |    0    |    0    |   1042  |    0    |
|          |                  KER_bound_fu_162                 |    0    |    0    |    0    |    0    |   1042  |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                 icmp_ln131_fu_128                 |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |                   grp_read_fu_74                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |              padValue_read_read_fu_88             |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |                  grp_write_fu_80                  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 valIn_data_fu_124                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                valIn_data_1_fu_134                |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                valIn_data_2_fu_138                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                valIn_data_3_fu_142                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                valIn_data_4_fu_146                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    empty_fu_154                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                   |    16   |    2    |  20.749 |   1573  |   5154  |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------+--------+--------+
|      |   FF   |   LUT  |
+------+--------+--------+
|inElem|   32   |   64   |
+------+--------+--------+
| Total|   32   |   64   |
+------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  KER_bound_reg_206 |   32   |
| KER_size_0_reg_191 |   32   |
| KER_size_1_reg_201 |   32   |
|    empty_reg_196   |   16   |
| icmp_ln131_reg_166 |    1   |
|    mul44_reg_211   |   32   |
|       reg_119      |   64   |
|valIn_data_1_reg_170|   32   |
|valIn_data_2_reg_175|   32   |
|valIn_data_3_reg_181|   32   |
|valIn_data_4_reg_186|   32   |
+--------------------+--------+
|        Total       |   337  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_80 |  p2  |   2  |  64  |   128  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   128  ||  1.588  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   16   |    2   |   20   |  1573  |  5154  |    0   |
|   Memory  |    -   |    -   |    -   |   32   |   64   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   337  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   16   |    2   |   22   |  1942  |  5227  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
