{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706017295214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706017295216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 14:41:35 2024 " "Processing started: Tue Jan 23 14:41:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706017295216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706017295216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NESFPGA -c NESFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off NESFPGA -c NESFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706017295216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/predecode_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/predecode_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode_register-Behavioral " "Found design unit 1: predecode_register-Behavioral" {  } { { "VHDL/predecode_register.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/predecode_register.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324527 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode_register " "Found entity 1: predecode_register" {  } { { "VHDL/predecode_register.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/predecode_register.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706017324527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/package_opcode_determination.vhd 2 0 " "Found 2 design units, including 0 entities, in source file VHDL/package_opcode_determination.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_opcode_determination " "Found design unit 1: package_opcode_determination" {  } { { "VHDL/package_opcode_determination.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/package_opcode_determination.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 package_opcode_determination-body " "Found design unit 2: package_opcode_determination-body" {  } { { "VHDL/package_opcode_determination.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/package_opcode_determination.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706017324572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/package_flags_influence.vhd 2 0 " "Found 2 design units, including 0 entities, in source file VHDL/package_flags_influence.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_flags_influence " "Found design unit 1: package_flags_influence" {  } { { "VHDL/package_flags_influence.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/package_flags_influence.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 package_flags_influence-body " "Found design unit 2: package_flags_influence-body" {  } { { "VHDL/package_flags_influence.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/package_flags_influence.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706017324625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/package_cycles_required.vhd 2 0 " "Found 2 design units, including 0 entities, in source file VHDL/package_cycles_required.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_cycles_required " "Found design unit 1: package_cycles_required" {  } { { "VHDL/package_cycles_required.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/package_cycles_required.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 package_cycles_required-body " "Found design unit 2: package_cycles_required-body" {  } { { "VHDL/package_cycles_required.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/package_cycles_required.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706017324677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/predecode_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/predecode_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode_logic-Behavioral " "Found design unit 1: predecode_logic-Behavioral" {  } { { "VHDL/predecode_logic.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/predecode_logic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324716 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode_logic " "Found entity 1: predecode_logic" {  } { { "VHDL/predecode_logic.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/predecode_logic.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706017324716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-Behavioral " "Found design unit 1: instruction_register-Behavioral" {  } { { "VHDL/instruction_register.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/instruction_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324759 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "VHDL/instruction_register.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/instruction_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706017324759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/timing_generation_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/timing_generation_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timing_generation_logic-Behavioral " "Found design unit 1: timing_generation_logic-Behavioral" {  } { { "VHDL/timing_generation_logic.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/timing_generation_logic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324808 ""} { "Info" "ISGN_ENTITY_NAME" "1 timing_generation_logic " "Found entity 1: timing_generation_logic" {  } { { "VHDL/timing_generation_logic.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/timing_generation_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706017324808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/package_addressing_mode_determination.vhd 2 0 " "Found 2 design units, including 0 entities, in source file VHDL/package_addressing_mode_determination.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_addressing_mode_determination " "Found design unit 1: package_addressing_mode_determination" {  } { { "VHDL/package_addressing_mode_determination.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/package_addressing_mode_determination.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324851 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 package_addressing_mode_determination-body " "Found design unit 2: package_addressing_mode_determination-body" {  } { { "VHDL/package_addressing_mode_determination.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/package_addressing_mode_determination.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706017324851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706017324851 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "package_addressing_mode_determination predecode_logic.vhd(24) " "VHDL error at predecode_logic.vhd(24): object \"package_addressing_mode_determination\" is used but not declared" {  } { { "VHDL/predecode_logic.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/VHDL/Predecode/VHDL/predecode_logic.vhd" 24 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1706017324865 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706017325181 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 23 14:42:05 2024 " "Processing ended: Tue Jan 23 14:42:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706017325181 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706017325181 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706017325181 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706017325181 ""}
