{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601139959975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601139959997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 26 14:05:59 2020 " "Processing started: Sat Sep 26 14:05:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601139959997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601139959997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula03 -c Aula03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula03 -c Aula03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601139959997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601139961177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula03.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula03.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula03-rtl " "Found design unit 1: Aula03-rtl" {  } { { "Aula03.vhd" "" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/Aula03.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601139971225 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula03 " "Found entity 1: Aula03" {  } { { "Aula03.vhd" "" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/Aula03.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601139971225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601139971225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unsigned_adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_adder_subtractor-rtl " "Found design unit 1: unsigned_adder_subtractor-rtl" {  } { { "unsigned_adder_subtractor.vhd" "" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/unsigned_adder_subtractor.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601139971232 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_adder_subtractor " "Found entity 1: unsigned_adder_subtractor" {  } { { "unsigned_adder_subtractor.vhd" "" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/unsigned_adder_subtractor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601139971232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601139971232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601139971238 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601139971238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601139971238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2-comportamento " "Found design unit 1: muxGenerico2-comportamento" {  } { { "muxGenerico2.vhd" "" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/muxGenerico2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601139971244 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2 " "Found entity 1: muxGenerico2" {  } { { "muxGenerico2.vhd" "" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/muxGenerico2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601139971244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601139971244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaDescida " "Found design unit 1: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601139971250 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601139971250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601139971250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-assincrona " "Found design unit 1: memoria-assincrona" {  } { { "memoria.vhd" "" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/memoria.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601139971256 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601139971256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601139971256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mef.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEF-rtl " "Found design unit 1: MEF-rtl" {  } { { "MEF.vhd" "" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/MEF.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601139971262 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEF " "Found entity 1: MEF" {  } { { "MEF.vhd" "" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/MEF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601139971262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601139971262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula03 " "Elaborating entity \"Aula03\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601139971321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2 muxGenerico2:muxIN_A " "Elaborating entity \"muxGenerico2\" for hierarchy \"muxGenerico2:muxIN_A\"" {  } { { "Aula03.vhd" "muxIN_A" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/Aula03.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601139971335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_adder_subtractor unsigned_adder_subtractor:ULA " "Elaborating entity \"unsigned_adder_subtractor\" for hierarchy \"unsigned_adder_subtractor:ULA\"" {  } { { "Aula03.vhd" "ULA" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/Aula03.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601139971344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:regA " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:regA\"" {  } { { "Aula03.vhd" "regA" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/Aula03.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601139971353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorCLK A:bordadescida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordadescida\" for hierarchy \"edgeDetector:detectorCLK\"" {  } { { "Aula03.vhd" "detectorCLK" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/Aula03.vhd" 81 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601139971364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF MEF:maqEstados " "Elaborating entity \"MEF\" for hierarchy \"MEF:maqEstados\"" {  } { { "Aula03.vhd" "maqEstados" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/Aula03.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601139971374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria MEF:maqEstados\|memoria:memoria1 " "Elaborating entity \"memoria\" for hierarchy \"MEF:maqEstados\|memoria:memoria1\"" {  } { { "MEF.vhd" "memoria1" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/MEF.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601139971383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico MEF:maqEstados\|registradorGenerico:regA " "Elaborating entity \"registradorGenerico\" for hierarchy \"MEF:maqEstados\|registradorGenerico:regA\"" {  } { { "MEF.vhd" "regA" { Text "C:/intelFPGA_lite/17.1/Aula03/Aula03_restored/MEF.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601139971395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601139971938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601139972492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601139972492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601139972997 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601139972997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601139972997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601139972997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601139973009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 14:06:13 2020 " "Processing ended: Sat Sep 26 14:06:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601139973009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601139973009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601139973009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601139973009 ""}
