Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May  1 23:02:13 2025
| Host         : BOOK-CTJOQLMG70 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.329        0.000                      0                 2490        0.045        0.000                      0                 2490        3.750        0.000                       0                  1154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.329        0.000                      0                 2490        0.045        0.000                      0                 2490        3.750        0.000                       0                  1154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 1.875ns (20.015%)  route 7.493ns (79.985%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=93, routed)          1.503     7.070    U_Core/U_ControlUnit/Q[2]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.327     7.397 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.050     8.447    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.326     8.773 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.565     9.339    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.463 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.489     9.951    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.075 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.588    10.663    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.787 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=63, routed)          1.377    12.164    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.288 r  U_Core/U_ControlUnit/q[3]_i_3/O
                         net (fo=1, routed)           0.656    12.944    U_Core/U_ControlUnit/q[3]_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124    13.068 r  U_Core/U_ControlUnit/q[3]_i_1/O
                         net (fo=2, routed)           0.724    13.793    U_Core/U_ControlUnit/q_reg[31][1]
    SLICE_X51Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.917 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.539    14.456    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIB1
    SLICE_X52Y36         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.447    14.788    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X52Y36         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X52Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.785    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -14.456    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 1.875ns (20.013%)  route 7.494ns (79.987%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=93, routed)          1.503     7.070    U_Core/U_ControlUnit/Q[2]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.327     7.397 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.050     8.447    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.326     8.773 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.565     9.339    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.463 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.489     9.951    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.075 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.588    10.663    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.787 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=63, routed)          1.377    12.164    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.288 r  U_Core/U_ControlUnit/q[3]_i_3/O
                         net (fo=1, routed)           0.656    12.944    U_Core/U_ControlUnit/q[3]_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124    13.068 r  U_Core/U_ControlUnit/q[3]_i_1/O
                         net (fo=2, routed)           0.724    13.793    U_Core/U_ControlUnit/q_reg[31][1]
    SLICE_X51Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.917 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.540    14.457    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIB1
    SLICE_X52Y38         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.449    14.790    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X52Y38         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X52Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.787    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -14.457    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 1.875ns (19.972%)  route 7.513ns (80.028%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=93, routed)          1.503     7.070    U_Core/U_ControlUnit/Q[2]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.327     7.397 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.050     8.447    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.326     8.773 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.565     9.339    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.463 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.489     9.951    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.075 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.588    10.663    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.787 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=63, routed)          1.114    11.901    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[29]_4
    SLICE_X44Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.025 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[2]_i_5/O
                         net (fo=1, routed)           0.722    12.747    U_Core/U_ControlUnit/q_reg[2]_2
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.871 r  U_Core/U_ControlUnit/q[2]_i_1/O
                         net (fo=2, routed)           0.809    13.680    U_Core/U_ControlUnit/q_reg[31][0]
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.124    13.804 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.672    14.476    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIB0
    SLICE_X52Y36         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.447    14.788    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X52Y36         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X52Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.828    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 1.875ns (20.022%)  route 7.490ns (79.978%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=93, routed)          1.503     7.070    U_Core/U_ControlUnit/Q[2]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.327     7.397 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.050     8.447    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.326     8.773 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.565     9.339    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.463 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.489     9.951    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.075 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.588    10.663    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.787 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=63, routed)          1.114    11.901    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[29]_4
    SLICE_X44Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.025 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[2]_i_5/O
                         net (fo=1, routed)           0.722    12.747    U_Core/U_ControlUnit/q_reg[2]_2
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.871 r  U_Core/U_ControlUnit/q[2]_i_1/O
                         net (fo=2, routed)           0.809    13.680    U_Core/U_ControlUnit/q_reg[31][0]
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.124    13.804 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.649    14.453    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIB0
    SLICE_X52Y38         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.449    14.790    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X52Y38         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X52Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.830    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.453    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 1.875ns (20.182%)  route 7.415ns (79.818%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=93, routed)          1.503     7.070    U_Core/U_ControlUnit/Q[2]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.327     7.397 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.050     8.447    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.326     8.773 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.565     9.339    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.463 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.489     9.951    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.075 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.588    10.663    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.787 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=63, routed)          1.026    11.814    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.124    11.938 r  U_Core/U_ControlUnit/q[7]_i_3/O
                         net (fo=1, routed)           0.653    12.591    U_Core/U_ControlUnit/q[7]_i_3_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.715 r  U_Core/U_ControlUnit/q[7]_i_1/O
                         net (fo=2, routed)           0.879    13.594    U_Core/U_ControlUnit/q_reg[31][5]
    SLICE_X51Y38         LUT6 (Prop_lut6_I4_O)        0.124    13.718 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.661    14.379    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIA1
    SLICE_X52Y39         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.450    14.791    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y39         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X52Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.758    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -14.379    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 1.875ns (20.271%)  route 7.375ns (79.729%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=93, routed)          1.503     7.070    U_Core/U_ControlUnit/Q[2]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.327     7.397 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.050     8.447    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.326     8.773 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.565     9.339    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.463 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.489     9.951    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.075 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.588    10.663    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.787 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=63, routed)          1.135    11.922    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I1_O)        0.124    12.046 r  U_Core/U_ControlUnit/q[5]_i_3/O
                         net (fo=1, routed)           0.444    12.490    U_Core/U_ControlUnit/q[5]_i_3_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.614 r  U_Core/U_ControlUnit/q[5]_i_1/O
                         net (fo=2, routed)           0.842    13.457    U_Core/U_ControlUnit/q_reg[31][3]
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.124    13.581 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.758    14.338    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIC1
    SLICE_X52Y38         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.449    14.790    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X52Y38         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X52Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.766    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 1.875ns (20.436%)  route 7.300ns (79.564%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=93, routed)          1.503     7.070    U_Core/U_ControlUnit/Q[2]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.327     7.397 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.050     8.447    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.326     8.773 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.565     9.339    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.463 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.489     9.951    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.075 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.588    10.663    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.787 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=63, routed)          1.295    12.082    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.206 r  U_Core/U_ControlUnit/q[13]_i_3/O
                         net (fo=1, routed)           0.434    12.640    U_Core/U_ControlUnit/q[13]_i_3_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.764 r  U_Core/U_ControlUnit/q[13]_i_1/O
                         net (fo=2, routed)           0.869    13.633    U_Core/U_ControlUnit/q_reg[31][11]
    SLICE_X54Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.757 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.506    14.263    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIA1
    SLICE_X52Y43         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.452    14.793    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X52Y43         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X52Y43         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.760    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 1.875ns (20.461%)  route 7.289ns (79.539%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=93, routed)          1.503     7.070    U_Core/U_ControlUnit/Q[2]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.327     7.397 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.050     8.447    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.326     8.773 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.565     9.339    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.463 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.489     9.951    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.075 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.588    10.663    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.787 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=63, routed)          1.318    12.105    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.229 r  U_Core/U_ControlUnit/q[11]_i_3/O
                         net (fo=1, routed)           0.406    12.636    U_Core/U_ControlUnit/q[11]_i_3_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.760 r  U_Core/U_ControlUnit/q[11]_i_1/O
                         net (fo=2, routed)           0.733    13.492    U_Core/U_ControlUnit/q_reg[31][9]
    SLICE_X52Y41         LUT6 (Prop_lut6_I4_O)        0.124    13.616 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.636    14.252    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIC1
    SLICE_X52Y39         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.450    14.791    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y39         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X52Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.767    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                         -14.252    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 1.875ns (20.584%)  route 7.234ns (79.416%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=93, routed)          1.503     7.070    U_Core/U_ControlUnit/Q[2]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.327     7.397 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.050     8.447    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.326     8.773 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.565     9.339    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.463 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.489     9.951    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.075 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.588    10.663    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.787 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=63, routed)          1.026    11.814    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.124    11.938 r  U_Core/U_ControlUnit/q[7]_i_3/O
                         net (fo=1, routed)           0.653    12.591    U_Core/U_ControlUnit/q[7]_i_3_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.715 r  U_Core/U_ControlUnit/q[7]_i_1/O
                         net (fo=2, routed)           0.879    13.594    U_Core/U_ControlUnit/q_reg[31][5]
    SLICE_X51Y38         LUT6 (Prop_lut6_I4_O)        0.124    13.718 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.480    14.197    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIA1
    SLICE_X52Y40         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.450    14.791    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X52Y40         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X52Y40         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.758    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -14.197    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 1.875ns (20.598%)  route 7.228ns (79.402%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.567     5.088    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=93, routed)          1.503     7.070    U_Core/U_ControlUnit/Q[2]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.327     7.397 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.050     8.447    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.326     8.773 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.565     9.339    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.124     9.463 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.489     9.951    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.075 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.588    10.663    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.787 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=63, routed)          1.070    11.857    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.124    11.981 r  U_Core/U_ControlUnit/q[25]_i_3/O
                         net (fo=1, routed)           0.444    12.425    U_Core/U_ControlUnit/q[25]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.549 r  U_Core/U_ControlUnit/q[25]_i_1/O
                         net (fo=2, routed)           0.987    13.536    U_Core/U_ControlUnit/q_reg[31][23]
    SLICE_X52Y48         LUT6 (Prop_lut6_I4_O)        0.124    13.660 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.531    14.191    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X52Y47         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        1.453    14.794    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y47         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.761    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.366%)  route 0.224ns (54.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.594     1.477    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X62Y50         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[31]/Q
                         net (fo=1, routed)           0.224     1.842    U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[31]
    SLICE_X62Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.887 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[31]_i_2__1/O
                         net (fo=1, routed)           0.000     1.887    U_GPIOC/U_APB_Intf_GPIO/p_0_in[31]
    SLICE_X62Y49         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.867     1.994    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[31]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)         0.092     1.842    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.822%)  route 0.248ns (57.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.593     1.476    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X58Y50         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[28]/Q
                         net (fo=1, routed)           0.248     1.866    U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[28]
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.911 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[28]_i_1__2/O
                         net (fo=1, routed)           0.000     1.911    U_GPIOD/U_APB_Intf_GPIO/p_0_in[28]
    SLICE_X58Y49         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.865     1.992    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[28]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.092     1.840    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.450%)  route 0.216ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X55Y35         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_APB_Master/temp_addr_reg_reg[7]/Q
                         net (fo=1, routed)           0.216     1.803    U_RAM/ADDRARDADDR[5]
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.710    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.124%)  route 0.229ns (61.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X55Y35         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_APB_Master/temp_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.229     1.815    U_RAM/ADDRARDADDR[6]
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.710    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.595     1.478    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[14]/Q
                         net (fo=1, routed)           0.054     1.673    U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[14]
    SLICE_X64Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.718 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[14]_i_1__1/O
                         net (fo=1, routed)           0.000     1.718    U_GPIOC/U_APB_Intf_GPIO/p_0_in[14]
    SLICE_X64Y43         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.866     1.993    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[14]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.121     1.612    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.592     1.475    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[8]/Q
                         net (fo=1, routed)           0.054     1.670    U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[8]
    SLICE_X64Y37         LUT4 (Prop_lut4_I2_O)        0.045     1.715 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.715    U_GPIOC/U_APB_Intf_GPIO/p_0_in[8]
    SLICE_X64Y37         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.862     1.989    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[8]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.121     1.609    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.593     1.476    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y41         FDCE                                         r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[19]/Q
                         net (fo=1, routed)           0.054     1.671    u_fnd_pp/U_APB_Intf_GPIO/slv_reg2[19]
    SLICE_X60Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.716 r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA[19]_i_1__3/O
                         net (fo=1, routed)           0.000     1.716    u_fnd_pp/U_APB_Intf_GPIO/p_0_in[19]
    SLICE_X60Y41         FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.863     1.990    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[19]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y41         FDRE (Hold_fdre_C_D)         0.121     1.610    u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.681%)  route 0.351ns (71.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_APB_Master/temp_wdata_reg_reg[7]/Q
                         net (fo=14, routed)          0.351     1.937    U_RAM/Q[7]
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.823    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.148ns (35.095%)  route 0.274ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.564     1.447    U_APB_Master/clk_IBUF_BUFG
    SLICE_X56Y35         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  U_APB_Master/temp_wdata_reg_reg[8]/Q
                         net (fo=14, routed)          0.274     1.869    U_RAM/Q[8]
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.508    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.751    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.761%)  route 0.220ns (57.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y36         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_APB_Master/temp_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.220     1.829    U_RAM/ADDRARDADDR[8]
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1153, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.710    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y48   U_APB_Master/temp_wdata_reg_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y43   U_APB_Master/temp_wdata_reg_reg[28]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y49   U_APB_Master/temp_wdata_reg_reg[29]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y35   U_APB_Master/temp_wdata_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y43   U_APB_Master/temp_wdata_reg_reg[30]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y44   U_APB_Master/temp_wdata_reg_reg[31]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y35   U_APB_Master/temp_wdata_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y35   U_APB_Master/temp_wdata_reg_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y36   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y36   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y36   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y36   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y36   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y36   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y36   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y36   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y36   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y36   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y39   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y40   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA/CLK



