// Seed: 493042477
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_2;
  logic id_8;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri0 id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_3,
      id_4,
      id_3
  );
  output wire id_3;
  inout wor id_2;
  input wire id_1;
  assign id_2 = id_1 + 1;
  assign id_4 = -1;
  logic id_5;
  assign id_5 = -1;
endmodule
