
verilog initializing variable test bench reading file data

// ug901-vivado-synthesis.pdf
// pag 122

https://electronics.stackexchange.com/questions/181951/how-to-read-hexadecimal-data-from-text-file-and-write-in-into-memory-in-verilog

Using Verilog for Testbenches
Design of Digital Circuits 2014
Srdjan Capkun
Frank K. GÃ¼rkaynak
http://www.syssec.ethz.ch/education/Digitaltechnik_14

