{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629241339984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629241339984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 18 11:02:19 2021 " "Processing started: Wed Aug 18 11:02:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629241339984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1629241339984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_UART_Servo_Controller -c FPGA_UART_Servo_Controller " "Command: quartus_sta FPGA_UART_Servo_Controller -c FPGA_UART_Servo_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1629241339984 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1629241340099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1629241340278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1629241340278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629241340331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629241340331 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE_NANO.SDC " "Synopsys Design Constraints File file not found: 'DE_NANO.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1629241340549 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1629241340550 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pwmClkGen:inst1\|pwmClk pwmClkGen:inst1\|pwmClk " "create_clock -period 1.000 -name pwmClkGen:inst1\|pwmClk pwmClkGen:inst1\|pwmClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1629241340551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1629241340551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uartReciever:inst2\|rxCompleteFlag uartReciever:inst2\|rxCompleteFlag " "create_clock -period 1.000 -name uartReciever:inst2\|rxCompleteFlag uartReciever:inst2\|rxCompleteFlag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1629241340551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudClkGen:inst\|baudClk baudClkGen:inst\|baudClk " "create_clock -period 1.000 -name baudClkGen:inst\|baudClk baudClkGen:inst\|baudClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1629241340551 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629241340551 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1629241340552 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629241340553 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1629241340554 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1629241340564 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1629241340596 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629241340596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.182 " "Worst-case setup slack is -3.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.182             -58.286 pwmClkGen:inst1\|pwmClk  " "   -3.182             -58.286 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.353             -57.435 baudClkGen:inst\|baudClk  " "   -2.353             -57.435 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.663             -15.335 CLOCK_50  " "   -1.663             -15.335 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.466             -27.427 uartReciever:inst2\|rxCompleteFlag  " "   -1.466             -27.427 uartReciever:inst2\|rxCompleteFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629241340605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 baudClkGen:inst\|baudClk  " "    0.343               0.000 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 uartReciever:inst2\|rxCompleteFlag  " "    0.488               0.000 uartReciever:inst2\|rxCompleteFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 CLOCK_50  " "    0.556               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.993               0.000 pwmClkGen:inst1\|pwmClk  " "    0.993               0.000 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629241340619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629241340623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629241340631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.000 CLOCK_50  " "   -3.000             -17.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 baudClkGen:inst\|baudClk  " "   -1.000             -44.000 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 pwmClkGen:inst1\|pwmClk  " "   -1.000             -33.000 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 uartReciever:inst2\|rxCompleteFlag  " "   -1.000             -22.000 uartReciever:inst2\|rxCompleteFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241340636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629241340636 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1629241340784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1629241340806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1629241341155 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629241341188 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1629241341198 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629241341198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.729 " "Worst-case setup slack is -2.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.729             -49.033 pwmClkGen:inst1\|pwmClk  " "   -2.729             -49.033 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.029             -46.965 baudClkGen:inst\|baudClk  " "   -2.029             -46.965 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.388             -12.342 CLOCK_50  " "   -1.388             -12.342 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.254             -22.861 uartReciever:inst2\|rxCompleteFlag  " "   -1.254             -22.861 uartReciever:inst2\|rxCompleteFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629241341202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 baudClkGen:inst\|baudClk  " "    0.300               0.000 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 uartReciever:inst2\|rxCompleteFlag  " "    0.394               0.000 uartReciever:inst2\|rxCompleteFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 CLOCK_50  " "    0.500               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.918               0.000 pwmClkGen:inst1\|pwmClk  " "    0.918               0.000 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629241341209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629241341216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629241341222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.000 CLOCK_50  " "   -3.000             -17.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 baudClkGen:inst\|baudClk  " "   -1.000             -44.000 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 pwmClkGen:inst1\|pwmClk  " "   -1.000             -33.000 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 uartReciever:inst2\|rxCompleteFlag  " "   -1.000             -22.000 uartReciever:inst2\|rxCompleteFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629241341228 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1629241341326 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629241341403 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1629241341405 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629241341405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.342 " "Worst-case setup slack is -1.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.342             -18.917 pwmClkGen:inst1\|pwmClk  " "   -1.342             -18.917 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948             -16.146 baudClkGen:inst\|baudClk  " "   -0.948             -16.146 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.515              -2.132 CLOCK_50  " "   -0.515              -2.132 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424              -6.194 uartReciever:inst2\|rxCompleteFlag  " "   -0.424              -6.194 uartReciever:inst2\|rxCompleteFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629241341411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 baudClkGen:inst\|baudClk  " "    0.179               0.000 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 uartReciever:inst2\|rxCompleteFlag  " "    0.193               0.000 uartReciever:inst2\|rxCompleteFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 CLOCK_50  " "    0.297               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519               0.000 pwmClkGen:inst1\|pwmClk  " "    0.519               0.000 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629241341419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629241341426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629241341433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.951 CLOCK_50  " "   -3.000             -20.951 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 baudClkGen:inst\|baudClk  " "   -1.000             -44.000 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 pwmClkGen:inst1\|pwmClk  " "   -1.000             -33.000 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 uartReciever:inst2\|rxCompleteFlag  " "   -1.000             -22.000 uartReciever:inst2\|rxCompleteFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629241341439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629241341439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1629241342064 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1629241342064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629241342182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 18 11:02:22 2021 " "Processing ended: Wed Aug 18 11:02:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629241342182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629241342182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629241342182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1629241342182 ""}
