/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az96-839
+ date
Thu Oct 14 20:52:17 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1634244737
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Oct 14 2021 (20:44:31)
Run date:          Oct 14 2021 (20:52:18+0000)
Run host:          fv-az96-839.m4cgkdvplvgupd014rd20bgx3d.gx.internal.cloudapp.net (pid=101006)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az96-839
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120800KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=09521f18-9875-394f-8824-b6887cebbd34, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1042-azure, OSVersion="#45~20.04.1-Ubuntu SMP Wed Sep 15 14:24:15 UTC 2021", HostName=fv-az96-839, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120800KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00305712 sec
      iterations=10000000... time=0.0309373 sec
      iterations=100000000... time=0.30136 sec
      iterations=400000000... time=1.21085 sec
      iterations=400000000... time=0.927361 sec
      result: 2.82195 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00324722 sec
      iterations=10000000... time=0.0362296 sec
      iterations=100000000... time=0.314872 sec
      iterations=300000000... time=0.973055 sec
      iterations=600000000... time=1.9412 sec
      result: 9.89081 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187651 sec
      iterations=10000000... time=0.0190327 sec
      iterations=100000000... time=0.202274 sec
      iterations=500000000... time=1.02652 sec
      result: 7.7933 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000139201 sec
      iterations=10000... time=0.00132171 sec
      iterations=100000... time=0.0142992 sec
      iterations=1000000... time=0.153268 sec
      iterations=7000000... time=1.0594 sec
      result: 1.51343 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000575803 sec
      iterations=10000... time=0.00530533 sec
      iterations=100000... time=0.0519281 sec
      iterations=1000000... time=0.516864 sec
      iterations=2000000... time=1.0682 sec
      result: 5.34101 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.97e-05 sec
      iterations=1000... time=0.00109071 sec
      iterations=10000... time=0.00293822 sec
      iterations=100000... time=0.0367129 sec
      iterations=1000000... time=0.326756 sec
      iterations=3000000... time=0.883878 sec
      iterations=6000000... time=1.77376 sec
      result: 83.132 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.6e-06 sec
      iterations=10... time=6.0901e-05 sec
      iterations=100... time=0.000532303 sec
      iterations=1000... time=0.00585664 sec
      iterations=10000... time=0.0532379 sec
      iterations=100000... time=0.523123 sec
      iterations=200000... time=1.05142 sec
      result: 37.3984 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=3.08e-05 sec
      iterations=100000... time=0.000297502 sec
      iterations=1000000... time=0.00298252 sec
      iterations=10000000... time=0.0305964 sec
      iterations=100000000... time=0.308483 sec
      iterations=400000000... time=1.21421 sec
      result: 0.379441 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.1e-05 sec
      iterations=10000... time=0.000199501 sec
      iterations=100000... time=0.00183091 sec
      iterations=1000000... time=0.0182388 sec
      iterations=10000000... time=0.179718 sec
      iterations=60000000... time=1.0795 sec
      result: 2.24897 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=6e-06 sec
      iterations=100... time=5.84e-05 sec
      iterations=1000... time=0.000597604 sec
      iterations=10000... time=0.00584584 sec
      iterations=100000... time=0.0609014 sec
      iterations=1000000... time=0.571564 sec
      iterations=2000000... time=1.14964 sec
      result: 42.7543 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.401e-06 sec
      iterations=10... time=7.29e-05 sec
      iterations=100... time=0.000728705 sec
      iterations=1000... time=0.00754045 sec
      iterations=10000... time=0.0831471 sec
      iterations=100000... time=0.795297 sec
      iterations=200000... time=1.60593 sec
      result: 24.4852 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.73e-05 sec
      iterations=10... time=0.000205501 sec
      iterations=100... time=0.00213781 sec
      iterations=1000... time=0.0208694 sec
      iterations=10000... time=0.212211 sec
      iterations=50000... time=1.04594 sec
      result: 0.0826052 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.0001164 sec
      iterations=10... time=0.000810306 sec
      iterations=100... time=0.00739385 sec
      iterations=1000... time=0.0799843 sec
      iterations=10000... time=0.772899 sec
      iterations=20000... time=1.50301 sec
      result: 0.161901 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00422903 sec
      iterations=10... time=0.0418483 sec
      iterations=100... time=0.424856 sec
      iterations=300... time=1.22143 sec
      result: 0.363888 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00280987 sec
      iterations=10000000... time=0.0306849 sec
      iterations=100000000... time=0.30521 sec
      iterations=400000000... time=1.24065 sec
      iterations=400000000... time=0.931382 sec
      result: 2.58674 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00325322 sec
      iterations=10000000... time=0.0338096 sec
      iterations=100000000... time=0.332841 sec
      iterations=300000000... time=1.00259 sec
      result: 9.57522 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00201706 sec
      iterations=10000000... time=0.0209999 sec
      iterations=100000000... time=0.203946 sec
      iterations=500000000... time=1.04181 sec
      result: 7.67894 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.00013875 sec
      iterations=10000... time=0.00141671 sec
      iterations=100000... time=0.0144637 sec
      iterations=1000000... time=0.151471 sec
      iterations=7000000... time=1.07418 sec
      result: 1.53454 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000505103 sec
      iterations=10000... time=0.00498243 sec
      iterations=100000... time=0.0477398 sec
      iterations=1000000... time=0.500147 sec
      iterations=2000000... time=0.996516 sec
      iterations=4000000... time=2.00803 sec
      result: 5.02009 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.25e-06 sec
      iterations=100... time=2.95e-05 sec
      iterations=1000... time=0.000293052 sec
      iterations=10000... time=0.00383467 sec
      iterations=100000... time=0.0306292 sec
      iterations=1000000... time=0.32159 sec
      iterations=3000000... time=0.934162 sec
      iterations=6000000... time=1.87322 sec
      result: 78.7178 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.95e-06 sec
      iterations=10... time=4.735e-05 sec
      iterations=100... time=0.000487654 sec
      iterations=1000... time=0.00486818 sec
      iterations=10000... time=0.0490407 sec
      iterations=100000... time=0.488465 sec
      iterations=200000... time=0.978503 sec
      iterations=400000... time=1.96744 sec
      result: 39.9723 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=3.0051e-05 sec
      iterations=100000... time=0.000297301 sec
      iterations=1000000... time=0.00319847 sec
      iterations=10000000... time=0.0316618 sec
      iterations=100000000... time=0.318628 sec
      iterations=300000000... time=0.92148 sec
      iterations=600000000... time=1.84267 sec
      result: 0.38389 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.1001e-05 sec
      iterations=10000... time=0.000208251 sec
      iterations=100000... time=0.00198261 sec
      iterations=1000000... time=0.0186122 sec
      iterations=10000000... time=0.189362 sec
      iterations=60000000... time=1.13682 sec
      result: 2.36838 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=4.15e-06 sec
      iterations=100... time=5.1801e-05 sec
      iterations=1000... time=0.000458103 sec
      iterations=10000... time=0.00453038 sec
      iterations=100000... time=0.0466049 sec
      iterations=1000000... time=0.457323 sec
      iterations=2000000... time=0.924674 sec
      iterations=4000000... time=1.81994 sec
      result: 54.0149 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.8e-06 sec
      iterations=10... time=7.77e-05 sec
      iterations=100... time=0.000815405 sec
      iterations=1000... time=0.00827255 sec
      iterations=10000... time=0.0853142 sec
      iterations=100000... time=0.83911 sec
      iterations=200000... time=1.69754 sec
      result: 23.1639 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.8e-06 sec
      iterations=10... time=2.465e-05 sec
      iterations=100... time=0.000257202 sec
      iterations=1000... time=0.00262372 sec
      iterations=10000... time=0.0293675 sec
      iterations=100000... time=0.268768 sec
      iterations=400000... time=1.06238 sec
      result: 0.274479 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.155e-05 sec
      iterations=10... time=0.000126751 sec
      iterations=100... time=0.00123351 sec
      iterations=1000... time=0.0124115 sec
      iterations=10000... time=0.128319 sec
      iterations=90000... time=1.14996 sec
      result: 0.456433 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00104116 sec
      iterations=10... time=0.0106202 sec
      iterations=100... time=0.112451 sec
      iterations=1000... time=1.09673 sec
      result: 1.35088 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Oct 14 20:53:21 UTC 2021
+ echo Done.
Done.
  Elapsed time: 64.2 s
