m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dH:/SystemVerilog/Parameterizable_decoder
vsevenseg
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 n@kHE;KR2J1l2o;:HJEhc3
IbiLnYb?UeJ;R>oRhIB>[@1
!s105 sevenseg_sv_unit
S1
Z2 d//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Seven_segment_decoder
w1508356533
8//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Seven_segment_decoder/sevenseg.sv
F//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Seven_segment_decoder/sevenseg.sv
L0 1
Z3 OL;L;10.6a;65
Z4 !s108 1508433566.000000
!s107 //filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Seven_segment_decoder/sevenseg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Seven_segment_decoder/sevenseg.sv|
!i113 0
Z5 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 tCvgOpt 0
vtestbench_for_sevenseg
R0
R1
r1
!s85 0
31
!i10b 1
!s100 <WbGgRlAfNhaUb3KEl[=X3
Ih6f6j;Gfi_T`MnbZF`P1G3
!s105 testbench_for_sevenseg_sv_unit
S1
R2
w1508433563
8//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Seven_segment_decoder/testbench_for_sevenseg.sv
F//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Seven_segment_decoder/testbench_for_sevenseg.sv
L0 1
R3
R4
!s107 //filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Seven_segment_decoder/testbench_for_sevenseg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Seven_segment_decoder/testbench_for_sevenseg.sv|
!i113 0
R5
R6
