Source Block: oh/elink/hdl/erx_protocol.v@51:68@HdlStmProcess
   
   assign dstaddr_mux[31:0] =  rx_burst ? dstaddr_next[31:0] :
			                  rx_packet[39:8];
      
   //Pipeline stage
   always @ (posedge clk)
     begin
	erx_access          <= rx_access;      
	erx_packet[PW-1:0]  <= {rx_packet[PW-1:40],
				 dstaddr_mux[31:0],
				 rx_packet[7:0]
			      };
     end
  
endmodule // erx_protocol
// Local Variables:
// verilog-library-directories:("." "../../common/hdl")
// End:

Diff Content:
- 58 	erx_access          <= rx_access;      
- 60 				 dstaddr_mux[31:0],
- 61 				 rx_packet[7:0]
+ 58 	erx_rdwr_access     <= rx_access & ~read_response;      
+ 58 	erx_rr_access       <= rx_access & read_response;
+ 61 				dstaddr_mux[31:0],
+ 61 				rx_packet[7:0]

Clone Blocks:
