// Seed: 3126726123
module module_0 (
    input tri1 id_0
);
  assign id_2 = -1;
  wire id_3 = id_0, id_4;
  assign id_2 = id_2;
  wire id_5;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    input wand id_7,
    input wire id_8,
    output tri id_9,
    input tri0 id_10,
    input wand id_11,
    input tri id_12,
    output wor id_13,
    input uwire id_14,
    input wor id_15,
    output uwire id_16,
    output uwire id_17,
    input tri id_18,
    output tri1 id_19,
    output wire id_20,
    output tri id_21,
    output supply1 id_22,
    input wor id_23,
    input supply1 id_24,
    input supply0 id_25,
    output wire id_26,
    input logic id_27,
    input wand id_28,
    input supply0 id_29,
    output tri1 id_30,
    output wor id_31,
    input tri id_32,
    input wire id_33,
    id_39,
    output tri1 id_34,
    output logic id_35,
    input wire id_36,
    output uwire id_37
);
  always #id_40
    @(posedge 1) begin : LABEL_0
      begin : LABEL_0
        id_35 <= id_27;
      end
    end
  wire id_41;
  module_0 modCall_1 (id_8);
  nand primCall (
      id_35,
      id_8,
      id_18,
      id_25,
      id_14,
      id_28,
      id_5,
      id_11,
      id_6,
      id_15,
      id_10,
      id_36,
      id_23,
      id_7,
      id_24,
      id_12,
      id_2,
      id_1,
      id_40,
      id_39,
      id_32,
      id_33,
      id_29,
      id_27,
      id_4
  );
endmodule
