// Seed: 1453185185
module module_0 (
    input supply0 id_0,
    input tri1 id_1
    , id_4,
    input wor id_2
);
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri1 id_4
    , id_13,
    output tri id_5,
    input wor id_6,
    input wand id_7,
    input tri0 id_8,
    input wand id_9,
    output tri0 id_10
    , id_14,
    output wor id_11
);
  wire id_15 = id_7;
  supply0 id_16, id_17;
  assign id_16 = id_8;
  assign {id_1, 1, id_7, 1} = 1;
  wire id_18;
  assign id_14 = 1 - 1;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
