
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.58

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.37 source latency dst_ack$_DFFE_PP_/CLK ^
  -0.28 target latency src_ack_sync[0]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.09 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_data_reg[2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.57    0.77 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net72 (net)
                  0.12    0.00    0.78 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    35    0.17    0.20    0.23    1.00 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.20    0.00    1.00 ^ src_data_reg[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.00   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_2__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.15    0.28 ^ clkbuf_2_2__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_src_clk (net)
                  0.07    0.00    0.28 ^ src_data_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.28   clock reconvergence pessimism
                          0.37    0.65   library removal time
                                  0.65   data required time
-----------------------------------------------------------------------------
                                  0.65   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: src_data[22] (input port clocked by core_clock)
Endpoint: src_data_reg[22]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ src_data[22] (in)
                                         src_data[22] (net)
                  0.00    0.00    0.20 ^ input18/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.26 ^ input18/X (sky130_fd_sc_hd__clkbuf_1)
                                         net19 (net)
                  0.03    0.00    0.26 ^ _134_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.37 ^ _134_/X (sky130_fd_sc_hd__mux2_1)
                                         _048_ (net)
                  0.04    0.00    0.37 ^ src_data_reg[22]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.37   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_3__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.06    0.15    0.27 ^ clkbuf_2_3__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_src_clk (net)
                  0.06    0.00    0.27 ^ src_data_reg[22]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.27   clock reconvergence pessimism
                         -0.03    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_data_reg[19]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.57    0.77 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net72 (net)
                  0.12    0.00    0.78 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    35    0.17    0.20    0.23    1.00 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.20    0.02    1.02 ^ src_data_reg[19]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.02   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_3__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.06    0.15    5.27 ^ clkbuf_2_3__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_src_clk (net)
                  0.06    0.00    5.27 ^ src_data_reg[19]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.27   clock reconvergence pessimism
                          0.20    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  4.45   slack (MET)


Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_data_reg[23]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_0__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.06    0.15    0.28 ^ clkbuf_2_0__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_src_clk (net)
                  0.06    0.00    0.28 ^ src_req$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.07    0.40    0.68 v src_req$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         src_req (net)
                  0.07    0.00    0.68 v _080_/A (sky130_fd_sc_hd__xnor2_1)
     2    0.01    0.21    0.23    0.91 ^ _080_/Y (sky130_fd_sc_hd__xnor2_1)
                                         net71 (net)
                  0.21    0.00    0.91 ^ _117_/B (sky130_fd_sc_hd__nand2_2)
     5    0.03    0.14    0.17    1.07 v _117_/Y (sky130_fd_sc_hd__nand2_2)
                                         _072_ (net)
                  0.14    0.00    1.07 v _129_/A (sky130_fd_sc_hd__buf_6)
    10    0.05    0.06    0.19    1.27 v _129_/X (sky130_fd_sc_hd__buf_6)
                                         _074_ (net)
                  0.06    0.00    1.27 v _135_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31    1.58 v _135_/X (sky130_fd_sc_hd__mux2_1)
                                         _049_ (net)
                  0.06    0.00    1.58 v src_data_reg[23]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.58   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_3__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.06    0.15    5.27 ^ clkbuf_2_3__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_src_clk (net)
                  0.06    0.00    5.27 ^ src_data_reg[23]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.27   clock reconvergence pessimism
                         -0.12    5.16   library setup time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  3.58   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_data_reg[19]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.57    0.77 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net72 (net)
                  0.12    0.00    0.78 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    35    0.17    0.20    0.23    1.00 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.20    0.02    1.02 ^ src_data_reg[19]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.02   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_3__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.06    0.15    5.27 ^ clkbuf_2_3__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_src_clk (net)
                  0.06    0.00    5.27 ^ src_data_reg[19]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.27   clock reconvergence pessimism
                          0.20    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  4.45   slack (MET)


Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_data_reg[23]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_0__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.06    0.15    0.28 ^ clkbuf_2_0__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_src_clk (net)
                  0.06    0.00    0.28 ^ src_req$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.07    0.40    0.68 v src_req$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         src_req (net)
                  0.07    0.00    0.68 v _080_/A (sky130_fd_sc_hd__xnor2_1)
     2    0.01    0.21    0.23    0.91 ^ _080_/Y (sky130_fd_sc_hd__xnor2_1)
                                         net71 (net)
                  0.21    0.00    0.91 ^ _117_/B (sky130_fd_sc_hd__nand2_2)
     5    0.03    0.14    0.17    1.07 v _117_/Y (sky130_fd_sc_hd__nand2_2)
                                         _072_ (net)
                  0.14    0.00    1.07 v _129_/A (sky130_fd_sc_hd__buf_6)
    10    0.05    0.06    0.19    1.27 v _129_/X (sky130_fd_sc_hd__buf_6)
                                         _074_ (net)
                  0.06    0.00    1.27 v _135_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31    1.58 v _135_/X (sky130_fd_sc_hd__mux2_1)
                                         _049_ (net)
                  0.06    0.00    1.58 v src_data_reg[23]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.58   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_3__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.06    0.15    5.27 ^ clkbuf_2_3__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_src_clk (net)
                  0.06    0.00    5.27 ^ src_data_reg[23]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.27   clock reconvergence pessimism
                         -0.12    5.16   library setup time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  3.58   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.1921063661575317

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4976190328598022

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7960

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.06182270497083664

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.0695900022983551

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8884

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_data_reg[23]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.13    0.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.28 ^ clkbuf_2_0__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.28 ^ src_req$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.40    0.68 v src_req$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.23    0.91 ^ _080_/Y (sky130_fd_sc_hd__xnor2_1)
   0.17    1.07 v _117_/Y (sky130_fd_sc_hd__nand2_2)
   0.19    1.27 v _129_/X (sky130_fd_sc_hd__buf_6)
   0.32    1.58 v _135_/X (sky130_fd_sc_hd__mux2_1)
   0.00    1.58 v src_data_reg[23]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.58   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ src_clk (in)
   0.13    5.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    5.27 ^ clkbuf_2_3__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.27 ^ src_data_reg[23]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.27   clock reconvergence pessimism
  -0.12    5.16   library setup time
           5.16   data required time
---------------------------------------------------------
           5.16   data required time
          -1.58   data arrival time
---------------------------------------------------------
           3.58   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: src_ack_sync[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_ack_sync[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.13    0.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.28 ^ clkbuf_2_0__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.28 ^ src_ack_sync[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.33    0.60 ^ src_ack_sync[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.60 ^ src_ack_sync[1]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
           0.60   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.13    0.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.28 ^ clkbuf_2_0__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.28 ^ src_ack_sync[1]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.28   clock reconvergence pessimism
  -0.03    0.24   library hold time
           0.24   data required time
---------------------------------------------------------
           0.24   data required time
          -0.60   data arrival time
---------------------------------------------------------
           0.36   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2743

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2794

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.5809

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.5782

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
226.339427

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.82e-04   1.03e-04   8.33e-10   5.84e-04  57.9%
Combinational          1.52e-04   8.66e-05   4.40e-10   2.39e-04  23.7%
Clock                  9.28e-05   9.31e-05   3.71e-11   1.86e-04  18.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.26e-04   2.83e-04   1.31e-09   1.01e-03 100.0%
                          72.0%      28.0%       0.0%
