<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='494' type='llvm::Register'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='515' u='w' c='_ZN4llvm21SIMachineFunctionInfo17setSGPRSpillVGPRsENS_8RegisterENS_8OptionalIiEEi'/>
<offset>6080</offset>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11490' u='m' c='_ZNK4llvm16SITargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='245' u='r' c='_ZL22lowerShiftReservedVGPRRN4llvm15MachineFunctionERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='389' u='m' c='_ZN12_GLOBAL__N_117SILowerSGPRSpills20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='390' u='r' c='_ZN12_GLOBAL__N_117SILowerSGPRSpills20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='302' u='m' c='_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='304' u='r' c='_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='348' u='w' c='_ZN4llvm21SIMachineFunctionInfo24reserveVGPRforSGPRSpillsERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='580' u='w' c='_ZN4llvm21SIMachineFunctionInfo22removeVGPRForSGPRSpillENS_8RegisterERNS_15MachineFunctionE'/>
