
threeCanGatewayECR_G0B1CB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007564  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  08007620  08007620  00017620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a48  08007a48  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08007a48  08007a48  00017a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a50  08007a50  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a50  08007a50  00017a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a54  08007a54  00017a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08007a58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000584  20000084  08007adc  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000608  08007adc  00020608  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014058  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a34  00000000  00000000  00034104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fc8  00000000  00000000  00036b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000eb0  00000000  00000000  00037b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d8af  00000000  00000000  000389b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001269e  00000000  00000000  0005625f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba092  00000000  00000000  000688fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012298f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c24  00000000  00000000  001229e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000084 	.word	0x20000084
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08007608 	.word	0x08007608

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000088 	.word	0x20000088
 8000100:	08007608 	.word	0x08007608

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	469b      	mov	fp, r3
 800048a:	d433      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048c:	465a      	mov	r2, fp
 800048e:	4653      	mov	r3, sl
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83a      	bhi.n	8000516 <__udivmoddi4+0xc2>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e078      	b.n	8000598 <__udivmoddi4+0x144>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e075      	b.n	800059e <__udivmoddi4+0x14a>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e028      	b.n	800051e <__udivmoddi4+0xca>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	2320      	movs	r3, #32
 80004f8:	1a9b      	subs	r3, r3, r2
 80004fa:	4652      	mov	r2, sl
 80004fc:	40da      	lsrs	r2, r3
 80004fe:	4641      	mov	r1, r8
 8000500:	0013      	movs	r3, r2
 8000502:	464a      	mov	r2, r9
 8000504:	408a      	lsls	r2, r1
 8000506:	0017      	movs	r7, r2
 8000508:	4642      	mov	r2, r8
 800050a:	431f      	orrs	r7, r3
 800050c:	4653      	mov	r3, sl
 800050e:	4093      	lsls	r3, r2
 8000510:	001e      	movs	r6, r3
 8000512:	42af      	cmp	r7, r5
 8000514:	d9c4      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000516:	2200      	movs	r2, #0
 8000518:	2300      	movs	r3, #0
 800051a:	9200      	str	r2, [sp, #0]
 800051c:	9301      	str	r3, [sp, #4]
 800051e:	4643      	mov	r3, r8
 8000520:	2b00      	cmp	r3, #0
 8000522:	d0d9      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000524:	07fb      	lsls	r3, r7, #31
 8000526:	0872      	lsrs	r2, r6, #1
 8000528:	431a      	orrs	r2, r3
 800052a:	4646      	mov	r6, r8
 800052c:	087b      	lsrs	r3, r7, #1
 800052e:	e00e      	b.n	800054e <__udivmoddi4+0xfa>
 8000530:	42ab      	cmp	r3, r5
 8000532:	d101      	bne.n	8000538 <__udivmoddi4+0xe4>
 8000534:	42a2      	cmp	r2, r4
 8000536:	d80c      	bhi.n	8000552 <__udivmoddi4+0xfe>
 8000538:	1aa4      	subs	r4, r4, r2
 800053a:	419d      	sbcs	r5, r3
 800053c:	2001      	movs	r0, #1
 800053e:	1924      	adds	r4, r4, r4
 8000540:	416d      	adcs	r5, r5
 8000542:	2100      	movs	r1, #0
 8000544:	3e01      	subs	r6, #1
 8000546:	1824      	adds	r4, r4, r0
 8000548:	414d      	adcs	r5, r1
 800054a:	2e00      	cmp	r6, #0
 800054c:	d006      	beq.n	800055c <__udivmoddi4+0x108>
 800054e:	42ab      	cmp	r3, r5
 8000550:	d9ee      	bls.n	8000530 <__udivmoddi4+0xdc>
 8000552:	3e01      	subs	r6, #1
 8000554:	1924      	adds	r4, r4, r4
 8000556:	416d      	adcs	r5, r5
 8000558:	2e00      	cmp	r6, #0
 800055a:	d1f8      	bne.n	800054e <__udivmoddi4+0xfa>
 800055c:	9800      	ldr	r0, [sp, #0]
 800055e:	9901      	ldr	r1, [sp, #4]
 8000560:	465b      	mov	r3, fp
 8000562:	1900      	adds	r0, r0, r4
 8000564:	4169      	adcs	r1, r5
 8000566:	2b00      	cmp	r3, #0
 8000568:	db24      	blt.n	80005b4 <__udivmoddi4+0x160>
 800056a:	002b      	movs	r3, r5
 800056c:	465a      	mov	r2, fp
 800056e:	4644      	mov	r4, r8
 8000570:	40d3      	lsrs	r3, r2
 8000572:	002a      	movs	r2, r5
 8000574:	40e2      	lsrs	r2, r4
 8000576:	001c      	movs	r4, r3
 8000578:	465b      	mov	r3, fp
 800057a:	0015      	movs	r5, r2
 800057c:	2b00      	cmp	r3, #0
 800057e:	db2a      	blt.n	80005d6 <__udivmoddi4+0x182>
 8000580:	0026      	movs	r6, r4
 8000582:	409e      	lsls	r6, r3
 8000584:	0033      	movs	r3, r6
 8000586:	0026      	movs	r6, r4
 8000588:	4647      	mov	r7, r8
 800058a:	40be      	lsls	r6, r7
 800058c:	0032      	movs	r2, r6
 800058e:	1a80      	subs	r0, r0, r2
 8000590:	4199      	sbcs	r1, r3
 8000592:	9000      	str	r0, [sp, #0]
 8000594:	9101      	str	r1, [sp, #4]
 8000596:	e79f      	b.n	80004d8 <__udivmoddi4+0x84>
 8000598:	42a3      	cmp	r3, r4
 800059a:	d8bc      	bhi.n	8000516 <__udivmoddi4+0xc2>
 800059c:	e783      	b.n	80004a6 <__udivmoddi4+0x52>
 800059e:	4642      	mov	r2, r8
 80005a0:	2320      	movs	r3, #32
 80005a2:	2100      	movs	r1, #0
 80005a4:	1a9b      	subs	r3, r3, r2
 80005a6:	2200      	movs	r2, #0
 80005a8:	9100      	str	r1, [sp, #0]
 80005aa:	9201      	str	r2, [sp, #4]
 80005ac:	2201      	movs	r2, #1
 80005ae:	40da      	lsrs	r2, r3
 80005b0:	9201      	str	r2, [sp, #4]
 80005b2:	e786      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	2320      	movs	r3, #32
 80005b8:	1a9b      	subs	r3, r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	4646      	mov	r6, r8
 80005be:	409a      	lsls	r2, r3
 80005c0:	0023      	movs	r3, r4
 80005c2:	40f3      	lsrs	r3, r6
 80005c4:	4644      	mov	r4, r8
 80005c6:	4313      	orrs	r3, r2
 80005c8:	002a      	movs	r2, r5
 80005ca:	40e2      	lsrs	r2, r4
 80005cc:	001c      	movs	r4, r3
 80005ce:	465b      	mov	r3, fp
 80005d0:	0015      	movs	r5, r2
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	dad4      	bge.n	8000580 <__udivmoddi4+0x12c>
 80005d6:	4642      	mov	r2, r8
 80005d8:	002f      	movs	r7, r5
 80005da:	2320      	movs	r3, #32
 80005dc:	0026      	movs	r6, r4
 80005de:	4097      	lsls	r7, r2
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	40de      	lsrs	r6, r3
 80005e4:	003b      	movs	r3, r7
 80005e6:	4333      	orrs	r3, r6
 80005e8:	e7cd      	b.n	8000586 <__udivmoddi4+0x132>
 80005ea:	46c0      	nop			; (mov r8, r8)

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	0008      	movs	r0, r1
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	; (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <Init_CanA>:
/*****************************************************************************/



void Init_CanA()
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	txHeader_A.Identifier = 0x7FF;
 8000644:	4b1e      	ldr	r3, [pc, #120]	; (80006c0 <Init_CanA+0x80>)
 8000646:	4a1f      	ldr	r2, [pc, #124]	; (80006c4 <Init_CanA+0x84>)
 8000648:	601a      	str	r2, [r3, #0]
	txHeader_A.IdType = FDCAN_STANDARD_ID;
 800064a:	4b1d      	ldr	r3, [pc, #116]	; (80006c0 <Init_CanA+0x80>)
 800064c:	2200      	movs	r2, #0
 800064e:	605a      	str	r2, [r3, #4]
	txHeader_A.TxFrameType = FDCAN_DATA_FRAME;
 8000650:	4b1b      	ldr	r3, [pc, #108]	; (80006c0 <Init_CanA+0x80>)
 8000652:	2200      	movs	r2, #0
 8000654:	609a      	str	r2, [r3, #8]
	txHeader_A.DataLength = FDCAN_DLC_BYTES_8;
 8000656:	4b1a      	ldr	r3, [pc, #104]	; (80006c0 <Init_CanA+0x80>)
 8000658:	2280      	movs	r2, #128	; 0x80
 800065a:	0312      	lsls	r2, r2, #12
 800065c:	60da      	str	r2, [r3, #12]
	txHeader_A.ErrorStateIndicator = FDCAN_ESI_PASSIVE;     //...
 800065e:	4b18      	ldr	r3, [pc, #96]	; (80006c0 <Init_CanA+0x80>)
 8000660:	2280      	movs	r2, #128	; 0x80
 8000662:	0612      	lsls	r2, r2, #24
 8000664:	611a      	str	r2, [r3, #16]
	txHeader_A.BitRateSwitch = FDCAN_BRS_OFF;               //...
 8000666:	4b16      	ldr	r3, [pc, #88]	; (80006c0 <Init_CanA+0x80>)
 8000668:	2200      	movs	r2, #0
 800066a:	615a      	str	r2, [r3, #20]
	txHeader_A.FDFormat = FDCAN_CLASSIC_CAN;                //...
 800066c:	4b14      	ldr	r3, [pc, #80]	; (80006c0 <Init_CanA+0x80>)
 800066e:	2200      	movs	r2, #0
 8000670:	619a      	str	r2, [r3, #24]
	txHeader_A.TxEventFifoControl = FDCAN_NO_TX_EVENTS;     //...
 8000672:	4b13      	ldr	r3, [pc, #76]	; (80006c0 <Init_CanA+0x80>)
 8000674:	2200      	movs	r2, #0
 8000676:	61da      	str	r2, [r3, #28]
	txHeader_A.MessageMarker = 0;
 8000678:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <Init_CanA+0x80>)
 800067a:	2200      	movs	r2, #0
 800067c:	621a      	str	r2, [r3, #32]


	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 800067e:	4b12      	ldr	r3, [pc, #72]	; (80006c8 <Init_CanA+0x88>)
 8000680:	0018      	movs	r0, r3
 8000682:	f002 fe81 	bl	8003388 <HAL_FDCAN_Start>
 8000686:	1e03      	subs	r3, r0, #0
 8000688:	d005      	beq.n	8000696 <Init_CanA+0x56>
	{
		dbgPrint("ERROR: hfdcan1, HAL_FDCAN_Start\n");
 800068a:	4b10      	ldr	r3, [pc, #64]	; (80006cc <Init_CanA+0x8c>)
 800068c:	0018      	movs	r0, r3
 800068e:	f000 f9bf 	bl	8000a10 <dbgPrint>
		Error_Handler();
 8000692:	f000 ff2b 	bl	80014ec <Error_Handler>
	}

    // Enable interrupt, FIFO0,  FDCAN1, new data
    if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8000696:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <Init_CanA+0x88>)
 8000698:	2200      	movs	r2, #0
 800069a:	2101      	movs	r1, #1
 800069c:	0018      	movs	r0, r3
 800069e:	f002 fff8 	bl	8003692 <HAL_FDCAN_ActivateNotification>
 80006a2:	1e03      	subs	r3, r0, #0
 80006a4:	d005      	beq.n	80006b2 <Init_CanA+0x72>
    {
      dbgPrint("ERROR: hfdcan1, HAL_FDCAN_ActivateNotification\n");
 80006a6:	4b0a      	ldr	r3, [pc, #40]	; (80006d0 <Init_CanA+0x90>)
 80006a8:	0018      	movs	r0, r3
 80006aa:	f000 f9b1 	bl	8000a10 <dbgPrint>
      Error_Handler();
 80006ae:	f000 ff1d 	bl	80014ec <Error_Handler>
    }

    debugPrint("Init_CanA OK\n");
 80006b2:	4b08      	ldr	r3, [pc, #32]	; (80006d4 <Init_CanA+0x94>)
 80006b4:	0018      	movs	r0, r3
 80006b6:	f000 f9ab 	bl	8000a10 <dbgPrint>
}
 80006ba:	46c0      	nop			; (mov r8, r8)
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	200004ec 	.word	0x200004ec
 80006c4:	000007ff 	.word	0x000007ff
 80006c8:	20000328 	.word	0x20000328
 80006cc:	08007620 	.word	0x08007620
 80006d0:	08007644 	.word	0x08007644
 80006d4:	08007674 	.word	0x08007674

080006d8 <Init_CanB>:



void Init_CanB()
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af02      	add	r7, sp, #8
	txHeader_B.Identifier = 0x7FF;
 80006de:	4b2e      	ldr	r3, [pc, #184]	; (8000798 <Init_CanB+0xc0>)
 80006e0:	4a2e      	ldr	r2, [pc, #184]	; (800079c <Init_CanB+0xc4>)
 80006e2:	601a      	str	r2, [r3, #0]
	txHeader_B.IdType = FDCAN_STANDARD_ID;
 80006e4:	4b2c      	ldr	r3, [pc, #176]	; (8000798 <Init_CanB+0xc0>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	605a      	str	r2, [r3, #4]
	txHeader_B.TxFrameType = FDCAN_DATA_FRAME;
 80006ea:	4b2b      	ldr	r3, [pc, #172]	; (8000798 <Init_CanB+0xc0>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	609a      	str	r2, [r3, #8]
	txHeader_B.DataLength = FDCAN_DLC_BYTES_8;
 80006f0:	4b29      	ldr	r3, [pc, #164]	; (8000798 <Init_CanB+0xc0>)
 80006f2:	2280      	movs	r2, #128	; 0x80
 80006f4:	0312      	lsls	r2, r2, #12
 80006f6:	60da      	str	r2, [r3, #12]
	txHeader_B.ErrorStateIndicator = FDCAN_ESI_PASSIVE;     //...
 80006f8:	4b27      	ldr	r3, [pc, #156]	; (8000798 <Init_CanB+0xc0>)
 80006fa:	2280      	movs	r2, #128	; 0x80
 80006fc:	0612      	lsls	r2, r2, #24
 80006fe:	611a      	str	r2, [r3, #16]
	txHeader_B.BitRateSwitch = FDCAN_BRS_OFF;               //...
 8000700:	4b25      	ldr	r3, [pc, #148]	; (8000798 <Init_CanB+0xc0>)
 8000702:	2200      	movs	r2, #0
 8000704:	615a      	str	r2, [r3, #20]
	txHeader_B.FDFormat = FDCAN_CLASSIC_CAN;                //...
 8000706:	4b24      	ldr	r3, [pc, #144]	; (8000798 <Init_CanB+0xc0>)
 8000708:	2200      	movs	r2, #0
 800070a:	619a      	str	r2, [r3, #24]
	txHeader_B.TxEventFifoControl = FDCAN_NO_TX_EVENTS;     //...
 800070c:	4b22      	ldr	r3, [pc, #136]	; (8000798 <Init_CanB+0xc0>)
 800070e:	2200      	movs	r2, #0
 8000710:	61da      	str	r2, [r3, #28]
	txHeader_B.MessageMarker = 0;
 8000712:	4b21      	ldr	r3, [pc, #132]	; (8000798 <Init_CanB+0xc0>)
 8000714:	2200      	movs	r2, #0
 8000716:	621a      	str	r2, [r3, #32]

	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan2, FDCAN_ACCEPT_IN_RX_FIFO1, FDCAN_ACCEPT_IN_RX_FIFO1, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 8000718:	4821      	ldr	r0, [pc, #132]	; (80007a0 <Init_CanB+0xc8>)
 800071a:	2300      	movs	r3, #0
 800071c:	9300      	str	r3, [sp, #0]
 800071e:	2300      	movs	r3, #0
 8000720:	2201      	movs	r2, #1
 8000722:	2101      	movs	r1, #1
 8000724:	f002 fe00 	bl	8003328 <HAL_FDCAN_ConfigGlobalFilter>
 8000728:	1e03      	subs	r3, r0, #0
 800072a:	d005      	beq.n	8000738 <Init_CanB+0x60>
	{
		dbgPrint("ERROR: HAL_FDCAN_ConfigGlobalFilter\n");
 800072c:	4b1d      	ldr	r3, [pc, #116]	; (80007a4 <Init_CanB+0xcc>)
 800072e:	0018      	movs	r0, r3
 8000730:	f000 f96e 	bl	8000a10 <dbgPrint>
		Error_Handler();
 8000734:	f000 feda 	bl	80014ec <Error_Handler>
	}

	if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 8000738:	4b19      	ldr	r3, [pc, #100]	; (80007a0 <Init_CanB+0xc8>)
 800073a:	0018      	movs	r0, r3
 800073c:	f002 fe24 	bl	8003388 <HAL_FDCAN_Start>
 8000740:	1e03      	subs	r3, r0, #0
 8000742:	d005      	beq.n	8000750 <Init_CanB+0x78>
	{
		dbgPrint("ERROR: hfdcan2, HAL_FDCAN_Start\n");
 8000744:	4b18      	ldr	r3, [pc, #96]	; (80007a8 <Init_CanB+0xd0>)
 8000746:	0018      	movs	r0, r3
 8000748:	f000 f962 	bl	8000a10 <dbgPrint>
		Error_Handler();
 800074c:	f000 fece 	bl	80014ec <Error_Handler>
	}

	if (HAL_FDCAN_ConfigInterruptLines(&hfdcan2, FDCAN_IT_GROUP_RX_FIFO1, FDCAN_INTERRUPT_LINE1) != HAL_OK)
 8000750:	4b13      	ldr	r3, [pc, #76]	; (80007a0 <Init_CanB+0xc8>)
 8000752:	2202      	movs	r2, #2
 8000754:	2102      	movs	r1, #2
 8000756:	0018      	movs	r0, r3
 8000758:	f002 ff64 	bl	8003624 <HAL_FDCAN_ConfigInterruptLines>
 800075c:	1e03      	subs	r3, r0, #0
 800075e:	d005      	beq.n	800076c <Init_CanB+0x94>
	{
		dbgPrint("ERROR: hfdcan2, HAL_FDCAN_ConfigInterruptLines\n");
 8000760:	4b12      	ldr	r3, [pc, #72]	; (80007ac <Init_CanB+0xd4>)
 8000762:	0018      	movs	r0, r3
 8000764:	f000 f954 	bl	8000a10 <dbgPrint>
		Error_Handler();
 8000768:	f000 fec0 	bl	80014ec <Error_Handler>
	}

    // Enable interrupt, FIFO0,  FDCAN1, new data
    if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 800076c:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <Init_CanB+0xc8>)
 800076e:	2200      	movs	r2, #0
 8000770:	2108      	movs	r1, #8
 8000772:	0018      	movs	r0, r3
 8000774:	f002 ff8d 	bl	8003692 <HAL_FDCAN_ActivateNotification>
 8000778:	1e03      	subs	r3, r0, #0
 800077a:	d005      	beq.n	8000788 <Init_CanB+0xb0>
    {
      dbgPrint("ERROR: hfdcan2, HAL_FDCAN_ActivateNotification\n");
 800077c:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <Init_CanB+0xd8>)
 800077e:	0018      	movs	r0, r3
 8000780:	f000 f946 	bl	8000a10 <dbgPrint>
      Error_Handler();
 8000784:	f000 feb2 	bl	80014ec <Error_Handler>
    }

    debugPrint("Init_CanB OK\n");
 8000788:	4b0a      	ldr	r3, [pc, #40]	; (80007b4 <Init_CanB+0xdc>)
 800078a:	0018      	movs	r0, r3
 800078c:	f000 f940 	bl	8000a10 <dbgPrint>

}
 8000790:	46c0      	nop			; (mov r8, r8)
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	46c0      	nop			; (mov r8, r8)
 8000798:	20000538 	.word	0x20000538
 800079c:	000007ff 	.word	0x000007ff
 80007a0:	2000038c 	.word	0x2000038c
 80007a4:	08007684 	.word	0x08007684
 80007a8:	080076ac 	.word	0x080076ac
 80007ac:	080076d0 	.word	0x080076d0
 80007b0:	08007700 	.word	0x08007700
 80007b4:	08007730 	.word	0x08007730

080007b8 <Init_CanC>:



void Init_CanC(MCP_BITTIME_SETUP mcp_speed)
{
 80007b8:	b5b0      	push	{r4, r5, r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	0002      	movs	r2, r0
 80007c0:	1dfb      	adds	r3, r7, #7
 80007c2:	701a      	strb	r2, [r3, #0]
	/****CanC***/
	// declaring  hardware related pointer func.
	cfgCanC.ChipSelectFp = &ChipSelectFpC;
 80007c4:	4b17      	ldr	r3, [pc, #92]	; (8000824 <Init_CanC+0x6c>)
 80007c6:	4a18      	ldr	r2, [pc, #96]	; (8000828 <Init_CanC+0x70>)
 80007c8:	615a      	str	r2, [r3, #20]
	cfgCanC.ChipUnSelectFp = &ChipUnSelectFpC;
 80007ca:	4b16      	ldr	r3, [pc, #88]	; (8000824 <Init_CanC+0x6c>)
 80007cc:	4a17      	ldr	r2, [pc, #92]	; (800082c <Init_CanC+0x74>)
 80007ce:	619a      	str	r2, [r3, #24]
	cfgCanC.SPIReadFp = &SPIReadFpC;
 80007d0:	4b14      	ldr	r3, [pc, #80]	; (8000824 <Init_CanC+0x6c>)
 80007d2:	4a17      	ldr	r2, [pc, #92]	; (8000830 <Init_CanC+0x78>)
 80007d4:	625a      	str	r2, [r3, #36]	; 0x24
	cfgCanC.SPIReadWriteFp = &SPIReadWriteFpC;
 80007d6:	4b13      	ldr	r3, [pc, #76]	; (8000824 <Init_CanC+0x6c>)
 80007d8:	4a16      	ldr	r2, [pc, #88]	; (8000834 <Init_CanC+0x7c>)
 80007da:	61da      	str	r2, [r3, #28]
	cfgCanC.SPIWriteFp = &SPIWriteFpC;
 80007dc:	4b11      	ldr	r3, [pc, #68]	; (8000824 <Init_CanC+0x6c>)
 80007de:	4a16      	ldr	r2, [pc, #88]	; (8000838 <Init_CanC+0x80>)
 80007e0:	621a      	str	r2, [r3, #32]

	// init
	ChipUnSelectFpC();
 80007e2:	f001 ffe7 	bl	80027b4 <ChipUnSelectFpC>

	uint8_t result = begin(&cfgCanC, mcp_speed, MCP_8MHz);
 80007e6:	1dfb      	adds	r3, r7, #7
 80007e8:	7819      	ldrb	r1, [r3, #0]
 80007ea:	250f      	movs	r5, #15
 80007ec:	197c      	adds	r4, r7, r5
 80007ee:	4b0d      	ldr	r3, [pc, #52]	; (8000824 <Init_CanC+0x6c>)
 80007f0:	2203      	movs	r2, #3
 80007f2:	0018      	movs	r0, r3
 80007f4:	f001 fe38 	bl	8002468 <begin>
 80007f8:	0003      	movs	r3, r0
 80007fa:	7023      	strb	r3, [r4, #0]
	//can the CAN run
	if (result == CAN_OK) {
 80007fc:	197b      	adds	r3, r7, r5
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d104      	bne.n	800080e <Init_CanC+0x56>
		debugPrint("Init_CanC OK\n");
 8000804:	4b0d      	ldr	r3, [pc, #52]	; (800083c <Init_CanC+0x84>)
 8000806:	0018      	movs	r0, r3
 8000808:	f000 f902 	bl	8000a10 <dbgPrint>
	else
	{
		Error_Handler();
		debugPrint("CAN_C_FAIL\n");
	}
}
 800080c:	e005      	b.n	800081a <Init_CanC+0x62>
		Error_Handler();
 800080e:	f000 fe6d 	bl	80014ec <Error_Handler>
		debugPrint("CAN_C_FAIL\n");
 8000812:	4b0b      	ldr	r3, [pc, #44]	; (8000840 <Init_CanC+0x88>)
 8000814:	0018      	movs	r0, r3
 8000816:	f000 f8fb 	bl	8000a10 <dbgPrint>
}
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	46bd      	mov	sp, r7
 800081e:	b004      	add	sp, #16
 8000820:	bdb0      	pop	{r4, r5, r7, pc}
 8000822:	46c0      	nop			; (mov r8, r8)
 8000824:	200000a0 	.word	0x200000a0
 8000828:	080027d1 	.word	0x080027d1
 800082c:	080027b5 	.word	0x080027b5
 8000830:	08002835 	.word	0x08002835
 8000834:	080027ed 	.word	0x080027ed
 8000838:	08002811 	.word	0x08002811
 800083c:	08007740 	.word	0x08007740
 8000840:	08007750 	.word	0x08007750

08000844 <Init_Basic_App>:


void Init_Basic_App()
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
	// for MCP2515
	Init_CanA();
 8000848:	f7ff fefa 	bl	8000640 <Init_CanA>
	Init_CanB();
 800084c:	f7ff ff44 	bl	80006d8 <Init_CanB>
	Init_CanC(canC_Values.can_speed);
 8000850:	4b09      	ldr	r3, [pc, #36]	; (8000878 <Init_Basic_App+0x34>)
 8000852:	785b      	ldrb	r3, [r3, #1]
 8000854:	0018      	movs	r0, r3
 8000856:	f7ff ffaf 	bl	80007b8 <Init_CanC>

	// for RingBuffer
	canMsgRingBufferInit(&routeOne.Route_Ring_Buf, routeOne.Can_Msg_Queue, MAX_BUFFER_DEPTH);
 800085a:	4908      	ldr	r1, [pc, #32]	; (800087c <Init_Basic_App+0x38>)
 800085c:	4b08      	ldr	r3, [pc, #32]	; (8000880 <Init_Basic_App+0x3c>)
 800085e:	220a      	movs	r2, #10
 8000860:	0018      	movs	r0, r3
 8000862:	f000 f813 	bl	800088c <canMsgRingBufferInit>
	canMsgRingBufferInit(&routeTwo.Route_Ring_Buf, routeTwo.Can_Msg_Queue, MAX_BUFFER_DEPTH);
 8000866:	4907      	ldr	r1, [pc, #28]	; (8000884 <Init_Basic_App+0x40>)
 8000868:	4b07      	ldr	r3, [pc, #28]	; (8000888 <Init_Basic_App+0x44>)
 800086a:	220a      	movs	r2, #10
 800086c:	0018      	movs	r0, r3
 800086e:	f000 f80d 	bl	800088c <canMsgRingBufferInit>
}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20000000 	.word	0x20000000
 800087c:	200000d4 	.word	0x200000d4
 8000880:	200000cc 	.word	0x200000cc
 8000884:	20000204 	.word	0x20000204
 8000888:	200001fc 	.word	0x200001fc

0800088c <canMsgRingBufferInit>:
/*  Returns     :                                         */
/*  Scope       :                                         */
/*  Function    :                                         */
/*--------------------------------------------------------*/
void canMsgRingBufferInit(torkCanMsgRingBuf_t *rngBuf,torkCanMsg* msg,uint8_t len)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	60f8      	str	r0, [r7, #12]
 8000894:	60b9      	str	r1, [r7, #8]
 8000896:	1dfb      	adds	r3, r7, #7
 8000898:	701a      	strb	r2, [r3, #0]
   rngBuf->head   = 0;
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	2200      	movs	r2, #0
 800089e:	711a      	strb	r2, [r3, #4]
   rngBuf->tail   = 0;
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	2200      	movs	r2, #0
 80008a4:	715a      	strb	r2, [r3, #5]
   rngBuf->maxLen = len;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	1dfa      	adds	r2, r7, #7
 80008aa:	7812      	ldrb	r2, [r2, #0]
 80008ac:	719a      	strb	r2, [r3, #6]
   rngBuf->pMsg   = msg;
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	68ba      	ldr	r2, [r7, #8]
 80008b2:	601a      	str	r2, [r3, #0]
}
 80008b4:	46c0      	nop			; (mov r8, r8)
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b004      	add	sp, #16
 80008ba:	bd80      	pop	{r7, pc}

080008bc <canMsgRingBufferPush>:
/*  Returns     :                                         */
/*  Scope       :                                         */
/*  Function    :                                         */
/*--------------------------------------------------------*/
int8_t canMsgRingBufferPush(torkCanMsgRingBuf_t *rngBuf,torkCanMsg  rxedMsg)
{
 80008bc:	b084      	sub	sp, #16
 80008be:	b590      	push	{r4, r7, lr}
 80008c0:	b085      	sub	sp, #20
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
 80008c6:	2004      	movs	r0, #4
 80008c8:	2418      	movs	r4, #24
 80008ca:	1900      	adds	r0, r0, r4
 80008cc:	2408      	movs	r4, #8
 80008ce:	46a4      	mov	ip, r4
 80008d0:	44bc      	add	ip, r7
 80008d2:	4460      	add	r0, ip
 80008d4:	6001      	str	r1, [r0, #0]
 80008d6:	6042      	str	r2, [r0, #4]
 80008d8:	6083      	str	r3, [r0, #8]
  uint8_t next = rngBuf->head + 1;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	791a      	ldrb	r2, [r3, #4]
 80008de:	210f      	movs	r1, #15
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	3201      	adds	r2, #1
 80008e4:	701a      	strb	r2, [r3, #0]

  if( next >= rngBuf->maxLen )
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	799b      	ldrb	r3, [r3, #6]
 80008ea:	187a      	adds	r2, r7, r1
 80008ec:	7812      	ldrb	r2, [r2, #0]
 80008ee:	429a      	cmp	r2, r3
 80008f0:	d302      	bcc.n	80008f8 <canMsgRingBufferPush+0x3c>
  {
      next = 0;
 80008f2:	187b      	adds	r3, r7, r1
 80008f4:	2200      	movs	r2, #0
 80008f6:	701a      	strb	r2, [r3, #0]
  }

  if(next == rngBuf->tail) // check if circular buffer is full
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	795b      	ldrb	r3, [r3, #5]
 80008fc:	220f      	movs	r2, #15
 80008fe:	18ba      	adds	r2, r7, r2
 8000900:	7812      	ldrb	r2, [r2, #0]
 8000902:	429a      	cmp	r2, r3
 8000904:	d102      	bne.n	800090c <canMsgRingBufferPush+0x50>
  {
      return -1;       // and return with an error.
 8000906:	2301      	movs	r3, #1
 8000908:	425b      	negs	r3, r3
 800090a:	e01a      	b.n	8000942 <canMsgRingBufferPush+0x86>
  }

  rngBuf->pMsg[rngBuf->head] = rxedMsg; // Load data and then move
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	791b      	ldrb	r3, [r3, #4]
 8000914:	0019      	movs	r1, r3
 8000916:	000b      	movs	r3, r1
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	185b      	adds	r3, r3, r1
 800091c:	00db      	lsls	r3, r3, #3
 800091e:	18d1      	adds	r1, r2, r3
 8000920:	2304      	movs	r3, #4
 8000922:	2218      	movs	r2, #24
 8000924:	189b      	adds	r3, r3, r2
 8000926:	2208      	movs	r2, #8
 8000928:	18ba      	adds	r2, r7, r2
 800092a:	189a      	adds	r2, r3, r2
 800092c:	000b      	movs	r3, r1
 800092e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000930:	c313      	stmia	r3!, {r0, r1, r4}
 8000932:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000934:	c313      	stmia	r3!, {r0, r1, r4}
  rngBuf->head = next;            // head to next data offset.
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	220f      	movs	r2, #15
 800093a:	18ba      	adds	r2, r7, r2
 800093c:	7812      	ldrb	r2, [r2, #0]
 800093e:	711a      	strb	r2, [r3, #4]
  return 0;  // return success to indicate successful push.
 8000940:	2300      	movs	r3, #0
}
 8000942:	0018      	movs	r0, r3
 8000944:	46bd      	mov	sp, r7
 8000946:	b005      	add	sp, #20
 8000948:	bc90      	pop	{r4, r7}
 800094a:	bc08      	pop	{r3}
 800094c:	b004      	add	sp, #16
 800094e:	4718      	bx	r3

08000950 <canMsgRingBufferPop>:
/*  Returns     :                                         */
/*  Scope       :                                         */
/*  Function    :                                         */
/*--------------------------------------------------------*/
int8_t canMsgRingBufferPop(torkCanMsgRingBuf_t *rngBuf,torkCanMsg*  pMsg)
{
 8000950:	b590      	push	{r4, r7, lr}
 8000952:	b085      	sub	sp, #20
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
 8000958:	6039      	str	r1, [r7, #0]
   uint8_t next;
    // if the head isn't ahead of the tail, we don't have any characters
    if(rngBuf->head == rngBuf->tail) // check if circular buffer is empty
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	791a      	ldrb	r2, [r3, #4]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	795b      	ldrb	r3, [r3, #5]
 8000962:	429a      	cmp	r2, r3
 8000964:	d102      	bne.n	800096c <canMsgRingBufferPop+0x1c>
    {
        return -1;          // and return with an error
 8000966:	2301      	movs	r3, #1
 8000968:	425b      	negs	r3, r3
 800096a:	e023      	b.n	80009b4 <canMsgRingBufferPop+0x64>
    }
    // next is where tail will point to after this read.
    next = rngBuf->tail + 1;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	795a      	ldrb	r2, [r3, #5]
 8000970:	210f      	movs	r1, #15
 8000972:	187b      	adds	r3, r7, r1
 8000974:	3201      	adds	r2, #1
 8000976:	701a      	strb	r2, [r3, #0]

    if( next >= rngBuf->maxLen )
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	799b      	ldrb	r3, [r3, #6]
 800097c:	187a      	adds	r2, r7, r1
 800097e:	7812      	ldrb	r2, [r2, #0]
 8000980:	429a      	cmp	r2, r3
 8000982:	d302      	bcc.n	800098a <canMsgRingBufferPop+0x3a>
    {
        next = 0;
 8000984:	187b      	adds	r3, r7, r1
 8000986:	2200      	movs	r2, #0
 8000988:	701a      	strb	r2, [r3, #0]
    }

    *pMsg = rngBuf->pMsg[rngBuf->tail]; // Read data and then move
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	795b      	ldrb	r3, [r3, #5]
 8000992:	0019      	movs	r1, r3
 8000994:	000b      	movs	r3, r1
 8000996:	005b      	lsls	r3, r3, #1
 8000998:	185b      	adds	r3, r3, r1
 800099a:	00db      	lsls	r3, r3, #3
 800099c:	18d2      	adds	r2, r2, r3
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80009a2:	c313      	stmia	r3!, {r0, r1, r4}
 80009a4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80009a6:	c313      	stmia	r3!, {r0, r1, r4}

    rngBuf->tail = next;             // tail to next data offset.
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	220f      	movs	r2, #15
 80009ac:	18ba      	adds	r2, r7, r2
 80009ae:	7812      	ldrb	r2, [r2, #0]
 80009b0:	715a      	strb	r2, [r3, #5]

    return 0;  // return success to indicate successful push.
 80009b2:	2300      	movs	r3, #0
}
 80009b4:	0018      	movs	r0, r3
 80009b6:	46bd      	mov	sp, r7
 80009b8:	b005      	add	sp, #20
 80009ba:	bd90      	pop	{r4, r7, pc}

080009bc <dbgPrintf>:
#include "stdarg.h"

extern UART_HandleTypeDef huart1;

void dbgPrintf(char *fmt, ...)
{
 80009bc:	b40f      	push	{r0, r1, r2, r3}
 80009be:	b580      	push	{r7, lr}
 80009c0:	b0c2      	sub	sp, #264	; 0x108
 80009c2:	af00      	add	r7, sp, #0
  char dbgBuf[256];
  va_list args;
  va_start(args, fmt);
 80009c4:	238a      	movs	r3, #138	; 0x8a
 80009c6:	005b      	lsls	r3, r3, #1
 80009c8:	18fb      	adds	r3, r7, r3
 80009ca:	603b      	str	r3, [r7, #0]
  int rc = vsnprintf(dbgBuf, sizeof(dbgBuf), fmt, args);
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	2288      	movs	r2, #136	; 0x88
 80009d0:	0052      	lsls	r2, r2, #1
 80009d2:	18ba      	adds	r2, r7, r2
 80009d4:	6812      	ldr	r2, [r2, #0]
 80009d6:	2180      	movs	r1, #128	; 0x80
 80009d8:	0049      	lsls	r1, r1, #1
 80009da:	1d38      	adds	r0, r7, #4
 80009dc:	f006 f9be 	bl	8006d5c <vsniprintf>
 80009e0:	0003      	movs	r3, r0
 80009e2:	1d7a      	adds	r2, r7, #5
 80009e4:	32ff      	adds	r2, #255	; 0xff
 80009e6:	6013      	str	r3, [r2, #0]
  va_end(args);

  HAL_UART_Transmit(&huart1, dbgBuf, strlen(dbgBuf), 10);
 80009e8:	1d3b      	adds	r3, r7, #4
 80009ea:	0018      	movs	r0, r3
 80009ec:	f7ff fb8a 	bl	8000104 <strlen>
 80009f0:	0003      	movs	r3, r0
 80009f2:	b29a      	uxth	r2, r3
 80009f4:	1d39      	adds	r1, r7, #4
 80009f6:	4805      	ldr	r0, [pc, #20]	; (8000a0c <dbgPrintf+0x50>)
 80009f8:	230a      	movs	r3, #10
 80009fa:	f005 fa7b 	bl	8005ef4 <HAL_UART_Transmit>
}
 80009fe:	46c0      	nop			; (mov r8, r8)
 8000a00:	46bd      	mov	sp, r7
 8000a02:	b042      	add	sp, #264	; 0x108
 8000a04:	bc80      	pop	{r7}
 8000a06:	bc08      	pop	{r3}
 8000a08:	b004      	add	sp, #16
 8000a0a:	4718      	bx	r3
 8000a0c:	20000454 	.word	0x20000454

08000a10 <dbgPrint>:

void dbgPrint(char *str)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, str, strlen(str), 10);
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	f7ff fb72 	bl	8000104 <strlen>
 8000a20:	0003      	movs	r3, r0
 8000a22:	b29a      	uxth	r2, r3
 8000a24:	6879      	ldr	r1, [r7, #4]
 8000a26:	4804      	ldr	r0, [pc, #16]	; (8000a38 <dbgPrint+0x28>)
 8000a28:	230a      	movs	r3, #10
 8000a2a:	f005 fa63 	bl	8005ef4 <HAL_UART_Transmit>
}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	46bd      	mov	sp, r7
 8000a32:	b002      	add	sp, #8
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	46c0      	nop			; (mov r8, r8)
 8000a38:	20000454 	.word	0x20000454

08000a3c <dbgDumpHex>:
{
	HAL_UART_Transmit(&huart1, p_array, size, 10);
}

void dbgDumpHex(uint8_t *buffer, int bufferSize)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < bufferSize; i++)
 8000a46:	2300      	movs	r3, #0
 8000a48:	60fb      	str	r3, [r7, #12]
 8000a4a:	e00c      	b.n	8000a66 <dbgDumpHex+0x2a>
	{
		dbgPrintf(" %02X", buffer[i]);
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	687a      	ldr	r2, [r7, #4]
 8000a50:	18d3      	adds	r3, r2, r3
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	001a      	movs	r2, r3
 8000a56:	4b0a      	ldr	r3, [pc, #40]	; (8000a80 <dbgDumpHex+0x44>)
 8000a58:	0011      	movs	r1, r2
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f7ff ffae 	bl	80009bc <dbgPrintf>
	for (int i = 0; i < bufferSize; i++)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	3301      	adds	r3, #1
 8000a64:	60fb      	str	r3, [r7, #12]
 8000a66:	68fa      	ldr	r2, [r7, #12]
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	429a      	cmp	r2, r3
 8000a6c:	dbee      	blt.n	8000a4c <dbgDumpHex+0x10>
	}
	dbgPrint("\n");
 8000a6e:	4b05      	ldr	r3, [pc, #20]	; (8000a84 <dbgDumpHex+0x48>)
 8000a70:	0018      	movs	r0, r3
 8000a72:	f7ff ffcd 	bl	8000a10 <dbgPrint>
}
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	b004      	add	sp, #16
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	0800775c 	.word	0x0800775c
 8000a84:	08007764 	.word	0x08007764

08000a88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a8a:	b087      	sub	sp, #28
 8000a8c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a8e:	f002 f95d 	bl	8002d4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a92:	f000 f9ad 	bl	8000df0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a96:	f000 fb1f 	bl	80010d8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000a9a:	f000 facf 	bl	800103c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000a9e:	f000 fa8f 	bl	8000fc0 <MX_SPI1_Init>
  MX_FDCAN1_Init();
 8000aa2:	f000 f9fd 	bl	8000ea0 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8000aa6:	f000 fa43 	bl	8000f30 <MX_FDCAN2_Init>
  /* USER CODE BEGIN 2 */
  Init_Basic_App();
 8000aaa:	f7ff fecb 	bl	8000844 <Init_Basic_App>
		/**********************************************************************************/

		/**********************************************************************************/
		/*CAN C PORTUNA VERI GELDI MI                                                     */
		/**********************************************************************************/
		if (isCAN_C_RXed == 1)
 8000aae:	4bb6      	ldr	r3, [pc, #728]	; (8000d88 <main+0x300>)
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d173      	bne.n	8000ba0 <main+0x118>
		{
			isCAN_C_RXed = 0;
 8000ab8:	4bb3      	ldr	r3, [pc, #716]	; (8000d88 <main+0x300>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(LED_CAN_C_RX_GPIO_Port , LED_CAN_C_RX_Pin, GPIO_PIN_SET);
 8000abe:	2380      	movs	r3, #128	; 0x80
 8000ac0:	0219      	lsls	r1, r3, #8
 8000ac2:	23a0      	movs	r3, #160	; 0xa0
 8000ac4:	05db      	lsls	r3, r3, #23
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	0018      	movs	r0, r3
 8000aca:	f003 fabc 	bl	8004046 <HAL_GPIO_WritePin>

			while (CAN_MSGAVAIL == checkReceive(&cfgCanC))
 8000ace:	e060      	b.n	8000b92 <main+0x10a>
			{
				uint8_t length;
				result = readMsgBuf(&cfgCanC, &length, tempCanMsg_C.Payload);
 8000ad0:	4aae      	ldr	r2, [pc, #696]	; (8000d8c <main+0x304>)
 8000ad2:	1df9      	adds	r1, r7, #7
 8000ad4:	4bae      	ldr	r3, [pc, #696]	; (8000d90 <main+0x308>)
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f001 fdf5 	bl	80026c6 <readMsgBuf>
 8000adc:	0003      	movs	r3, r0
 8000ade:	001a      	movs	r2, r3
 8000ae0:	4bac      	ldr	r3, [pc, #688]	; (8000d94 <main+0x30c>)
 8000ae2:	701a      	strb	r2, [r3, #0]
				if (result == CAN_OK)
 8000ae4:	4bab      	ldr	r3, [pc, #684]	; (8000d94 <main+0x30c>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d14e      	bne.n	8000b8a <main+0x102>
				{
					tempCanMsg_C.DataLength    = length;
 8000aec:	1dfb      	adds	r3, r7, #7
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	001a      	movs	r2, r3
 8000af2:	4ba9      	ldr	r3, [pc, #676]	; (8000d98 <main+0x310>)
 8000af4:	60da      	str	r2, [r3, #12]
					tempCanMsg_C.Identifier    = cfgCanC.can_id;
 8000af6:	4ba6      	ldr	r3, [pc, #664]	; (8000d90 <main+0x308>)
 8000af8:	685a      	ldr	r2, [r3, #4]
 8000afa:	4ba7      	ldr	r3, [pc, #668]	; (8000d98 <main+0x310>)
 8000afc:	601a      	str	r2, [r3, #0]
					tempCanMsg_C.FrameType     = FDCAN_DATA_FRAME;
 8000afe:	4ba6      	ldr	r3, [pc, #664]	; (8000d98 <main+0x310>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	609a      	str	r2, [r3, #8]
					cfgCanC.ext_flg ? (tempCanMsg_C.IdType = FDCAN_EXTENDED_ID) : (tempCanMsg_C.IdType = FDCAN_STANDARD_ID);
 8000b04:	4ba2      	ldr	r3, [pc, #648]	; (8000d90 <main+0x308>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d004      	beq.n	8000b16 <main+0x8e>
 8000b0c:	4ba2      	ldr	r3, [pc, #648]	; (8000d98 <main+0x310>)
 8000b0e:	2280      	movs	r2, #128	; 0x80
 8000b10:	05d2      	lsls	r2, r2, #23
 8000b12:	605a      	str	r2, [r3, #4]
 8000b14:	e002      	b.n	8000b1c <main+0x94>
 8000b16:	4ba0      	ldr	r3, [pc, #640]	; (8000d98 <main+0x310>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	605a      	str	r2, [r3, #4]

					debugPrint("RX, ->canC  ->route1\n");
 8000b1c:	4b9f      	ldr	r3, [pc, #636]	; (8000d9c <main+0x314>)
 8000b1e:	0018      	movs	r0, r3
 8000b20:	f7ff ff76 	bl	8000a10 <dbgPrint>
					canMsgRingBufferPush(&routeOne.Route_Ring_Buf, tempCanMsg_C);
 8000b24:	4b9c      	ldr	r3, [pc, #624]	; (8000d98 <main+0x310>)
 8000b26:	489e      	ldr	r0, [pc, #632]	; (8000da0 <main+0x318>)
 8000b28:	466a      	mov	r2, sp
 8000b2a:	0011      	movs	r1, r2
 8000b2c:	001a      	movs	r2, r3
 8000b2e:	320c      	adds	r2, #12
 8000b30:	ca70      	ldmia	r2!, {r4, r5, r6}
 8000b32:	c170      	stmia	r1!, {r4, r5, r6}
 8000b34:	6819      	ldr	r1, [r3, #0]
 8000b36:	685a      	ldr	r2, [r3, #4]
 8000b38:	689b      	ldr	r3, [r3, #8]
 8000b3a:	f7ff febf 	bl	80008bc <canMsgRingBufferPush>


					debugPrint("canC rx new:");     debugDumpHex( tempCanMsg_C.Payload, 8);
 8000b3e:	4b99      	ldr	r3, [pc, #612]	; (8000da4 <main+0x31c>)
 8000b40:	0018      	movs	r0, r3
 8000b42:	f7ff ff65 	bl	8000a10 <dbgPrint>
 8000b46:	4b91      	ldr	r3, [pc, #580]	; (8000d8c <main+0x304>)
 8000b48:	2108      	movs	r1, #8
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f7ff ff76 	bl	8000a3c <dbgDumpHex>
					debugPrintf("DataLength: %x\n", tempCanMsg_C.DataLength);
 8000b50:	4b91      	ldr	r3, [pc, #580]	; (8000d98 <main+0x310>)
 8000b52:	68da      	ldr	r2, [r3, #12]
 8000b54:	4b94      	ldr	r3, [pc, #592]	; (8000da8 <main+0x320>)
 8000b56:	0011      	movs	r1, r2
 8000b58:	0018      	movs	r0, r3
 8000b5a:	f7ff ff2f 	bl	80009bc <dbgPrintf>
					debugPrintf("Identifier: %x\n", tempCanMsg_C.Identifier);
 8000b5e:	4b8e      	ldr	r3, [pc, #568]	; (8000d98 <main+0x310>)
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	4b92      	ldr	r3, [pc, #584]	; (8000dac <main+0x324>)
 8000b64:	0011      	movs	r1, r2
 8000b66:	0018      	movs	r0, r3
 8000b68:	f7ff ff28 	bl	80009bc <dbgPrintf>
					debugPrintf("FrameType: %x\n",  tempCanMsg_C.FrameType);
 8000b6c:	4b8a      	ldr	r3, [pc, #552]	; (8000d98 <main+0x310>)
 8000b6e:	689a      	ldr	r2, [r3, #8]
 8000b70:	4b8f      	ldr	r3, [pc, #572]	; (8000db0 <main+0x328>)
 8000b72:	0011      	movs	r1, r2
 8000b74:	0018      	movs	r0, r3
 8000b76:	f7ff ff21 	bl	80009bc <dbgPrintf>
					debugPrintf("IdType: %x\n",     tempCanMsg_C.IdType);
 8000b7a:	4b87      	ldr	r3, [pc, #540]	; (8000d98 <main+0x310>)
 8000b7c:	685a      	ldr	r2, [r3, #4]
 8000b7e:	4b8d      	ldr	r3, [pc, #564]	; (8000db4 <main+0x32c>)
 8000b80:	0011      	movs	r1, r2
 8000b82:	0018      	movs	r0, r3
 8000b84:	f7ff ff1a 	bl	80009bc <dbgPrintf>
 8000b88:	e003      	b.n	8000b92 <main+0x10a>

				}
				else
				{
					debugPrintf(failMsg);
 8000b8a:	4b8b      	ldr	r3, [pc, #556]	; (8000db8 <main+0x330>)
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f7ff ff15 	bl	80009bc <dbgPrintf>
			while (CAN_MSGAVAIL == checkReceive(&cfgCanC))
 8000b92:	4b7f      	ldr	r3, [pc, #508]	; (8000d90 <main+0x308>)
 8000b94:	0018      	movs	r0, r3
 8000b96:	f001 fdf4 	bl	8002782 <checkReceive>
 8000b9a:	0003      	movs	r3, r0
 8000b9c:	2b03      	cmp	r3, #3
 8000b9e:	d097      	beq.n	8000ad0 <main+0x48>

		/*****************************************************************************************************************************************/
		/*                                                       STAGE 2 DATA ISLEM    BASLA                                                     */
		/*****************************************************************************************************************************************/

		result_One = canMsgRingBufferPop(&routeOne.Route_Ring_Buf, &tempCanMsgTx);
 8000ba0:	4a86      	ldr	r2, [pc, #536]	; (8000dbc <main+0x334>)
 8000ba2:	4b7f      	ldr	r3, [pc, #508]	; (8000da0 <main+0x318>)
 8000ba4:	0011      	movs	r1, r2
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f7ff fed2 	bl	8000950 <canMsgRingBufferPop>
 8000bac:	0003      	movs	r3, r0
 8000bae:	b2da      	uxtb	r2, r3
 8000bb0:	4b83      	ldr	r3, [pc, #524]	; (8000dc0 <main+0x338>)
 8000bb2:	701a      	strb	r2, [r3, #0]

		while (result_One == CAN_OK)
 8000bb4:	e05f      	b.n	8000c76 <main+0x1ee>
//			routeOne.Penultimate_Sent_Message = routeOne.Last_Sent_Message;
//			routeOne.Last_Sent_Message = canMsgTx;

			if (true)
			{
				debugPrint("TX, route1-> canB->\n");
 8000bb6:	4b83      	ldr	r3, [pc, #524]	; (8000dc4 <main+0x33c>)
 8000bb8:	0018      	movs	r0, r3
 8000bba:	f7ff ff29 	bl	8000a10 <dbgPrint>


				txHeader_B.TxFrameType  = tempCanMsgTx.FrameType;
 8000bbe:	4b7f      	ldr	r3, [pc, #508]	; (8000dbc <main+0x334>)
 8000bc0:	689a      	ldr	r2, [r3, #8]
 8000bc2:	4b81      	ldr	r3, [pc, #516]	; (8000dc8 <main+0x340>)
 8000bc4:	609a      	str	r2, [r3, #8]
				txHeader_B.DataLength   = tempCanMsgTx.DataLength;
 8000bc6:	4b7d      	ldr	r3, [pc, #500]	; (8000dbc <main+0x334>)
 8000bc8:	68da      	ldr	r2, [r3, #12]
 8000bca:	4b7f      	ldr	r3, [pc, #508]	; (8000dc8 <main+0x340>)
 8000bcc:	60da      	str	r2, [r3, #12]


				if(tempCanMsgTx.IdType == FDCAN_STANDARD_ID)
 8000bce:	4b7b      	ldr	r3, [pc, #492]	; (8000dbc <main+0x334>)
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d10b      	bne.n	8000bee <main+0x166>
				{
					txHeader_B.IdType     = FDCAN_EXTENDED_ID;
 8000bd6:	4b7c      	ldr	r3, [pc, #496]	; (8000dc8 <main+0x340>)
 8000bd8:	2280      	movs	r2, #128	; 0x80
 8000bda:	05d2      	lsls	r2, r2, #23
 8000bdc:	605a      	str	r2, [r3, #4]
					txHeader_B.Identifier = ((tempCanMsgTx.Identifier << 18) + tempCanMsgTx.Payload[0]);          // Shift the 11-bit identifier to the left by 18 bits to make it a 29-bit identifier
 8000bde:	4b77      	ldr	r3, [pc, #476]	; (8000dbc <main+0x334>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	049b      	lsls	r3, r3, #18
 8000be4:	4a75      	ldr	r2, [pc, #468]	; (8000dbc <main+0x334>)
 8000be6:	7c12      	ldrb	r2, [r2, #16]
 8000be8:	189a      	adds	r2, r3, r2
 8000bea:	4b77      	ldr	r3, [pc, #476]	; (8000dc8 <main+0x340>)
 8000bec:	601a      	str	r2, [r3, #0]
				}


				debugPrint("canB Tx new:");
 8000bee:	4b77      	ldr	r3, [pc, #476]	; (8000dcc <main+0x344>)
 8000bf0:	0018      	movs	r0, r3
 8000bf2:	f7ff ff0d 	bl	8000a10 <dbgPrint>
				debugDumpHex(tempCanMsgTx.Payload, 8);
 8000bf6:	4b76      	ldr	r3, [pc, #472]	; (8000dd0 <main+0x348>)
 8000bf8:	2108      	movs	r1, #8
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	f7ff ff1e 	bl	8000a3c <dbgDumpHex>
				debugPrintf("DataLength: %x\n", txHeader_B.DataLength);
 8000c00:	4b71      	ldr	r3, [pc, #452]	; (8000dc8 <main+0x340>)
 8000c02:	68da      	ldr	r2, [r3, #12]
 8000c04:	4b68      	ldr	r3, [pc, #416]	; (8000da8 <main+0x320>)
 8000c06:	0011      	movs	r1, r2
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f7ff fed7 	bl	80009bc <dbgPrintf>
				debugPrintf("Identifier: %x\n", txHeader_B.Identifier);
 8000c0e:	4b6e      	ldr	r3, [pc, #440]	; (8000dc8 <main+0x340>)
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	4b66      	ldr	r3, [pc, #408]	; (8000dac <main+0x324>)
 8000c14:	0011      	movs	r1, r2
 8000c16:	0018      	movs	r0, r3
 8000c18:	f7ff fed0 	bl	80009bc <dbgPrintf>
				debugPrintf("FrameType: %x\n", txHeader_B.TxFrameType);
 8000c1c:	4b6a      	ldr	r3, [pc, #424]	; (8000dc8 <main+0x340>)
 8000c1e:	689a      	ldr	r2, [r3, #8]
 8000c20:	4b63      	ldr	r3, [pc, #396]	; (8000db0 <main+0x328>)
 8000c22:	0011      	movs	r1, r2
 8000c24:	0018      	movs	r0, r3
 8000c26:	f7ff fec9 	bl	80009bc <dbgPrintf>
				debugPrintf("IdType: %x\n", txHeader_B.IdType);
 8000c2a:	4b67      	ldr	r3, [pc, #412]	; (8000dc8 <main+0x340>)
 8000c2c:	685a      	ldr	r2, [r3, #4]
 8000c2e:	4b61      	ldr	r3, [pc, #388]	; (8000db4 <main+0x32c>)
 8000c30:	0011      	movs	r1, r2
 8000c32:	0018      	movs	r0, r3
 8000c34:	f7ff fec2 	bl	80009bc <dbgPrintf>

				HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &txHeader_B, tempCanMsgTx.Payload);  //canB den gnder
 8000c38:	4a65      	ldr	r2, [pc, #404]	; (8000dd0 <main+0x348>)
 8000c3a:	4963      	ldr	r1, [pc, #396]	; (8000dc8 <main+0x340>)
 8000c3c:	4b65      	ldr	r3, [pc, #404]	; (8000dd4 <main+0x34c>)
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f002 fbc8 	bl	80033d4 <HAL_FDCAN_AddMessageToTxFifoQ>

			}

			result_One = canMsgRingBufferPop(&routeOne.Route_Ring_Buf, &tempCanMsgTx);
 8000c44:	4a5d      	ldr	r2, [pc, #372]	; (8000dbc <main+0x334>)
 8000c46:	4b56      	ldr	r3, [pc, #344]	; (8000da0 <main+0x318>)
 8000c48:	0011      	movs	r1, r2
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	f7ff fe80 	bl	8000950 <canMsgRingBufferPop>
 8000c50:	0003      	movs	r3, r0
 8000c52:	b2da      	uxtb	r2, r3
 8000c54:	4b5a      	ldr	r3, [pc, #360]	; (8000dc0 <main+0x338>)
 8000c56:	701a      	strb	r2, [r3, #0]
			//ledler
//			HAL_GPIO_WritePin(LED_CAN_B_TX_GPIO_Port, LED_CAN_B_TX_Pin, GPIO_PIN_SET);//... tx leder? nasl sncek?
			HAL_GPIO_WritePin(LED_CAN_A_RX_GPIO_Port, LED_CAN_A_RX_Pin, GPIO_PIN_SET);
 8000c58:	2380      	movs	r3, #128	; 0x80
 8000c5a:	019b      	lsls	r3, r3, #6
 8000c5c:	485e      	ldr	r0, [pc, #376]	; (8000dd8 <main+0x350>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	0019      	movs	r1, r3
 8000c62:	f003 f9f0 	bl	8004046 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_CAN_C_RX_GPIO_Port, LED_CAN_C_RX_Pin, GPIO_PIN_SET);
 8000c66:	2380      	movs	r3, #128	; 0x80
 8000c68:	0219      	lsls	r1, r3, #8
 8000c6a:	23a0      	movs	r3, #160	; 0xa0
 8000c6c:	05db      	lsls	r3, r3, #23
 8000c6e:	2201      	movs	r2, #1
 8000c70:	0018      	movs	r0, r3
 8000c72:	f003 f9e8 	bl	8004046 <HAL_GPIO_WritePin>
		while (result_One == CAN_OK)
 8000c76:	4b52      	ldr	r3, [pc, #328]	; (8000dc0 <main+0x338>)
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d09b      	beq.n	8000bb6 <main+0x12e>


		/*****************************************************************************************************************************************/
				/*ROUTE 2 RINGBUFF VE PORT YONLENDIRME*/
		/*****************************************************************************************************************************************/
				result_Two = canMsgRingBufferPop(&routeTwo.Route_Ring_Buf, &tempCanMsgTx);
 8000c7e:	4a4f      	ldr	r2, [pc, #316]	; (8000dbc <main+0x334>)
 8000c80:	4b56      	ldr	r3, [pc, #344]	; (8000ddc <main+0x354>)
 8000c82:	0011      	movs	r1, r2
 8000c84:	0018      	movs	r0, r3
 8000c86:	f7ff fe63 	bl	8000950 <canMsgRingBufferPop>
 8000c8a:	0003      	movs	r3, r0
 8000c8c:	b2da      	uxtb	r2, r3
 8000c8e:	4b54      	ldr	r3, [pc, #336]	; (8000de0 <main+0x358>)
 8000c90:	701a      	strb	r2, [r3, #0]

				while (result_Two == CAN_OK)
 8000c92:	e070      	b.n	8000d76 <main+0x2ee>
				{
					debugPrint("TX, route2-> canA & canC->\n");
 8000c94:	4b53      	ldr	r3, [pc, #332]	; (8000de4 <main+0x35c>)
 8000c96:	0018      	movs	r0, r3
 8000c98:	f7ff feba 	bl	8000a10 <dbgPrint>

						//CanA icin
					if(tempCanMsgTx.IdType == FDCAN_EXTENDED_ID)
 8000c9c:	4b47      	ldr	r3, [pc, #284]	; (8000dbc <main+0x334>)
 8000c9e:	685a      	ldr	r2, [r3, #4]
 8000ca0:	2380      	movs	r3, #128	; 0x80
 8000ca2:	05db      	lsls	r3, r3, #23
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d108      	bne.n	8000cba <main+0x232>
					{
						txHeader_A.IdType = FDCAN_STANDARD_ID;
 8000ca8:	4b4f      	ldr	r3, [pc, #316]	; (8000de8 <main+0x360>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	605a      	str	r2, [r3, #4]
						txHeader_A.Identifier = tempCanMsgTx.Identifier >> 18;  //? baka bir ey
 8000cae:	4b43      	ldr	r3, [pc, #268]	; (8000dbc <main+0x334>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	0c9a      	lsrs	r2, r3, #18
 8000cb4:	4b4c      	ldr	r3, [pc, #304]	; (8000de8 <main+0x360>)
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	e007      	b.n	8000cca <main+0x242>
					}
					else
					{
						txHeader_A.IdType = FDCAN_EXTENDED_ID;
 8000cba:	4b4b      	ldr	r3, [pc, #300]	; (8000de8 <main+0x360>)
 8000cbc:	2280      	movs	r2, #128	; 0x80
 8000cbe:	05d2      	lsls	r2, r2, #23
 8000cc0:	605a      	str	r2, [r3, #4]
						txHeader_A.Identifier  = tempCanMsgTx.Identifier;
 8000cc2:	4b3e      	ldr	r3, [pc, #248]	; (8000dbc <main+0x334>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	4b48      	ldr	r3, [pc, #288]	; (8000de8 <main+0x360>)
 8000cc8:	601a      	str	r2, [r3, #0]
					}

					txHeader_A.TxFrameType = tempCanMsgTx.FrameType;
 8000cca:	4b3c      	ldr	r3, [pc, #240]	; (8000dbc <main+0x334>)
 8000ccc:	689a      	ldr	r2, [r3, #8]
 8000cce:	4b46      	ldr	r3, [pc, #280]	; (8000de8 <main+0x360>)
 8000cd0:	609a      	str	r2, [r3, #8]
					txHeader_A.DataLength  = tempCanMsgTx.DataLength;
 8000cd2:	4b3a      	ldr	r3, [pc, #232]	; (8000dbc <main+0x334>)
 8000cd4:	68da      	ldr	r2, [r3, #12]
 8000cd6:	4b44      	ldr	r3, [pc, #272]	; (8000de8 <main+0x360>)
 8000cd8:	60da      	str	r2, [r3, #12]

					HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader_A, tempCanMsgTx.Payload);  //canB den gnder
 8000cda:	4a3d      	ldr	r2, [pc, #244]	; (8000dd0 <main+0x348>)
 8000cdc:	4942      	ldr	r1, [pc, #264]	; (8000de8 <main+0x360>)
 8000cde:	4b43      	ldr	r3, [pc, #268]	; (8000dec <main+0x364>)
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f002 fb77 	bl	80033d4 <HAL_FDCAN_AddMessageToTxFifoQ>


						//Canc icin
					tempCanMsgTx.IdType      ?   (tempCanMsgTx.IdType    = 1)   :   (tempCanMsgTx.IdType     = 0);
 8000ce6:	4b35      	ldr	r3, [pc, #212]	; (8000dbc <main+0x334>)
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d003      	beq.n	8000cf6 <main+0x26e>
 8000cee:	4b33      	ldr	r3, [pc, #204]	; (8000dbc <main+0x334>)
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	605a      	str	r2, [r3, #4]
 8000cf4:	e002      	b.n	8000cfc <main+0x274>
 8000cf6:	4b31      	ldr	r3, [pc, #196]	; (8000dbc <main+0x334>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	605a      	str	r2, [r3, #4]
					tempCanMsgTx.FrameType   ?   (tempCanMsgTx.FrameType = 1)   :   (tempCanMsgTx.FrameType  = 0);
 8000cfc:	4b2f      	ldr	r3, [pc, #188]	; (8000dbc <main+0x334>)
 8000cfe:	689b      	ldr	r3, [r3, #8]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d003      	beq.n	8000d0c <main+0x284>
 8000d04:	4b2d      	ldr	r3, [pc, #180]	; (8000dbc <main+0x334>)
 8000d06:	2201      	movs	r2, #1
 8000d08:	609a      	str	r2, [r3, #8]
 8000d0a:	e002      	b.n	8000d12 <main+0x28a>
 8000d0c:	4b2b      	ldr	r3, [pc, #172]	; (8000dbc <main+0x334>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	609a      	str	r2, [r3, #8]

					sendMsgBuffer(&cfgCanC, tempCanMsgTx.Identifier, (uint8_t)tempCanMsgTx.IdType, (uint8_t)tempCanMsgTx.FrameType, (uint8_t)tempCanMsgTx.DataLength, tempCanMsgTx.Payload);
 8000d12:	4b2a      	ldr	r3, [pc, #168]	; (8000dbc <main+0x334>)
 8000d14:	6819      	ldr	r1, [r3, #0]
 8000d16:	4b29      	ldr	r3, [pc, #164]	; (8000dbc <main+0x334>)
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	b2dc      	uxtb	r4, r3
 8000d1c:	4b27      	ldr	r3, [pc, #156]	; (8000dbc <main+0x334>)
 8000d1e:	689b      	ldr	r3, [r3, #8]
 8000d20:	b2dd      	uxtb	r5, r3
 8000d22:	4b26      	ldr	r3, [pc, #152]	; (8000dbc <main+0x334>)
 8000d24:	68db      	ldr	r3, [r3, #12]
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	4819      	ldr	r0, [pc, #100]	; (8000d90 <main+0x308>)
 8000d2a:	4a29      	ldr	r2, [pc, #164]	; (8000dd0 <main+0x348>)
 8000d2c:	9201      	str	r2, [sp, #4]
 8000d2e:	9300      	str	r3, [sp, #0]
 8000d30:	002b      	movs	r3, r5
 8000d32:	0022      	movs	r2, r4
 8000d34:	f001 fbb4 	bl	80024a0 <sendMsgBuffer>

				   // memset(tempCanMsgTx.Payload, 0, MAX_CAN_MSG_DATA_COUNT);  //payload sfrla
					result_Two = canMsgRingBufferPop(&routeTwo.Route_Ring_Buf, &tempCanMsgTx);
 8000d38:	4a20      	ldr	r2, [pc, #128]	; (8000dbc <main+0x334>)
 8000d3a:	4b28      	ldr	r3, [pc, #160]	; (8000ddc <main+0x354>)
 8000d3c:	0011      	movs	r1, r2
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f7ff fe06 	bl	8000950 <canMsgRingBufferPop>
 8000d44:	0003      	movs	r3, r0
 8000d46:	b2da      	uxtb	r2, r3
 8000d48:	4b25      	ldr	r3, [pc, #148]	; (8000de0 <main+0x358>)
 8000d4a:	701a      	strb	r2, [r3, #0]

					HAL_GPIO_WritePin(LED_CAN_B_RX_GPIO_Port, LED_CAN_B_RX_Pin, GPIO_PIN_RESET);
 8000d4c:	23a0      	movs	r3, #160	; 0xa0
 8000d4e:	05db      	lsls	r3, r3, #23
 8000d50:	2200      	movs	r2, #0
 8000d52:	2180      	movs	r1, #128	; 0x80
 8000d54:	0018      	movs	r0, r3
 8000d56:	f003 f976 	bl	8004046 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_CAN_A_TX_GPIO_Port, LED_CAN_A_TX_Pin, GPIO_PIN_SET);   //... sndrmeyi dn
 8000d5a:	2380      	movs	r3, #128	; 0x80
 8000d5c:	021b      	lsls	r3, r3, #8
 8000d5e:	481e      	ldr	r0, [pc, #120]	; (8000dd8 <main+0x350>)
 8000d60:	2201      	movs	r2, #1
 8000d62:	0019      	movs	r1, r3
 8000d64:	f003 f96f 	bl	8004046 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_CAN_A_TX_GPIO_Port, LED_CAN_A_TX_Pin, GPIO_PIN_SET);  //...
 8000d68:	2380      	movs	r3, #128	; 0x80
 8000d6a:	021b      	lsls	r3, r3, #8
 8000d6c:	481a      	ldr	r0, [pc, #104]	; (8000dd8 <main+0x350>)
 8000d6e:	2201      	movs	r2, #1
 8000d70:	0019      	movs	r1, r3
 8000d72:	f003 f968 	bl	8004046 <HAL_GPIO_WritePin>
				while (result_Two == CAN_OK)
 8000d76:	4b1a      	ldr	r3, [pc, #104]	; (8000de0 <main+0x358>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d08a      	beq.n	8000c94 <main+0x20c>
    /* USER CODE BEGIN 3 */
	  /*****************************************************************************************************************************************/
		  	  	  	  	  	  	  	  	  	  	  /*BUTON CHECK VE BLINK*/
	  /*****************************************************************************************************************************************/

		  isPressedBtn();
 8000d7e:	f000 fab3 	bl	80012e8 <isPressedBtn>
		  heartBeat();
 8000d82:	f000 fa91 	bl	80012a8 <heartBeat>
		if (isCAN_C_RXed == 1)
 8000d86:	e692      	b.n	8000aae <main+0x26>
 8000d88:	200005e7 	.word	0x200005e7
 8000d8c:	200005c4 	.word	0x200005c4
 8000d90:	200000a0 	.word	0x200000a0
 8000d94:	200005e4 	.word	0x200005e4
 8000d98:	200005b4 	.word	0x200005b4
 8000d9c:	08007768 	.word	0x08007768
 8000da0:	200000cc 	.word	0x200000cc
 8000da4:	08007780 	.word	0x08007780
 8000da8:	08007790 	.word	0x08007790
 8000dac:	080077a0 	.word	0x080077a0
 8000db0:	080077b0 	.word	0x080077b0
 8000db4:	080077c0 	.word	0x080077c0
 8000db8:	20000008 	.word	0x20000008
 8000dbc:	200005cc 	.word	0x200005cc
 8000dc0:	200005e5 	.word	0x200005e5
 8000dc4:	080077cc 	.word	0x080077cc
 8000dc8:	20000538 	.word	0x20000538
 8000dcc:	080077e4 	.word	0x080077e4
 8000dd0:	200005dc 	.word	0x200005dc
 8000dd4:	2000038c 	.word	0x2000038c
 8000dd8:	50000800 	.word	0x50000800
 8000ddc:	200001fc 	.word	0x200001fc
 8000de0:	200005e6 	.word	0x200005e6
 8000de4:	080077f4 	.word	0x080077f4
 8000de8:	200004ec 	.word	0x200004ec
 8000dec:	20000328 	.word	0x20000328

08000df0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000df0:	b590      	push	{r4, r7, lr}
 8000df2:	b095      	sub	sp, #84	; 0x54
 8000df4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000df6:	2414      	movs	r4, #20
 8000df8:	193b      	adds	r3, r7, r4
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	233c      	movs	r3, #60	; 0x3c
 8000dfe:	001a      	movs	r2, r3
 8000e00:	2100      	movs	r1, #0
 8000e02:	f005 ff77 	bl	8006cf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e06:	1d3b      	adds	r3, r7, #4
 8000e08:	0018      	movs	r0, r3
 8000e0a:	2310      	movs	r3, #16
 8000e0c:	001a      	movs	r2, r3
 8000e0e:	2100      	movs	r1, #0
 8000e10:	f005 ff70 	bl	8006cf4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e14:	2380      	movs	r3, #128	; 0x80
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	0018      	movs	r0, r3
 8000e1a:	f003 f981 	bl	8004120 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e1e:	193b      	adds	r3, r7, r4
 8000e20:	2201      	movs	r2, #1
 8000e22:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e24:	193b      	adds	r3, r7, r4
 8000e26:	2280      	movs	r2, #128	; 0x80
 8000e28:	0252      	lsls	r2, r2, #9
 8000e2a:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e2c:	0021      	movs	r1, r4
 8000e2e:	187b      	adds	r3, r7, r1
 8000e30:	2202      	movs	r2, #2
 8000e32:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e34:	187b      	adds	r3, r7, r1
 8000e36:	2203      	movs	r2, #3
 8000e38:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000e3a:	187b      	adds	r3, r7, r1
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000e40:	187b      	adds	r3, r7, r1
 8000e42:	2210      	movs	r2, #16
 8000e44:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e46:	187b      	adds	r3, r7, r1
 8000e48:	2280      	movs	r2, #128	; 0x80
 8000e4a:	0292      	lsls	r2, r2, #10
 8000e4c:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 8000e4e:	187b      	adds	r3, r7, r1
 8000e50:	22e0      	movs	r2, #224	; 0xe0
 8000e52:	0512      	lsls	r2, r2, #20
 8000e54:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e56:	187b      	adds	r3, r7, r1
 8000e58:	2280      	movs	r2, #128	; 0x80
 8000e5a:	0592      	lsls	r2, r2, #22
 8000e5c:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e5e:	187b      	adds	r3, r7, r1
 8000e60:	0018      	movs	r0, r3
 8000e62:	f003 f9a9 	bl	80041b8 <HAL_RCC_OscConfig>
 8000e66:	1e03      	subs	r3, r0, #0
 8000e68:	d001      	beq.n	8000e6e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000e6a:	f000 fb3f 	bl	80014ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e6e:	1d3b      	adds	r3, r7, #4
 8000e70:	2207      	movs	r2, #7
 8000e72:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e74:	1d3b      	adds	r3, r7, #4
 8000e76:	2202      	movs	r2, #2
 8000e78:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e7a:	1d3b      	adds	r3, r7, #4
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e80:	1d3b      	adds	r3, r7, #4
 8000e82:	2200      	movs	r2, #0
 8000e84:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e86:	1d3b      	adds	r3, r7, #4
 8000e88:	2102      	movs	r1, #2
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f003 fcf4 	bl	8004878 <HAL_RCC_ClockConfig>
 8000e90:	1e03      	subs	r3, r0, #0
 8000e92:	d001      	beq.n	8000e98 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000e94:	f000 fb2a 	bl	80014ec <Error_Handler>
  }
}
 8000e98:	46c0      	nop			; (mov r8, r8)
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	b015      	add	sp, #84	; 0x54
 8000e9e:	bd90      	pop	{r4, r7, pc}

08000ea0 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000ea4:	4b20      	ldr	r3, [pc, #128]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000ea6:	4a21      	ldr	r2, [pc, #132]	; (8000f2c <MX_FDCAN1_Init+0x8c>)
 8000ea8:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000eaa:	4b1f      	ldr	r3, [pc, #124]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000eb0:	4b1d      	ldr	r3, [pc, #116]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000eb6:	4b1c      	ldr	r3, [pc, #112]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000ebc:	4b1a      	ldr	r3, [pc, #104]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000ec2:	4b19      	ldr	r3, [pc, #100]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000ec8:	4b17      	ldr	r3, [pc, #92]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000ece:	4b16      	ldr	r3, [pc, #88]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 4;
 8000ed4:	4b14      	ldr	r3, [pc, #80]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000ed6:	2204      	movs	r2, #4
 8000ed8:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 27;
 8000eda:	4b13      	ldr	r3, [pc, #76]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000edc:	221b      	movs	r2, #27
 8000ede:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 4;
 8000ee0:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000ee2:	2204      	movs	r2, #4
 8000ee4:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000ee6:	4b10      	ldr	r3, [pc, #64]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000ee8:	2201      	movs	r2, #1
 8000eea:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 8000eec:	4b0e      	ldr	r3, [pc, #56]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000eee:	2204      	movs	r2, #4
 8000ef0:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 27;
 8000ef2:	4b0d      	ldr	r3, [pc, #52]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000ef4:	221b      	movs	r2, #27
 8000ef6:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 8000ef8:	4b0b      	ldr	r3, [pc, #44]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000efa:	2204      	movs	r2, #4
 8000efc:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000efe:	4b0a      	ldr	r3, [pc, #40]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000f04:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000f0a:	4b07      	ldr	r3, [pc, #28]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000f10:	4b05      	ldr	r3, [pc, #20]	; (8000f28 <MX_FDCAN1_Init+0x88>)
 8000f12:	0018      	movs	r0, r3
 8000f14:	f002 f8a2 	bl	800305c <HAL_FDCAN_Init>
 8000f18:	1e03      	subs	r3, r0, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000f1c:	f000 fae6 	bl	80014ec <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000f20:	46c0      	nop			; (mov r8, r8)
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	46c0      	nop			; (mov r8, r8)
 8000f28:	20000328 	.word	0x20000328
 8000f2c:	40006400 	.word	0x40006400

08000f30 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000f34:	4b20      	ldr	r3, [pc, #128]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f36:	4a21      	ldr	r2, [pc, #132]	; (8000fbc <MX_FDCAN2_Init+0x8c>)
 8000f38:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000f3a:	4b1f      	ldr	r3, [pc, #124]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000f40:	4b1d      	ldr	r3, [pc, #116]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000f46:	4b1c      	ldr	r3, [pc, #112]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000f4c:	4b1a      	ldr	r3, [pc, #104]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000f52:	4b19      	ldr	r3, [pc, #100]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000f58:	4b17      	ldr	r3, [pc, #92]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8000f5e:	4b16      	ldr	r3, [pc, #88]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f60:	2201      	movs	r2, #1
 8000f62:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 4;
 8000f64:	4b14      	ldr	r3, [pc, #80]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f66:	2204      	movs	r2, #4
 8000f68:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 27;
 8000f6a:	4b13      	ldr	r3, [pc, #76]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f6c:	221b      	movs	r2, #27
 8000f6e:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 4;
 8000f70:	4b11      	ldr	r3, [pc, #68]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f72:	2204      	movs	r2, #4
 8000f74:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000f76:	4b10      	ldr	r3, [pc, #64]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f78:	2201      	movs	r2, #1
 8000f7a:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 4;
 8000f7c:	4b0e      	ldr	r3, [pc, #56]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f7e:	2204      	movs	r2, #4
 8000f80:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 27;
 8000f82:	4b0d      	ldr	r3, [pc, #52]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f84:	221b      	movs	r2, #27
 8000f86:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 8000f88:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 8000f8e:	4b0a      	ldr	r3, [pc, #40]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8000f94:	4b08      	ldr	r3, [pc, #32]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000f9a:	4b07      	ldr	r3, [pc, #28]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000fa0:	4b05      	ldr	r3, [pc, #20]	; (8000fb8 <MX_FDCAN2_Init+0x88>)
 8000fa2:	0018      	movs	r0, r3
 8000fa4:	f002 f85a 	bl	800305c <HAL_FDCAN_Init>
 8000fa8:	1e03      	subs	r3, r0, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 8000fac:	f000 fa9e 	bl	80014ec <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000fb0:	46c0      	nop			; (mov r8, r8)
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	46c0      	nop			; (mov r8, r8)
 8000fb8:	2000038c 	.word	0x2000038c
 8000fbc:	40006800 	.word	0x40006800

08000fc0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000fc4:	4b1b      	ldr	r3, [pc, #108]	; (8001034 <MX_SPI1_Init+0x74>)
 8000fc6:	4a1c      	ldr	r2, [pc, #112]	; (8001038 <MX_SPI1_Init+0x78>)
 8000fc8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fca:	4b1a      	ldr	r3, [pc, #104]	; (8001034 <MX_SPI1_Init+0x74>)
 8000fcc:	2282      	movs	r2, #130	; 0x82
 8000fce:	0052      	lsls	r2, r2, #1
 8000fd0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fd2:	4b18      	ldr	r3, [pc, #96]	; (8001034 <MX_SPI1_Init+0x74>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fd8:	4b16      	ldr	r3, [pc, #88]	; (8001034 <MX_SPI1_Init+0x74>)
 8000fda:	22e0      	movs	r2, #224	; 0xe0
 8000fdc:	00d2      	lsls	r2, r2, #3
 8000fde:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fe0:	4b14      	ldr	r3, [pc, #80]	; (8001034 <MX_SPI1_Init+0x74>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fe6:	4b13      	ldr	r3, [pc, #76]	; (8001034 <MX_SPI1_Init+0x74>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000fec:	4b11      	ldr	r3, [pc, #68]	; (8001034 <MX_SPI1_Init+0x74>)
 8000fee:	2280      	movs	r2, #128	; 0x80
 8000ff0:	0092      	lsls	r2, r2, #2
 8000ff2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000ff4:	4b0f      	ldr	r3, [pc, #60]	; (8001034 <MX_SPI1_Init+0x74>)
 8000ff6:	2210      	movs	r2, #16
 8000ff8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ffa:	4b0e      	ldr	r3, [pc, #56]	; (8001034 <MX_SPI1_Init+0x74>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001000:	4b0c      	ldr	r3, [pc, #48]	; (8001034 <MX_SPI1_Init+0x74>)
 8001002:	2200      	movs	r2, #0
 8001004:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001006:	4b0b      	ldr	r3, [pc, #44]	; (8001034 <MX_SPI1_Init+0x74>)
 8001008:	2200      	movs	r2, #0
 800100a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800100c:	4b09      	ldr	r3, [pc, #36]	; (8001034 <MX_SPI1_Init+0x74>)
 800100e:	2207      	movs	r2, #7
 8001010:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001012:	4b08      	ldr	r3, [pc, #32]	; (8001034 <MX_SPI1_Init+0x74>)
 8001014:	2200      	movs	r2, #0
 8001016:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001018:	4b06      	ldr	r3, [pc, #24]	; (8001034 <MX_SPI1_Init+0x74>)
 800101a:	2208      	movs	r2, #8
 800101c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800101e:	4b05      	ldr	r3, [pc, #20]	; (8001034 <MX_SPI1_Init+0x74>)
 8001020:	0018      	movs	r0, r3
 8001022:	f004 f80f 	bl	8005044 <HAL_SPI_Init>
 8001026:	1e03      	subs	r3, r0, #0
 8001028:	d001      	beq.n	800102e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800102a:	f000 fa5f 	bl	80014ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800102e:	46c0      	nop			; (mov r8, r8)
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	200003f0 	.word	0x200003f0
 8001038:	40013000 	.word	0x40013000

0800103c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001040:	4b23      	ldr	r3, [pc, #140]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 8001042:	4a24      	ldr	r2, [pc, #144]	; (80010d4 <MX_USART1_UART_Init+0x98>)
 8001044:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001046:	4b22      	ldr	r3, [pc, #136]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 8001048:	22e1      	movs	r2, #225	; 0xe1
 800104a:	0252      	lsls	r2, r2, #9
 800104c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800104e:	4b20      	ldr	r3, [pc, #128]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 8001050:	2200      	movs	r2, #0
 8001052:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001054:	4b1e      	ldr	r3, [pc, #120]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 8001056:	2200      	movs	r2, #0
 8001058:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800105a:	4b1d      	ldr	r3, [pc, #116]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 800105c:	2200      	movs	r2, #0
 800105e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001060:	4b1b      	ldr	r3, [pc, #108]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 8001062:	220c      	movs	r2, #12
 8001064:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001066:	4b1a      	ldr	r3, [pc, #104]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 8001068:	2200      	movs	r2, #0
 800106a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800106c:	4b18      	ldr	r3, [pc, #96]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 800106e:	2200      	movs	r2, #0
 8001070:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001072:	4b17      	ldr	r3, [pc, #92]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 8001074:	2200      	movs	r2, #0
 8001076:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001078:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 800107a:	2200      	movs	r2, #0
 800107c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800107e:	4b14      	ldr	r3, [pc, #80]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 8001080:	2200      	movs	r2, #0
 8001082:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001084:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 8001086:	0018      	movs	r0, r3
 8001088:	f004 fede 	bl	8005e48 <HAL_UART_Init>
 800108c:	1e03      	subs	r3, r0, #0
 800108e:	d001      	beq.n	8001094 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001090:	f000 fa2c 	bl	80014ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001094:	4b0e      	ldr	r3, [pc, #56]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 8001096:	2100      	movs	r1, #0
 8001098:	0018      	movs	r0, r3
 800109a:	f005 fd21 	bl	8006ae0 <HAL_UARTEx_SetTxFifoThreshold>
 800109e:	1e03      	subs	r3, r0, #0
 80010a0:	d001      	beq.n	80010a6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80010a2:	f000 fa23 	bl	80014ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010a6:	4b0a      	ldr	r3, [pc, #40]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 80010a8:	2100      	movs	r1, #0
 80010aa:	0018      	movs	r0, r3
 80010ac:	f005 fd58 	bl	8006b60 <HAL_UARTEx_SetRxFifoThreshold>
 80010b0:	1e03      	subs	r3, r0, #0
 80010b2:	d001      	beq.n	80010b8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80010b4:	f000 fa1a 	bl	80014ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80010b8:	4b05      	ldr	r3, [pc, #20]	; (80010d0 <MX_USART1_UART_Init+0x94>)
 80010ba:	0018      	movs	r0, r3
 80010bc:	f005 fcd6 	bl	8006a6c <HAL_UARTEx_DisableFifoMode>
 80010c0:	1e03      	subs	r3, r0, #0
 80010c2:	d001      	beq.n	80010c8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80010c4:	f000 fa12 	bl	80014ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010c8:	46c0      	nop			; (mov r8, r8)
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	46c0      	nop			; (mov r8, r8)
 80010d0:	20000454 	.word	0x20000454
 80010d4:	40013800 	.word	0x40013800

080010d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010d8:	b590      	push	{r4, r7, lr}
 80010da:	b08b      	sub	sp, #44	; 0x2c
 80010dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010de:	2414      	movs	r4, #20
 80010e0:	193b      	adds	r3, r7, r4
 80010e2:	0018      	movs	r0, r3
 80010e4:	2314      	movs	r3, #20
 80010e6:	001a      	movs	r2, r3
 80010e8:	2100      	movs	r1, #0
 80010ea:	f005 fe03 	bl	8006cf4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ee:	4b68      	ldr	r3, [pc, #416]	; (8001290 <MX_GPIO_Init+0x1b8>)
 80010f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010f2:	4b67      	ldr	r3, [pc, #412]	; (8001290 <MX_GPIO_Init+0x1b8>)
 80010f4:	2104      	movs	r1, #4
 80010f6:	430a      	orrs	r2, r1
 80010f8:	635a      	str	r2, [r3, #52]	; 0x34
 80010fa:	4b65      	ldr	r3, [pc, #404]	; (8001290 <MX_GPIO_Init+0x1b8>)
 80010fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010fe:	2204      	movs	r2, #4
 8001100:	4013      	ands	r3, r2
 8001102:	613b      	str	r3, [r7, #16]
 8001104:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001106:	4b62      	ldr	r3, [pc, #392]	; (8001290 <MX_GPIO_Init+0x1b8>)
 8001108:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800110a:	4b61      	ldr	r3, [pc, #388]	; (8001290 <MX_GPIO_Init+0x1b8>)
 800110c:	2120      	movs	r1, #32
 800110e:	430a      	orrs	r2, r1
 8001110:	635a      	str	r2, [r3, #52]	; 0x34
 8001112:	4b5f      	ldr	r3, [pc, #380]	; (8001290 <MX_GPIO_Init+0x1b8>)
 8001114:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001116:	2220      	movs	r2, #32
 8001118:	4013      	ands	r3, r2
 800111a:	60fb      	str	r3, [r7, #12]
 800111c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800111e:	4b5c      	ldr	r3, [pc, #368]	; (8001290 <MX_GPIO_Init+0x1b8>)
 8001120:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001122:	4b5b      	ldr	r3, [pc, #364]	; (8001290 <MX_GPIO_Init+0x1b8>)
 8001124:	2101      	movs	r1, #1
 8001126:	430a      	orrs	r2, r1
 8001128:	635a      	str	r2, [r3, #52]	; 0x34
 800112a:	4b59      	ldr	r3, [pc, #356]	; (8001290 <MX_GPIO_Init+0x1b8>)
 800112c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800112e:	2201      	movs	r2, #1
 8001130:	4013      	ands	r3, r2
 8001132:	60bb      	str	r3, [r7, #8]
 8001134:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001136:	4b56      	ldr	r3, [pc, #344]	; (8001290 <MX_GPIO_Init+0x1b8>)
 8001138:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800113a:	4b55      	ldr	r3, [pc, #340]	; (8001290 <MX_GPIO_Init+0x1b8>)
 800113c:	2102      	movs	r1, #2
 800113e:	430a      	orrs	r2, r1
 8001140:	635a      	str	r2, [r3, #52]	; 0x34
 8001142:	4b53      	ldr	r3, [pc, #332]	; (8001290 <MX_GPIO_Init+0x1b8>)
 8001144:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001146:	2202      	movs	r2, #2
 8001148:	4013      	ands	r3, r2
 800114a:	607b      	str	r3, [r7, #4]
 800114c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800114e:	4b50      	ldr	r3, [pc, #320]	; (8001290 <MX_GPIO_Init+0x1b8>)
 8001150:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001152:	4b4f      	ldr	r3, [pc, #316]	; (8001290 <MX_GPIO_Init+0x1b8>)
 8001154:	2108      	movs	r1, #8
 8001156:	430a      	orrs	r2, r1
 8001158:	635a      	str	r2, [r3, #52]	; 0x34
 800115a:	4b4d      	ldr	r3, [pc, #308]	; (8001290 <MX_GPIO_Init+0x1b8>)
 800115c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800115e:	2208      	movs	r2, #8
 8001160:	4013      	ands	r3, r2
 8001162:	603b      	str	r3, [r7, #0]
 8001164:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_CAN_A_RX_Pin|LED_CAN_A_TX_Pin, GPIO_PIN_SET);
 8001166:	23a0      	movs	r3, #160	; 0xa0
 8001168:	021b      	lsls	r3, r3, #8
 800116a:	484a      	ldr	r0, [pc, #296]	; (8001294 <MX_GPIO_Init+0x1bc>)
 800116c:	2201      	movs	r2, #1
 800116e:	0019      	movs	r1, r3
 8001170:	f002 ff69 	bl	8004046 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_CAN_B_TX_Pin|LED_CAN_B_RX_Pin|LED_CAN_C_RX_Pin, GPIO_PIN_SET);
 8001174:	4948      	ldr	r1, [pc, #288]	; (8001298 <MX_GPIO_Init+0x1c0>)
 8001176:	23a0      	movs	r3, #160	; 0xa0
 8001178:	05db      	lsls	r3, r3, #23
 800117a:	2201      	movs	r2, #1
 800117c:	0018      	movs	r0, r3
 800117e:	f002 ff62 	bl	8004046 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_CAN_C_Pin|RST_CANC_IC_Pin|LED_BLINK_Pin, GPIO_PIN_SET);
 8001182:	4946      	ldr	r1, [pc, #280]	; (800129c <MX_GPIO_Init+0x1c4>)
 8001184:	4b46      	ldr	r3, [pc, #280]	; (80012a0 <MX_GPIO_Init+0x1c8>)
 8001186:	2201      	movs	r2, #1
 8001188:	0018      	movs	r0, r3
 800118a:	f002 ff5c 	bl	8004046 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_CAN_C_TX_GPIO_Port, LED_CAN_C_TX_Pin, GPIO_PIN_SET);
 800118e:	4b45      	ldr	r3, [pc, #276]	; (80012a4 <MX_GPIO_Init+0x1cc>)
 8001190:	2201      	movs	r2, #1
 8001192:	2108      	movs	r1, #8
 8001194:	0018      	movs	r0, r3
 8001196:	f002 ff56 	bl	8004046 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_CAN_A_RX_Pin LED_CAN_A_TX_Pin */
  GPIO_InitStruct.Pin = LED_CAN_A_RX_Pin|LED_CAN_A_TX_Pin;
 800119a:	193b      	adds	r3, r7, r4
 800119c:	22a0      	movs	r2, #160	; 0xa0
 800119e:	0212      	lsls	r2, r2, #8
 80011a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a2:	193b      	adds	r3, r7, r4
 80011a4:	2201      	movs	r2, #1
 80011a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a8:	193b      	adds	r3, r7, r4
 80011aa:	2200      	movs	r2, #0
 80011ac:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ae:	193b      	adds	r3, r7, r4
 80011b0:	2200      	movs	r2, #0
 80011b2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011b4:	193b      	adds	r3, r7, r4
 80011b6:	4a37      	ldr	r2, [pc, #220]	; (8001294 <MX_GPIO_Init+0x1bc>)
 80011b8:	0019      	movs	r1, r3
 80011ba:	0010      	movs	r0, r2
 80011bc:	f002 fdba 	bl	8003d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 80011c0:	0021      	movs	r1, r4
 80011c2:	187b      	adds	r3, r7, r1
 80011c4:	2280      	movs	r2, #128	; 0x80
 80011c6:	01d2      	lsls	r2, r2, #7
 80011c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ca:	000c      	movs	r4, r1
 80011cc:	193b      	adds	r3, r7, r4
 80011ce:	2200      	movs	r2, #0
 80011d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d2:	193b      	adds	r3, r7, r4
 80011d4:	2200      	movs	r2, #0
 80011d6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80011d8:	193b      	adds	r3, r7, r4
 80011da:	4a2e      	ldr	r2, [pc, #184]	; (8001294 <MX_GPIO_Init+0x1bc>)
 80011dc:	0019      	movs	r1, r3
 80011de:	0010      	movs	r0, r2
 80011e0:	f002 fda8 	bl	8003d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_CAN_B_TX_Pin LED_CAN_B_RX_Pin LED_CAN_C_RX_Pin */
  GPIO_InitStruct.Pin = LED_CAN_B_TX_Pin|LED_CAN_B_RX_Pin|LED_CAN_C_RX_Pin;
 80011e4:	193b      	adds	r3, r7, r4
 80011e6:	4a2c      	ldr	r2, [pc, #176]	; (8001298 <MX_GPIO_Init+0x1c0>)
 80011e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ea:	193b      	adds	r3, r7, r4
 80011ec:	2201      	movs	r2, #1
 80011ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	193b      	adds	r3, r7, r4
 80011f2:	2200      	movs	r2, #0
 80011f4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f6:	193b      	adds	r3, r7, r4
 80011f8:	2200      	movs	r2, #0
 80011fa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fc:	193a      	adds	r2, r7, r4
 80011fe:	23a0      	movs	r3, #160	; 0xa0
 8001200:	05db      	lsls	r3, r3, #23
 8001202:	0011      	movs	r1, r2
 8001204:	0018      	movs	r0, r3
 8001206:	f002 fd95 	bl	8003d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_CAN_C_Pin RST_CANC_IC_Pin LED_BLINK_Pin */
  GPIO_InitStruct.Pin = CS_CAN_C_Pin|RST_CANC_IC_Pin|LED_BLINK_Pin;
 800120a:	193b      	adds	r3, r7, r4
 800120c:	4a23      	ldr	r2, [pc, #140]	; (800129c <MX_GPIO_Init+0x1c4>)
 800120e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001210:	193b      	adds	r3, r7, r4
 8001212:	2201      	movs	r2, #1
 8001214:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	193b      	adds	r3, r7, r4
 8001218:	2200      	movs	r2, #0
 800121a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121c:	193b      	adds	r3, r7, r4
 800121e:	2200      	movs	r2, #0
 8001220:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001222:	193b      	adds	r3, r7, r4
 8001224:	4a1e      	ldr	r2, [pc, #120]	; (80012a0 <MX_GPIO_Init+0x1c8>)
 8001226:	0019      	movs	r1, r3
 8001228:	0010      	movs	r0, r2
 800122a:	f002 fd83 	bl	8003d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_CAN_C_Pin */
  GPIO_InitStruct.Pin = INT_CAN_C_Pin;
 800122e:	193b      	adds	r3, r7, r4
 8001230:	2280      	movs	r2, #128	; 0x80
 8001232:	0052      	lsls	r2, r2, #1
 8001234:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001236:	193b      	adds	r3, r7, r4
 8001238:	2284      	movs	r2, #132	; 0x84
 800123a:	0392      	lsls	r2, r2, #14
 800123c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123e:	193b      	adds	r3, r7, r4
 8001240:	2200      	movs	r2, #0
 8001242:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(INT_CAN_C_GPIO_Port, &GPIO_InitStruct);
 8001244:	193a      	adds	r2, r7, r4
 8001246:	23a0      	movs	r3, #160	; 0xa0
 8001248:	05db      	lsls	r3, r3, #23
 800124a:	0011      	movs	r1, r2
 800124c:	0018      	movs	r0, r3
 800124e:	f002 fd71 	bl	8003d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_CAN_C_TX_Pin */
  GPIO_InitStruct.Pin = LED_CAN_C_TX_Pin;
 8001252:	0021      	movs	r1, r4
 8001254:	187b      	adds	r3, r7, r1
 8001256:	2208      	movs	r2, #8
 8001258:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125a:	187b      	adds	r3, r7, r1
 800125c:	2201      	movs	r2, #1
 800125e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	187b      	adds	r3, r7, r1
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001266:	187b      	adds	r3, r7, r1
 8001268:	2200      	movs	r2, #0
 800126a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_CAN_C_TX_GPIO_Port, &GPIO_InitStruct);
 800126c:	187b      	adds	r3, r7, r1
 800126e:	4a0d      	ldr	r2, [pc, #52]	; (80012a4 <MX_GPIO_Init+0x1cc>)
 8001270:	0019      	movs	r1, r3
 8001272:	0010      	movs	r0, r2
 8001274:	f002 fd5e 	bl	8003d34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001278:	2200      	movs	r2, #0
 800127a:	2100      	movs	r1, #0
 800127c:	2007      	movs	r0, #7
 800127e:	f001 febb 	bl	8002ff8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001282:	2007      	movs	r0, #7
 8001284:	f001 fecd 	bl	8003022 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001288:	46c0      	nop			; (mov r8, r8)
 800128a:	46bd      	mov	sp, r7
 800128c:	b00b      	add	sp, #44	; 0x2c
 800128e:	bd90      	pop	{r4, r7, pc}
 8001290:	40021000 	.word	0x40021000
 8001294:	50000800 	.word	0x50000800
 8001298:	000080a0 	.word	0x000080a0
 800129c:	0000080c 	.word	0x0000080c
 80012a0:	50000400 	.word	0x50000400
 80012a4:	50000c00 	.word	0x50000c00

080012a8 <heartBeat>:
 * 				  				loop icerisinde cagrlmaldr. "period_of_led_blink" degiskeni ile frekans belirlenir.
 * parameters :   void
 * return     :   void
*/
void heartBeat()
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
	if(HAL_GetTick() - last_time > period_of_led_blink)
 80012ac:	f001 fdca 	bl	8002e44 <HAL_GetTick>
 80012b0:	0002      	movs	r2, r0
 80012b2:	4b0a      	ldr	r3, [pc, #40]	; (80012dc <heartBeat+0x34>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	1ad2      	subs	r2, r2, r3
 80012b8:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <heartBeat+0x38>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	429a      	cmp	r2, r3
 80012be:	d909      	bls.n	80012d4 <heartBeat+0x2c>
	{
		last_time = HAL_GetTick();
 80012c0:	f001 fdc0 	bl	8002e44 <HAL_GetTick>
 80012c4:	0002      	movs	r2, r0
 80012c6:	4b05      	ldr	r3, [pc, #20]	; (80012dc <heartBeat+0x34>)
 80012c8:	601a      	str	r2, [r3, #0]
		HAL_GPIO_TogglePin(LED_BLINK_GPIO_Port, LED_BLINK_Pin);
 80012ca:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <heartBeat+0x3c>)
 80012cc:	2108      	movs	r1, #8
 80012ce:	0018      	movs	r0, r3
 80012d0:	f002 fed6 	bl	8004080 <HAL_GPIO_TogglePin>
	}
}
 80012d4:	46c0      	nop			; (mov r8, r8)
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	46c0      	nop			; (mov r8, r8)
 80012dc:	200004e8 	.word	0x200004e8
 80012e0:	20000004 	.word	0x20000004
 80012e4:	50000400 	.word	0x50000400

080012e8 <isPressedBtn>:
 * parameters :  void
 *
 * return     :  void
 **/
void isPressedBtn()
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
	static int msCount = 0;

	if(!HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin))
 80012ee:	2380      	movs	r3, #128	; 0x80
 80012f0:	01db      	lsls	r3, r3, #7
 80012f2:	4a15      	ldr	r2, [pc, #84]	; (8001348 <isPressedBtn+0x60>)
 80012f4:	0019      	movs	r1, r3
 80012f6:	0010      	movs	r0, r2
 80012f8:	f002 fe88 	bl	800400c <HAL_GPIO_ReadPin>
 80012fc:	1e03      	subs	r3, r0, #0
 80012fe:	d11c      	bne.n	800133a <isPressedBtn+0x52>
	{
		msCount++;
 8001300:	4b12      	ldr	r3, [pc, #72]	; (800134c <isPressedBtn+0x64>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	1c5a      	adds	r2, r3, #1
 8001306:	4b11      	ldr	r3, [pc, #68]	; (800134c <isPressedBtn+0x64>)
 8001308:	601a      	str	r2, [r3, #0]
		if(msCount > 1e3)
 800130a:	4b10      	ldr	r3, [pc, #64]	; (800134c <isPressedBtn+0x64>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	23fa      	movs	r3, #250	; 0xfa
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	429a      	cmp	r2, r3
 8001314:	dd14      	ble.n	8001340 <isPressedBtn+0x58>
		{

			//***********************************
			// do something
			//***********************************
			debugPrint("btn\n");
 8001316:	4b0e      	ldr	r3, [pc, #56]	; (8001350 <isPressedBtn+0x68>)
 8001318:	0018      	movs	r0, r3
 800131a:	f7ff fb79 	bl	8000a10 <dbgPrint>

			uint8_t dataBUFFFER[8] = {1, 2, 3, 4, 5, 6, 7, 8};
 800131e:	003b      	movs	r3, r7
 8001320:	4a0c      	ldr	r2, [pc, #48]	; (8001354 <isPressedBtn+0x6c>)
 8001322:	ca03      	ldmia	r2!, {r0, r1}
 8001324:	c303      	stmia	r3!, {r0, r1}

			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &txHeader_B, dataBUFFFER);  //canB den gnder
 8001326:	003a      	movs	r2, r7
 8001328:	490b      	ldr	r1, [pc, #44]	; (8001358 <isPressedBtn+0x70>)
 800132a:	4b0c      	ldr	r3, [pc, #48]	; (800135c <isPressedBtn+0x74>)
 800132c:	0018      	movs	r0, r3
 800132e:	f002 f851 	bl	80033d4 <HAL_FDCAN_AddMessageToTxFifoQ>

			//***********************************

			msCount = -3e6;
 8001332:	4b06      	ldr	r3, [pc, #24]	; (800134c <isPressedBtn+0x64>)
 8001334:	4a0a      	ldr	r2, [pc, #40]	; (8001360 <isPressedBtn+0x78>)
 8001336:	601a      	str	r2, [r3, #0]
	}
	else
	{
		msCount = 0;
	}
}
 8001338:	e002      	b.n	8001340 <isPressedBtn+0x58>
		msCount = 0;
 800133a:	4b04      	ldr	r3, [pc, #16]	; (800134c <isPressedBtn+0x64>)
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
}
 8001340:	46c0      	nop			; (mov r8, r8)
 8001342:	46bd      	mov	sp, r7
 8001344:	b002      	add	sp, #8
 8001346:	bd80      	pop	{r7, pc}
 8001348:	50000800 	.word	0x50000800
 800134c:	200005e8 	.word	0x200005e8
 8001350:	08007810 	.word	0x08007810
 8001354:	08007818 	.word	0x08007818
 8001358:	20000538 	.word	0x20000538
 800135c:	2000038c 	.word	0x2000038c
 8001360:	ffd23940 	.word	0xffd23940

08001364 <HAL_FDCAN_RxFifo0Callback>:

/**
 * CAN_A 'a gelen mesajlarda hfdcan1'n FIFO0'na konur  line0 kesmesi devreye girer
 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001364:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001366:	b087      	sub	sp, #28
 8001368:	af04      	add	r7, sp, #16
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
	if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	2201      	movs	r2, #1
 8001372:	4013      	ands	r3, r2
 8001374:	d02f      	beq.n	80013d6 <HAL_FDCAN_RxFifo0Callback+0x72>
	{
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rxHeader_A, tempCanMsg_A.Payload) == HAL_OK)
 8001376:	4b1a      	ldr	r3, [pc, #104]	; (80013e0 <HAL_FDCAN_RxFifo0Callback+0x7c>)
 8001378:	4a1a      	ldr	r2, [pc, #104]	; (80013e4 <HAL_FDCAN_RxFifo0Callback+0x80>)
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	2140      	movs	r1, #64	; 0x40
 800137e:	f002 f86f 	bl	8003460 <HAL_FDCAN_GetRxMessage>
 8001382:	1e03      	subs	r3, r0, #0
 8001384:	d127      	bne.n	80013d6 <HAL_FDCAN_RxFifo0Callback+0x72>
		{
			//dbgPrint("canA new RxFifo0 :"); dbgDumpHex( tempCanMsg_A.Payload, 8); dbgPrint("\n");
			//dbgPrintf("RxHeader.Identifier: %x\n", rxHeader_A.Identifier);

			HAL_GPIO_WritePin(LED_CAN_A_RX_GPIO_Port, LED_CAN_A_RX_Pin, GPIO_PIN_SET);
 8001386:	2380      	movs	r3, #128	; 0x80
 8001388:	019b      	lsls	r3, r3, #6
 800138a:	4817      	ldr	r0, [pc, #92]	; (80013e8 <HAL_FDCAN_RxFifo0Callback+0x84>)
 800138c:	2201      	movs	r2, #1
 800138e:	0019      	movs	r1, r3
 8001390:	f002 fe59 	bl	8004046 <HAL_GPIO_WritePin>

			tempCanMsg_A.Identifier          = rxHeader_A.Identifier;
 8001394:	4b13      	ldr	r3, [pc, #76]	; (80013e4 <HAL_FDCAN_RxFifo0Callback+0x80>)
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	4b14      	ldr	r3, [pc, #80]	; (80013ec <HAL_FDCAN_RxFifo0Callback+0x88>)
 800139a:	601a      	str	r2, [r3, #0]
			tempCanMsg_A.IdType              = rxHeader_A.IdType;           // mainscp'den hep std ide gelir
 800139c:	4b11      	ldr	r3, [pc, #68]	; (80013e4 <HAL_FDCAN_RxFifo0Callback+0x80>)
 800139e:	685a      	ldr	r2, [r3, #4]
 80013a0:	4b12      	ldr	r3, [pc, #72]	; (80013ec <HAL_FDCAN_RxFifo0Callback+0x88>)
 80013a2:	605a      	str	r2, [r3, #4]
			tempCanMsg_A.FrameType           = rxHeader_A.RxFrameType;      // mainscp'den hep data frame gelir
 80013a4:	4b0f      	ldr	r3, [pc, #60]	; (80013e4 <HAL_FDCAN_RxFifo0Callback+0x80>)
 80013a6:	689a      	ldr	r2, [r3, #8]
 80013a8:	4b10      	ldr	r3, [pc, #64]	; (80013ec <HAL_FDCAN_RxFifo0Callback+0x88>)
 80013aa:	609a      	str	r2, [r3, #8]
			tempCanMsg_A.DataLength          = rxHeader_A.DataLength;
 80013ac:	4b0d      	ldr	r3, [pc, #52]	; (80013e4 <HAL_FDCAN_RxFifo0Callback+0x80>)
 80013ae:	68da      	ldr	r2, [r3, #12]
 80013b0:	4b0e      	ldr	r3, [pc, #56]	; (80013ec <HAL_FDCAN_RxFifo0Callback+0x88>)
 80013b2:	60da      	str	r2, [r3, #12]

			canMsgRingBufferPush(&routeOne.Route_Ring_Buf, tempCanMsg_A);
 80013b4:	4b0d      	ldr	r3, [pc, #52]	; (80013ec <HAL_FDCAN_RxFifo0Callback+0x88>)
 80013b6:	480e      	ldr	r0, [pc, #56]	; (80013f0 <HAL_FDCAN_RxFifo0Callback+0x8c>)
 80013b8:	466a      	mov	r2, sp
 80013ba:	0011      	movs	r1, r2
 80013bc:	001a      	movs	r2, r3
 80013be:	320c      	adds	r2, #12
 80013c0:	ca70      	ldmia	r2!, {r4, r5, r6}
 80013c2:	c170      	stmia	r1!, {r4, r5, r6}
 80013c4:	6819      	ldr	r1, [r3, #0]
 80013c6:	685a      	ldr	r2, [r3, #4]
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	f7ff fa77 	bl	80008bc <canMsgRingBufferPush>

			debugPrint("RX, ->canA  ->route1\n");
 80013ce:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <HAL_FDCAN_RxFifo0Callback+0x90>)
 80013d0:	0018      	movs	r0, r3
 80013d2:	f7ff fb1d 	bl	8000a10 <dbgPrint>
		}
		//dbgPrint("ERROR: Fifo0Callback HAL_FDCAN_GetRxMessage\n");
		//Error_Handler();
	}
}
 80013d6:	46c0      	nop			; (mov r8, r8)
 80013d8:	46bd      	mov	sp, r7
 80013da:	b003      	add	sp, #12
 80013dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013de:	46c0      	nop			; (mov r8, r8)
 80013e0:	20000594 	.word	0x20000594
 80013e4:	20000510 	.word	0x20000510
 80013e8:	50000800 	.word	0x50000800
 80013ec:	20000584 	.word	0x20000584
 80013f0:	200000cc 	.word	0x200000cc
 80013f4:	08007820 	.word	0x08007820

080013f8 <HAL_FDCAN_RxFifo1Callback>:

/**
 *  CAN_B 'a gelen mesajlarda hfdcan2'n FIFO1'na konur  line1 kesmesi devreye girer
 */
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80013f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013fa:	b087      	sub	sp, #28
 80013fc:	af04      	add	r7, sp, #16
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
	if ((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != RESET)
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	2208      	movs	r2, #8
 8001406:	4013      	ands	r3, r2
 8001408:	d049      	beq.n	800149e <HAL_FDCAN_RxFifo1Callback+0xa6>
	{
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &rxHeader_B, tempCanMsg_B.Payload) == HAL_OK)
 800140a:	4b27      	ldr	r3, [pc, #156]	; (80014a8 <HAL_FDCAN_RxFifo1Callback+0xb0>)
 800140c:	4a27      	ldr	r2, [pc, #156]	; (80014ac <HAL_FDCAN_RxFifo1Callback+0xb4>)
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	2141      	movs	r1, #65	; 0x41
 8001412:	f002 f825 	bl	8003460 <HAL_FDCAN_GetRxMessage>
 8001416:	1e03      	subs	r3, r0, #0
 8001418:	d141      	bne.n	800149e <HAL_FDCAN_RxFifo1Callback+0xa6>
		{
			dbgPrint("canB new RxFifo1 :"); dbgDumpHex(tempCanMsg_B.Payload, 8); dbgPrint("\n");
 800141a:	4b25      	ldr	r3, [pc, #148]	; (80014b0 <HAL_FDCAN_RxFifo1Callback+0xb8>)
 800141c:	0018      	movs	r0, r3
 800141e:	f7ff faf7 	bl	8000a10 <dbgPrint>
 8001422:	4b21      	ldr	r3, [pc, #132]	; (80014a8 <HAL_FDCAN_RxFifo1Callback+0xb0>)
 8001424:	2108      	movs	r1, #8
 8001426:	0018      	movs	r0, r3
 8001428:	f7ff fb08 	bl	8000a3c <dbgDumpHex>
 800142c:	4b21      	ldr	r3, [pc, #132]	; (80014b4 <HAL_FDCAN_RxFifo1Callback+0xbc>)
 800142e:	0018      	movs	r0, r3
 8001430:	f7ff faee 	bl	8000a10 <dbgPrint>
			dbgPrintf("RxHeader.Identifier: %x\n", rxHeader_B.Identifier);
 8001434:	4b1d      	ldr	r3, [pc, #116]	; (80014ac <HAL_FDCAN_RxFifo1Callback+0xb4>)
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	4b1f      	ldr	r3, [pc, #124]	; (80014b8 <HAL_FDCAN_RxFifo1Callback+0xc0>)
 800143a:	0011      	movs	r1, r2
 800143c:	0018      	movs	r0, r3
 800143e:	f7ff fabd 	bl	80009bc <dbgPrintf>
			dbgPrintf("RxHeader.len: %x\n", rxHeader_B.DataLength);
 8001442:	4b1a      	ldr	r3, [pc, #104]	; (80014ac <HAL_FDCAN_RxFifo1Callback+0xb4>)
 8001444:	68da      	ldr	r2, [r3, #12]
 8001446:	4b1d      	ldr	r3, [pc, #116]	; (80014bc <HAL_FDCAN_RxFifo1Callback+0xc4>)
 8001448:	0011      	movs	r1, r2
 800144a:	0018      	movs	r0, r3
 800144c:	f7ff fab6 	bl	80009bc <dbgPrintf>

			HAL_GPIO_WritePin(LED_CAN_B_RX_GPIO_Port, LED_CAN_B_RX_Pin,GPIO_PIN_SET);
 8001450:	23a0      	movs	r3, #160	; 0xa0
 8001452:	05db      	lsls	r3, r3, #23
 8001454:	2201      	movs	r2, #1
 8001456:	2180      	movs	r1, #128	; 0x80
 8001458:	0018      	movs	r0, r3
 800145a:	f002 fdf4 	bl	8004046 <HAL_GPIO_WritePin>

			tempCanMsg_B.Identifier          = rxHeader_B.Identifier;
 800145e:	4b13      	ldr	r3, [pc, #76]	; (80014ac <HAL_FDCAN_RxFifo1Callback+0xb4>)
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	4b17      	ldr	r3, [pc, #92]	; (80014c0 <HAL_FDCAN_RxFifo1Callback+0xc8>)
 8001464:	601a      	str	r2, [r3, #0]
			tempCanMsg_B.IdType              = rxHeader_B.IdType;
 8001466:	4b11      	ldr	r3, [pc, #68]	; (80014ac <HAL_FDCAN_RxFifo1Callback+0xb4>)
 8001468:	685a      	ldr	r2, [r3, #4]
 800146a:	4b15      	ldr	r3, [pc, #84]	; (80014c0 <HAL_FDCAN_RxFifo1Callback+0xc8>)
 800146c:	605a      	str	r2, [r3, #4]
			tempCanMsg_B.FrameType           = FDCAN_DATA_FRAME;   //...   mainScp kart remote frame aldgnda saptyor
 800146e:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <HAL_FDCAN_RxFifo1Callback+0xc8>)
 8001470:	2200      	movs	r2, #0
 8001472:	609a      	str	r2, [r3, #8]
			tempCanMsg_B.DataLength          = rxHeader_B.DataLength;
 8001474:	4b0d      	ldr	r3, [pc, #52]	; (80014ac <HAL_FDCAN_RxFifo1Callback+0xb4>)
 8001476:	68da      	ldr	r2, [r3, #12]
 8001478:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <HAL_FDCAN_RxFifo1Callback+0xc8>)
 800147a:	60da      	str	r2, [r3, #12]

			canMsgRingBufferPush(&routeTwo.Route_Ring_Buf, tempCanMsg_B);
 800147c:	4b10      	ldr	r3, [pc, #64]	; (80014c0 <HAL_FDCAN_RxFifo1Callback+0xc8>)
 800147e:	4811      	ldr	r0, [pc, #68]	; (80014c4 <HAL_FDCAN_RxFifo1Callback+0xcc>)
 8001480:	466a      	mov	r2, sp
 8001482:	0011      	movs	r1, r2
 8001484:	001a      	movs	r2, r3
 8001486:	320c      	adds	r2, #12
 8001488:	ca70      	ldmia	r2!, {r4, r5, r6}
 800148a:	c170      	stmia	r1!, {r4, r5, r6}
 800148c:	6819      	ldr	r1, [r3, #0]
 800148e:	685a      	ldr	r2, [r3, #4]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	f7ff fa13 	bl	80008bc <canMsgRingBufferPush>

			debugPrint("RX, ->canB  ->route2\n");
 8001496:	4b0c      	ldr	r3, [pc, #48]	; (80014c8 <HAL_FDCAN_RxFifo1Callback+0xd0>)
 8001498:	0018      	movs	r0, r3
 800149a:	f7ff fab9 	bl	8000a10 <dbgPrint>
		}
		//dbgPrint("ERROR: Fifo0Callback HAL_FDCAN_GetRxMessage\n");
		//Error_Handler();
	}
}
 800149e:	46c0      	nop			; (mov r8, r8)
 80014a0:	46bd      	mov	sp, r7
 80014a2:	b003      	add	sp, #12
 80014a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	200005ac 	.word	0x200005ac
 80014ac:	2000055c 	.word	0x2000055c
 80014b0:	08007838 	.word	0x08007838
 80014b4:	0800784c 	.word	0x0800784c
 80014b8:	08007850 	.word	0x08007850
 80014bc:	0800786c 	.word	0x0800786c
 80014c0:	2000059c 	.word	0x2000059c
 80014c4:	200001fc 	.word	0x200001fc
 80014c8:	08007880 	.word	0x08007880

080014cc <HAL_GPIO_EXTI_Falling_Callback>:


void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	0002      	movs	r2, r0
 80014d4:	1dbb      	adds	r3, r7, #6
 80014d6:	801a      	strh	r2, [r3, #0]
		isCAN_C_RXed = 1;
 80014d8:	4b03      	ldr	r3, [pc, #12]	; (80014e8 <HAL_GPIO_EXTI_Falling_Callback+0x1c>)
 80014da:	2201      	movs	r2, #1
 80014dc:	701a      	strb	r2, [r3, #0]
}
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	46bd      	mov	sp, r7
 80014e2:	b002      	add	sp, #8
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	46c0      	nop			; (mov r8, r8)
 80014e8:	200005e7 	.word	0x200005e7

080014ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014f0:	b672      	cpsid	i
}
 80014f2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014f4:	e7fe      	b.n	80014f4 <Error_Handler+0x8>

080014f6 <txCtrlReg>:
** Function name:           txCtrlReg
** Descriptions:            return tx ctrl reg according to tx buffer index.
**                          According to my tests this is faster and saves memory compared using vector
*********************************************************************************************************/
uint8_t txCtrlReg(uint8_t i)
{
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b082      	sub	sp, #8
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	0002      	movs	r2, r0
 80014fe:	1dfb      	adds	r3, r7, #7
 8001500:	701a      	strb	r2, [r3, #0]
    switch (i) {
 8001502:	1dfb      	adds	r3, r7, #7
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	2b02      	cmp	r3, #2
 8001508:	d009      	beq.n	800151e <txCtrlReg+0x28>
 800150a:	dc0a      	bgt.n	8001522 <txCtrlReg+0x2c>
 800150c:	2b00      	cmp	r3, #0
 800150e:	d002      	beq.n	8001516 <txCtrlReg+0x20>
 8001510:	2b01      	cmp	r3, #1
 8001512:	d002      	beq.n	800151a <txCtrlReg+0x24>
 8001514:	e005      	b.n	8001522 <txCtrlReg+0x2c>
        case 0: return MCP_TXB0CTRL;
 8001516:	2330      	movs	r3, #48	; 0x30
 8001518:	e004      	b.n	8001524 <txCtrlReg+0x2e>
        case 1: return MCP_TXB1CTRL;
 800151a:	2340      	movs	r3, #64	; 0x40
 800151c:	e002      	b.n	8001524 <txCtrlReg+0x2e>
        case 2: return MCP_TXB2CTRL;
 800151e:	2350      	movs	r3, #80	; 0x50
 8001520:	e000      	b.n	8001524 <txCtrlReg+0x2e>
    }
    return MCP_TXB2CTRL;
 8001522:	2350      	movs	r3, #80	; 0x50
}
 8001524:	0018      	movs	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	b002      	add	sp, #8
 800152a:	bd80      	pop	{r7, pc}

0800152c <txSidhToRTS>:
/*********************************************************************************************************
** Function name:           txSidhToTxLoad
** Descriptions:            return tx load command according to tx buffer sidh register
*********************************************************************************************************/
uint8_t txSidhToRTS(uint8_t sidh)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	0002      	movs	r2, r0
 8001534:	1dfb      	adds	r3, r7, #7
 8001536:	701a      	strb	r2, [r3, #0]
    switch (sidh) {
 8001538:	1dfb      	adds	r3, r7, #7
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b51      	cmp	r3, #81	; 0x51
 800153e:	d009      	beq.n	8001554 <txSidhToRTS+0x28>
 8001540:	dc0a      	bgt.n	8001558 <txSidhToRTS+0x2c>
 8001542:	2b31      	cmp	r3, #49	; 0x31
 8001544:	d002      	beq.n	800154c <txSidhToRTS+0x20>
 8001546:	2b41      	cmp	r3, #65	; 0x41
 8001548:	d002      	beq.n	8001550 <txSidhToRTS+0x24>
 800154a:	e005      	b.n	8001558 <txSidhToRTS+0x2c>
        case MCP_TXB0SIDH: return MCP_RTS_TX0;
 800154c:	2381      	movs	r3, #129	; 0x81
 800154e:	e004      	b.n	800155a <txSidhToRTS+0x2e>
        case MCP_TXB1SIDH: return MCP_RTS_TX1;
 8001550:	2382      	movs	r3, #130	; 0x82
 8001552:	e002      	b.n	800155a <txSidhToRTS+0x2e>
        case MCP_TXB2SIDH: return MCP_RTS_TX2;
 8001554:	2384      	movs	r3, #132	; 0x84
 8001556:	e000      	b.n	800155a <txSidhToRTS+0x2e>
    }
    return 0;
 8001558:	2300      	movs	r3, #0
}
 800155a:	0018      	movs	r0, r3
 800155c:	46bd      	mov	sp, r7
 800155e:	b002      	add	sp, #8
 8001560:	bd80      	pop	{r7, pc}

08001562 <txSidhToTxLoad>:
/*********************************************************************************************************
** Function name:           txSidhToTxLoad
** Descriptions:            return tx load command according to tx buffer sidh register
*********************************************************************************************************/
uint8_t txSidhToTxLoad(uint8_t sidh)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	b082      	sub	sp, #8
 8001566:	af00      	add	r7, sp, #0
 8001568:	0002      	movs	r2, r0
 800156a:	1dfb      	adds	r3, r7, #7
 800156c:	701a      	strb	r2, [r3, #0]
    switch (sidh) {
 800156e:	1dfb      	adds	r3, r7, #7
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	2b51      	cmp	r3, #81	; 0x51
 8001574:	d009      	beq.n	800158a <txSidhToTxLoad+0x28>
 8001576:	dc0a      	bgt.n	800158e <txSidhToTxLoad+0x2c>
 8001578:	2b31      	cmp	r3, #49	; 0x31
 800157a:	d002      	beq.n	8001582 <txSidhToTxLoad+0x20>
 800157c:	2b41      	cmp	r3, #65	; 0x41
 800157e:	d002      	beq.n	8001586 <txSidhToTxLoad+0x24>
 8001580:	e005      	b.n	800158e <txSidhToTxLoad+0x2c>
        case MCP_TXB0SIDH: return MCP_LOAD_TX0;
 8001582:	2340      	movs	r3, #64	; 0x40
 8001584:	e004      	b.n	8001590 <txSidhToTxLoad+0x2e>
        case MCP_TXB1SIDH: return MCP_LOAD_TX1;
 8001586:	2342      	movs	r3, #66	; 0x42
 8001588:	e002      	b.n	8001590 <txSidhToTxLoad+0x2e>
        case MCP_TXB2SIDH: return MCP_LOAD_TX2;
 800158a:	2344      	movs	r3, #68	; 0x44
 800158c:	e000      	b.n	8001590 <txSidhToTxLoad+0x2e>
    }
    return 0;
 800158e:	2300      	movs	r3, #0
}
 8001590:	0018      	movs	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	b002      	add	sp, #8
 8001596:	bd80      	pop	{r7, pc}

08001598 <txIfFlag>:
/*********************************************************************************************************
** Function name:           txIfFlag
** Descriptions:            return tx interrupt flag
*********************************************************************************************************/
uint8_t txIfFlag(uint8_t i)
 {
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	0002      	movs	r2, r0
 80015a0:	1dfb      	adds	r3, r7, #7
 80015a2:	701a      	strb	r2, [r3, #0]
    switch (i)
 80015a4:	1dfb      	adds	r3, r7, #7
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d009      	beq.n	80015c0 <txIfFlag+0x28>
 80015ac:	dc0a      	bgt.n	80015c4 <txIfFlag+0x2c>
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d002      	beq.n	80015b8 <txIfFlag+0x20>
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d002      	beq.n	80015bc <txIfFlag+0x24>
 80015b6:	e005      	b.n	80015c4 <txIfFlag+0x2c>
	{
        case 0: return MCP_TX0IF;
 80015b8:	2304      	movs	r3, #4
 80015ba:	e004      	b.n	80015c6 <txIfFlag+0x2e>
        case 1: return MCP_TX1IF;
 80015bc:	2308      	movs	r3, #8
 80015be:	e002      	b.n	80015c6 <txIfFlag+0x2e>
        case 2: return MCP_TX2IF;
 80015c0:	2310      	movs	r3, #16
 80015c2:	e000      	b.n	80015c6 <txIfFlag+0x2e>
    }
    return 0;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	0018      	movs	r0, r3
 80015c8:	46bd      	mov	sp, r7
 80015ca:	b002      	add	sp, #8
 80015cc:	bd80      	pop	{r7, pc}

080015ce <txStatusPendingFlag>:
/*********************************************************************************************************
** Function name:           txStatusPendingFlag
** Descriptions:            return buffer tx pending flag on status
*********************************************************************************************************/
uint8_t txStatusPendingFlag(uint8_t i)
 {
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b082      	sub	sp, #8
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	0002      	movs	r2, r0
 80015d6:	1dfb      	adds	r3, r7, #7
 80015d8:	701a      	strb	r2, [r3, #0]
    switch (i)
 80015da:	1dfb      	adds	r3, r7, #7
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d009      	beq.n	80015f6 <txStatusPendingFlag+0x28>
 80015e2:	dc0a      	bgt.n	80015fa <txStatusPendingFlag+0x2c>
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d002      	beq.n	80015ee <txStatusPendingFlag+0x20>
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d002      	beq.n	80015f2 <txStatusPendingFlag+0x24>
 80015ec:	e005      	b.n	80015fa <txStatusPendingFlag+0x2c>
	{
        case 0: return MCP_STAT_TX0_PENDING;
 80015ee:	2304      	movs	r3, #4
 80015f0:	e004      	b.n	80015fc <txStatusPendingFlag+0x2e>
        case 1: return MCP_STAT_TX1_PENDING;
 80015f2:	2310      	movs	r3, #16
 80015f4:	e002      	b.n	80015fc <txStatusPendingFlag+0x2e>
        case 2: return MCP_STAT_TX2_PENDING;
 80015f6:	2340      	movs	r3, #64	; 0x40
 80015f8:	e000      	b.n	80015fc <txStatusPendingFlag+0x2e>
    }
    return 0xff;
 80015fa:	23ff      	movs	r3, #255	; 0xff
}
 80015fc:	0018      	movs	r0, r3
 80015fe:	46bd      	mov	sp, r7
 8001600:	b002      	add	sp, #8
 8001602:	bd80      	pop	{r7, pc}

08001604 <mcp2515_reset>:
/*********************************************************************************************************
** Function name:           mcp2515_reset
** Descriptions:            reset the device
*********************************************************************************************************/
void mcp2515_reset(CanbusConfig_t* canCfg)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
    canCfg->ChipSelectFp();
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	695b      	ldr	r3, [r3, #20]
 8001610:	4798      	blx	r3
    canCfg->SPIReadWriteFp(MCP_RESET);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	69db      	ldr	r3, [r3, #28]
 8001616:	20c0      	movs	r0, #192	; 0xc0
 8001618:	4798      	blx	r3
    canCfg->ChipUnSelectFp();
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	699b      	ldr	r3, [r3, #24]
 800161e:	4798      	blx	r3

    HW_DELAY(10);
 8001620:	200a      	movs	r0, #10
 8001622:	f001 fc19 	bl	8002e58 <HAL_Delay>
}
 8001626:	46c0      	nop			; (mov r8, r8)
 8001628:	46bd      	mov	sp, r7
 800162a:	b002      	add	sp, #8
 800162c:	bd80      	pop	{r7, pc}

0800162e <mcp2515_readRegister>:
/*********************************************************************************************************
** Function name:           mcp2515_readRegister
** Descriptions:            read register
*********************************************************************************************************/
uint8_t mcp2515_readRegister(CanbusConfig_t* canCfg,const uint8_t address)
 {
 800162e:	b5b0      	push	{r4, r5, r7, lr}
 8001630:	b084      	sub	sp, #16
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
 8001636:	000a      	movs	r2, r1
 8001638:	1cfb      	adds	r3, r7, #3
 800163a:	701a      	strb	r2, [r3, #0]
    uint8_t ret;

    canCfg->ChipSelectFp();
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	695b      	ldr	r3, [r3, #20]
 8001640:	4798      	blx	r3
    canCfg->SPIReadWriteFp(MCP_READ);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	69db      	ldr	r3, [r3, #28]
 8001646:	2003      	movs	r0, #3
 8001648:	4798      	blx	r3
    canCfg->SPIReadWriteFp(address);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	69db      	ldr	r3, [r3, #28]
 800164e:	1cfa      	adds	r2, r7, #3
 8001650:	7812      	ldrb	r2, [r2, #0]
 8001652:	0010      	movs	r0, r2
 8001654:	4798      	blx	r3
    ret = canCfg->SPIReadFp();
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800165a:	250f      	movs	r5, #15
 800165c:	197c      	adds	r4, r7, r5
 800165e:	4798      	blx	r3
 8001660:	0003      	movs	r3, r0
 8001662:	7023      	strb	r3, [r4, #0]
    canCfg->ChipUnSelectFp();
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	4798      	blx	r3

    return ret;
 800166a:	197b      	adds	r3, r7, r5
 800166c:	781b      	ldrb	r3, [r3, #0]
}
 800166e:	0018      	movs	r0, r3
 8001670:	46bd      	mov	sp, r7
 8001672:	b004      	add	sp, #16
 8001674:	bdb0      	pop	{r4, r5, r7, pc}

08001676 <mcp2515_setRegister>:
/*********************************************************************************************************
** Function name:           mcp2515_setRegister
** Descriptions:            set register
*********************************************************************************************************/
void mcp2515_setRegister(CanbusConfig_t* canCfg,const uint8_t address, const uint8_t value)
{
 8001676:	b580      	push	{r7, lr}
 8001678:	b082      	sub	sp, #8
 800167a:	af00      	add	r7, sp, #0
 800167c:	6078      	str	r0, [r7, #4]
 800167e:	0008      	movs	r0, r1
 8001680:	0011      	movs	r1, r2
 8001682:	1cfb      	adds	r3, r7, #3
 8001684:	1c02      	adds	r2, r0, #0
 8001686:	701a      	strb	r2, [r3, #0]
 8001688:	1cbb      	adds	r3, r7, #2
 800168a:	1c0a      	adds	r2, r1, #0
 800168c:	701a      	strb	r2, [r3, #0]
    canCfg->ChipSelectFp();
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	695b      	ldr	r3, [r3, #20]
 8001692:	4798      	blx	r3
    canCfg->SPIReadWriteFp(MCP_WRITE);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	69db      	ldr	r3, [r3, #28]
 8001698:	2002      	movs	r0, #2
 800169a:	4798      	blx	r3
    canCfg->SPIReadWriteFp(address);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	69db      	ldr	r3, [r3, #28]
 80016a0:	1cfa      	adds	r2, r7, #3
 80016a2:	7812      	ldrb	r2, [r2, #0]
 80016a4:	0010      	movs	r0, r2
 80016a6:	4798      	blx	r3
    canCfg->SPIReadWriteFp(value);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	69db      	ldr	r3, [r3, #28]
 80016ac:	1cba      	adds	r2, r7, #2
 80016ae:	7812      	ldrb	r2, [r2, #0]
 80016b0:	0010      	movs	r0, r2
 80016b2:	4798      	blx	r3
    canCfg->ChipUnSelectFp();
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	699b      	ldr	r3, [r3, #24]
 80016b8:	4798      	blx	r3
}
 80016ba:	46c0      	nop			; (mov r8, r8)
 80016bc:	46bd      	mov	sp, r7
 80016be:	b002      	add	sp, #8
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <mcp2515_modifyRegister>:
/*********************************************************************************************************
** Function name:           mcp2515_modifyRegister
** Descriptions:            set bit of one register
*********************************************************************************************************/
void mcp2515_modifyRegister(CanbusConfig_t* canCfg,const uint8_t address, const uint8_t mask, const uint8_t data)
{
 80016c2:	b590      	push	{r4, r7, lr}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
 80016ca:	000c      	movs	r4, r1
 80016cc:	0010      	movs	r0, r2
 80016ce:	0019      	movs	r1, r3
 80016d0:	1cfb      	adds	r3, r7, #3
 80016d2:	1c22      	adds	r2, r4, #0
 80016d4:	701a      	strb	r2, [r3, #0]
 80016d6:	1cbb      	adds	r3, r7, #2
 80016d8:	1c02      	adds	r2, r0, #0
 80016da:	701a      	strb	r2, [r3, #0]
 80016dc:	1c7b      	adds	r3, r7, #1
 80016de:	1c0a      	adds	r2, r1, #0
 80016e0:	701a      	strb	r2, [r3, #0]
    canCfg->ChipSelectFp();
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	695b      	ldr	r3, [r3, #20]
 80016e6:	4798      	blx	r3
    canCfg->SPIReadWriteFp(MCP_BITMOD);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	69db      	ldr	r3, [r3, #28]
 80016ec:	2005      	movs	r0, #5
 80016ee:	4798      	blx	r3
    canCfg->SPIReadWriteFp(address);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	69db      	ldr	r3, [r3, #28]
 80016f4:	1cfa      	adds	r2, r7, #3
 80016f6:	7812      	ldrb	r2, [r2, #0]
 80016f8:	0010      	movs	r0, r2
 80016fa:	4798      	blx	r3
    canCfg->SPIReadWriteFp(mask);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	69db      	ldr	r3, [r3, #28]
 8001700:	1cba      	adds	r2, r7, #2
 8001702:	7812      	ldrb	r2, [r2, #0]
 8001704:	0010      	movs	r0, r2
 8001706:	4798      	blx	r3
    canCfg->SPIReadWriteFp(data);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	69db      	ldr	r3, [r3, #28]
 800170c:	1c7a      	adds	r2, r7, #1
 800170e:	7812      	ldrb	r2, [r2, #0]
 8001710:	0010      	movs	r0, r2
 8001712:	4798      	blx	r3
    canCfg->ChipUnSelectFp();
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	699b      	ldr	r3, [r3, #24]
 8001718:	4798      	blx	r3
}
 800171a:	46c0      	nop			; (mov r8, r8)
 800171c:	46bd      	mov	sp, r7
 800171e:	b003      	add	sp, #12
 8001720:	bd90      	pop	{r4, r7, pc}

08001722 <mcp2515_readStatus>:
/*********************************************************************************************************
** Function name:           mcp2515_readStatus
** Descriptions:            read mcp2515's Status
*********************************************************************************************************/
uint8_t mcp2515_readStatus(CanbusConfig_t* canCfg)
{
 8001722:	b5b0      	push	{r4, r5, r7, lr}
 8001724:	b084      	sub	sp, #16
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
    uint8_t i;

    canCfg->ChipSelectFp();
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	695b      	ldr	r3, [r3, #20]
 800172e:	4798      	blx	r3

    canCfg->SPIReadWriteFp(MCP_READ_STATUS);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	69db      	ldr	r3, [r3, #28]
 8001734:	20a0      	movs	r0, #160	; 0xa0
 8001736:	4798      	blx	r3

    i = canCfg->SPIReadFp();
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800173c:	250f      	movs	r5, #15
 800173e:	197c      	adds	r4, r7, r5
 8001740:	4798      	blx	r3
 8001742:	0003      	movs	r3, r0
 8001744:	7023      	strb	r3, [r4, #0]

    canCfg->ChipUnSelectFp();
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	699b      	ldr	r3, [r3, #24]
 800174a:	4798      	blx	r3

    return i;
 800174c:	197b      	adds	r3, r7, r5
 800174e:	781b      	ldrb	r3, [r3, #0]
}
 8001750:	0018      	movs	r0, r3
 8001752:	46bd      	mov	sp, r7
 8001754:	b004      	add	sp, #16
 8001756:	bdb0      	pop	{r4, r5, r7, pc}

08001758 <setMode>:
/*********************************************************************************************************
** Function name:           setMode
** Descriptions:            Sets control mode
*********************************************************************************************************/
uint8_t setMode(CanbusConfig_t* canCfg,const uint8_t opMode)
 {
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	000a      	movs	r2, r1
 8001762:	1cfb      	adds	r3, r7, #3
 8001764:	701a      	strb	r2, [r3, #0]
    if (opMode != MODE_SLEEP)
 8001766:	1cfb      	adds	r3, r7, #3
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	2b20      	cmp	r3, #32
 800176c:	d003      	beq.n	8001776 <setMode+0x1e>
	{ // if going to sleep, the value stored in opMode is not changed so that we can return to it later
    	canCfg->mcpMode = opMode;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	1cfa      	adds	r2, r7, #3
 8001772:	7812      	ldrb	r2, [r2, #0]
 8001774:	725a      	strb	r2, [r3, #9]
    }

    return mcp2515_setCANCTRL_Mode(canCfg,opMode);
 8001776:	1cfb      	adds	r3, r7, #3
 8001778:	781a      	ldrb	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	0011      	movs	r1, r2
 800177e:	0018      	movs	r0, r3
 8001780:	f000 f818 	bl	80017b4 <mcp2515_setCANCTRL_Mode>
 8001784:	0003      	movs	r3, r0
}
 8001786:	0018      	movs	r0, r3
 8001788:	46bd      	mov	sp, r7
 800178a:	b002      	add	sp, #8
 800178c:	bd80      	pop	{r7, pc}

0800178e <getMode>:
/*********************************************************************************************************
** Function name:           getMode
** Descriptions:            Returns current control mode
*********************************************************************************************************/
uint8_t getMode(CanbusConfig_t* canCfg)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b082      	sub	sp, #8
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
    return (mcp2515_readRegister(canCfg,MCP_CANSTAT) & MODE_MASK);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	210e      	movs	r1, #14
 800179a:	0018      	movs	r0, r3
 800179c:	f7ff ff47 	bl	800162e <mcp2515_readRegister>
 80017a0:	0003      	movs	r3, r0
 80017a2:	001a      	movs	r2, r3
 80017a4:	231f      	movs	r3, #31
 80017a6:	439a      	bics	r2, r3
 80017a8:	0013      	movs	r3, r2
 80017aa:	b2db      	uxtb	r3, r3
}
 80017ac:	0018      	movs	r0, r3
 80017ae:	46bd      	mov	sp, r7
 80017b0:	b002      	add	sp, #8
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <mcp2515_setCANCTRL_Mode>:
/*********************************************************************************************************
** Function name:           mcp2515_setCANCTRL_Mode
** Descriptions:            set control mode
*********************************************************************************************************/
uint8_t mcp2515_setCANCTRL_Mode(CanbusConfig_t* canCfg,const uint8_t newmode)
 {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	000a      	movs	r2, r1
 80017be:	1cfb      	adds	r3, r7, #3
 80017c0:	701a      	strb	r2, [r3, #0]
    // If the chip is asleep and we want to change mode then a manual wake needs to be done
    // This is done by setting the wake up interrupt flag
    // This undocumented trick was found at https://github.com/mkleemann/can/blob/master/can_sleep_mcp2515.c


    if ((getMode(canCfg)) == MODE_SLEEP && (newmode != MODE_SLEEP))
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	0018      	movs	r0, r3
 80017c6:	f7ff ffe2 	bl	800178e <getMode>
 80017ca:	0003      	movs	r3, r0
 80017cc:	2b20      	cmp	r3, #32
 80017ce:	d133      	bne.n	8001838 <mcp2515_setCANCTRL_Mode+0x84>
 80017d0:	1cfb      	adds	r3, r7, #3
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b20      	cmp	r3, #32
 80017d6:	d02f      	beq.n	8001838 <mcp2515_setCANCTRL_Mode+0x84>
	{
        // Make sure wake interrupt is enabled
        uint8_t wakeIntEnabled = (mcp2515_readRegister(canCfg,MCP_CANINTE) & MCP_WAKIF);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	212b      	movs	r1, #43	; 0x2b
 80017dc:	0018      	movs	r0, r3
 80017de:	f7ff ff26 	bl	800162e <mcp2515_readRegister>
 80017e2:	0003      	movs	r3, r0
 80017e4:	0019      	movs	r1, r3
 80017e6:	200f      	movs	r0, #15
 80017e8:	183b      	adds	r3, r7, r0
 80017ea:	2240      	movs	r2, #64	; 0x40
 80017ec:	400a      	ands	r2, r1
 80017ee:	701a      	strb	r2, [r3, #0]

        if (!wakeIntEnabled)
 80017f0:	183b      	adds	r3, r7, r0
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d105      	bne.n	8001804 <mcp2515_setCANCTRL_Mode+0x50>
		{
            mcp2515_modifyRegister(canCfg,MCP_CANINTE, MCP_WAKIF, MCP_WAKIF);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	2340      	movs	r3, #64	; 0x40
 80017fc:	2240      	movs	r2, #64	; 0x40
 80017fe:	212b      	movs	r1, #43	; 0x2b
 8001800:	f7ff ff5f 	bl	80016c2 <mcp2515_modifyRegister>
        }

        // Set wake flag (this does the actual waking up)
        mcp2515_modifyRegister(canCfg,MCP_CANINTF, MCP_WAKIF, MCP_WAKIF);
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	2340      	movs	r3, #64	; 0x40
 8001808:	2240      	movs	r2, #64	; 0x40
 800180a:	212c      	movs	r1, #44	; 0x2c
 800180c:	f7ff ff59 	bl	80016c2 <mcp2515_modifyRegister>

        // If the chip is not connected to a CAN bus (or the bus has no other powered nodes) it will sometimes trigger the wake interrupt as soon
        // as it's put to sleep, but it will stay in SLEEP mode instead of automatically switching to LISTENONLY mode.
        // In this situation the mode needs to be manually set to LISTENONLY.

        if (mcp2515_requestNewMode(canCfg,MODE_LISTENONLY) != MCP2515_OK)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2160      	movs	r1, #96	; 0x60
 8001814:	0018      	movs	r0, r3
 8001816:	f000 f821 	bl	800185c <mcp2515_requestNewMode>
 800181a:	1e03      	subs	r3, r0, #0
 800181c:	d001      	beq.n	8001822 <mcp2515_setCANCTRL_Mode+0x6e>
		{
            return MCP2515_FAIL;
 800181e:	2301      	movs	r3, #1
 8001820:	e018      	b.n	8001854 <mcp2515_setCANCTRL_Mode+0xa0>
        }

        // Turn wake interrupt back off if it was originally off
        if (!wakeIntEnabled)
 8001822:	230f      	movs	r3, #15
 8001824:	18fb      	adds	r3, r7, r3
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d105      	bne.n	8001838 <mcp2515_setCANCTRL_Mode+0x84>
		{
            mcp2515_modifyRegister(canCfg,MCP_CANINTE, MCP_WAKIF, 0);
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	2300      	movs	r3, #0
 8001830:	2240      	movs	r2, #64	; 0x40
 8001832:	212b      	movs	r1, #43	; 0x2b
 8001834:	f7ff ff45 	bl	80016c2 <mcp2515_modifyRegister>
        }
    }

    // Clear wake flag
    mcp2515_modifyRegister(canCfg,MCP_CANINTF, MCP_WAKIF, 0);
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	2300      	movs	r3, #0
 800183c:	2240      	movs	r2, #64	; 0x40
 800183e:	212c      	movs	r1, #44	; 0x2c
 8001840:	f7ff ff3f 	bl	80016c2 <mcp2515_modifyRegister>

    return mcp2515_requestNewMode(canCfg,newmode);
 8001844:	1cfb      	adds	r3, r7, #3
 8001846:	781a      	ldrb	r2, [r3, #0]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	0011      	movs	r1, r2
 800184c:	0018      	movs	r0, r3
 800184e:	f000 f805 	bl	800185c <mcp2515_requestNewMode>
 8001852:	0003      	movs	r3, r0
}
 8001854:	0018      	movs	r0, r3
 8001856:	46bd      	mov	sp, r7
 8001858:	b004      	add	sp, #16
 800185a:	bd80      	pop	{r7, pc}

0800185c <mcp2515_requestNewMode>:
/*********************************************************************************************************
** Function name:           mcp2515_requestNewMode
** Descriptions:            Set control mode
*********************************************************************************************************/
uint8_t mcp2515_requestNewMode(CanbusConfig_t* canCfg,const uint8_t newmode)
{
 800185c:	b5b0      	push	{r4, r5, r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	000a      	movs	r2, r1
 8001866:	1cfb      	adds	r3, r7, #3
 8001868:	701a      	strb	r2, [r3, #0]
    unsigned long startTime = GET_TICK_MS();
 800186a:	f001 faeb 	bl	8002e44 <HAL_GetTick>
 800186e:	0003      	movs	r3, r0
 8001870:	60fb      	str	r3, [r7, #12]
    // Spam new mode request and wait for the operation  to complete
    while (1)
	{
        // Request new mode
        // This is inside the loop as sometimes requesting the new mode once doesn't work (usually when attempting to sleep)
        mcp2515_modifyRegister(canCfg,MCP_CANCTRL, MODE_MASK, newmode);
 8001872:	1cfb      	adds	r3, r7, #3
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	22e0      	movs	r2, #224	; 0xe0
 800187a:	210f      	movs	r1, #15
 800187c:	f7ff ff21 	bl	80016c2 <mcp2515_modifyRegister>

        uint8_t statReg = mcp2515_readRegister(canCfg,MCP_CANSTAT);
 8001880:	250b      	movs	r5, #11
 8001882:	197c      	adds	r4, r7, r5
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	210e      	movs	r1, #14
 8001888:	0018      	movs	r0, r3
 800188a:	f7ff fed0 	bl	800162e <mcp2515_readRegister>
 800188e:	0003      	movs	r3, r0
 8001890:	7023      	strb	r3, [r4, #0]

        if ((statReg & MODE_MASK) == newmode)
 8001892:	197b      	adds	r3, r7, r5
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	22e0      	movs	r2, #224	; 0xe0
 8001898:	401a      	ands	r2, r3
 800189a:	1cfb      	adds	r3, r7, #3
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	429a      	cmp	r2, r3
 80018a0:	d101      	bne.n	80018a6 <mcp2515_requestNewMode+0x4a>
		{ // We're now in the new mode
            return MCP2515_OK;
 80018a2:	2300      	movs	r3, #0
 80018a4:	e007      	b.n	80018b6 <mcp2515_requestNewMode+0x5a>
        }
		else if ((GET_TICK_MS() - startTime) > 200)
 80018a6:	f001 facd 	bl	8002e44 <HAL_GetTick>
 80018aa:	0002      	movs	r2, r0
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	2bc8      	cmp	r3, #200	; 0xc8
 80018b2:	d9de      	bls.n	8001872 <mcp2515_requestNewMode+0x16>
		{ // Wait no more than 200ms for the operation to complete
            return MCP2515_FAIL;
 80018b4:	2301      	movs	r3, #1
        }
    }
}
 80018b6:	0018      	movs	r0, r3
 80018b8:	46bd      	mov	sp, r7
 80018ba:	b004      	add	sp, #16
 80018bc:	bdb0      	pop	{r4, r5, r7, pc}
	...

080018c0 <mcp2515_configRate>:
/*********************************************************************************************************
** Function name:           mcp2515_configRate
** Descriptions:            set baudrate
*********************************************************************************************************/
uint8_t mcp2515_configRate(CanbusConfig_t* canCfg,const uint8_t canSpeed, const uint8_t clock)
 {
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	0008      	movs	r0, r1
 80018ca:	0011      	movs	r1, r2
 80018cc:	1cfb      	adds	r3, r7, #3
 80018ce:	1c02      	adds	r2, r0, #0
 80018d0:	701a      	strb	r2, [r3, #0]
 80018d2:	1cbb      	adds	r3, r7, #2
 80018d4:	1c0a      	adds	r2, r1, #0
 80018d6:	701a      	strb	r2, [r3, #0]
    uint8_t set, cfg1, cfg2, cfg3;
    set = 1;
 80018d8:	230f      	movs	r3, #15
 80018da:	18fb      	adds	r3, r7, r3
 80018dc:	2201      	movs	r2, #1
 80018de:	701a      	strb	r2, [r3, #0]
    switch (clock) {
 80018e0:	1cbb      	adds	r3, r7, #2
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	2b03      	cmp	r3, #3
 80018e6:	d100      	bne.n	80018ea <mcp2515_configRate+0x2a>
 80018e8:	e1f3      	b.n	8001cd2 <mcp2515_configRate+0x412>
 80018ea:	dd00      	ble.n	80018ee <mcp2515_configRate+0x2e>
 80018ec:	e2b7      	b.n	8001e5e <mcp2515_configRate+0x59e>
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d003      	beq.n	80018fa <mcp2515_configRate+0x3a>
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d100      	bne.n	80018f8 <mcp2515_configRate+0x38>
 80018f6:	e107      	b.n	8001b08 <mcp2515_configRate+0x248>
 80018f8:	e2b1      	b.n	8001e5e <mcp2515_configRate+0x59e>
        case (MCP_16MHz) :
            switch (canSpeed) {
 80018fa:	1cfb      	adds	r3, r7, #3
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	2b13      	cmp	r3, #19
 8001900:	d900      	bls.n	8001904 <mcp2515_configRate+0x44>
 8001902:	e0fb      	b.n	8001afc <mcp2515_configRate+0x23c>
 8001904:	009a      	lsls	r2, r3, #2
 8001906:	4be7      	ldr	r3, [pc, #924]	; (8001ca4 <mcp2515_configRate+0x3e4>)
 8001908:	18d3      	adds	r3, r2, r3
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	469f      	mov	pc, r3
                case (CAN_5KBPS):
                    cfg1 = MCP_16MHz_5kBPS_CFG1;
 800190e:	230e      	movs	r3, #14
 8001910:	18fb      	adds	r3, r7, r3
 8001912:	223f      	movs	r2, #63	; 0x3f
 8001914:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_5kBPS_CFG2;
 8001916:	230d      	movs	r3, #13
 8001918:	18fb      	adds	r3, r7, r3
 800191a:	22ff      	movs	r2, #255	; 0xff
 800191c:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_5kBPS_CFG3;
 800191e:	230c      	movs	r3, #12
 8001920:	18fb      	adds	r3, r7, r3
 8001922:	2287      	movs	r2, #135	; 0x87
 8001924:	701a      	strb	r2, [r3, #0]
                    break;
 8001926:	e0ee      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_10KBPS):
                    cfg1 = MCP_16MHz_10kBPS_CFG1;
 8001928:	230e      	movs	r3, #14
 800192a:	18fb      	adds	r3, r7, r3
 800192c:	221f      	movs	r2, #31
 800192e:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_10kBPS_CFG2;
 8001930:	230d      	movs	r3, #13
 8001932:	18fb      	adds	r3, r7, r3
 8001934:	22ff      	movs	r2, #255	; 0xff
 8001936:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_10kBPS_CFG3;
 8001938:	230c      	movs	r3, #12
 800193a:	18fb      	adds	r3, r7, r3
 800193c:	2287      	movs	r2, #135	; 0x87
 800193e:	701a      	strb	r2, [r3, #0]
                    break;
 8001940:	e0e1      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_20KBPS):
                    cfg1 = MCP_16MHz_20kBPS_CFG1;
 8001942:	230e      	movs	r3, #14
 8001944:	18fb      	adds	r3, r7, r3
 8001946:	220f      	movs	r2, #15
 8001948:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_20kBPS_CFG2;
 800194a:	230d      	movs	r3, #13
 800194c:	18fb      	adds	r3, r7, r3
 800194e:	22ff      	movs	r2, #255	; 0xff
 8001950:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_20kBPS_CFG3;
 8001952:	230c      	movs	r3, #12
 8001954:	18fb      	adds	r3, r7, r3
 8001956:	2287      	movs	r2, #135	; 0x87
 8001958:	701a      	strb	r2, [r3, #0]
                    break;
 800195a:	e0d4      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_25KBPS):
                    cfg1 = MCP_16MHz_25kBPS_CFG1;
 800195c:	230e      	movs	r3, #14
 800195e:	18fb      	adds	r3, r7, r3
 8001960:	220f      	movs	r2, #15
 8001962:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_25kBPS_CFG2;
 8001964:	230d      	movs	r3, #13
 8001966:	18fb      	adds	r3, r7, r3
 8001968:	22ba      	movs	r2, #186	; 0xba
 800196a:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_25kBPS_CFG3;
 800196c:	230c      	movs	r3, #12
 800196e:	18fb      	adds	r3, r7, r3
 8001970:	2207      	movs	r2, #7
 8001972:	701a      	strb	r2, [r3, #0]
                    break;
 8001974:	e0c7      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_31K25BPS):
                    cfg1 = MCP_16MHz_31k25BPS_CFG1;
 8001976:	230e      	movs	r3, #14
 8001978:	18fb      	adds	r3, r7, r3
 800197a:	220f      	movs	r2, #15
 800197c:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_31k25BPS_CFG2;
 800197e:	230d      	movs	r3, #13
 8001980:	18fb      	adds	r3, r7, r3
 8001982:	22f1      	movs	r2, #241	; 0xf1
 8001984:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_31k25BPS_CFG3;
 8001986:	230c      	movs	r3, #12
 8001988:	18fb      	adds	r3, r7, r3
 800198a:	2285      	movs	r2, #133	; 0x85
 800198c:	701a      	strb	r2, [r3, #0]
                    break;
 800198e:	e0ba      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_33KBPS):
                    cfg1 = MCP_16MHz_33kBPS_CFG1;
 8001990:	230e      	movs	r3, #14
 8001992:	18fb      	adds	r3, r7, r3
 8001994:	2209      	movs	r2, #9
 8001996:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_33kBPS_CFG2;
 8001998:	230d      	movs	r3, #13
 800199a:	18fb      	adds	r3, r7, r3
 800199c:	22be      	movs	r2, #190	; 0xbe
 800199e:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_33kBPS_CFG3;
 80019a0:	230c      	movs	r3, #12
 80019a2:	18fb      	adds	r3, r7, r3
 80019a4:	2207      	movs	r2, #7
 80019a6:	701a      	strb	r2, [r3, #0]
                    break;
 80019a8:	e0ad      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_40KBPS):
                    cfg1 = MCP_16MHz_40kBPS_CFG1;
 80019aa:	230e      	movs	r3, #14
 80019ac:	18fb      	adds	r3, r7, r3
 80019ae:	2207      	movs	r2, #7
 80019b0:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_40kBPS_CFG2;
 80019b2:	230d      	movs	r3, #13
 80019b4:	18fb      	adds	r3, r7, r3
 80019b6:	22ff      	movs	r2, #255	; 0xff
 80019b8:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_40kBPS_CFG3;
 80019ba:	230c      	movs	r3, #12
 80019bc:	18fb      	adds	r3, r7, r3
 80019be:	2287      	movs	r2, #135	; 0x87
 80019c0:	701a      	strb	r2, [r3, #0]
                    break;
 80019c2:	e0a0      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_50KBPS):
                    cfg1 = MCP_16MHz_50kBPS_CFG1;
 80019c4:	230e      	movs	r3, #14
 80019c6:	18fb      	adds	r3, r7, r3
 80019c8:	2207      	movs	r2, #7
 80019ca:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_50kBPS_CFG2;
 80019cc:	230d      	movs	r3, #13
 80019ce:	18fb      	adds	r3, r7, r3
 80019d0:	22fa      	movs	r2, #250	; 0xfa
 80019d2:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_50kBPS_CFG3;
 80019d4:	230c      	movs	r3, #12
 80019d6:	18fb      	adds	r3, r7, r3
 80019d8:	2287      	movs	r2, #135	; 0x87
 80019da:	701a      	strb	r2, [r3, #0]
                    break;
 80019dc:	e093      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_80KBPS):
                    cfg1 = MCP_16MHz_80kBPS_CFG1;
 80019de:	230e      	movs	r3, #14
 80019e0:	18fb      	adds	r3, r7, r3
 80019e2:	2203      	movs	r2, #3
 80019e4:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_80kBPS_CFG2;
 80019e6:	230d      	movs	r3, #13
 80019e8:	18fb      	adds	r3, r7, r3
 80019ea:	22ff      	movs	r2, #255	; 0xff
 80019ec:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_80kBPS_CFG3;
 80019ee:	230c      	movs	r3, #12
 80019f0:	18fb      	adds	r3, r7, r3
 80019f2:	2287      	movs	r2, #135	; 0x87
 80019f4:	701a      	strb	r2, [r3, #0]
                    break;
 80019f6:	e086      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_83K3BPS):
                    cfg1 = MCP_16MHz_83k3BPS_CFG1;
 80019f8:	230e      	movs	r3, #14
 80019fa:	18fb      	adds	r3, r7, r3
 80019fc:	2203      	movs	r2, #3
 80019fe:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_83k3BPS_CFG2;
 8001a00:	230d      	movs	r3, #13
 8001a02:	18fb      	adds	r3, r7, r3
 8001a04:	22be      	movs	r2, #190	; 0xbe
 8001a06:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_83k3BPS_CFG3;
 8001a08:	230c      	movs	r3, #12
 8001a0a:	18fb      	adds	r3, r7, r3
 8001a0c:	2207      	movs	r2, #7
 8001a0e:	701a      	strb	r2, [r3, #0]
                    break;
 8001a10:	e079      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_95KBPS):
                    cfg1 = MCP_16MHz_95kBPS_CFG1;
 8001a12:	230e      	movs	r3, #14
 8001a14:	18fb      	adds	r3, r7, r3
 8001a16:	2203      	movs	r2, #3
 8001a18:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_95kBPS_CFG2;
 8001a1a:	230d      	movs	r3, #13
 8001a1c:	18fb      	adds	r3, r7, r3
 8001a1e:	22ad      	movs	r2, #173	; 0xad
 8001a20:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_95kBPS_CFG3;
 8001a22:	230c      	movs	r3, #12
 8001a24:	18fb      	adds	r3, r7, r3
 8001a26:	2207      	movs	r2, #7
 8001a28:	701a      	strb	r2, [r3, #0]
                    break;
 8001a2a:	e06c      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_100KBPS):
                    cfg1 = MCP_16MHz_100kBPS_CFG1;
 8001a2c:	230e      	movs	r3, #14
 8001a2e:	18fb      	adds	r3, r7, r3
 8001a30:	2203      	movs	r2, #3
 8001a32:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_100kBPS_CFG2;
 8001a34:	230d      	movs	r3, #13
 8001a36:	18fb      	adds	r3, r7, r3
 8001a38:	22fa      	movs	r2, #250	; 0xfa
 8001a3a:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_100kBPS_CFG3;
 8001a3c:	230c      	movs	r3, #12
 8001a3e:	18fb      	adds	r3, r7, r3
 8001a40:	2287      	movs	r2, #135	; 0x87
 8001a42:	701a      	strb	r2, [r3, #0]
                    break;
 8001a44:	e05f      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_125KBPS):
                    cfg1 = MCP_16MHz_125kBPS_CFG1;
 8001a46:	230e      	movs	r3, #14
 8001a48:	18fb      	adds	r3, r7, r3
 8001a4a:	2203      	movs	r2, #3
 8001a4c:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_125kBPS_CFG2;
 8001a4e:	230d      	movs	r3, #13
 8001a50:	18fb      	adds	r3, r7, r3
 8001a52:	22f0      	movs	r2, #240	; 0xf0
 8001a54:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_125kBPS_CFG3;
 8001a56:	230c      	movs	r3, #12
 8001a58:	18fb      	adds	r3, r7, r3
 8001a5a:	2286      	movs	r2, #134	; 0x86
 8001a5c:	701a      	strb	r2, [r3, #0]
                    break;
 8001a5e:	e052      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_200KBPS):
                    cfg1 = MCP_16MHz_200kBPS_CFG1;
 8001a60:	230e      	movs	r3, #14
 8001a62:	18fb      	adds	r3, r7, r3
 8001a64:	2201      	movs	r2, #1
 8001a66:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_200kBPS_CFG2;
 8001a68:	230d      	movs	r3, #13
 8001a6a:	18fb      	adds	r3, r7, r3
 8001a6c:	22fa      	movs	r2, #250	; 0xfa
 8001a6e:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_200kBPS_CFG3;
 8001a70:	230c      	movs	r3, #12
 8001a72:	18fb      	adds	r3, r7, r3
 8001a74:	2287      	movs	r2, #135	; 0x87
 8001a76:	701a      	strb	r2, [r3, #0]
                    break;
 8001a78:	e045      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_250KBPS):
                    cfg1 = MCP_16MHz_250kBPS_CFG1;
 8001a7a:	230e      	movs	r3, #14
 8001a7c:	18fb      	adds	r3, r7, r3
 8001a7e:	2241      	movs	r2, #65	; 0x41
 8001a80:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_250kBPS_CFG2;
 8001a82:	230d      	movs	r3, #13
 8001a84:	18fb      	adds	r3, r7, r3
 8001a86:	22f1      	movs	r2, #241	; 0xf1
 8001a88:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_250kBPS_CFG3;
 8001a8a:	230c      	movs	r3, #12
 8001a8c:	18fb      	adds	r3, r7, r3
 8001a8e:	2285      	movs	r2, #133	; 0x85
 8001a90:	701a      	strb	r2, [r3, #0]
                    break;
 8001a92:	e038      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_500KBPS):
                    cfg1 = MCP_16MHz_500kBPS_CFG1;
 8001a94:	230e      	movs	r3, #14
 8001a96:	18fb      	adds	r3, r7, r3
 8001a98:	2200      	movs	r2, #0
 8001a9a:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_500kBPS_CFG2;
 8001a9c:	230d      	movs	r3, #13
 8001a9e:	18fb      	adds	r3, r7, r3
 8001aa0:	22f0      	movs	r2, #240	; 0xf0
 8001aa2:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_500kBPS_CFG3;
 8001aa4:	230c      	movs	r3, #12
 8001aa6:	18fb      	adds	r3, r7, r3
 8001aa8:	2286      	movs	r2, #134	; 0x86
 8001aaa:	701a      	strb	r2, [r3, #0]
                    break;
 8001aac:	e02b      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_666KBPS):
                    cfg1 = MCP_16MHz_666kBPS_CFG1;
 8001aae:	230e      	movs	r3, #14
 8001ab0:	18fb      	adds	r3, r7, r3
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_666kBPS_CFG2;
 8001ab6:	230d      	movs	r3, #13
 8001ab8:	18fb      	adds	r3, r7, r3
 8001aba:	22a0      	movs	r2, #160	; 0xa0
 8001abc:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_666kBPS_CFG3;
 8001abe:	230c      	movs	r3, #12
 8001ac0:	18fb      	adds	r3, r7, r3
 8001ac2:	2204      	movs	r2, #4
 8001ac4:	701a      	strb	r2, [r3, #0]
                    break;
 8001ac6:	e01e      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_800KBPS) :
                    cfg1 = MCP_16MHz_800kBPS_CFG1;
 8001ac8:	230e      	movs	r3, #14
 8001aca:	18fb      	adds	r3, r7, r3
 8001acc:	2240      	movs	r2, #64	; 0x40
 8001ace:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_800kBPS_CFG2;
 8001ad0:	230d      	movs	r3, #13
 8001ad2:	18fb      	adds	r3, r7, r3
 8001ad4:	2292      	movs	r2, #146	; 0x92
 8001ad6:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_800kBPS_CFG3;
 8001ad8:	230c      	movs	r3, #12
 8001ada:	18fb      	adds	r3, r7, r3
 8001adc:	2202      	movs	r2, #2
 8001ade:	701a      	strb	r2, [r3, #0]
                    break;
 8001ae0:	e011      	b.n	8001b06 <mcp2515_configRate+0x246>

                case (CAN_1000KBPS):
                    cfg1 = MCP_16MHz_1000kBPS_CFG1;
 8001ae2:	230e      	movs	r3, #14
 8001ae4:	18fb      	adds	r3, r7, r3
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_16MHz_1000kBPS_CFG2;
 8001aea:	230d      	movs	r3, #13
 8001aec:	18fb      	adds	r3, r7, r3
 8001aee:	22d0      	movs	r2, #208	; 0xd0
 8001af0:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_16MHz_1000kBPS_CFG3;
 8001af2:	230c      	movs	r3, #12
 8001af4:	18fb      	adds	r3, r7, r3
 8001af6:	2282      	movs	r2, #130	; 0x82
 8001af8:	701a      	strb	r2, [r3, #0]
                    break;
 8001afa:	e004      	b.n	8001b06 <mcp2515_configRate+0x246>

                default:
                    set = 0;
 8001afc:	230f      	movs	r3, #15
 8001afe:	18fb      	adds	r3, r7, r3
 8001b00:	2200      	movs	r2, #0
 8001b02:	701a      	strb	r2, [r3, #0]
                    break;
 8001b04:	46c0      	nop			; (mov r8, r8)
            }
            break;
 8001b06:	e1af      	b.n	8001e68 <mcp2515_configRate+0x5a8>

        case (MCP_12MHz) :
            switch (canSpeed) {
 8001b08:	1cfb      	adds	r3, r7, #3
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	3b03      	subs	r3, #3
 8001b0e:	2b10      	cmp	r3, #16
 8001b10:	d900      	bls.n	8001b14 <mcp2515_configRate+0x254>
 8001b12:	e0d8      	b.n	8001cc6 <mcp2515_configRate+0x406>
 8001b14:	009a      	lsls	r2, r3, #2
 8001b16:	4b64      	ldr	r3, [pc, #400]	; (8001ca8 <mcp2515_configRate+0x3e8>)
 8001b18:	18d3      	adds	r3, r2, r3
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	469f      	mov	pc, r3
                case (CAN_20KBPS) :
                    cfg1 = MCP_12MHz_20kBPS_CFG1;
 8001b1e:	230e      	movs	r3, #14
 8001b20:	18fb      	adds	r3, r7, r3
 8001b22:	220c      	movs	r2, #12
 8001b24:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_20kBPS_CFG2;
 8001b26:	230d      	movs	r3, #13
 8001b28:	18fb      	adds	r3, r7, r3
 8001b2a:	22bf      	movs	r2, #191	; 0xbf
 8001b2c:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_20kBPS_CFG3;
 8001b2e:	230c      	movs	r3, #12
 8001b30:	18fb      	adds	r3, r7, r3
 8001b32:	2205      	movs	r2, #5
 8001b34:	701a      	strb	r2, [r3, #0]
                    break;
 8001b36:	e0cb      	b.n	8001cd0 <mcp2515_configRate+0x410>

                case (CAN_25KBPS) :
                    cfg1 = MCP_12MHz_25kBPS_CFG1;
 8001b38:	230e      	movs	r3, #14
 8001b3a:	18fb      	adds	r3, r7, r3
 8001b3c:	220b      	movs	r2, #11
 8001b3e:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_25kBPS_CFG2;
 8001b40:	230d      	movs	r3, #13
 8001b42:	18fb      	adds	r3, r7, r3
 8001b44:	22b6      	movs	r2, #182	; 0xb6
 8001b46:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_25kBPS_CFG3;
 8001b48:	230c      	movs	r3, #12
 8001b4a:	18fb      	adds	r3, r7, r3
 8001b4c:	2204      	movs	r2, #4
 8001b4e:	701a      	strb	r2, [r3, #0]
                    break;
 8001b50:	e0be      	b.n	8001cd0 <mcp2515_configRate+0x410>

                case (CAN_31K25BPS) :
                    cfg1 = MCP_12MHz_31k25BPS_CFG1;
 8001b52:	230e      	movs	r3, #14
 8001b54:	18fb      	adds	r3, r7, r3
 8001b56:	220b      	movs	r2, #11
 8001b58:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_31k25BPS_CFG2;
 8001b5a:	230d      	movs	r3, #13
 8001b5c:	18fb      	adds	r3, r7, r3
 8001b5e:	22ac      	movs	r2, #172	; 0xac
 8001b60:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_31k25BPS_CFG3;
 8001b62:	230c      	movs	r3, #12
 8001b64:	18fb      	adds	r3, r7, r3
 8001b66:	2203      	movs	r2, #3
 8001b68:	701a      	strb	r2, [r3, #0]
                    break;
 8001b6a:	e0b1      	b.n	8001cd0 <mcp2515_configRate+0x410>

                case (CAN_33KBPS) :
                    cfg1 = MCP_12MHz_33kBPS_CFG1;
 8001b6c:	230e      	movs	r3, #14
 8001b6e:	18fb      	adds	r3, r7, r3
 8001b70:	220c      	movs	r2, #12
 8001b72:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_33kBPS_CFG2;
 8001b74:	230d      	movs	r3, #13
 8001b76:	18fb      	adds	r3, r7, r3
 8001b78:	22a4      	movs	r2, #164	; 0xa4
 8001b7a:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_33kBPS_CFG3;
 8001b7c:	230c      	movs	r3, #12
 8001b7e:	18fb      	adds	r3, r7, r3
 8001b80:	2202      	movs	r2, #2
 8001b82:	701a      	strb	r2, [r3, #0]
                    break;
 8001b84:	e0a4      	b.n	8001cd0 <mcp2515_configRate+0x410>

                case (CAN_40KBPS) :
                    cfg1 = MCP_12MHz_40kBPS_CFG1;
 8001b86:	230e      	movs	r3, #14
 8001b88:	18fb      	adds	r3, r7, r3
 8001b8a:	2209      	movs	r2, #9
 8001b8c:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_40kBPS_CFG2;
 8001b8e:	230d      	movs	r3, #13
 8001b90:	18fb      	adds	r3, r7, r3
 8001b92:	22a4      	movs	r2, #164	; 0xa4
 8001b94:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_40kBPS_CFG3;
 8001b96:	230c      	movs	r3, #12
 8001b98:	18fb      	adds	r3, r7, r3
 8001b9a:	2203      	movs	r2, #3
 8001b9c:	701a      	strb	r2, [r3, #0]
                    break;
 8001b9e:	e097      	b.n	8001cd0 <mcp2515_configRate+0x410>

                case (CAN_50KBPS) :
                    cfg1 = MCP_12MHz_50kBPS_CFG1;
 8001ba0:	230e      	movs	r3, #14
 8001ba2:	18fb      	adds	r3, r7, r3
 8001ba4:	2205      	movs	r2, #5
 8001ba6:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_50kBPS_CFG2;
 8001ba8:	230d      	movs	r3, #13
 8001baa:	18fb      	adds	r3, r7, r3
 8001bac:	22b6      	movs	r2, #182	; 0xb6
 8001bae:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_50kBPS_CFG3;
 8001bb0:	230c      	movs	r3, #12
 8001bb2:	18fb      	adds	r3, r7, r3
 8001bb4:	2204      	movs	r2, #4
 8001bb6:	701a      	strb	r2, [r3, #0]
                    break;
 8001bb8:	e08a      	b.n	8001cd0 <mcp2515_configRate+0x410>

                case (CAN_80KBPS) :
                    cfg1 = MCP_12MHz_80kBPS_CFG1;
 8001bba:	230e      	movs	r3, #14
 8001bbc:	18fb      	adds	r3, r7, r3
 8001bbe:	2204      	movs	r2, #4
 8001bc0:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_80kBPS_CFG2;
 8001bc2:	230d      	movs	r3, #13
 8001bc4:	18fb      	adds	r3, r7, r3
 8001bc6:	22a4      	movs	r2, #164	; 0xa4
 8001bc8:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_80kBPS_CFG3;
 8001bca:	230c      	movs	r3, #12
 8001bcc:	18fb      	adds	r3, r7, r3
 8001bce:	2203      	movs	r2, #3
 8001bd0:	701a      	strb	r2, [r3, #0]
                    break;
 8001bd2:	e07d      	b.n	8001cd0 <mcp2515_configRate+0x410>

                case (CAN_83K3BPS) :
                    cfg1 = MCP_12MHz_83k3BPS_CFG1;
 8001bd4:	230e      	movs	r3, #14
 8001bd6:	18fb      	adds	r3, r7, r3
 8001bd8:	2203      	movs	r2, #3
 8001bda:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_83k3BPS_CFG2;
 8001bdc:	230d      	movs	r3, #13
 8001bde:	18fb      	adds	r3, r7, r3
 8001be0:	22b5      	movs	r2, #181	; 0xb5
 8001be2:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_83k3BPS_CFG3;
 8001be4:	230c      	movs	r3, #12
 8001be6:	18fb      	adds	r3, r7, r3
 8001be8:	2203      	movs	r2, #3
 8001bea:	701a      	strb	r2, [r3, #0]
                    break;
 8001bec:	e070      	b.n	8001cd0 <mcp2515_configRate+0x410>

                case (CAN_95KBPS) :
                    cfg1 = MCP_12MHz_95kBPS_CFG1;
 8001bee:	230e      	movs	r3, #14
 8001bf0:	18fb      	adds	r3, r7, r3
 8001bf2:	2202      	movs	r2, #2
 8001bf4:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_95kBPS_CFG2;
 8001bf6:	230d      	movs	r3, #13
 8001bf8:	18fb      	adds	r3, r7, r3
 8001bfa:	22be      	movs	r2, #190	; 0xbe
 8001bfc:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_95kBPS_CFG3;
 8001bfe:	230c      	movs	r3, #12
 8001c00:	18fb      	adds	r3, r7, r3
 8001c02:	2204      	movs	r2, #4
 8001c04:	701a      	strb	r2, [r3, #0]
                    break;
 8001c06:	e063      	b.n	8001cd0 <mcp2515_configRate+0x410>

                case (CAN_100KBPS) :
                    cfg1 = MCP_12MHz_100kBPS_CFG1;
 8001c08:	230e      	movs	r3, #14
 8001c0a:	18fb      	adds	r3, r7, r3
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_100kBPS_CFG2;
 8001c10:	230d      	movs	r3, #13
 8001c12:	18fb      	adds	r3, r7, r3
 8001c14:	22b6      	movs	r2, #182	; 0xb6
 8001c16:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_100kBPS_CFG3;
 8001c18:	230c      	movs	r3, #12
 8001c1a:	18fb      	adds	r3, r7, r3
 8001c1c:	2204      	movs	r2, #4
 8001c1e:	701a      	strb	r2, [r3, #0]
                    break;
 8001c20:	e056      	b.n	8001cd0 <mcp2515_configRate+0x410>

                case (CAN_125KBPS) :
                    cfg1 = MCP_12MHz_125kBPS_CFG1;
 8001c22:	230e      	movs	r3, #14
 8001c24:	18fb      	adds	r3, r7, r3
 8001c26:	2201      	movs	r2, #1
 8001c28:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_125kBPS_CFG2;
 8001c2a:	230d      	movs	r3, #13
 8001c2c:	18fb      	adds	r3, r7, r3
 8001c2e:	22bf      	movs	r2, #191	; 0xbf
 8001c30:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_125kBPS_CFG3;
 8001c32:	230c      	movs	r3, #12
 8001c34:	18fb      	adds	r3, r7, r3
 8001c36:	2206      	movs	r2, #6
 8001c38:	701a      	strb	r2, [r3, #0]
                    break;
 8001c3a:	e049      	b.n	8001cd0 <mcp2515_configRate+0x410>

                case (CAN_200KBPS) :
                    cfg1 = MCP_12MHz_200kBPS_CFG1;
 8001c3c:	230e      	movs	r3, #14
 8001c3e:	18fb      	adds	r3, r7, r3
 8001c40:	2201      	movs	r2, #1
 8001c42:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_200kBPS_CFG2;
 8001c44:	230d      	movs	r3, #13
 8001c46:	18fb      	adds	r3, r7, r3
 8001c48:	22a4      	movs	r2, #164	; 0xa4
 8001c4a:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_200kBPS_CFG3;
 8001c4c:	230c      	movs	r3, #12
 8001c4e:	18fb      	adds	r3, r7, r3
 8001c50:	2203      	movs	r2, #3
 8001c52:	701a      	strb	r2, [r3, #0]
                    break;
 8001c54:	e03c      	b.n	8001cd0 <mcp2515_configRate+0x410>

                case (CAN_250KBPS) :
                    cfg1 = MCP_12MHz_250kBPS_CFG1;
 8001c56:	230e      	movs	r3, #14
 8001c58:	18fb      	adds	r3, r7, r3
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_250kBPS_CFG2;
 8001c5e:	230d      	movs	r3, #13
 8001c60:	18fb      	adds	r3, r7, r3
 8001c62:	22bf      	movs	r2, #191	; 0xbf
 8001c64:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_250kBPS_CFG3;
 8001c66:	230c      	movs	r3, #12
 8001c68:	18fb      	adds	r3, r7, r3
 8001c6a:	2206      	movs	r2, #6
 8001c6c:	701a      	strb	r2, [r3, #0]
                    break;
 8001c6e:	e02f      	b.n	8001cd0 <mcp2515_configRate+0x410>

                case (CAN_500KBPS) :
                    cfg1 = MCP_12MHz_500kBPS_CFG1;
 8001c70:	230e      	movs	r3, #14
 8001c72:	18fb      	adds	r3, r7, r3
 8001c74:	2200      	movs	r2, #0
 8001c76:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_500kBPS_CFG2;
 8001c78:	230d      	movs	r3, #13
 8001c7a:	18fb      	adds	r3, r7, r3
 8001c7c:	229b      	movs	r2, #155	; 0x9b
 8001c7e:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_500kBPS_CFG3;
 8001c80:	230c      	movs	r3, #12
 8001c82:	18fb      	adds	r3, r7, r3
 8001c84:	2202      	movs	r2, #2
 8001c86:	701a      	strb	r2, [r3, #0]
                    break;
 8001c88:	e022      	b.n	8001cd0 <mcp2515_configRate+0x410>

                case (CAN_666KBPS) :
                    cfg1 = MCP_12MHz_666kBPS_CFG1;
 8001c8a:	230e      	movs	r3, #14
 8001c8c:	18fb      	adds	r3, r7, r3
 8001c8e:	2200      	movs	r2, #0
 8001c90:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_666kBPS_CFG2;
 8001c92:	230d      	movs	r3, #13
 8001c94:	18fb      	adds	r3, r7, r3
 8001c96:	2292      	movs	r2, #146	; 0x92
 8001c98:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_666kBPS_CFG3;
 8001c9a:	230c      	movs	r3, #12
 8001c9c:	18fb      	adds	r3, r7, r3
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	701a      	strb	r2, [r3, #0]
                    break;
 8001ca2:	e015      	b.n	8001cd0 <mcp2515_configRate+0x410>
 8001ca4:	08007898 	.word	0x08007898
 8001ca8:	080078e8 	.word	0x080078e8

                case (CAN_1000KBPS) :
                    cfg1 = MCP_12MHz_1000kBPS_CFG1;
 8001cac:	230e      	movs	r3, #14
 8001cae:	18fb      	adds	r3, r7, r3
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_12MHz_1000kBPS_CFG2;
 8001cb4:	230d      	movs	r3, #13
 8001cb6:	18fb      	adds	r3, r7, r3
 8001cb8:	2288      	movs	r2, #136	; 0x88
 8001cba:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_12MHz_1000kBPS_CFG3;
 8001cbc:	230c      	movs	r3, #12
 8001cbe:	18fb      	adds	r3, r7, r3
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	701a      	strb	r2, [r3, #0]
                    break;
 8001cc4:	e004      	b.n	8001cd0 <mcp2515_configRate+0x410>

                default:
                    set = 0;
 8001cc6:	230f      	movs	r3, #15
 8001cc8:	18fb      	adds	r3, r7, r3
 8001cca:	2200      	movs	r2, #0
 8001ccc:	701a      	strb	r2, [r3, #0]
                    break;
 8001cce:	46c0      	nop			; (mov r8, r8)
            }
            break;
 8001cd0:	e0ca      	b.n	8001e68 <mcp2515_configRate+0x5a8>
        case (MCP_8MHz) :
            switch (canSpeed) {
 8001cd2:	1cfb      	adds	r3, r7, #3
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	2b13      	cmp	r3, #19
 8001cd8:	d900      	bls.n	8001cdc <mcp2515_configRate+0x41c>
 8001cda:	e0ba      	b.n	8001e52 <mcp2515_configRate+0x592>
 8001cdc:	009a      	lsls	r2, r3, #2
 8001cde:	4b74      	ldr	r3, [pc, #464]	; (8001eb0 <mcp2515_configRate+0x5f0>)
 8001ce0:	18d3      	adds	r3, r2, r3
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	469f      	mov	pc, r3
                case (CAN_5KBPS) :
                    cfg1 = MCP_8MHz_5kBPS_CFG1;
 8001ce6:	230e      	movs	r3, #14
 8001ce8:	18fb      	adds	r3, r7, r3
 8001cea:	221f      	movs	r2, #31
 8001cec:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_8MHz_5kBPS_CFG2;
 8001cee:	230d      	movs	r3, #13
 8001cf0:	18fb      	adds	r3, r7, r3
 8001cf2:	22bf      	movs	r2, #191	; 0xbf
 8001cf4:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_8MHz_5kBPS_CFG3;
 8001cf6:	230c      	movs	r3, #12
 8001cf8:	18fb      	adds	r3, r7, r3
 8001cfa:	2207      	movs	r2, #7
 8001cfc:	701a      	strb	r2, [r3, #0]
                    break;
 8001cfe:	e0ad      	b.n	8001e5c <mcp2515_configRate+0x59c>

                case (CAN_10KBPS) :
                    cfg1 = MCP_8MHz_10kBPS_CFG1;
 8001d00:	230e      	movs	r3, #14
 8001d02:	18fb      	adds	r3, r7, r3
 8001d04:	220f      	movs	r2, #15
 8001d06:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_8MHz_10kBPS_CFG2;
 8001d08:	230d      	movs	r3, #13
 8001d0a:	18fb      	adds	r3, r7, r3
 8001d0c:	22bf      	movs	r2, #191	; 0xbf
 8001d0e:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_8MHz_10kBPS_CFG3;
 8001d10:	230c      	movs	r3, #12
 8001d12:	18fb      	adds	r3, r7, r3
 8001d14:	2207      	movs	r2, #7
 8001d16:	701a      	strb	r2, [r3, #0]
                    break;
 8001d18:	e0a0      	b.n	8001e5c <mcp2515_configRate+0x59c>

                case (CAN_20KBPS) :
                    cfg1 = MCP_8MHz_20kBPS_CFG1;
 8001d1a:	230e      	movs	r3, #14
 8001d1c:	18fb      	adds	r3, r7, r3
 8001d1e:	2207      	movs	r2, #7
 8001d20:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_8MHz_20kBPS_CFG2;
 8001d22:	230d      	movs	r3, #13
 8001d24:	18fb      	adds	r3, r7, r3
 8001d26:	22bf      	movs	r2, #191	; 0xbf
 8001d28:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_8MHz_20kBPS_CFG3;
 8001d2a:	230c      	movs	r3, #12
 8001d2c:	18fb      	adds	r3, r7, r3
 8001d2e:	2207      	movs	r2, #7
 8001d30:	701a      	strb	r2, [r3, #0]
                    break;
 8001d32:	e093      	b.n	8001e5c <mcp2515_configRate+0x59c>

                case (CAN_31K25BPS) :
                    cfg1 = MCP_8MHz_31k25BPS_CFG1;
 8001d34:	230e      	movs	r3, #14
 8001d36:	18fb      	adds	r3, r7, r3
 8001d38:	2207      	movs	r2, #7
 8001d3a:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_8MHz_31k25BPS_CFG2;
 8001d3c:	230d      	movs	r3, #13
 8001d3e:	18fb      	adds	r3, r7, r3
 8001d40:	22a4      	movs	r2, #164	; 0xa4
 8001d42:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_8MHz_31k25BPS_CFG3;
 8001d44:	230c      	movs	r3, #12
 8001d46:	18fb      	adds	r3, r7, r3
 8001d48:	2204      	movs	r2, #4
 8001d4a:	701a      	strb	r2, [r3, #0]
                    break;
 8001d4c:	e086      	b.n	8001e5c <mcp2515_configRate+0x59c>

                case (CAN_40KBPS) :
                    cfg1 = MCP_8MHz_40kBPS_CFG1;
 8001d4e:	230e      	movs	r3, #14
 8001d50:	18fb      	adds	r3, r7, r3
 8001d52:	2203      	movs	r2, #3
 8001d54:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_8MHz_40kBPS_CFG2;
 8001d56:	230d      	movs	r3, #13
 8001d58:	18fb      	adds	r3, r7, r3
 8001d5a:	22bf      	movs	r2, #191	; 0xbf
 8001d5c:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_8MHz_40kBPS_CFG3;
 8001d5e:	230c      	movs	r3, #12
 8001d60:	18fb      	adds	r3, r7, r3
 8001d62:	2207      	movs	r2, #7
 8001d64:	701a      	strb	r2, [r3, #0]
                    break;
 8001d66:	e079      	b.n	8001e5c <mcp2515_configRate+0x59c>

                case (CAN_50KBPS) :
                    cfg1 = MCP_8MHz_50kBPS_CFG1;
 8001d68:	230e      	movs	r3, #14
 8001d6a:	18fb      	adds	r3, r7, r3
 8001d6c:	2203      	movs	r2, #3
 8001d6e:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_8MHz_50kBPS_CFG2;
 8001d70:	230d      	movs	r3, #13
 8001d72:	18fb      	adds	r3, r7, r3
 8001d74:	22b4      	movs	r2, #180	; 0xb4
 8001d76:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_8MHz_50kBPS_CFG3;
 8001d78:	230c      	movs	r3, #12
 8001d7a:	18fb      	adds	r3, r7, r3
 8001d7c:	2206      	movs	r2, #6
 8001d7e:	701a      	strb	r2, [r3, #0]
                    break;
 8001d80:	e06c      	b.n	8001e5c <mcp2515_configRate+0x59c>

                case (CAN_80KBPS) :
                    cfg1 = MCP_8MHz_80kBPS_CFG1;
 8001d82:	230e      	movs	r3, #14
 8001d84:	18fb      	adds	r3, r7, r3
 8001d86:	2201      	movs	r2, #1
 8001d88:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_8MHz_80kBPS_CFG2;
 8001d8a:	230d      	movs	r3, #13
 8001d8c:	18fb      	adds	r3, r7, r3
 8001d8e:	22bf      	movs	r2, #191	; 0xbf
 8001d90:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_8MHz_80kBPS_CFG3;
 8001d92:	230c      	movs	r3, #12
 8001d94:	18fb      	adds	r3, r7, r3
 8001d96:	2207      	movs	r2, #7
 8001d98:	701a      	strb	r2, [r3, #0]
                    break;
 8001d9a:	e05f      	b.n	8001e5c <mcp2515_configRate+0x59c>

                case (CAN_100KBPS) :
                    cfg1 = MCP_8MHz_100kBPS_CFG1;
 8001d9c:	230e      	movs	r3, #14
 8001d9e:	18fb      	adds	r3, r7, r3
 8001da0:	2201      	movs	r2, #1
 8001da2:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_8MHz_100kBPS_CFG2;
 8001da4:	230d      	movs	r3, #13
 8001da6:	18fb      	adds	r3, r7, r3
 8001da8:	22b4      	movs	r2, #180	; 0xb4
 8001daa:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_8MHz_100kBPS_CFG3;
 8001dac:	230c      	movs	r3, #12
 8001dae:	18fb      	adds	r3, r7, r3
 8001db0:	2206      	movs	r2, #6
 8001db2:	701a      	strb	r2, [r3, #0]
                    break;
 8001db4:	e052      	b.n	8001e5c <mcp2515_configRate+0x59c>

                case (CAN_125KBPS) :
                    cfg1 = MCP_8MHz_125kBPS_CFG1;
 8001db6:	230e      	movs	r3, #14
 8001db8:	18fb      	adds	r3, r7, r3
 8001dba:	2201      	movs	r2, #1
 8001dbc:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_8MHz_125kBPS_CFG2;
 8001dbe:	230d      	movs	r3, #13
 8001dc0:	18fb      	adds	r3, r7, r3
 8001dc2:	22b1      	movs	r2, #177	; 0xb1
 8001dc4:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_8MHz_125kBPS_CFG3;
 8001dc6:	230c      	movs	r3, #12
 8001dc8:	18fb      	adds	r3, r7, r3
 8001dca:	2205      	movs	r2, #5
 8001dcc:	701a      	strb	r2, [r3, #0]
                    break;
 8001dce:	e045      	b.n	8001e5c <mcp2515_configRate+0x59c>

                case (CAN_200KBPS) :
                    cfg1 = MCP_8MHz_200kBPS_CFG1;
 8001dd0:	230e      	movs	r3, #14
 8001dd2:	18fb      	adds	r3, r7, r3
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_8MHz_200kBPS_CFG2;
 8001dd8:	230d      	movs	r3, #13
 8001dda:	18fb      	adds	r3, r7, r3
 8001ddc:	22b4      	movs	r2, #180	; 0xb4
 8001dde:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_8MHz_200kBPS_CFG3;
 8001de0:	230c      	movs	r3, #12
 8001de2:	18fb      	adds	r3, r7, r3
 8001de4:	2206      	movs	r2, #6
 8001de6:	701a      	strb	r2, [r3, #0]
                    break;
 8001de8:	e038      	b.n	8001e5c <mcp2515_configRate+0x59c>

                case (CAN_250KBPS) :
                    cfg1 = MCP_8MHz_250kBPS_CFG1;
 8001dea:	230e      	movs	r3, #14
 8001dec:	18fb      	adds	r3, r7, r3
 8001dee:	2200      	movs	r2, #0
 8001df0:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_8MHz_250kBPS_CFG2;
 8001df2:	230d      	movs	r3, #13
 8001df4:	18fb      	adds	r3, r7, r3
 8001df6:	22b1      	movs	r2, #177	; 0xb1
 8001df8:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_8MHz_250kBPS_CFG3;
 8001dfa:	230c      	movs	r3, #12
 8001dfc:	18fb      	adds	r3, r7, r3
 8001dfe:	2205      	movs	r2, #5
 8001e00:	701a      	strb	r2, [r3, #0]
                    break;
 8001e02:	e02b      	b.n	8001e5c <mcp2515_configRate+0x59c>

                case (CAN_500KBPS) :
                    cfg1 = MCP_8MHz_500kBPS_CFG1;
 8001e04:	230e      	movs	r3, #14
 8001e06:	18fb      	adds	r3, r7, r3
 8001e08:	2200      	movs	r2, #0
 8001e0a:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_8MHz_500kBPS_CFG2;
 8001e0c:	230d      	movs	r3, #13
 8001e0e:	18fb      	adds	r3, r7, r3
 8001e10:	2290      	movs	r2, #144	; 0x90
 8001e12:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_8MHz_500kBPS_CFG3;
 8001e14:	230c      	movs	r3, #12
 8001e16:	18fb      	adds	r3, r7, r3
 8001e18:	2202      	movs	r2, #2
 8001e1a:	701a      	strb	r2, [r3, #0]
                    break;
 8001e1c:	e01e      	b.n	8001e5c <mcp2515_configRate+0x59c>

                case (CAN_800KBPS) :
                    cfg1 = MCP_8MHz_800kBPS_CFG1;
 8001e1e:	230e      	movs	r3, #14
 8001e20:	18fb      	adds	r3, r7, r3
 8001e22:	2200      	movs	r2, #0
 8001e24:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_8MHz_800kBPS_CFG2;
 8001e26:	230d      	movs	r3, #13
 8001e28:	18fb      	adds	r3, r7, r3
 8001e2a:	2280      	movs	r2, #128	; 0x80
 8001e2c:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_8MHz_800kBPS_CFG3;
 8001e2e:	230c      	movs	r3, #12
 8001e30:	18fb      	adds	r3, r7, r3
 8001e32:	2201      	movs	r2, #1
 8001e34:	701a      	strb	r2, [r3, #0]
                    break;
 8001e36:	e011      	b.n	8001e5c <mcp2515_configRate+0x59c>

                case (CAN_1000KBPS) :
                    cfg1 = MCP_8MHz_1000kBPS_CFG1;
 8001e38:	230e      	movs	r3, #14
 8001e3a:	18fb      	adds	r3, r7, r3
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	701a      	strb	r2, [r3, #0]
                    cfg2 = MCP_8MHz_1000kBPS_CFG2;
 8001e40:	230d      	movs	r3, #13
 8001e42:	18fb      	adds	r3, r7, r3
 8001e44:	2280      	movs	r2, #128	; 0x80
 8001e46:	701a      	strb	r2, [r3, #0]
                    cfg3 = MCP_8MHz_1000kBPS_CFG3;
 8001e48:	230c      	movs	r3, #12
 8001e4a:	18fb      	adds	r3, r7, r3
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]
                    break;
 8001e50:	e004      	b.n	8001e5c <mcp2515_configRate+0x59c>

                default:
                    set = 0;
 8001e52:	230f      	movs	r3, #15
 8001e54:	18fb      	adds	r3, r7, r3
 8001e56:	2200      	movs	r2, #0
 8001e58:	701a      	strb	r2, [r3, #0]
                    break;
 8001e5a:	46c0      	nop			; (mov r8, r8)
            }
            break;
 8001e5c:	e004      	b.n	8001e68 <mcp2515_configRate+0x5a8>

        default:
            set = 0;
 8001e5e:	230f      	movs	r3, #15
 8001e60:	18fb      	adds	r3, r7, r3
 8001e62:	2200      	movs	r2, #0
 8001e64:	701a      	strb	r2, [r3, #0]
            break;
 8001e66:	46c0      	nop			; (mov r8, r8)
    }

    if (set)
 8001e68:	230f      	movs	r3, #15
 8001e6a:	18fb      	adds	r3, r7, r3
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d019      	beq.n	8001ea6 <mcp2515_configRate+0x5e6>
	{
        mcp2515_setRegister(canCfg,MCP_CNF1, cfg1);
 8001e72:	230e      	movs	r3, #14
 8001e74:	18fb      	adds	r3, r7, r3
 8001e76:	781a      	ldrb	r2, [r3, #0]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	212a      	movs	r1, #42	; 0x2a
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	f7ff fbfa 	bl	8001676 <mcp2515_setRegister>
        mcp2515_setRegister(canCfg,MCP_CNF2, cfg2);
 8001e82:	230d      	movs	r3, #13
 8001e84:	18fb      	adds	r3, r7, r3
 8001e86:	781a      	ldrb	r2, [r3, #0]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2129      	movs	r1, #41	; 0x29
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	f7ff fbf2 	bl	8001676 <mcp2515_setRegister>
        mcp2515_setRegister(canCfg,MCP_CNF3, cfg3);
 8001e92:	230c      	movs	r3, #12
 8001e94:	18fb      	adds	r3, r7, r3
 8001e96:	781a      	ldrb	r2, [r3, #0]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2128      	movs	r1, #40	; 0x28
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	f7ff fbea 	bl	8001676 <mcp2515_setRegister>

        return MCP2515_OK;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	e000      	b.n	8001ea8 <mcp2515_configRate+0x5e8>
    }
	else
	{
        return MCP2515_FAIL;
 8001ea6:	2301      	movs	r3, #1
    }
}
 8001ea8:	0018      	movs	r0, r3
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	b004      	add	sp, #16
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	0800792c 	.word	0x0800792c

08001eb4 <mcp2515_initCANBuffers>:
/*********************************************************************************************************
** Function name:           mcp2515_initCANBuffers
** Descriptions:            init canbuffers
*********************************************************************************************************/
void mcp2515_initCANBuffers(CanbusConfig_t* canCfg)
{
 8001eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
    uint8_t i, a1, a2, a3;

    a1 = MCP_TXB0CTRL;
 8001ebc:	230e      	movs	r3, #14
 8001ebe:	18fb      	adds	r3, r7, r3
 8001ec0:	2230      	movs	r2, #48	; 0x30
 8001ec2:	701a      	strb	r2, [r3, #0]
    a2 = MCP_TXB1CTRL;
 8001ec4:	230d      	movs	r3, #13
 8001ec6:	18fb      	adds	r3, r7, r3
 8001ec8:	2240      	movs	r2, #64	; 0x40
 8001eca:	701a      	strb	r2, [r3, #0]
    a3 = MCP_TXB2CTRL;
 8001ecc:	230c      	movs	r3, #12
 8001ece:	18fb      	adds	r3, r7, r3
 8001ed0:	2250      	movs	r2, #80	; 0x50
 8001ed2:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 14; i++)
 8001ed4:	230f      	movs	r3, #15
 8001ed6:	18fb      	adds	r3, r7, r3
 8001ed8:	2200      	movs	r2, #0
 8001eda:	701a      	strb	r2, [r3, #0]
 8001edc:	e02c      	b.n	8001f38 <mcp2515_initCANBuffers+0x84>
		{                       // in-buffer loop
        mcp2515_setRegister(canCfg,a1,0);
 8001ede:	240e      	movs	r4, #14
 8001ee0:	193b      	adds	r3, r7, r4
 8001ee2:	7819      	ldrb	r1, [r3, #0]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	0018      	movs	r0, r3
 8001eea:	f7ff fbc4 	bl	8001676 <mcp2515_setRegister>
        mcp2515_setRegister(canCfg,a2,0);
 8001eee:	250d      	movs	r5, #13
 8001ef0:	197b      	adds	r3, r7, r5
 8001ef2:	7819      	ldrb	r1, [r3, #0]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	0018      	movs	r0, r3
 8001efa:	f7ff fbbc 	bl	8001676 <mcp2515_setRegister>
        mcp2515_setRegister(canCfg,a3,0);
 8001efe:	260c      	movs	r6, #12
 8001f00:	19bb      	adds	r3, r7, r6
 8001f02:	7819      	ldrb	r1, [r3, #0]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	0018      	movs	r0, r3
 8001f0a:	f7ff fbb4 	bl	8001676 <mcp2515_setRegister>
        a1++;
 8001f0e:	193b      	adds	r3, r7, r4
 8001f10:	781a      	ldrb	r2, [r3, #0]
 8001f12:	193b      	adds	r3, r7, r4
 8001f14:	3201      	adds	r2, #1
 8001f16:	701a      	strb	r2, [r3, #0]
        a2++;
 8001f18:	197b      	adds	r3, r7, r5
 8001f1a:	781a      	ldrb	r2, [r3, #0]
 8001f1c:	197b      	adds	r3, r7, r5
 8001f1e:	3201      	adds	r2, #1
 8001f20:	701a      	strb	r2, [r3, #0]
        a3++;
 8001f22:	19bb      	adds	r3, r7, r6
 8001f24:	781a      	ldrb	r2, [r3, #0]
 8001f26:	19bb      	adds	r3, r7, r6
 8001f28:	3201      	adds	r2, #1
 8001f2a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 14; i++)
 8001f2c:	210f      	movs	r1, #15
 8001f2e:	187b      	adds	r3, r7, r1
 8001f30:	781a      	ldrb	r2, [r3, #0]
 8001f32:	187b      	adds	r3, r7, r1
 8001f34:	3201      	adds	r2, #1
 8001f36:	701a      	strb	r2, [r3, #0]
 8001f38:	230f      	movs	r3, #15
 8001f3a:	18fb      	adds	r3, r7, r3
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	2b0d      	cmp	r3, #13
 8001f40:	d9cd      	bls.n	8001ede <mcp2515_initCANBuffers+0x2a>
    }
    mcp2515_setRegister(canCfg,MCP_RXB0CTRL,0);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	2160      	movs	r1, #96	; 0x60
 8001f48:	0018      	movs	r0, r3
 8001f4a:	f7ff fb94 	bl	8001676 <mcp2515_setRegister>
    mcp2515_setRegister(canCfg,MCP_RXB1CTRL,0);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	2170      	movs	r1, #112	; 0x70
 8001f54:	0018      	movs	r0, r3
 8001f56:	f7ff fb8e 	bl	8001676 <mcp2515_setRegister>
}
 8001f5a:	46c0      	nop			; (mov r8, r8)
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	b005      	add	sp, #20
 8001f60:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001f62 <mcp2515_init>:
/*********************************************************************************************************
** Function name:           mcp2515_init
** Descriptions:            init the device
*********************************************************************************************************/
uint8_t mcp2515_init(CanbusConfig_t* canCfg,const uint8_t canSpeed, const uint8_t clock)
 {
 8001f62:	b5b0      	push	{r4, r5, r7, lr}
 8001f64:	b084      	sub	sp, #16
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
 8001f6a:	0008      	movs	r0, r1
 8001f6c:	0011      	movs	r1, r2
 8001f6e:	1cfb      	adds	r3, r7, #3
 8001f70:	1c02      	adds	r2, r0, #0
 8001f72:	701a      	strb	r2, [r3, #0]
 8001f74:	1cbb      	adds	r3, r7, #2
 8001f76:	1c0a      	adds	r2, r1, #0
 8001f78:	701a      	strb	r2, [r3, #0]
    uint8_t res;

    mcp2515_reset(canCfg);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	0018      	movs	r0, r3
 8001f7e:	f7ff fb41 	bl	8001604 <mcp2515_reset>
    res = mcp2515_setCANCTRL_Mode(canCfg,MODE_CONFIG);
 8001f82:	250f      	movs	r5, #15
 8001f84:	197c      	adds	r4, r7, r5
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2180      	movs	r1, #128	; 0x80
 8001f8a:	0018      	movs	r0, r3
 8001f8c:	f7ff fc12 	bl	80017b4 <mcp2515_setCANCTRL_Mode>
 8001f90:	0003      	movs	r3, r0
 8001f92:	7023      	strb	r3, [r4, #0]

    if (res > 0)
 8001f94:	197b      	adds	r3, r7, r5
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d005      	beq.n	8001fa8 <mcp2515_init+0x46>
	{
        #if DEBUG_EN
        debugPrint("Enter setting mode fail\n");
        #else
        HW_DELAY(10);
 8001f9c:	200a      	movs	r0, #10
 8001f9e:	f000 ff5b 	bl	8002e58 <HAL_Delay>
        #endif
        return res;
 8001fa2:	197b      	adds	r3, r7, r5
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	e04a      	b.n	800203e <mcp2515_init+0xdc>
    }
    #if DEBUG_EN
    debugPrint("Enter setting mode success\n ");
    #else
    HW_DELAY(10);
 8001fa8:	200a      	movs	r0, #10
 8001faa:	f000 ff55 	bl	8002e58 <HAL_Delay>
    #endif

    // set boadrate
    if (mcp2515_configRate(canCfg,canSpeed, clock)) {
 8001fae:	1cbb      	adds	r3, r7, #2
 8001fb0:	781a      	ldrb	r2, [r3, #0]
 8001fb2:	1cfb      	adds	r3, r7, #3
 8001fb4:	7819      	ldrb	r1, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	0018      	movs	r0, r3
 8001fba:	f7ff fc81 	bl	80018c0 <mcp2515_configRate>
 8001fbe:	1e03      	subs	r3, r0, #0
 8001fc0:	d006      	beq.n	8001fd0 <mcp2515_init+0x6e>
        #if DEBUG_EN
    	debugPrint("set rate fall!!\n");
        #else
        HW_DELAY(10);
 8001fc2:	200a      	movs	r0, #10
 8001fc4:	f000 ff48 	bl	8002e58 <HAL_Delay>
        #endif
        return res;
 8001fc8:	230f      	movs	r3, #15
 8001fca:	18fb      	adds	r3, r7, r3
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	e036      	b.n	800203e <mcp2515_init+0xdc>
    }
    #if DEBUG_EN
    debugPrint("set rate success!!\n");
    #else
    HW_DELAY(10);
 8001fd0:	200a      	movs	r0, #10
 8001fd2:	f000 ff41 	bl	8002e58 <HAL_Delay>
    #endif

    if (res == MCP2515_OK) {
 8001fd6:	240f      	movs	r4, #15
 8001fd8:	193b      	adds	r3, r7, r4
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d12b      	bne.n	8002038 <mcp2515_init+0xd6>

        // init canbuffers
        mcp2515_initCANBuffers(canCfg);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	f7ff ff66 	bl	8001eb4 <mcp2515_initCANBuffers>

        // interrupt mode
        mcp2515_setRegister(canCfg,MCP_CANINTE, MCP_RX0IF | MCP_RX1IF);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2203      	movs	r2, #3
 8001fec:	212b      	movs	r1, #43	; 0x2b
 8001fee:	0018      	movs	r0, r3
 8001ff0:	f7ff fb41 	bl	8001676 <mcp2515_setRegister>
        mcp2515_modifyRegister(canCfg,MCP_RXB0CTRL,MCP_RXB_RX_MASK | MCP_RXB_BUKT_MASK,MCP_RXB_RX_ANY | MCP_RXB_BUKT_MASK);
        mcp2515_modifyRegister(canCfg,MCP_RXB1CTRL, MCP_RXB_RX_MASK, MCP_RXB_RX_ANY);
        #else


        mcp2515_modifyRegister(canCfg,MCP_RXB0CTRL,MCP_RXB_RX_MASK | MCP_RXB_BUKT_MASK,MCP_RXB_RX_STDEXT | MCP_RXB_BUKT_MASK);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	2304      	movs	r3, #4
 8001ff8:	2264      	movs	r2, #100	; 0x64
 8001ffa:	2160      	movs	r1, #96	; 0x60
 8001ffc:	f7ff fb61 	bl	80016c2 <mcp2515_modifyRegister>
        mcp2515_modifyRegister(canCfg,MCP_RXB1CTRL, MCP_RXB_RX_MASK, MCP_RXB_RX_STDEXT);
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	2300      	movs	r3, #0
 8002004:	2260      	movs	r2, #96	; 0x60
 8002006:	2170      	movs	r1, #112	; 0x70
 8002008:	f7ff fb5b 	bl	80016c2 <mcp2515_modifyRegister>
        #endif
        // enter normal mode
        res = setMode(canCfg,MODE_NORMAL);
 800200c:	0025      	movs	r5, r4
 800200e:	193c      	adds	r4, r7, r4
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2100      	movs	r1, #0
 8002014:	0018      	movs	r0, r3
 8002016:	f7ff fb9f 	bl	8001758 <setMode>
 800201a:	0003      	movs	r3, r0
 800201c:	7023      	strb	r3, [r4, #0]
        if (res)
 800201e:	197b      	adds	r3, r7, r5
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d005      	beq.n	8002032 <mcp2515_init+0xd0>
		{
            #if DEBUG_EN
            debugPrint("Enter Normal Mode Fail!!\n");
            #else
            HW_DELAY(10);
 8002026:	200a      	movs	r0, #10
 8002028:	f000 ff16 	bl	8002e58 <HAL_Delay>
            #endif
            return res;
 800202c:	197b      	adds	r3, r7, r5
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	e005      	b.n	800203e <mcp2515_init+0xdc>
        }

        #if DEBUG_EN
        debugPrint("Enter Normal Mode Success!!\n");
        #else
        HW_DELAY(10);
 8002032:	200a      	movs	r0, #10
 8002034:	f000 ff10 	bl	8002e58 <HAL_Delay>
        #endif
    }
    return res;
 8002038:	230f      	movs	r3, #15
 800203a:	18fb      	adds	r3, r7, r3
 800203c:	781b      	ldrb	r3, [r3, #0]
}
 800203e:	0018      	movs	r0, r3
 8002040:	46bd      	mov	sp, r7
 8002042:	b004      	add	sp, #16
 8002044:	bdb0      	pop	{r4, r5, r7, pc}

08002046 <mcp2515_id_to_buf>:
/*********************************************************************************************************
** Function name:           mcp2515_id_to_buf
** Descriptions:            configure tbufdata[4] from id and ext
*********************************************************************************************************/
void mcp2515_id_to_buf(const uint8_t ext, const unsigned long id, uint8_t* tbufdata)
 {
 8002046:	b580      	push	{r7, lr}
 8002048:	b086      	sub	sp, #24
 800204a:	af00      	add	r7, sp, #0
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
 8002050:	210f      	movs	r1, #15
 8002052:	187b      	adds	r3, r7, r1
 8002054:	1c02      	adds	r2, r0, #0
 8002056:	701a      	strb	r2, [r3, #0]
    uint16_t canid;

    canid = (uint16_t)(id & 0x0FFFF);
 8002058:	2016      	movs	r0, #22
 800205a:	183b      	adds	r3, r7, r0
 800205c:	68ba      	ldr	r2, [r7, #8]
 800205e:	801a      	strh	r2, [r3, #0]

    if (ext == 1)
 8002060:	187b      	adds	r3, r7, r1
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	2b01      	cmp	r3, #1
 8002066:	d13b      	bne.n	80020e0 <mcp2515_id_to_buf+0x9a>
	{
        tbufdata[MCP_EID0] = (uint8_t)(canid & 0xFF);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3303      	adds	r3, #3
 800206c:	183a      	adds	r2, r7, r0
 800206e:	8812      	ldrh	r2, [r2, #0]
 8002070:	b2d2      	uxtb	r2, r2
 8002072:	701a      	strb	r2, [r3, #0]
        tbufdata[MCP_EID8] = (uint8_t)(canid >> 8);
 8002074:	183b      	adds	r3, r7, r0
 8002076:	881b      	ldrh	r3, [r3, #0]
 8002078:	0a1b      	lsrs	r3, r3, #8
 800207a:	b29a      	uxth	r2, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	3302      	adds	r3, #2
 8002080:	b2d2      	uxtb	r2, r2
 8002082:	701a      	strb	r2, [r3, #0]
        canid = (uint16_t)(id >> 16);
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	0c1a      	lsrs	r2, r3, #16
 8002088:	183b      	adds	r3, r7, r0
 800208a:	801a      	strh	r2, [r3, #0]
        tbufdata[MCP_SIDL] = (uint8_t)(canid & 0x03);
 800208c:	183b      	adds	r3, r7, r0
 800208e:	881b      	ldrh	r3, [r3, #0]
 8002090:	b2da      	uxtb	r2, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	3301      	adds	r3, #1
 8002096:	2103      	movs	r1, #3
 8002098:	400a      	ands	r2, r1
 800209a:	b2d2      	uxtb	r2, r2
 800209c:	701a      	strb	r2, [r3, #0]
        tbufdata[MCP_SIDL] += (uint8_t)((canid & 0x1C) << 3);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	3301      	adds	r3, #1
 80020a2:	7819      	ldrb	r1, [r3, #0]
 80020a4:	183b      	adds	r3, r7, r0
 80020a6:	881b      	ldrh	r3, [r3, #0]
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	00db      	lsls	r3, r3, #3
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	221f      	movs	r2, #31
 80020b0:	4393      	bics	r3, r2
 80020b2:	b2da      	uxtb	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	3301      	adds	r3, #1
 80020b8:	188a      	adds	r2, r1, r2
 80020ba:	b2d2      	uxtb	r2, r2
 80020bc:	701a      	strb	r2, [r3, #0]
        tbufdata[MCP_SIDL] |= MCP_TXB_EXIDE_M;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	3301      	adds	r3, #1
 80020c2:	781a      	ldrb	r2, [r3, #0]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	3301      	adds	r3, #1
 80020c8:	2108      	movs	r1, #8
 80020ca:	430a      	orrs	r2, r1
 80020cc:	b2d2      	uxtb	r2, r2
 80020ce:	701a      	strb	r2, [r3, #0]
        tbufdata[MCP_SIDH] = (uint8_t)(canid >> 5);
 80020d0:	183b      	adds	r3, r7, r0
 80020d2:	881b      	ldrh	r3, [r3, #0]
 80020d4:	095b      	lsrs	r3, r3, #5
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	b2da      	uxtb	r2, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	701a      	strb	r2, [r3, #0]
        tbufdata[MCP_SIDH] = (uint8_t)(canid >> 3);
        tbufdata[MCP_SIDL] = (uint8_t)((canid & 0x07) << 5);
        tbufdata[MCP_EID0] = 0;
        tbufdata[MCP_EID8] = 0;
    }
}
 80020de:	e017      	b.n	8002110 <mcp2515_id_to_buf+0xca>
        tbufdata[MCP_SIDH] = (uint8_t)(canid >> 3);
 80020e0:	2116      	movs	r1, #22
 80020e2:	187b      	adds	r3, r7, r1
 80020e4:	881b      	ldrh	r3, [r3, #0]
 80020e6:	08db      	lsrs	r3, r3, #3
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	b2da      	uxtb	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	701a      	strb	r2, [r3, #0]
        tbufdata[MCP_SIDL] = (uint8_t)((canid & 0x07) << 5);
 80020f0:	187b      	adds	r3, r7, r1
 80020f2:	881b      	ldrh	r3, [r3, #0]
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	3301      	adds	r3, #1
 80020fa:	0152      	lsls	r2, r2, #5
 80020fc:	b2d2      	uxtb	r2, r2
 80020fe:	701a      	strb	r2, [r3, #0]
        tbufdata[MCP_EID0] = 0;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	3303      	adds	r3, #3
 8002104:	2200      	movs	r2, #0
 8002106:	701a      	strb	r2, [r3, #0]
        tbufdata[MCP_EID8] = 0;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	3302      	adds	r3, #2
 800210c:	2200      	movs	r2, #0
 800210e:	701a      	strb	r2, [r3, #0]
}
 8002110:	46c0      	nop			; (mov r8, r8)
 8002112:	46bd      	mov	sp, r7
 8002114:	b006      	add	sp, #24
 8002116:	bd80      	pop	{r7, pc}

08002118 <mcp2515_write_canMsg>:
** Function name:           mcp2515_write_canMsg
** Descriptions:            write msg
**                          Note! There is no check for right address!
*********************************************************************************************************/
void mcp2515_write_canMsg(CanbusConfig_t* canCfg,const uint8_t buffer_sidh_addr, unsigned long id, uint8_t ext, uint8_t rtrBit, uint8_t len,volatile const uint8_t* buf)
{
 8002118:	b5b0      	push	{r4, r5, r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	0008      	movs	r0, r1
 8002122:	607a      	str	r2, [r7, #4]
 8002124:	0019      	movs	r1, r3
 8002126:	250b      	movs	r5, #11
 8002128:	197b      	adds	r3, r7, r5
 800212a:	1c02      	adds	r2, r0, #0
 800212c:	701a      	strb	r2, [r3, #0]
 800212e:	230a      	movs	r3, #10
 8002130:	18fb      	adds	r3, r7, r3
 8002132:	1c0a      	adds	r2, r1, #0
 8002134:	701a      	strb	r2, [r3, #0]
    uint8_t load_addr = txSidhToTxLoad(buffer_sidh_addr);
 8002136:	2316      	movs	r3, #22
 8002138:	18fc      	adds	r4, r7, r3
 800213a:	197b      	adds	r3, r7, r5
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	0018      	movs	r0, r3
 8002140:	f7ff fa0f 	bl	8001562 <txSidhToTxLoad>
 8002144:	0003      	movs	r3, r0
 8002146:	7023      	strb	r3, [r4, #0]

    uint8_t tbufdata[4];
    uint8_t dlc = len | (rtrBit ? MCP_RTR_MASK : 0) ;
 8002148:	2328      	movs	r3, #40	; 0x28
 800214a:	18fb      	adds	r3, r7, r3
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <mcp2515_write_canMsg+0x3e>
 8002152:	2340      	movs	r3, #64	; 0x40
 8002154:	e000      	b.n	8002158 <mcp2515_write_canMsg+0x40>
 8002156:	2300      	movs	r3, #0
 8002158:	212c      	movs	r1, #44	; 0x2c
 800215a:	187a      	adds	r2, r7, r1
 800215c:	7812      	ldrb	r2, [r2, #0]
 800215e:	b252      	sxtb	r2, r2
 8002160:	4313      	orrs	r3, r2
 8002162:	b25a      	sxtb	r2, r3
 8002164:	2315      	movs	r3, #21
 8002166:	18fb      	adds	r3, r7, r3
 8002168:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    ///////////////////////////////////////
    if(rtrBit == 1){	//RTR LEN UPDATE
 800216a:	2328      	movs	r3, #40	; 0x28
 800216c:	18fb      	adds	r3, r7, r3
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b01      	cmp	r3, #1
 8002172:	d102      	bne.n	800217a <mcp2515_write_canMsg+0x62>
    len = 0;
 8002174:	187b      	adds	r3, r7, r1
 8002176:	2200      	movs	r2, #0
 8002178:	701a      	strb	r2, [r3, #0]
    }
    ///////////////////////////////////////

    mcp2515_id_to_buf(ext, id, tbufdata);
 800217a:	2310      	movs	r3, #16
 800217c:	18fa      	adds	r2, r7, r3
 800217e:	6879      	ldr	r1, [r7, #4]
 8002180:	230a      	movs	r3, #10
 8002182:	18fb      	adds	r3, r7, r3
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	0018      	movs	r0, r3
 8002188:	f7ff ff5d 	bl	8002046 <mcp2515_id_to_buf>

    canCfg->ChipSelectFp();
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	695b      	ldr	r3, [r3, #20]
 8002190:	4798      	blx	r3
    canCfg->SPIReadWriteFp(load_addr);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	2216      	movs	r2, #22
 8002198:	18ba      	adds	r2, r7, r2
 800219a:	7812      	ldrb	r2, [r2, #0]
 800219c:	0010      	movs	r0, r2
 800219e:	4798      	blx	r3

    for (i = 0; i < 4; i++)
 80021a0:	2317      	movs	r3, #23
 80021a2:	18fb      	adds	r3, r7, r3
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]
 80021a8:	e00e      	b.n	80021c8 <mcp2515_write_canMsg+0xb0>
	{
         canCfg->SPIWriteFp(tbufdata[i]);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	6a1b      	ldr	r3, [r3, #32]
 80021ae:	2417      	movs	r4, #23
 80021b0:	193a      	adds	r2, r7, r4
 80021b2:	7812      	ldrb	r2, [r2, #0]
 80021b4:	2110      	movs	r1, #16
 80021b6:	1879      	adds	r1, r7, r1
 80021b8:	5c8a      	ldrb	r2, [r1, r2]
 80021ba:	0010      	movs	r0, r2
 80021bc:	4798      	blx	r3
    for (i = 0; i < 4; i++)
 80021be:	193b      	adds	r3, r7, r4
 80021c0:	781a      	ldrb	r2, [r3, #0]
 80021c2:	193b      	adds	r3, r7, r4
 80021c4:	3201      	adds	r2, #1
 80021c6:	701a      	strb	r2, [r3, #0]
 80021c8:	2417      	movs	r4, #23
 80021ca:	193b      	adds	r3, r7, r4
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	2b03      	cmp	r3, #3
 80021d0:	d9eb      	bls.n	80021aa <mcp2515_write_canMsg+0x92>
    }

	canCfg->SPIWriteFp(dlc);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	6a1b      	ldr	r3, [r3, #32]
 80021d6:	2215      	movs	r2, #21
 80021d8:	18ba      	adds	r2, r7, r2
 80021da:	7812      	ldrb	r2, [r2, #0]
 80021dc:	0010      	movs	r0, r2
 80021de:	4798      	blx	r3

    for (i = 0; i < len && i < CAN_MSG_MAX_DATA_LENGTH; i++)
 80021e0:	193b      	adds	r3, r7, r4
 80021e2:	2200      	movs	r2, #0
 80021e4:	701a      	strb	r2, [r3, #0]
 80021e6:	e00f      	b.n	8002208 <mcp2515_write_canMsg+0xf0>
	{
        canCfg->SPIWriteFp(buf[i]);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	6a1b      	ldr	r3, [r3, #32]
 80021ec:	2417      	movs	r4, #23
 80021ee:	193a      	adds	r2, r7, r4
 80021f0:	7812      	ldrb	r2, [r2, #0]
 80021f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80021f4:	188a      	adds	r2, r1, r2
 80021f6:	7812      	ldrb	r2, [r2, #0]
 80021f8:	b2d2      	uxtb	r2, r2
 80021fa:	0010      	movs	r0, r2
 80021fc:	4798      	blx	r3
    for (i = 0; i < len && i < CAN_MSG_MAX_DATA_LENGTH; i++)
 80021fe:	193b      	adds	r3, r7, r4
 8002200:	781a      	ldrb	r2, [r3, #0]
 8002202:	193b      	adds	r3, r7, r4
 8002204:	3201      	adds	r2, #1
 8002206:	701a      	strb	r2, [r3, #0]
 8002208:	2117      	movs	r1, #23
 800220a:	187a      	adds	r2, r7, r1
 800220c:	232c      	movs	r3, #44	; 0x2c
 800220e:	18fb      	adds	r3, r7, r3
 8002210:	7812      	ldrb	r2, [r2, #0]
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	429a      	cmp	r2, r3
 8002216:	d203      	bcs.n	8002220 <mcp2515_write_canMsg+0x108>
 8002218:	187b      	adds	r3, r7, r1
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	2b07      	cmp	r3, #7
 800221e:	d9e3      	bls.n	80021e8 <mcp2515_write_canMsg+0xd0>
    }

    canCfg->ChipUnSelectFp();
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	4798      	blx	r3

    mcp2515_start_transmit(canCfg,buffer_sidh_addr);
 8002226:	230b      	movs	r3, #11
 8002228:	18fb      	adds	r3, r7, r3
 800222a:	781a      	ldrb	r2, [r3, #0]
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	0011      	movs	r1, r2
 8002230:	0018      	movs	r0, r3
 8002232:	f000 f8a4 	bl	800237e <mcp2515_start_transmit>
}
 8002236:	46c0      	nop			; (mov r8, r8)
 8002238:	46bd      	mov	sp, r7
 800223a:	b006      	add	sp, #24
 800223c:	bdb0      	pop	{r4, r5, r7, pc}

0800223e <mcp2515_read_canMsg>:
/*********************************************************************************************************
** Function name:           mcp2515_read_canMsg
** Descriptions:            read message
*********************************************************************************************************/
void mcp2515_read_canMsg(CanbusConfig_t* canCfg,const uint8_t buffer_load_addr, volatile unsigned long* id, volatile uint8_t* ext,volatile uint8_t* rtrBit, volatile uint8_t* len, volatile uint8_t* buf)
 {      /* read can msg                 */
 800223e:	b5b0      	push	{r4, r5, r7, lr}
 8002240:	b086      	sub	sp, #24
 8002242:	af00      	add	r7, sp, #0
 8002244:	60f8      	str	r0, [r7, #12]
 8002246:	607a      	str	r2, [r7, #4]
 8002248:	603b      	str	r3, [r7, #0]
 800224a:	240b      	movs	r4, #11
 800224c:	193b      	adds	r3, r7, r4
 800224e:	1c0a      	adds	r2, r1, #0
 8002250:	701a      	strb	r2, [r3, #0]
    uint8_t tbufdata[4];
    uint8_t i;

    canCfg->ChipSelectFp();
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	695b      	ldr	r3, [r3, #20]
 8002256:	4798      	blx	r3
    canCfg->SPIReadWriteFp(buffer_load_addr);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	69db      	ldr	r3, [r3, #28]
 800225c:	193a      	adds	r2, r7, r4
 800225e:	7812      	ldrb	r2, [r2, #0]
 8002260:	0010      	movs	r0, r2
 8002262:	4798      	blx	r3
    // mcp2515 has auto-increment of address-pointer
    for (i = 0; i < 4; i++)
 8002264:	2317      	movs	r3, #23
 8002266:	18fb      	adds	r3, r7, r3
 8002268:	2200      	movs	r2, #0
 800226a:	701a      	strb	r2, [r3, #0]
 800226c:	e00f      	b.n	800228e <mcp2515_read_canMsg+0x50>
	{
        tbufdata[i] = canCfg->SPIReadFp();
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002272:	2517      	movs	r5, #23
 8002274:	197a      	adds	r2, r7, r5
 8002276:	7814      	ldrb	r4, [r2, #0]
 8002278:	4798      	blx	r3
 800227a:	0003      	movs	r3, r0
 800227c:	001a      	movs	r2, r3
 800227e:	2310      	movs	r3, #16
 8002280:	18fb      	adds	r3, r7, r3
 8002282:	551a      	strb	r2, [r3, r4]
    for (i = 0; i < 4; i++)
 8002284:	197b      	adds	r3, r7, r5
 8002286:	781a      	ldrb	r2, [r3, #0]
 8002288:	197b      	adds	r3, r7, r5
 800228a:	3201      	adds	r2, #1
 800228c:	701a      	strb	r2, [r3, #0]
 800228e:	2317      	movs	r3, #23
 8002290:	18fb      	adds	r3, r7, r3
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	2b03      	cmp	r3, #3
 8002296:	d9ea      	bls.n	800226e <mcp2515_read_canMsg+0x30>
    }


    *id = (tbufdata[MCP_SIDH] << 3) + (tbufdata[MCP_SIDL] >> 5);
 8002298:	2110      	movs	r1, #16
 800229a:	187b      	adds	r3, r7, r1
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	00db      	lsls	r3, r3, #3
 80022a0:	187a      	adds	r2, r7, r1
 80022a2:	7852      	ldrb	r2, [r2, #1]
 80022a4:	0952      	lsrs	r2, r2, #5
 80022a6:	b2d2      	uxtb	r2, r2
 80022a8:	189b      	adds	r3, r3, r2
 80022aa:	001a      	movs	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	601a      	str	r2, [r3, #0]
    *ext = 0;
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	2200      	movs	r2, #0
 80022b4:	701a      	strb	r2, [r3, #0]
    if ((tbufdata[MCP_SIDL] & MCP_TXB_EXIDE_M) ==  MCP_TXB_EXIDE_M)
 80022b6:	187b      	adds	r3, r7, r1
 80022b8:	785b      	ldrb	r3, [r3, #1]
 80022ba:	001a      	movs	r2, r3
 80022bc:	2308      	movs	r3, #8
 80022be:	4013      	ands	r3, r2
 80022c0:	d01e      	beq.n	8002300 <mcp2515_read_canMsg+0xc2>
	{
        /* extended id                  */
        *id = (*id << 2) + (tbufdata[MCP_SIDL] & 0x03);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	009a      	lsls	r2, r3, #2
 80022c8:	0008      	movs	r0, r1
 80022ca:	187b      	adds	r3, r7, r1
 80022cc:	785b      	ldrb	r3, [r3, #1]
 80022ce:	0019      	movs	r1, r3
 80022d0:	2303      	movs	r3, #3
 80022d2:	400b      	ands	r3, r1
 80022d4:	18d2      	adds	r2, r2, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	601a      	str	r2, [r3, #0]
        *id = (*id << 8) + tbufdata[MCP_EID8];
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	021b      	lsls	r3, r3, #8
 80022e0:	183a      	adds	r2, r7, r0
 80022e2:	7892      	ldrb	r2, [r2, #2]
 80022e4:	189a      	adds	r2, r3, r2
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	601a      	str	r2, [r3, #0]
        *id = (*id << 8) + tbufdata[MCP_EID0];
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	021b      	lsls	r3, r3, #8
 80022f0:	183a      	adds	r2, r7, r0
 80022f2:	78d2      	ldrb	r2, [r2, #3]
 80022f4:	189a      	adds	r2, r3, r2
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	601a      	str	r2, [r3, #0]
        *ext = 1;
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	2201      	movs	r2, #1
 80022fe:	701a      	strb	r2, [r3, #0]
    }

    uint8_t pMsgSize = canCfg->SPIReadFp();
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002304:	2516      	movs	r5, #22
 8002306:	197c      	adds	r4, r7, r5
 8002308:	4798      	blx	r3
 800230a:	0003      	movs	r3, r0
 800230c:	7023      	strb	r3, [r4, #0]

    *len = pMsgSize & MCP_DLC_MASK;
 800230e:	0029      	movs	r1, r5
 8002310:	187b      	adds	r3, r7, r1
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	220f      	movs	r2, #15
 8002316:	4013      	ands	r3, r2
 8002318:	b2da      	uxtb	r2, r3
 800231a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800231c:	701a      	strb	r2, [r3, #0]

    *rtrBit = (pMsgSize & MCP_RTR_MASK) ? 1 : 0;
 800231e:	187b      	adds	r3, r7, r1
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	119b      	asrs	r3, r3, #6
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2201      	movs	r2, #1
 8002328:	4013      	ands	r3, r2
 800232a:	b2da      	uxtb	r2, r3
 800232c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800232e:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < *len && i < CAN_MSG_MAX_DATA_LENGTH; i++)
 8002330:	2317      	movs	r3, #23
 8002332:	18fb      	adds	r3, r7, r3
 8002334:	2200      	movs	r2, #0
 8002336:	701a      	strb	r2, [r3, #0]
 8002338:	e00e      	b.n	8002358 <mcp2515_read_canMsg+0x11a>
	{
        buf[i] = canCfg->SPIReadFp();
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233e:	2517      	movs	r5, #23
 8002340:	197a      	adds	r2, r7, r5
 8002342:	7812      	ldrb	r2, [r2, #0]
 8002344:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002346:	188c      	adds	r4, r1, r2
 8002348:	4798      	blx	r3
 800234a:	0003      	movs	r3, r0
 800234c:	7023      	strb	r3, [r4, #0]
    for (i = 0; i < *len && i < CAN_MSG_MAX_DATA_LENGTH; i++)
 800234e:	197b      	adds	r3, r7, r5
 8002350:	781a      	ldrb	r2, [r3, #0]
 8002352:	197b      	adds	r3, r7, r5
 8002354:	3201      	adds	r2, #1
 8002356:	701a      	strb	r2, [r3, #0]
 8002358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2117      	movs	r1, #23
 8002360:	187a      	adds	r2, r7, r1
 8002362:	7812      	ldrb	r2, [r2, #0]
 8002364:	429a      	cmp	r2, r3
 8002366:	d203      	bcs.n	8002370 <mcp2515_read_canMsg+0x132>
 8002368:	187b      	adds	r3, r7, r1
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	2b07      	cmp	r3, #7
 800236e:	d9e4      	bls.n	800233a <mcp2515_read_canMsg+0xfc>
    }

    canCfg->ChipUnSelectFp();
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	4798      	blx	r3
}
 8002376:	46c0      	nop			; (mov r8, r8)
 8002378:	46bd      	mov	sp, r7
 800237a:	b006      	add	sp, #24
 800237c:	bdb0      	pop	{r4, r5, r7, pc}

0800237e <mcp2515_start_transmit>:
/*********************************************************************************************************
** Function name:           mcp2515_start_transmit
** Descriptions:            Start message transmit on mcp2515
*********************************************************************************************************/
void mcp2515_start_transmit(CanbusConfig_t* canCfg,const uint8_t mcp_addr)
 {            // start transmit
 800237e:	b590      	push	{r4, r7, lr}
 8002380:	b083      	sub	sp, #12
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
 8002386:	000a      	movs	r2, r1
 8002388:	1cfb      	adds	r3, r7, #3
 800238a:	701a      	strb	r2, [r3, #0]
    canCfg->ChipSelectFp();
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	695b      	ldr	r3, [r3, #20]
 8002390:	4798      	blx	r3
    canCfg->SPIReadWriteFp(txSidhToRTS(mcp_addr));
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	69dc      	ldr	r4, [r3, #28]
 8002396:	1cfb      	adds	r3, r7, #3
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	0018      	movs	r0, r3
 800239c:	f7ff f8c6 	bl	800152c <txSidhToRTS>
 80023a0:	0003      	movs	r3, r0
 80023a2:	0018      	movs	r0, r3
 80023a4:	47a0      	blx	r4
    canCfg->ChipUnSelectFp();
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	699b      	ldr	r3, [r3, #24]
 80023aa:	4798      	blx	r3
}
 80023ac:	46c0      	nop			; (mov r8, r8)
 80023ae:	46bd      	mov	sp, r7
 80023b0:	b003      	add	sp, #12
 80023b2:	bd90      	pop	{r4, r7, pc}

080023b4 <mcp2515_getNextFreeTXBuf>:
/*********************************************************************************************************
** Function name:           mcp2515_getNextFreeTXBuf
** Descriptions:            finds next free tx buffer for sending. Return MCP_ALLTXBUSY, if there is none.
*********************************************************************************************************/
uint8_t mcp2515_getNextFreeTXBuf(CanbusConfig_t* canCfg,uint8_t* txbuf_n)
{               // get Next free txbuf
 80023b4:	b590      	push	{r4, r7, lr}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
    uint8_t status = mcp2515_readStatus(canCfg) & MCP_STAT_TX_PENDING_MASK;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	0018      	movs	r0, r3
 80023c2:	f7ff f9ae 	bl	8001722 <mcp2515_readStatus>
 80023c6:	0003      	movs	r3, r0
 80023c8:	0019      	movs	r1, r3
 80023ca:	200e      	movs	r0, #14
 80023cc:	183b      	adds	r3, r7, r0
 80023ce:	2254      	movs	r2, #84	; 0x54
 80023d0:	400a      	ands	r2, r1
 80023d2:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    *txbuf_n = 0x00;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	2200      	movs	r2, #0
 80023d8:	701a      	strb	r2, [r3, #0]

    if (status == MCP_STAT_TX_PENDING_MASK)
 80023da:	183b      	adds	r3, r7, r0
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	2b54      	cmp	r3, #84	; 0x54
 80023e0:	d101      	bne.n	80023e6 <mcp2515_getNextFreeTXBuf+0x32>
	{
        return MCP_ALLTXBUSY;    // All buffers are pending
 80023e2:	2302      	movs	r3, #2
 80023e4:	e03c      	b.n	8002460 <mcp2515_getNextFreeTXBuf+0xac>
    }

    // check all 3 TX-Buffers except reserved
    for (i = 0; i < MCP_N_TXBUFFERS - canCfg->nReservedTx; i++)
 80023e6:	230f      	movs	r3, #15
 80023e8:	18fb      	adds	r3, r7, r3
 80023ea:	2200      	movs	r2, #0
 80023ec:	701a      	strb	r2, [r3, #0]
 80023ee:	e02c      	b.n	800244a <mcp2515_getNextFreeTXBuf+0x96>
	{
        if ((status & txStatusPendingFlag(i)) == 0)
 80023f0:	240f      	movs	r4, #15
 80023f2:	193b      	adds	r3, r7, r4
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	0018      	movs	r0, r3
 80023f8:	f7ff f8e9 	bl	80015ce <txStatusPendingFlag>
 80023fc:	0003      	movs	r3, r0
 80023fe:	001a      	movs	r2, r3
 8002400:	230e      	movs	r3, #14
 8002402:	18fb      	adds	r3, r7, r3
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	4013      	ands	r3, r2
 8002408:	b2db      	uxtb	r3, r3
 800240a:	2b00      	cmp	r3, #0
 800240c:	d117      	bne.n	800243e <mcp2515_getNextFreeTXBuf+0x8a>
		{
            *txbuf_n = txCtrlReg(i) + 1;                                   // return SIDH-address of Buffer
 800240e:	193b      	adds	r3, r7, r4
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	0018      	movs	r0, r3
 8002414:	f7ff f86f 	bl	80014f6 <txCtrlReg>
 8002418:	0003      	movs	r3, r0
 800241a:	3301      	adds	r3, #1
 800241c:	b2da      	uxtb	r2, r3
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	701a      	strb	r2, [r3, #0]
            mcp2515_modifyRegister(canCfg,MCP_CANINTF, txIfFlag(i), 0);
 8002422:	193b      	adds	r3, r7, r4
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	0018      	movs	r0, r3
 8002428:	f7ff f8b6 	bl	8001598 <txIfFlag>
 800242c:	0003      	movs	r3, r0
 800242e:	001a      	movs	r2, r3
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	2300      	movs	r3, #0
 8002434:	212c      	movs	r1, #44	; 0x2c
 8002436:	f7ff f944 	bl	80016c2 <mcp2515_modifyRegister>
            return MCP2515_OK;                                                 // ! function exit
 800243a:	2300      	movs	r3, #0
 800243c:	e010      	b.n	8002460 <mcp2515_getNextFreeTXBuf+0xac>
    for (i = 0; i < MCP_N_TXBUFFERS - canCfg->nReservedTx; i++)
 800243e:	210f      	movs	r1, #15
 8002440:	187b      	adds	r3, r7, r1
 8002442:	781a      	ldrb	r2, [r3, #0]
 8002444:	187b      	adds	r3, r7, r1
 8002446:	3201      	adds	r2, #1
 8002448:	701a      	strb	r2, [r3, #0]
 800244a:	230f      	movs	r3, #15
 800244c:	18fb      	adds	r3, r7, r3
 800244e:	781a      	ldrb	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	7cdb      	ldrb	r3, [r3, #19]
 8002454:	0019      	movs	r1, r3
 8002456:	2303      	movs	r3, #3
 8002458:	1a5b      	subs	r3, r3, r1
 800245a:	429a      	cmp	r2, r3
 800245c:	dbc8      	blt.n	80023f0 <mcp2515_getNextFreeTXBuf+0x3c>
        }
    }
    return MCP_ALLTXBUSY;
 800245e:	2302      	movs	r3, #2
}
 8002460:	0018      	movs	r0, r3
 8002462:	46bd      	mov	sp, r7
 8002464:	b005      	add	sp, #20
 8002466:	bd90      	pop	{r4, r7, pc}

08002468 <begin>:
/*********************************************************************************************************
** Function name:           begin
** Descriptions:            init can and set speed
*********************************************************************************************************/
uint8_t begin(CanbusConfig_t* canCfg,uint32_t speedset, const uint8_t clockset)
{
 8002468:	b5b0      	push	{r4, r5, r7, lr}
 800246a:	b086      	sub	sp, #24
 800246c:	af00      	add	r7, sp, #0
 800246e:	60f8      	str	r0, [r7, #12]
 8002470:	60b9      	str	r1, [r7, #8]
 8002472:	1dfb      	adds	r3, r7, #7
 8002474:	701a      	strb	r2, [r3, #0]

    uint8_t res = mcp2515_init(canCfg,(uint8_t)speedset, clockset);
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	b2d9      	uxtb	r1, r3
 800247a:	2517      	movs	r5, #23
 800247c:	197c      	adds	r4, r7, r5
 800247e:	1dfb      	adds	r3, r7, #7
 8002480:	781a      	ldrb	r2, [r3, #0]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	0018      	movs	r0, r3
 8002486:	f7ff fd6c 	bl	8001f62 <mcp2515_init>
 800248a:	0003      	movs	r3, r0
 800248c:	7023      	strb	r3, [r4, #0]

    return ((res == MCP2515_OK) ? CAN_OK : CAN_FAILINIT);
 800248e:	197b      	adds	r3, r7, r5
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	1e5a      	subs	r2, r3, #1
 8002494:	4193      	sbcs	r3, r2
 8002496:	b2db      	uxtb	r3, r3
}
 8002498:	0018      	movs	r0, r3
 800249a:	46bd      	mov	sp, r7
 800249c:	b006      	add	sp, #24
 800249e:	bdb0      	pop	{r4, r5, r7, pc}

080024a0 <sendMsgBuffer>:
** Function name:           sendMsgBuf
** Descriptions:            Send message by using buffer read as free from CANINTF status
**                          Status has to be read with readRxTxStatus and filtered with checkClearTxStatus
*********************************************************************************************************/
uint8_t sendMsgBuffer(CanbusConfig_t* canCfg,unsigned long id, uint8_t ext,uint8_t rtr, uint8_t len,  uint8_t* buf)
{
 80024a0:	b590      	push	{r4, r7, lr}
 80024a2:	b089      	sub	sp, #36	; 0x24
 80024a4:	af04      	add	r7, sp, #16
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	0019      	movs	r1, r3
 80024ac:	1dfb      	adds	r3, r7, #7
 80024ae:	701a      	strb	r2, [r3, #0]
 80024b0:	1dbb      	adds	r3, r7, #6
 80024b2:	1c0a      	adds	r2, r1, #0
 80024b4:	701a      	strb	r2, [r3, #0]
	return sendMsg(canCfg,id,ext,rtr,len,buf,true);
 80024b6:	1dbb      	adds	r3, r7, #6
 80024b8:	781c      	ldrb	r4, [r3, #0]
 80024ba:	1dfb      	adds	r3, r7, #7
 80024bc:	781a      	ldrb	r2, [r3, #0]
 80024be:	68b9      	ldr	r1, [r7, #8]
 80024c0:	68f8      	ldr	r0, [r7, #12]
 80024c2:	2301      	movs	r3, #1
 80024c4:	9302      	str	r3, [sp, #8]
 80024c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c8:	9301      	str	r3, [sp, #4]
 80024ca:	2320      	movs	r3, #32
 80024cc:	18fb      	adds	r3, r7, r3
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	9300      	str	r3, [sp, #0]
 80024d2:	0023      	movs	r3, r4
 80024d4:	f000 f805 	bl	80024e2 <sendMsg>
 80024d8:	0003      	movs	r3, r0
}
 80024da:	0018      	movs	r0, r3
 80024dc:	46bd      	mov	sp, r7
 80024de:	b005      	add	sp, #20
 80024e0:	bd90      	pop	{r4, r7, pc}

080024e2 <sendMsg>:
/*********************************************************************************************************
** Function name:           sendMsg
** Descriptions:            send message
*********************************************************************************************************/
uint8_t sendMsg(CanbusConfig_t* canCfg,unsigned long id, uint8_t ext, uint8_t rtrBit, uint8_t len, const uint8_t* buf, int8_t wait_sent)
{
 80024e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024e4:	b08b      	sub	sp, #44	; 0x2c
 80024e6:	af04      	add	r7, sp, #16
 80024e8:	60f8      	str	r0, [r7, #12]
 80024ea:	60b9      	str	r1, [r7, #8]
 80024ec:	0019      	movs	r1, r3
 80024ee:	1dfb      	adds	r3, r7, #7
 80024f0:	701a      	strb	r2, [r3, #0]
 80024f2:	1dbb      	adds	r3, r7, #6
 80024f4:	1c0a      	adds	r2, r1, #0
 80024f6:	701a      	strb	r2, [r3, #0]
    uint8_t res, res1, txbuf_n;
    uint16_t uiTimeOut = 0;
 80024f8:	2316      	movs	r3, #22
 80024fa:	18fb      	adds	r3, r7, r3
 80024fc:	2200      	movs	r2, #0
 80024fe:	801a      	strh	r2, [r3, #0]

    canCfg->can_id  = id;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	68ba      	ldr	r2, [r7, #8]
 8002504:	605a      	str	r2, [r3, #4]
    canCfg->ext_flg = ext;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	1dfa      	adds	r2, r7, #7
 800250a:	7812      	ldrb	r2, [r2, #0]
 800250c:	701a      	strb	r2, [r3, #0]
    canCfg->rtr     = rtrBit;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	1dba      	adds	r2, r7, #6
 8002512:	7812      	ldrb	r2, [r2, #0]
 8002514:	721a      	strb	r2, [r3, #8]

    do
    {
        if (uiTimeOut > 0)
 8002516:	2316      	movs	r3, #22
 8002518:	18fb      	adds	r3, r7, r3
 800251a:	881b      	ldrh	r3, [r3, #0]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d002      	beq.n	8002526 <sendMsg+0x44>
		{
            HW_DELAYMICROSECS(10);//
 8002520:	200a      	movs	r0, #10
 8002522:	f000 f99b 	bl	800285c <delayMicroseconds>
        }
        res = mcp2515_getNextFreeTXBuf(canCfg,&txbuf_n);                       // info = addr.
 8002526:	2515      	movs	r5, #21
 8002528:	197c      	adds	r4, r7, r5
 800252a:	2313      	movs	r3, #19
 800252c:	18fa      	adds	r2, r7, r3
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	0011      	movs	r1, r2
 8002532:	0018      	movs	r0, r3
 8002534:	f7ff ff3e 	bl	80023b4 <mcp2515_getNextFreeTXBuf>
 8002538:	0003      	movs	r3, r0
 800253a:	7023      	strb	r3, [r4, #0]
        uiTimeOut++;
 800253c:	2116      	movs	r1, #22
 800253e:	187b      	adds	r3, r7, r1
 8002540:	881a      	ldrh	r2, [r3, #0]
 8002542:	187b      	adds	r3, r7, r1
 8002544:	3201      	adds	r2, #1
 8002546:	801a      	strh	r2, [r3, #0]
    } while (res == MCP_ALLTXBUSY && (uiTimeOut < TIMEOUTVALUE));
 8002548:	197b      	adds	r3, r7, r5
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	2b02      	cmp	r3, #2
 800254e:	d103      	bne.n	8002558 <sendMsg+0x76>
 8002550:	187b      	adds	r3, r7, r1
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	2b31      	cmp	r3, #49	; 0x31
 8002556:	d9de      	bls.n	8002516 <sendMsg+0x34>

    if (uiTimeOut == TIMEOUTVALUE)
 8002558:	2316      	movs	r3, #22
 800255a:	18fb      	adds	r3, r7, r3
 800255c:	881b      	ldrh	r3, [r3, #0]
 800255e:	2b32      	cmp	r3, #50	; 0x32
 8002560:	d101      	bne.n	8002566 <sendMsg+0x84>
    {
        return CAN_GETTXBFTIMEOUT;                                      // get tx buff time out
 8002562:	2306      	movs	r3, #6
 8002564:	e052      	b.n	800260c <sendMsg+0x12a>
    }
    mcp2515_write_canMsg(canCfg,txbuf_n, id, ext, rtrBit, len, buf);
 8002566:	2313      	movs	r3, #19
 8002568:	18fb      	adds	r3, r7, r3
 800256a:	7819      	ldrb	r1, [r3, #0]
 800256c:	1dfb      	adds	r3, r7, #7
 800256e:	781c      	ldrb	r4, [r3, #0]
 8002570:	68ba      	ldr	r2, [r7, #8]
 8002572:	68f8      	ldr	r0, [r7, #12]
 8002574:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002576:	9302      	str	r3, [sp, #8]
 8002578:	2328      	movs	r3, #40	; 0x28
 800257a:	2508      	movs	r5, #8
 800257c:	195b      	adds	r3, r3, r5
 800257e:	19db      	adds	r3, r3, r7
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	9301      	str	r3, [sp, #4]
 8002584:	1dbb      	adds	r3, r7, #6
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	9300      	str	r3, [sp, #0]
 800258a:	0023      	movs	r3, r4
 800258c:	f7ff fdc4 	bl	8002118 <mcp2515_write_canMsg>

    if (wait_sent)
 8002590:	2330      	movs	r3, #48	; 0x30
 8002592:	195b      	adds	r3, r3, r5
 8002594:	19db      	adds	r3, r3, r7
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	b25b      	sxtb	r3, r3
 800259a:	2b00      	cmp	r3, #0
 800259c:	d035      	beq.n	800260a <sendMsg+0x128>
    {
        uiTimeOut = 0;
 800259e:	2316      	movs	r3, #22
 80025a0:	18fb      	adds	r3, r7, r3
 80025a2:	2200      	movs	r2, #0
 80025a4:	801a      	strh	r2, [r3, #0]
        do
        {
            if (uiTimeOut > 0)
 80025a6:	2316      	movs	r3, #22
 80025a8:	18fb      	adds	r3, r7, r3
 80025aa:	881b      	ldrh	r3, [r3, #0]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d002      	beq.n	80025b6 <sendMsg+0xd4>
            {
            	HW_DELAYMICROSECS(10);
 80025b0:	200a      	movs	r0, #10
 80025b2:	f000 f953 	bl	800285c <delayMicroseconds>
            }
            uiTimeOut++;
 80025b6:	2616      	movs	r6, #22
 80025b8:	19bb      	adds	r3, r7, r6
 80025ba:	881a      	ldrh	r2, [r3, #0]
 80025bc:	19bb      	adds	r3, r7, r6
 80025be:	3201      	adds	r2, #1
 80025c0:	801a      	strh	r2, [r3, #0]
            res1 = mcp2515_readRegister(canCfg,txbuf_n - 1);  // read send buff ctrl reg
 80025c2:	2313      	movs	r3, #19
 80025c4:	18fb      	adds	r3, r7, r3
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	3b01      	subs	r3, #1
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	2514      	movs	r5, #20
 80025ce:	197c      	adds	r4, r7, r5
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	0011      	movs	r1, r2
 80025d4:	0018      	movs	r0, r3
 80025d6:	f7ff f82a 	bl	800162e <mcp2515_readRegister>
 80025da:	0003      	movs	r3, r0
 80025dc:	7023      	strb	r3, [r4, #0]
            res1 = res1 & 0x08;
 80025de:	0028      	movs	r0, r5
 80025e0:	183b      	adds	r3, r7, r0
 80025e2:	183a      	adds	r2, r7, r0
 80025e4:	7812      	ldrb	r2, [r2, #0]
 80025e6:	2108      	movs	r1, #8
 80025e8:	400a      	ands	r2, r1
 80025ea:	701a      	strb	r2, [r3, #0]
        } while (res1 && (uiTimeOut < TIMEOUTVALUE));
 80025ec:	183b      	adds	r3, r7, r0
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <sendMsg+0x11a>
 80025f4:	19bb      	adds	r3, r7, r6
 80025f6:	881b      	ldrh	r3, [r3, #0]
 80025f8:	2b31      	cmp	r3, #49	; 0x31
 80025fa:	d9d4      	bls.n	80025a6 <sendMsg+0xc4>

        if (uiTimeOut == TIMEOUTVALUE)
 80025fc:	2316      	movs	r3, #22
 80025fe:	18fb      	adds	r3, r7, r3
 8002600:	881b      	ldrh	r3, [r3, #0]
 8002602:	2b32      	cmp	r3, #50	; 0x32
 8002604:	d101      	bne.n	800260a <sendMsg+0x128>
        {                                     // send msg timeout
            return CAN_SENDMSGTIMEOUT;
 8002606:	2307      	movs	r3, #7
 8002608:	e000      	b.n	800260c <sendMsg+0x12a>
        }
    }

    return CAN_OK;
 800260a:	2300      	movs	r3, #0

}
 800260c:	0018      	movs	r0, r3
 800260e:	46bd      	mov	sp, r7
 8002610:	b007      	add	sp, #28
 8002612:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002614 <readMsgBufID>:
** Function name:           readMsgBufID
** Descriptions:            Read message buf and can bus source ID according to status.
**                          Status has to be read with readRxTxStatus.
*********************************************************************************************************/
uint8_t readMsgBufID(CanbusConfig_t* canCfg,uint8_t status, volatile unsigned long* id, volatile uint8_t* ext, volatile uint8_t* rtrBit,volatile uint8_t* len, volatile uint8_t* buf)
{
 8002614:	b590      	push	{r4, r7, lr}
 8002616:	b08b      	sub	sp, #44	; 0x2c
 8002618:	af04      	add	r7, sp, #16
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	607a      	str	r2, [r7, #4]
 800261e:	603b      	str	r3, [r7, #0]
 8002620:	200b      	movs	r0, #11
 8002622:	183b      	adds	r3, r7, r0
 8002624:	1c0a      	adds	r2, r1, #0
 8002626:	701a      	strb	r2, [r3, #0]
    uint8_t rc = CAN_NOMSG;
 8002628:	2417      	movs	r4, #23
 800262a:	193b      	adds	r3, r7, r4
 800262c:	2204      	movs	r2, #4
 800262e:	701a      	strb	r2, [r3, #0]

    if (status & MCP_RX0IF)
 8002630:	183b      	adds	r3, r7, r0
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	2201      	movs	r2, #1
 8002636:	4013      	ands	r3, r2
 8002638:	d010      	beq.n	800265c <readMsgBufID+0x48>
    {                                        // Msg in Buffer 0
        mcp2515_read_canMsg(canCfg,MCP_READ_RX0, id, ext, rtrBit, len, buf);
 800263a:	6839      	ldr	r1, [r7, #0]
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002642:	9302      	str	r3, [sp, #8]
 8002644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002646:	9301      	str	r3, [sp, #4]
 8002648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800264a:	9300      	str	r3, [sp, #0]
 800264c:	000b      	movs	r3, r1
 800264e:	2190      	movs	r1, #144	; 0x90
 8002650:	f7ff fdf5 	bl	800223e <mcp2515_read_canMsg>
        rc = CAN_OK;
 8002654:	193b      	adds	r3, r7, r4
 8002656:	2200      	movs	r2, #0
 8002658:	701a      	strb	r2, [r3, #0]
 800265a:	e016      	b.n	800268a <readMsgBufID+0x76>
    }
    else if (status & MCP_RX1IF)
 800265c:	230b      	movs	r3, #11
 800265e:	18fb      	adds	r3, r7, r3
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	2202      	movs	r2, #2
 8002664:	4013      	ands	r3, r2
 8002666:	d010      	beq.n	800268a <readMsgBufID+0x76>
    {                                 // Msg in Buffer 1
        mcp2515_read_canMsg(canCfg,MCP_READ_RX1, id, ext, rtrBit, len, buf);
 8002668:	6839      	ldr	r1, [r7, #0]
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002670:	9302      	str	r3, [sp, #8]
 8002672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002674:	9301      	str	r3, [sp, #4]
 8002676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002678:	9300      	str	r3, [sp, #0]
 800267a:	000b      	movs	r3, r1
 800267c:	2194      	movs	r1, #148	; 0x94
 800267e:	f7ff fdde 	bl	800223e <mcp2515_read_canMsg>
        rc = CAN_OK;
 8002682:	2317      	movs	r3, #23
 8002684:	18fb      	adds	r3, r7, r3
 8002686:	2200      	movs	r2, #0
 8002688:	701a      	strb	r2, [r3, #0]
    }

    if (rc == CAN_OK)
 800268a:	2317      	movs	r3, #23
 800268c:	18fb      	adds	r3, r7, r3
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d10e      	bne.n	80026b2 <readMsgBufID+0x9e>
    {
    	canCfg->rtr = *rtrBit;
 8002694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	b2da      	uxtb	r2, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	721a      	strb	r2, [r3, #8]
        // dta_len=*len; // not used on any interface function
    	canCfg->ext_flg = *ext;
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	b2da      	uxtb	r2, r3
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	701a      	strb	r2, [r3, #0]
    	canCfg->can_id = *id;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	605a      	str	r2, [r3, #4]
 80026b0:	e002      	b.n	80026b8 <readMsgBufID+0xa4>
    } else
    {
        *len = 0;
 80026b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026b4:	2200      	movs	r2, #0
 80026b6:	701a      	strb	r2, [r3, #0]
    }

    return rc;
 80026b8:	2317      	movs	r3, #23
 80026ba:	18fb      	adds	r3, r7, r3
 80026bc:	781b      	ldrb	r3, [r3, #0]
}
 80026be:	0018      	movs	r0, r3
 80026c0:	46bd      	mov	sp, r7
 80026c2:	b007      	add	sp, #28
 80026c4:	bd90      	pop	{r4, r7, pc}

080026c6 <readMsgBuf>:
** Function name:           readMsgBuf
** Descriptions:            wrapper readMsgBufID func.
**                          Read message buf
*********************************************************************************************************/
uint8_t readMsgBuf(CanbusConfig_t* canCfg, uint8_t *len, uint8_t *buf)
{
 80026c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026c8:	b08b      	sub	sp, #44	; 0x2c
 80026ca:	af04      	add	r7, sp, #16
 80026cc:	60f8      	str	r0, [r7, #12]
 80026ce:	60b9      	str	r1, [r7, #8]
 80026d0:	607a      	str	r2, [r7, #4]
	uint8_t status = readRxTxStatus(canCfg);
 80026d2:	2617      	movs	r6, #23
 80026d4:	19bc      	adds	r4, r7, r6
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	0018      	movs	r0, r3
 80026da:	f000 f818 	bl	800270e <readRxTxStatus>
 80026de:	0003      	movs	r3, r0
 80026e0:	7023      	strb	r3, [r4, #0]

	return readMsgBufID(canCfg, status, &canCfg->can_id, &canCfg->ext_flg, &canCfg->rtr, len, buf);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	1d1c      	adds	r4, r3, #4
 80026e6:	68fd      	ldr	r5, [r7, #12]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	3308      	adds	r3, #8
 80026ec:	19ba      	adds	r2, r7, r6
 80026ee:	7811      	ldrb	r1, [r2, #0]
 80026f0:	68f8      	ldr	r0, [r7, #12]
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	9202      	str	r2, [sp, #8]
 80026f6:	68ba      	ldr	r2, [r7, #8]
 80026f8:	9201      	str	r2, [sp, #4]
 80026fa:	9300      	str	r3, [sp, #0]
 80026fc:	002b      	movs	r3, r5
 80026fe:	0022      	movs	r2, r4
 8002700:	f7ff ff88 	bl	8002614 <readMsgBufID>
 8002704:	0003      	movs	r3, r0

}
 8002706:	0018      	movs	r0, r3
 8002708:	46bd      	mov	sp, r7
 800270a:	b007      	add	sp, #28
 800270c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800270e <readRxTxStatus>:
** Descriptions:            Read RX and TX interrupt bits. Function uses status reading, but translates.
**                          result to MCP_CANINTF. With this you can check status e.g. on interrupt sr
**                          with one single call to save SPI calls. Then use checkClearRxStatus and
**                          checkClearTxStatus for testing.
*********************************************************************************************************/
uint8_t readRxTxStatus(CanbusConfig_t* canCfg) {
 800270e:	b580      	push	{r7, lr}
 8002710:	b084      	sub	sp, #16
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
    uint8_t ret = (mcp2515_readStatus(canCfg) & (MCP_STAT_TXIF_MASK | MCP_STAT_RXIF_MASK));
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	0018      	movs	r0, r3
 800271a:	f7ff f802 	bl	8001722 <mcp2515_readStatus>
 800271e:	0003      	movs	r3, r0
 8002720:	0019      	movs	r1, r3
 8002722:	200f      	movs	r0, #15
 8002724:	183b      	adds	r3, r7, r0
 8002726:	2254      	movs	r2, #84	; 0x54
 8002728:	4391      	bics	r1, r2
 800272a:	000a      	movs	r2, r1
 800272c:	701a      	strb	r2, [r3, #0]
    ret = (ret & MCP_STAT_TX0IF ? MCP_TX0IF : 0) |
 800272e:	183b      	adds	r3, r7, r0
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	105b      	asrs	r3, r3, #1
 8002734:	b25b      	sxtb	r3, r3
 8002736:	2204      	movs	r2, #4
 8002738:	4013      	ands	r3, r2
 800273a:	b25a      	sxtb	r2, r3
          (ret & MCP_STAT_TX1IF ? MCP_TX1IF : 0) |
 800273c:	183b      	adds	r3, r7, r0
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	109b      	asrs	r3, r3, #2
 8002742:	b25b      	sxtb	r3, r3
 8002744:	2108      	movs	r1, #8
 8002746:	400b      	ands	r3, r1
 8002748:	b25b      	sxtb	r3, r3
    ret = (ret & MCP_STAT_TX0IF ? MCP_TX0IF : 0) |
 800274a:	4313      	orrs	r3, r2
 800274c:	b25a      	sxtb	r2, r3
          (ret & MCP_STAT_TX2IF ? MCP_TX2IF : 0) |
 800274e:	183b      	adds	r3, r7, r0
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	b25b      	sxtb	r3, r3
 8002754:	10db      	asrs	r3, r3, #3
 8002756:	b25b      	sxtb	r3, r3
 8002758:	2110      	movs	r1, #16
 800275a:	400b      	ands	r3, r1
 800275c:	b25b      	sxtb	r3, r3
          (ret & MCP_STAT_TX1IF ? MCP_TX1IF : 0) |
 800275e:	4313      	orrs	r3, r2
 8002760:	b25a      	sxtb	r2, r3
          (ret & MCP_STAT_RXIF_MASK); // Rx bits happend to be same on status and MCP_CANINTF
 8002762:	183b      	adds	r3, r7, r0
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	b25b      	sxtb	r3, r3
 8002768:	2103      	movs	r1, #3
 800276a:	400b      	ands	r3, r1
 800276c:	b25b      	sxtb	r3, r3
          (ret & MCP_STAT_TX2IF ? MCP_TX2IF : 0) |
 800276e:	4313      	orrs	r3, r2
 8002770:	b25a      	sxtb	r2, r3
    ret = (ret & MCP_STAT_TX0IF ? MCP_TX0IF : 0) |
 8002772:	183b      	adds	r3, r7, r0
 8002774:	701a      	strb	r2, [r3, #0]
    return ret;
 8002776:	183b      	adds	r3, r7, r0
 8002778:	781b      	ldrb	r3, [r3, #0]
}
 800277a:	0018      	movs	r0, r3
 800277c:	46bd      	mov	sp, r7
 800277e:	b004      	add	sp, #16
 8002780:	bd80      	pop	{r7, pc}

08002782 <checkReceive>:
/*********************************************************************************************************
** Function name:           checkReceive
** Descriptions:            check if got something
*********************************************************************************************************/
uint8_t checkReceive(CanbusConfig_t* canCfg)
{
 8002782:	b5b0      	push	{r4, r5, r7, lr}
 8002784:	b084      	sub	sp, #16
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
    uint8_t res;
    res = mcp2515_readStatus(canCfg);
 800278a:	250f      	movs	r5, #15
 800278c:	197c      	adds	r4, r7, r5
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	0018      	movs	r0, r3
 8002792:	f7fe ffc6 	bl	8001722 <mcp2515_readStatus>
 8002796:	0003      	movs	r3, r0
 8002798:	7023      	strb	r3, [r4, #0]
    // RXnIF in Bit 1 and 0
    return ((res & MCP_STAT_RXIF_MASK) ? CAN_MSGAVAIL : CAN_NOMSG);
 800279a:	197b      	adds	r3, r7, r5
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	2203      	movs	r2, #3
 80027a0:	4013      	ands	r3, r2
 80027a2:	d001      	beq.n	80027a8 <checkReceive+0x26>
 80027a4:	2303      	movs	r3, #3
 80027a6:	e000      	b.n	80027aa <checkReceive+0x28>
 80027a8:	2304      	movs	r3, #4
}
 80027aa:	0018      	movs	r0, r3
 80027ac:	46bd      	mov	sp, r7
 80027ae:	b004      	add	sp, #16
 80027b0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080027b4 <ChipUnSelectFpC>:




void ChipUnSelectFpC(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_CAN_C_GPIO_Port, CS_CAN_C_Pin, GPIO_PIN_SET);
 80027b8:	4b04      	ldr	r3, [pc, #16]	; (80027cc <ChipUnSelectFpC+0x18>)
 80027ba:	2201      	movs	r2, #1
 80027bc:	2104      	movs	r1, #4
 80027be:	0018      	movs	r0, r3
 80027c0:	f001 fc41 	bl	8004046 <HAL_GPIO_WritePin>
}
 80027c4:	46c0      	nop			; (mov r8, r8)
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	46c0      	nop			; (mov r8, r8)
 80027cc:	50000400 	.word	0x50000400

080027d0 <ChipSelectFpC>:

void ChipSelectFpC(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_CAN_C_GPIO_Port, CS_CAN_C_Pin, GPIO_PIN_RESET);
 80027d4:	4b04      	ldr	r3, [pc, #16]	; (80027e8 <ChipSelectFpC+0x18>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	2104      	movs	r1, #4
 80027da:	0018      	movs	r0, r3
 80027dc:	f001 fc33 	bl	8004046 <HAL_GPIO_WritePin>
}
 80027e0:	46c0      	nop			; (mov r8, r8)
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	46c0      	nop			; (mov r8, r8)
 80027e8:	50000400 	.word	0x50000400

080027ec <SPIReadWriteFpC>:

void SPIReadWriteFpC(uint8_t data)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	0002      	movs	r2, r0
 80027f4:	1dfb      	adds	r3, r7, #7
 80027f6:	701a      	strb	r2, [r3, #0]
	 HAL_SPI_Transmit(&hspi1, (uint8_t *)&data, 1, 100);
 80027f8:	1df9      	adds	r1, r7, #7
 80027fa:	4804      	ldr	r0, [pc, #16]	; (800280c <SPIReadWriteFpC+0x20>)
 80027fc:	2364      	movs	r3, #100	; 0x64
 80027fe:	2201      	movs	r2, #1
 8002800:	f002 fcd8 	bl	80051b4 <HAL_SPI_Transmit>
}
 8002804:	46c0      	nop			; (mov r8, r8)
 8002806:	46bd      	mov	sp, r7
 8002808:	b002      	add	sp, #8
 800280a:	bd80      	pop	{r7, pc}
 800280c:	200003f0 	.word	0x200003f0

08002810 <SPIWriteFpC>:

void SPIWriteFpC(uint8_t data)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	0002      	movs	r2, r0
 8002818:	1dfb      	adds	r3, r7, #7
 800281a:	701a      	strb	r2, [r3, #0]
	 HAL_SPI_Transmit(&hspi1, (uint8_t *)&data, 1, 100);
 800281c:	1df9      	adds	r1, r7, #7
 800281e:	4804      	ldr	r0, [pc, #16]	; (8002830 <SPIWriteFpC+0x20>)
 8002820:	2364      	movs	r3, #100	; 0x64
 8002822:	2201      	movs	r2, #1
 8002824:	f002 fcc6 	bl	80051b4 <HAL_SPI_Transmit>
}
 8002828:	46c0      	nop			; (mov r8, r8)
 800282a:	46bd      	mov	sp, r7
 800282c:	b002      	add	sp, #8
 800282e:	bd80      	pop	{r7, pc}
 8002830:	200003f0 	.word	0x200003f0

08002834 <SPIReadFpC>:

uint8_t SPIReadFpC(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
	uint8_t data = 0x00;
 800283a:	1dfb      	adds	r3, r7, #7
 800283c:	2200      	movs	r2, #0
 800283e:	701a      	strb	r2, [r3, #0]

	HAL_SPI_Receive(&hspi1, (uint8_t *)&data, 1, 100);
 8002840:	1df9      	adds	r1, r7, #7
 8002842:	4805      	ldr	r0, [pc, #20]	; (8002858 <SPIReadFpC+0x24>)
 8002844:	2364      	movs	r3, #100	; 0x64
 8002846:	2201      	movs	r2, #1
 8002848:	f002 fe0c 	bl	8005464 <HAL_SPI_Receive>

	return data;
 800284c:	1dfb      	adds	r3, r7, #7
 800284e:	781b      	ldrb	r3, [r3, #0]
}
 8002850:	0018      	movs	r0, r3
 8002852:	46bd      	mov	sp, r7
 8002854:	b002      	add	sp, #8
 8002856:	bd80      	pop	{r7, pc}
 8002858:	200003f0 	.word	0x200003f0

0800285c <delayMicroseconds>:



void delayMicroseconds(uint32_t microseconds)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b086      	sub	sp, #24
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
    uint32_t loops_per_microsecond = 72;
 8002864:	2348      	movs	r3, #72	; 0x48
 8002866:	613b      	str	r3, [r7, #16]
    uint32_t total_loops = microseconds * loops_per_microsecond;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	693a      	ldr	r2, [r7, #16]
 800286c:	4353      	muls	r3, r2
 800286e:	60fb      	str	r3, [r7, #12]

    // Dng ile bekle
    for (uint32_t i = 0; i < total_loops; ++i) {
 8002870:	2300      	movs	r3, #0
 8002872:	617b      	str	r3, [r7, #20]
 8002874:	e002      	b.n	800287c <delayMicroseconds+0x20>
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	3301      	adds	r3, #1
 800287a:	617b      	str	r3, [r7, #20]
 800287c:	697a      	ldr	r2, [r7, #20]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	429a      	cmp	r2, r3
 8002882:	d3f8      	bcc.n	8002876 <delayMicroseconds+0x1a>

    }
}
 8002884:	46c0      	nop			; (mov r8, r8)
 8002886:	46c0      	nop			; (mov r8, r8)
 8002888:	46bd      	mov	sp, r7
 800288a:	b006      	add	sp, #24
 800288c:	bd80      	pop	{r7, pc}
	...

08002890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002896:	4b0f      	ldr	r3, [pc, #60]	; (80028d4 <HAL_MspInit+0x44>)
 8002898:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800289a:	4b0e      	ldr	r3, [pc, #56]	; (80028d4 <HAL_MspInit+0x44>)
 800289c:	2101      	movs	r1, #1
 800289e:	430a      	orrs	r2, r1
 80028a0:	641a      	str	r2, [r3, #64]	; 0x40
 80028a2:	4b0c      	ldr	r3, [pc, #48]	; (80028d4 <HAL_MspInit+0x44>)
 80028a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a6:	2201      	movs	r2, #1
 80028a8:	4013      	ands	r3, r2
 80028aa:	607b      	str	r3, [r7, #4]
 80028ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028ae:	4b09      	ldr	r3, [pc, #36]	; (80028d4 <HAL_MspInit+0x44>)
 80028b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028b2:	4b08      	ldr	r3, [pc, #32]	; (80028d4 <HAL_MspInit+0x44>)
 80028b4:	2180      	movs	r1, #128	; 0x80
 80028b6:	0549      	lsls	r1, r1, #21
 80028b8:	430a      	orrs	r2, r1
 80028ba:	63da      	str	r2, [r3, #60]	; 0x3c
 80028bc:	4b05      	ldr	r3, [pc, #20]	; (80028d4 <HAL_MspInit+0x44>)
 80028be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028c0:	2380      	movs	r3, #128	; 0x80
 80028c2:	055b      	lsls	r3, r3, #21
 80028c4:	4013      	ands	r3, r2
 80028c6:	603b      	str	r3, [r7, #0]
 80028c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028ca:	46c0      	nop			; (mov r8, r8)
 80028cc:	46bd      	mov	sp, r7
 80028ce:	b002      	add	sp, #8
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	46c0      	nop			; (mov r8, r8)
 80028d4:	40021000 	.word	0x40021000

080028d8 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80028d8:	b590      	push	{r4, r7, lr}
 80028da:	b09f      	sub	sp, #124	; 0x7c
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e0:	2364      	movs	r3, #100	; 0x64
 80028e2:	18fb      	adds	r3, r7, r3
 80028e4:	0018      	movs	r0, r3
 80028e6:	2314      	movs	r3, #20
 80028e8:	001a      	movs	r2, r3
 80028ea:	2100      	movs	r1, #0
 80028ec:	f004 fa02 	bl	8006cf4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028f0:	2418      	movs	r4, #24
 80028f2:	193b      	adds	r3, r7, r4
 80028f4:	0018      	movs	r0, r3
 80028f6:	234c      	movs	r3, #76	; 0x4c
 80028f8:	001a      	movs	r2, r3
 80028fa:	2100      	movs	r1, #0
 80028fc:	f004 f9fa 	bl	8006cf4 <memset>
  if(hfdcan->Instance==FDCAN1)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a60      	ldr	r2, [pc, #384]	; (8002a88 <HAL_FDCAN_MspInit+0x1b0>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d15a      	bne.n	80029c0 <HAL_FDCAN_MspInit+0xe8>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800290a:	193b      	adds	r3, r7, r4
 800290c:	2280      	movs	r2, #128	; 0x80
 800290e:	0492      	lsls	r2, r2, #18
 8002910:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002912:	193b      	adds	r3, r7, r4
 8002914:	2280      	movs	r2, #128	; 0x80
 8002916:	0052      	lsls	r2, r2, #1
 8002918:	649a      	str	r2, [r3, #72]	; 0x48

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800291a:	193b      	adds	r3, r7, r4
 800291c:	0018      	movs	r0, r3
 800291e:	f002 f955 	bl	8004bcc <HAL_RCCEx_PeriphCLKConfig>
 8002922:	1e03      	subs	r3, r0, #0
 8002924:	d001      	beq.n	800292a <HAL_FDCAN_MspInit+0x52>
    {
      Error_Handler();
 8002926:	f7fe fde1 	bl	80014ec <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800292a:	4b58      	ldr	r3, [pc, #352]	; (8002a8c <HAL_FDCAN_MspInit+0x1b4>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	1c5a      	adds	r2, r3, #1
 8002930:	4b56      	ldr	r3, [pc, #344]	; (8002a8c <HAL_FDCAN_MspInit+0x1b4>)
 8002932:	601a      	str	r2, [r3, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002934:	4b55      	ldr	r3, [pc, #340]	; (8002a8c <HAL_FDCAN_MspInit+0x1b4>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2b01      	cmp	r3, #1
 800293a:	d10d      	bne.n	8002958 <HAL_FDCAN_MspInit+0x80>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800293c:	4b54      	ldr	r3, [pc, #336]	; (8002a90 <HAL_FDCAN_MspInit+0x1b8>)
 800293e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002940:	4b53      	ldr	r3, [pc, #332]	; (8002a90 <HAL_FDCAN_MspInit+0x1b8>)
 8002942:	2180      	movs	r1, #128	; 0x80
 8002944:	0149      	lsls	r1, r1, #5
 8002946:	430a      	orrs	r2, r1
 8002948:	63da      	str	r2, [r3, #60]	; 0x3c
 800294a:	4b51      	ldr	r3, [pc, #324]	; (8002a90 <HAL_FDCAN_MspInit+0x1b8>)
 800294c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800294e:	2380      	movs	r3, #128	; 0x80
 8002950:	015b      	lsls	r3, r3, #5
 8002952:	4013      	ands	r3, r2
 8002954:	617b      	str	r3, [r7, #20]
 8002956:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002958:	4b4d      	ldr	r3, [pc, #308]	; (8002a90 <HAL_FDCAN_MspInit+0x1b8>)
 800295a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800295c:	4b4c      	ldr	r3, [pc, #304]	; (8002a90 <HAL_FDCAN_MspInit+0x1b8>)
 800295e:	2102      	movs	r1, #2
 8002960:	430a      	orrs	r2, r1
 8002962:	635a      	str	r2, [r3, #52]	; 0x34
 8002964:	4b4a      	ldr	r3, [pc, #296]	; (8002a90 <HAL_FDCAN_MspInit+0x1b8>)
 8002966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002968:	2202      	movs	r2, #2
 800296a:	4013      	ands	r3, r2
 800296c:	613b      	str	r3, [r7, #16]
 800296e:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PB8     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002970:	2164      	movs	r1, #100	; 0x64
 8002972:	187b      	adds	r3, r7, r1
 8002974:	22c0      	movs	r2, #192	; 0xc0
 8002976:	0092      	lsls	r2, r2, #2
 8002978:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800297a:	187b      	adds	r3, r7, r1
 800297c:	2202      	movs	r2, #2
 800297e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002980:	187b      	adds	r3, r7, r1
 8002982:	2200      	movs	r2, #0
 8002984:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002986:	187b      	adds	r3, r7, r1
 8002988:	2200      	movs	r2, #0
 800298a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 800298c:	187b      	adds	r3, r7, r1
 800298e:	2203      	movs	r2, #3
 8002990:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002992:	187b      	adds	r3, r7, r1
 8002994:	4a3f      	ldr	r2, [pc, #252]	; (8002a94 <HAL_FDCAN_MspInit+0x1bc>)
 8002996:	0019      	movs	r1, r3
 8002998:	0010      	movs	r0, r2
 800299a:	f001 f9cb 	bl	8003d34 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_FDCAN_IT0_IRQn, 0, 0);
 800299e:	2200      	movs	r2, #0
 80029a0:	2100      	movs	r1, #0
 80029a2:	2015      	movs	r0, #21
 80029a4:	f000 fb28 	bl	8002ff8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_FDCAN_IT0_IRQn);
 80029a8:	2015      	movs	r0, #21
 80029aa:	f000 fb3a 	bl	8003022 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM17_FDCAN_IT1_IRQn, 0, 0);
 80029ae:	2200      	movs	r2, #0
 80029b0:	2100      	movs	r1, #0
 80029b2:	2016      	movs	r0, #22
 80029b4:	f000 fb20 	bl	8002ff8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
 80029b8:	2016      	movs	r0, #22
 80029ba:	f000 fb32 	bl	8003022 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 80029be:	e05e      	b.n	8002a7e <HAL_FDCAN_MspInit+0x1a6>
  else if(hfdcan->Instance==FDCAN2)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a34      	ldr	r2, [pc, #208]	; (8002a98 <HAL_FDCAN_MspInit+0x1c0>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d159      	bne.n	8002a7e <HAL_FDCAN_MspInit+0x1a6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80029ca:	2118      	movs	r1, #24
 80029cc:	187b      	adds	r3, r7, r1
 80029ce:	2280      	movs	r2, #128	; 0x80
 80029d0:	0492      	lsls	r2, r2, #18
 80029d2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80029d4:	187b      	adds	r3, r7, r1
 80029d6:	2280      	movs	r2, #128	; 0x80
 80029d8:	0052      	lsls	r2, r2, #1
 80029da:	649a      	str	r2, [r3, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029dc:	187b      	adds	r3, r7, r1
 80029de:	0018      	movs	r0, r3
 80029e0:	f002 f8f4 	bl	8004bcc <HAL_RCCEx_PeriphCLKConfig>
 80029e4:	1e03      	subs	r3, r0, #0
 80029e6:	d001      	beq.n	80029ec <HAL_FDCAN_MspInit+0x114>
      Error_Handler();
 80029e8:	f7fe fd80 	bl	80014ec <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80029ec:	4b27      	ldr	r3, [pc, #156]	; (8002a8c <HAL_FDCAN_MspInit+0x1b4>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	1c5a      	adds	r2, r3, #1
 80029f2:	4b26      	ldr	r3, [pc, #152]	; (8002a8c <HAL_FDCAN_MspInit+0x1b4>)
 80029f4:	601a      	str	r2, [r3, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80029f6:	4b25      	ldr	r3, [pc, #148]	; (8002a8c <HAL_FDCAN_MspInit+0x1b4>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d10d      	bne.n	8002a1a <HAL_FDCAN_MspInit+0x142>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80029fe:	4b24      	ldr	r3, [pc, #144]	; (8002a90 <HAL_FDCAN_MspInit+0x1b8>)
 8002a00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a02:	4b23      	ldr	r3, [pc, #140]	; (8002a90 <HAL_FDCAN_MspInit+0x1b8>)
 8002a04:	2180      	movs	r1, #128	; 0x80
 8002a06:	0149      	lsls	r1, r1, #5
 8002a08:	430a      	orrs	r2, r1
 8002a0a:	63da      	str	r2, [r3, #60]	; 0x3c
 8002a0c:	4b20      	ldr	r3, [pc, #128]	; (8002a90 <HAL_FDCAN_MspInit+0x1b8>)
 8002a0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a10:	2380      	movs	r3, #128	; 0x80
 8002a12:	015b      	lsls	r3, r3, #5
 8002a14:	4013      	ands	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a1a:	4b1d      	ldr	r3, [pc, #116]	; (8002a90 <HAL_FDCAN_MspInit+0x1b8>)
 8002a1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a1e:	4b1c      	ldr	r3, [pc, #112]	; (8002a90 <HAL_FDCAN_MspInit+0x1b8>)
 8002a20:	2102      	movs	r1, #2
 8002a22:	430a      	orrs	r2, r1
 8002a24:	635a      	str	r2, [r3, #52]	; 0x34
 8002a26:	4b1a      	ldr	r3, [pc, #104]	; (8002a90 <HAL_FDCAN_MspInit+0x1b8>)
 8002a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a2a:	2202      	movs	r2, #2
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	60bb      	str	r3, [r7, #8]
 8002a30:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a32:	2164      	movs	r1, #100	; 0x64
 8002a34:	187b      	adds	r3, r7, r1
 8002a36:	2203      	movs	r2, #3
 8002a38:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a3a:	187b      	adds	r3, r7, r1
 8002a3c:	2202      	movs	r2, #2
 8002a3e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a40:	187b      	adds	r3, r7, r1
 8002a42:	2200      	movs	r2, #0
 8002a44:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a46:	187b      	adds	r3, r7, r1
 8002a48:	2200      	movs	r2, #0
 8002a4a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN2;
 8002a4c:	187b      	adds	r3, r7, r1
 8002a4e:	2203      	movs	r2, #3
 8002a50:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a52:	187b      	adds	r3, r7, r1
 8002a54:	4a0f      	ldr	r2, [pc, #60]	; (8002a94 <HAL_FDCAN_MspInit+0x1bc>)
 8002a56:	0019      	movs	r1, r3
 8002a58:	0010      	movs	r0, r2
 8002a5a:	f001 f96b 	bl	8003d34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM16_FDCAN_IT0_IRQn, 0, 0);
 8002a5e:	2200      	movs	r2, #0
 8002a60:	2100      	movs	r1, #0
 8002a62:	2015      	movs	r0, #21
 8002a64:	f000 fac8 	bl	8002ff8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_FDCAN_IT0_IRQn);
 8002a68:	2015      	movs	r0, #21
 8002a6a:	f000 fada 	bl	8003022 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM17_FDCAN_IT1_IRQn, 0, 0);
 8002a6e:	2200      	movs	r2, #0
 8002a70:	2100      	movs	r1, #0
 8002a72:	2016      	movs	r0, #22
 8002a74:	f000 fac0 	bl	8002ff8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
 8002a78:	2016      	movs	r0, #22
 8002a7a:	f000 fad2 	bl	8003022 <HAL_NVIC_EnableIRQ>
}
 8002a7e:	46c0      	nop			; (mov r8, r8)
 8002a80:	46bd      	mov	sp, r7
 8002a82:	b01f      	add	sp, #124	; 0x7c
 8002a84:	bd90      	pop	{r4, r7, pc}
 8002a86:	46c0      	nop			; (mov r8, r8)
 8002a88:	40006400 	.word	0x40006400
 8002a8c:	200005ec 	.word	0x200005ec
 8002a90:	40021000 	.word	0x40021000
 8002a94:	50000400 	.word	0x50000400
 8002a98:	40006800 	.word	0x40006800

08002a9c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a9c:	b590      	push	{r4, r7, lr}
 8002a9e:	b08b      	sub	sp, #44	; 0x2c
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa4:	2414      	movs	r4, #20
 8002aa6:	193b      	adds	r3, r7, r4
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	2314      	movs	r3, #20
 8002aac:	001a      	movs	r2, r3
 8002aae:	2100      	movs	r1, #0
 8002ab0:	f004 f920 	bl	8006cf4 <memset>
  if(hspi->Instance==SPI1)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a1b      	ldr	r2, [pc, #108]	; (8002b28 <HAL_SPI_MspInit+0x8c>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d130      	bne.n	8002b20 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002abe:	4b1b      	ldr	r3, [pc, #108]	; (8002b2c <HAL_SPI_MspInit+0x90>)
 8002ac0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ac2:	4b1a      	ldr	r3, [pc, #104]	; (8002b2c <HAL_SPI_MspInit+0x90>)
 8002ac4:	2180      	movs	r1, #128	; 0x80
 8002ac6:	0149      	lsls	r1, r1, #5
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	641a      	str	r2, [r3, #64]	; 0x40
 8002acc:	4b17      	ldr	r3, [pc, #92]	; (8002b2c <HAL_SPI_MspInit+0x90>)
 8002ace:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ad0:	2380      	movs	r3, #128	; 0x80
 8002ad2:	015b      	lsls	r3, r3, #5
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	613b      	str	r3, [r7, #16]
 8002ad8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ada:	4b14      	ldr	r3, [pc, #80]	; (8002b2c <HAL_SPI_MspInit+0x90>)
 8002adc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ade:	4b13      	ldr	r3, [pc, #76]	; (8002b2c <HAL_SPI_MspInit+0x90>)
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	635a      	str	r2, [r3, #52]	; 0x34
 8002ae6:	4b11      	ldr	r3, [pc, #68]	; (8002b2c <HAL_SPI_MspInit+0x90>)
 8002ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002aea:	2201      	movs	r2, #1
 8002aec:	4013      	ands	r3, r2
 8002aee:	60fb      	str	r3, [r7, #12]
 8002af0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA2     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_6;
 8002af2:	0021      	movs	r1, r4
 8002af4:	187b      	adds	r3, r7, r1
 8002af6:	2246      	movs	r2, #70	; 0x46
 8002af8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002afa:	187b      	adds	r3, r7, r1
 8002afc:	2202      	movs	r2, #2
 8002afe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b00:	187b      	adds	r3, r7, r1
 8002b02:	2200      	movs	r2, #0
 8002b04:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b06:	187b      	adds	r3, r7, r1
 8002b08:	2200      	movs	r2, #0
 8002b0a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002b0c:	187b      	adds	r3, r7, r1
 8002b0e:	2200      	movs	r2, #0
 8002b10:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b12:	187a      	adds	r2, r7, r1
 8002b14:	23a0      	movs	r3, #160	; 0xa0
 8002b16:	05db      	lsls	r3, r3, #23
 8002b18:	0011      	movs	r1, r2
 8002b1a:	0018      	movs	r0, r3
 8002b1c:	f001 f90a 	bl	8003d34 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002b20:	46c0      	nop			; (mov r8, r8)
 8002b22:	46bd      	mov	sp, r7
 8002b24:	b00b      	add	sp, #44	; 0x2c
 8002b26:	bd90      	pop	{r4, r7, pc}
 8002b28:	40013000 	.word	0x40013000
 8002b2c:	40021000 	.word	0x40021000

08002b30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b30:	b590      	push	{r4, r7, lr}
 8002b32:	b09d      	sub	sp, #116	; 0x74
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b38:	235c      	movs	r3, #92	; 0x5c
 8002b3a:	18fb      	adds	r3, r7, r3
 8002b3c:	0018      	movs	r0, r3
 8002b3e:	2314      	movs	r3, #20
 8002b40:	001a      	movs	r2, r3
 8002b42:	2100      	movs	r1, #0
 8002b44:	f004 f8d6 	bl	8006cf4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b48:	2410      	movs	r4, #16
 8002b4a:	193b      	adds	r3, r7, r4
 8002b4c:	0018      	movs	r0, r3
 8002b4e:	234c      	movs	r3, #76	; 0x4c
 8002b50:	001a      	movs	r2, r3
 8002b52:	2100      	movs	r1, #0
 8002b54:	f004 f8ce 	bl	8006cf4 <memset>
  if(huart->Instance==USART1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a23      	ldr	r2, [pc, #140]	; (8002bec <HAL_UART_MspInit+0xbc>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d13f      	bne.n	8002be2 <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002b62:	193b      	adds	r3, r7, r4
 8002b64:	2201      	movs	r2, #1
 8002b66:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002b68:	193b      	adds	r3, r7, r4
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b6e:	193b      	adds	r3, r7, r4
 8002b70:	0018      	movs	r0, r3
 8002b72:	f002 f82b 	bl	8004bcc <HAL_RCCEx_PeriphCLKConfig>
 8002b76:	1e03      	subs	r3, r0, #0
 8002b78:	d001      	beq.n	8002b7e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002b7a:	f7fe fcb7 	bl	80014ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b7e:	4b1c      	ldr	r3, [pc, #112]	; (8002bf0 <HAL_UART_MspInit+0xc0>)
 8002b80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b82:	4b1b      	ldr	r3, [pc, #108]	; (8002bf0 <HAL_UART_MspInit+0xc0>)
 8002b84:	2180      	movs	r1, #128	; 0x80
 8002b86:	01c9      	lsls	r1, r1, #7
 8002b88:	430a      	orrs	r2, r1
 8002b8a:	641a      	str	r2, [r3, #64]	; 0x40
 8002b8c:	4b18      	ldr	r3, [pc, #96]	; (8002bf0 <HAL_UART_MspInit+0xc0>)
 8002b8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b90:	2380      	movs	r3, #128	; 0x80
 8002b92:	01db      	lsls	r3, r3, #7
 8002b94:	4013      	ands	r3, r2
 8002b96:	60fb      	str	r3, [r7, #12]
 8002b98:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b9a:	4b15      	ldr	r3, [pc, #84]	; (8002bf0 <HAL_UART_MspInit+0xc0>)
 8002b9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b9e:	4b14      	ldr	r3, [pc, #80]	; (8002bf0 <HAL_UART_MspInit+0xc0>)
 8002ba0:	2101      	movs	r1, #1
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	635a      	str	r2, [r3, #52]	; 0x34
 8002ba6:	4b12      	ldr	r3, [pc, #72]	; (8002bf0 <HAL_UART_MspInit+0xc0>)
 8002ba8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002baa:	2201      	movs	r2, #1
 8002bac:	4013      	ands	r3, r2
 8002bae:	60bb      	str	r3, [r7, #8]
 8002bb0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002bb2:	215c      	movs	r1, #92	; 0x5c
 8002bb4:	187b      	adds	r3, r7, r1
 8002bb6:	22c0      	movs	r2, #192	; 0xc0
 8002bb8:	00d2      	lsls	r2, r2, #3
 8002bba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bbc:	187b      	adds	r3, r7, r1
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc2:	187b      	adds	r3, r7, r1
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc8:	187b      	adds	r3, r7, r1
 8002bca:	2200      	movs	r2, #0
 8002bcc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002bce:	187b      	adds	r3, r7, r1
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bd4:	187a      	adds	r2, r7, r1
 8002bd6:	23a0      	movs	r3, #160	; 0xa0
 8002bd8:	05db      	lsls	r3, r3, #23
 8002bda:	0011      	movs	r1, r2
 8002bdc:	0018      	movs	r0, r3
 8002bde:	f001 f8a9 	bl	8003d34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002be2:	46c0      	nop			; (mov r8, r8)
 8002be4:	46bd      	mov	sp, r7
 8002be6:	b01d      	add	sp, #116	; 0x74
 8002be8:	bd90      	pop	{r4, r7, pc}
 8002bea:	46c0      	nop			; (mov r8, r8)
 8002bec:	40013800 	.word	0x40013800
 8002bf0:	40021000 	.word	0x40021000

08002bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002bf8:	e7fe      	b.n	8002bf8 <NMI_Handler+0x4>

08002bfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bfe:	e7fe      	b.n	8002bfe <HardFault_Handler+0x4>

08002c00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002c04:	46c0      	nop			; (mov r8, r8)
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c0e:	46c0      	nop			; (mov r8, r8)
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c18:	f000 f902 	bl	8002e20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c1c:	46c0      	nop			; (mov r8, r8)
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002c22:	b580      	push	{r7, lr}
 8002c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_CAN_C_Pin);
 8002c26:	2380      	movs	r3, #128	; 0x80
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	f001 fa44 	bl	80040b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002c30:	46c0      	nop			; (mov r8, r8)
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
	...

08002c38 <TIM16_FDCAN_IT0_IRQHandler>:

/**
  * @brief This function handles TIM16, FDCAN1_IT0 and FDCAN2_IT0 Interrupt.
  */
void TIM16_FDCAN_IT0_IRQHandler(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 0 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002c3c:	4b05      	ldr	r3, [pc, #20]	; (8002c54 <TIM16_FDCAN_IT0_IRQHandler+0x1c>)
 8002c3e:	0018      	movs	r0, r3
 8002c40:	f000 fdfd 	bl	800383e <HAL_FDCAN_IRQHandler>
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002c44:	4b04      	ldr	r3, [pc, #16]	; (8002c58 <TIM16_FDCAN_IT0_IRQHandler+0x20>)
 8002c46:	0018      	movs	r0, r3
 8002c48:	f000 fdf9 	bl	800383e <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 1 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 1 */
}
 8002c4c:	46c0      	nop			; (mov r8, r8)
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	46c0      	nop			; (mov r8, r8)
 8002c54:	20000328 	.word	0x20000328
 8002c58:	2000038c 	.word	0x2000038c

08002c5c <TIM17_FDCAN_IT1_IRQHandler>:

/**
  * @brief This function handles TIM17, FDCAN1_IT1 and FDCAN2_IT1 Interrupt.
  */
void TIM17_FDCAN_IT1_IRQHandler(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_FDCAN_IT1_IRQn 0 */

  /* USER CODE END TIM17_FDCAN_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002c60:	4b05      	ldr	r3, [pc, #20]	; (8002c78 <TIM17_FDCAN_IT1_IRQHandler+0x1c>)
 8002c62:	0018      	movs	r0, r3
 8002c64:	f000 fdeb 	bl	800383e <HAL_FDCAN_IRQHandler>
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002c68:	4b04      	ldr	r3, [pc, #16]	; (8002c7c <TIM17_FDCAN_IT1_IRQHandler+0x20>)
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	f000 fde7 	bl	800383e <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM17_FDCAN_IT1_IRQn 1 */

  /* USER CODE END TIM17_FDCAN_IT1_IRQn 1 */
}
 8002c70:	46c0      	nop			; (mov r8, r8)
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	46c0      	nop			; (mov r8, r8)
 8002c78:	20000328 	.word	0x20000328
 8002c7c:	2000038c 	.word	0x2000038c

08002c80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b086      	sub	sp, #24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c88:	4a14      	ldr	r2, [pc, #80]	; (8002cdc <_sbrk+0x5c>)
 8002c8a:	4b15      	ldr	r3, [pc, #84]	; (8002ce0 <_sbrk+0x60>)
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c94:	4b13      	ldr	r3, [pc, #76]	; (8002ce4 <_sbrk+0x64>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d102      	bne.n	8002ca2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c9c:	4b11      	ldr	r3, [pc, #68]	; (8002ce4 <_sbrk+0x64>)
 8002c9e:	4a12      	ldr	r2, [pc, #72]	; (8002ce8 <_sbrk+0x68>)
 8002ca0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ca2:	4b10      	ldr	r3, [pc, #64]	; (8002ce4 <_sbrk+0x64>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	18d3      	adds	r3, r2, r3
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d207      	bcs.n	8002cc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cb0:	f003 fff6 	bl	8006ca0 <__errno>
 8002cb4:	0003      	movs	r3, r0
 8002cb6:	220c      	movs	r2, #12
 8002cb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	425b      	negs	r3, r3
 8002cbe:	e009      	b.n	8002cd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cc0:	4b08      	ldr	r3, [pc, #32]	; (8002ce4 <_sbrk+0x64>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cc6:	4b07      	ldr	r3, [pc, #28]	; (8002ce4 <_sbrk+0x64>)
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	18d2      	adds	r2, r2, r3
 8002cce:	4b05      	ldr	r3, [pc, #20]	; (8002ce4 <_sbrk+0x64>)
 8002cd0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
}
 8002cd4:	0018      	movs	r0, r3
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	b006      	add	sp, #24
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	20024000 	.word	0x20024000
 8002ce0:	00000400 	.word	0x00000400
 8002ce4:	200005f0 	.word	0x200005f0
 8002ce8:	20000608 	.word	0x20000608

08002cec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cf0:	46c0      	nop			; (mov r8, r8)
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
	...

08002cf8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002cf8:	480d      	ldr	r0, [pc, #52]	; (8002d30 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002cfa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002cfc:	f7ff fff6 	bl	8002cec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d00:	480c      	ldr	r0, [pc, #48]	; (8002d34 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d02:	490d      	ldr	r1, [pc, #52]	; (8002d38 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d04:	4a0d      	ldr	r2, [pc, #52]	; (8002d3c <LoopForever+0xe>)
  movs r3, #0
 8002d06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d08:	e002      	b.n	8002d10 <LoopCopyDataInit>

08002d0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d0e:	3304      	adds	r3, #4

08002d10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d14:	d3f9      	bcc.n	8002d0a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d16:	4a0a      	ldr	r2, [pc, #40]	; (8002d40 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d18:	4c0a      	ldr	r4, [pc, #40]	; (8002d44 <LoopForever+0x16>)
  movs r3, #0
 8002d1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d1c:	e001      	b.n	8002d22 <LoopFillZerobss>

08002d1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d20:	3204      	adds	r2, #4

08002d22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d24:	d3fb      	bcc.n	8002d1e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002d26:	f003 ffc1 	bl	8006cac <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002d2a:	f7fd fead 	bl	8000a88 <main>

08002d2e <LoopForever>:

LoopForever:
  b LoopForever
 8002d2e:	e7fe      	b.n	8002d2e <LoopForever>
  ldr   r0, =_estack
 8002d30:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8002d34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d38:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8002d3c:	08007a58 	.word	0x08007a58
  ldr r2, =_sbss
 8002d40:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8002d44:	20000608 	.word	0x20000608

08002d48 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d48:	e7fe      	b.n	8002d48 <ADC1_COMP_IRQHandler>
	...

08002d4c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002d52:	1dfb      	adds	r3, r7, #7
 8002d54:	2200      	movs	r2, #0
 8002d56:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d58:	4b0b      	ldr	r3, [pc, #44]	; (8002d88 <HAL_Init+0x3c>)
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	4b0a      	ldr	r3, [pc, #40]	; (8002d88 <HAL_Init+0x3c>)
 8002d5e:	2180      	movs	r1, #128	; 0x80
 8002d60:	0049      	lsls	r1, r1, #1
 8002d62:	430a      	orrs	r2, r1
 8002d64:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d66:	2003      	movs	r0, #3
 8002d68:	f000 f810 	bl	8002d8c <HAL_InitTick>
 8002d6c:	1e03      	subs	r3, r0, #0
 8002d6e:	d003      	beq.n	8002d78 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002d70:	1dfb      	adds	r3, r7, #7
 8002d72:	2201      	movs	r2, #1
 8002d74:	701a      	strb	r2, [r3, #0]
 8002d76:	e001      	b.n	8002d7c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002d78:	f7ff fd8a 	bl	8002890 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d7c:	1dfb      	adds	r3, r7, #7
 8002d7e:	781b      	ldrb	r3, [r3, #0]
}
 8002d80:	0018      	movs	r0, r3
 8002d82:	46bd      	mov	sp, r7
 8002d84:	b002      	add	sp, #8
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	40022000 	.word	0x40022000

08002d8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d8c:	b590      	push	{r4, r7, lr}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002d94:	230f      	movs	r3, #15
 8002d96:	18fb      	adds	r3, r7, r3
 8002d98:	2200      	movs	r2, #0
 8002d9a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002d9c:	4b1d      	ldr	r3, [pc, #116]	; (8002e14 <HAL_InitTick+0x88>)
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d02b      	beq.n	8002dfc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002da4:	4b1c      	ldr	r3, [pc, #112]	; (8002e18 <HAL_InitTick+0x8c>)
 8002da6:	681c      	ldr	r4, [r3, #0]
 8002da8:	4b1a      	ldr	r3, [pc, #104]	; (8002e14 <HAL_InitTick+0x88>)
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	0019      	movs	r1, r3
 8002dae:	23fa      	movs	r3, #250	; 0xfa
 8002db0:	0098      	lsls	r0, r3, #2
 8002db2:	f7fd f9b9 	bl	8000128 <__udivsi3>
 8002db6:	0003      	movs	r3, r0
 8002db8:	0019      	movs	r1, r3
 8002dba:	0020      	movs	r0, r4
 8002dbc:	f7fd f9b4 	bl	8000128 <__udivsi3>
 8002dc0:	0003      	movs	r3, r0
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	f000 f93d 	bl	8003042 <HAL_SYSTICK_Config>
 8002dc8:	1e03      	subs	r3, r0, #0
 8002dca:	d112      	bne.n	8002df2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2b03      	cmp	r3, #3
 8002dd0:	d80a      	bhi.n	8002de8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002dd2:	6879      	ldr	r1, [r7, #4]
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	425b      	negs	r3, r3
 8002dd8:	2200      	movs	r2, #0
 8002dda:	0018      	movs	r0, r3
 8002ddc:	f000 f90c 	bl	8002ff8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002de0:	4b0e      	ldr	r3, [pc, #56]	; (8002e1c <HAL_InitTick+0x90>)
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	601a      	str	r2, [r3, #0]
 8002de6:	e00d      	b.n	8002e04 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002de8:	230f      	movs	r3, #15
 8002dea:	18fb      	adds	r3, r7, r3
 8002dec:	2201      	movs	r2, #1
 8002dee:	701a      	strb	r2, [r3, #0]
 8002df0:	e008      	b.n	8002e04 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002df2:	230f      	movs	r3, #15
 8002df4:	18fb      	adds	r3, r7, r3
 8002df6:	2201      	movs	r2, #1
 8002df8:	701a      	strb	r2, [r3, #0]
 8002dfa:	e003      	b.n	8002e04 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002dfc:	230f      	movs	r3, #15
 8002dfe:	18fb      	adds	r3, r7, r3
 8002e00:	2201      	movs	r2, #1
 8002e02:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002e04:	230f      	movs	r3, #15
 8002e06:	18fb      	adds	r3, r7, r3
 8002e08:	781b      	ldrb	r3, [r3, #0]
}
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	b005      	add	sp, #20
 8002e10:	bd90      	pop	{r4, r7, pc}
 8002e12:	46c0      	nop			; (mov r8, r8)
 8002e14:	2000001c 	.word	0x2000001c
 8002e18:	20000014 	.word	0x20000014
 8002e1c:	20000018 	.word	0x20000018

08002e20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002e24:	4b05      	ldr	r3, [pc, #20]	; (8002e3c <HAL_IncTick+0x1c>)
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	001a      	movs	r2, r3
 8002e2a:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <HAL_IncTick+0x20>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	18d2      	adds	r2, r2, r3
 8002e30:	4b03      	ldr	r3, [pc, #12]	; (8002e40 <HAL_IncTick+0x20>)
 8002e32:	601a      	str	r2, [r3, #0]
}
 8002e34:	46c0      	nop			; (mov r8, r8)
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	46c0      	nop			; (mov r8, r8)
 8002e3c:	2000001c 	.word	0x2000001c
 8002e40:	200005f4 	.word	0x200005f4

08002e44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  return uwTick;
 8002e48:	4b02      	ldr	r3, [pc, #8]	; (8002e54 <HAL_GetTick+0x10>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
}
 8002e4c:	0018      	movs	r0, r3
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	46c0      	nop			; (mov r8, r8)
 8002e54:	200005f4 	.word	0x200005f4

08002e58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e60:	f7ff fff0 	bl	8002e44 <HAL_GetTick>
 8002e64:	0003      	movs	r3, r0
 8002e66:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	3301      	adds	r3, #1
 8002e70:	d005      	beq.n	8002e7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e72:	4b0a      	ldr	r3, [pc, #40]	; (8002e9c <HAL_Delay+0x44>)
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	001a      	movs	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	189b      	adds	r3, r3, r2
 8002e7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e7e:	46c0      	nop			; (mov r8, r8)
 8002e80:	f7ff ffe0 	bl	8002e44 <HAL_GetTick>
 8002e84:	0002      	movs	r2, r0
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	68fa      	ldr	r2, [r7, #12]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d8f7      	bhi.n	8002e80 <HAL_Delay+0x28>
  {
  }
}
 8002e90:	46c0      	nop			; (mov r8, r8)
 8002e92:	46c0      	nop			; (mov r8, r8)
 8002e94:	46bd      	mov	sp, r7
 8002e96:	b004      	add	sp, #16
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	46c0      	nop			; (mov r8, r8)
 8002e9c:	2000001c 	.word	0x2000001c

08002ea0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	0002      	movs	r2, r0
 8002ea8:	1dfb      	adds	r3, r7, #7
 8002eaa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002eac:	1dfb      	adds	r3, r7, #7
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	2b7f      	cmp	r3, #127	; 0x7f
 8002eb2:	d809      	bhi.n	8002ec8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eb4:	1dfb      	adds	r3, r7, #7
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	001a      	movs	r2, r3
 8002eba:	231f      	movs	r3, #31
 8002ebc:	401a      	ands	r2, r3
 8002ebe:	4b04      	ldr	r3, [pc, #16]	; (8002ed0 <__NVIC_EnableIRQ+0x30>)
 8002ec0:	2101      	movs	r1, #1
 8002ec2:	4091      	lsls	r1, r2
 8002ec4:	000a      	movs	r2, r1
 8002ec6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002ec8:	46c0      	nop			; (mov r8, r8)
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	b002      	add	sp, #8
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	e000e100 	.word	0xe000e100

08002ed4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ed4:	b590      	push	{r4, r7, lr}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	0002      	movs	r2, r0
 8002edc:	6039      	str	r1, [r7, #0]
 8002ede:	1dfb      	adds	r3, r7, #7
 8002ee0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002ee2:	1dfb      	adds	r3, r7, #7
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	2b7f      	cmp	r3, #127	; 0x7f
 8002ee8:	d828      	bhi.n	8002f3c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002eea:	4a2f      	ldr	r2, [pc, #188]	; (8002fa8 <__NVIC_SetPriority+0xd4>)
 8002eec:	1dfb      	adds	r3, r7, #7
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	b25b      	sxtb	r3, r3
 8002ef2:	089b      	lsrs	r3, r3, #2
 8002ef4:	33c0      	adds	r3, #192	; 0xc0
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	589b      	ldr	r3, [r3, r2]
 8002efa:	1dfa      	adds	r2, r7, #7
 8002efc:	7812      	ldrb	r2, [r2, #0]
 8002efe:	0011      	movs	r1, r2
 8002f00:	2203      	movs	r2, #3
 8002f02:	400a      	ands	r2, r1
 8002f04:	00d2      	lsls	r2, r2, #3
 8002f06:	21ff      	movs	r1, #255	; 0xff
 8002f08:	4091      	lsls	r1, r2
 8002f0a:	000a      	movs	r2, r1
 8002f0c:	43d2      	mvns	r2, r2
 8002f0e:	401a      	ands	r2, r3
 8002f10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	019b      	lsls	r3, r3, #6
 8002f16:	22ff      	movs	r2, #255	; 0xff
 8002f18:	401a      	ands	r2, r3
 8002f1a:	1dfb      	adds	r3, r7, #7
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	0018      	movs	r0, r3
 8002f20:	2303      	movs	r3, #3
 8002f22:	4003      	ands	r3, r0
 8002f24:	00db      	lsls	r3, r3, #3
 8002f26:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f28:	481f      	ldr	r0, [pc, #124]	; (8002fa8 <__NVIC_SetPriority+0xd4>)
 8002f2a:	1dfb      	adds	r3, r7, #7
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	b25b      	sxtb	r3, r3
 8002f30:	089b      	lsrs	r3, r3, #2
 8002f32:	430a      	orrs	r2, r1
 8002f34:	33c0      	adds	r3, #192	; 0xc0
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002f3a:	e031      	b.n	8002fa0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f3c:	4a1b      	ldr	r2, [pc, #108]	; (8002fac <__NVIC_SetPriority+0xd8>)
 8002f3e:	1dfb      	adds	r3, r7, #7
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	0019      	movs	r1, r3
 8002f44:	230f      	movs	r3, #15
 8002f46:	400b      	ands	r3, r1
 8002f48:	3b08      	subs	r3, #8
 8002f4a:	089b      	lsrs	r3, r3, #2
 8002f4c:	3306      	adds	r3, #6
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	18d3      	adds	r3, r2, r3
 8002f52:	3304      	adds	r3, #4
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	1dfa      	adds	r2, r7, #7
 8002f58:	7812      	ldrb	r2, [r2, #0]
 8002f5a:	0011      	movs	r1, r2
 8002f5c:	2203      	movs	r2, #3
 8002f5e:	400a      	ands	r2, r1
 8002f60:	00d2      	lsls	r2, r2, #3
 8002f62:	21ff      	movs	r1, #255	; 0xff
 8002f64:	4091      	lsls	r1, r2
 8002f66:	000a      	movs	r2, r1
 8002f68:	43d2      	mvns	r2, r2
 8002f6a:	401a      	ands	r2, r3
 8002f6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	019b      	lsls	r3, r3, #6
 8002f72:	22ff      	movs	r2, #255	; 0xff
 8002f74:	401a      	ands	r2, r3
 8002f76:	1dfb      	adds	r3, r7, #7
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	4003      	ands	r3, r0
 8002f80:	00db      	lsls	r3, r3, #3
 8002f82:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f84:	4809      	ldr	r0, [pc, #36]	; (8002fac <__NVIC_SetPriority+0xd8>)
 8002f86:	1dfb      	adds	r3, r7, #7
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	001c      	movs	r4, r3
 8002f8c:	230f      	movs	r3, #15
 8002f8e:	4023      	ands	r3, r4
 8002f90:	3b08      	subs	r3, #8
 8002f92:	089b      	lsrs	r3, r3, #2
 8002f94:	430a      	orrs	r2, r1
 8002f96:	3306      	adds	r3, #6
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	18c3      	adds	r3, r0, r3
 8002f9c:	3304      	adds	r3, #4
 8002f9e:	601a      	str	r2, [r3, #0]
}
 8002fa0:	46c0      	nop			; (mov r8, r8)
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	b003      	add	sp, #12
 8002fa6:	bd90      	pop	{r4, r7, pc}
 8002fa8:	e000e100 	.word	0xe000e100
 8002fac:	e000ed00 	.word	0xe000ed00

08002fb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	1e5a      	subs	r2, r3, #1
 8002fbc:	2380      	movs	r3, #128	; 0x80
 8002fbe:	045b      	lsls	r3, r3, #17
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d301      	bcc.n	8002fc8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e010      	b.n	8002fea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fc8:	4b0a      	ldr	r3, [pc, #40]	; (8002ff4 <SysTick_Config+0x44>)
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	3a01      	subs	r2, #1
 8002fce:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	425b      	negs	r3, r3
 8002fd4:	2103      	movs	r1, #3
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	f7ff ff7c 	bl	8002ed4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fdc:	4b05      	ldr	r3, [pc, #20]	; (8002ff4 <SysTick_Config+0x44>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fe2:	4b04      	ldr	r3, [pc, #16]	; (8002ff4 <SysTick_Config+0x44>)
 8002fe4:	2207      	movs	r2, #7
 8002fe6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	0018      	movs	r0, r3
 8002fec:	46bd      	mov	sp, r7
 8002fee:	b002      	add	sp, #8
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	46c0      	nop			; (mov r8, r8)
 8002ff4:	e000e010 	.word	0xe000e010

08002ff8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60b9      	str	r1, [r7, #8]
 8003000:	607a      	str	r2, [r7, #4]
 8003002:	210f      	movs	r1, #15
 8003004:	187b      	adds	r3, r7, r1
 8003006:	1c02      	adds	r2, r0, #0
 8003008:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	187b      	adds	r3, r7, r1
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	b25b      	sxtb	r3, r3
 8003012:	0011      	movs	r1, r2
 8003014:	0018      	movs	r0, r3
 8003016:	f7ff ff5d 	bl	8002ed4 <__NVIC_SetPriority>
}
 800301a:	46c0      	nop			; (mov r8, r8)
 800301c:	46bd      	mov	sp, r7
 800301e:	b004      	add	sp, #16
 8003020:	bd80      	pop	{r7, pc}

08003022 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b082      	sub	sp, #8
 8003026:	af00      	add	r7, sp, #0
 8003028:	0002      	movs	r2, r0
 800302a:	1dfb      	adds	r3, r7, #7
 800302c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800302e:	1dfb      	adds	r3, r7, #7
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	b25b      	sxtb	r3, r3
 8003034:	0018      	movs	r0, r3
 8003036:	f7ff ff33 	bl	8002ea0 <__NVIC_EnableIRQ>
}
 800303a:	46c0      	nop			; (mov r8, r8)
 800303c:	46bd      	mov	sp, r7
 800303e:	b002      	add	sp, #8
 8003040:	bd80      	pop	{r7, pc}

08003042 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003042:	b580      	push	{r7, lr}
 8003044:	b082      	sub	sp, #8
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	0018      	movs	r0, r3
 800304e:	f7ff ffaf 	bl	8002fb0 <SysTick_Config>
 8003052:	0003      	movs	r3, r0
}
 8003054:	0018      	movs	r0, r3
 8003056:	46bd      	mov	sp, r7
 8003058:	b002      	add	sp, #8
 800305a:	bd80      	pop	{r7, pc}

0800305c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d101      	bne.n	800306e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e14e      	b.n	800330c <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	225c      	movs	r2, #92	; 0x5c
 8003072:	5c9b      	ldrb	r3, [r3, r2]
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	d107      	bne.n	800308a <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	225d      	movs	r2, #93	; 0x5d
 800307e:	2100      	movs	r1, #0
 8003080:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	0018      	movs	r0, r3
 8003086:	f7ff fc27 	bl	80028d8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	699a      	ldr	r2, [r3, #24]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2110      	movs	r1, #16
 8003096:	438a      	bics	r2, r1
 8003098:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800309a:	f7ff fed3 	bl	8002e44 <HAL_GetTick>
 800309e:	0003      	movs	r3, r0
 80030a0:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80030a2:	e012      	b.n	80030ca <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80030a4:	f7ff fece 	bl	8002e44 <HAL_GetTick>
 80030a8:	0002      	movs	r2, r0
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b0a      	cmp	r3, #10
 80030b0:	d90b      	bls.n	80030ca <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030b6:	2201      	movs	r2, #1
 80030b8:	431a      	orrs	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	225c      	movs	r2, #92	; 0x5c
 80030c2:	2103      	movs	r1, #3
 80030c4:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e120      	b.n	800330c <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	2208      	movs	r2, #8
 80030d2:	4013      	ands	r3, r2
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d0e5      	beq.n	80030a4 <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	699a      	ldr	r2, [r3, #24]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2101      	movs	r1, #1
 80030e4:	430a      	orrs	r2, r1
 80030e6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030e8:	f7ff feac 	bl	8002e44 <HAL_GetTick>
 80030ec:	0003      	movs	r3, r0
 80030ee:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80030f0:	e012      	b.n	8003118 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80030f2:	f7ff fea7 	bl	8002e44 <HAL_GetTick>
 80030f6:	0002      	movs	r2, r0
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	2b0a      	cmp	r3, #10
 80030fe:	d90b      	bls.n	8003118 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003104:	2201      	movs	r2, #1
 8003106:	431a      	orrs	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	225c      	movs	r2, #92	; 0x5c
 8003110:	2103      	movs	r1, #3
 8003112:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e0f9      	b.n	800330c <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	2201      	movs	r2, #1
 8003120:	4013      	ands	r3, r2
 8003122:	d0e6      	beq.n	80030f2 <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	699a      	ldr	r2, [r3, #24]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2102      	movs	r1, #2
 8003130:	430a      	orrs	r2, r1
 8003132:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a76      	ldr	r2, [pc, #472]	; (8003314 <HAL_FDCAN_Init+0x2b8>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d103      	bne.n	8003146 <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800313e:	4a76      	ldr	r2, [pc, #472]	; (8003318 <HAL_FDCAN_Init+0x2bc>)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	7c1b      	ldrb	r3, [r3, #16]
 800314a:	2b01      	cmp	r3, #1
 800314c:	d108      	bne.n	8003160 <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	699a      	ldr	r2, [r3, #24]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2140      	movs	r1, #64	; 0x40
 800315a:	438a      	bics	r2, r1
 800315c:	619a      	str	r2, [r3, #24]
 800315e:	e007      	b.n	8003170 <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	699a      	ldr	r2, [r3, #24]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2140      	movs	r1, #64	; 0x40
 800316c:	430a      	orrs	r2, r1
 800316e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	7c5b      	ldrb	r3, [r3, #17]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d109      	bne.n	800318c <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	699a      	ldr	r2, [r3, #24]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2180      	movs	r1, #128	; 0x80
 8003184:	01c9      	lsls	r1, r1, #7
 8003186:	430a      	orrs	r2, r1
 8003188:	619a      	str	r2, [r3, #24]
 800318a:	e007      	b.n	800319c <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	699a      	ldr	r2, [r3, #24]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4961      	ldr	r1, [pc, #388]	; (800331c <HAL_FDCAN_Init+0x2c0>)
 8003198:	400a      	ands	r2, r1
 800319a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	7c9b      	ldrb	r3, [r3, #18]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d108      	bne.n	80031b6 <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	699a      	ldr	r2, [r3, #24]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	495c      	ldr	r1, [pc, #368]	; (8003320 <HAL_FDCAN_Init+0x2c4>)
 80031b0:	400a      	ands	r2, r1
 80031b2:	619a      	str	r2, [r3, #24]
 80031b4:	e008      	b.n	80031c8 <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	699a      	ldr	r2, [r3, #24]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2180      	movs	r1, #128	; 0x80
 80031c2:	0149      	lsls	r1, r1, #5
 80031c4:	430a      	orrs	r2, r1
 80031c6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	699b      	ldr	r3, [r3, #24]
 80031ce:	4a55      	ldr	r2, [pc, #340]	; (8003324 <HAL_FDCAN_Init+0x2c8>)
 80031d0:	4013      	ands	r3, r2
 80031d2:	0019      	movs	r1, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	430a      	orrs	r2, r1
 80031de:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	699a      	ldr	r2, [r3, #24]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	21a4      	movs	r1, #164	; 0xa4
 80031ec:	438a      	bics	r2, r1
 80031ee:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	691a      	ldr	r2, [r3, #16]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2110      	movs	r1, #16
 80031fc:	438a      	bics	r2, r1
 80031fe:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	2b01      	cmp	r3, #1
 8003206:	d108      	bne.n	800321a <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	699a      	ldr	r2, [r3, #24]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2104      	movs	r1, #4
 8003214:	430a      	orrs	r2, r1
 8003216:	619a      	str	r2, [r3, #24]
 8003218:	e02c      	b.n	8003274 <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d028      	beq.n	8003274 <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	2b02      	cmp	r3, #2
 8003228:	d01c      	beq.n	8003264 <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	699a      	ldr	r2, [r3, #24]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2180      	movs	r1, #128	; 0x80
 8003236:	430a      	orrs	r2, r1
 8003238:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	691a      	ldr	r2, [r3, #16]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2110      	movs	r1, #16
 8003246:	430a      	orrs	r2, r1
 8003248:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	2b03      	cmp	r3, #3
 8003250:	d110      	bne.n	8003274 <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	699a      	ldr	r2, [r3, #24]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2120      	movs	r1, #32
 800325e:	430a      	orrs	r2, r1
 8003260:	619a      	str	r2, [r3, #24]
 8003262:	e007      	b.n	8003274 <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	699a      	ldr	r2, [r3, #24]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2120      	movs	r1, #32
 8003270:	430a      	orrs	r2, r1
 8003272:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	3b01      	subs	r3, #1
 800327a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	69db      	ldr	r3, [r3, #28]
 8003280:	3b01      	subs	r3, #1
 8003282:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003284:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6a1b      	ldr	r3, [r3, #32]
 800328a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800328c:	431a      	orrs	r2, r3
 800328e:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	695b      	ldr	r3, [r3, #20]
 8003294:	3b01      	subs	r3, #1
 8003296:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800329c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800329e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	689a      	ldr	r2, [r3, #8]
 80032a4:	23c0      	movs	r3, #192	; 0xc0
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d115      	bne.n	80032d8 <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b6:	3b01      	subs	r3, #1
 80032b8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80032ba:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c0:	3b01      	subs	r3, #1
 80032c2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80032c4:	431a      	orrs	r2, r3
 80032c6:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032cc:	3b01      	subs	r3, #1
 80032ce:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80032d4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80032d6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	22c0      	movs	r2, #192	; 0xc0
 80032de:	5899      	ldr	r1, [r3, r2]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	430a      	orrs	r2, r1
 80032ea:	21c0      	movs	r1, #192	; 0xc0
 80032ec:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	0018      	movs	r0, r3
 80032f2:	f000 fc37 	bl	8003b64 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	225c      	movs	r2, #92	; 0x5c
 8003306:	2101      	movs	r1, #1
 8003308:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800330a:	2300      	movs	r3, #0
}
 800330c:	0018      	movs	r0, r3
 800330e:	46bd      	mov	sp, r7
 8003310:	b004      	add	sp, #16
 8003312:	bd80      	pop	{r7, pc}
 8003314:	40006400 	.word	0x40006400
 8003318:	40006500 	.word	0x40006500
 800331c:	ffffbfff 	.word	0xffffbfff
 8003320:	ffffefff 	.word	0xffffefff
 8003324:	fffffcff 	.word	0xfffffcff

08003328 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]
 8003334:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	225c      	movs	r2, #92	; 0x5c
 800333a:	5c9b      	ldrb	r3, [r3, r2]
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b01      	cmp	r3, #1
 8003340:	d117      	bne.n	8003372 <HAL_FDCAN_ConfigGlobalFilter+0x4a>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2280      	movs	r2, #128	; 0x80
 8003348:	589b      	ldr	r3, [r3, r2]
 800334a:	223f      	movs	r2, #63	; 0x3f
 800334c:	4393      	bics	r3, r2
 800334e:	0019      	movs	r1, r3
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	011a      	lsls	r2, r3, #4
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	431a      	orrs	r2, r3
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	431a      	orrs	r2, r3
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	431a      	orrs	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	430a      	orrs	r2, r1
 800336a:	2180      	movs	r1, #128	; 0x80
 800336c:	505a      	str	r2, [r3, r1]
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 800336e:	2300      	movs	r3, #0
 8003370:	e006      	b.n	8003380 <HAL_FDCAN_ConfigGlobalFilter+0x58>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003376:	2204      	movs	r2, #4
 8003378:	431a      	orrs	r2, r3
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
  }
}
 8003380:	0018      	movs	r0, r3
 8003382:	46bd      	mov	sp, r7
 8003384:	b004      	add	sp, #16
 8003386:	bd80      	pop	{r7, pc}

08003388 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	225c      	movs	r2, #92	; 0x5c
 8003394:	5c9b      	ldrb	r3, [r3, r2]
 8003396:	b2db      	uxtb	r3, r3
 8003398:	2b01      	cmp	r3, #1
 800339a:	d110      	bne.n	80033be <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	225c      	movs	r2, #92	; 0x5c
 80033a0:	2102      	movs	r1, #2
 80033a2:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	699a      	ldr	r2, [r3, #24]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2101      	movs	r1, #1
 80033b0:	438a      	bics	r2, r1
 80033b2:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 80033ba:	2300      	movs	r3, #0
 80033bc:	e006      	b.n	80033cc <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033c2:	2204      	movs	r2, #4
 80033c4:	431a      	orrs	r2, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
  }
}
 80033cc:	0018      	movs	r0, r3
 80033ce:	46bd      	mov	sp, r7
 80033d0:	b002      	add	sp, #8
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b086      	sub	sp, #24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	225c      	movs	r2, #92	; 0x5c
 80033e4:	5c9b      	ldrb	r3, [r3, r2]
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d12d      	bne.n	8003448 <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	22c4      	movs	r2, #196	; 0xc4
 80033f2:	589a      	ldr	r2, [r3, r2]
 80033f4:	2380      	movs	r3, #128	; 0x80
 80033f6:	039b      	lsls	r3, r3, #14
 80033f8:	4013      	ands	r3, r2
 80033fa:	d008      	beq.n	800340e <HAL_FDCAN_AddMessageToTxFifoQ+0x3a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003400:	2280      	movs	r2, #128	; 0x80
 8003402:	0092      	lsls	r2, r2, #2
 8003404:	431a      	orrs	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e023      	b.n	8003456 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	22c4      	movs	r2, #196	; 0xc4
 8003414:	589b      	ldr	r3, [r3, r2]
 8003416:	0c1b      	lsrs	r3, r3, #16
 8003418:	2203      	movs	r2, #3
 800341a:	4013      	ands	r3, r2
 800341c:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	68b9      	ldr	r1, [r7, #8]
 8003424:	68f8      	ldr	r0, [r7, #12]
 8003426:	f000 fc09 	bl	8003c3c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2101      	movs	r1, #1
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	4091      	lsls	r1, r2
 8003434:	000a      	movs	r2, r1
 8003436:	21cc      	movs	r1, #204	; 0xcc
 8003438:	505a      	str	r2, [r3, r1]

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800343a:	2201      	movs	r2, #1
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	409a      	lsls	r2, r3
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8003444:	2300      	movs	r3, #0
 8003446:	e006      	b.n	8003456 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800344c:	2208      	movs	r2, #8
 800344e:	431a      	orrs	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
  }
}
 8003456:	0018      	movs	r0, r3
 8003458:	46bd      	mov	sp, r7
 800345a:	b006      	add	sp, #24
 800345c:	bd80      	pop	{r7, pc}
	...

08003460 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b08a      	sub	sp, #40	; 0x28
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
 800346c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800346e:	201b      	movs	r0, #27
 8003470:	183b      	adds	r3, r7, r0
 8003472:	68fa      	ldr	r2, [r7, #12]
 8003474:	215c      	movs	r1, #92	; 0x5c
 8003476:	5c52      	ldrb	r2, [r2, r1]
 8003478:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800347a:	183b      	adds	r3, r7, r0
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	2b02      	cmp	r3, #2
 8003480:	d000      	beq.n	8003484 <HAL_FDCAN_GetRxMessage+0x24>
 8003482:	e0c1      	b.n	8003608 <HAL_FDCAN_GetRxMessage+0x1a8>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	2b40      	cmp	r3, #64	; 0x40
 8003488:	d121      	bne.n	80034ce <HAL_FDCAN_GetRxMessage+0x6e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2290      	movs	r2, #144	; 0x90
 8003490:	589b      	ldr	r3, [r3, r2]
 8003492:	220f      	movs	r2, #15
 8003494:	4013      	ands	r3, r2
 8003496:	d108      	bne.n	80034aa <HAL_FDCAN_GetRxMessage+0x4a>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800349c:	2280      	movs	r2, #128	; 0x80
 800349e:	0052      	lsls	r2, r2, #1
 80034a0:	431a      	orrs	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e0b5      	b.n	8003616 <HAL_FDCAN_GetRxMessage+0x1b6>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2290      	movs	r2, #144	; 0x90
 80034b0:	589b      	ldr	r3, [r3, r2]
 80034b2:	0a1b      	lsrs	r3, r3, #8
 80034b4:	2203      	movs	r2, #3
 80034b6:	4013      	ands	r3, r2
 80034b8:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80034be:	69fa      	ldr	r2, [r7, #28]
 80034c0:	0013      	movs	r3, r2
 80034c2:	00db      	lsls	r3, r3, #3
 80034c4:	189b      	adds	r3, r3, r2
 80034c6:	00db      	lsls	r3, r3, #3
 80034c8:	18cb      	adds	r3, r1, r3
 80034ca:	627b      	str	r3, [r7, #36]	; 0x24
 80034cc:	e020      	b.n	8003510 <HAL_FDCAN_GetRxMessage+0xb0>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2298      	movs	r2, #152	; 0x98
 80034d4:	589b      	ldr	r3, [r3, r2]
 80034d6:	220f      	movs	r2, #15
 80034d8:	4013      	ands	r3, r2
 80034da:	d108      	bne.n	80034ee <HAL_FDCAN_GetRxMessage+0x8e>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034e0:	2280      	movs	r2, #128	; 0x80
 80034e2:	0052      	lsls	r2, r2, #1
 80034e4:	431a      	orrs	r2, r3
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e093      	b.n	8003616 <HAL_FDCAN_GetRxMessage+0x1b6>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2298      	movs	r2, #152	; 0x98
 80034f4:	589b      	ldr	r3, [r3, r2]
 80034f6:	0a1b      	lsrs	r3, r3, #8
 80034f8:	2203      	movs	r2, #3
 80034fa:	4013      	ands	r3, r2
 80034fc:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003502:	69fa      	ldr	r2, [r7, #28]
 8003504:	0013      	movs	r3, r2
 8003506:	00db      	lsls	r3, r3, #3
 8003508:	189b      	adds	r3, r3, r2
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	18cb      	adds	r3, r1, r3
 800350e:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8003510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	2380      	movs	r3, #128	; 0x80
 8003516:	05db      	lsls	r3, r3, #23
 8003518:	401a      	ands	r2, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d107      	bne.n	8003536 <HAL_FDCAN_GetRxMessage+0xd6>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8003526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	0c9b      	lsrs	r3, r3, #18
 800352c:	055b      	lsls	r3, r3, #21
 800352e:	0d5a      	lsrs	r2, r3, #21
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	601a      	str	r2, [r3, #0]
 8003534:	e005      	b.n	8003542 <HAL_FDCAN_GetRxMessage+0xe2>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8003536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	00db      	lsls	r3, r3, #3
 800353c:	08da      	lsrs	r2, r3, #3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8003542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	2380      	movs	r3, #128	; 0x80
 8003548:	059b      	lsls	r3, r3, #22
 800354a:	401a      	ands	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8003550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	0fdb      	lsrs	r3, r3, #31
 8003556:	07da      	lsls	r2, r3, #31
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800355c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355e:	3304      	adds	r3, #4
 8003560:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8003562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	041b      	lsls	r3, r3, #16
 8003568:	0c1a      	lsrs	r2, r3, #16
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800356e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	23f0      	movs	r3, #240	; 0xf0
 8003574:	031b      	lsls	r3, r3, #12
 8003576:	401a      	ands	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800357c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	2380      	movs	r3, #128	; 0x80
 8003582:	035b      	lsls	r3, r3, #13
 8003584:	401a      	ands	r2, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800358a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	2380      	movs	r3, #128	; 0x80
 8003590:	039b      	lsls	r3, r3, #14
 8003592:	401a      	ands	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8003598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	0e1b      	lsrs	r3, r3, #24
 800359e:	227f      	movs	r2, #127	; 0x7f
 80035a0:	401a      	ands	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80035a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	0fda      	lsrs	r2, r3, #31
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80035b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b2:	3304      	adds	r3, #4
 80035b4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80035b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b8:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80035ba:	2300      	movs	r3, #0
 80035bc:	623b      	str	r3, [r7, #32]
 80035be:	e00a      	b.n	80035d6 <HAL_FDCAN_GetRxMessage+0x176>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80035c0:	697a      	ldr	r2, [r7, #20]
 80035c2:	6a3b      	ldr	r3, [r7, #32]
 80035c4:	18d2      	adds	r2, r2, r3
 80035c6:	6839      	ldr	r1, [r7, #0]
 80035c8:	6a3b      	ldr	r3, [r7, #32]
 80035ca:	18cb      	adds	r3, r1, r3
 80035cc:	7812      	ldrb	r2, [r2, #0]
 80035ce:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80035d0:	6a3b      	ldr	r3, [r7, #32]
 80035d2:	3301      	adds	r3, #1
 80035d4:	623b      	str	r3, [r7, #32]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	0c1b      	lsrs	r3, r3, #16
 80035dc:	4a10      	ldr	r2, [pc, #64]	; (8003620 <HAL_FDCAN_GetRxMessage+0x1c0>)
 80035de:	5cd3      	ldrb	r3, [r2, r3]
 80035e0:	001a      	movs	r2, r3
 80035e2:	6a3b      	ldr	r3, [r7, #32]
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d3eb      	bcc.n	80035c0 <HAL_FDCAN_GetRxMessage+0x160>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	2b40      	cmp	r3, #64	; 0x40
 80035ec:	d105      	bne.n	80035fa <HAL_FDCAN_GetRxMessage+0x19a>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2194      	movs	r1, #148	; 0x94
 80035f4:	69fa      	ldr	r2, [r7, #28]
 80035f6:	505a      	str	r2, [r3, r1]
 80035f8:	e004      	b.n	8003604 <HAL_FDCAN_GetRxMessage+0x1a4>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	219c      	movs	r1, #156	; 0x9c
 8003600:	69fa      	ldr	r2, [r7, #28]
 8003602:	505a      	str	r2, [r3, r1]
    }

    /* Return function status */
    return HAL_OK;
 8003604:	2300      	movs	r3, #0
 8003606:	e006      	b.n	8003616 <HAL_FDCAN_GetRxMessage+0x1b6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800360c:	2208      	movs	r2, #8
 800360e:	431a      	orrs	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
  }
}
 8003616:	0018      	movs	r0, r3
 8003618:	46bd      	mov	sp, r7
 800361a:	b00a      	add	sp, #40	; 0x28
 800361c:	bd80      	pop	{r7, pc}
 800361e:	46c0      	nop			; (mov r8, r8)
 8003620:	080079dc 	.word	0x080079dc

08003624 <HAL_FDCAN_ConfigInterruptLines>:
  * @param  InterruptLine Interrupt line.
  *         This parameter can be a value of @arg FDCAN_Interrupt_Line.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigInterruptLines(FDCAN_HandleTypeDef *hfdcan, uint32_t ITList, uint32_t InterruptLine)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b086      	sub	sp, #24
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003630:	2017      	movs	r0, #23
 8003632:	183b      	adds	r3, r7, r0
 8003634:	68fa      	ldr	r2, [r7, #12]
 8003636:	215c      	movs	r1, #92	; 0x5c
 8003638:	5c52      	ldrb	r2, [r2, r1]
 800363a:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT_GROUP(ITList));
  assert_param(IS_FDCAN_IT_LINE(InterruptLine));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800363c:	0002      	movs	r2, r0
 800363e:	18bb      	adds	r3, r7, r2
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d003      	beq.n	800364e <HAL_FDCAN_ConfigInterruptLines+0x2a>
 8003646:	18bb      	adds	r3, r7, r2
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	2b02      	cmp	r3, #2
 800364c:	d116      	bne.n	800367c <HAL_FDCAN_ConfigInterruptLines+0x58>
  {
    /* Assign list of interrupts to the selected line */
    if (InterruptLine == FDCAN_INTERRUPT_LINE0)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2b01      	cmp	r3, #1
 8003652:	d109      	bne.n	8003668 <HAL_FDCAN_ConfigInterruptLines+0x44>
    {
      CLEAR_BIT(hfdcan->Instance->ILS, ITList);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	43d9      	mvns	r1, r3
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	400a      	ands	r2, r1
 8003664:	659a      	str	r2, [r3, #88]	; 0x58
 8003666:	e007      	b.n	8003678 <HAL_FDCAN_ConfigInterruptLines+0x54>
    }
    else /* InterruptLine == FDCAN_INTERRUPT_LINE1 */
    {
      SET_BIT(hfdcan->Instance->ILS, ITList);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	430a      	orrs	r2, r1
 8003676:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8003678:	2300      	movs	r3, #0
 800367a:	e006      	b.n	800368a <HAL_FDCAN_ConfigInterruptLines+0x66>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003680:	2202      	movs	r2, #2
 8003682:	431a      	orrs	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
  }
}
 800368a:	0018      	movs	r0, r3
 800368c:	46bd      	mov	sp, r7
 800368e:	b006      	add	sp, #24
 8003690:	bd80      	pop	{r7, pc}

08003692 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b086      	sub	sp, #24
 8003696:	af00      	add	r7, sp, #0
 8003698:	60f8      	str	r0, [r7, #12]
 800369a:	60b9      	str	r1, [r7, #8]
 800369c:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800369e:	2017      	movs	r0, #23
 80036a0:	183b      	adds	r3, r7, r0
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	215c      	movs	r1, #92	; 0x5c
 80036a6:	5c52      	ldrb	r2, [r2, r1]
 80036a8:	701a      	strb	r2, [r3, #0]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80036aa:	0002      	movs	r2, r0
 80036ac:	18bb      	adds	r3, r7, r2
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d004      	beq.n	80036be <HAL_FDCAN_ActivateNotification+0x2c>
 80036b4:	18bb      	adds	r3, r7, r2
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	2b02      	cmp	r3, #2
 80036ba:	d000      	beq.n	80036be <HAL_FDCAN_ActivateNotification+0x2c>
 80036bc:	e0b4      	b.n	8003828 <HAL_FDCAN_ActivateNotification+0x196>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c4:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	2207      	movs	r2, #7
 80036ca:	4013      	ands	r3, r2
 80036cc:	d003      	beq.n	80036d6 <HAL_FDCAN_ActivateNotification+0x44>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	2201      	movs	r2, #1
 80036d2:	4013      	ands	r3, r2
 80036d4:	d034      	beq.n	8003740 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	2238      	movs	r2, #56	; 0x38
 80036da:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80036dc:	d003      	beq.n	80036e6 <HAL_FDCAN_ActivateNotification+0x54>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	2202      	movs	r2, #2
 80036e2:	4013      	ands	r3, r2
 80036e4:	d02c      	beq.n	8003740 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80036e6:	68ba      	ldr	r2, [r7, #8]
 80036e8:	23e0      	movs	r3, #224	; 0xe0
 80036ea:	005b      	lsls	r3, r3, #1
 80036ec:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80036ee:	d003      	beq.n	80036f8 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	2204      	movs	r2, #4
 80036f4:	4013      	ands	r3, r2
 80036f6:	d023      	beq.n	8003740 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80036f8:	68ba      	ldr	r2, [r7, #8]
 80036fa:	23f0      	movs	r3, #240	; 0xf0
 80036fc:	015b      	lsls	r3, r3, #5
 80036fe:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003700:	d003      	beq.n	800370a <HAL_FDCAN_ActivateNotification+0x78>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	2208      	movs	r2, #8
 8003706:	4013      	ands	r3, r2
 8003708:	d01a      	beq.n	8003740 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800370a:	68ba      	ldr	r2, [r7, #8]
 800370c:	23e0      	movs	r3, #224	; 0xe0
 800370e:	021b      	lsls	r3, r3, #8
 8003710:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003712:	d003      	beq.n	800371c <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	2210      	movs	r2, #16
 8003718:	4013      	ands	r3, r2
 800371a:	d011      	beq.n	8003740 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	23c0      	movs	r3, #192	; 0xc0
 8003720:	029b      	lsls	r3, r3, #10
 8003722:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003724:	d003      	beq.n	800372e <HAL_FDCAN_ActivateNotification+0x9c>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	2220      	movs	r2, #32
 800372a:	4013      	ands	r3, r2
 800372c:	d008      	beq.n	8003740 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800372e:	68ba      	ldr	r2, [r7, #8]
 8003730:	23fc      	movs	r3, #252	; 0xfc
 8003732:	041b      	lsls	r3, r3, #16
 8003734:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003736:	d00b      	beq.n	8003750 <HAL_FDCAN_ActivateNotification+0xbe>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	2240      	movs	r2, #64	; 0x40
 800373c:	4013      	ands	r3, r2
 800373e:	d107      	bne.n	8003750 <HAL_FDCAN_ActivateNotification+0xbe>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2101      	movs	r1, #1
 800374c:	430a      	orrs	r2, r1
 800374e:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	2207      	movs	r2, #7
 8003754:	4013      	ands	r3, r2
 8003756:	d003      	beq.n	8003760 <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	2201      	movs	r2, #1
 800375c:	4013      	ands	r3, r2
 800375e:	d134      	bne.n	80037ca <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	2238      	movs	r2, #56	; 0x38
 8003764:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003766:	d003      	beq.n	8003770 <HAL_FDCAN_ActivateNotification+0xde>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	2202      	movs	r2, #2
 800376c:	4013      	ands	r3, r2
 800376e:	d12c      	bne.n	80037ca <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8003770:	68ba      	ldr	r2, [r7, #8]
 8003772:	23e0      	movs	r3, #224	; 0xe0
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003778:	d003      	beq.n	8003782 <HAL_FDCAN_ActivateNotification+0xf0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	2204      	movs	r2, #4
 800377e:	4013      	ands	r3, r2
 8003780:	d123      	bne.n	80037ca <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003782:	68ba      	ldr	r2, [r7, #8]
 8003784:	23f0      	movs	r3, #240	; 0xf0
 8003786:	015b      	lsls	r3, r3, #5
 8003788:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800378a:	d003      	beq.n	8003794 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	2208      	movs	r2, #8
 8003790:	4013      	ands	r3, r2
 8003792:	d11a      	bne.n	80037ca <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003794:	68ba      	ldr	r2, [r7, #8]
 8003796:	23e0      	movs	r3, #224	; 0xe0
 8003798:	021b      	lsls	r3, r3, #8
 800379a:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800379c:	d003      	beq.n	80037a6 <HAL_FDCAN_ActivateNotification+0x114>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	2210      	movs	r2, #16
 80037a2:	4013      	ands	r3, r2
 80037a4:	d111      	bne.n	80037ca <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80037a6:	68ba      	ldr	r2, [r7, #8]
 80037a8:	23c0      	movs	r3, #192	; 0xc0
 80037aa:	029b      	lsls	r3, r3, #10
 80037ac:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80037ae:	d003      	beq.n	80037b8 <HAL_FDCAN_ActivateNotification+0x126>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	2220      	movs	r2, #32
 80037b4:	4013      	ands	r3, r2
 80037b6:	d108      	bne.n	80037ca <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	23fc      	movs	r3, #252	; 0xfc
 80037bc:	041b      	lsls	r3, r3, #16
 80037be:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80037c0:	d00b      	beq.n	80037da <HAL_FDCAN_ActivateNotification+0x148>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	2240      	movs	r2, #64	; 0x40
 80037c6:	4013      	ands	r3, r2
 80037c8:	d007      	beq.n	80037da <HAL_FDCAN_ActivateNotification+0x148>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2102      	movs	r1, #2
 80037d6:	430a      	orrs	r2, r1
 80037d8:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	2280      	movs	r2, #128	; 0x80
 80037de:	4013      	ands	r3, r2
 80037e0:	d009      	beq.n	80037f6 <HAL_FDCAN_ActivateNotification+0x164>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	22dc      	movs	r2, #220	; 0xdc
 80037e8:	5899      	ldr	r1, [r3, r2]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	430a      	orrs	r2, r1
 80037f2:	21dc      	movs	r1, #220	; 0xdc
 80037f4:	505a      	str	r2, [r3, r1]
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80037f6:	68ba      	ldr	r2, [r7, #8]
 80037f8:	2380      	movs	r3, #128	; 0x80
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	4013      	ands	r3, r2
 80037fe:	d009      	beq.n	8003814 <HAL_FDCAN_ActivateNotification+0x182>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	22e0      	movs	r2, #224	; 0xe0
 8003806:	5899      	ldr	r1, [r3, r2]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	430a      	orrs	r2, r1
 8003810:	21e0      	movs	r1, #224	; 0xe0
 8003812:	505a      	str	r2, [r3, r1]
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	68ba      	ldr	r2, [r7, #8]
 8003820:	430a      	orrs	r2, r1
 8003822:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8003824:	2300      	movs	r3, #0
 8003826:	e006      	b.n	8003836 <HAL_FDCAN_ActivateNotification+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800382c:	2202      	movs	r2, #2
 800382e:	431a      	orrs	r2, r3
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
  }
}
 8003836:	0018      	movs	r0, r3
 8003838:	46bd      	mov	sp, r7
 800383a:	b006      	add	sp, #24
 800383c:	bd80      	pop	{r7, pc}

0800383e <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800383e:	b580      	push	{r7, lr}
 8003840:	b08c      	sub	sp, #48	; 0x30
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800384c:	23e0      	movs	r3, #224	; 0xe0
 800384e:	015b      	lsls	r3, r3, #5
 8003850:	4013      	ands	r3, r2
 8003852:	62fb      	str	r3, [r7, #44]	; 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800385a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800385c:	4013      	ands	r3, r2
 800385e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003866:	2207      	movs	r2, #7
 8003868:	4013      	ands	r3, r2
 800386a:	62bb      	str	r3, [r7, #40]	; 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003874:	4013      	ands	r3, r2
 8003876:	62bb      	str	r3, [r7, #40]	; 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800387e:	2238      	movs	r2, #56	; 0x38
 8003880:	4013      	ands	r3, r2
 8003882:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800388a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388c:	4013      	ands	r3, r2
 800388e:	627b      	str	r3, [r7, #36]	; 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003896:	23f1      	movs	r3, #241	; 0xf1
 8003898:	041b      	lsls	r3, r3, #16
 800389a:	4013      	ands	r3, r2
 800389c:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80038a4:	6a3b      	ldr	r3, [r7, #32]
 80038a6:	4013      	ands	r3, r2
 80038a8:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80038b0:	23e0      	movs	r3, #224	; 0xe0
 80038b2:	031b      	lsls	r3, r3, #12
 80038b4:	4013      	ands	r3, r2
 80038b6:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	4013      	ands	r3, r2
 80038c2:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ca:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038d2:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	099b      	lsrs	r3, r3, #6
 80038d8:	001a      	movs	r2, r3
 80038da:	2301      	movs	r3, #1
 80038dc:	4013      	ands	r3, r2
 80038de:	d00d      	beq.n	80038fc <HAL_FDCAN_IRQHandler+0xbe>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	099b      	lsrs	r3, r3, #6
 80038e4:	001a      	movs	r2, r3
 80038e6:	2301      	movs	r3, #1
 80038e8:	4013      	ands	r3, r2
 80038ea:	d007      	beq.n	80038fc <HAL_FDCAN_IRQHandler+0xbe>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2240      	movs	r2, #64	; 0x40
 80038f2:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	0018      	movs	r0, r3
 80038f8:	f000 f91b 	bl	8003b32 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	0a1b      	lsrs	r3, r3, #8
 8003900:	001a      	movs	r2, r3
 8003902:	2301      	movs	r3, #1
 8003904:	4013      	ands	r3, r2
 8003906:	d01c      	beq.n	8003942 <HAL_FDCAN_IRQHandler+0x104>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	0a1b      	lsrs	r3, r3, #8
 800390c:	001a      	movs	r2, r3
 800390e:	2301      	movs	r3, #1
 8003910:	4013      	ands	r3, r2
 8003912:	d016      	beq.n	8003942 <HAL_FDCAN_IRQHandler+0x104>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	22d8      	movs	r2, #216	; 0xd8
 800391a:	589b      	ldr	r3, [r3, r2]
 800391c:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	22e0      	movs	r2, #224	; 0xe0
 8003924:	589a      	ldr	r2, [r3, r2]
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	4013      	ands	r3, r2
 800392a:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2280      	movs	r2, #128	; 0x80
 8003932:	0052      	lsls	r2, r2, #1
 8003934:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	0011      	movs	r1, r2
 800393c:	0018      	movs	r0, r3
 800393e:	f000 f8df 	bl	8003b00 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8003942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003944:	2b00      	cmp	r3, #0
 8003946:	d009      	beq.n	800395c <HAL_FDCAN_IRQHandler+0x11e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800394e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8003950:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	0011      	movs	r1, r2
 8003956:	0018      	movs	r0, r3
 8003958:	f000 f8b8 	bl	8003acc <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800395c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800395e:	2b00      	cmp	r3, #0
 8003960:	d009      	beq.n	8003976 <HAL_FDCAN_IRQHandler+0x138>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003968:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800396a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	0011      	movs	r1, r2
 8003970:	0018      	movs	r0, r3
 8003972:	f7fd fcf7 	bl	8001364 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8003976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003978:	2b00      	cmp	r3, #0
 800397a:	d009      	beq.n	8003990 <HAL_FDCAN_IRQHandler+0x152>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003982:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8003984:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	0011      	movs	r1, r2
 800398a:	0018      	movs	r0, r3
 800398c:	f7fd fd34 	bl	80013f8 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	0a5b      	lsrs	r3, r3, #9
 8003994:	001a      	movs	r2, r3
 8003996:	2301      	movs	r3, #1
 8003998:	4013      	ands	r3, r2
 800399a:	d00e      	beq.n	80039ba <HAL_FDCAN_IRQHandler+0x17c>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800399c:	69bb      	ldr	r3, [r7, #24]
 800399e:	0a5b      	lsrs	r3, r3, #9
 80039a0:	001a      	movs	r2, r3
 80039a2:	2301      	movs	r3, #1
 80039a4:	4013      	ands	r3, r2
 80039a6:	d008      	beq.n	80039ba <HAL_FDCAN_IRQHandler+0x17c>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2280      	movs	r2, #128	; 0x80
 80039ae:	0092      	lsls	r2, r2, #2
 80039b0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	0018      	movs	r0, r3
 80039b6:	f000 f892 	bl	8003ade <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	09db      	lsrs	r3, r3, #7
 80039be:	001a      	movs	r2, r3
 80039c0:	2301      	movs	r3, #1
 80039c2:	4013      	ands	r3, r2
 80039c4:	d01b      	beq.n	80039fe <HAL_FDCAN_IRQHandler+0x1c0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	09db      	lsrs	r3, r3, #7
 80039ca:	001a      	movs	r2, r3
 80039cc:	2301      	movs	r3, #1
 80039ce:	4013      	ands	r3, r2
 80039d0:	d015      	beq.n	80039fe <HAL_FDCAN_IRQHandler+0x1c0>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	22d4      	movs	r2, #212	; 0xd4
 80039d8:	589b      	ldr	r3, [r3, r2]
 80039da:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	22dc      	movs	r2, #220	; 0xdc
 80039e2:	589a      	ldr	r2, [r3, r2]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	4013      	ands	r3, r2
 80039e8:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2280      	movs	r2, #128	; 0x80
 80039f0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	0011      	movs	r1, r2
 80039f8:	0018      	movs	r0, r3
 80039fa:	f000 f878 	bl	8003aee <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	0b5b      	lsrs	r3, r3, #13
 8003a02:	001a      	movs	r2, r3
 8003a04:	2301      	movs	r3, #1
 8003a06:	4013      	ands	r3, r2
 8003a08:	d00e      	beq.n	8003a28 <HAL_FDCAN_IRQHandler+0x1ea>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	0b5b      	lsrs	r3, r3, #13
 8003a0e:	001a      	movs	r2, r3
 8003a10:	2301      	movs	r3, #1
 8003a12:	4013      	ands	r3, r2
 8003a14:	d008      	beq.n	8003a28 <HAL_FDCAN_IRQHandler+0x1ea>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2280      	movs	r2, #128	; 0x80
 8003a1c:	0192      	lsls	r2, r2, #6
 8003a1e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	0018      	movs	r0, r3
 8003a24:	f000 f875 	bl	8003b12 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	0bdb      	lsrs	r3, r3, #15
 8003a2c:	001a      	movs	r2, r3
 8003a2e:	2301      	movs	r3, #1
 8003a30:	4013      	ands	r3, r2
 8003a32:	d00e      	beq.n	8003a52 <HAL_FDCAN_IRQHandler+0x214>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	0bdb      	lsrs	r3, r3, #15
 8003a38:	001a      	movs	r2, r3
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	d008      	beq.n	8003a52 <HAL_FDCAN_IRQHandler+0x214>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2280      	movs	r2, #128	; 0x80
 8003a46:	0212      	lsls	r2, r2, #8
 8003a48:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	f000 f868 	bl	8003b22 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	0b9b      	lsrs	r3, r3, #14
 8003a56:	001a      	movs	r2, r3
 8003a58:	2301      	movs	r3, #1
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	d010      	beq.n	8003a80 <HAL_FDCAN_IRQHandler+0x242>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	0b9b      	lsrs	r3, r3, #14
 8003a62:	001a      	movs	r2, r3
 8003a64:	2301      	movs	r3, #1
 8003a66:	4013      	ands	r3, r2
 8003a68:	d00a      	beq.n	8003a80 <HAL_FDCAN_IRQHandler+0x242>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2280      	movs	r2, #128	; 0x80
 8003a70:	01d2      	lsls	r2, r2, #7
 8003a72:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a78:	2280      	movs	r2, #128	; 0x80
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d009      	beq.n	8003a9a <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	69fa      	ldr	r2, [r7, #28]
 8003a8c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8003a8e:	69fa      	ldr	r2, [r7, #28]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	0011      	movs	r1, r2
 8003a94:	0018      	movs	r0, r3
 8003a96:	f000 f85c 	bl	8003b52 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8003a9a:	6a3b      	ldr	r3, [r7, #32]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d009      	beq.n	8003ab4 <HAL_FDCAN_IRQHandler+0x276>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	6a3a      	ldr	r2, [r7, #32]
 8003aa6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003aac:	6a3b      	ldr	r3, [r7, #32]
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d003      	beq.n	8003ac4 <HAL_FDCAN_IRQHandler+0x286>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	0018      	movs	r0, r3
 8003ac0:	f000 f83f 	bl	8003b42 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8003ac4:	46c0      	nop			; (mov r8, r8)
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	b00c      	add	sp, #48	; 0x30
 8003aca:	bd80      	pop	{r7, pc}

08003acc <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8003ad6:	46c0      	nop			; (mov r8, r8)
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	b002      	add	sp, #8
 8003adc:	bd80      	pop	{r7, pc}

08003ade <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003ade:	b580      	push	{r7, lr}
 8003ae0:	b082      	sub	sp, #8
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8003ae6:	46c0      	nop			; (mov r8, r8)
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	b002      	add	sp, #8
 8003aec:	bd80      	pop	{r7, pc}

08003aee <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b082      	sub	sp, #8
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
 8003af6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8003af8:	46c0      	nop			; (mov r8, r8)
 8003afa:	46bd      	mov	sp, r7
 8003afc:	b002      	add	sp, #8
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8003b0a:	46c0      	nop			; (mov r8, r8)
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	b002      	add	sp, #8
 8003b10:	bd80      	pop	{r7, pc}

08003b12 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003b12:	b580      	push	{r7, lr}
 8003b14:	b082      	sub	sp, #8
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8003b1a:	46c0      	nop			; (mov r8, r8)
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	b002      	add	sp, #8
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b082      	sub	sp, #8
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8003b2a:	46c0      	nop			; (mov r8, r8)
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	b002      	add	sp, #8
 8003b30:	bd80      	pop	{r7, pc}

08003b32 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003b32:	b580      	push	{r7, lr}
 8003b34:	b082      	sub	sp, #8
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8003b3a:	46c0      	nop			; (mov r8, r8)
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	b002      	add	sp, #8
 8003b40:	bd80      	pop	{r7, pc}

08003b42 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003b42:	b580      	push	{r7, lr}
 8003b44:	b082      	sub	sp, #8
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8003b4a:	46c0      	nop			; (mov r8, r8)
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	b002      	add	sp, #8
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b082      	sub	sp, #8
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
 8003b5a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8003b5c:	46c0      	nop			; (mov r8, r8)
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	b002      	add	sp, #8
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8003b6c:	4b2f      	ldr	r3, [pc, #188]	; (8003c2c <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 8003b6e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a2e      	ldr	r2, [pc, #184]	; (8003c30 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d105      	bne.n	8003b86 <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	22d4      	movs	r2, #212	; 0xd4
 8003b7e:	0092      	lsls	r2, r2, #2
 8003b80:	4694      	mov	ip, r2
 8003b82:	4463      	add	r3, ip
 8003b84:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	68ba      	ldr	r2, [r7, #8]
 8003b8a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2280      	movs	r2, #128	; 0x80
 8003b92:	589b      	ldr	r3, [r3, r2]
 8003b94:	4a27      	ldr	r2, [pc, #156]	; (8003c34 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8003b96:	4013      	ands	r3, r2
 8003b98:	0019      	movs	r1, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b9e:	041a      	lsls	r2, r3, #16
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	430a      	orrs	r2, r1
 8003ba6:	2180      	movs	r1, #128	; 0x80
 8003ba8:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	3370      	adds	r3, #112	; 0x70
 8003bae:	001a      	movs	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2280      	movs	r2, #128	; 0x80
 8003bba:	589b      	ldr	r3, [r3, r2]
 8003bbc:	4a1e      	ldr	r2, [pc, #120]	; (8003c38 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	0019      	movs	r1, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc6:	061a      	lsls	r2, r3, #24
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	2180      	movs	r1, #128	; 0x80
 8003bd0:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	33b0      	adds	r3, #176	; 0xb0
 8003bd6:	001a      	movs	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	3389      	adds	r3, #137	; 0x89
 8003be0:	33ff      	adds	r3, #255	; 0xff
 8003be2:	001a      	movs	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	2298      	movs	r2, #152	; 0x98
 8003bec:	0092      	lsls	r2, r2, #2
 8003bee:	189a      	adds	r2, r3, r2
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	229e      	movs	r2, #158	; 0x9e
 8003bf8:	0092      	lsls	r2, r2, #2
 8003bfa:	189a      	adds	r2, r3, r2
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	60fb      	str	r3, [r7, #12]
 8003c04:	e005      	b.n	8003c12 <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	3304      	adds	r3, #4
 8003c10:	60fb      	str	r3, [r7, #12]
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	22d4      	movs	r2, #212	; 0xd4
 8003c16:	0092      	lsls	r2, r2, #2
 8003c18:	4694      	mov	ip, r2
 8003c1a:	4463      	add	r3, ip
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d3f1      	bcc.n	8003c06 <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 8003c22:	46c0      	nop			; (mov r8, r8)
 8003c24:	46c0      	nop			; (mov r8, r8)
 8003c26:	46bd      	mov	sp, r7
 8003c28:	b004      	add	sp, #16
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	4000b400 	.word	0x4000b400
 8003c30:	40006800 	.word	0x40006800
 8003c34:	ffe0ffff 	.word	0xffe0ffff
 8003c38:	f0ffffff 	.word	0xf0ffffff

08003c3c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b088      	sub	sp, #32
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	607a      	str	r2, [r7, #4]
 8003c48:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d10a      	bne.n	8003c68 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8003c5a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003c62:	4313      	orrs	r3, r2
 8003c64:	61fb      	str	r3, [r7, #28]
 8003c66:	e00b      	b.n	8003c80 <FDCAN_CopyMessageToRAM+0x44>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003c70:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8003c76:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003c78:	2280      	movs	r2, #128	; 0x80
 8003c7a:	05d2      	lsls	r2, r2, #23
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	6a1b      	ldr	r3, [r3, #32]
 8003c84:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003c8a:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8003c90:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8003c96:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003ca4:	683a      	ldr	r2, [r7, #0]
 8003ca6:	0013      	movs	r3, r2
 8003ca8:	00db      	lsls	r3, r3, #3
 8003caa:	189b      	adds	r3, r3, r2
 8003cac:	00db      	lsls	r3, r3, #3
 8003cae:	18cb      	adds	r3, r1, r3
 8003cb0:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	69fa      	ldr	r2, [r7, #28]
 8003cb6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	3304      	adds	r3, #4
 8003cbc:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	3304      	adds	r3, #4
 8003cc8:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8003cca:	2300      	movs	r3, #0
 8003ccc:	617b      	str	r3, [r7, #20]
 8003cce:	e020      	b.n	8003d12 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	3303      	adds	r3, #3
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	18d3      	adds	r3, r2, r3
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	3302      	adds	r3, #2
 8003ce0:	6879      	ldr	r1, [r7, #4]
 8003ce2:	18cb      	adds	r3, r1, r3
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003ce8:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	3301      	adds	r3, #1
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	18cb      	adds	r3, r1, r3
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003cf6:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003cf8:	6879      	ldr	r1, [r7, #4]
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	188a      	adds	r2, r1, r2
 8003cfe:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003d00:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	3304      	adds	r3, #4
 8003d0a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	3304      	adds	r3, #4
 8003d10:	617b      	str	r3, [r7, #20]
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	0c1b      	lsrs	r3, r3, #16
 8003d18:	4a05      	ldr	r2, [pc, #20]	; (8003d30 <FDCAN_CopyMessageToRAM+0xf4>)
 8003d1a:	5cd3      	ldrb	r3, [r2, r3]
 8003d1c:	001a      	movs	r2, r3
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d3d5      	bcc.n	8003cd0 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8003d24:	46c0      	nop			; (mov r8, r8)
 8003d26:	46c0      	nop			; (mov r8, r8)
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	b008      	add	sp, #32
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	46c0      	nop			; (mov r8, r8)
 8003d30:	080079dc 	.word	0x080079dc

08003d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b086      	sub	sp, #24
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d42:	e14d      	b.n	8003fe0 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2101      	movs	r1, #1
 8003d4a:	697a      	ldr	r2, [r7, #20]
 8003d4c:	4091      	lsls	r1, r2
 8003d4e:	000a      	movs	r2, r1
 8003d50:	4013      	ands	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d100      	bne.n	8003d5c <HAL_GPIO_Init+0x28>
 8003d5a:	e13e      	b.n	8003fda <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	2203      	movs	r2, #3
 8003d62:	4013      	ands	r3, r2
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d005      	beq.n	8003d74 <HAL_GPIO_Init+0x40>
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	2203      	movs	r2, #3
 8003d6e:	4013      	ands	r3, r2
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d130      	bne.n	8003dd6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	005b      	lsls	r3, r3, #1
 8003d7e:	2203      	movs	r2, #3
 8003d80:	409a      	lsls	r2, r3
 8003d82:	0013      	movs	r3, r2
 8003d84:	43da      	mvns	r2, r3
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	4013      	ands	r3, r2
 8003d8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	68da      	ldr	r2, [r3, #12]
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	409a      	lsls	r2, r3
 8003d96:	0013      	movs	r3, r2
 8003d98:	693a      	ldr	r2, [r7, #16]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003daa:	2201      	movs	r2, #1
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	409a      	lsls	r2, r3
 8003db0:	0013      	movs	r3, r2
 8003db2:	43da      	mvns	r2, r3
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	4013      	ands	r3, r2
 8003db8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	091b      	lsrs	r3, r3, #4
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	401a      	ands	r2, r3
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	409a      	lsls	r2, r3
 8003dc8:	0013      	movs	r3, r2
 8003dca:	693a      	ldr	r2, [r7, #16]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	2203      	movs	r2, #3
 8003ddc:	4013      	ands	r3, r2
 8003dde:	2b03      	cmp	r3, #3
 8003de0:	d017      	beq.n	8003e12 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	005b      	lsls	r3, r3, #1
 8003dec:	2203      	movs	r2, #3
 8003dee:	409a      	lsls	r2, r3
 8003df0:	0013      	movs	r3, r2
 8003df2:	43da      	mvns	r2, r3
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	4013      	ands	r3, r2
 8003df8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	689a      	ldr	r2, [r3, #8]
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	005b      	lsls	r3, r3, #1
 8003e02:	409a      	lsls	r2, r3
 8003e04:	0013      	movs	r3, r2
 8003e06:	693a      	ldr	r2, [r7, #16]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	693a      	ldr	r2, [r7, #16]
 8003e10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	2203      	movs	r2, #3
 8003e18:	4013      	ands	r3, r2
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d123      	bne.n	8003e66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	08da      	lsrs	r2, r3, #3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	3208      	adds	r2, #8
 8003e26:	0092      	lsls	r2, r2, #2
 8003e28:	58d3      	ldr	r3, [r2, r3]
 8003e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	2207      	movs	r2, #7
 8003e30:	4013      	ands	r3, r2
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	220f      	movs	r2, #15
 8003e36:	409a      	lsls	r2, r3
 8003e38:	0013      	movs	r3, r2
 8003e3a:	43da      	mvns	r2, r3
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	4013      	ands	r3, r2
 8003e40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	691a      	ldr	r2, [r3, #16]
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	2107      	movs	r1, #7
 8003e4a:	400b      	ands	r3, r1
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	409a      	lsls	r2, r3
 8003e50:	0013      	movs	r3, r2
 8003e52:	693a      	ldr	r2, [r7, #16]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	08da      	lsrs	r2, r3, #3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	3208      	adds	r2, #8
 8003e60:	0092      	lsls	r2, r2, #2
 8003e62:	6939      	ldr	r1, [r7, #16]
 8003e64:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	005b      	lsls	r3, r3, #1
 8003e70:	2203      	movs	r2, #3
 8003e72:	409a      	lsls	r2, r3
 8003e74:	0013      	movs	r3, r2
 8003e76:	43da      	mvns	r2, r3
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	2203      	movs	r2, #3
 8003e84:	401a      	ands	r2, r3
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	005b      	lsls	r3, r3, #1
 8003e8a:	409a      	lsls	r2, r3
 8003e8c:	0013      	movs	r3, r2
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	693a      	ldr	r2, [r7, #16]
 8003e98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	23c0      	movs	r3, #192	; 0xc0
 8003ea0:	029b      	lsls	r3, r3, #10
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	d100      	bne.n	8003ea8 <HAL_GPIO_Init+0x174>
 8003ea6:	e098      	b.n	8003fda <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003ea8:	4a53      	ldr	r2, [pc, #332]	; (8003ff8 <HAL_GPIO_Init+0x2c4>)
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	089b      	lsrs	r3, r3, #2
 8003eae:	3318      	adds	r3, #24
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	589b      	ldr	r3, [r3, r2]
 8003eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	2203      	movs	r2, #3
 8003eba:	4013      	ands	r3, r2
 8003ebc:	00db      	lsls	r3, r3, #3
 8003ebe:	220f      	movs	r2, #15
 8003ec0:	409a      	lsls	r2, r3
 8003ec2:	0013      	movs	r3, r2
 8003ec4:	43da      	mvns	r2, r3
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	23a0      	movs	r3, #160	; 0xa0
 8003ed0:	05db      	lsls	r3, r3, #23
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d019      	beq.n	8003f0a <HAL_GPIO_Init+0x1d6>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a48      	ldr	r2, [pc, #288]	; (8003ffc <HAL_GPIO_Init+0x2c8>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d013      	beq.n	8003f06 <HAL_GPIO_Init+0x1d2>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a47      	ldr	r2, [pc, #284]	; (8004000 <HAL_GPIO_Init+0x2cc>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d00d      	beq.n	8003f02 <HAL_GPIO_Init+0x1ce>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a46      	ldr	r2, [pc, #280]	; (8004004 <HAL_GPIO_Init+0x2d0>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d007      	beq.n	8003efe <HAL_GPIO_Init+0x1ca>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a45      	ldr	r2, [pc, #276]	; (8004008 <HAL_GPIO_Init+0x2d4>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d101      	bne.n	8003efa <HAL_GPIO_Init+0x1c6>
 8003ef6:	2304      	movs	r3, #4
 8003ef8:	e008      	b.n	8003f0c <HAL_GPIO_Init+0x1d8>
 8003efa:	2305      	movs	r3, #5
 8003efc:	e006      	b.n	8003f0c <HAL_GPIO_Init+0x1d8>
 8003efe:	2303      	movs	r3, #3
 8003f00:	e004      	b.n	8003f0c <HAL_GPIO_Init+0x1d8>
 8003f02:	2302      	movs	r3, #2
 8003f04:	e002      	b.n	8003f0c <HAL_GPIO_Init+0x1d8>
 8003f06:	2301      	movs	r3, #1
 8003f08:	e000      	b.n	8003f0c <HAL_GPIO_Init+0x1d8>
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	697a      	ldr	r2, [r7, #20]
 8003f0e:	2103      	movs	r1, #3
 8003f10:	400a      	ands	r2, r1
 8003f12:	00d2      	lsls	r2, r2, #3
 8003f14:	4093      	lsls	r3, r2
 8003f16:	693a      	ldr	r2, [r7, #16]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003f1c:	4936      	ldr	r1, [pc, #216]	; (8003ff8 <HAL_GPIO_Init+0x2c4>)
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	089b      	lsrs	r3, r3, #2
 8003f22:	3318      	adds	r3, #24
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f2a:	4b33      	ldr	r3, [pc, #204]	; (8003ff8 <HAL_GPIO_Init+0x2c4>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	43da      	mvns	r2, r3
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	4013      	ands	r3, r2
 8003f38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	685a      	ldr	r2, [r3, #4]
 8003f3e:	2380      	movs	r3, #128	; 0x80
 8003f40:	035b      	lsls	r3, r3, #13
 8003f42:	4013      	ands	r3, r2
 8003f44:	d003      	beq.n	8003f4e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f4e:	4b2a      	ldr	r3, [pc, #168]	; (8003ff8 <HAL_GPIO_Init+0x2c4>)
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003f54:	4b28      	ldr	r3, [pc, #160]	; (8003ff8 <HAL_GPIO_Init+0x2c4>)
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	43da      	mvns	r2, r3
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	4013      	ands	r3, r2
 8003f62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	685a      	ldr	r2, [r3, #4]
 8003f68:	2380      	movs	r3, #128	; 0x80
 8003f6a:	039b      	lsls	r3, r3, #14
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	d003      	beq.n	8003f78 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8003f70:	693a      	ldr	r2, [r7, #16]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f78:	4b1f      	ldr	r3, [pc, #124]	; (8003ff8 <HAL_GPIO_Init+0x2c4>)
 8003f7a:	693a      	ldr	r2, [r7, #16]
 8003f7c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003f7e:	4a1e      	ldr	r2, [pc, #120]	; (8003ff8 <HAL_GPIO_Init+0x2c4>)
 8003f80:	2384      	movs	r3, #132	; 0x84
 8003f82:	58d3      	ldr	r3, [r2, r3]
 8003f84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	43da      	mvns	r2, r3
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	2380      	movs	r3, #128	; 0x80
 8003f96:	029b      	lsls	r3, r3, #10
 8003f98:	4013      	ands	r3, r2
 8003f9a:	d003      	beq.n	8003fa4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003f9c:	693a      	ldr	r2, [r7, #16]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003fa4:	4914      	ldr	r1, [pc, #80]	; (8003ff8 <HAL_GPIO_Init+0x2c4>)
 8003fa6:	2284      	movs	r2, #132	; 0x84
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003fac:	4a12      	ldr	r2, [pc, #72]	; (8003ff8 <HAL_GPIO_Init+0x2c4>)
 8003fae:	2380      	movs	r3, #128	; 0x80
 8003fb0:	58d3      	ldr	r3, [r2, r3]
 8003fb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	43da      	mvns	r2, r3
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	685a      	ldr	r2, [r3, #4]
 8003fc2:	2380      	movs	r3, #128	; 0x80
 8003fc4:	025b      	lsls	r3, r3, #9
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	d003      	beq.n	8003fd2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8003fca:	693a      	ldr	r2, [r7, #16]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003fd2:	4909      	ldr	r1, [pc, #36]	; (8003ff8 <HAL_GPIO_Init+0x2c4>)
 8003fd4:	2280      	movs	r2, #128	; 0x80
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	3301      	adds	r3, #1
 8003fde:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	40da      	lsrs	r2, r3
 8003fe8:	1e13      	subs	r3, r2, #0
 8003fea:	d000      	beq.n	8003fee <HAL_GPIO_Init+0x2ba>
 8003fec:	e6aa      	b.n	8003d44 <HAL_GPIO_Init+0x10>
  }
}
 8003fee:	46c0      	nop			; (mov r8, r8)
 8003ff0:	46c0      	nop			; (mov r8, r8)
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	b006      	add	sp, #24
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	40021800 	.word	0x40021800
 8003ffc:	50000400 	.word	0x50000400
 8004000:	50000800 	.word	0x50000800
 8004004:	50000c00 	.word	0x50000c00
 8004008:	50001000 	.word	0x50001000

0800400c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	000a      	movs	r2, r1
 8004016:	1cbb      	adds	r3, r7, #2
 8004018:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	1cba      	adds	r2, r7, #2
 8004020:	8812      	ldrh	r2, [r2, #0]
 8004022:	4013      	ands	r3, r2
 8004024:	d004      	beq.n	8004030 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004026:	230f      	movs	r3, #15
 8004028:	18fb      	adds	r3, r7, r3
 800402a:	2201      	movs	r2, #1
 800402c:	701a      	strb	r2, [r3, #0]
 800402e:	e003      	b.n	8004038 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004030:	230f      	movs	r3, #15
 8004032:	18fb      	adds	r3, r7, r3
 8004034:	2200      	movs	r2, #0
 8004036:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004038:	230f      	movs	r3, #15
 800403a:	18fb      	adds	r3, r7, r3
 800403c:	781b      	ldrb	r3, [r3, #0]
}
 800403e:	0018      	movs	r0, r3
 8004040:	46bd      	mov	sp, r7
 8004042:	b004      	add	sp, #16
 8004044:	bd80      	pop	{r7, pc}

08004046 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004046:	b580      	push	{r7, lr}
 8004048:	b082      	sub	sp, #8
 800404a:	af00      	add	r7, sp, #0
 800404c:	6078      	str	r0, [r7, #4]
 800404e:	0008      	movs	r0, r1
 8004050:	0011      	movs	r1, r2
 8004052:	1cbb      	adds	r3, r7, #2
 8004054:	1c02      	adds	r2, r0, #0
 8004056:	801a      	strh	r2, [r3, #0]
 8004058:	1c7b      	adds	r3, r7, #1
 800405a:	1c0a      	adds	r2, r1, #0
 800405c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800405e:	1c7b      	adds	r3, r7, #1
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d004      	beq.n	8004070 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004066:	1cbb      	adds	r3, r7, #2
 8004068:	881a      	ldrh	r2, [r3, #0]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800406e:	e003      	b.n	8004078 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004070:	1cbb      	adds	r3, r7, #2
 8004072:	881a      	ldrh	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004078:	46c0      	nop			; (mov r8, r8)
 800407a:	46bd      	mov	sp, r7
 800407c:	b002      	add	sp, #8
 800407e:	bd80      	pop	{r7, pc}

08004080 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	000a      	movs	r2, r1
 800408a:	1cbb      	adds	r3, r7, #2
 800408c:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004094:	1cbb      	adds	r3, r7, #2
 8004096:	881b      	ldrh	r3, [r3, #0]
 8004098:	68fa      	ldr	r2, [r7, #12]
 800409a:	4013      	ands	r3, r2
 800409c:	041a      	lsls	r2, r3, #16
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	43db      	mvns	r3, r3
 80040a2:	1cb9      	adds	r1, r7, #2
 80040a4:	8809      	ldrh	r1, [r1, #0]
 80040a6:	400b      	ands	r3, r1
 80040a8:	431a      	orrs	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	619a      	str	r2, [r3, #24]
}
 80040ae:	46c0      	nop			; (mov r8, r8)
 80040b0:	46bd      	mov	sp, r7
 80040b2:	b004      	add	sp, #16
 80040b4:	bd80      	pop	{r7, pc}
	...

080040b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	0002      	movs	r2, r0
 80040c0:	1dbb      	adds	r3, r7, #6
 80040c2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80040c4:	4b10      	ldr	r3, [pc, #64]	; (8004108 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	1dba      	adds	r2, r7, #6
 80040ca:	8812      	ldrh	r2, [r2, #0]
 80040cc:	4013      	ands	r3, r2
 80040ce:	d008      	beq.n	80040e2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80040d0:	4b0d      	ldr	r3, [pc, #52]	; (8004108 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80040d2:	1dba      	adds	r2, r7, #6
 80040d4:	8812      	ldrh	r2, [r2, #0]
 80040d6:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80040d8:	1dbb      	adds	r3, r7, #6
 80040da:	881b      	ldrh	r3, [r3, #0]
 80040dc:	0018      	movs	r0, r3
 80040de:	f000 f815 	bl	800410c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80040e2:	4b09      	ldr	r3, [pc, #36]	; (8004108 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80040e4:	691b      	ldr	r3, [r3, #16]
 80040e6:	1dba      	adds	r2, r7, #6
 80040e8:	8812      	ldrh	r2, [r2, #0]
 80040ea:	4013      	ands	r3, r2
 80040ec:	d008      	beq.n	8004100 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80040ee:	4b06      	ldr	r3, [pc, #24]	; (8004108 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80040f0:	1dba      	adds	r2, r7, #6
 80040f2:	8812      	ldrh	r2, [r2, #0]
 80040f4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80040f6:	1dbb      	adds	r3, r7, #6
 80040f8:	881b      	ldrh	r3, [r3, #0]
 80040fa:	0018      	movs	r0, r3
 80040fc:	f7fd f9e6 	bl	80014cc <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004100:	46c0      	nop			; (mov r8, r8)
 8004102:	46bd      	mov	sp, r7
 8004104:	b002      	add	sp, #8
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40021800 	.word	0x40021800

0800410c <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	0002      	movs	r2, r0
 8004114:	1dbb      	adds	r3, r7, #6
 8004116:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8004118:	46c0      	nop			; (mov r8, r8)
 800411a:	46bd      	mov	sp, r7
 800411c:	b002      	add	sp, #8
 800411e:	bd80      	pop	{r7, pc}

08004120 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004128:	4b19      	ldr	r3, [pc, #100]	; (8004190 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a19      	ldr	r2, [pc, #100]	; (8004194 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800412e:	4013      	ands	r3, r2
 8004130:	0019      	movs	r1, r3
 8004132:	4b17      	ldr	r3, [pc, #92]	; (8004190 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	430a      	orrs	r2, r1
 8004138:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	2380      	movs	r3, #128	; 0x80
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	429a      	cmp	r2, r3
 8004142:	d11f      	bne.n	8004184 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004144:	4b14      	ldr	r3, [pc, #80]	; (8004198 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	0013      	movs	r3, r2
 800414a:	005b      	lsls	r3, r3, #1
 800414c:	189b      	adds	r3, r3, r2
 800414e:	005b      	lsls	r3, r3, #1
 8004150:	4912      	ldr	r1, [pc, #72]	; (800419c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004152:	0018      	movs	r0, r3
 8004154:	f7fb ffe8 	bl	8000128 <__udivsi3>
 8004158:	0003      	movs	r3, r0
 800415a:	3301      	adds	r3, #1
 800415c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800415e:	e008      	b.n	8004172 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d003      	beq.n	800416e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	3b01      	subs	r3, #1
 800416a:	60fb      	str	r3, [r7, #12]
 800416c:	e001      	b.n	8004172 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e009      	b.n	8004186 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004172:	4b07      	ldr	r3, [pc, #28]	; (8004190 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004174:	695a      	ldr	r2, [r3, #20]
 8004176:	2380      	movs	r3, #128	; 0x80
 8004178:	00db      	lsls	r3, r3, #3
 800417a:	401a      	ands	r2, r3
 800417c:	2380      	movs	r3, #128	; 0x80
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	429a      	cmp	r2, r3
 8004182:	d0ed      	beq.n	8004160 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004184:	2300      	movs	r3, #0
}
 8004186:	0018      	movs	r0, r3
 8004188:	46bd      	mov	sp, r7
 800418a:	b004      	add	sp, #16
 800418c:	bd80      	pop	{r7, pc}
 800418e:	46c0      	nop			; (mov r8, r8)
 8004190:	40007000 	.word	0x40007000
 8004194:	fffff9ff 	.word	0xfffff9ff
 8004198:	20000014 	.word	0x20000014
 800419c:	000f4240 	.word	0x000f4240

080041a0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80041a4:	4b03      	ldr	r3, [pc, #12]	; (80041b4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80041a6:	689a      	ldr	r2, [r3, #8]
 80041a8:	23e0      	movs	r3, #224	; 0xe0
 80041aa:	01db      	lsls	r3, r3, #7
 80041ac:	4013      	ands	r3, r2
}
 80041ae:	0018      	movs	r0, r3
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	40021000 	.word	0x40021000

080041b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b088      	sub	sp, #32
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d102      	bne.n	80041cc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	f000 fb50 	bl	800486c <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2201      	movs	r2, #1
 80041d2:	4013      	ands	r3, r2
 80041d4:	d100      	bne.n	80041d8 <HAL_RCC_OscConfig+0x20>
 80041d6:	e07c      	b.n	80042d2 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041d8:	4bc3      	ldr	r3, [pc, #780]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	2238      	movs	r2, #56	; 0x38
 80041de:	4013      	ands	r3, r2
 80041e0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041e2:	4bc1      	ldr	r3, [pc, #772]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	2203      	movs	r2, #3
 80041e8:	4013      	ands	r3, r2
 80041ea:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	2b10      	cmp	r3, #16
 80041f0:	d102      	bne.n	80041f8 <HAL_RCC_OscConfig+0x40>
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	2b03      	cmp	r3, #3
 80041f6:	d002      	beq.n	80041fe <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	2b08      	cmp	r3, #8
 80041fc:	d10b      	bne.n	8004216 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041fe:	4bba      	ldr	r3, [pc, #744]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	2380      	movs	r3, #128	; 0x80
 8004204:	029b      	lsls	r3, r3, #10
 8004206:	4013      	ands	r3, r2
 8004208:	d062      	beq.n	80042d0 <HAL_RCC_OscConfig+0x118>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d15e      	bne.n	80042d0 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e32a      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685a      	ldr	r2, [r3, #4]
 800421a:	2380      	movs	r3, #128	; 0x80
 800421c:	025b      	lsls	r3, r3, #9
 800421e:	429a      	cmp	r2, r3
 8004220:	d107      	bne.n	8004232 <HAL_RCC_OscConfig+0x7a>
 8004222:	4bb1      	ldr	r3, [pc, #708]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	4bb0      	ldr	r3, [pc, #704]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004228:	2180      	movs	r1, #128	; 0x80
 800422a:	0249      	lsls	r1, r1, #9
 800422c:	430a      	orrs	r2, r1
 800422e:	601a      	str	r2, [r3, #0]
 8004230:	e020      	b.n	8004274 <HAL_RCC_OscConfig+0xbc>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	685a      	ldr	r2, [r3, #4]
 8004236:	23a0      	movs	r3, #160	; 0xa0
 8004238:	02db      	lsls	r3, r3, #11
 800423a:	429a      	cmp	r2, r3
 800423c:	d10e      	bne.n	800425c <HAL_RCC_OscConfig+0xa4>
 800423e:	4baa      	ldr	r3, [pc, #680]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	4ba9      	ldr	r3, [pc, #676]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004244:	2180      	movs	r1, #128	; 0x80
 8004246:	02c9      	lsls	r1, r1, #11
 8004248:	430a      	orrs	r2, r1
 800424a:	601a      	str	r2, [r3, #0]
 800424c:	4ba6      	ldr	r3, [pc, #664]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	4ba5      	ldr	r3, [pc, #660]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004252:	2180      	movs	r1, #128	; 0x80
 8004254:	0249      	lsls	r1, r1, #9
 8004256:	430a      	orrs	r2, r1
 8004258:	601a      	str	r2, [r3, #0]
 800425a:	e00b      	b.n	8004274 <HAL_RCC_OscConfig+0xbc>
 800425c:	4ba2      	ldr	r3, [pc, #648]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	4ba1      	ldr	r3, [pc, #644]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004262:	49a2      	ldr	r1, [pc, #648]	; (80044ec <HAL_RCC_OscConfig+0x334>)
 8004264:	400a      	ands	r2, r1
 8004266:	601a      	str	r2, [r3, #0]
 8004268:	4b9f      	ldr	r3, [pc, #636]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	4b9e      	ldr	r3, [pc, #632]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800426e:	49a0      	ldr	r1, [pc, #640]	; (80044f0 <HAL_RCC_OscConfig+0x338>)
 8004270:	400a      	ands	r2, r1
 8004272:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d014      	beq.n	80042a6 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800427c:	f7fe fde2 	bl	8002e44 <HAL_GetTick>
 8004280:	0003      	movs	r3, r0
 8004282:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004284:	e008      	b.n	8004298 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004286:	f7fe fddd 	bl	8002e44 <HAL_GetTick>
 800428a:	0002      	movs	r2, r0
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	1ad3      	subs	r3, r2, r3
 8004290:	2b64      	cmp	r3, #100	; 0x64
 8004292:	d901      	bls.n	8004298 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004294:	2303      	movs	r3, #3
 8004296:	e2e9      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004298:	4b93      	ldr	r3, [pc, #588]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	2380      	movs	r3, #128	; 0x80
 800429e:	029b      	lsls	r3, r3, #10
 80042a0:	4013      	ands	r3, r2
 80042a2:	d0f0      	beq.n	8004286 <HAL_RCC_OscConfig+0xce>
 80042a4:	e015      	b.n	80042d2 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a6:	f7fe fdcd 	bl	8002e44 <HAL_GetTick>
 80042aa:	0003      	movs	r3, r0
 80042ac:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042ae:	e008      	b.n	80042c2 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042b0:	f7fe fdc8 	bl	8002e44 <HAL_GetTick>
 80042b4:	0002      	movs	r2, r0
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b64      	cmp	r3, #100	; 0x64
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e2d4      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042c2:	4b89      	ldr	r3, [pc, #548]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	2380      	movs	r3, #128	; 0x80
 80042c8:	029b      	lsls	r3, r3, #10
 80042ca:	4013      	ands	r3, r2
 80042cc:	d1f0      	bne.n	80042b0 <HAL_RCC_OscConfig+0xf8>
 80042ce:	e000      	b.n	80042d2 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042d0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2202      	movs	r2, #2
 80042d8:	4013      	ands	r3, r2
 80042da:	d100      	bne.n	80042de <HAL_RCC_OscConfig+0x126>
 80042dc:	e099      	b.n	8004412 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042de:	4b82      	ldr	r3, [pc, #520]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	2238      	movs	r2, #56	; 0x38
 80042e4:	4013      	ands	r3, r2
 80042e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042e8:	4b7f      	ldr	r3, [pc, #508]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	2203      	movs	r2, #3
 80042ee:	4013      	ands	r3, r2
 80042f0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	2b10      	cmp	r3, #16
 80042f6:	d102      	bne.n	80042fe <HAL_RCC_OscConfig+0x146>
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d002      	beq.n	8004304 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d135      	bne.n	8004370 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004304:	4b78      	ldr	r3, [pc, #480]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	2380      	movs	r3, #128	; 0x80
 800430a:	00db      	lsls	r3, r3, #3
 800430c:	4013      	ands	r3, r2
 800430e:	d005      	beq.n	800431c <HAL_RCC_OscConfig+0x164>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d101      	bne.n	800431c <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e2a7      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800431c:	4b72      	ldr	r3, [pc, #456]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	4a74      	ldr	r2, [pc, #464]	; (80044f4 <HAL_RCC_OscConfig+0x33c>)
 8004322:	4013      	ands	r3, r2
 8004324:	0019      	movs	r1, r3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	695b      	ldr	r3, [r3, #20]
 800432a:	021a      	lsls	r2, r3, #8
 800432c:	4b6e      	ldr	r3, [pc, #440]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800432e:	430a      	orrs	r2, r1
 8004330:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d112      	bne.n	800435e <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004338:	4b6b      	ldr	r3, [pc, #428]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a6e      	ldr	r2, [pc, #440]	; (80044f8 <HAL_RCC_OscConfig+0x340>)
 800433e:	4013      	ands	r3, r2
 8004340:	0019      	movs	r1, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	691a      	ldr	r2, [r3, #16]
 8004346:	4b68      	ldr	r3, [pc, #416]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004348:	430a      	orrs	r2, r1
 800434a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800434c:	4b66      	ldr	r3, [pc, #408]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	0adb      	lsrs	r3, r3, #11
 8004352:	2207      	movs	r2, #7
 8004354:	4013      	ands	r3, r2
 8004356:	4a69      	ldr	r2, [pc, #420]	; (80044fc <HAL_RCC_OscConfig+0x344>)
 8004358:	40da      	lsrs	r2, r3
 800435a:	4b69      	ldr	r3, [pc, #420]	; (8004500 <HAL_RCC_OscConfig+0x348>)
 800435c:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800435e:	4b69      	ldr	r3, [pc, #420]	; (8004504 <HAL_RCC_OscConfig+0x34c>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	0018      	movs	r0, r3
 8004364:	f7fe fd12 	bl	8002d8c <HAL_InitTick>
 8004368:	1e03      	subs	r3, r0, #0
 800436a:	d051      	beq.n	8004410 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e27d      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d030      	beq.n	80043da <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004378:	4b5b      	ldr	r3, [pc, #364]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a5e      	ldr	r2, [pc, #376]	; (80044f8 <HAL_RCC_OscConfig+0x340>)
 800437e:	4013      	ands	r3, r2
 8004380:	0019      	movs	r1, r3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	691a      	ldr	r2, [r3, #16]
 8004386:	4b58      	ldr	r3, [pc, #352]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004388:	430a      	orrs	r2, r1
 800438a:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800438c:	4b56      	ldr	r3, [pc, #344]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	4b55      	ldr	r3, [pc, #340]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004392:	2180      	movs	r1, #128	; 0x80
 8004394:	0049      	lsls	r1, r1, #1
 8004396:	430a      	orrs	r2, r1
 8004398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800439a:	f7fe fd53 	bl	8002e44 <HAL_GetTick>
 800439e:	0003      	movs	r3, r0
 80043a0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043a2:	e008      	b.n	80043b6 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043a4:	f7fe fd4e 	bl	8002e44 <HAL_GetTick>
 80043a8:	0002      	movs	r2, r0
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d901      	bls.n	80043b6 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e25a      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043b6:	4b4c      	ldr	r3, [pc, #304]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	2380      	movs	r3, #128	; 0x80
 80043bc:	00db      	lsls	r3, r3, #3
 80043be:	4013      	ands	r3, r2
 80043c0:	d0f0      	beq.n	80043a4 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043c2:	4b49      	ldr	r3, [pc, #292]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	4a4b      	ldr	r2, [pc, #300]	; (80044f4 <HAL_RCC_OscConfig+0x33c>)
 80043c8:	4013      	ands	r3, r2
 80043ca:	0019      	movs	r1, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	695b      	ldr	r3, [r3, #20]
 80043d0:	021a      	lsls	r2, r3, #8
 80043d2:	4b45      	ldr	r3, [pc, #276]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 80043d4:	430a      	orrs	r2, r1
 80043d6:	605a      	str	r2, [r3, #4]
 80043d8:	e01b      	b.n	8004412 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80043da:	4b43      	ldr	r3, [pc, #268]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	4b42      	ldr	r3, [pc, #264]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 80043e0:	4949      	ldr	r1, [pc, #292]	; (8004508 <HAL_RCC_OscConfig+0x350>)
 80043e2:	400a      	ands	r2, r1
 80043e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e6:	f7fe fd2d 	bl	8002e44 <HAL_GetTick>
 80043ea:	0003      	movs	r3, r0
 80043ec:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043ee:	e008      	b.n	8004402 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043f0:	f7fe fd28 	bl	8002e44 <HAL_GetTick>
 80043f4:	0002      	movs	r2, r0
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e234      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004402:	4b39      	ldr	r3, [pc, #228]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	2380      	movs	r3, #128	; 0x80
 8004408:	00db      	lsls	r3, r3, #3
 800440a:	4013      	ands	r3, r2
 800440c:	d1f0      	bne.n	80043f0 <HAL_RCC_OscConfig+0x238>
 800440e:	e000      	b.n	8004412 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004410:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2208      	movs	r2, #8
 8004418:	4013      	ands	r3, r2
 800441a:	d047      	beq.n	80044ac <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800441c:	4b32      	ldr	r3, [pc, #200]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	2238      	movs	r2, #56	; 0x38
 8004422:	4013      	ands	r3, r2
 8004424:	2b18      	cmp	r3, #24
 8004426:	d10a      	bne.n	800443e <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004428:	4b2f      	ldr	r3, [pc, #188]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800442a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800442c:	2202      	movs	r2, #2
 800442e:	4013      	ands	r3, r2
 8004430:	d03c      	beq.n	80044ac <HAL_RCC_OscConfig+0x2f4>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	699b      	ldr	r3, [r3, #24]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d138      	bne.n	80044ac <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e216      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	699b      	ldr	r3, [r3, #24]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d019      	beq.n	800447a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004446:	4b28      	ldr	r3, [pc, #160]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004448:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800444a:	4b27      	ldr	r3, [pc, #156]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800444c:	2101      	movs	r1, #1
 800444e:	430a      	orrs	r2, r1
 8004450:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004452:	f7fe fcf7 	bl	8002e44 <HAL_GetTick>
 8004456:	0003      	movs	r3, r0
 8004458:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800445c:	f7fe fcf2 	bl	8002e44 <HAL_GetTick>
 8004460:	0002      	movs	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e1fe      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800446e:	4b1e      	ldr	r3, [pc, #120]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004470:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004472:	2202      	movs	r2, #2
 8004474:	4013      	ands	r3, r2
 8004476:	d0f1      	beq.n	800445c <HAL_RCC_OscConfig+0x2a4>
 8004478:	e018      	b.n	80044ac <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800447a:	4b1b      	ldr	r3, [pc, #108]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 800447c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800447e:	4b1a      	ldr	r3, [pc, #104]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 8004480:	2101      	movs	r1, #1
 8004482:	438a      	bics	r2, r1
 8004484:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004486:	f7fe fcdd 	bl	8002e44 <HAL_GetTick>
 800448a:	0003      	movs	r3, r0
 800448c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800448e:	e008      	b.n	80044a2 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004490:	f7fe fcd8 	bl	8002e44 <HAL_GetTick>
 8004494:	0002      	movs	r2, r0
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	2b02      	cmp	r3, #2
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e1e4      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044a2:	4b11      	ldr	r3, [pc, #68]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 80044a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044a6:	2202      	movs	r2, #2
 80044a8:	4013      	ands	r3, r2
 80044aa:	d1f1      	bne.n	8004490 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2204      	movs	r2, #4
 80044b2:	4013      	ands	r3, r2
 80044b4:	d100      	bne.n	80044b8 <HAL_RCC_OscConfig+0x300>
 80044b6:	e0c7      	b.n	8004648 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044b8:	231f      	movs	r3, #31
 80044ba:	18fb      	adds	r3, r7, r3
 80044bc:	2200      	movs	r2, #0
 80044be:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80044c0:	4b09      	ldr	r3, [pc, #36]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	2238      	movs	r2, #56	; 0x38
 80044c6:	4013      	ands	r3, r2
 80044c8:	2b20      	cmp	r3, #32
 80044ca:	d11f      	bne.n	800450c <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80044cc:	4b06      	ldr	r3, [pc, #24]	; (80044e8 <HAL_RCC_OscConfig+0x330>)
 80044ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044d0:	2202      	movs	r2, #2
 80044d2:	4013      	ands	r3, r2
 80044d4:	d100      	bne.n	80044d8 <HAL_RCC_OscConfig+0x320>
 80044d6:	e0b7      	b.n	8004648 <HAL_RCC_OscConfig+0x490>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d000      	beq.n	80044e2 <HAL_RCC_OscConfig+0x32a>
 80044e0:	e0b2      	b.n	8004648 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e1c2      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
 80044e6:	46c0      	nop			; (mov r8, r8)
 80044e8:	40021000 	.word	0x40021000
 80044ec:	fffeffff 	.word	0xfffeffff
 80044f0:	fffbffff 	.word	0xfffbffff
 80044f4:	ffff80ff 	.word	0xffff80ff
 80044f8:	ffffc7ff 	.word	0xffffc7ff
 80044fc:	00f42400 	.word	0x00f42400
 8004500:	20000014 	.word	0x20000014
 8004504:	20000018 	.word	0x20000018
 8004508:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800450c:	4bb5      	ldr	r3, [pc, #724]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 800450e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004510:	2380      	movs	r3, #128	; 0x80
 8004512:	055b      	lsls	r3, r3, #21
 8004514:	4013      	ands	r3, r2
 8004516:	d101      	bne.n	800451c <HAL_RCC_OscConfig+0x364>
 8004518:	2301      	movs	r3, #1
 800451a:	e000      	b.n	800451e <HAL_RCC_OscConfig+0x366>
 800451c:	2300      	movs	r3, #0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d011      	beq.n	8004546 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004522:	4bb0      	ldr	r3, [pc, #704]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004524:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004526:	4baf      	ldr	r3, [pc, #700]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004528:	2180      	movs	r1, #128	; 0x80
 800452a:	0549      	lsls	r1, r1, #21
 800452c:	430a      	orrs	r2, r1
 800452e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004530:	4bac      	ldr	r3, [pc, #688]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004532:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004534:	2380      	movs	r3, #128	; 0x80
 8004536:	055b      	lsls	r3, r3, #21
 8004538:	4013      	ands	r3, r2
 800453a:	60fb      	str	r3, [r7, #12]
 800453c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800453e:	231f      	movs	r3, #31
 8004540:	18fb      	adds	r3, r7, r3
 8004542:	2201      	movs	r2, #1
 8004544:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004546:	4ba8      	ldr	r3, [pc, #672]	; (80047e8 <HAL_RCC_OscConfig+0x630>)
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	2380      	movs	r3, #128	; 0x80
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	4013      	ands	r3, r2
 8004550:	d11a      	bne.n	8004588 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004552:	4ba5      	ldr	r3, [pc, #660]	; (80047e8 <HAL_RCC_OscConfig+0x630>)
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	4ba4      	ldr	r3, [pc, #656]	; (80047e8 <HAL_RCC_OscConfig+0x630>)
 8004558:	2180      	movs	r1, #128	; 0x80
 800455a:	0049      	lsls	r1, r1, #1
 800455c:	430a      	orrs	r2, r1
 800455e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004560:	f7fe fc70 	bl	8002e44 <HAL_GetTick>
 8004564:	0003      	movs	r3, r0
 8004566:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004568:	e008      	b.n	800457c <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800456a:	f7fe fc6b 	bl	8002e44 <HAL_GetTick>
 800456e:	0002      	movs	r2, r0
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	2b02      	cmp	r3, #2
 8004576:	d901      	bls.n	800457c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	e177      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800457c:	4b9a      	ldr	r3, [pc, #616]	; (80047e8 <HAL_RCC_OscConfig+0x630>)
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	2380      	movs	r3, #128	; 0x80
 8004582:	005b      	lsls	r3, r3, #1
 8004584:	4013      	ands	r3, r2
 8004586:	d0f0      	beq.n	800456a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	2b01      	cmp	r3, #1
 800458e:	d106      	bne.n	800459e <HAL_RCC_OscConfig+0x3e6>
 8004590:	4b94      	ldr	r3, [pc, #592]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004592:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004594:	4b93      	ldr	r3, [pc, #588]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004596:	2101      	movs	r1, #1
 8004598:	430a      	orrs	r2, r1
 800459a:	65da      	str	r2, [r3, #92]	; 0x5c
 800459c:	e01c      	b.n	80045d8 <HAL_RCC_OscConfig+0x420>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	2b05      	cmp	r3, #5
 80045a4:	d10c      	bne.n	80045c0 <HAL_RCC_OscConfig+0x408>
 80045a6:	4b8f      	ldr	r3, [pc, #572]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80045a8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045aa:	4b8e      	ldr	r3, [pc, #568]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80045ac:	2104      	movs	r1, #4
 80045ae:	430a      	orrs	r2, r1
 80045b0:	65da      	str	r2, [r3, #92]	; 0x5c
 80045b2:	4b8c      	ldr	r3, [pc, #560]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80045b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045b6:	4b8b      	ldr	r3, [pc, #556]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80045b8:	2101      	movs	r1, #1
 80045ba:	430a      	orrs	r2, r1
 80045bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80045be:	e00b      	b.n	80045d8 <HAL_RCC_OscConfig+0x420>
 80045c0:	4b88      	ldr	r3, [pc, #544]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80045c2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045c4:	4b87      	ldr	r3, [pc, #540]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80045c6:	2101      	movs	r1, #1
 80045c8:	438a      	bics	r2, r1
 80045ca:	65da      	str	r2, [r3, #92]	; 0x5c
 80045cc:	4b85      	ldr	r3, [pc, #532]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80045ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045d0:	4b84      	ldr	r3, [pc, #528]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80045d2:	2104      	movs	r1, #4
 80045d4:	438a      	bics	r2, r1
 80045d6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d014      	beq.n	800460a <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045e0:	f7fe fc30 	bl	8002e44 <HAL_GetTick>
 80045e4:	0003      	movs	r3, r0
 80045e6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045e8:	e009      	b.n	80045fe <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045ea:	f7fe fc2b 	bl	8002e44 <HAL_GetTick>
 80045ee:	0002      	movs	r2, r0
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	4a7d      	ldr	r2, [pc, #500]	; (80047ec <HAL_RCC_OscConfig+0x634>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e136      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045fe:	4b79      	ldr	r3, [pc, #484]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004602:	2202      	movs	r2, #2
 8004604:	4013      	ands	r3, r2
 8004606:	d0f0      	beq.n	80045ea <HAL_RCC_OscConfig+0x432>
 8004608:	e013      	b.n	8004632 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800460a:	f7fe fc1b 	bl	8002e44 <HAL_GetTick>
 800460e:	0003      	movs	r3, r0
 8004610:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004612:	e009      	b.n	8004628 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004614:	f7fe fc16 	bl	8002e44 <HAL_GetTick>
 8004618:	0002      	movs	r2, r0
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	4a73      	ldr	r2, [pc, #460]	; (80047ec <HAL_RCC_OscConfig+0x634>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d901      	bls.n	8004628 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e121      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004628:	4b6e      	ldr	r3, [pc, #440]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 800462a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800462c:	2202      	movs	r2, #2
 800462e:	4013      	ands	r3, r2
 8004630:	d1f0      	bne.n	8004614 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004632:	231f      	movs	r3, #31
 8004634:	18fb      	adds	r3, r7, r3
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	2b01      	cmp	r3, #1
 800463a:	d105      	bne.n	8004648 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800463c:	4b69      	ldr	r3, [pc, #420]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 800463e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004640:	4b68      	ldr	r3, [pc, #416]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004642:	496b      	ldr	r1, [pc, #428]	; (80047f0 <HAL_RCC_OscConfig+0x638>)
 8004644:	400a      	ands	r2, r1
 8004646:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2220      	movs	r2, #32
 800464e:	4013      	ands	r3, r2
 8004650:	d039      	beq.n	80046c6 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	69db      	ldr	r3, [r3, #28]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d01b      	beq.n	8004692 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800465a:	4b62      	ldr	r3, [pc, #392]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	4b61      	ldr	r3, [pc, #388]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004660:	2180      	movs	r1, #128	; 0x80
 8004662:	03c9      	lsls	r1, r1, #15
 8004664:	430a      	orrs	r2, r1
 8004666:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004668:	f7fe fbec 	bl	8002e44 <HAL_GetTick>
 800466c:	0003      	movs	r3, r0
 800466e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004670:	e008      	b.n	8004684 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004672:	f7fe fbe7 	bl	8002e44 <HAL_GetTick>
 8004676:	0002      	movs	r2, r0
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	2b02      	cmp	r3, #2
 800467e:	d901      	bls.n	8004684 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e0f3      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004684:	4b57      	ldr	r3, [pc, #348]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	2380      	movs	r3, #128	; 0x80
 800468a:	041b      	lsls	r3, r3, #16
 800468c:	4013      	ands	r3, r2
 800468e:	d0f0      	beq.n	8004672 <HAL_RCC_OscConfig+0x4ba>
 8004690:	e019      	b.n	80046c6 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004692:	4b54      	ldr	r3, [pc, #336]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	4b53      	ldr	r3, [pc, #332]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004698:	4956      	ldr	r1, [pc, #344]	; (80047f4 <HAL_RCC_OscConfig+0x63c>)
 800469a:	400a      	ands	r2, r1
 800469c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800469e:	f7fe fbd1 	bl	8002e44 <HAL_GetTick>
 80046a2:	0003      	movs	r3, r0
 80046a4:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80046a6:	e008      	b.n	80046ba <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046a8:	f7fe fbcc 	bl	8002e44 <HAL_GetTick>
 80046ac:	0002      	movs	r2, r0
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e0d8      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80046ba:	4b4a      	ldr	r3, [pc, #296]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	2380      	movs	r3, #128	; 0x80
 80046c0:	041b      	lsls	r3, r3, #16
 80046c2:	4013      	ands	r3, r2
 80046c4:	d1f0      	bne.n	80046a8 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a1b      	ldr	r3, [r3, #32]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d100      	bne.n	80046d0 <HAL_RCC_OscConfig+0x518>
 80046ce:	e0cc      	b.n	800486a <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046d0:	4b44      	ldr	r3, [pc, #272]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	2238      	movs	r2, #56	; 0x38
 80046d6:	4013      	ands	r3, r2
 80046d8:	2b10      	cmp	r3, #16
 80046da:	d100      	bne.n	80046de <HAL_RCC_OscConfig+0x526>
 80046dc:	e07b      	b.n	80047d6 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a1b      	ldr	r3, [r3, #32]
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d156      	bne.n	8004794 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046e6:	4b3f      	ldr	r3, [pc, #252]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	4b3e      	ldr	r3, [pc, #248]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80046ec:	4942      	ldr	r1, [pc, #264]	; (80047f8 <HAL_RCC_OscConfig+0x640>)
 80046ee:	400a      	ands	r2, r1
 80046f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f2:	f7fe fba7 	bl	8002e44 <HAL_GetTick>
 80046f6:	0003      	movs	r3, r0
 80046f8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046fa:	e008      	b.n	800470e <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046fc:	f7fe fba2 	bl	8002e44 <HAL_GetTick>
 8004700:	0002      	movs	r2, r0
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b02      	cmp	r3, #2
 8004708:	d901      	bls.n	800470e <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e0ae      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800470e:	4b35      	ldr	r3, [pc, #212]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	2380      	movs	r3, #128	; 0x80
 8004714:	049b      	lsls	r3, r3, #18
 8004716:	4013      	ands	r3, r2
 8004718:	d1f0      	bne.n	80046fc <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800471a:	4b32      	ldr	r3, [pc, #200]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 800471c:	68db      	ldr	r3, [r3, #12]
 800471e:	4a37      	ldr	r2, [pc, #220]	; (80047fc <HAL_RCC_OscConfig+0x644>)
 8004720:	4013      	ands	r3, r2
 8004722:	0019      	movs	r1, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800472c:	431a      	orrs	r2, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004732:	021b      	lsls	r3, r3, #8
 8004734:	431a      	orrs	r2, r3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473a:	431a      	orrs	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004740:	431a      	orrs	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004746:	431a      	orrs	r2, r3
 8004748:	4b26      	ldr	r3, [pc, #152]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 800474a:	430a      	orrs	r2, r1
 800474c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800474e:	4b25      	ldr	r3, [pc, #148]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	4b24      	ldr	r3, [pc, #144]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004754:	2180      	movs	r1, #128	; 0x80
 8004756:	0449      	lsls	r1, r1, #17
 8004758:	430a      	orrs	r2, r1
 800475a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800475c:	4b21      	ldr	r3, [pc, #132]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 800475e:	68da      	ldr	r2, [r3, #12]
 8004760:	4b20      	ldr	r3, [pc, #128]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004762:	2180      	movs	r1, #128	; 0x80
 8004764:	0549      	lsls	r1, r1, #21
 8004766:	430a      	orrs	r2, r1
 8004768:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800476a:	f7fe fb6b 	bl	8002e44 <HAL_GetTick>
 800476e:	0003      	movs	r3, r0
 8004770:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004772:	e008      	b.n	8004786 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004774:	f7fe fb66 	bl	8002e44 <HAL_GetTick>
 8004778:	0002      	movs	r2, r0
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	2b02      	cmp	r3, #2
 8004780:	d901      	bls.n	8004786 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e072      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004786:	4b17      	ldr	r3, [pc, #92]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	2380      	movs	r3, #128	; 0x80
 800478c:	049b      	lsls	r3, r3, #18
 800478e:	4013      	ands	r3, r2
 8004790:	d0f0      	beq.n	8004774 <HAL_RCC_OscConfig+0x5bc>
 8004792:	e06a      	b.n	800486a <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004794:	4b13      	ldr	r3, [pc, #76]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	4b12      	ldr	r3, [pc, #72]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 800479a:	4917      	ldr	r1, [pc, #92]	; (80047f8 <HAL_RCC_OscConfig+0x640>)
 800479c:	400a      	ands	r2, r1
 800479e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a0:	f7fe fb50 	bl	8002e44 <HAL_GetTick>
 80047a4:	0003      	movs	r3, r0
 80047a6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047a8:	e008      	b.n	80047bc <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047aa:	f7fe fb4b 	bl	8002e44 <HAL_GetTick>
 80047ae:	0002      	movs	r2, r0
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d901      	bls.n	80047bc <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	e057      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047bc:	4b09      	ldr	r3, [pc, #36]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	2380      	movs	r3, #128	; 0x80
 80047c2:	049b      	lsls	r3, r3, #18
 80047c4:	4013      	ands	r3, r2
 80047c6:	d1f0      	bne.n	80047aa <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80047c8:	4b06      	ldr	r3, [pc, #24]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80047ca:	68da      	ldr	r2, [r3, #12]
 80047cc:	4b05      	ldr	r3, [pc, #20]	; (80047e4 <HAL_RCC_OscConfig+0x62c>)
 80047ce:	490c      	ldr	r1, [pc, #48]	; (8004800 <HAL_RCC_OscConfig+0x648>)
 80047d0:	400a      	ands	r2, r1
 80047d2:	60da      	str	r2, [r3, #12]
 80047d4:	e049      	b.n	800486a <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d112      	bne.n	8004804 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e044      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
 80047e2:	46c0      	nop			; (mov r8, r8)
 80047e4:	40021000 	.word	0x40021000
 80047e8:	40007000 	.word	0x40007000
 80047ec:	00001388 	.word	0x00001388
 80047f0:	efffffff 	.word	0xefffffff
 80047f4:	ffbfffff 	.word	0xffbfffff
 80047f8:	feffffff 	.word	0xfeffffff
 80047fc:	11c1808c 	.word	0x11c1808c
 8004800:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004804:	4b1b      	ldr	r3, [pc, #108]	; (8004874 <HAL_RCC_OscConfig+0x6bc>)
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	2203      	movs	r2, #3
 800480e:	401a      	ands	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004814:	429a      	cmp	r2, r3
 8004816:	d126      	bne.n	8004866 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	2270      	movs	r2, #112	; 0x70
 800481c:	401a      	ands	r2, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004822:	429a      	cmp	r2, r3
 8004824:	d11f      	bne.n	8004866 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004826:	697a      	ldr	r2, [r7, #20]
 8004828:	23fe      	movs	r3, #254	; 0xfe
 800482a:	01db      	lsls	r3, r3, #7
 800482c:	401a      	ands	r2, r3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004832:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004834:	429a      	cmp	r2, r3
 8004836:	d116      	bne.n	8004866 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	23f8      	movs	r3, #248	; 0xf8
 800483c:	039b      	lsls	r3, r3, #14
 800483e:	401a      	ands	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004844:	429a      	cmp	r2, r3
 8004846:	d10e      	bne.n	8004866 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004848:	697a      	ldr	r2, [r7, #20]
 800484a:	23e0      	movs	r3, #224	; 0xe0
 800484c:	051b      	lsls	r3, r3, #20
 800484e:	401a      	ands	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004854:	429a      	cmp	r2, r3
 8004856:	d106      	bne.n	8004866 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	0f5b      	lsrs	r3, r3, #29
 800485c:	075a      	lsls	r2, r3, #29
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004862:	429a      	cmp	r2, r3
 8004864:	d001      	beq.n	800486a <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e000      	b.n	800486c <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800486a:	2300      	movs	r3, #0
}
 800486c:	0018      	movs	r0, r3
 800486e:	46bd      	mov	sp, r7
 8004870:	b008      	add	sp, #32
 8004872:	bd80      	pop	{r7, pc}
 8004874:	40021000 	.word	0x40021000

08004878 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b084      	sub	sp, #16
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d101      	bne.n	800488c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e0e9      	b.n	8004a60 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800488c:	4b76      	ldr	r3, [pc, #472]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2207      	movs	r2, #7
 8004892:	4013      	ands	r3, r2
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	429a      	cmp	r2, r3
 8004898:	d91e      	bls.n	80048d8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800489a:	4b73      	ldr	r3, [pc, #460]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2207      	movs	r2, #7
 80048a0:	4393      	bics	r3, r2
 80048a2:	0019      	movs	r1, r3
 80048a4:	4b70      	ldr	r3, [pc, #448]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80048a6:	683a      	ldr	r2, [r7, #0]
 80048a8:	430a      	orrs	r2, r1
 80048aa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80048ac:	f7fe faca 	bl	8002e44 <HAL_GetTick>
 80048b0:	0003      	movs	r3, r0
 80048b2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80048b4:	e009      	b.n	80048ca <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048b6:	f7fe fac5 	bl	8002e44 <HAL_GetTick>
 80048ba:	0002      	movs	r2, r0
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	4a6a      	ldr	r2, [pc, #424]	; (8004a6c <HAL_RCC_ClockConfig+0x1f4>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d901      	bls.n	80048ca <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e0ca      	b.n	8004a60 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80048ca:	4b67      	ldr	r3, [pc, #412]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2207      	movs	r2, #7
 80048d0:	4013      	ands	r3, r2
 80048d2:	683a      	ldr	r2, [r7, #0]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d1ee      	bne.n	80048b6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2202      	movs	r2, #2
 80048de:	4013      	ands	r3, r2
 80048e0:	d015      	beq.n	800490e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2204      	movs	r2, #4
 80048e8:	4013      	ands	r3, r2
 80048ea:	d006      	beq.n	80048fa <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80048ec:	4b60      	ldr	r3, [pc, #384]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 80048ee:	689a      	ldr	r2, [r3, #8]
 80048f0:	4b5f      	ldr	r3, [pc, #380]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 80048f2:	21e0      	movs	r1, #224	; 0xe0
 80048f4:	01c9      	lsls	r1, r1, #7
 80048f6:	430a      	orrs	r2, r1
 80048f8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048fa:	4b5d      	ldr	r3, [pc, #372]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	4a5d      	ldr	r2, [pc, #372]	; (8004a74 <HAL_RCC_ClockConfig+0x1fc>)
 8004900:	4013      	ands	r3, r2
 8004902:	0019      	movs	r1, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	4b59      	ldr	r3, [pc, #356]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 800490a:	430a      	orrs	r2, r1
 800490c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	2201      	movs	r2, #1
 8004914:	4013      	ands	r3, r2
 8004916:	d057      	beq.n	80049c8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d107      	bne.n	8004930 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004920:	4b53      	ldr	r3, [pc, #332]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	2380      	movs	r3, #128	; 0x80
 8004926:	029b      	lsls	r3, r3, #10
 8004928:	4013      	ands	r3, r2
 800492a:	d12b      	bne.n	8004984 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e097      	b.n	8004a60 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	2b02      	cmp	r3, #2
 8004936:	d107      	bne.n	8004948 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004938:	4b4d      	ldr	r3, [pc, #308]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	2380      	movs	r3, #128	; 0x80
 800493e:	049b      	lsls	r3, r3, #18
 8004940:	4013      	ands	r3, r2
 8004942:	d11f      	bne.n	8004984 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e08b      	b.n	8004a60 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d107      	bne.n	8004960 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004950:	4b47      	ldr	r3, [pc, #284]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	2380      	movs	r3, #128	; 0x80
 8004956:	00db      	lsls	r3, r3, #3
 8004958:	4013      	ands	r3, r2
 800495a:	d113      	bne.n	8004984 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e07f      	b.n	8004a60 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	2b03      	cmp	r3, #3
 8004966:	d106      	bne.n	8004976 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004968:	4b41      	ldr	r3, [pc, #260]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 800496a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800496c:	2202      	movs	r2, #2
 800496e:	4013      	ands	r3, r2
 8004970:	d108      	bne.n	8004984 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e074      	b.n	8004a60 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004976:	4b3e      	ldr	r3, [pc, #248]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 8004978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800497a:	2202      	movs	r2, #2
 800497c:	4013      	ands	r3, r2
 800497e:	d101      	bne.n	8004984 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e06d      	b.n	8004a60 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004984:	4b3a      	ldr	r3, [pc, #232]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	2207      	movs	r2, #7
 800498a:	4393      	bics	r3, r2
 800498c:	0019      	movs	r1, r3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685a      	ldr	r2, [r3, #4]
 8004992:	4b37      	ldr	r3, [pc, #220]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 8004994:	430a      	orrs	r2, r1
 8004996:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004998:	f7fe fa54 	bl	8002e44 <HAL_GetTick>
 800499c:	0003      	movs	r3, r0
 800499e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049a0:	e009      	b.n	80049b6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049a2:	f7fe fa4f 	bl	8002e44 <HAL_GetTick>
 80049a6:	0002      	movs	r2, r0
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	4a2f      	ldr	r2, [pc, #188]	; (8004a6c <HAL_RCC_ClockConfig+0x1f4>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e054      	b.n	8004a60 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049b6:	4b2e      	ldr	r3, [pc, #184]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	2238      	movs	r2, #56	; 0x38
 80049bc:	401a      	ands	r2, r3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	00db      	lsls	r3, r3, #3
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d1ec      	bne.n	80049a2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049c8:	4b27      	ldr	r3, [pc, #156]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2207      	movs	r2, #7
 80049ce:	4013      	ands	r3, r2
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d21e      	bcs.n	8004a14 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049d6:	4b24      	ldr	r3, [pc, #144]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	2207      	movs	r2, #7
 80049dc:	4393      	bics	r3, r2
 80049de:	0019      	movs	r1, r3
 80049e0:	4b21      	ldr	r3, [pc, #132]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80049e2:	683a      	ldr	r2, [r7, #0]
 80049e4:	430a      	orrs	r2, r1
 80049e6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80049e8:	f7fe fa2c 	bl	8002e44 <HAL_GetTick>
 80049ec:	0003      	movs	r3, r0
 80049ee:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80049f0:	e009      	b.n	8004a06 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049f2:	f7fe fa27 	bl	8002e44 <HAL_GetTick>
 80049f6:	0002      	movs	r2, r0
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	4a1b      	ldr	r2, [pc, #108]	; (8004a6c <HAL_RCC_ClockConfig+0x1f4>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e02c      	b.n	8004a60 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a06:	4b18      	ldr	r3, [pc, #96]	; (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	2207      	movs	r2, #7
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	683a      	ldr	r2, [r7, #0]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d1ee      	bne.n	80049f2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2204      	movs	r2, #4
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	d009      	beq.n	8004a32 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004a1e:	4b14      	ldr	r3, [pc, #80]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	4a15      	ldr	r2, [pc, #84]	; (8004a78 <HAL_RCC_ClockConfig+0x200>)
 8004a24:	4013      	ands	r3, r2
 8004a26:	0019      	movs	r1, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	68da      	ldr	r2, [r3, #12]
 8004a2c:	4b10      	ldr	r3, [pc, #64]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 8004a2e:	430a      	orrs	r2, r1
 8004a30:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004a32:	f000 f829 	bl	8004a88 <HAL_RCC_GetSysClockFreq>
 8004a36:	0001      	movs	r1, r0
 8004a38:	4b0d      	ldr	r3, [pc, #52]	; (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	0a1b      	lsrs	r3, r3, #8
 8004a3e:	220f      	movs	r2, #15
 8004a40:	401a      	ands	r2, r3
 8004a42:	4b0e      	ldr	r3, [pc, #56]	; (8004a7c <HAL_RCC_ClockConfig+0x204>)
 8004a44:	0092      	lsls	r2, r2, #2
 8004a46:	58d3      	ldr	r3, [r2, r3]
 8004a48:	221f      	movs	r2, #31
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	000a      	movs	r2, r1
 8004a4e:	40da      	lsrs	r2, r3
 8004a50:	4b0b      	ldr	r3, [pc, #44]	; (8004a80 <HAL_RCC_ClockConfig+0x208>)
 8004a52:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004a54:	4b0b      	ldr	r3, [pc, #44]	; (8004a84 <HAL_RCC_ClockConfig+0x20c>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	0018      	movs	r0, r3
 8004a5a:	f7fe f997 	bl	8002d8c <HAL_InitTick>
 8004a5e:	0003      	movs	r3, r0
}
 8004a60:	0018      	movs	r0, r3
 8004a62:	46bd      	mov	sp, r7
 8004a64:	b004      	add	sp, #16
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	40022000 	.word	0x40022000
 8004a6c:	00001388 	.word	0x00001388
 8004a70:	40021000 	.word	0x40021000
 8004a74:	fffff0ff 	.word	0xfffff0ff
 8004a78:	ffff8fff 	.word	0xffff8fff
 8004a7c:	0800797c 	.word	0x0800797c
 8004a80:	20000014 	.word	0x20000014
 8004a84:	20000018 	.word	0x20000018

08004a88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b086      	sub	sp, #24
 8004a8c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a8e:	4b3c      	ldr	r3, [pc, #240]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	2238      	movs	r2, #56	; 0x38
 8004a94:	4013      	ands	r3, r2
 8004a96:	d10f      	bne.n	8004ab8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004a98:	4b39      	ldr	r3, [pc, #228]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	0adb      	lsrs	r3, r3, #11
 8004a9e:	2207      	movs	r2, #7
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	409a      	lsls	r2, r3
 8004aa6:	0013      	movs	r3, r2
 8004aa8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004aaa:	6839      	ldr	r1, [r7, #0]
 8004aac:	4835      	ldr	r0, [pc, #212]	; (8004b84 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004aae:	f7fb fb3b 	bl	8000128 <__udivsi3>
 8004ab2:	0003      	movs	r3, r0
 8004ab4:	613b      	str	r3, [r7, #16]
 8004ab6:	e05d      	b.n	8004b74 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ab8:	4b31      	ldr	r3, [pc, #196]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	2238      	movs	r2, #56	; 0x38
 8004abe:	4013      	ands	r3, r2
 8004ac0:	2b08      	cmp	r3, #8
 8004ac2:	d102      	bne.n	8004aca <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ac4:	4b30      	ldr	r3, [pc, #192]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x100>)
 8004ac6:	613b      	str	r3, [r7, #16]
 8004ac8:	e054      	b.n	8004b74 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004aca:	4b2d      	ldr	r3, [pc, #180]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	2238      	movs	r2, #56	; 0x38
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	2b10      	cmp	r3, #16
 8004ad4:	d138      	bne.n	8004b48 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004ad6:	4b2a      	ldr	r3, [pc, #168]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	2203      	movs	r2, #3
 8004adc:	4013      	ands	r3, r2
 8004ade:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ae0:	4b27      	ldr	r3, [pc, #156]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	091b      	lsrs	r3, r3, #4
 8004ae6:	2207      	movs	r2, #7
 8004ae8:	4013      	ands	r3, r2
 8004aea:	3301      	adds	r3, #1
 8004aec:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2b03      	cmp	r3, #3
 8004af2:	d10d      	bne.n	8004b10 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004af4:	68b9      	ldr	r1, [r7, #8]
 8004af6:	4824      	ldr	r0, [pc, #144]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x100>)
 8004af8:	f7fb fb16 	bl	8000128 <__udivsi3>
 8004afc:	0003      	movs	r3, r0
 8004afe:	0019      	movs	r1, r3
 8004b00:	4b1f      	ldr	r3, [pc, #124]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	0a1b      	lsrs	r3, r3, #8
 8004b06:	227f      	movs	r2, #127	; 0x7f
 8004b08:	4013      	ands	r3, r2
 8004b0a:	434b      	muls	r3, r1
 8004b0c:	617b      	str	r3, [r7, #20]
        break;
 8004b0e:	e00d      	b.n	8004b2c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004b10:	68b9      	ldr	r1, [r7, #8]
 8004b12:	481c      	ldr	r0, [pc, #112]	; (8004b84 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004b14:	f7fb fb08 	bl	8000128 <__udivsi3>
 8004b18:	0003      	movs	r3, r0
 8004b1a:	0019      	movs	r1, r3
 8004b1c:	4b18      	ldr	r3, [pc, #96]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	0a1b      	lsrs	r3, r3, #8
 8004b22:	227f      	movs	r2, #127	; 0x7f
 8004b24:	4013      	ands	r3, r2
 8004b26:	434b      	muls	r3, r1
 8004b28:	617b      	str	r3, [r7, #20]
        break;
 8004b2a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004b2c:	4b14      	ldr	r3, [pc, #80]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	0f5b      	lsrs	r3, r3, #29
 8004b32:	2207      	movs	r2, #7
 8004b34:	4013      	ands	r3, r2
 8004b36:	3301      	adds	r3, #1
 8004b38:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004b3a:	6879      	ldr	r1, [r7, #4]
 8004b3c:	6978      	ldr	r0, [r7, #20]
 8004b3e:	f7fb faf3 	bl	8000128 <__udivsi3>
 8004b42:	0003      	movs	r3, r0
 8004b44:	613b      	str	r3, [r7, #16]
 8004b46:	e015      	b.n	8004b74 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004b48:	4b0d      	ldr	r3, [pc, #52]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	2238      	movs	r2, #56	; 0x38
 8004b4e:	4013      	ands	r3, r2
 8004b50:	2b20      	cmp	r3, #32
 8004b52:	d103      	bne.n	8004b5c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004b54:	2380      	movs	r3, #128	; 0x80
 8004b56:	021b      	lsls	r3, r3, #8
 8004b58:	613b      	str	r3, [r7, #16]
 8004b5a:	e00b      	b.n	8004b74 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004b5c:	4b08      	ldr	r3, [pc, #32]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	2238      	movs	r2, #56	; 0x38
 8004b62:	4013      	ands	r3, r2
 8004b64:	2b18      	cmp	r3, #24
 8004b66:	d103      	bne.n	8004b70 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004b68:	23fa      	movs	r3, #250	; 0xfa
 8004b6a:	01db      	lsls	r3, r3, #7
 8004b6c:	613b      	str	r3, [r7, #16]
 8004b6e:	e001      	b.n	8004b74 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004b70:	2300      	movs	r3, #0
 8004b72:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004b74:	693b      	ldr	r3, [r7, #16]
}
 8004b76:	0018      	movs	r0, r3
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	b006      	add	sp, #24
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	46c0      	nop			; (mov r8, r8)
 8004b80:	40021000 	.word	0x40021000
 8004b84:	00f42400 	.word	0x00f42400
 8004b88:	007a1200 	.word	0x007a1200

08004b8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b90:	4b02      	ldr	r3, [pc, #8]	; (8004b9c <HAL_RCC_GetHCLKFreq+0x10>)
 8004b92:	681b      	ldr	r3, [r3, #0]
}
 8004b94:	0018      	movs	r0, r3
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	46c0      	nop			; (mov r8, r8)
 8004b9c:	20000014 	.word	0x20000014

08004ba0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ba0:	b5b0      	push	{r4, r5, r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004ba4:	f7ff fff2 	bl	8004b8c <HAL_RCC_GetHCLKFreq>
 8004ba8:	0004      	movs	r4, r0
 8004baa:	f7ff faf9 	bl	80041a0 <LL_RCC_GetAPB1Prescaler>
 8004bae:	0003      	movs	r3, r0
 8004bb0:	0b1a      	lsrs	r2, r3, #12
 8004bb2:	4b05      	ldr	r3, [pc, #20]	; (8004bc8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004bb4:	0092      	lsls	r2, r2, #2
 8004bb6:	58d3      	ldr	r3, [r2, r3]
 8004bb8:	221f      	movs	r2, #31
 8004bba:	4013      	ands	r3, r2
 8004bbc:	40dc      	lsrs	r4, r3
 8004bbe:	0023      	movs	r3, r4
}
 8004bc0:	0018      	movs	r0, r3
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bdb0      	pop	{r4, r5, r7, pc}
 8004bc6:	46c0      	nop			; (mov r8, r8)
 8004bc8:	080079bc 	.word	0x080079bc

08004bcc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b086      	sub	sp, #24
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004bd4:	2313      	movs	r3, #19
 8004bd6:	18fb      	adds	r3, r7, r3
 8004bd8:	2200      	movs	r2, #0
 8004bda:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004bdc:	2312      	movs	r3, #18
 8004bde:	18fb      	adds	r3, r7, r3
 8004be0:	2200      	movs	r2, #0
 8004be2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	2380      	movs	r3, #128	; 0x80
 8004bea:	029b      	lsls	r3, r3, #10
 8004bec:	4013      	ands	r3, r2
 8004bee:	d100      	bne.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004bf0:	e0ad      	b.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bf2:	2011      	movs	r0, #17
 8004bf4:	183b      	adds	r3, r7, r0
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bfa:	4b47      	ldr	r3, [pc, #284]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004bfc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004bfe:	2380      	movs	r3, #128	; 0x80
 8004c00:	055b      	lsls	r3, r3, #21
 8004c02:	4013      	ands	r3, r2
 8004c04:	d110      	bne.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c06:	4b44      	ldr	r3, [pc, #272]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c08:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c0a:	4b43      	ldr	r3, [pc, #268]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c0c:	2180      	movs	r1, #128	; 0x80
 8004c0e:	0549      	lsls	r1, r1, #21
 8004c10:	430a      	orrs	r2, r1
 8004c12:	63da      	str	r2, [r3, #60]	; 0x3c
 8004c14:	4b40      	ldr	r3, [pc, #256]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c18:	2380      	movs	r3, #128	; 0x80
 8004c1a:	055b      	lsls	r3, r3, #21
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	60bb      	str	r3, [r7, #8]
 8004c20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c22:	183b      	adds	r3, r7, r0
 8004c24:	2201      	movs	r2, #1
 8004c26:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c28:	4b3c      	ldr	r3, [pc, #240]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	4b3b      	ldr	r3, [pc, #236]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004c2e:	2180      	movs	r1, #128	; 0x80
 8004c30:	0049      	lsls	r1, r1, #1
 8004c32:	430a      	orrs	r2, r1
 8004c34:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c36:	f7fe f905 	bl	8002e44 <HAL_GetTick>
 8004c3a:	0003      	movs	r3, r0
 8004c3c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c3e:	e00b      	b.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c40:	f7fe f900 	bl	8002e44 <HAL_GetTick>
 8004c44:	0002      	movs	r2, r0
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	2b02      	cmp	r3, #2
 8004c4c:	d904      	bls.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004c4e:	2313      	movs	r3, #19
 8004c50:	18fb      	adds	r3, r7, r3
 8004c52:	2203      	movs	r2, #3
 8004c54:	701a      	strb	r2, [r3, #0]
        break;
 8004c56:	e005      	b.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c58:	4b30      	ldr	r3, [pc, #192]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	2380      	movs	r3, #128	; 0x80
 8004c5e:	005b      	lsls	r3, r3, #1
 8004c60:	4013      	ands	r3, r2
 8004c62:	d0ed      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004c64:	2313      	movs	r3, #19
 8004c66:	18fb      	adds	r3, r7, r3
 8004c68:	781b      	ldrb	r3, [r3, #0]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d15e      	bne.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c6e:	4b2a      	ldr	r3, [pc, #168]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c70:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c72:	23c0      	movs	r3, #192	; 0xc0
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	4013      	ands	r3, r2
 8004c78:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d019      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c84:	697a      	ldr	r2, [r7, #20]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d014      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c8a:	4b23      	ldr	r3, [pc, #140]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c8e:	4a24      	ldr	r2, [pc, #144]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004c90:	4013      	ands	r3, r2
 8004c92:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c94:	4b20      	ldr	r3, [pc, #128]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c96:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c98:	4b1f      	ldr	r3, [pc, #124]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c9a:	2180      	movs	r1, #128	; 0x80
 8004c9c:	0249      	lsls	r1, r1, #9
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ca2:	4b1d      	ldr	r3, [pc, #116]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004ca4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004ca6:	4b1c      	ldr	r3, [pc, #112]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004ca8:	491e      	ldr	r1, [pc, #120]	; (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8004caa:	400a      	ands	r2, r1
 8004cac:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004cae:	4b1a      	ldr	r3, [pc, #104]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	4013      	ands	r3, r2
 8004cba:	d016      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cbc:	f7fe f8c2 	bl	8002e44 <HAL_GetTick>
 8004cc0:	0003      	movs	r3, r0
 8004cc2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cc4:	e00c      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cc6:	f7fe f8bd 	bl	8002e44 <HAL_GetTick>
 8004cca:	0002      	movs	r2, r0
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	4a15      	ldr	r2, [pc, #84]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d904      	bls.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004cd6:	2313      	movs	r3, #19
 8004cd8:	18fb      	adds	r3, r7, r3
 8004cda:	2203      	movs	r2, #3
 8004cdc:	701a      	strb	r2, [r3, #0]
            break;
 8004cde:	e004      	b.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ce0:	4b0d      	ldr	r3, [pc, #52]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004ce2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ce4:	2202      	movs	r2, #2
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	d0ed      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004cea:	2313      	movs	r3, #19
 8004cec:	18fb      	adds	r3, r7, r3
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d10a      	bne.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cf4:	4b08      	ldr	r3, [pc, #32]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004cf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cf8:	4a09      	ldr	r2, [pc, #36]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	0019      	movs	r1, r3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d02:	4b05      	ldr	r3, [pc, #20]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d04:	430a      	orrs	r2, r1
 8004d06:	65da      	str	r2, [r3, #92]	; 0x5c
 8004d08:	e016      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d0a:	2312      	movs	r3, #18
 8004d0c:	18fb      	adds	r3, r7, r3
 8004d0e:	2213      	movs	r2, #19
 8004d10:	18ba      	adds	r2, r7, r2
 8004d12:	7812      	ldrb	r2, [r2, #0]
 8004d14:	701a      	strb	r2, [r3, #0]
 8004d16:	e00f      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004d18:	40021000 	.word	0x40021000
 8004d1c:	40007000 	.word	0x40007000
 8004d20:	fffffcff 	.word	0xfffffcff
 8004d24:	fffeffff 	.word	0xfffeffff
 8004d28:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d2c:	2312      	movs	r3, #18
 8004d2e:	18fb      	adds	r3, r7, r3
 8004d30:	2213      	movs	r2, #19
 8004d32:	18ba      	adds	r2, r7, r2
 8004d34:	7812      	ldrb	r2, [r2, #0]
 8004d36:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d38:	2311      	movs	r3, #17
 8004d3a:	18fb      	adds	r3, r7, r3
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d105      	bne.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d42:	4bb6      	ldr	r3, [pc, #728]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d44:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d46:	4bb5      	ldr	r3, [pc, #724]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d48:	49b5      	ldr	r1, [pc, #724]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8004d4a:	400a      	ands	r2, r1
 8004d4c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	2201      	movs	r2, #1
 8004d54:	4013      	ands	r3, r2
 8004d56:	d009      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d58:	4bb0      	ldr	r3, [pc, #704]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d5c:	2203      	movs	r2, #3
 8004d5e:	4393      	bics	r3, r2
 8004d60:	0019      	movs	r1, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685a      	ldr	r2, [r3, #4]
 8004d66:	4bad      	ldr	r3, [pc, #692]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2202      	movs	r2, #2
 8004d72:	4013      	ands	r3, r2
 8004d74:	d009      	beq.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d76:	4ba9      	ldr	r3, [pc, #676]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d7a:	220c      	movs	r2, #12
 8004d7c:	4393      	bics	r3, r2
 8004d7e:	0019      	movs	r1, r3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	689a      	ldr	r2, [r3, #8]
 8004d84:	4ba5      	ldr	r3, [pc, #660]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d86:	430a      	orrs	r2, r1
 8004d88:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2204      	movs	r2, #4
 8004d90:	4013      	ands	r3, r2
 8004d92:	d009      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d94:	4ba1      	ldr	r3, [pc, #644]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d98:	2230      	movs	r2, #48	; 0x30
 8004d9a:	4393      	bics	r3, r2
 8004d9c:	0019      	movs	r1, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	68da      	ldr	r2, [r3, #12]
 8004da2:	4b9e      	ldr	r3, [pc, #632]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004da4:	430a      	orrs	r2, r1
 8004da6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2210      	movs	r2, #16
 8004dae:	4013      	ands	r3, r2
 8004db0:	d009      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004db2:	4b9a      	ldr	r3, [pc, #616]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db6:	4a9b      	ldr	r2, [pc, #620]	; (8005024 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8004db8:	4013      	ands	r3, r2
 8004dba:	0019      	movs	r1, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	691a      	ldr	r2, [r3, #16]
 8004dc0:	4b96      	ldr	r3, [pc, #600]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	2380      	movs	r3, #128	; 0x80
 8004dcc:	015b      	lsls	r3, r3, #5
 8004dce:	4013      	ands	r3, r2
 8004dd0:	d009      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8004dd2:	4b92      	ldr	r3, [pc, #584]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dd6:	4a94      	ldr	r2, [pc, #592]	; (8005028 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004dd8:	4013      	ands	r3, r2
 8004dda:	0019      	movs	r1, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	695a      	ldr	r2, [r3, #20]
 8004de0:	4b8e      	ldr	r3, [pc, #568]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004de2:	430a      	orrs	r2, r1
 8004de4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	2380      	movs	r3, #128	; 0x80
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	4013      	ands	r3, r2
 8004df0:	d009      	beq.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004df2:	4b8a      	ldr	r3, [pc, #552]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004df4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004df6:	4a8d      	ldr	r2, [pc, #564]	; (800502c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8004df8:	4013      	ands	r3, r2
 8004dfa:	0019      	movs	r1, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e00:	4b86      	ldr	r3, [pc, #536]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e02:	430a      	orrs	r2, r1
 8004e04:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	2380      	movs	r3, #128	; 0x80
 8004e0c:	00db      	lsls	r3, r3, #3
 8004e0e:	4013      	ands	r3, r2
 8004e10:	d009      	beq.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004e12:	4b82      	ldr	r3, [pc, #520]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e16:	4a86      	ldr	r2, [pc, #536]	; (8005030 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8004e18:	4013      	ands	r3, r2
 8004e1a:	0019      	movs	r1, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e20:	4b7e      	ldr	r3, [pc, #504]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e22:	430a      	orrs	r2, r1
 8004e24:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	2220      	movs	r2, #32
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	d009      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e30:	4b7a      	ldr	r3, [pc, #488]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e34:	4a7f      	ldr	r2, [pc, #508]	; (8005034 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004e36:	4013      	ands	r3, r2
 8004e38:	0019      	movs	r1, r3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	699a      	ldr	r2, [r3, #24]
 8004e3e:	4b77      	ldr	r3, [pc, #476]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e40:	430a      	orrs	r2, r1
 8004e42:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2240      	movs	r2, #64	; 0x40
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	d009      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e4e:	4b73      	ldr	r3, [pc, #460]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e52:	4a79      	ldr	r2, [pc, #484]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8004e54:	4013      	ands	r3, r2
 8004e56:	0019      	movs	r1, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	69da      	ldr	r2, [r3, #28]
 8004e5c:	4b6f      	ldr	r3, [pc, #444]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e5e:	430a      	orrs	r2, r1
 8004e60:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	2380      	movs	r3, #128	; 0x80
 8004e68:	01db      	lsls	r3, r3, #7
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	d015      	beq.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e6e:	4b6b      	ldr	r3, [pc, #428]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	0899      	lsrs	r1, r3, #2
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e7a:	4b68      	ldr	r3, [pc, #416]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e7c:	430a      	orrs	r2, r1
 8004e7e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e84:	2380      	movs	r3, #128	; 0x80
 8004e86:	05db      	lsls	r3, r3, #23
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d106      	bne.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004e8c:	4b63      	ldr	r3, [pc, #396]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e8e:	68da      	ldr	r2, [r3, #12]
 8004e90:	4b62      	ldr	r3, [pc, #392]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e92:	2180      	movs	r1, #128	; 0x80
 8004e94:	0249      	lsls	r1, r1, #9
 8004e96:	430a      	orrs	r2, r1
 8004e98:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	2380      	movs	r3, #128	; 0x80
 8004ea0:	031b      	lsls	r3, r3, #12
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	d009      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004ea6:	4b5d      	ldr	r3, [pc, #372]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eaa:	2240      	movs	r2, #64	; 0x40
 8004eac:	4393      	bics	r3, r2
 8004eae:	0019      	movs	r1, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004eb4:	4b59      	ldr	r3, [pc, #356]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	2380      	movs	r3, #128	; 0x80
 8004ec0:	039b      	lsls	r3, r3, #14
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	d016      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004ec6:	4b55      	ldr	r3, [pc, #340]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eca:	4a5c      	ldr	r2, [pc, #368]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004ecc:	4013      	ands	r3, r2
 8004ece:	0019      	movs	r1, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ed4:	4b51      	ldr	r3, [pc, #324]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ede:	2380      	movs	r3, #128	; 0x80
 8004ee0:	03db      	lsls	r3, r3, #15
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d106      	bne.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004ee6:	4b4d      	ldr	r3, [pc, #308]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ee8:	68da      	ldr	r2, [r3, #12]
 8004eea:	4b4c      	ldr	r3, [pc, #304]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004eec:	2180      	movs	r1, #128	; 0x80
 8004eee:	0449      	lsls	r1, r1, #17
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	2380      	movs	r3, #128	; 0x80
 8004efa:	03db      	lsls	r3, r3, #15
 8004efc:	4013      	ands	r3, r2
 8004efe:	d016      	beq.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004f00:	4b46      	ldr	r3, [pc, #280]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f04:	4a4e      	ldr	r2, [pc, #312]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004f06:	4013      	ands	r3, r2
 8004f08:	0019      	movs	r1, r3
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f0e:	4b43      	ldr	r3, [pc, #268]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f10:	430a      	orrs	r2, r1
 8004f12:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f18:	2380      	movs	r3, #128	; 0x80
 8004f1a:	045b      	lsls	r3, r3, #17
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d106      	bne.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004f20:	4b3e      	ldr	r3, [pc, #248]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f22:	68da      	ldr	r2, [r3, #12]
 8004f24:	4b3d      	ldr	r3, [pc, #244]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f26:	2180      	movs	r1, #128	; 0x80
 8004f28:	0449      	lsls	r1, r1, #17
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	2380      	movs	r3, #128	; 0x80
 8004f34:	011b      	lsls	r3, r3, #4
 8004f36:	4013      	ands	r3, r2
 8004f38:	d014      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004f3a:	4b38      	ldr	r3, [pc, #224]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f3e:	2203      	movs	r2, #3
 8004f40:	4393      	bics	r3, r2
 8004f42:	0019      	movs	r1, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a1a      	ldr	r2, [r3, #32]
 8004f48:	4b34      	ldr	r3, [pc, #208]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f4a:	430a      	orrs	r2, r1
 8004f4c:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a1b      	ldr	r3, [r3, #32]
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	d106      	bne.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004f56:	4b31      	ldr	r3, [pc, #196]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f58:	68da      	ldr	r2, [r3, #12]
 8004f5a:	4b30      	ldr	r3, [pc, #192]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f5c:	2180      	movs	r1, #128	; 0x80
 8004f5e:	0249      	lsls	r1, r1, #9
 8004f60:	430a      	orrs	r2, r1
 8004f62:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	2380      	movs	r3, #128	; 0x80
 8004f6a:	019b      	lsls	r3, r3, #6
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	d014      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004f70:	4b2a      	ldr	r3, [pc, #168]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f74:	220c      	movs	r2, #12
 8004f76:	4393      	bics	r3, r2
 8004f78:	0019      	movs	r1, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f7e:	4b27      	ldr	r3, [pc, #156]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f80:	430a      	orrs	r2, r1
 8004f82:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f88:	2b04      	cmp	r3, #4
 8004f8a:	d106      	bne.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004f8c:	4b23      	ldr	r3, [pc, #140]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f8e:	68da      	ldr	r2, [r3, #12]
 8004f90:	4b22      	ldr	r3, [pc, #136]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f92:	2180      	movs	r1, #128	; 0x80
 8004f94:	0249      	lsls	r1, r1, #9
 8004f96:	430a      	orrs	r2, r1
 8004f98:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	2380      	movs	r3, #128	; 0x80
 8004fa0:	045b      	lsls	r3, r3, #17
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	d016      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004fa6:	4b1d      	ldr	r3, [pc, #116]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004faa:	4a22      	ldr	r2, [pc, #136]	; (8005034 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004fac:	4013      	ands	r3, r2
 8004fae:	0019      	movs	r1, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fb4:	4b19      	ldr	r3, [pc, #100]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fbe:	2380      	movs	r3, #128	; 0x80
 8004fc0:	019b      	lsls	r3, r3, #6
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d106      	bne.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004fc6:	4b15      	ldr	r3, [pc, #84]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fc8:	68da      	ldr	r2, [r3, #12]
 8004fca:	4b14      	ldr	r3, [pc, #80]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fcc:	2180      	movs	r1, #128	; 0x80
 8004fce:	0449      	lsls	r1, r1, #17
 8004fd0:	430a      	orrs	r2, r1
 8004fd2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	2380      	movs	r3, #128	; 0x80
 8004fda:	049b      	lsls	r3, r3, #18
 8004fdc:	4013      	ands	r3, r2
 8004fde:	d016      	beq.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004fe0:	4b0e      	ldr	r3, [pc, #56]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fe4:	4a10      	ldr	r2, [pc, #64]	; (8005028 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	0019      	movs	r1, r3
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004fee:	4b0b      	ldr	r3, [pc, #44]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ff8:	2380      	movs	r3, #128	; 0x80
 8004ffa:	005b      	lsls	r3, r3, #1
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d106      	bne.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005000:	4b06      	ldr	r3, [pc, #24]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005002:	68da      	ldr	r2, [r3, #12]
 8005004:	4b05      	ldr	r3, [pc, #20]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005006:	2180      	movs	r1, #128	; 0x80
 8005008:	0449      	lsls	r1, r1, #17
 800500a:	430a      	orrs	r2, r1
 800500c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800500e:	2312      	movs	r3, #18
 8005010:	18fb      	adds	r3, r7, r3
 8005012:	781b      	ldrb	r3, [r3, #0]
}
 8005014:	0018      	movs	r0, r3
 8005016:	46bd      	mov	sp, r7
 8005018:	b006      	add	sp, #24
 800501a:	bd80      	pop	{r7, pc}
 800501c:	40021000 	.word	0x40021000
 8005020:	efffffff 	.word	0xefffffff
 8005024:	fffff3ff 	.word	0xfffff3ff
 8005028:	fffffcff 	.word	0xfffffcff
 800502c:	fff3ffff 	.word	0xfff3ffff
 8005030:	ffcfffff 	.word	0xffcfffff
 8005034:	ffffcfff 	.word	0xffffcfff
 8005038:	ffff3fff 	.word	0xffff3fff
 800503c:	ffbfffff 	.word	0xffbfffff
 8005040:	feffffff 	.word	0xfeffffff

08005044 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b084      	sub	sp, #16
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d101      	bne.n	8005056 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	e0a8      	b.n	80051a8 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800505a:	2b00      	cmp	r3, #0
 800505c:	d109      	bne.n	8005072 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685a      	ldr	r2, [r3, #4]
 8005062:	2382      	movs	r3, #130	; 0x82
 8005064:	005b      	lsls	r3, r3, #1
 8005066:	429a      	cmp	r2, r3
 8005068:	d009      	beq.n	800507e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	61da      	str	r2, [r3, #28]
 8005070:	e005      	b.n	800507e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	225d      	movs	r2, #93	; 0x5d
 8005088:	5c9b      	ldrb	r3, [r3, r2]
 800508a:	b2db      	uxtb	r3, r3
 800508c:	2b00      	cmp	r3, #0
 800508e:	d107      	bne.n	80050a0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	225c      	movs	r2, #92	; 0x5c
 8005094:	2100      	movs	r1, #0
 8005096:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	0018      	movs	r0, r3
 800509c:	f7fd fcfe 	bl	8002a9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	225d      	movs	r2, #93	; 0x5d
 80050a4:	2102      	movs	r1, #2
 80050a6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2140      	movs	r1, #64	; 0x40
 80050b4:	438a      	bics	r2, r1
 80050b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	68da      	ldr	r2, [r3, #12]
 80050bc:	23e0      	movs	r3, #224	; 0xe0
 80050be:	00db      	lsls	r3, r3, #3
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d902      	bls.n	80050ca <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80050c4:	2300      	movs	r3, #0
 80050c6:	60fb      	str	r3, [r7, #12]
 80050c8:	e002      	b.n	80050d0 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80050ca:	2380      	movs	r3, #128	; 0x80
 80050cc:	015b      	lsls	r3, r3, #5
 80050ce:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	68da      	ldr	r2, [r3, #12]
 80050d4:	23f0      	movs	r3, #240	; 0xf0
 80050d6:	011b      	lsls	r3, r3, #4
 80050d8:	429a      	cmp	r2, r3
 80050da:	d008      	beq.n	80050ee <HAL_SPI_Init+0xaa>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	68da      	ldr	r2, [r3, #12]
 80050e0:	23e0      	movs	r3, #224	; 0xe0
 80050e2:	00db      	lsls	r3, r3, #3
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d002      	beq.n	80050ee <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	685a      	ldr	r2, [r3, #4]
 80050f2:	2382      	movs	r3, #130	; 0x82
 80050f4:	005b      	lsls	r3, r3, #1
 80050f6:	401a      	ands	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6899      	ldr	r1, [r3, #8]
 80050fc:	2384      	movs	r3, #132	; 0x84
 80050fe:	021b      	lsls	r3, r3, #8
 8005100:	400b      	ands	r3, r1
 8005102:	431a      	orrs	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	691b      	ldr	r3, [r3, #16]
 8005108:	2102      	movs	r1, #2
 800510a:	400b      	ands	r3, r1
 800510c:	431a      	orrs	r2, r3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	2101      	movs	r1, #1
 8005114:	400b      	ands	r3, r1
 8005116:	431a      	orrs	r2, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6999      	ldr	r1, [r3, #24]
 800511c:	2380      	movs	r3, #128	; 0x80
 800511e:	009b      	lsls	r3, r3, #2
 8005120:	400b      	ands	r3, r1
 8005122:	431a      	orrs	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	69db      	ldr	r3, [r3, #28]
 8005128:	2138      	movs	r1, #56	; 0x38
 800512a:	400b      	ands	r3, r1
 800512c:	431a      	orrs	r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6a1b      	ldr	r3, [r3, #32]
 8005132:	2180      	movs	r1, #128	; 0x80
 8005134:	400b      	ands	r3, r1
 8005136:	431a      	orrs	r2, r3
 8005138:	0011      	movs	r1, r2
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800513e:	2380      	movs	r3, #128	; 0x80
 8005140:	019b      	lsls	r3, r3, #6
 8005142:	401a      	ands	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	430a      	orrs	r2, r1
 800514a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	699b      	ldr	r3, [r3, #24]
 8005150:	0c1b      	lsrs	r3, r3, #16
 8005152:	2204      	movs	r2, #4
 8005154:	401a      	ands	r2, r3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515a:	2110      	movs	r1, #16
 800515c:	400b      	ands	r3, r1
 800515e:	431a      	orrs	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005164:	2108      	movs	r1, #8
 8005166:	400b      	ands	r3, r1
 8005168:	431a      	orrs	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	68d9      	ldr	r1, [r3, #12]
 800516e:	23f0      	movs	r3, #240	; 0xf0
 8005170:	011b      	lsls	r3, r3, #4
 8005172:	400b      	ands	r3, r1
 8005174:	431a      	orrs	r2, r3
 8005176:	0011      	movs	r1, r2
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	2380      	movs	r3, #128	; 0x80
 800517c:	015b      	lsls	r3, r3, #5
 800517e:	401a      	ands	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	430a      	orrs	r2, r1
 8005186:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	69da      	ldr	r2, [r3, #28]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4907      	ldr	r1, [pc, #28]	; (80051b0 <HAL_SPI_Init+0x16c>)
 8005194:	400a      	ands	r2, r1
 8005196:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	225d      	movs	r2, #93	; 0x5d
 80051a2:	2101      	movs	r1, #1
 80051a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051a6:	2300      	movs	r3, #0
}
 80051a8:	0018      	movs	r0, r3
 80051aa:	46bd      	mov	sp, r7
 80051ac:	b004      	add	sp, #16
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	fffff7ff 	.word	0xfffff7ff

080051b4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b088      	sub	sp, #32
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	603b      	str	r3, [r7, #0]
 80051c0:	1dbb      	adds	r3, r7, #6
 80051c2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80051c4:	231f      	movs	r3, #31
 80051c6:	18fb      	adds	r3, r7, r3
 80051c8:	2200      	movs	r2, #0
 80051ca:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	225c      	movs	r2, #92	; 0x5c
 80051d0:	5c9b      	ldrb	r3, [r3, r2]
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d101      	bne.n	80051da <HAL_SPI_Transmit+0x26>
 80051d6:	2302      	movs	r3, #2
 80051d8:	e140      	b.n	800545c <HAL_SPI_Transmit+0x2a8>
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	225c      	movs	r2, #92	; 0x5c
 80051de:	2101      	movs	r1, #1
 80051e0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051e2:	f7fd fe2f 	bl	8002e44 <HAL_GetTick>
 80051e6:	0003      	movs	r3, r0
 80051e8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80051ea:	2316      	movs	r3, #22
 80051ec:	18fb      	adds	r3, r7, r3
 80051ee:	1dba      	adds	r2, r7, #6
 80051f0:	8812      	ldrh	r2, [r2, #0]
 80051f2:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	225d      	movs	r2, #93	; 0x5d
 80051f8:	5c9b      	ldrb	r3, [r3, r2]
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d004      	beq.n	800520a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005200:	231f      	movs	r3, #31
 8005202:	18fb      	adds	r3, r7, r3
 8005204:	2202      	movs	r2, #2
 8005206:	701a      	strb	r2, [r3, #0]
    goto error;
 8005208:	e11d      	b.n	8005446 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d003      	beq.n	8005218 <HAL_SPI_Transmit+0x64>
 8005210:	1dbb      	adds	r3, r7, #6
 8005212:	881b      	ldrh	r3, [r3, #0]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d104      	bne.n	8005222 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8005218:	231f      	movs	r3, #31
 800521a:	18fb      	adds	r3, r7, r3
 800521c:	2201      	movs	r2, #1
 800521e:	701a      	strb	r2, [r3, #0]
    goto error;
 8005220:	e111      	b.n	8005446 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	225d      	movs	r2, #93	; 0x5d
 8005226:	2103      	movs	r1, #3
 8005228:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	68ba      	ldr	r2, [r7, #8]
 8005234:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	1dba      	adds	r2, r7, #6
 800523a:	8812      	ldrh	r2, [r2, #0]
 800523c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	1dba      	adds	r2, r7, #6
 8005242:	8812      	ldrh	r2, [r2, #0]
 8005244:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2244      	movs	r2, #68	; 0x44
 8005250:	2100      	movs	r1, #0
 8005252:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2246      	movs	r2, #70	; 0x46
 8005258:	2100      	movs	r1, #0
 800525a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2200      	movs	r2, #0
 8005260:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2200      	movs	r2, #0
 8005266:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	689a      	ldr	r2, [r3, #8]
 800526c:	2380      	movs	r3, #128	; 0x80
 800526e:	021b      	lsls	r3, r3, #8
 8005270:	429a      	cmp	r2, r3
 8005272:	d110      	bne.n	8005296 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	2140      	movs	r1, #64	; 0x40
 8005280:	438a      	bics	r2, r1
 8005282:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2180      	movs	r1, #128	; 0x80
 8005290:	01c9      	lsls	r1, r1, #7
 8005292:	430a      	orrs	r2, r1
 8005294:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2240      	movs	r2, #64	; 0x40
 800529e:	4013      	ands	r3, r2
 80052a0:	2b40      	cmp	r3, #64	; 0x40
 80052a2:	d007      	beq.n	80052b4 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	2140      	movs	r1, #64	; 0x40
 80052b0:	430a      	orrs	r2, r1
 80052b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	68da      	ldr	r2, [r3, #12]
 80052b8:	23e0      	movs	r3, #224	; 0xe0
 80052ba:	00db      	lsls	r3, r3, #3
 80052bc:	429a      	cmp	r2, r3
 80052be:	d94e      	bls.n	800535e <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d004      	beq.n	80052d2 <HAL_SPI_Transmit+0x11e>
 80052c8:	2316      	movs	r3, #22
 80052ca:	18fb      	adds	r3, r7, r3
 80052cc:	881b      	ldrh	r3, [r3, #0]
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d13f      	bne.n	8005352 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d6:	881a      	ldrh	r2, [r3, #0]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052e2:	1c9a      	adds	r2, r3, #2
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	3b01      	subs	r3, #1
 80052f0:	b29a      	uxth	r2, r3
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80052f6:	e02c      	b.n	8005352 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	2202      	movs	r2, #2
 8005300:	4013      	ands	r3, r2
 8005302:	2b02      	cmp	r3, #2
 8005304:	d112      	bne.n	800532c <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800530a:	881a      	ldrh	r2, [r3, #0]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005316:	1c9a      	adds	r2, r3, #2
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005320:	b29b      	uxth	r3, r3
 8005322:	3b01      	subs	r3, #1
 8005324:	b29a      	uxth	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	87da      	strh	r2, [r3, #62]	; 0x3e
 800532a:	e012      	b.n	8005352 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800532c:	f7fd fd8a 	bl	8002e44 <HAL_GetTick>
 8005330:	0002      	movs	r2, r0
 8005332:	69bb      	ldr	r3, [r7, #24]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	683a      	ldr	r2, [r7, #0]
 8005338:	429a      	cmp	r2, r3
 800533a:	d802      	bhi.n	8005342 <HAL_SPI_Transmit+0x18e>
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	3301      	adds	r3, #1
 8005340:	d102      	bne.n	8005348 <HAL_SPI_Transmit+0x194>
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d104      	bne.n	8005352 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8005348:	231f      	movs	r3, #31
 800534a:	18fb      	adds	r3, r7, r3
 800534c:	2203      	movs	r2, #3
 800534e:	701a      	strb	r2, [r3, #0]
          goto error;
 8005350:	e079      	b.n	8005446 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005356:	b29b      	uxth	r3, r3
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1cd      	bne.n	80052f8 <HAL_SPI_Transmit+0x144>
 800535c:	e04f      	b.n	80053fe <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d004      	beq.n	8005370 <HAL_SPI_Transmit+0x1bc>
 8005366:	2316      	movs	r3, #22
 8005368:	18fb      	adds	r3, r7, r3
 800536a:	881b      	ldrh	r3, [r3, #0]
 800536c:	2b01      	cmp	r3, #1
 800536e:	d141      	bne.n	80053f4 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	330c      	adds	r3, #12
 800537a:	7812      	ldrb	r2, [r2, #0]
 800537c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005382:	1c5a      	adds	r2, r3, #1
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800538c:	b29b      	uxth	r3, r3
 800538e:	3b01      	subs	r3, #1
 8005390:	b29a      	uxth	r2, r3
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8005396:	e02d      	b.n	80053f4 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	2202      	movs	r2, #2
 80053a0:	4013      	ands	r3, r2
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d113      	bne.n	80053ce <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	330c      	adds	r3, #12
 80053b0:	7812      	ldrb	r2, [r2, #0]
 80053b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b8:	1c5a      	adds	r2, r3, #1
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	3b01      	subs	r3, #1
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 80053cc:	e012      	b.n	80053f4 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053ce:	f7fd fd39 	bl	8002e44 <HAL_GetTick>
 80053d2:	0002      	movs	r2, r0
 80053d4:	69bb      	ldr	r3, [r7, #24]
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	683a      	ldr	r2, [r7, #0]
 80053da:	429a      	cmp	r2, r3
 80053dc:	d802      	bhi.n	80053e4 <HAL_SPI_Transmit+0x230>
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	3301      	adds	r3, #1
 80053e2:	d102      	bne.n	80053ea <HAL_SPI_Transmit+0x236>
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d104      	bne.n	80053f4 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 80053ea:	231f      	movs	r3, #31
 80053ec:	18fb      	adds	r3, r7, r3
 80053ee:	2203      	movs	r2, #3
 80053f0:	701a      	strb	r2, [r3, #0]
          goto error;
 80053f2:	e028      	b.n	8005446 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d1cc      	bne.n	8005398 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053fe:	69ba      	ldr	r2, [r7, #24]
 8005400:	6839      	ldr	r1, [r7, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	0018      	movs	r0, r3
 8005406:	f000 fcd9 	bl	8005dbc <SPI_EndRxTxTransaction>
 800540a:	1e03      	subs	r3, r0, #0
 800540c:	d002      	beq.n	8005414 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2220      	movs	r2, #32
 8005412:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d10a      	bne.n	8005432 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800541c:	2300      	movs	r3, #0
 800541e:	613b      	str	r3, [r7, #16]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	613b      	str	r3, [r7, #16]
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	613b      	str	r3, [r7, #16]
 8005430:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005436:	2b00      	cmp	r3, #0
 8005438:	d004      	beq.n	8005444 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800543a:	231f      	movs	r3, #31
 800543c:	18fb      	adds	r3, r7, r3
 800543e:	2201      	movs	r2, #1
 8005440:	701a      	strb	r2, [r3, #0]
 8005442:	e000      	b.n	8005446 <HAL_SPI_Transmit+0x292>
  }

error:
 8005444:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	225d      	movs	r2, #93	; 0x5d
 800544a:	2101      	movs	r1, #1
 800544c:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	225c      	movs	r2, #92	; 0x5c
 8005452:	2100      	movs	r1, #0
 8005454:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005456:	231f      	movs	r3, #31
 8005458:	18fb      	adds	r3, r7, r3
 800545a:	781b      	ldrb	r3, [r3, #0]
}
 800545c:	0018      	movs	r0, r3
 800545e:	46bd      	mov	sp, r7
 8005460:	b008      	add	sp, #32
 8005462:	bd80      	pop	{r7, pc}

08005464 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005464:	b590      	push	{r4, r7, lr}
 8005466:	b089      	sub	sp, #36	; 0x24
 8005468:	af02      	add	r7, sp, #8
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	603b      	str	r3, [r7, #0]
 8005470:	1dbb      	adds	r3, r7, #6
 8005472:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005474:	2317      	movs	r3, #23
 8005476:	18fb      	adds	r3, r7, r3
 8005478:	2200      	movs	r2, #0
 800547a:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	685a      	ldr	r2, [r3, #4]
 8005480:	2382      	movs	r3, #130	; 0x82
 8005482:	005b      	lsls	r3, r3, #1
 8005484:	429a      	cmp	r2, r3
 8005486:	d113      	bne.n	80054b0 <HAL_SPI_Receive+0x4c>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d10f      	bne.n	80054b0 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	225d      	movs	r2, #93	; 0x5d
 8005494:	2104      	movs	r1, #4
 8005496:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005498:	1dbb      	adds	r3, r7, #6
 800549a:	881c      	ldrh	r4, [r3, #0]
 800549c:	68ba      	ldr	r2, [r7, #8]
 800549e:	68b9      	ldr	r1, [r7, #8]
 80054a0:	68f8      	ldr	r0, [r7, #12]
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	9300      	str	r3, [sp, #0]
 80054a6:	0023      	movs	r3, r4
 80054a8:	f000 f928 	bl	80056fc <HAL_SPI_TransmitReceive>
 80054ac:	0003      	movs	r3, r0
 80054ae:	e11c      	b.n	80056ea <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	225c      	movs	r2, #92	; 0x5c
 80054b4:	5c9b      	ldrb	r3, [r3, r2]
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d101      	bne.n	80054be <HAL_SPI_Receive+0x5a>
 80054ba:	2302      	movs	r3, #2
 80054bc:	e115      	b.n	80056ea <HAL_SPI_Receive+0x286>
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	225c      	movs	r2, #92	; 0x5c
 80054c2:	2101      	movs	r1, #1
 80054c4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054c6:	f7fd fcbd 	bl	8002e44 <HAL_GetTick>
 80054ca:	0003      	movs	r3, r0
 80054cc:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	225d      	movs	r2, #93	; 0x5d
 80054d2:	5c9b      	ldrb	r3, [r3, r2]
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d004      	beq.n	80054e4 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 80054da:	2317      	movs	r3, #23
 80054dc:	18fb      	adds	r3, r7, r3
 80054de:	2202      	movs	r2, #2
 80054e0:	701a      	strb	r2, [r3, #0]
    goto error;
 80054e2:	e0f7      	b.n	80056d4 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d003      	beq.n	80054f2 <HAL_SPI_Receive+0x8e>
 80054ea:	1dbb      	adds	r3, r7, #6
 80054ec:	881b      	ldrh	r3, [r3, #0]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d104      	bne.n	80054fc <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 80054f2:	2317      	movs	r3, #23
 80054f4:	18fb      	adds	r3, r7, r3
 80054f6:	2201      	movs	r2, #1
 80054f8:	701a      	strb	r2, [r3, #0]
    goto error;
 80054fa:	e0eb      	b.n	80056d4 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	225d      	movs	r2, #93	; 0x5d
 8005500:	2104      	movs	r1, #4
 8005502:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2200      	movs	r2, #0
 8005508:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	68ba      	ldr	r2, [r7, #8]
 800550e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	1dba      	adds	r2, r7, #6
 8005514:	2144      	movs	r1, #68	; 0x44
 8005516:	8812      	ldrh	r2, [r2, #0]
 8005518:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	1dba      	adds	r2, r7, #6
 800551e:	2146      	movs	r1, #70	; 0x46
 8005520:	8812      	ldrh	r2, [r2, #0]
 8005522:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2200      	movs	r2, #0
 8005540:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	68da      	ldr	r2, [r3, #12]
 8005546:	23e0      	movs	r3, #224	; 0xe0
 8005548:	00db      	lsls	r3, r3, #3
 800554a:	429a      	cmp	r2, r3
 800554c:	d908      	bls.n	8005560 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4966      	ldr	r1, [pc, #408]	; (80056f4 <HAL_SPI_Receive+0x290>)
 800555a:	400a      	ands	r2, r1
 800555c:	605a      	str	r2, [r3, #4]
 800555e:	e008      	b.n	8005572 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	685a      	ldr	r2, [r3, #4]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	2180      	movs	r1, #128	; 0x80
 800556c:	0149      	lsls	r1, r1, #5
 800556e:	430a      	orrs	r2, r1
 8005570:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	689a      	ldr	r2, [r3, #8]
 8005576:	2380      	movs	r3, #128	; 0x80
 8005578:	021b      	lsls	r3, r3, #8
 800557a:	429a      	cmp	r2, r3
 800557c:	d10f      	bne.n	800559e <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2140      	movs	r1, #64	; 0x40
 800558a:	438a      	bics	r2, r1
 800558c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4957      	ldr	r1, [pc, #348]	; (80056f8 <HAL_SPI_Receive+0x294>)
 800559a:	400a      	ands	r2, r1
 800559c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	2240      	movs	r2, #64	; 0x40
 80055a6:	4013      	ands	r3, r2
 80055a8:	2b40      	cmp	r3, #64	; 0x40
 80055aa:	d007      	beq.n	80055bc <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2140      	movs	r1, #64	; 0x40
 80055b8:	430a      	orrs	r2, r1
 80055ba:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	68da      	ldr	r2, [r3, #12]
 80055c0:	23e0      	movs	r3, #224	; 0xe0
 80055c2:	00db      	lsls	r3, r3, #3
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d900      	bls.n	80055ca <HAL_SPI_Receive+0x166>
 80055c8:	e069      	b.n	800569e <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80055ca:	e031      	b.n	8005630 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	2201      	movs	r2, #1
 80055d4:	4013      	ands	r3, r2
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d117      	bne.n	800560a <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	330c      	adds	r3, #12
 80055e0:	001a      	movs	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e6:	7812      	ldrb	r2, [r2, #0]
 80055e8:	b2d2      	uxtb	r2, r2
 80055ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f0:	1c5a      	adds	r2, r3, #1
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2246      	movs	r2, #70	; 0x46
 80055fa:	5a9b      	ldrh	r3, [r3, r2]
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	3b01      	subs	r3, #1
 8005600:	b299      	uxth	r1, r3
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2246      	movs	r2, #70	; 0x46
 8005606:	5299      	strh	r1, [r3, r2]
 8005608:	e012      	b.n	8005630 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800560a:	f7fd fc1b 	bl	8002e44 <HAL_GetTick>
 800560e:	0002      	movs	r2, r0
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	1ad3      	subs	r3, r2, r3
 8005614:	683a      	ldr	r2, [r7, #0]
 8005616:	429a      	cmp	r2, r3
 8005618:	d802      	bhi.n	8005620 <HAL_SPI_Receive+0x1bc>
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	3301      	adds	r3, #1
 800561e:	d102      	bne.n	8005626 <HAL_SPI_Receive+0x1c2>
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d104      	bne.n	8005630 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 8005626:	2317      	movs	r3, #23
 8005628:	18fb      	adds	r3, r7, r3
 800562a:	2203      	movs	r2, #3
 800562c:	701a      	strb	r2, [r3, #0]
          goto error;
 800562e:	e051      	b.n	80056d4 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2246      	movs	r2, #70	; 0x46
 8005634:	5a9b      	ldrh	r3, [r3, r2]
 8005636:	b29b      	uxth	r3, r3
 8005638:	2b00      	cmp	r3, #0
 800563a:	d1c7      	bne.n	80055cc <HAL_SPI_Receive+0x168>
 800563c:	e035      	b.n	80056aa <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	2201      	movs	r2, #1
 8005646:	4013      	ands	r3, r2
 8005648:	2b01      	cmp	r3, #1
 800564a:	d115      	bne.n	8005678 <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68da      	ldr	r2, [r3, #12]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005656:	b292      	uxth	r2, r2
 8005658:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565e:	1c9a      	adds	r2, r3, #2
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2246      	movs	r2, #70	; 0x46
 8005668:	5a9b      	ldrh	r3, [r3, r2]
 800566a:	b29b      	uxth	r3, r3
 800566c:	3b01      	subs	r3, #1
 800566e:	b299      	uxth	r1, r3
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2246      	movs	r2, #70	; 0x46
 8005674:	5299      	strh	r1, [r3, r2]
 8005676:	e012      	b.n	800569e <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005678:	f7fd fbe4 	bl	8002e44 <HAL_GetTick>
 800567c:	0002      	movs	r2, r0
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	429a      	cmp	r2, r3
 8005686:	d802      	bhi.n	800568e <HAL_SPI_Receive+0x22a>
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	3301      	adds	r3, #1
 800568c:	d102      	bne.n	8005694 <HAL_SPI_Receive+0x230>
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d104      	bne.n	800569e <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 8005694:	2317      	movs	r3, #23
 8005696:	18fb      	adds	r3, r7, r3
 8005698:	2203      	movs	r2, #3
 800569a:	701a      	strb	r2, [r3, #0]
          goto error;
 800569c:	e01a      	b.n	80056d4 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2246      	movs	r2, #70	; 0x46
 80056a2:	5a9b      	ldrh	r3, [r3, r2]
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1c9      	bne.n	800563e <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056aa:	693a      	ldr	r2, [r7, #16]
 80056ac:	6839      	ldr	r1, [r7, #0]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	0018      	movs	r0, r3
 80056b2:	f000 fb25 	bl	8005d00 <SPI_EndRxTransaction>
 80056b6:	1e03      	subs	r3, r0, #0
 80056b8:	d002      	beq.n	80056c0 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2220      	movs	r2, #32
 80056be:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d004      	beq.n	80056d2 <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 80056c8:	2317      	movs	r3, #23
 80056ca:	18fb      	adds	r3, r7, r3
 80056cc:	2201      	movs	r2, #1
 80056ce:	701a      	strb	r2, [r3, #0]
 80056d0:	e000      	b.n	80056d4 <HAL_SPI_Receive+0x270>
  }

error :
 80056d2:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	225d      	movs	r2, #93	; 0x5d
 80056d8:	2101      	movs	r1, #1
 80056da:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	225c      	movs	r2, #92	; 0x5c
 80056e0:	2100      	movs	r1, #0
 80056e2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80056e4:	2317      	movs	r3, #23
 80056e6:	18fb      	adds	r3, r7, r3
 80056e8:	781b      	ldrb	r3, [r3, #0]
}
 80056ea:	0018      	movs	r0, r3
 80056ec:	46bd      	mov	sp, r7
 80056ee:	b007      	add	sp, #28
 80056f0:	bd90      	pop	{r4, r7, pc}
 80056f2:	46c0      	nop			; (mov r8, r8)
 80056f4:	ffffefff 	.word	0xffffefff
 80056f8:	ffffbfff 	.word	0xffffbfff

080056fc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b08a      	sub	sp, #40	; 0x28
 8005700:	af00      	add	r7, sp, #0
 8005702:	60f8      	str	r0, [r7, #12]
 8005704:	60b9      	str	r1, [r7, #8]
 8005706:	607a      	str	r2, [r7, #4]
 8005708:	001a      	movs	r2, r3
 800570a:	1cbb      	adds	r3, r7, #2
 800570c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800570e:	2301      	movs	r3, #1
 8005710:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005712:	2323      	movs	r3, #35	; 0x23
 8005714:	18fb      	adds	r3, r7, r3
 8005716:	2200      	movs	r2, #0
 8005718:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	225c      	movs	r2, #92	; 0x5c
 800571e:	5c9b      	ldrb	r3, [r3, r2]
 8005720:	2b01      	cmp	r3, #1
 8005722:	d101      	bne.n	8005728 <HAL_SPI_TransmitReceive+0x2c>
 8005724:	2302      	movs	r3, #2
 8005726:	e1b5      	b.n	8005a94 <HAL_SPI_TransmitReceive+0x398>
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	225c      	movs	r2, #92	; 0x5c
 800572c:	2101      	movs	r1, #1
 800572e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005730:	f7fd fb88 	bl	8002e44 <HAL_GetTick>
 8005734:	0003      	movs	r3, r0
 8005736:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005738:	201b      	movs	r0, #27
 800573a:	183b      	adds	r3, r7, r0
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	215d      	movs	r1, #93	; 0x5d
 8005740:	5c52      	ldrb	r2, [r2, r1]
 8005742:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800574a:	2312      	movs	r3, #18
 800574c:	18fb      	adds	r3, r7, r3
 800574e:	1cba      	adds	r2, r7, #2
 8005750:	8812      	ldrh	r2, [r2, #0]
 8005752:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005754:	183b      	adds	r3, r7, r0
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	2b01      	cmp	r3, #1
 800575a:	d011      	beq.n	8005780 <HAL_SPI_TransmitReceive+0x84>
 800575c:	697a      	ldr	r2, [r7, #20]
 800575e:	2382      	movs	r3, #130	; 0x82
 8005760:	005b      	lsls	r3, r3, #1
 8005762:	429a      	cmp	r2, r3
 8005764:	d107      	bne.n	8005776 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d103      	bne.n	8005776 <HAL_SPI_TransmitReceive+0x7a>
 800576e:	183b      	adds	r3, r7, r0
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	2b04      	cmp	r3, #4
 8005774:	d004      	beq.n	8005780 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8005776:	2323      	movs	r3, #35	; 0x23
 8005778:	18fb      	adds	r3, r7, r3
 800577a:	2202      	movs	r2, #2
 800577c:	701a      	strb	r2, [r3, #0]
    goto error;
 800577e:	e17e      	b.n	8005a7e <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d006      	beq.n	8005794 <HAL_SPI_TransmitReceive+0x98>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d003      	beq.n	8005794 <HAL_SPI_TransmitReceive+0x98>
 800578c:	1cbb      	adds	r3, r7, #2
 800578e:	881b      	ldrh	r3, [r3, #0]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d104      	bne.n	800579e <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8005794:	2323      	movs	r3, #35	; 0x23
 8005796:	18fb      	adds	r3, r7, r3
 8005798:	2201      	movs	r2, #1
 800579a:	701a      	strb	r2, [r3, #0]
    goto error;
 800579c:	e16f      	b.n	8005a7e <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	225d      	movs	r2, #93	; 0x5d
 80057a2:	5c9b      	ldrb	r3, [r3, r2]
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	2b04      	cmp	r3, #4
 80057a8:	d003      	beq.n	80057b2 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	225d      	movs	r2, #93	; 0x5d
 80057ae:	2105      	movs	r1, #5
 80057b0:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	687a      	ldr	r2, [r7, #4]
 80057bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	1cba      	adds	r2, r7, #2
 80057c2:	2146      	movs	r1, #70	; 0x46
 80057c4:	8812      	ldrh	r2, [r2, #0]
 80057c6:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	1cba      	adds	r2, r7, #2
 80057cc:	2144      	movs	r1, #68	; 0x44
 80057ce:	8812      	ldrh	r2, [r2, #0]
 80057d0:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	68ba      	ldr	r2, [r7, #8]
 80057d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	1cba      	adds	r2, r7, #2
 80057dc:	8812      	ldrh	r2, [r2, #0]
 80057de:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	1cba      	adds	r2, r7, #2
 80057e4:	8812      	ldrh	r2, [r2, #0]
 80057e6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	68da      	ldr	r2, [r3, #12]
 80057f8:	23e0      	movs	r3, #224	; 0xe0
 80057fa:	00db      	lsls	r3, r3, #3
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d908      	bls.n	8005812 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	685a      	ldr	r2, [r3, #4]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	49a4      	ldr	r1, [pc, #656]	; (8005a9c <HAL_SPI_TransmitReceive+0x3a0>)
 800580c:	400a      	ands	r2, r1
 800580e:	605a      	str	r2, [r3, #4]
 8005810:	e008      	b.n	8005824 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	685a      	ldr	r2, [r3, #4]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2180      	movs	r1, #128	; 0x80
 800581e:	0149      	lsls	r1, r1, #5
 8005820:	430a      	orrs	r2, r1
 8005822:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2240      	movs	r2, #64	; 0x40
 800582c:	4013      	ands	r3, r2
 800582e:	2b40      	cmp	r3, #64	; 0x40
 8005830:	d007      	beq.n	8005842 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2140      	movs	r1, #64	; 0x40
 800583e:	430a      	orrs	r2, r1
 8005840:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	68da      	ldr	r2, [r3, #12]
 8005846:	23e0      	movs	r3, #224	; 0xe0
 8005848:	00db      	lsls	r3, r3, #3
 800584a:	429a      	cmp	r2, r3
 800584c:	d800      	bhi.n	8005850 <HAL_SPI_TransmitReceive+0x154>
 800584e:	e07f      	b.n	8005950 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d005      	beq.n	8005864 <HAL_SPI_TransmitReceive+0x168>
 8005858:	2312      	movs	r3, #18
 800585a:	18fb      	adds	r3, r7, r3
 800585c:	881b      	ldrh	r3, [r3, #0]
 800585e:	2b01      	cmp	r3, #1
 8005860:	d000      	beq.n	8005864 <HAL_SPI_TransmitReceive+0x168>
 8005862:	e069      	b.n	8005938 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005868:	881a      	ldrh	r2, [r3, #0]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005874:	1c9a      	adds	r2, r3, #2
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800587e:	b29b      	uxth	r3, r3
 8005880:	3b01      	subs	r3, #1
 8005882:	b29a      	uxth	r2, r3
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005888:	e056      	b.n	8005938 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	2202      	movs	r2, #2
 8005892:	4013      	ands	r3, r2
 8005894:	2b02      	cmp	r3, #2
 8005896:	d11b      	bne.n	80058d0 <HAL_SPI_TransmitReceive+0x1d4>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800589c:	b29b      	uxth	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d016      	beq.n	80058d0 <HAL_SPI_TransmitReceive+0x1d4>
 80058a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d113      	bne.n	80058d0 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ac:	881a      	ldrh	r2, [r3, #0]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b8:	1c9a      	adds	r2, r3, #2
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	3b01      	subs	r3, #1
 80058c6:	b29a      	uxth	r2, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80058cc:	2300      	movs	r3, #0
 80058ce:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	2201      	movs	r2, #1
 80058d8:	4013      	ands	r3, r2
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d11c      	bne.n	8005918 <HAL_SPI_TransmitReceive+0x21c>
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2246      	movs	r2, #70	; 0x46
 80058e2:	5a9b      	ldrh	r3, [r3, r2]
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d016      	beq.n	8005918 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68da      	ldr	r2, [r3, #12]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f4:	b292      	uxth	r2, r2
 80058f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058fc:	1c9a      	adds	r2, r3, #2
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2246      	movs	r2, #70	; 0x46
 8005906:	5a9b      	ldrh	r3, [r3, r2]
 8005908:	b29b      	uxth	r3, r3
 800590a:	3b01      	subs	r3, #1
 800590c:	b299      	uxth	r1, r3
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2246      	movs	r2, #70	; 0x46
 8005912:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005914:	2301      	movs	r3, #1
 8005916:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005918:	f7fd fa94 	bl	8002e44 <HAL_GetTick>
 800591c:	0002      	movs	r2, r0
 800591e:	69fb      	ldr	r3, [r7, #28]
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005924:	429a      	cmp	r2, r3
 8005926:	d807      	bhi.n	8005938 <HAL_SPI_TransmitReceive+0x23c>
 8005928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800592a:	3301      	adds	r3, #1
 800592c:	d004      	beq.n	8005938 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 800592e:	2323      	movs	r3, #35	; 0x23
 8005930:	18fb      	adds	r3, r7, r3
 8005932:	2203      	movs	r2, #3
 8005934:	701a      	strb	r2, [r3, #0]
        goto error;
 8005936:	e0a2      	b.n	8005a7e <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800593c:	b29b      	uxth	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1a3      	bne.n	800588a <HAL_SPI_TransmitReceive+0x18e>
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2246      	movs	r2, #70	; 0x46
 8005946:	5a9b      	ldrh	r3, [r3, r2]
 8005948:	b29b      	uxth	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d19d      	bne.n	800588a <HAL_SPI_TransmitReceive+0x18e>
 800594e:	e085      	b.n	8005a5c <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d005      	beq.n	8005964 <HAL_SPI_TransmitReceive+0x268>
 8005958:	2312      	movs	r3, #18
 800595a:	18fb      	adds	r3, r7, r3
 800595c:	881b      	ldrh	r3, [r3, #0]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d000      	beq.n	8005964 <HAL_SPI_TransmitReceive+0x268>
 8005962:	e070      	b.n	8005a46 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	330c      	adds	r3, #12
 800596e:	7812      	ldrb	r2, [r2, #0]
 8005970:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005976:	1c5a      	adds	r2, r3, #1
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005980:	b29b      	uxth	r3, r3
 8005982:	3b01      	subs	r3, #1
 8005984:	b29a      	uxth	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800598a:	e05c      	b.n	8005a46 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	2202      	movs	r2, #2
 8005994:	4013      	ands	r3, r2
 8005996:	2b02      	cmp	r3, #2
 8005998:	d11c      	bne.n	80059d4 <HAL_SPI_TransmitReceive+0x2d8>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800599e:	b29b      	uxth	r3, r3
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d017      	beq.n	80059d4 <HAL_SPI_TransmitReceive+0x2d8>
 80059a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d114      	bne.n	80059d4 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	330c      	adds	r3, #12
 80059b4:	7812      	ldrb	r2, [r2, #0]
 80059b6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059bc:	1c5a      	adds	r2, r3, #1
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	3b01      	subs	r3, #1
 80059ca:	b29a      	uxth	r2, r3
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059d0:	2300      	movs	r3, #0
 80059d2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	2201      	movs	r2, #1
 80059dc:	4013      	ands	r3, r2
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d11e      	bne.n	8005a20 <HAL_SPI_TransmitReceive+0x324>
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2246      	movs	r2, #70	; 0x46
 80059e6:	5a9b      	ldrh	r3, [r3, r2]
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d018      	beq.n	8005a20 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	330c      	adds	r3, #12
 80059f4:	001a      	movs	r2, r3
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fa:	7812      	ldrb	r2, [r2, #0]
 80059fc:	b2d2      	uxtb	r2, r2
 80059fe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a04:	1c5a      	adds	r2, r3, #1
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2246      	movs	r2, #70	; 0x46
 8005a0e:	5a9b      	ldrh	r3, [r3, r2]
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	3b01      	subs	r3, #1
 8005a14:	b299      	uxth	r1, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2246      	movs	r2, #70	; 0x46
 8005a1a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005a20:	f7fd fa10 	bl	8002e44 <HAL_GetTick>
 8005a24:	0002      	movs	r2, r0
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d802      	bhi.n	8005a36 <HAL_SPI_TransmitReceive+0x33a>
 8005a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a32:	3301      	adds	r3, #1
 8005a34:	d102      	bne.n	8005a3c <HAL_SPI_TransmitReceive+0x340>
 8005a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d104      	bne.n	8005a46 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8005a3c:	2323      	movs	r3, #35	; 0x23
 8005a3e:	18fb      	adds	r3, r7, r3
 8005a40:	2203      	movs	r2, #3
 8005a42:	701a      	strb	r2, [r3, #0]
        goto error;
 8005a44:	e01b      	b.n	8005a7e <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a4a:	b29b      	uxth	r3, r3
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d19d      	bne.n	800598c <HAL_SPI_TransmitReceive+0x290>
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2246      	movs	r2, #70	; 0x46
 8005a54:	5a9b      	ldrh	r3, [r3, r2]
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d197      	bne.n	800598c <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a5c:	69fa      	ldr	r2, [r7, #28]
 8005a5e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	0018      	movs	r0, r3
 8005a64:	f000 f9aa 	bl	8005dbc <SPI_EndRxTxTransaction>
 8005a68:	1e03      	subs	r3, r0, #0
 8005a6a:	d007      	beq.n	8005a7c <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8005a6c:	2323      	movs	r3, #35	; 0x23
 8005a6e:	18fb      	adds	r3, r7, r3
 8005a70:	2201      	movs	r2, #1
 8005a72:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2220      	movs	r2, #32
 8005a78:	661a      	str	r2, [r3, #96]	; 0x60
 8005a7a:	e000      	b.n	8005a7e <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8005a7c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	225d      	movs	r2, #93	; 0x5d
 8005a82:	2101      	movs	r1, #1
 8005a84:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	225c      	movs	r2, #92	; 0x5c
 8005a8a:	2100      	movs	r1, #0
 8005a8c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005a8e:	2323      	movs	r3, #35	; 0x23
 8005a90:	18fb      	adds	r3, r7, r3
 8005a92:	781b      	ldrb	r3, [r3, #0]
}
 8005a94:	0018      	movs	r0, r3
 8005a96:	46bd      	mov	sp, r7
 8005a98:	b00a      	add	sp, #40	; 0x28
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	ffffefff 	.word	0xffffefff

08005aa0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b088      	sub	sp, #32
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	60f8      	str	r0, [r7, #12]
 8005aa8:	60b9      	str	r1, [r7, #8]
 8005aaa:	603b      	str	r3, [r7, #0]
 8005aac:	1dfb      	adds	r3, r7, #7
 8005aae:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ab0:	f7fd f9c8 	bl	8002e44 <HAL_GetTick>
 8005ab4:	0002      	movs	r2, r0
 8005ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ab8:	1a9b      	subs	r3, r3, r2
 8005aba:	683a      	ldr	r2, [r7, #0]
 8005abc:	18d3      	adds	r3, r2, r3
 8005abe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ac0:	f7fd f9c0 	bl	8002e44 <HAL_GetTick>
 8005ac4:	0003      	movs	r3, r0
 8005ac6:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ac8:	4b3a      	ldr	r3, [pc, #232]	; (8005bb4 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	015b      	lsls	r3, r3, #5
 8005ace:	0d1b      	lsrs	r3, r3, #20
 8005ad0:	69fa      	ldr	r2, [r7, #28]
 8005ad2:	4353      	muls	r3, r2
 8005ad4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ad6:	e058      	b.n	8005b8a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	3301      	adds	r3, #1
 8005adc:	d055      	beq.n	8005b8a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ade:	f7fd f9b1 	bl	8002e44 <HAL_GetTick>
 8005ae2:	0002      	movs	r2, r0
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	69fa      	ldr	r2, [r7, #28]
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d902      	bls.n	8005af4 <SPI_WaitFlagStateUntilTimeout+0x54>
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d142      	bne.n	8005b7a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	685a      	ldr	r2, [r3, #4]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	21e0      	movs	r1, #224	; 0xe0
 8005b00:	438a      	bics	r2, r1
 8005b02:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	685a      	ldr	r2, [r3, #4]
 8005b08:	2382      	movs	r3, #130	; 0x82
 8005b0a:	005b      	lsls	r3, r3, #1
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d113      	bne.n	8005b38 <SPI_WaitFlagStateUntilTimeout+0x98>
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	689a      	ldr	r2, [r3, #8]
 8005b14:	2380      	movs	r3, #128	; 0x80
 8005b16:	021b      	lsls	r3, r3, #8
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d005      	beq.n	8005b28 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	689a      	ldr	r2, [r3, #8]
 8005b20:	2380      	movs	r3, #128	; 0x80
 8005b22:	00db      	lsls	r3, r3, #3
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d107      	bne.n	8005b38 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2140      	movs	r1, #64	; 0x40
 8005b34:	438a      	bics	r2, r1
 8005b36:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b3c:	2380      	movs	r3, #128	; 0x80
 8005b3e:	019b      	lsls	r3, r3, #6
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d110      	bne.n	8005b66 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	491a      	ldr	r1, [pc, #104]	; (8005bb8 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8005b50:	400a      	ands	r2, r1
 8005b52:	601a      	str	r2, [r3, #0]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	2180      	movs	r1, #128	; 0x80
 8005b60:	0189      	lsls	r1, r1, #6
 8005b62:	430a      	orrs	r2, r1
 8005b64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	225d      	movs	r2, #93	; 0x5d
 8005b6a:	2101      	movs	r1, #1
 8005b6c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	225c      	movs	r2, #92	; 0x5c
 8005b72:	2100      	movs	r1, #0
 8005b74:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e017      	b.n	8005baa <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d101      	bne.n	8005b84 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8005b80:	2300      	movs	r3, #0
 8005b82:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	3b01      	subs	r3, #1
 8005b88:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	68ba      	ldr	r2, [r7, #8]
 8005b92:	4013      	ands	r3, r2
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	1ad3      	subs	r3, r2, r3
 8005b98:	425a      	negs	r2, r3
 8005b9a:	4153      	adcs	r3, r2
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	001a      	movs	r2, r3
 8005ba0:	1dfb      	adds	r3, r7, #7
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d197      	bne.n	8005ad8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	0018      	movs	r0, r3
 8005bac:	46bd      	mov	sp, r7
 8005bae:	b008      	add	sp, #32
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	46c0      	nop			; (mov r8, r8)
 8005bb4:	20000014 	.word	0x20000014
 8005bb8:	ffffdfff 	.word	0xffffdfff

08005bbc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b08a      	sub	sp, #40	; 0x28
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	60b9      	str	r1, [r7, #8]
 8005bc6:	607a      	str	r2, [r7, #4]
 8005bc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005bca:	2317      	movs	r3, #23
 8005bcc:	18fb      	adds	r3, r7, r3
 8005bce:	2200      	movs	r2, #0
 8005bd0:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005bd2:	f7fd f937 	bl	8002e44 <HAL_GetTick>
 8005bd6:	0002      	movs	r2, r0
 8005bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bda:	1a9b      	subs	r3, r3, r2
 8005bdc:	683a      	ldr	r2, [r7, #0]
 8005bde:	18d3      	adds	r3, r2, r3
 8005be0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005be2:	f7fd f92f 	bl	8002e44 <HAL_GetTick>
 8005be6:	0003      	movs	r3, r0
 8005be8:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	330c      	adds	r3, #12
 8005bf0:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005bf2:	4b41      	ldr	r3, [pc, #260]	; (8005cf8 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	0013      	movs	r3, r2
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	189b      	adds	r3, r3, r2
 8005bfc:	00da      	lsls	r2, r3, #3
 8005bfe:	1ad3      	subs	r3, r2, r3
 8005c00:	0d1b      	lsrs	r3, r3, #20
 8005c02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c04:	4353      	muls	r3, r2
 8005c06:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005c08:	e068      	b.n	8005cdc <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005c0a:	68ba      	ldr	r2, [r7, #8]
 8005c0c:	23c0      	movs	r3, #192	; 0xc0
 8005c0e:	00db      	lsls	r3, r3, #3
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d10a      	bne.n	8005c2a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d107      	bne.n	8005c2a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	781b      	ldrb	r3, [r3, #0]
 8005c1e:	b2da      	uxtb	r2, r3
 8005c20:	2117      	movs	r1, #23
 8005c22:	187b      	adds	r3, r7, r1
 8005c24:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005c26:	187b      	adds	r3, r7, r1
 8005c28:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	3301      	adds	r3, #1
 8005c2e:	d055      	beq.n	8005cdc <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c30:	f7fd f908 	bl	8002e44 <HAL_GetTick>
 8005c34:	0002      	movs	r2, r0
 8005c36:	6a3b      	ldr	r3, [r7, #32]
 8005c38:	1ad3      	subs	r3, r2, r3
 8005c3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d902      	bls.n	8005c46 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8005c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d142      	bne.n	8005ccc <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	21e0      	movs	r1, #224	; 0xe0
 8005c52:	438a      	bics	r2, r1
 8005c54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	685a      	ldr	r2, [r3, #4]
 8005c5a:	2382      	movs	r3, #130	; 0x82
 8005c5c:	005b      	lsls	r3, r3, #1
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d113      	bne.n	8005c8a <SPI_WaitFifoStateUntilTimeout+0xce>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	689a      	ldr	r2, [r3, #8]
 8005c66:	2380      	movs	r3, #128	; 0x80
 8005c68:	021b      	lsls	r3, r3, #8
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d005      	beq.n	8005c7a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	689a      	ldr	r2, [r3, #8]
 8005c72:	2380      	movs	r3, #128	; 0x80
 8005c74:	00db      	lsls	r3, r3, #3
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d107      	bne.n	8005c8a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2140      	movs	r1, #64	; 0x40
 8005c86:	438a      	bics	r2, r1
 8005c88:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c8e:	2380      	movs	r3, #128	; 0x80
 8005c90:	019b      	lsls	r3, r3, #6
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d110      	bne.n	8005cb8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4916      	ldr	r1, [pc, #88]	; (8005cfc <SPI_WaitFifoStateUntilTimeout+0x140>)
 8005ca2:	400a      	ands	r2, r1
 8005ca4:	601a      	str	r2, [r3, #0]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2180      	movs	r1, #128	; 0x80
 8005cb2:	0189      	lsls	r1, r1, #6
 8005cb4:	430a      	orrs	r2, r1
 8005cb6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	225d      	movs	r2, #93	; 0x5d
 8005cbc:	2101      	movs	r1, #1
 8005cbe:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	225c      	movs	r2, #92	; 0x5c
 8005cc4:	2100      	movs	r1, #0
 8005cc6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	e010      	b.n	8005cee <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d101      	bne.n	8005cd6 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005cd6:	69bb      	ldr	r3, [r7, #24]
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	68ba      	ldr	r2, [r7, #8]
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d18e      	bne.n	8005c0a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	0018      	movs	r0, r3
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	b00a      	add	sp, #40	; 0x28
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	46c0      	nop			; (mov r8, r8)
 8005cf8:	20000014 	.word	0x20000014
 8005cfc:	ffffdfff 	.word	0xffffdfff

08005d00 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b086      	sub	sp, #24
 8005d04:	af02      	add	r7, sp, #8
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	685a      	ldr	r2, [r3, #4]
 8005d10:	2382      	movs	r3, #130	; 0x82
 8005d12:	005b      	lsls	r3, r3, #1
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d113      	bne.n	8005d40 <SPI_EndRxTransaction+0x40>
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	689a      	ldr	r2, [r3, #8]
 8005d1c:	2380      	movs	r3, #128	; 0x80
 8005d1e:	021b      	lsls	r3, r3, #8
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d005      	beq.n	8005d30 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	689a      	ldr	r2, [r3, #8]
 8005d28:	2380      	movs	r3, #128	; 0x80
 8005d2a:	00db      	lsls	r3, r3, #3
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d107      	bne.n	8005d40 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2140      	movs	r1, #64	; 0x40
 8005d3c:	438a      	bics	r2, r1
 8005d3e:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d40:	68ba      	ldr	r2, [r7, #8]
 8005d42:	68f8      	ldr	r0, [r7, #12]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	9300      	str	r3, [sp, #0]
 8005d48:	0013      	movs	r3, r2
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	2180      	movs	r1, #128	; 0x80
 8005d4e:	f7ff fea7 	bl	8005aa0 <SPI_WaitFlagStateUntilTimeout>
 8005d52:	1e03      	subs	r3, r0, #0
 8005d54:	d007      	beq.n	8005d66 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d5a:	2220      	movs	r2, #32
 8005d5c:	431a      	orrs	r2, r3
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e026      	b.n	8005db4 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	685a      	ldr	r2, [r3, #4]
 8005d6a:	2382      	movs	r3, #130	; 0x82
 8005d6c:	005b      	lsls	r3, r3, #1
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d11f      	bne.n	8005db2 <SPI_EndRxTransaction+0xb2>
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	689a      	ldr	r2, [r3, #8]
 8005d76:	2380      	movs	r3, #128	; 0x80
 8005d78:	021b      	lsls	r3, r3, #8
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d005      	beq.n	8005d8a <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	689a      	ldr	r2, [r3, #8]
 8005d82:	2380      	movs	r3, #128	; 0x80
 8005d84:	00db      	lsls	r3, r3, #3
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d113      	bne.n	8005db2 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d8a:	68ba      	ldr	r2, [r7, #8]
 8005d8c:	23c0      	movs	r3, #192	; 0xc0
 8005d8e:	00d9      	lsls	r1, r3, #3
 8005d90:	68f8      	ldr	r0, [r7, #12]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	9300      	str	r3, [sp, #0]
 8005d96:	0013      	movs	r3, r2
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f7ff ff0f 	bl	8005bbc <SPI_WaitFifoStateUntilTimeout>
 8005d9e:	1e03      	subs	r3, r0, #0
 8005da0:	d007      	beq.n	8005db2 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005da6:	2220      	movs	r2, #32
 8005da8:	431a      	orrs	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e000      	b.n	8005db4 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8005db2:	2300      	movs	r3, #0
}
 8005db4:	0018      	movs	r0, r3
 8005db6:	46bd      	mov	sp, r7
 8005db8:	b004      	add	sp, #16
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b086      	sub	sp, #24
 8005dc0:	af02      	add	r7, sp, #8
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005dc8:	68ba      	ldr	r2, [r7, #8]
 8005dca:	23c0      	movs	r3, #192	; 0xc0
 8005dcc:	0159      	lsls	r1, r3, #5
 8005dce:	68f8      	ldr	r0, [r7, #12]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	9300      	str	r3, [sp, #0]
 8005dd4:	0013      	movs	r3, r2
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f7ff fef0 	bl	8005bbc <SPI_WaitFifoStateUntilTimeout>
 8005ddc:	1e03      	subs	r3, r0, #0
 8005dde:	d007      	beq.n	8005df0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005de4:	2220      	movs	r2, #32
 8005de6:	431a      	orrs	r2, r3
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005dec:	2303      	movs	r3, #3
 8005dee:	e027      	b.n	8005e40 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	68f8      	ldr	r0, [r7, #12]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	9300      	str	r3, [sp, #0]
 8005df8:	0013      	movs	r3, r2
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	2180      	movs	r1, #128	; 0x80
 8005dfe:	f7ff fe4f 	bl	8005aa0 <SPI_WaitFlagStateUntilTimeout>
 8005e02:	1e03      	subs	r3, r0, #0
 8005e04:	d007      	beq.n	8005e16 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e0a:	2220      	movs	r2, #32
 8005e0c:	431a      	orrs	r2, r3
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e014      	b.n	8005e40 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e16:	68ba      	ldr	r2, [r7, #8]
 8005e18:	23c0      	movs	r3, #192	; 0xc0
 8005e1a:	00d9      	lsls	r1, r3, #3
 8005e1c:	68f8      	ldr	r0, [r7, #12]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	0013      	movs	r3, r2
 8005e24:	2200      	movs	r2, #0
 8005e26:	f7ff fec9 	bl	8005bbc <SPI_WaitFifoStateUntilTimeout>
 8005e2a:	1e03      	subs	r3, r0, #0
 8005e2c:	d007      	beq.n	8005e3e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e32:	2220      	movs	r2, #32
 8005e34:	431a      	orrs	r2, r3
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e000      	b.n	8005e40 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005e3e:	2300      	movs	r3, #0
}
 8005e40:	0018      	movs	r0, r3
 8005e42:	46bd      	mov	sp, r7
 8005e44:	b004      	add	sp, #16
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b082      	sub	sp, #8
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d101      	bne.n	8005e5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e046      	b.n	8005ee8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2288      	movs	r2, #136	; 0x88
 8005e5e:	589b      	ldr	r3, [r3, r2]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d107      	bne.n	8005e74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2284      	movs	r2, #132	; 0x84
 8005e68:	2100      	movs	r1, #0
 8005e6a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	0018      	movs	r0, r3
 8005e70:	f7fc fe5e 	bl	8002b30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2288      	movs	r2, #136	; 0x88
 8005e78:	2124      	movs	r1, #36	; 0x24
 8005e7a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	2101      	movs	r1, #1
 8005e88:	438a      	bics	r2, r1
 8005e8a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	0018      	movs	r0, r3
 8005e90:	f000 f8cc 	bl	800602c <UART_SetConfig>
 8005e94:	0003      	movs	r3, r0
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d101      	bne.n	8005e9e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e024      	b.n	8005ee8 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d003      	beq.n	8005eae <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	0018      	movs	r0, r3
 8005eaa:	f000 fc15 	bl	80066d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	685a      	ldr	r2, [r3, #4]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	490d      	ldr	r1, [pc, #52]	; (8005ef0 <HAL_UART_Init+0xa8>)
 8005eba:	400a      	ands	r2, r1
 8005ebc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	689a      	ldr	r2, [r3, #8]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	212a      	movs	r1, #42	; 0x2a
 8005eca:	438a      	bics	r2, r1
 8005ecc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	2101      	movs	r1, #1
 8005eda:	430a      	orrs	r2, r1
 8005edc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	0018      	movs	r0, r3
 8005ee2:	f000 fcad 	bl	8006840 <UART_CheckIdleState>
 8005ee6:	0003      	movs	r3, r0
}
 8005ee8:	0018      	movs	r0, r3
 8005eea:	46bd      	mov	sp, r7
 8005eec:	b002      	add	sp, #8
 8005eee:	bd80      	pop	{r7, pc}
 8005ef0:	ffffb7ff 	.word	0xffffb7ff

08005ef4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b08a      	sub	sp, #40	; 0x28
 8005ef8:	af02      	add	r7, sp, #8
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	603b      	str	r3, [r7, #0]
 8005f00:	1dbb      	adds	r3, r7, #6
 8005f02:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2288      	movs	r2, #136	; 0x88
 8005f08:	589b      	ldr	r3, [r3, r2]
 8005f0a:	2b20      	cmp	r3, #32
 8005f0c:	d000      	beq.n	8005f10 <HAL_UART_Transmit+0x1c>
 8005f0e:	e088      	b.n	8006022 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d003      	beq.n	8005f1e <HAL_UART_Transmit+0x2a>
 8005f16:	1dbb      	adds	r3, r7, #6
 8005f18:	881b      	ldrh	r3, [r3, #0]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d101      	bne.n	8005f22 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e080      	b.n	8006024 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	689a      	ldr	r2, [r3, #8]
 8005f26:	2380      	movs	r3, #128	; 0x80
 8005f28:	015b      	lsls	r3, r3, #5
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d109      	bne.n	8005f42 <HAL_UART_Transmit+0x4e>
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d105      	bne.n	8005f42 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	2201      	movs	r2, #1
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	d001      	beq.n	8005f42 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e070      	b.n	8006024 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2290      	movs	r2, #144	; 0x90
 8005f46:	2100      	movs	r1, #0
 8005f48:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2288      	movs	r2, #136	; 0x88
 8005f4e:	2121      	movs	r1, #33	; 0x21
 8005f50:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f52:	f7fc ff77 	bl	8002e44 <HAL_GetTick>
 8005f56:	0003      	movs	r3, r0
 8005f58:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	1dba      	adds	r2, r7, #6
 8005f5e:	2154      	movs	r1, #84	; 0x54
 8005f60:	8812      	ldrh	r2, [r2, #0]
 8005f62:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	1dba      	adds	r2, r7, #6
 8005f68:	2156      	movs	r1, #86	; 0x56
 8005f6a:	8812      	ldrh	r2, [r2, #0]
 8005f6c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	689a      	ldr	r2, [r3, #8]
 8005f72:	2380      	movs	r3, #128	; 0x80
 8005f74:	015b      	lsls	r3, r3, #5
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d108      	bne.n	8005f8c <HAL_UART_Transmit+0x98>
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d104      	bne.n	8005f8c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8005f82:	2300      	movs	r3, #0
 8005f84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	61bb      	str	r3, [r7, #24]
 8005f8a:	e003      	b.n	8005f94 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f90:	2300      	movs	r3, #0
 8005f92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f94:	e02c      	b.n	8005ff0 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f96:	697a      	ldr	r2, [r7, #20]
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	9300      	str	r3, [sp, #0]
 8005f9e:	0013      	movs	r3, r2
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	2180      	movs	r1, #128	; 0x80
 8005fa4:	f000 fc9a 	bl	80068dc <UART_WaitOnFlagUntilTimeout>
 8005fa8:	1e03      	subs	r3, r0, #0
 8005faa:	d001      	beq.n	8005fb0 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8005fac:	2303      	movs	r3, #3
 8005fae:	e039      	b.n	8006024 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8005fb0:	69fb      	ldr	r3, [r7, #28]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d10b      	bne.n	8005fce <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	881b      	ldrh	r3, [r3, #0]
 8005fba:	001a      	movs	r2, r3
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	05d2      	lsls	r2, r2, #23
 8005fc2:	0dd2      	lsrs	r2, r2, #23
 8005fc4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	3302      	adds	r3, #2
 8005fca:	61bb      	str	r3, [r7, #24]
 8005fcc:	e007      	b.n	8005fde <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	781a      	ldrb	r2, [r3, #0]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	3301      	adds	r3, #1
 8005fdc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2256      	movs	r2, #86	; 0x56
 8005fe2:	5a9b      	ldrh	r3, [r3, r2]
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	b299      	uxth	r1, r3
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2256      	movs	r2, #86	; 0x56
 8005fee:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2256      	movs	r2, #86	; 0x56
 8005ff4:	5a9b      	ldrh	r3, [r3, r2]
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1cc      	bne.n	8005f96 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ffc:	697a      	ldr	r2, [r7, #20]
 8005ffe:	68f8      	ldr	r0, [r7, #12]
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	9300      	str	r3, [sp, #0]
 8006004:	0013      	movs	r3, r2
 8006006:	2200      	movs	r2, #0
 8006008:	2140      	movs	r1, #64	; 0x40
 800600a:	f000 fc67 	bl	80068dc <UART_WaitOnFlagUntilTimeout>
 800600e:	1e03      	subs	r3, r0, #0
 8006010:	d001      	beq.n	8006016 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e006      	b.n	8006024 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2288      	movs	r2, #136	; 0x88
 800601a:	2120      	movs	r1, #32
 800601c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800601e:	2300      	movs	r3, #0
 8006020:	e000      	b.n	8006024 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8006022:	2302      	movs	r3, #2
  }
}
 8006024:	0018      	movs	r0, r3
 8006026:	46bd      	mov	sp, r7
 8006028:	b008      	add	sp, #32
 800602a:	bd80      	pop	{r7, pc}

0800602c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800602c:	b5b0      	push	{r4, r5, r7, lr}
 800602e:	b090      	sub	sp, #64	; 0x40
 8006030:	af00      	add	r7, sp, #0
 8006032:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006034:	231a      	movs	r3, #26
 8006036:	2220      	movs	r2, #32
 8006038:	189b      	adds	r3, r3, r2
 800603a:	19db      	adds	r3, r3, r7
 800603c:	2200      	movs	r2, #0
 800603e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006042:	689a      	ldr	r2, [r3, #8]
 8006044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006046:	691b      	ldr	r3, [r3, #16]
 8006048:	431a      	orrs	r2, r3
 800604a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	431a      	orrs	r2, r3
 8006050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006052:	69db      	ldr	r3, [r3, #28]
 8006054:	4313      	orrs	r3, r2
 8006056:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4ac1      	ldr	r2, [pc, #772]	; (8006364 <UART_SetConfig+0x338>)
 8006060:	4013      	ands	r3, r2
 8006062:	0019      	movs	r1, r3
 8006064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800606a:	430b      	orrs	r3, r1
 800606c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800606e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	4abc      	ldr	r2, [pc, #752]	; (8006368 <UART_SetConfig+0x33c>)
 8006076:	4013      	ands	r3, r2
 8006078:	0018      	movs	r0, r3
 800607a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607c:	68d9      	ldr	r1, [r3, #12]
 800607e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	0003      	movs	r3, r0
 8006084:	430b      	orrs	r3, r1
 8006086:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800608a:	699b      	ldr	r3, [r3, #24]
 800608c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800608e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4ab6      	ldr	r2, [pc, #728]	; (800636c <UART_SetConfig+0x340>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d009      	beq.n	80060ac <UART_SetConfig+0x80>
 8006098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4ab4      	ldr	r2, [pc, #720]	; (8006370 <UART_SetConfig+0x344>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d004      	beq.n	80060ac <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80060a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a4:	6a1b      	ldr	r3, [r3, #32]
 80060a6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80060a8:	4313      	orrs	r3, r2
 80060aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80060ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	4ab0      	ldr	r2, [pc, #704]	; (8006374 <UART_SetConfig+0x348>)
 80060b4:	4013      	ands	r3, r2
 80060b6:	0019      	movs	r1, r3
 80060b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060be:	430b      	orrs	r3, r1
 80060c0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80060c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c8:	220f      	movs	r2, #15
 80060ca:	4393      	bics	r3, r2
 80060cc:	0018      	movs	r0, r3
 80060ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80060d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	0003      	movs	r3, r0
 80060d8:	430b      	orrs	r3, r1
 80060da:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4aa5      	ldr	r2, [pc, #660]	; (8006378 <UART_SetConfig+0x34c>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d131      	bne.n	800614a <UART_SetConfig+0x11e>
 80060e6:	4ba5      	ldr	r3, [pc, #660]	; (800637c <UART_SetConfig+0x350>)
 80060e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060ea:	2203      	movs	r2, #3
 80060ec:	4013      	ands	r3, r2
 80060ee:	2b03      	cmp	r3, #3
 80060f0:	d01d      	beq.n	800612e <UART_SetConfig+0x102>
 80060f2:	d823      	bhi.n	800613c <UART_SetConfig+0x110>
 80060f4:	2b02      	cmp	r3, #2
 80060f6:	d00c      	beq.n	8006112 <UART_SetConfig+0xe6>
 80060f8:	d820      	bhi.n	800613c <UART_SetConfig+0x110>
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d002      	beq.n	8006104 <UART_SetConfig+0xd8>
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d00e      	beq.n	8006120 <UART_SetConfig+0xf4>
 8006102:	e01b      	b.n	800613c <UART_SetConfig+0x110>
 8006104:	231b      	movs	r3, #27
 8006106:	2220      	movs	r2, #32
 8006108:	189b      	adds	r3, r3, r2
 800610a:	19db      	adds	r3, r3, r7
 800610c:	2200      	movs	r2, #0
 800610e:	701a      	strb	r2, [r3, #0]
 8006110:	e154      	b.n	80063bc <UART_SetConfig+0x390>
 8006112:	231b      	movs	r3, #27
 8006114:	2220      	movs	r2, #32
 8006116:	189b      	adds	r3, r3, r2
 8006118:	19db      	adds	r3, r3, r7
 800611a:	2202      	movs	r2, #2
 800611c:	701a      	strb	r2, [r3, #0]
 800611e:	e14d      	b.n	80063bc <UART_SetConfig+0x390>
 8006120:	231b      	movs	r3, #27
 8006122:	2220      	movs	r2, #32
 8006124:	189b      	adds	r3, r3, r2
 8006126:	19db      	adds	r3, r3, r7
 8006128:	2204      	movs	r2, #4
 800612a:	701a      	strb	r2, [r3, #0]
 800612c:	e146      	b.n	80063bc <UART_SetConfig+0x390>
 800612e:	231b      	movs	r3, #27
 8006130:	2220      	movs	r2, #32
 8006132:	189b      	adds	r3, r3, r2
 8006134:	19db      	adds	r3, r3, r7
 8006136:	2208      	movs	r2, #8
 8006138:	701a      	strb	r2, [r3, #0]
 800613a:	e13f      	b.n	80063bc <UART_SetConfig+0x390>
 800613c:	231b      	movs	r3, #27
 800613e:	2220      	movs	r2, #32
 8006140:	189b      	adds	r3, r3, r2
 8006142:	19db      	adds	r3, r3, r7
 8006144:	2210      	movs	r2, #16
 8006146:	701a      	strb	r2, [r3, #0]
 8006148:	e138      	b.n	80063bc <UART_SetConfig+0x390>
 800614a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a8c      	ldr	r2, [pc, #560]	; (8006380 <UART_SetConfig+0x354>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d131      	bne.n	80061b8 <UART_SetConfig+0x18c>
 8006154:	4b89      	ldr	r3, [pc, #548]	; (800637c <UART_SetConfig+0x350>)
 8006156:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006158:	220c      	movs	r2, #12
 800615a:	4013      	ands	r3, r2
 800615c:	2b0c      	cmp	r3, #12
 800615e:	d01d      	beq.n	800619c <UART_SetConfig+0x170>
 8006160:	d823      	bhi.n	80061aa <UART_SetConfig+0x17e>
 8006162:	2b08      	cmp	r3, #8
 8006164:	d00c      	beq.n	8006180 <UART_SetConfig+0x154>
 8006166:	d820      	bhi.n	80061aa <UART_SetConfig+0x17e>
 8006168:	2b00      	cmp	r3, #0
 800616a:	d002      	beq.n	8006172 <UART_SetConfig+0x146>
 800616c:	2b04      	cmp	r3, #4
 800616e:	d00e      	beq.n	800618e <UART_SetConfig+0x162>
 8006170:	e01b      	b.n	80061aa <UART_SetConfig+0x17e>
 8006172:	231b      	movs	r3, #27
 8006174:	2220      	movs	r2, #32
 8006176:	189b      	adds	r3, r3, r2
 8006178:	19db      	adds	r3, r3, r7
 800617a:	2200      	movs	r2, #0
 800617c:	701a      	strb	r2, [r3, #0]
 800617e:	e11d      	b.n	80063bc <UART_SetConfig+0x390>
 8006180:	231b      	movs	r3, #27
 8006182:	2220      	movs	r2, #32
 8006184:	189b      	adds	r3, r3, r2
 8006186:	19db      	adds	r3, r3, r7
 8006188:	2202      	movs	r2, #2
 800618a:	701a      	strb	r2, [r3, #0]
 800618c:	e116      	b.n	80063bc <UART_SetConfig+0x390>
 800618e:	231b      	movs	r3, #27
 8006190:	2220      	movs	r2, #32
 8006192:	189b      	adds	r3, r3, r2
 8006194:	19db      	adds	r3, r3, r7
 8006196:	2204      	movs	r2, #4
 8006198:	701a      	strb	r2, [r3, #0]
 800619a:	e10f      	b.n	80063bc <UART_SetConfig+0x390>
 800619c:	231b      	movs	r3, #27
 800619e:	2220      	movs	r2, #32
 80061a0:	189b      	adds	r3, r3, r2
 80061a2:	19db      	adds	r3, r3, r7
 80061a4:	2208      	movs	r2, #8
 80061a6:	701a      	strb	r2, [r3, #0]
 80061a8:	e108      	b.n	80063bc <UART_SetConfig+0x390>
 80061aa:	231b      	movs	r3, #27
 80061ac:	2220      	movs	r2, #32
 80061ae:	189b      	adds	r3, r3, r2
 80061b0:	19db      	adds	r3, r3, r7
 80061b2:	2210      	movs	r2, #16
 80061b4:	701a      	strb	r2, [r3, #0]
 80061b6:	e101      	b.n	80063bc <UART_SetConfig+0x390>
 80061b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a71      	ldr	r2, [pc, #452]	; (8006384 <UART_SetConfig+0x358>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d131      	bne.n	8006226 <UART_SetConfig+0x1fa>
 80061c2:	4b6e      	ldr	r3, [pc, #440]	; (800637c <UART_SetConfig+0x350>)
 80061c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061c6:	2230      	movs	r2, #48	; 0x30
 80061c8:	4013      	ands	r3, r2
 80061ca:	2b30      	cmp	r3, #48	; 0x30
 80061cc:	d01d      	beq.n	800620a <UART_SetConfig+0x1de>
 80061ce:	d823      	bhi.n	8006218 <UART_SetConfig+0x1ec>
 80061d0:	2b20      	cmp	r3, #32
 80061d2:	d00c      	beq.n	80061ee <UART_SetConfig+0x1c2>
 80061d4:	d820      	bhi.n	8006218 <UART_SetConfig+0x1ec>
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d002      	beq.n	80061e0 <UART_SetConfig+0x1b4>
 80061da:	2b10      	cmp	r3, #16
 80061dc:	d00e      	beq.n	80061fc <UART_SetConfig+0x1d0>
 80061de:	e01b      	b.n	8006218 <UART_SetConfig+0x1ec>
 80061e0:	231b      	movs	r3, #27
 80061e2:	2220      	movs	r2, #32
 80061e4:	189b      	adds	r3, r3, r2
 80061e6:	19db      	adds	r3, r3, r7
 80061e8:	2200      	movs	r2, #0
 80061ea:	701a      	strb	r2, [r3, #0]
 80061ec:	e0e6      	b.n	80063bc <UART_SetConfig+0x390>
 80061ee:	231b      	movs	r3, #27
 80061f0:	2220      	movs	r2, #32
 80061f2:	189b      	adds	r3, r3, r2
 80061f4:	19db      	adds	r3, r3, r7
 80061f6:	2202      	movs	r2, #2
 80061f8:	701a      	strb	r2, [r3, #0]
 80061fa:	e0df      	b.n	80063bc <UART_SetConfig+0x390>
 80061fc:	231b      	movs	r3, #27
 80061fe:	2220      	movs	r2, #32
 8006200:	189b      	adds	r3, r3, r2
 8006202:	19db      	adds	r3, r3, r7
 8006204:	2204      	movs	r2, #4
 8006206:	701a      	strb	r2, [r3, #0]
 8006208:	e0d8      	b.n	80063bc <UART_SetConfig+0x390>
 800620a:	231b      	movs	r3, #27
 800620c:	2220      	movs	r2, #32
 800620e:	189b      	adds	r3, r3, r2
 8006210:	19db      	adds	r3, r3, r7
 8006212:	2208      	movs	r2, #8
 8006214:	701a      	strb	r2, [r3, #0]
 8006216:	e0d1      	b.n	80063bc <UART_SetConfig+0x390>
 8006218:	231b      	movs	r3, #27
 800621a:	2220      	movs	r2, #32
 800621c:	189b      	adds	r3, r3, r2
 800621e:	19db      	adds	r3, r3, r7
 8006220:	2210      	movs	r2, #16
 8006222:	701a      	strb	r2, [r3, #0]
 8006224:	e0ca      	b.n	80063bc <UART_SetConfig+0x390>
 8006226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a57      	ldr	r2, [pc, #348]	; (8006388 <UART_SetConfig+0x35c>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d106      	bne.n	800623e <UART_SetConfig+0x212>
 8006230:	231b      	movs	r3, #27
 8006232:	2220      	movs	r2, #32
 8006234:	189b      	adds	r3, r3, r2
 8006236:	19db      	adds	r3, r3, r7
 8006238:	2200      	movs	r2, #0
 800623a:	701a      	strb	r2, [r3, #0]
 800623c:	e0be      	b.n	80063bc <UART_SetConfig+0x390>
 800623e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a52      	ldr	r2, [pc, #328]	; (800638c <UART_SetConfig+0x360>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d106      	bne.n	8006256 <UART_SetConfig+0x22a>
 8006248:	231b      	movs	r3, #27
 800624a:	2220      	movs	r2, #32
 800624c:	189b      	adds	r3, r3, r2
 800624e:	19db      	adds	r3, r3, r7
 8006250:	2200      	movs	r2, #0
 8006252:	701a      	strb	r2, [r3, #0]
 8006254:	e0b2      	b.n	80063bc <UART_SetConfig+0x390>
 8006256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a4d      	ldr	r2, [pc, #308]	; (8006390 <UART_SetConfig+0x364>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d106      	bne.n	800626e <UART_SetConfig+0x242>
 8006260:	231b      	movs	r3, #27
 8006262:	2220      	movs	r2, #32
 8006264:	189b      	adds	r3, r3, r2
 8006266:	19db      	adds	r3, r3, r7
 8006268:	2200      	movs	r2, #0
 800626a:	701a      	strb	r2, [r3, #0]
 800626c:	e0a6      	b.n	80063bc <UART_SetConfig+0x390>
 800626e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a3e      	ldr	r2, [pc, #248]	; (800636c <UART_SetConfig+0x340>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d13e      	bne.n	80062f6 <UART_SetConfig+0x2ca>
 8006278:	4b40      	ldr	r3, [pc, #256]	; (800637c <UART_SetConfig+0x350>)
 800627a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800627c:	23c0      	movs	r3, #192	; 0xc0
 800627e:	011b      	lsls	r3, r3, #4
 8006280:	4013      	ands	r3, r2
 8006282:	22c0      	movs	r2, #192	; 0xc0
 8006284:	0112      	lsls	r2, r2, #4
 8006286:	4293      	cmp	r3, r2
 8006288:	d027      	beq.n	80062da <UART_SetConfig+0x2ae>
 800628a:	22c0      	movs	r2, #192	; 0xc0
 800628c:	0112      	lsls	r2, r2, #4
 800628e:	4293      	cmp	r3, r2
 8006290:	d82a      	bhi.n	80062e8 <UART_SetConfig+0x2bc>
 8006292:	2280      	movs	r2, #128	; 0x80
 8006294:	0112      	lsls	r2, r2, #4
 8006296:	4293      	cmp	r3, r2
 8006298:	d011      	beq.n	80062be <UART_SetConfig+0x292>
 800629a:	2280      	movs	r2, #128	; 0x80
 800629c:	0112      	lsls	r2, r2, #4
 800629e:	4293      	cmp	r3, r2
 80062a0:	d822      	bhi.n	80062e8 <UART_SetConfig+0x2bc>
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d004      	beq.n	80062b0 <UART_SetConfig+0x284>
 80062a6:	2280      	movs	r2, #128	; 0x80
 80062a8:	00d2      	lsls	r2, r2, #3
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d00e      	beq.n	80062cc <UART_SetConfig+0x2a0>
 80062ae:	e01b      	b.n	80062e8 <UART_SetConfig+0x2bc>
 80062b0:	231b      	movs	r3, #27
 80062b2:	2220      	movs	r2, #32
 80062b4:	189b      	adds	r3, r3, r2
 80062b6:	19db      	adds	r3, r3, r7
 80062b8:	2200      	movs	r2, #0
 80062ba:	701a      	strb	r2, [r3, #0]
 80062bc:	e07e      	b.n	80063bc <UART_SetConfig+0x390>
 80062be:	231b      	movs	r3, #27
 80062c0:	2220      	movs	r2, #32
 80062c2:	189b      	adds	r3, r3, r2
 80062c4:	19db      	adds	r3, r3, r7
 80062c6:	2202      	movs	r2, #2
 80062c8:	701a      	strb	r2, [r3, #0]
 80062ca:	e077      	b.n	80063bc <UART_SetConfig+0x390>
 80062cc:	231b      	movs	r3, #27
 80062ce:	2220      	movs	r2, #32
 80062d0:	189b      	adds	r3, r3, r2
 80062d2:	19db      	adds	r3, r3, r7
 80062d4:	2204      	movs	r2, #4
 80062d6:	701a      	strb	r2, [r3, #0]
 80062d8:	e070      	b.n	80063bc <UART_SetConfig+0x390>
 80062da:	231b      	movs	r3, #27
 80062dc:	2220      	movs	r2, #32
 80062de:	189b      	adds	r3, r3, r2
 80062e0:	19db      	adds	r3, r3, r7
 80062e2:	2208      	movs	r2, #8
 80062e4:	701a      	strb	r2, [r3, #0]
 80062e6:	e069      	b.n	80063bc <UART_SetConfig+0x390>
 80062e8:	231b      	movs	r3, #27
 80062ea:	2220      	movs	r2, #32
 80062ec:	189b      	adds	r3, r3, r2
 80062ee:	19db      	adds	r3, r3, r7
 80062f0:	2210      	movs	r2, #16
 80062f2:	701a      	strb	r2, [r3, #0]
 80062f4:	e062      	b.n	80063bc <UART_SetConfig+0x390>
 80062f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a1d      	ldr	r2, [pc, #116]	; (8006370 <UART_SetConfig+0x344>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d157      	bne.n	80063b0 <UART_SetConfig+0x384>
 8006300:	4b1e      	ldr	r3, [pc, #120]	; (800637c <UART_SetConfig+0x350>)
 8006302:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006304:	23c0      	movs	r3, #192	; 0xc0
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	4013      	ands	r3, r2
 800630a:	22c0      	movs	r2, #192	; 0xc0
 800630c:	0092      	lsls	r2, r2, #2
 800630e:	4293      	cmp	r3, r2
 8006310:	d040      	beq.n	8006394 <UART_SetConfig+0x368>
 8006312:	22c0      	movs	r2, #192	; 0xc0
 8006314:	0092      	lsls	r2, r2, #2
 8006316:	4293      	cmp	r3, r2
 8006318:	d843      	bhi.n	80063a2 <UART_SetConfig+0x376>
 800631a:	2280      	movs	r2, #128	; 0x80
 800631c:	0092      	lsls	r2, r2, #2
 800631e:	4293      	cmp	r3, r2
 8006320:	d011      	beq.n	8006346 <UART_SetConfig+0x31a>
 8006322:	2280      	movs	r2, #128	; 0x80
 8006324:	0092      	lsls	r2, r2, #2
 8006326:	4293      	cmp	r3, r2
 8006328:	d83b      	bhi.n	80063a2 <UART_SetConfig+0x376>
 800632a:	2b00      	cmp	r3, #0
 800632c:	d004      	beq.n	8006338 <UART_SetConfig+0x30c>
 800632e:	2280      	movs	r2, #128	; 0x80
 8006330:	0052      	lsls	r2, r2, #1
 8006332:	4293      	cmp	r3, r2
 8006334:	d00e      	beq.n	8006354 <UART_SetConfig+0x328>
 8006336:	e034      	b.n	80063a2 <UART_SetConfig+0x376>
 8006338:	231b      	movs	r3, #27
 800633a:	2220      	movs	r2, #32
 800633c:	189b      	adds	r3, r3, r2
 800633e:	19db      	adds	r3, r3, r7
 8006340:	2200      	movs	r2, #0
 8006342:	701a      	strb	r2, [r3, #0]
 8006344:	e03a      	b.n	80063bc <UART_SetConfig+0x390>
 8006346:	231b      	movs	r3, #27
 8006348:	2220      	movs	r2, #32
 800634a:	189b      	adds	r3, r3, r2
 800634c:	19db      	adds	r3, r3, r7
 800634e:	2202      	movs	r2, #2
 8006350:	701a      	strb	r2, [r3, #0]
 8006352:	e033      	b.n	80063bc <UART_SetConfig+0x390>
 8006354:	231b      	movs	r3, #27
 8006356:	2220      	movs	r2, #32
 8006358:	189b      	adds	r3, r3, r2
 800635a:	19db      	adds	r3, r3, r7
 800635c:	2204      	movs	r2, #4
 800635e:	701a      	strb	r2, [r3, #0]
 8006360:	e02c      	b.n	80063bc <UART_SetConfig+0x390>
 8006362:	46c0      	nop			; (mov r8, r8)
 8006364:	cfff69f3 	.word	0xcfff69f3
 8006368:	ffffcfff 	.word	0xffffcfff
 800636c:	40008000 	.word	0x40008000
 8006370:	40008400 	.word	0x40008400
 8006374:	11fff4ff 	.word	0x11fff4ff
 8006378:	40013800 	.word	0x40013800
 800637c:	40021000 	.word	0x40021000
 8006380:	40004400 	.word	0x40004400
 8006384:	40004800 	.word	0x40004800
 8006388:	40004c00 	.word	0x40004c00
 800638c:	40005000 	.word	0x40005000
 8006390:	40013c00 	.word	0x40013c00
 8006394:	231b      	movs	r3, #27
 8006396:	2220      	movs	r2, #32
 8006398:	189b      	adds	r3, r3, r2
 800639a:	19db      	adds	r3, r3, r7
 800639c:	2208      	movs	r2, #8
 800639e:	701a      	strb	r2, [r3, #0]
 80063a0:	e00c      	b.n	80063bc <UART_SetConfig+0x390>
 80063a2:	231b      	movs	r3, #27
 80063a4:	2220      	movs	r2, #32
 80063a6:	189b      	adds	r3, r3, r2
 80063a8:	19db      	adds	r3, r3, r7
 80063aa:	2210      	movs	r2, #16
 80063ac:	701a      	strb	r2, [r3, #0]
 80063ae:	e005      	b.n	80063bc <UART_SetConfig+0x390>
 80063b0:	231b      	movs	r3, #27
 80063b2:	2220      	movs	r2, #32
 80063b4:	189b      	adds	r3, r3, r2
 80063b6:	19db      	adds	r3, r3, r7
 80063b8:	2210      	movs	r2, #16
 80063ba:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80063bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4ac1      	ldr	r2, [pc, #772]	; (80066c8 <UART_SetConfig+0x69c>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d005      	beq.n	80063d2 <UART_SetConfig+0x3a6>
 80063c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4ac0      	ldr	r2, [pc, #768]	; (80066cc <UART_SetConfig+0x6a0>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d000      	beq.n	80063d2 <UART_SetConfig+0x3a6>
 80063d0:	e093      	b.n	80064fa <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80063d2:	231b      	movs	r3, #27
 80063d4:	2220      	movs	r2, #32
 80063d6:	189b      	adds	r3, r3, r2
 80063d8:	19db      	adds	r3, r3, r7
 80063da:	781b      	ldrb	r3, [r3, #0]
 80063dc:	2b08      	cmp	r3, #8
 80063de:	d015      	beq.n	800640c <UART_SetConfig+0x3e0>
 80063e0:	dc18      	bgt.n	8006414 <UART_SetConfig+0x3e8>
 80063e2:	2b04      	cmp	r3, #4
 80063e4:	d00d      	beq.n	8006402 <UART_SetConfig+0x3d6>
 80063e6:	dc15      	bgt.n	8006414 <UART_SetConfig+0x3e8>
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d002      	beq.n	80063f2 <UART_SetConfig+0x3c6>
 80063ec:	2b02      	cmp	r3, #2
 80063ee:	d005      	beq.n	80063fc <UART_SetConfig+0x3d0>
 80063f0:	e010      	b.n	8006414 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063f2:	f7fe fbd5 	bl	8004ba0 <HAL_RCC_GetPCLK1Freq>
 80063f6:	0003      	movs	r3, r0
 80063f8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063fa:	e014      	b.n	8006426 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063fc:	4bb4      	ldr	r3, [pc, #720]	; (80066d0 <UART_SetConfig+0x6a4>)
 80063fe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006400:	e011      	b.n	8006426 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006402:	f7fe fb41 	bl	8004a88 <HAL_RCC_GetSysClockFreq>
 8006406:	0003      	movs	r3, r0
 8006408:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800640a:	e00c      	b.n	8006426 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800640c:	2380      	movs	r3, #128	; 0x80
 800640e:	021b      	lsls	r3, r3, #8
 8006410:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006412:	e008      	b.n	8006426 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8006414:	2300      	movs	r3, #0
 8006416:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006418:	231a      	movs	r3, #26
 800641a:	2220      	movs	r2, #32
 800641c:	189b      	adds	r3, r3, r2
 800641e:	19db      	adds	r3, r3, r7
 8006420:	2201      	movs	r2, #1
 8006422:	701a      	strb	r2, [r3, #0]
        break;
 8006424:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006428:	2b00      	cmp	r3, #0
 800642a:	d100      	bne.n	800642e <UART_SetConfig+0x402>
 800642c:	e135      	b.n	800669a <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800642e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006430:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006432:	4ba8      	ldr	r3, [pc, #672]	; (80066d4 <UART_SetConfig+0x6a8>)
 8006434:	0052      	lsls	r2, r2, #1
 8006436:	5ad3      	ldrh	r3, [r2, r3]
 8006438:	0019      	movs	r1, r3
 800643a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800643c:	f7f9 fe74 	bl	8000128 <__udivsi3>
 8006440:	0003      	movs	r3, r0
 8006442:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006446:	685a      	ldr	r2, [r3, #4]
 8006448:	0013      	movs	r3, r2
 800644a:	005b      	lsls	r3, r3, #1
 800644c:	189b      	adds	r3, r3, r2
 800644e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006450:	429a      	cmp	r2, r3
 8006452:	d305      	bcc.n	8006460 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800645a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800645c:	429a      	cmp	r2, r3
 800645e:	d906      	bls.n	800646e <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8006460:	231a      	movs	r3, #26
 8006462:	2220      	movs	r2, #32
 8006464:	189b      	adds	r3, r3, r2
 8006466:	19db      	adds	r3, r3, r7
 8006468:	2201      	movs	r2, #1
 800646a:	701a      	strb	r2, [r3, #0]
 800646c:	e044      	b.n	80064f8 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800646e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006470:	61bb      	str	r3, [r7, #24]
 8006472:	2300      	movs	r3, #0
 8006474:	61fb      	str	r3, [r7, #28]
 8006476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006478:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800647a:	4b96      	ldr	r3, [pc, #600]	; (80066d4 <UART_SetConfig+0x6a8>)
 800647c:	0052      	lsls	r2, r2, #1
 800647e:	5ad3      	ldrh	r3, [r2, r3]
 8006480:	613b      	str	r3, [r7, #16]
 8006482:	2300      	movs	r3, #0
 8006484:	617b      	str	r3, [r7, #20]
 8006486:	693a      	ldr	r2, [r7, #16]
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	69b8      	ldr	r0, [r7, #24]
 800648c:	69f9      	ldr	r1, [r7, #28]
 800648e:	f7f9 ffc1 	bl	8000414 <__aeabi_uldivmod>
 8006492:	0002      	movs	r2, r0
 8006494:	000b      	movs	r3, r1
 8006496:	0e11      	lsrs	r1, r2, #24
 8006498:	021d      	lsls	r5, r3, #8
 800649a:	430d      	orrs	r5, r1
 800649c:	0214      	lsls	r4, r2, #8
 800649e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	085b      	lsrs	r3, r3, #1
 80064a4:	60bb      	str	r3, [r7, #8]
 80064a6:	2300      	movs	r3, #0
 80064a8:	60fb      	str	r3, [r7, #12]
 80064aa:	68b8      	ldr	r0, [r7, #8]
 80064ac:	68f9      	ldr	r1, [r7, #12]
 80064ae:	1900      	adds	r0, r0, r4
 80064b0:	4169      	adcs	r1, r5
 80064b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	603b      	str	r3, [r7, #0]
 80064b8:	2300      	movs	r3, #0
 80064ba:	607b      	str	r3, [r7, #4]
 80064bc:	683a      	ldr	r2, [r7, #0]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f7f9 ffa8 	bl	8000414 <__aeabi_uldivmod>
 80064c4:	0002      	movs	r2, r0
 80064c6:	000b      	movs	r3, r1
 80064c8:	0013      	movs	r3, r2
 80064ca:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80064cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064ce:	23c0      	movs	r3, #192	; 0xc0
 80064d0:	009b      	lsls	r3, r3, #2
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d309      	bcc.n	80064ea <UART_SetConfig+0x4be>
 80064d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064d8:	2380      	movs	r3, #128	; 0x80
 80064da:	035b      	lsls	r3, r3, #13
 80064dc:	429a      	cmp	r2, r3
 80064de:	d204      	bcs.n	80064ea <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80064e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064e6:	60da      	str	r2, [r3, #12]
 80064e8:	e006      	b.n	80064f8 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80064ea:	231a      	movs	r3, #26
 80064ec:	2220      	movs	r2, #32
 80064ee:	189b      	adds	r3, r3, r2
 80064f0:	19db      	adds	r3, r3, r7
 80064f2:	2201      	movs	r2, #1
 80064f4:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 80064f6:	e0d0      	b.n	800669a <UART_SetConfig+0x66e>
 80064f8:	e0cf      	b.n	800669a <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064fc:	69da      	ldr	r2, [r3, #28]
 80064fe:	2380      	movs	r3, #128	; 0x80
 8006500:	021b      	lsls	r3, r3, #8
 8006502:	429a      	cmp	r2, r3
 8006504:	d000      	beq.n	8006508 <UART_SetConfig+0x4dc>
 8006506:	e070      	b.n	80065ea <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8006508:	231b      	movs	r3, #27
 800650a:	2220      	movs	r2, #32
 800650c:	189b      	adds	r3, r3, r2
 800650e:	19db      	adds	r3, r3, r7
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	2b08      	cmp	r3, #8
 8006514:	d015      	beq.n	8006542 <UART_SetConfig+0x516>
 8006516:	dc18      	bgt.n	800654a <UART_SetConfig+0x51e>
 8006518:	2b04      	cmp	r3, #4
 800651a:	d00d      	beq.n	8006538 <UART_SetConfig+0x50c>
 800651c:	dc15      	bgt.n	800654a <UART_SetConfig+0x51e>
 800651e:	2b00      	cmp	r3, #0
 8006520:	d002      	beq.n	8006528 <UART_SetConfig+0x4fc>
 8006522:	2b02      	cmp	r3, #2
 8006524:	d005      	beq.n	8006532 <UART_SetConfig+0x506>
 8006526:	e010      	b.n	800654a <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006528:	f7fe fb3a 	bl	8004ba0 <HAL_RCC_GetPCLK1Freq>
 800652c:	0003      	movs	r3, r0
 800652e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006530:	e014      	b.n	800655c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006532:	4b67      	ldr	r3, [pc, #412]	; (80066d0 <UART_SetConfig+0x6a4>)
 8006534:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006536:	e011      	b.n	800655c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006538:	f7fe faa6 	bl	8004a88 <HAL_RCC_GetSysClockFreq>
 800653c:	0003      	movs	r3, r0
 800653e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006540:	e00c      	b.n	800655c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006542:	2380      	movs	r3, #128	; 0x80
 8006544:	021b      	lsls	r3, r3, #8
 8006546:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006548:	e008      	b.n	800655c <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800654a:	2300      	movs	r3, #0
 800654c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800654e:	231a      	movs	r3, #26
 8006550:	2220      	movs	r2, #32
 8006552:	189b      	adds	r3, r3, r2
 8006554:	19db      	adds	r3, r3, r7
 8006556:	2201      	movs	r2, #1
 8006558:	701a      	strb	r2, [r3, #0]
        break;
 800655a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800655c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800655e:	2b00      	cmp	r3, #0
 8006560:	d100      	bne.n	8006564 <UART_SetConfig+0x538>
 8006562:	e09a      	b.n	800669a <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006566:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006568:	4b5a      	ldr	r3, [pc, #360]	; (80066d4 <UART_SetConfig+0x6a8>)
 800656a:	0052      	lsls	r2, r2, #1
 800656c:	5ad3      	ldrh	r3, [r2, r3]
 800656e:	0019      	movs	r1, r3
 8006570:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006572:	f7f9 fdd9 	bl	8000128 <__udivsi3>
 8006576:	0003      	movs	r3, r0
 8006578:	005a      	lsls	r2, r3, #1
 800657a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	085b      	lsrs	r3, r3, #1
 8006580:	18d2      	adds	r2, r2, r3
 8006582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	0019      	movs	r1, r3
 8006588:	0010      	movs	r0, r2
 800658a:	f7f9 fdcd 	bl	8000128 <__udivsi3>
 800658e:	0003      	movs	r3, r0
 8006590:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006594:	2b0f      	cmp	r3, #15
 8006596:	d921      	bls.n	80065dc <UART_SetConfig+0x5b0>
 8006598:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800659a:	2380      	movs	r3, #128	; 0x80
 800659c:	025b      	lsls	r3, r3, #9
 800659e:	429a      	cmp	r2, r3
 80065a0:	d21c      	bcs.n	80065dc <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80065a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065a4:	b29a      	uxth	r2, r3
 80065a6:	200e      	movs	r0, #14
 80065a8:	2420      	movs	r4, #32
 80065aa:	1903      	adds	r3, r0, r4
 80065ac:	19db      	adds	r3, r3, r7
 80065ae:	210f      	movs	r1, #15
 80065b0:	438a      	bics	r2, r1
 80065b2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80065b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065b6:	085b      	lsrs	r3, r3, #1
 80065b8:	b29b      	uxth	r3, r3
 80065ba:	2207      	movs	r2, #7
 80065bc:	4013      	ands	r3, r2
 80065be:	b299      	uxth	r1, r3
 80065c0:	1903      	adds	r3, r0, r4
 80065c2:	19db      	adds	r3, r3, r7
 80065c4:	1902      	adds	r2, r0, r4
 80065c6:	19d2      	adds	r2, r2, r7
 80065c8:	8812      	ldrh	r2, [r2, #0]
 80065ca:	430a      	orrs	r2, r1
 80065cc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80065ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	1902      	adds	r2, r0, r4
 80065d4:	19d2      	adds	r2, r2, r7
 80065d6:	8812      	ldrh	r2, [r2, #0]
 80065d8:	60da      	str	r2, [r3, #12]
 80065da:	e05e      	b.n	800669a <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80065dc:	231a      	movs	r3, #26
 80065de:	2220      	movs	r2, #32
 80065e0:	189b      	adds	r3, r3, r2
 80065e2:	19db      	adds	r3, r3, r7
 80065e4:	2201      	movs	r2, #1
 80065e6:	701a      	strb	r2, [r3, #0]
 80065e8:	e057      	b.n	800669a <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80065ea:	231b      	movs	r3, #27
 80065ec:	2220      	movs	r2, #32
 80065ee:	189b      	adds	r3, r3, r2
 80065f0:	19db      	adds	r3, r3, r7
 80065f2:	781b      	ldrb	r3, [r3, #0]
 80065f4:	2b08      	cmp	r3, #8
 80065f6:	d015      	beq.n	8006624 <UART_SetConfig+0x5f8>
 80065f8:	dc18      	bgt.n	800662c <UART_SetConfig+0x600>
 80065fa:	2b04      	cmp	r3, #4
 80065fc:	d00d      	beq.n	800661a <UART_SetConfig+0x5ee>
 80065fe:	dc15      	bgt.n	800662c <UART_SetConfig+0x600>
 8006600:	2b00      	cmp	r3, #0
 8006602:	d002      	beq.n	800660a <UART_SetConfig+0x5de>
 8006604:	2b02      	cmp	r3, #2
 8006606:	d005      	beq.n	8006614 <UART_SetConfig+0x5e8>
 8006608:	e010      	b.n	800662c <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800660a:	f7fe fac9 	bl	8004ba0 <HAL_RCC_GetPCLK1Freq>
 800660e:	0003      	movs	r3, r0
 8006610:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006612:	e014      	b.n	800663e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006614:	4b2e      	ldr	r3, [pc, #184]	; (80066d0 <UART_SetConfig+0x6a4>)
 8006616:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006618:	e011      	b.n	800663e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800661a:	f7fe fa35 	bl	8004a88 <HAL_RCC_GetSysClockFreq>
 800661e:	0003      	movs	r3, r0
 8006620:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006622:	e00c      	b.n	800663e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006624:	2380      	movs	r3, #128	; 0x80
 8006626:	021b      	lsls	r3, r3, #8
 8006628:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800662a:	e008      	b.n	800663e <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800662c:	2300      	movs	r3, #0
 800662e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006630:	231a      	movs	r3, #26
 8006632:	2220      	movs	r2, #32
 8006634:	189b      	adds	r3, r3, r2
 8006636:	19db      	adds	r3, r3, r7
 8006638:	2201      	movs	r2, #1
 800663a:	701a      	strb	r2, [r3, #0]
        break;
 800663c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800663e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006640:	2b00      	cmp	r3, #0
 8006642:	d02a      	beq.n	800669a <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006646:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006648:	4b22      	ldr	r3, [pc, #136]	; (80066d4 <UART_SetConfig+0x6a8>)
 800664a:	0052      	lsls	r2, r2, #1
 800664c:	5ad3      	ldrh	r3, [r2, r3]
 800664e:	0019      	movs	r1, r3
 8006650:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006652:	f7f9 fd69 	bl	8000128 <__udivsi3>
 8006656:	0003      	movs	r3, r0
 8006658:	001a      	movs	r2, r3
 800665a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	085b      	lsrs	r3, r3, #1
 8006660:	18d2      	adds	r2, r2, r3
 8006662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	0019      	movs	r1, r3
 8006668:	0010      	movs	r0, r2
 800666a:	f7f9 fd5d 	bl	8000128 <__udivsi3>
 800666e:	0003      	movs	r3, r0
 8006670:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006674:	2b0f      	cmp	r3, #15
 8006676:	d90a      	bls.n	800668e <UART_SetConfig+0x662>
 8006678:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800667a:	2380      	movs	r3, #128	; 0x80
 800667c:	025b      	lsls	r3, r3, #9
 800667e:	429a      	cmp	r2, r3
 8006680:	d205      	bcs.n	800668e <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006684:	b29a      	uxth	r2, r3
 8006686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	60da      	str	r2, [r3, #12]
 800668c:	e005      	b.n	800669a <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800668e:	231a      	movs	r3, #26
 8006690:	2220      	movs	r2, #32
 8006692:	189b      	adds	r3, r3, r2
 8006694:	19db      	adds	r3, r3, r7
 8006696:	2201      	movs	r2, #1
 8006698:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800669a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800669c:	226a      	movs	r2, #106	; 0x6a
 800669e:	2101      	movs	r1, #1
 80066a0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80066a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a4:	2268      	movs	r2, #104	; 0x68
 80066a6:	2101      	movs	r1, #1
 80066a8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80066aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ac:	2200      	movs	r2, #0
 80066ae:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80066b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b2:	2200      	movs	r2, #0
 80066b4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80066b6:	231a      	movs	r3, #26
 80066b8:	2220      	movs	r2, #32
 80066ba:	189b      	adds	r3, r3, r2
 80066bc:	19db      	adds	r3, r3, r7
 80066be:	781b      	ldrb	r3, [r3, #0]
}
 80066c0:	0018      	movs	r0, r3
 80066c2:	46bd      	mov	sp, r7
 80066c4:	b010      	add	sp, #64	; 0x40
 80066c6:	bdb0      	pop	{r4, r5, r7, pc}
 80066c8:	40008000 	.word	0x40008000
 80066cc:	40008400 	.word	0x40008400
 80066d0:	00f42400 	.word	0x00f42400
 80066d4:	080079ec 	.word	0x080079ec

080066d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b082      	sub	sp, #8
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066e4:	2201      	movs	r2, #1
 80066e6:	4013      	ands	r3, r2
 80066e8:	d00b      	beq.n	8006702 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	4a4a      	ldr	r2, [pc, #296]	; (800681c <UART_AdvFeatureConfig+0x144>)
 80066f2:	4013      	ands	r3, r2
 80066f4:	0019      	movs	r1, r3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	430a      	orrs	r2, r1
 8006700:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006706:	2202      	movs	r2, #2
 8006708:	4013      	ands	r3, r2
 800670a:	d00b      	beq.n	8006724 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	4a43      	ldr	r2, [pc, #268]	; (8006820 <UART_AdvFeatureConfig+0x148>)
 8006714:	4013      	ands	r3, r2
 8006716:	0019      	movs	r1, r3
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	430a      	orrs	r2, r1
 8006722:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006728:	2204      	movs	r2, #4
 800672a:	4013      	ands	r3, r2
 800672c:	d00b      	beq.n	8006746 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	4a3b      	ldr	r2, [pc, #236]	; (8006824 <UART_AdvFeatureConfig+0x14c>)
 8006736:	4013      	ands	r3, r2
 8006738:	0019      	movs	r1, r3
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	430a      	orrs	r2, r1
 8006744:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800674a:	2208      	movs	r2, #8
 800674c:	4013      	ands	r3, r2
 800674e:	d00b      	beq.n	8006768 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	4a34      	ldr	r2, [pc, #208]	; (8006828 <UART_AdvFeatureConfig+0x150>)
 8006758:	4013      	ands	r3, r2
 800675a:	0019      	movs	r1, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	430a      	orrs	r2, r1
 8006766:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800676c:	2210      	movs	r2, #16
 800676e:	4013      	ands	r3, r2
 8006770:	d00b      	beq.n	800678a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	4a2c      	ldr	r2, [pc, #176]	; (800682c <UART_AdvFeatureConfig+0x154>)
 800677a:	4013      	ands	r3, r2
 800677c:	0019      	movs	r1, r3
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	430a      	orrs	r2, r1
 8006788:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800678e:	2220      	movs	r2, #32
 8006790:	4013      	ands	r3, r2
 8006792:	d00b      	beq.n	80067ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	4a25      	ldr	r2, [pc, #148]	; (8006830 <UART_AdvFeatureConfig+0x158>)
 800679c:	4013      	ands	r3, r2
 800679e:	0019      	movs	r1, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	430a      	orrs	r2, r1
 80067aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067b0:	2240      	movs	r2, #64	; 0x40
 80067b2:	4013      	ands	r3, r2
 80067b4:	d01d      	beq.n	80067f2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	4a1d      	ldr	r2, [pc, #116]	; (8006834 <UART_AdvFeatureConfig+0x15c>)
 80067be:	4013      	ands	r3, r2
 80067c0:	0019      	movs	r1, r3
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	430a      	orrs	r2, r1
 80067cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067d2:	2380      	movs	r3, #128	; 0x80
 80067d4:	035b      	lsls	r3, r3, #13
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d10b      	bne.n	80067f2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	4a15      	ldr	r2, [pc, #84]	; (8006838 <UART_AdvFeatureConfig+0x160>)
 80067e2:	4013      	ands	r3, r2
 80067e4:	0019      	movs	r1, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	430a      	orrs	r2, r1
 80067f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067f6:	2280      	movs	r2, #128	; 0x80
 80067f8:	4013      	ands	r3, r2
 80067fa:	d00b      	beq.n	8006814 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	4a0e      	ldr	r2, [pc, #56]	; (800683c <UART_AdvFeatureConfig+0x164>)
 8006804:	4013      	ands	r3, r2
 8006806:	0019      	movs	r1, r3
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	430a      	orrs	r2, r1
 8006812:	605a      	str	r2, [r3, #4]
  }
}
 8006814:	46c0      	nop			; (mov r8, r8)
 8006816:	46bd      	mov	sp, r7
 8006818:	b002      	add	sp, #8
 800681a:	bd80      	pop	{r7, pc}
 800681c:	fffdffff 	.word	0xfffdffff
 8006820:	fffeffff 	.word	0xfffeffff
 8006824:	fffbffff 	.word	0xfffbffff
 8006828:	ffff7fff 	.word	0xffff7fff
 800682c:	ffffefff 	.word	0xffffefff
 8006830:	ffffdfff 	.word	0xffffdfff
 8006834:	ffefffff 	.word	0xffefffff
 8006838:	ff9fffff 	.word	0xff9fffff
 800683c:	fff7ffff 	.word	0xfff7ffff

08006840 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b086      	sub	sp, #24
 8006844:	af02      	add	r7, sp, #8
 8006846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2290      	movs	r2, #144	; 0x90
 800684c:	2100      	movs	r1, #0
 800684e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006850:	f7fc faf8 	bl	8002e44 <HAL_GetTick>
 8006854:	0003      	movs	r3, r0
 8006856:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	2208      	movs	r2, #8
 8006860:	4013      	ands	r3, r2
 8006862:	2b08      	cmp	r3, #8
 8006864:	d10c      	bne.n	8006880 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2280      	movs	r2, #128	; 0x80
 800686a:	0391      	lsls	r1, r2, #14
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	4a1a      	ldr	r2, [pc, #104]	; (80068d8 <UART_CheckIdleState+0x98>)
 8006870:	9200      	str	r2, [sp, #0]
 8006872:	2200      	movs	r2, #0
 8006874:	f000 f832 	bl	80068dc <UART_WaitOnFlagUntilTimeout>
 8006878:	1e03      	subs	r3, r0, #0
 800687a:	d001      	beq.n	8006880 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800687c:	2303      	movs	r3, #3
 800687e:	e026      	b.n	80068ce <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	2204      	movs	r2, #4
 8006888:	4013      	ands	r3, r2
 800688a:	2b04      	cmp	r3, #4
 800688c:	d10c      	bne.n	80068a8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2280      	movs	r2, #128	; 0x80
 8006892:	03d1      	lsls	r1, r2, #15
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	4a10      	ldr	r2, [pc, #64]	; (80068d8 <UART_CheckIdleState+0x98>)
 8006898:	9200      	str	r2, [sp, #0]
 800689a:	2200      	movs	r2, #0
 800689c:	f000 f81e 	bl	80068dc <UART_WaitOnFlagUntilTimeout>
 80068a0:	1e03      	subs	r3, r0, #0
 80068a2:	d001      	beq.n	80068a8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068a4:	2303      	movs	r3, #3
 80068a6:	e012      	b.n	80068ce <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2288      	movs	r2, #136	; 0x88
 80068ac:	2120      	movs	r1, #32
 80068ae:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	228c      	movs	r2, #140	; 0x8c
 80068b4:	2120      	movs	r1, #32
 80068b6:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2284      	movs	r2, #132	; 0x84
 80068c8:	2100      	movs	r1, #0
 80068ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	0018      	movs	r0, r3
 80068d0:	46bd      	mov	sp, r7
 80068d2:	b004      	add	sp, #16
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	46c0      	nop			; (mov r8, r8)
 80068d8:	01ffffff 	.word	0x01ffffff

080068dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b094      	sub	sp, #80	; 0x50
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	603b      	str	r3, [r7, #0]
 80068e8:	1dfb      	adds	r3, r7, #7
 80068ea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068ec:	e0a7      	b.n	8006a3e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80068f0:	3301      	adds	r3, #1
 80068f2:	d100      	bne.n	80068f6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80068f4:	e0a3      	b.n	8006a3e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068f6:	f7fc faa5 	bl	8002e44 <HAL_GetTick>
 80068fa:	0002      	movs	r2, r0
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006902:	429a      	cmp	r2, r3
 8006904:	d302      	bcc.n	800690c <UART_WaitOnFlagUntilTimeout+0x30>
 8006906:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006908:	2b00      	cmp	r3, #0
 800690a:	d13f      	bne.n	800698c <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800690c:	f3ef 8310 	mrs	r3, PRIMASK
 8006910:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006912:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006914:	647b      	str	r3, [r7, #68]	; 0x44
 8006916:	2301      	movs	r3, #1
 8006918:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800691a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800691c:	f383 8810 	msr	PRIMASK, r3
}
 8006920:	46c0      	nop			; (mov r8, r8)
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	494e      	ldr	r1, [pc, #312]	; (8006a68 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800692e:	400a      	ands	r2, r1
 8006930:	601a      	str	r2, [r3, #0]
 8006932:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006934:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006938:	f383 8810 	msr	PRIMASK, r3
}
 800693c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800693e:	f3ef 8310 	mrs	r3, PRIMASK
 8006942:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006946:	643b      	str	r3, [r7, #64]	; 0x40
 8006948:	2301      	movs	r3, #1
 800694a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800694c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800694e:	f383 8810 	msr	PRIMASK, r3
}
 8006952:	46c0      	nop			; (mov r8, r8)
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	689a      	ldr	r2, [r3, #8]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2101      	movs	r1, #1
 8006960:	438a      	bics	r2, r1
 8006962:	609a      	str	r2, [r3, #8]
 8006964:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006966:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006968:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800696a:	f383 8810 	msr	PRIMASK, r3
}
 800696e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2288      	movs	r2, #136	; 0x88
 8006974:	2120      	movs	r1, #32
 8006976:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	228c      	movs	r2, #140	; 0x8c
 800697c:	2120      	movs	r1, #32
 800697e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2284      	movs	r2, #132	; 0x84
 8006984:	2100      	movs	r1, #0
 8006986:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006988:	2303      	movs	r3, #3
 800698a:	e069      	b.n	8006a60 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	2204      	movs	r2, #4
 8006994:	4013      	ands	r3, r2
 8006996:	d052      	beq.n	8006a3e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	69da      	ldr	r2, [r3, #28]
 800699e:	2380      	movs	r3, #128	; 0x80
 80069a0:	011b      	lsls	r3, r3, #4
 80069a2:	401a      	ands	r2, r3
 80069a4:	2380      	movs	r3, #128	; 0x80
 80069a6:	011b      	lsls	r3, r3, #4
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d148      	bne.n	8006a3e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	2280      	movs	r2, #128	; 0x80
 80069b2:	0112      	lsls	r2, r2, #4
 80069b4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069b6:	f3ef 8310 	mrs	r3, PRIMASK
 80069ba:	613b      	str	r3, [r7, #16]
  return(result);
 80069bc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80069be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069c0:	2301      	movs	r3, #1
 80069c2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	f383 8810 	msr	PRIMASK, r3
}
 80069ca:	46c0      	nop			; (mov r8, r8)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4924      	ldr	r1, [pc, #144]	; (8006a68 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80069d8:	400a      	ands	r2, r1
 80069da:	601a      	str	r2, [r3, #0]
 80069dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069de:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	f383 8810 	msr	PRIMASK, r3
}
 80069e6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069e8:	f3ef 8310 	mrs	r3, PRIMASK
 80069ec:	61fb      	str	r3, [r7, #28]
  return(result);
 80069ee:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80069f2:	2301      	movs	r3, #1
 80069f4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069f6:	6a3b      	ldr	r3, [r7, #32]
 80069f8:	f383 8810 	msr	PRIMASK, r3
}
 80069fc:	46c0      	nop			; (mov r8, r8)
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	689a      	ldr	r2, [r3, #8]
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2101      	movs	r1, #1
 8006a0a:	438a      	bics	r2, r1
 8006a0c:	609a      	str	r2, [r3, #8]
 8006a0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a10:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a14:	f383 8810 	msr	PRIMASK, r3
}
 8006a18:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2288      	movs	r2, #136	; 0x88
 8006a1e:	2120      	movs	r1, #32
 8006a20:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	228c      	movs	r2, #140	; 0x8c
 8006a26:	2120      	movs	r1, #32
 8006a28:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2290      	movs	r2, #144	; 0x90
 8006a2e:	2120      	movs	r1, #32
 8006a30:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2284      	movs	r2, #132	; 0x84
 8006a36:	2100      	movs	r1, #0
 8006a38:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e010      	b.n	8006a60 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	69db      	ldr	r3, [r3, #28]
 8006a44:	68ba      	ldr	r2, [r7, #8]
 8006a46:	4013      	ands	r3, r2
 8006a48:	68ba      	ldr	r2, [r7, #8]
 8006a4a:	1ad3      	subs	r3, r2, r3
 8006a4c:	425a      	negs	r2, r3
 8006a4e:	4153      	adcs	r3, r2
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	001a      	movs	r2, r3
 8006a54:	1dfb      	adds	r3, r7, #7
 8006a56:	781b      	ldrb	r3, [r3, #0]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d100      	bne.n	8006a5e <UART_WaitOnFlagUntilTimeout+0x182>
 8006a5c:	e747      	b.n	80068ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	0018      	movs	r0, r3
 8006a62:	46bd      	mov	sp, r7
 8006a64:	b014      	add	sp, #80	; 0x50
 8006a66:	bd80      	pop	{r7, pc}
 8006a68:	fffffe5f 	.word	0xfffffe5f

08006a6c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2284      	movs	r2, #132	; 0x84
 8006a78:	5c9b      	ldrb	r3, [r3, r2]
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d101      	bne.n	8006a82 <HAL_UARTEx_DisableFifoMode+0x16>
 8006a7e:	2302      	movs	r3, #2
 8006a80:	e027      	b.n	8006ad2 <HAL_UARTEx_DisableFifoMode+0x66>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2284      	movs	r2, #132	; 0x84
 8006a86:	2101      	movs	r1, #1
 8006a88:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2288      	movs	r2, #136	; 0x88
 8006a8e:	2124      	movs	r1, #36	; 0x24
 8006a90:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2101      	movs	r1, #1
 8006aa6:	438a      	bics	r2, r1
 8006aa8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	4a0b      	ldr	r2, [pc, #44]	; (8006adc <HAL_UARTEx_DisableFifoMode+0x70>)
 8006aae:	4013      	ands	r3, r2
 8006ab0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2288      	movs	r2, #136	; 0x88
 8006ac4:	2120      	movs	r1, #32
 8006ac6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2284      	movs	r2, #132	; 0x84
 8006acc:	2100      	movs	r1, #0
 8006ace:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	0018      	movs	r0, r3
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	b004      	add	sp, #16
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	46c0      	nop			; (mov r8, r8)
 8006adc:	dfffffff 	.word	0xdfffffff

08006ae0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b084      	sub	sp, #16
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2284      	movs	r2, #132	; 0x84
 8006aee:	5c9b      	ldrb	r3, [r3, r2]
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d101      	bne.n	8006af8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006af4:	2302      	movs	r3, #2
 8006af6:	e02e      	b.n	8006b56 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2284      	movs	r2, #132	; 0x84
 8006afc:	2101      	movs	r1, #1
 8006afe:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2288      	movs	r2, #136	; 0x88
 8006b04:	2124      	movs	r1, #36	; 0x24
 8006b06:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	681a      	ldr	r2, [r3, #0]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	2101      	movs	r1, #1
 8006b1c:	438a      	bics	r2, r1
 8006b1e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	00db      	lsls	r3, r3, #3
 8006b28:	08d9      	lsrs	r1, r3, #3
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	683a      	ldr	r2, [r7, #0]
 8006b30:	430a      	orrs	r2, r1
 8006b32:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	0018      	movs	r0, r3
 8006b38:	f000 f854 	bl	8006be4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	68fa      	ldr	r2, [r7, #12]
 8006b42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2288      	movs	r2, #136	; 0x88
 8006b48:	2120      	movs	r1, #32
 8006b4a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2284      	movs	r2, #132	; 0x84
 8006b50:	2100      	movs	r1, #0
 8006b52:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006b54:	2300      	movs	r3, #0
}
 8006b56:	0018      	movs	r0, r3
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	b004      	add	sp, #16
 8006b5c:	bd80      	pop	{r7, pc}
	...

08006b60 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b084      	sub	sp, #16
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2284      	movs	r2, #132	; 0x84
 8006b6e:	5c9b      	ldrb	r3, [r3, r2]
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d101      	bne.n	8006b78 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006b74:	2302      	movs	r3, #2
 8006b76:	e02f      	b.n	8006bd8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2284      	movs	r2, #132	; 0x84
 8006b7c:	2101      	movs	r1, #1
 8006b7e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2288      	movs	r2, #136	; 0x88
 8006b84:	2124      	movs	r1, #36	; 0x24
 8006b86:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2101      	movs	r1, #1
 8006b9c:	438a      	bics	r2, r1
 8006b9e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	4a0e      	ldr	r2, [pc, #56]	; (8006be0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006ba8:	4013      	ands	r3, r2
 8006baa:	0019      	movs	r1, r3
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	683a      	ldr	r2, [r7, #0]
 8006bb2:	430a      	orrs	r2, r1
 8006bb4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	0018      	movs	r0, r3
 8006bba:	f000 f813 	bl	8006be4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2288      	movs	r2, #136	; 0x88
 8006bca:	2120      	movs	r1, #32
 8006bcc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2284      	movs	r2, #132	; 0x84
 8006bd2:	2100      	movs	r1, #0
 8006bd4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006bd6:	2300      	movs	r3, #0
}
 8006bd8:	0018      	movs	r0, r3
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	b004      	add	sp, #16
 8006bde:	bd80      	pop	{r7, pc}
 8006be0:	f1ffffff 	.word	0xf1ffffff

08006be4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006be6:	b085      	sub	sp, #20
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d108      	bne.n	8006c06 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	226a      	movs	r2, #106	; 0x6a
 8006bf8:	2101      	movs	r1, #1
 8006bfa:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2268      	movs	r2, #104	; 0x68
 8006c00:	2101      	movs	r1, #1
 8006c02:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006c04:	e043      	b.n	8006c8e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006c06:	260f      	movs	r6, #15
 8006c08:	19bb      	adds	r3, r7, r6
 8006c0a:	2208      	movs	r2, #8
 8006c0c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006c0e:	200e      	movs	r0, #14
 8006c10:	183b      	adds	r3, r7, r0
 8006c12:	2208      	movs	r2, #8
 8006c14:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	0e5b      	lsrs	r3, r3, #25
 8006c1e:	b2da      	uxtb	r2, r3
 8006c20:	240d      	movs	r4, #13
 8006c22:	193b      	adds	r3, r7, r4
 8006c24:	2107      	movs	r1, #7
 8006c26:	400a      	ands	r2, r1
 8006c28:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	0f5b      	lsrs	r3, r3, #29
 8006c32:	b2da      	uxtb	r2, r3
 8006c34:	250c      	movs	r5, #12
 8006c36:	197b      	adds	r3, r7, r5
 8006c38:	2107      	movs	r1, #7
 8006c3a:	400a      	ands	r2, r1
 8006c3c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c3e:	183b      	adds	r3, r7, r0
 8006c40:	781b      	ldrb	r3, [r3, #0]
 8006c42:	197a      	adds	r2, r7, r5
 8006c44:	7812      	ldrb	r2, [r2, #0]
 8006c46:	4914      	ldr	r1, [pc, #80]	; (8006c98 <UARTEx_SetNbDataToProcess+0xb4>)
 8006c48:	5c8a      	ldrb	r2, [r1, r2]
 8006c4a:	435a      	muls	r2, r3
 8006c4c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006c4e:	197b      	adds	r3, r7, r5
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	4a12      	ldr	r2, [pc, #72]	; (8006c9c <UARTEx_SetNbDataToProcess+0xb8>)
 8006c54:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c56:	0019      	movs	r1, r3
 8006c58:	f7f9 faf0 	bl	800023c <__divsi3>
 8006c5c:	0003      	movs	r3, r0
 8006c5e:	b299      	uxth	r1, r3
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	226a      	movs	r2, #106	; 0x6a
 8006c64:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006c66:	19bb      	adds	r3, r7, r6
 8006c68:	781b      	ldrb	r3, [r3, #0]
 8006c6a:	193a      	adds	r2, r7, r4
 8006c6c:	7812      	ldrb	r2, [r2, #0]
 8006c6e:	490a      	ldr	r1, [pc, #40]	; (8006c98 <UARTEx_SetNbDataToProcess+0xb4>)
 8006c70:	5c8a      	ldrb	r2, [r1, r2]
 8006c72:	435a      	muls	r2, r3
 8006c74:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006c76:	193b      	adds	r3, r7, r4
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	4a08      	ldr	r2, [pc, #32]	; (8006c9c <UARTEx_SetNbDataToProcess+0xb8>)
 8006c7c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006c7e:	0019      	movs	r1, r3
 8006c80:	f7f9 fadc 	bl	800023c <__divsi3>
 8006c84:	0003      	movs	r3, r0
 8006c86:	b299      	uxth	r1, r3
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2268      	movs	r2, #104	; 0x68
 8006c8c:	5299      	strh	r1, [r3, r2]
}
 8006c8e:	46c0      	nop			; (mov r8, r8)
 8006c90:	46bd      	mov	sp, r7
 8006c92:	b005      	add	sp, #20
 8006c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c96:	46c0      	nop			; (mov r8, r8)
 8006c98:	08007a04 	.word	0x08007a04
 8006c9c:	08007a0c 	.word	0x08007a0c

08006ca0 <__errno>:
 8006ca0:	4b01      	ldr	r3, [pc, #4]	; (8006ca8 <__errno+0x8>)
 8006ca2:	6818      	ldr	r0, [r3, #0]
 8006ca4:	4770      	bx	lr
 8006ca6:	46c0      	nop			; (mov r8, r8)
 8006ca8:	20000020 	.word	0x20000020

08006cac <__libc_init_array>:
 8006cac:	b570      	push	{r4, r5, r6, lr}
 8006cae:	2600      	movs	r6, #0
 8006cb0:	4d0c      	ldr	r5, [pc, #48]	; (8006ce4 <__libc_init_array+0x38>)
 8006cb2:	4c0d      	ldr	r4, [pc, #52]	; (8006ce8 <__libc_init_array+0x3c>)
 8006cb4:	1b64      	subs	r4, r4, r5
 8006cb6:	10a4      	asrs	r4, r4, #2
 8006cb8:	42a6      	cmp	r6, r4
 8006cba:	d109      	bne.n	8006cd0 <__libc_init_array+0x24>
 8006cbc:	2600      	movs	r6, #0
 8006cbe:	f000 fca3 	bl	8007608 <_init>
 8006cc2:	4d0a      	ldr	r5, [pc, #40]	; (8006cec <__libc_init_array+0x40>)
 8006cc4:	4c0a      	ldr	r4, [pc, #40]	; (8006cf0 <__libc_init_array+0x44>)
 8006cc6:	1b64      	subs	r4, r4, r5
 8006cc8:	10a4      	asrs	r4, r4, #2
 8006cca:	42a6      	cmp	r6, r4
 8006ccc:	d105      	bne.n	8006cda <__libc_init_array+0x2e>
 8006cce:	bd70      	pop	{r4, r5, r6, pc}
 8006cd0:	00b3      	lsls	r3, r6, #2
 8006cd2:	58eb      	ldr	r3, [r5, r3]
 8006cd4:	4798      	blx	r3
 8006cd6:	3601      	adds	r6, #1
 8006cd8:	e7ee      	b.n	8006cb8 <__libc_init_array+0xc>
 8006cda:	00b3      	lsls	r3, r6, #2
 8006cdc:	58eb      	ldr	r3, [r5, r3]
 8006cde:	4798      	blx	r3
 8006ce0:	3601      	adds	r6, #1
 8006ce2:	e7f2      	b.n	8006cca <__libc_init_array+0x1e>
 8006ce4:	08007a50 	.word	0x08007a50
 8006ce8:	08007a50 	.word	0x08007a50
 8006cec:	08007a50 	.word	0x08007a50
 8006cf0:	08007a54 	.word	0x08007a54

08006cf4 <memset>:
 8006cf4:	0003      	movs	r3, r0
 8006cf6:	1882      	adds	r2, r0, r2
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d100      	bne.n	8006cfe <memset+0xa>
 8006cfc:	4770      	bx	lr
 8006cfe:	7019      	strb	r1, [r3, #0]
 8006d00:	3301      	adds	r3, #1
 8006d02:	e7f9      	b.n	8006cf8 <memset+0x4>

08006d04 <_vsniprintf_r>:
 8006d04:	b530      	push	{r4, r5, lr}
 8006d06:	0014      	movs	r4, r2
 8006d08:	0005      	movs	r5, r0
 8006d0a:	001a      	movs	r2, r3
 8006d0c:	b09b      	sub	sp, #108	; 0x6c
 8006d0e:	2c00      	cmp	r4, #0
 8006d10:	da05      	bge.n	8006d1e <_vsniprintf_r+0x1a>
 8006d12:	238b      	movs	r3, #139	; 0x8b
 8006d14:	6003      	str	r3, [r0, #0]
 8006d16:	2001      	movs	r0, #1
 8006d18:	4240      	negs	r0, r0
 8006d1a:	b01b      	add	sp, #108	; 0x6c
 8006d1c:	bd30      	pop	{r4, r5, pc}
 8006d1e:	2382      	movs	r3, #130	; 0x82
 8006d20:	4668      	mov	r0, sp
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	8183      	strh	r3, [r0, #12]
 8006d26:	2300      	movs	r3, #0
 8006d28:	9100      	str	r1, [sp, #0]
 8006d2a:	9104      	str	r1, [sp, #16]
 8006d2c:	429c      	cmp	r4, r3
 8006d2e:	d000      	beq.n	8006d32 <_vsniprintf_r+0x2e>
 8006d30:	1e63      	subs	r3, r4, #1
 8006d32:	9302      	str	r3, [sp, #8]
 8006d34:	9305      	str	r3, [sp, #20]
 8006d36:	2301      	movs	r3, #1
 8006d38:	4669      	mov	r1, sp
 8006d3a:	425b      	negs	r3, r3
 8006d3c:	81cb      	strh	r3, [r1, #14]
 8006d3e:	0028      	movs	r0, r5
 8006d40:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006d42:	f000 f879 	bl	8006e38 <_svfiprintf_r>
 8006d46:	1c43      	adds	r3, r0, #1
 8006d48:	da01      	bge.n	8006d4e <_vsniprintf_r+0x4a>
 8006d4a:	238b      	movs	r3, #139	; 0x8b
 8006d4c:	602b      	str	r3, [r5, #0]
 8006d4e:	2c00      	cmp	r4, #0
 8006d50:	d0e3      	beq.n	8006d1a <_vsniprintf_r+0x16>
 8006d52:	2300      	movs	r3, #0
 8006d54:	9a00      	ldr	r2, [sp, #0]
 8006d56:	7013      	strb	r3, [r2, #0]
 8006d58:	e7df      	b.n	8006d1a <_vsniprintf_r+0x16>
	...

08006d5c <vsniprintf>:
 8006d5c:	b507      	push	{r0, r1, r2, lr}
 8006d5e:	9300      	str	r3, [sp, #0]
 8006d60:	0013      	movs	r3, r2
 8006d62:	000a      	movs	r2, r1
 8006d64:	0001      	movs	r1, r0
 8006d66:	4802      	ldr	r0, [pc, #8]	; (8006d70 <vsniprintf+0x14>)
 8006d68:	6800      	ldr	r0, [r0, #0]
 8006d6a:	f7ff ffcb 	bl	8006d04 <_vsniprintf_r>
 8006d6e:	bd0e      	pop	{r1, r2, r3, pc}
 8006d70:	20000020 	.word	0x20000020

08006d74 <__ssputs_r>:
 8006d74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d76:	688e      	ldr	r6, [r1, #8]
 8006d78:	b085      	sub	sp, #20
 8006d7a:	0007      	movs	r7, r0
 8006d7c:	000c      	movs	r4, r1
 8006d7e:	9203      	str	r2, [sp, #12]
 8006d80:	9301      	str	r3, [sp, #4]
 8006d82:	429e      	cmp	r6, r3
 8006d84:	d83c      	bhi.n	8006e00 <__ssputs_r+0x8c>
 8006d86:	2390      	movs	r3, #144	; 0x90
 8006d88:	898a      	ldrh	r2, [r1, #12]
 8006d8a:	00db      	lsls	r3, r3, #3
 8006d8c:	421a      	tst	r2, r3
 8006d8e:	d034      	beq.n	8006dfa <__ssputs_r+0x86>
 8006d90:	6909      	ldr	r1, [r1, #16]
 8006d92:	6823      	ldr	r3, [r4, #0]
 8006d94:	6960      	ldr	r0, [r4, #20]
 8006d96:	1a5b      	subs	r3, r3, r1
 8006d98:	9302      	str	r3, [sp, #8]
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	4343      	muls	r3, r0
 8006d9e:	0fdd      	lsrs	r5, r3, #31
 8006da0:	18ed      	adds	r5, r5, r3
 8006da2:	9b01      	ldr	r3, [sp, #4]
 8006da4:	9802      	ldr	r0, [sp, #8]
 8006da6:	3301      	adds	r3, #1
 8006da8:	181b      	adds	r3, r3, r0
 8006daa:	106d      	asrs	r5, r5, #1
 8006dac:	42ab      	cmp	r3, r5
 8006dae:	d900      	bls.n	8006db2 <__ssputs_r+0x3e>
 8006db0:	001d      	movs	r5, r3
 8006db2:	0553      	lsls	r3, r2, #21
 8006db4:	d532      	bpl.n	8006e1c <__ssputs_r+0xa8>
 8006db6:	0029      	movs	r1, r5
 8006db8:	0038      	movs	r0, r7
 8006dba:	f000 fb53 	bl	8007464 <_malloc_r>
 8006dbe:	1e06      	subs	r6, r0, #0
 8006dc0:	d109      	bne.n	8006dd6 <__ssputs_r+0x62>
 8006dc2:	230c      	movs	r3, #12
 8006dc4:	603b      	str	r3, [r7, #0]
 8006dc6:	2340      	movs	r3, #64	; 0x40
 8006dc8:	2001      	movs	r0, #1
 8006dca:	89a2      	ldrh	r2, [r4, #12]
 8006dcc:	4240      	negs	r0, r0
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	81a3      	strh	r3, [r4, #12]
 8006dd2:	b005      	add	sp, #20
 8006dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dd6:	9a02      	ldr	r2, [sp, #8]
 8006dd8:	6921      	ldr	r1, [r4, #16]
 8006dda:	f000 faba 	bl	8007352 <memcpy>
 8006dde:	89a3      	ldrh	r3, [r4, #12]
 8006de0:	4a14      	ldr	r2, [pc, #80]	; (8006e34 <__ssputs_r+0xc0>)
 8006de2:	401a      	ands	r2, r3
 8006de4:	2380      	movs	r3, #128	; 0x80
 8006de6:	4313      	orrs	r3, r2
 8006de8:	81a3      	strh	r3, [r4, #12]
 8006dea:	9b02      	ldr	r3, [sp, #8]
 8006dec:	6126      	str	r6, [r4, #16]
 8006dee:	18f6      	adds	r6, r6, r3
 8006df0:	6026      	str	r6, [r4, #0]
 8006df2:	6165      	str	r5, [r4, #20]
 8006df4:	9e01      	ldr	r6, [sp, #4]
 8006df6:	1aed      	subs	r5, r5, r3
 8006df8:	60a5      	str	r5, [r4, #8]
 8006dfa:	9b01      	ldr	r3, [sp, #4]
 8006dfc:	429e      	cmp	r6, r3
 8006dfe:	d900      	bls.n	8006e02 <__ssputs_r+0x8e>
 8006e00:	9e01      	ldr	r6, [sp, #4]
 8006e02:	0032      	movs	r2, r6
 8006e04:	9903      	ldr	r1, [sp, #12]
 8006e06:	6820      	ldr	r0, [r4, #0]
 8006e08:	f000 faac 	bl	8007364 <memmove>
 8006e0c:	68a3      	ldr	r3, [r4, #8]
 8006e0e:	2000      	movs	r0, #0
 8006e10:	1b9b      	subs	r3, r3, r6
 8006e12:	60a3      	str	r3, [r4, #8]
 8006e14:	6823      	ldr	r3, [r4, #0]
 8006e16:	199e      	adds	r6, r3, r6
 8006e18:	6026      	str	r6, [r4, #0]
 8006e1a:	e7da      	b.n	8006dd2 <__ssputs_r+0x5e>
 8006e1c:	002a      	movs	r2, r5
 8006e1e:	0038      	movs	r0, r7
 8006e20:	f000 fb96 	bl	8007550 <_realloc_r>
 8006e24:	1e06      	subs	r6, r0, #0
 8006e26:	d1e0      	bne.n	8006dea <__ssputs_r+0x76>
 8006e28:	0038      	movs	r0, r7
 8006e2a:	6921      	ldr	r1, [r4, #16]
 8006e2c:	f000 faae 	bl	800738c <_free_r>
 8006e30:	e7c7      	b.n	8006dc2 <__ssputs_r+0x4e>
 8006e32:	46c0      	nop			; (mov r8, r8)
 8006e34:	fffffb7f 	.word	0xfffffb7f

08006e38 <_svfiprintf_r>:
 8006e38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e3a:	b0a1      	sub	sp, #132	; 0x84
 8006e3c:	9003      	str	r0, [sp, #12]
 8006e3e:	001d      	movs	r5, r3
 8006e40:	898b      	ldrh	r3, [r1, #12]
 8006e42:	000f      	movs	r7, r1
 8006e44:	0016      	movs	r6, r2
 8006e46:	061b      	lsls	r3, r3, #24
 8006e48:	d511      	bpl.n	8006e6e <_svfiprintf_r+0x36>
 8006e4a:	690b      	ldr	r3, [r1, #16]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d10e      	bne.n	8006e6e <_svfiprintf_r+0x36>
 8006e50:	2140      	movs	r1, #64	; 0x40
 8006e52:	f000 fb07 	bl	8007464 <_malloc_r>
 8006e56:	6038      	str	r0, [r7, #0]
 8006e58:	6138      	str	r0, [r7, #16]
 8006e5a:	2800      	cmp	r0, #0
 8006e5c:	d105      	bne.n	8006e6a <_svfiprintf_r+0x32>
 8006e5e:	230c      	movs	r3, #12
 8006e60:	9a03      	ldr	r2, [sp, #12]
 8006e62:	3801      	subs	r0, #1
 8006e64:	6013      	str	r3, [r2, #0]
 8006e66:	b021      	add	sp, #132	; 0x84
 8006e68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e6a:	2340      	movs	r3, #64	; 0x40
 8006e6c:	617b      	str	r3, [r7, #20]
 8006e6e:	2300      	movs	r3, #0
 8006e70:	ac08      	add	r4, sp, #32
 8006e72:	6163      	str	r3, [r4, #20]
 8006e74:	3320      	adds	r3, #32
 8006e76:	7663      	strb	r3, [r4, #25]
 8006e78:	3310      	adds	r3, #16
 8006e7a:	76a3      	strb	r3, [r4, #26]
 8006e7c:	9507      	str	r5, [sp, #28]
 8006e7e:	0035      	movs	r5, r6
 8006e80:	782b      	ldrb	r3, [r5, #0]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d001      	beq.n	8006e8a <_svfiprintf_r+0x52>
 8006e86:	2b25      	cmp	r3, #37	; 0x25
 8006e88:	d147      	bne.n	8006f1a <_svfiprintf_r+0xe2>
 8006e8a:	1bab      	subs	r3, r5, r6
 8006e8c:	9305      	str	r3, [sp, #20]
 8006e8e:	42b5      	cmp	r5, r6
 8006e90:	d00c      	beq.n	8006eac <_svfiprintf_r+0x74>
 8006e92:	0032      	movs	r2, r6
 8006e94:	0039      	movs	r1, r7
 8006e96:	9803      	ldr	r0, [sp, #12]
 8006e98:	f7ff ff6c 	bl	8006d74 <__ssputs_r>
 8006e9c:	1c43      	adds	r3, r0, #1
 8006e9e:	d100      	bne.n	8006ea2 <_svfiprintf_r+0x6a>
 8006ea0:	e0ae      	b.n	8007000 <_svfiprintf_r+0x1c8>
 8006ea2:	6962      	ldr	r2, [r4, #20]
 8006ea4:	9b05      	ldr	r3, [sp, #20]
 8006ea6:	4694      	mov	ip, r2
 8006ea8:	4463      	add	r3, ip
 8006eaa:	6163      	str	r3, [r4, #20]
 8006eac:	782b      	ldrb	r3, [r5, #0]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d100      	bne.n	8006eb4 <_svfiprintf_r+0x7c>
 8006eb2:	e0a5      	b.n	8007000 <_svfiprintf_r+0x1c8>
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	4252      	negs	r2, r2
 8006eba:	6062      	str	r2, [r4, #4]
 8006ebc:	a904      	add	r1, sp, #16
 8006ebe:	3254      	adds	r2, #84	; 0x54
 8006ec0:	1852      	adds	r2, r2, r1
 8006ec2:	1c6e      	adds	r6, r5, #1
 8006ec4:	6023      	str	r3, [r4, #0]
 8006ec6:	60e3      	str	r3, [r4, #12]
 8006ec8:	60a3      	str	r3, [r4, #8]
 8006eca:	7013      	strb	r3, [r2, #0]
 8006ecc:	65a3      	str	r3, [r4, #88]	; 0x58
 8006ece:	2205      	movs	r2, #5
 8006ed0:	7831      	ldrb	r1, [r6, #0]
 8006ed2:	4854      	ldr	r0, [pc, #336]	; (8007024 <_svfiprintf_r+0x1ec>)
 8006ed4:	f000 fa32 	bl	800733c <memchr>
 8006ed8:	1c75      	adds	r5, r6, #1
 8006eda:	2800      	cmp	r0, #0
 8006edc:	d11f      	bne.n	8006f1e <_svfiprintf_r+0xe6>
 8006ede:	6822      	ldr	r2, [r4, #0]
 8006ee0:	06d3      	lsls	r3, r2, #27
 8006ee2:	d504      	bpl.n	8006eee <_svfiprintf_r+0xb6>
 8006ee4:	2353      	movs	r3, #83	; 0x53
 8006ee6:	a904      	add	r1, sp, #16
 8006ee8:	185b      	adds	r3, r3, r1
 8006eea:	2120      	movs	r1, #32
 8006eec:	7019      	strb	r1, [r3, #0]
 8006eee:	0713      	lsls	r3, r2, #28
 8006ef0:	d504      	bpl.n	8006efc <_svfiprintf_r+0xc4>
 8006ef2:	2353      	movs	r3, #83	; 0x53
 8006ef4:	a904      	add	r1, sp, #16
 8006ef6:	185b      	adds	r3, r3, r1
 8006ef8:	212b      	movs	r1, #43	; 0x2b
 8006efa:	7019      	strb	r1, [r3, #0]
 8006efc:	7833      	ldrb	r3, [r6, #0]
 8006efe:	2b2a      	cmp	r3, #42	; 0x2a
 8006f00:	d016      	beq.n	8006f30 <_svfiprintf_r+0xf8>
 8006f02:	0035      	movs	r5, r6
 8006f04:	2100      	movs	r1, #0
 8006f06:	200a      	movs	r0, #10
 8006f08:	68e3      	ldr	r3, [r4, #12]
 8006f0a:	782a      	ldrb	r2, [r5, #0]
 8006f0c:	1c6e      	adds	r6, r5, #1
 8006f0e:	3a30      	subs	r2, #48	; 0x30
 8006f10:	2a09      	cmp	r2, #9
 8006f12:	d94e      	bls.n	8006fb2 <_svfiprintf_r+0x17a>
 8006f14:	2900      	cmp	r1, #0
 8006f16:	d111      	bne.n	8006f3c <_svfiprintf_r+0x104>
 8006f18:	e017      	b.n	8006f4a <_svfiprintf_r+0x112>
 8006f1a:	3501      	adds	r5, #1
 8006f1c:	e7b0      	b.n	8006e80 <_svfiprintf_r+0x48>
 8006f1e:	4b41      	ldr	r3, [pc, #260]	; (8007024 <_svfiprintf_r+0x1ec>)
 8006f20:	6822      	ldr	r2, [r4, #0]
 8006f22:	1ac0      	subs	r0, r0, r3
 8006f24:	2301      	movs	r3, #1
 8006f26:	4083      	lsls	r3, r0
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	002e      	movs	r6, r5
 8006f2c:	6023      	str	r3, [r4, #0]
 8006f2e:	e7ce      	b.n	8006ece <_svfiprintf_r+0x96>
 8006f30:	9b07      	ldr	r3, [sp, #28]
 8006f32:	1d19      	adds	r1, r3, #4
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	9107      	str	r1, [sp, #28]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	db01      	blt.n	8006f40 <_svfiprintf_r+0x108>
 8006f3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f3e:	e004      	b.n	8006f4a <_svfiprintf_r+0x112>
 8006f40:	425b      	negs	r3, r3
 8006f42:	60e3      	str	r3, [r4, #12]
 8006f44:	2302      	movs	r3, #2
 8006f46:	4313      	orrs	r3, r2
 8006f48:	6023      	str	r3, [r4, #0]
 8006f4a:	782b      	ldrb	r3, [r5, #0]
 8006f4c:	2b2e      	cmp	r3, #46	; 0x2e
 8006f4e:	d10a      	bne.n	8006f66 <_svfiprintf_r+0x12e>
 8006f50:	786b      	ldrb	r3, [r5, #1]
 8006f52:	2b2a      	cmp	r3, #42	; 0x2a
 8006f54:	d135      	bne.n	8006fc2 <_svfiprintf_r+0x18a>
 8006f56:	9b07      	ldr	r3, [sp, #28]
 8006f58:	3502      	adds	r5, #2
 8006f5a:	1d1a      	adds	r2, r3, #4
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	9207      	str	r2, [sp, #28]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	db2b      	blt.n	8006fbc <_svfiprintf_r+0x184>
 8006f64:	9309      	str	r3, [sp, #36]	; 0x24
 8006f66:	4e30      	ldr	r6, [pc, #192]	; (8007028 <_svfiprintf_r+0x1f0>)
 8006f68:	2203      	movs	r2, #3
 8006f6a:	0030      	movs	r0, r6
 8006f6c:	7829      	ldrb	r1, [r5, #0]
 8006f6e:	f000 f9e5 	bl	800733c <memchr>
 8006f72:	2800      	cmp	r0, #0
 8006f74:	d006      	beq.n	8006f84 <_svfiprintf_r+0x14c>
 8006f76:	2340      	movs	r3, #64	; 0x40
 8006f78:	1b80      	subs	r0, r0, r6
 8006f7a:	4083      	lsls	r3, r0
 8006f7c:	6822      	ldr	r2, [r4, #0]
 8006f7e:	3501      	adds	r5, #1
 8006f80:	4313      	orrs	r3, r2
 8006f82:	6023      	str	r3, [r4, #0]
 8006f84:	7829      	ldrb	r1, [r5, #0]
 8006f86:	2206      	movs	r2, #6
 8006f88:	4828      	ldr	r0, [pc, #160]	; (800702c <_svfiprintf_r+0x1f4>)
 8006f8a:	1c6e      	adds	r6, r5, #1
 8006f8c:	7621      	strb	r1, [r4, #24]
 8006f8e:	f000 f9d5 	bl	800733c <memchr>
 8006f92:	2800      	cmp	r0, #0
 8006f94:	d03c      	beq.n	8007010 <_svfiprintf_r+0x1d8>
 8006f96:	4b26      	ldr	r3, [pc, #152]	; (8007030 <_svfiprintf_r+0x1f8>)
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d125      	bne.n	8006fe8 <_svfiprintf_r+0x1b0>
 8006f9c:	2207      	movs	r2, #7
 8006f9e:	9b07      	ldr	r3, [sp, #28]
 8006fa0:	3307      	adds	r3, #7
 8006fa2:	4393      	bics	r3, r2
 8006fa4:	3308      	adds	r3, #8
 8006fa6:	9307      	str	r3, [sp, #28]
 8006fa8:	6963      	ldr	r3, [r4, #20]
 8006faa:	9a04      	ldr	r2, [sp, #16]
 8006fac:	189b      	adds	r3, r3, r2
 8006fae:	6163      	str	r3, [r4, #20]
 8006fb0:	e765      	b.n	8006e7e <_svfiprintf_r+0x46>
 8006fb2:	4343      	muls	r3, r0
 8006fb4:	0035      	movs	r5, r6
 8006fb6:	2101      	movs	r1, #1
 8006fb8:	189b      	adds	r3, r3, r2
 8006fba:	e7a6      	b.n	8006f0a <_svfiprintf_r+0xd2>
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	425b      	negs	r3, r3
 8006fc0:	e7d0      	b.n	8006f64 <_svfiprintf_r+0x12c>
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	200a      	movs	r0, #10
 8006fc6:	001a      	movs	r2, r3
 8006fc8:	3501      	adds	r5, #1
 8006fca:	6063      	str	r3, [r4, #4]
 8006fcc:	7829      	ldrb	r1, [r5, #0]
 8006fce:	1c6e      	adds	r6, r5, #1
 8006fd0:	3930      	subs	r1, #48	; 0x30
 8006fd2:	2909      	cmp	r1, #9
 8006fd4:	d903      	bls.n	8006fde <_svfiprintf_r+0x1a6>
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d0c5      	beq.n	8006f66 <_svfiprintf_r+0x12e>
 8006fda:	9209      	str	r2, [sp, #36]	; 0x24
 8006fdc:	e7c3      	b.n	8006f66 <_svfiprintf_r+0x12e>
 8006fde:	4342      	muls	r2, r0
 8006fe0:	0035      	movs	r5, r6
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	1852      	adds	r2, r2, r1
 8006fe6:	e7f1      	b.n	8006fcc <_svfiprintf_r+0x194>
 8006fe8:	ab07      	add	r3, sp, #28
 8006fea:	9300      	str	r3, [sp, #0]
 8006fec:	003a      	movs	r2, r7
 8006fee:	0021      	movs	r1, r4
 8006ff0:	4b10      	ldr	r3, [pc, #64]	; (8007034 <_svfiprintf_r+0x1fc>)
 8006ff2:	9803      	ldr	r0, [sp, #12]
 8006ff4:	e000      	b.n	8006ff8 <_svfiprintf_r+0x1c0>
 8006ff6:	bf00      	nop
 8006ff8:	9004      	str	r0, [sp, #16]
 8006ffa:	9b04      	ldr	r3, [sp, #16]
 8006ffc:	3301      	adds	r3, #1
 8006ffe:	d1d3      	bne.n	8006fa8 <_svfiprintf_r+0x170>
 8007000:	89bb      	ldrh	r3, [r7, #12]
 8007002:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007004:	065b      	lsls	r3, r3, #25
 8007006:	d400      	bmi.n	800700a <_svfiprintf_r+0x1d2>
 8007008:	e72d      	b.n	8006e66 <_svfiprintf_r+0x2e>
 800700a:	2001      	movs	r0, #1
 800700c:	4240      	negs	r0, r0
 800700e:	e72a      	b.n	8006e66 <_svfiprintf_r+0x2e>
 8007010:	ab07      	add	r3, sp, #28
 8007012:	9300      	str	r3, [sp, #0]
 8007014:	003a      	movs	r2, r7
 8007016:	0021      	movs	r1, r4
 8007018:	4b06      	ldr	r3, [pc, #24]	; (8007034 <_svfiprintf_r+0x1fc>)
 800701a:	9803      	ldr	r0, [sp, #12]
 800701c:	f000 f87c 	bl	8007118 <_printf_i>
 8007020:	e7ea      	b.n	8006ff8 <_svfiprintf_r+0x1c0>
 8007022:	46c0      	nop			; (mov r8, r8)
 8007024:	08007a14 	.word	0x08007a14
 8007028:	08007a1a 	.word	0x08007a1a
 800702c:	08007a1e 	.word	0x08007a1e
 8007030:	00000000 	.word	0x00000000
 8007034:	08006d75 	.word	0x08006d75

08007038 <_printf_common>:
 8007038:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800703a:	0015      	movs	r5, r2
 800703c:	9301      	str	r3, [sp, #4]
 800703e:	688a      	ldr	r2, [r1, #8]
 8007040:	690b      	ldr	r3, [r1, #16]
 8007042:	000c      	movs	r4, r1
 8007044:	9000      	str	r0, [sp, #0]
 8007046:	4293      	cmp	r3, r2
 8007048:	da00      	bge.n	800704c <_printf_common+0x14>
 800704a:	0013      	movs	r3, r2
 800704c:	0022      	movs	r2, r4
 800704e:	602b      	str	r3, [r5, #0]
 8007050:	3243      	adds	r2, #67	; 0x43
 8007052:	7812      	ldrb	r2, [r2, #0]
 8007054:	2a00      	cmp	r2, #0
 8007056:	d001      	beq.n	800705c <_printf_common+0x24>
 8007058:	3301      	adds	r3, #1
 800705a:	602b      	str	r3, [r5, #0]
 800705c:	6823      	ldr	r3, [r4, #0]
 800705e:	069b      	lsls	r3, r3, #26
 8007060:	d502      	bpl.n	8007068 <_printf_common+0x30>
 8007062:	682b      	ldr	r3, [r5, #0]
 8007064:	3302      	adds	r3, #2
 8007066:	602b      	str	r3, [r5, #0]
 8007068:	6822      	ldr	r2, [r4, #0]
 800706a:	2306      	movs	r3, #6
 800706c:	0017      	movs	r7, r2
 800706e:	401f      	ands	r7, r3
 8007070:	421a      	tst	r2, r3
 8007072:	d027      	beq.n	80070c4 <_printf_common+0x8c>
 8007074:	0023      	movs	r3, r4
 8007076:	3343      	adds	r3, #67	; 0x43
 8007078:	781b      	ldrb	r3, [r3, #0]
 800707a:	1e5a      	subs	r2, r3, #1
 800707c:	4193      	sbcs	r3, r2
 800707e:	6822      	ldr	r2, [r4, #0]
 8007080:	0692      	lsls	r2, r2, #26
 8007082:	d430      	bmi.n	80070e6 <_printf_common+0xae>
 8007084:	0022      	movs	r2, r4
 8007086:	9901      	ldr	r1, [sp, #4]
 8007088:	9800      	ldr	r0, [sp, #0]
 800708a:	9e08      	ldr	r6, [sp, #32]
 800708c:	3243      	adds	r2, #67	; 0x43
 800708e:	47b0      	blx	r6
 8007090:	1c43      	adds	r3, r0, #1
 8007092:	d025      	beq.n	80070e0 <_printf_common+0xa8>
 8007094:	2306      	movs	r3, #6
 8007096:	6820      	ldr	r0, [r4, #0]
 8007098:	682a      	ldr	r2, [r5, #0]
 800709a:	68e1      	ldr	r1, [r4, #12]
 800709c:	2500      	movs	r5, #0
 800709e:	4003      	ands	r3, r0
 80070a0:	2b04      	cmp	r3, #4
 80070a2:	d103      	bne.n	80070ac <_printf_common+0x74>
 80070a4:	1a8d      	subs	r5, r1, r2
 80070a6:	43eb      	mvns	r3, r5
 80070a8:	17db      	asrs	r3, r3, #31
 80070aa:	401d      	ands	r5, r3
 80070ac:	68a3      	ldr	r3, [r4, #8]
 80070ae:	6922      	ldr	r2, [r4, #16]
 80070b0:	4293      	cmp	r3, r2
 80070b2:	dd01      	ble.n	80070b8 <_printf_common+0x80>
 80070b4:	1a9b      	subs	r3, r3, r2
 80070b6:	18ed      	adds	r5, r5, r3
 80070b8:	2700      	movs	r7, #0
 80070ba:	42bd      	cmp	r5, r7
 80070bc:	d120      	bne.n	8007100 <_printf_common+0xc8>
 80070be:	2000      	movs	r0, #0
 80070c0:	e010      	b.n	80070e4 <_printf_common+0xac>
 80070c2:	3701      	adds	r7, #1
 80070c4:	68e3      	ldr	r3, [r4, #12]
 80070c6:	682a      	ldr	r2, [r5, #0]
 80070c8:	1a9b      	subs	r3, r3, r2
 80070ca:	42bb      	cmp	r3, r7
 80070cc:	ddd2      	ble.n	8007074 <_printf_common+0x3c>
 80070ce:	0022      	movs	r2, r4
 80070d0:	2301      	movs	r3, #1
 80070d2:	9901      	ldr	r1, [sp, #4]
 80070d4:	9800      	ldr	r0, [sp, #0]
 80070d6:	9e08      	ldr	r6, [sp, #32]
 80070d8:	3219      	adds	r2, #25
 80070da:	47b0      	blx	r6
 80070dc:	1c43      	adds	r3, r0, #1
 80070de:	d1f0      	bne.n	80070c2 <_printf_common+0x8a>
 80070e0:	2001      	movs	r0, #1
 80070e2:	4240      	negs	r0, r0
 80070e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80070e6:	2030      	movs	r0, #48	; 0x30
 80070e8:	18e1      	adds	r1, r4, r3
 80070ea:	3143      	adds	r1, #67	; 0x43
 80070ec:	7008      	strb	r0, [r1, #0]
 80070ee:	0021      	movs	r1, r4
 80070f0:	1c5a      	adds	r2, r3, #1
 80070f2:	3145      	adds	r1, #69	; 0x45
 80070f4:	7809      	ldrb	r1, [r1, #0]
 80070f6:	18a2      	adds	r2, r4, r2
 80070f8:	3243      	adds	r2, #67	; 0x43
 80070fa:	3302      	adds	r3, #2
 80070fc:	7011      	strb	r1, [r2, #0]
 80070fe:	e7c1      	b.n	8007084 <_printf_common+0x4c>
 8007100:	0022      	movs	r2, r4
 8007102:	2301      	movs	r3, #1
 8007104:	9901      	ldr	r1, [sp, #4]
 8007106:	9800      	ldr	r0, [sp, #0]
 8007108:	9e08      	ldr	r6, [sp, #32]
 800710a:	321a      	adds	r2, #26
 800710c:	47b0      	blx	r6
 800710e:	1c43      	adds	r3, r0, #1
 8007110:	d0e6      	beq.n	80070e0 <_printf_common+0xa8>
 8007112:	3701      	adds	r7, #1
 8007114:	e7d1      	b.n	80070ba <_printf_common+0x82>
	...

08007118 <_printf_i>:
 8007118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800711a:	b08b      	sub	sp, #44	; 0x2c
 800711c:	9206      	str	r2, [sp, #24]
 800711e:	000a      	movs	r2, r1
 8007120:	3243      	adds	r2, #67	; 0x43
 8007122:	9307      	str	r3, [sp, #28]
 8007124:	9005      	str	r0, [sp, #20]
 8007126:	9204      	str	r2, [sp, #16]
 8007128:	7e0a      	ldrb	r2, [r1, #24]
 800712a:	000c      	movs	r4, r1
 800712c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800712e:	2a78      	cmp	r2, #120	; 0x78
 8007130:	d807      	bhi.n	8007142 <_printf_i+0x2a>
 8007132:	2a62      	cmp	r2, #98	; 0x62
 8007134:	d809      	bhi.n	800714a <_printf_i+0x32>
 8007136:	2a00      	cmp	r2, #0
 8007138:	d100      	bne.n	800713c <_printf_i+0x24>
 800713a:	e0c1      	b.n	80072c0 <_printf_i+0x1a8>
 800713c:	2a58      	cmp	r2, #88	; 0x58
 800713e:	d100      	bne.n	8007142 <_printf_i+0x2a>
 8007140:	e08c      	b.n	800725c <_printf_i+0x144>
 8007142:	0026      	movs	r6, r4
 8007144:	3642      	adds	r6, #66	; 0x42
 8007146:	7032      	strb	r2, [r6, #0]
 8007148:	e022      	b.n	8007190 <_printf_i+0x78>
 800714a:	0010      	movs	r0, r2
 800714c:	3863      	subs	r0, #99	; 0x63
 800714e:	2815      	cmp	r0, #21
 8007150:	d8f7      	bhi.n	8007142 <_printf_i+0x2a>
 8007152:	f7f8 ffdf 	bl	8000114 <__gnu_thumb1_case_shi>
 8007156:	0016      	.short	0x0016
 8007158:	fff6001f 	.word	0xfff6001f
 800715c:	fff6fff6 	.word	0xfff6fff6
 8007160:	001ffff6 	.word	0x001ffff6
 8007164:	fff6fff6 	.word	0xfff6fff6
 8007168:	fff6fff6 	.word	0xfff6fff6
 800716c:	003600a8 	.word	0x003600a8
 8007170:	fff6009a 	.word	0xfff6009a
 8007174:	00b9fff6 	.word	0x00b9fff6
 8007178:	0036fff6 	.word	0x0036fff6
 800717c:	fff6fff6 	.word	0xfff6fff6
 8007180:	009e      	.short	0x009e
 8007182:	0026      	movs	r6, r4
 8007184:	681a      	ldr	r2, [r3, #0]
 8007186:	3642      	adds	r6, #66	; 0x42
 8007188:	1d11      	adds	r1, r2, #4
 800718a:	6019      	str	r1, [r3, #0]
 800718c:	6813      	ldr	r3, [r2, #0]
 800718e:	7033      	strb	r3, [r6, #0]
 8007190:	2301      	movs	r3, #1
 8007192:	e0a7      	b.n	80072e4 <_printf_i+0x1cc>
 8007194:	6808      	ldr	r0, [r1, #0]
 8007196:	6819      	ldr	r1, [r3, #0]
 8007198:	1d0a      	adds	r2, r1, #4
 800719a:	0605      	lsls	r5, r0, #24
 800719c:	d50b      	bpl.n	80071b6 <_printf_i+0x9e>
 800719e:	680d      	ldr	r5, [r1, #0]
 80071a0:	601a      	str	r2, [r3, #0]
 80071a2:	2d00      	cmp	r5, #0
 80071a4:	da03      	bge.n	80071ae <_printf_i+0x96>
 80071a6:	232d      	movs	r3, #45	; 0x2d
 80071a8:	9a04      	ldr	r2, [sp, #16]
 80071aa:	426d      	negs	r5, r5
 80071ac:	7013      	strb	r3, [r2, #0]
 80071ae:	4b61      	ldr	r3, [pc, #388]	; (8007334 <_printf_i+0x21c>)
 80071b0:	270a      	movs	r7, #10
 80071b2:	9303      	str	r3, [sp, #12]
 80071b4:	e01b      	b.n	80071ee <_printf_i+0xd6>
 80071b6:	680d      	ldr	r5, [r1, #0]
 80071b8:	601a      	str	r2, [r3, #0]
 80071ba:	0641      	lsls	r1, r0, #25
 80071bc:	d5f1      	bpl.n	80071a2 <_printf_i+0x8a>
 80071be:	b22d      	sxth	r5, r5
 80071c0:	e7ef      	b.n	80071a2 <_printf_i+0x8a>
 80071c2:	680d      	ldr	r5, [r1, #0]
 80071c4:	6819      	ldr	r1, [r3, #0]
 80071c6:	1d08      	adds	r0, r1, #4
 80071c8:	6018      	str	r0, [r3, #0]
 80071ca:	062e      	lsls	r6, r5, #24
 80071cc:	d501      	bpl.n	80071d2 <_printf_i+0xba>
 80071ce:	680d      	ldr	r5, [r1, #0]
 80071d0:	e003      	b.n	80071da <_printf_i+0xc2>
 80071d2:	066d      	lsls	r5, r5, #25
 80071d4:	d5fb      	bpl.n	80071ce <_printf_i+0xb6>
 80071d6:	680d      	ldr	r5, [r1, #0]
 80071d8:	b2ad      	uxth	r5, r5
 80071da:	4b56      	ldr	r3, [pc, #344]	; (8007334 <_printf_i+0x21c>)
 80071dc:	2708      	movs	r7, #8
 80071de:	9303      	str	r3, [sp, #12]
 80071e0:	2a6f      	cmp	r2, #111	; 0x6f
 80071e2:	d000      	beq.n	80071e6 <_printf_i+0xce>
 80071e4:	3702      	adds	r7, #2
 80071e6:	0023      	movs	r3, r4
 80071e8:	2200      	movs	r2, #0
 80071ea:	3343      	adds	r3, #67	; 0x43
 80071ec:	701a      	strb	r2, [r3, #0]
 80071ee:	6863      	ldr	r3, [r4, #4]
 80071f0:	60a3      	str	r3, [r4, #8]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	db03      	blt.n	80071fe <_printf_i+0xe6>
 80071f6:	2204      	movs	r2, #4
 80071f8:	6821      	ldr	r1, [r4, #0]
 80071fa:	4391      	bics	r1, r2
 80071fc:	6021      	str	r1, [r4, #0]
 80071fe:	2d00      	cmp	r5, #0
 8007200:	d102      	bne.n	8007208 <_printf_i+0xf0>
 8007202:	9e04      	ldr	r6, [sp, #16]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d00c      	beq.n	8007222 <_printf_i+0x10a>
 8007208:	9e04      	ldr	r6, [sp, #16]
 800720a:	0028      	movs	r0, r5
 800720c:	0039      	movs	r1, r7
 800720e:	f7f9 f811 	bl	8000234 <__aeabi_uidivmod>
 8007212:	9b03      	ldr	r3, [sp, #12]
 8007214:	3e01      	subs	r6, #1
 8007216:	5c5b      	ldrb	r3, [r3, r1]
 8007218:	7033      	strb	r3, [r6, #0]
 800721a:	002b      	movs	r3, r5
 800721c:	0005      	movs	r5, r0
 800721e:	429f      	cmp	r7, r3
 8007220:	d9f3      	bls.n	800720a <_printf_i+0xf2>
 8007222:	2f08      	cmp	r7, #8
 8007224:	d109      	bne.n	800723a <_printf_i+0x122>
 8007226:	6823      	ldr	r3, [r4, #0]
 8007228:	07db      	lsls	r3, r3, #31
 800722a:	d506      	bpl.n	800723a <_printf_i+0x122>
 800722c:	6863      	ldr	r3, [r4, #4]
 800722e:	6922      	ldr	r2, [r4, #16]
 8007230:	4293      	cmp	r3, r2
 8007232:	dc02      	bgt.n	800723a <_printf_i+0x122>
 8007234:	2330      	movs	r3, #48	; 0x30
 8007236:	3e01      	subs	r6, #1
 8007238:	7033      	strb	r3, [r6, #0]
 800723a:	9b04      	ldr	r3, [sp, #16]
 800723c:	1b9b      	subs	r3, r3, r6
 800723e:	6123      	str	r3, [r4, #16]
 8007240:	9b07      	ldr	r3, [sp, #28]
 8007242:	0021      	movs	r1, r4
 8007244:	9300      	str	r3, [sp, #0]
 8007246:	9805      	ldr	r0, [sp, #20]
 8007248:	9b06      	ldr	r3, [sp, #24]
 800724a:	aa09      	add	r2, sp, #36	; 0x24
 800724c:	f7ff fef4 	bl	8007038 <_printf_common>
 8007250:	1c43      	adds	r3, r0, #1
 8007252:	d14c      	bne.n	80072ee <_printf_i+0x1d6>
 8007254:	2001      	movs	r0, #1
 8007256:	4240      	negs	r0, r0
 8007258:	b00b      	add	sp, #44	; 0x2c
 800725a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800725c:	3145      	adds	r1, #69	; 0x45
 800725e:	700a      	strb	r2, [r1, #0]
 8007260:	4a34      	ldr	r2, [pc, #208]	; (8007334 <_printf_i+0x21c>)
 8007262:	9203      	str	r2, [sp, #12]
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	6821      	ldr	r1, [r4, #0]
 8007268:	ca20      	ldmia	r2!, {r5}
 800726a:	601a      	str	r2, [r3, #0]
 800726c:	0608      	lsls	r0, r1, #24
 800726e:	d516      	bpl.n	800729e <_printf_i+0x186>
 8007270:	07cb      	lsls	r3, r1, #31
 8007272:	d502      	bpl.n	800727a <_printf_i+0x162>
 8007274:	2320      	movs	r3, #32
 8007276:	4319      	orrs	r1, r3
 8007278:	6021      	str	r1, [r4, #0]
 800727a:	2710      	movs	r7, #16
 800727c:	2d00      	cmp	r5, #0
 800727e:	d1b2      	bne.n	80071e6 <_printf_i+0xce>
 8007280:	2320      	movs	r3, #32
 8007282:	6822      	ldr	r2, [r4, #0]
 8007284:	439a      	bics	r2, r3
 8007286:	6022      	str	r2, [r4, #0]
 8007288:	e7ad      	b.n	80071e6 <_printf_i+0xce>
 800728a:	2220      	movs	r2, #32
 800728c:	6809      	ldr	r1, [r1, #0]
 800728e:	430a      	orrs	r2, r1
 8007290:	6022      	str	r2, [r4, #0]
 8007292:	0022      	movs	r2, r4
 8007294:	2178      	movs	r1, #120	; 0x78
 8007296:	3245      	adds	r2, #69	; 0x45
 8007298:	7011      	strb	r1, [r2, #0]
 800729a:	4a27      	ldr	r2, [pc, #156]	; (8007338 <_printf_i+0x220>)
 800729c:	e7e1      	b.n	8007262 <_printf_i+0x14a>
 800729e:	0648      	lsls	r0, r1, #25
 80072a0:	d5e6      	bpl.n	8007270 <_printf_i+0x158>
 80072a2:	b2ad      	uxth	r5, r5
 80072a4:	e7e4      	b.n	8007270 <_printf_i+0x158>
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	680d      	ldr	r5, [r1, #0]
 80072aa:	1d10      	adds	r0, r2, #4
 80072ac:	6949      	ldr	r1, [r1, #20]
 80072ae:	6018      	str	r0, [r3, #0]
 80072b0:	6813      	ldr	r3, [r2, #0]
 80072b2:	062e      	lsls	r6, r5, #24
 80072b4:	d501      	bpl.n	80072ba <_printf_i+0x1a2>
 80072b6:	6019      	str	r1, [r3, #0]
 80072b8:	e002      	b.n	80072c0 <_printf_i+0x1a8>
 80072ba:	066d      	lsls	r5, r5, #25
 80072bc:	d5fb      	bpl.n	80072b6 <_printf_i+0x19e>
 80072be:	8019      	strh	r1, [r3, #0]
 80072c0:	2300      	movs	r3, #0
 80072c2:	9e04      	ldr	r6, [sp, #16]
 80072c4:	6123      	str	r3, [r4, #16]
 80072c6:	e7bb      	b.n	8007240 <_printf_i+0x128>
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	1d11      	adds	r1, r2, #4
 80072cc:	6019      	str	r1, [r3, #0]
 80072ce:	6816      	ldr	r6, [r2, #0]
 80072d0:	2100      	movs	r1, #0
 80072d2:	0030      	movs	r0, r6
 80072d4:	6862      	ldr	r2, [r4, #4]
 80072d6:	f000 f831 	bl	800733c <memchr>
 80072da:	2800      	cmp	r0, #0
 80072dc:	d001      	beq.n	80072e2 <_printf_i+0x1ca>
 80072de:	1b80      	subs	r0, r0, r6
 80072e0:	6060      	str	r0, [r4, #4]
 80072e2:	6863      	ldr	r3, [r4, #4]
 80072e4:	6123      	str	r3, [r4, #16]
 80072e6:	2300      	movs	r3, #0
 80072e8:	9a04      	ldr	r2, [sp, #16]
 80072ea:	7013      	strb	r3, [r2, #0]
 80072ec:	e7a8      	b.n	8007240 <_printf_i+0x128>
 80072ee:	6923      	ldr	r3, [r4, #16]
 80072f0:	0032      	movs	r2, r6
 80072f2:	9906      	ldr	r1, [sp, #24]
 80072f4:	9805      	ldr	r0, [sp, #20]
 80072f6:	9d07      	ldr	r5, [sp, #28]
 80072f8:	47a8      	blx	r5
 80072fa:	1c43      	adds	r3, r0, #1
 80072fc:	d0aa      	beq.n	8007254 <_printf_i+0x13c>
 80072fe:	6823      	ldr	r3, [r4, #0]
 8007300:	079b      	lsls	r3, r3, #30
 8007302:	d415      	bmi.n	8007330 <_printf_i+0x218>
 8007304:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007306:	68e0      	ldr	r0, [r4, #12]
 8007308:	4298      	cmp	r0, r3
 800730a:	daa5      	bge.n	8007258 <_printf_i+0x140>
 800730c:	0018      	movs	r0, r3
 800730e:	e7a3      	b.n	8007258 <_printf_i+0x140>
 8007310:	0022      	movs	r2, r4
 8007312:	2301      	movs	r3, #1
 8007314:	9906      	ldr	r1, [sp, #24]
 8007316:	9805      	ldr	r0, [sp, #20]
 8007318:	9e07      	ldr	r6, [sp, #28]
 800731a:	3219      	adds	r2, #25
 800731c:	47b0      	blx	r6
 800731e:	1c43      	adds	r3, r0, #1
 8007320:	d098      	beq.n	8007254 <_printf_i+0x13c>
 8007322:	3501      	adds	r5, #1
 8007324:	68e3      	ldr	r3, [r4, #12]
 8007326:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007328:	1a9b      	subs	r3, r3, r2
 800732a:	42ab      	cmp	r3, r5
 800732c:	dcf0      	bgt.n	8007310 <_printf_i+0x1f8>
 800732e:	e7e9      	b.n	8007304 <_printf_i+0x1ec>
 8007330:	2500      	movs	r5, #0
 8007332:	e7f7      	b.n	8007324 <_printf_i+0x20c>
 8007334:	08007a25 	.word	0x08007a25
 8007338:	08007a36 	.word	0x08007a36

0800733c <memchr>:
 800733c:	b2c9      	uxtb	r1, r1
 800733e:	1882      	adds	r2, r0, r2
 8007340:	4290      	cmp	r0, r2
 8007342:	d101      	bne.n	8007348 <memchr+0xc>
 8007344:	2000      	movs	r0, #0
 8007346:	4770      	bx	lr
 8007348:	7803      	ldrb	r3, [r0, #0]
 800734a:	428b      	cmp	r3, r1
 800734c:	d0fb      	beq.n	8007346 <memchr+0xa>
 800734e:	3001      	adds	r0, #1
 8007350:	e7f6      	b.n	8007340 <memchr+0x4>

08007352 <memcpy>:
 8007352:	2300      	movs	r3, #0
 8007354:	b510      	push	{r4, lr}
 8007356:	429a      	cmp	r2, r3
 8007358:	d100      	bne.n	800735c <memcpy+0xa>
 800735a:	bd10      	pop	{r4, pc}
 800735c:	5ccc      	ldrb	r4, [r1, r3]
 800735e:	54c4      	strb	r4, [r0, r3]
 8007360:	3301      	adds	r3, #1
 8007362:	e7f8      	b.n	8007356 <memcpy+0x4>

08007364 <memmove>:
 8007364:	b510      	push	{r4, lr}
 8007366:	4288      	cmp	r0, r1
 8007368:	d902      	bls.n	8007370 <memmove+0xc>
 800736a:	188b      	adds	r3, r1, r2
 800736c:	4298      	cmp	r0, r3
 800736e:	d303      	bcc.n	8007378 <memmove+0x14>
 8007370:	2300      	movs	r3, #0
 8007372:	e007      	b.n	8007384 <memmove+0x20>
 8007374:	5c8b      	ldrb	r3, [r1, r2]
 8007376:	5483      	strb	r3, [r0, r2]
 8007378:	3a01      	subs	r2, #1
 800737a:	d2fb      	bcs.n	8007374 <memmove+0x10>
 800737c:	bd10      	pop	{r4, pc}
 800737e:	5ccc      	ldrb	r4, [r1, r3]
 8007380:	54c4      	strb	r4, [r0, r3]
 8007382:	3301      	adds	r3, #1
 8007384:	429a      	cmp	r2, r3
 8007386:	d1fa      	bne.n	800737e <memmove+0x1a>
 8007388:	e7f8      	b.n	800737c <memmove+0x18>
	...

0800738c <_free_r>:
 800738c:	b570      	push	{r4, r5, r6, lr}
 800738e:	0005      	movs	r5, r0
 8007390:	2900      	cmp	r1, #0
 8007392:	d010      	beq.n	80073b6 <_free_r+0x2a>
 8007394:	1f0c      	subs	r4, r1, #4
 8007396:	6823      	ldr	r3, [r4, #0]
 8007398:	2b00      	cmp	r3, #0
 800739a:	da00      	bge.n	800739e <_free_r+0x12>
 800739c:	18e4      	adds	r4, r4, r3
 800739e:	0028      	movs	r0, r5
 80073a0:	f000 f918 	bl	80075d4 <__malloc_lock>
 80073a4:	4a1d      	ldr	r2, [pc, #116]	; (800741c <_free_r+0x90>)
 80073a6:	6813      	ldr	r3, [r2, #0]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d105      	bne.n	80073b8 <_free_r+0x2c>
 80073ac:	6063      	str	r3, [r4, #4]
 80073ae:	6014      	str	r4, [r2, #0]
 80073b0:	0028      	movs	r0, r5
 80073b2:	f000 f917 	bl	80075e4 <__malloc_unlock>
 80073b6:	bd70      	pop	{r4, r5, r6, pc}
 80073b8:	42a3      	cmp	r3, r4
 80073ba:	d908      	bls.n	80073ce <_free_r+0x42>
 80073bc:	6821      	ldr	r1, [r4, #0]
 80073be:	1860      	adds	r0, r4, r1
 80073c0:	4283      	cmp	r3, r0
 80073c2:	d1f3      	bne.n	80073ac <_free_r+0x20>
 80073c4:	6818      	ldr	r0, [r3, #0]
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	1841      	adds	r1, r0, r1
 80073ca:	6021      	str	r1, [r4, #0]
 80073cc:	e7ee      	b.n	80073ac <_free_r+0x20>
 80073ce:	001a      	movs	r2, r3
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d001      	beq.n	80073da <_free_r+0x4e>
 80073d6:	42a3      	cmp	r3, r4
 80073d8:	d9f9      	bls.n	80073ce <_free_r+0x42>
 80073da:	6811      	ldr	r1, [r2, #0]
 80073dc:	1850      	adds	r0, r2, r1
 80073de:	42a0      	cmp	r0, r4
 80073e0:	d10b      	bne.n	80073fa <_free_r+0x6e>
 80073e2:	6820      	ldr	r0, [r4, #0]
 80073e4:	1809      	adds	r1, r1, r0
 80073e6:	1850      	adds	r0, r2, r1
 80073e8:	6011      	str	r1, [r2, #0]
 80073ea:	4283      	cmp	r3, r0
 80073ec:	d1e0      	bne.n	80073b0 <_free_r+0x24>
 80073ee:	6818      	ldr	r0, [r3, #0]
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	1841      	adds	r1, r0, r1
 80073f4:	6011      	str	r1, [r2, #0]
 80073f6:	6053      	str	r3, [r2, #4]
 80073f8:	e7da      	b.n	80073b0 <_free_r+0x24>
 80073fa:	42a0      	cmp	r0, r4
 80073fc:	d902      	bls.n	8007404 <_free_r+0x78>
 80073fe:	230c      	movs	r3, #12
 8007400:	602b      	str	r3, [r5, #0]
 8007402:	e7d5      	b.n	80073b0 <_free_r+0x24>
 8007404:	6821      	ldr	r1, [r4, #0]
 8007406:	1860      	adds	r0, r4, r1
 8007408:	4283      	cmp	r3, r0
 800740a:	d103      	bne.n	8007414 <_free_r+0x88>
 800740c:	6818      	ldr	r0, [r3, #0]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	1841      	adds	r1, r0, r1
 8007412:	6021      	str	r1, [r4, #0]
 8007414:	6063      	str	r3, [r4, #4]
 8007416:	6054      	str	r4, [r2, #4]
 8007418:	e7ca      	b.n	80073b0 <_free_r+0x24>
 800741a:	46c0      	nop			; (mov r8, r8)
 800741c:	200005f8 	.word	0x200005f8

08007420 <sbrk_aligned>:
 8007420:	b570      	push	{r4, r5, r6, lr}
 8007422:	4e0f      	ldr	r6, [pc, #60]	; (8007460 <sbrk_aligned+0x40>)
 8007424:	000d      	movs	r5, r1
 8007426:	6831      	ldr	r1, [r6, #0]
 8007428:	0004      	movs	r4, r0
 800742a:	2900      	cmp	r1, #0
 800742c:	d102      	bne.n	8007434 <sbrk_aligned+0x14>
 800742e:	f000 f8bf 	bl	80075b0 <_sbrk_r>
 8007432:	6030      	str	r0, [r6, #0]
 8007434:	0029      	movs	r1, r5
 8007436:	0020      	movs	r0, r4
 8007438:	f000 f8ba 	bl	80075b0 <_sbrk_r>
 800743c:	1c43      	adds	r3, r0, #1
 800743e:	d00a      	beq.n	8007456 <sbrk_aligned+0x36>
 8007440:	2303      	movs	r3, #3
 8007442:	1cc5      	adds	r5, r0, #3
 8007444:	439d      	bics	r5, r3
 8007446:	42a8      	cmp	r0, r5
 8007448:	d007      	beq.n	800745a <sbrk_aligned+0x3a>
 800744a:	1a29      	subs	r1, r5, r0
 800744c:	0020      	movs	r0, r4
 800744e:	f000 f8af 	bl	80075b0 <_sbrk_r>
 8007452:	1c43      	adds	r3, r0, #1
 8007454:	d101      	bne.n	800745a <sbrk_aligned+0x3a>
 8007456:	2501      	movs	r5, #1
 8007458:	426d      	negs	r5, r5
 800745a:	0028      	movs	r0, r5
 800745c:	bd70      	pop	{r4, r5, r6, pc}
 800745e:	46c0      	nop			; (mov r8, r8)
 8007460:	200005fc 	.word	0x200005fc

08007464 <_malloc_r>:
 8007464:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007466:	2203      	movs	r2, #3
 8007468:	1ccb      	adds	r3, r1, #3
 800746a:	4393      	bics	r3, r2
 800746c:	3308      	adds	r3, #8
 800746e:	0006      	movs	r6, r0
 8007470:	001f      	movs	r7, r3
 8007472:	2b0c      	cmp	r3, #12
 8007474:	d232      	bcs.n	80074dc <_malloc_r+0x78>
 8007476:	270c      	movs	r7, #12
 8007478:	42b9      	cmp	r1, r7
 800747a:	d831      	bhi.n	80074e0 <_malloc_r+0x7c>
 800747c:	0030      	movs	r0, r6
 800747e:	f000 f8a9 	bl	80075d4 <__malloc_lock>
 8007482:	4d32      	ldr	r5, [pc, #200]	; (800754c <_malloc_r+0xe8>)
 8007484:	682b      	ldr	r3, [r5, #0]
 8007486:	001c      	movs	r4, r3
 8007488:	2c00      	cmp	r4, #0
 800748a:	d12e      	bne.n	80074ea <_malloc_r+0x86>
 800748c:	0039      	movs	r1, r7
 800748e:	0030      	movs	r0, r6
 8007490:	f7ff ffc6 	bl	8007420 <sbrk_aligned>
 8007494:	0004      	movs	r4, r0
 8007496:	1c43      	adds	r3, r0, #1
 8007498:	d11e      	bne.n	80074d8 <_malloc_r+0x74>
 800749a:	682c      	ldr	r4, [r5, #0]
 800749c:	0025      	movs	r5, r4
 800749e:	2d00      	cmp	r5, #0
 80074a0:	d14a      	bne.n	8007538 <_malloc_r+0xd4>
 80074a2:	6823      	ldr	r3, [r4, #0]
 80074a4:	0029      	movs	r1, r5
 80074a6:	18e3      	adds	r3, r4, r3
 80074a8:	0030      	movs	r0, r6
 80074aa:	9301      	str	r3, [sp, #4]
 80074ac:	f000 f880 	bl	80075b0 <_sbrk_r>
 80074b0:	9b01      	ldr	r3, [sp, #4]
 80074b2:	4283      	cmp	r3, r0
 80074b4:	d143      	bne.n	800753e <_malloc_r+0xda>
 80074b6:	6823      	ldr	r3, [r4, #0]
 80074b8:	3703      	adds	r7, #3
 80074ba:	1aff      	subs	r7, r7, r3
 80074bc:	2303      	movs	r3, #3
 80074be:	439f      	bics	r7, r3
 80074c0:	3708      	adds	r7, #8
 80074c2:	2f0c      	cmp	r7, #12
 80074c4:	d200      	bcs.n	80074c8 <_malloc_r+0x64>
 80074c6:	270c      	movs	r7, #12
 80074c8:	0039      	movs	r1, r7
 80074ca:	0030      	movs	r0, r6
 80074cc:	f7ff ffa8 	bl	8007420 <sbrk_aligned>
 80074d0:	1c43      	adds	r3, r0, #1
 80074d2:	d034      	beq.n	800753e <_malloc_r+0xda>
 80074d4:	6823      	ldr	r3, [r4, #0]
 80074d6:	19df      	adds	r7, r3, r7
 80074d8:	6027      	str	r7, [r4, #0]
 80074da:	e013      	b.n	8007504 <_malloc_r+0xa0>
 80074dc:	2b00      	cmp	r3, #0
 80074de:	dacb      	bge.n	8007478 <_malloc_r+0x14>
 80074e0:	230c      	movs	r3, #12
 80074e2:	2500      	movs	r5, #0
 80074e4:	6033      	str	r3, [r6, #0]
 80074e6:	0028      	movs	r0, r5
 80074e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80074ea:	6822      	ldr	r2, [r4, #0]
 80074ec:	1bd1      	subs	r1, r2, r7
 80074ee:	d420      	bmi.n	8007532 <_malloc_r+0xce>
 80074f0:	290b      	cmp	r1, #11
 80074f2:	d917      	bls.n	8007524 <_malloc_r+0xc0>
 80074f4:	19e2      	adds	r2, r4, r7
 80074f6:	6027      	str	r7, [r4, #0]
 80074f8:	42a3      	cmp	r3, r4
 80074fa:	d111      	bne.n	8007520 <_malloc_r+0xbc>
 80074fc:	602a      	str	r2, [r5, #0]
 80074fe:	6863      	ldr	r3, [r4, #4]
 8007500:	6011      	str	r1, [r2, #0]
 8007502:	6053      	str	r3, [r2, #4]
 8007504:	0030      	movs	r0, r6
 8007506:	0025      	movs	r5, r4
 8007508:	f000 f86c 	bl	80075e4 <__malloc_unlock>
 800750c:	2207      	movs	r2, #7
 800750e:	350b      	adds	r5, #11
 8007510:	1d23      	adds	r3, r4, #4
 8007512:	4395      	bics	r5, r2
 8007514:	1aea      	subs	r2, r5, r3
 8007516:	429d      	cmp	r5, r3
 8007518:	d0e5      	beq.n	80074e6 <_malloc_r+0x82>
 800751a:	1b5b      	subs	r3, r3, r5
 800751c:	50a3      	str	r3, [r4, r2]
 800751e:	e7e2      	b.n	80074e6 <_malloc_r+0x82>
 8007520:	605a      	str	r2, [r3, #4]
 8007522:	e7ec      	b.n	80074fe <_malloc_r+0x9a>
 8007524:	6862      	ldr	r2, [r4, #4]
 8007526:	42a3      	cmp	r3, r4
 8007528:	d101      	bne.n	800752e <_malloc_r+0xca>
 800752a:	602a      	str	r2, [r5, #0]
 800752c:	e7ea      	b.n	8007504 <_malloc_r+0xa0>
 800752e:	605a      	str	r2, [r3, #4]
 8007530:	e7e8      	b.n	8007504 <_malloc_r+0xa0>
 8007532:	0023      	movs	r3, r4
 8007534:	6864      	ldr	r4, [r4, #4]
 8007536:	e7a7      	b.n	8007488 <_malloc_r+0x24>
 8007538:	002c      	movs	r4, r5
 800753a:	686d      	ldr	r5, [r5, #4]
 800753c:	e7af      	b.n	800749e <_malloc_r+0x3a>
 800753e:	230c      	movs	r3, #12
 8007540:	0030      	movs	r0, r6
 8007542:	6033      	str	r3, [r6, #0]
 8007544:	f000 f84e 	bl	80075e4 <__malloc_unlock>
 8007548:	e7cd      	b.n	80074e6 <_malloc_r+0x82>
 800754a:	46c0      	nop			; (mov r8, r8)
 800754c:	200005f8 	.word	0x200005f8

08007550 <_realloc_r>:
 8007550:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007552:	0007      	movs	r7, r0
 8007554:	000e      	movs	r6, r1
 8007556:	0014      	movs	r4, r2
 8007558:	2900      	cmp	r1, #0
 800755a:	d105      	bne.n	8007568 <_realloc_r+0x18>
 800755c:	0011      	movs	r1, r2
 800755e:	f7ff ff81 	bl	8007464 <_malloc_r>
 8007562:	0005      	movs	r5, r0
 8007564:	0028      	movs	r0, r5
 8007566:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007568:	2a00      	cmp	r2, #0
 800756a:	d103      	bne.n	8007574 <_realloc_r+0x24>
 800756c:	f7ff ff0e 	bl	800738c <_free_r>
 8007570:	0025      	movs	r5, r4
 8007572:	e7f7      	b.n	8007564 <_realloc_r+0x14>
 8007574:	f000 f83e 	bl	80075f4 <_malloc_usable_size_r>
 8007578:	9001      	str	r0, [sp, #4]
 800757a:	4284      	cmp	r4, r0
 800757c:	d803      	bhi.n	8007586 <_realloc_r+0x36>
 800757e:	0035      	movs	r5, r6
 8007580:	0843      	lsrs	r3, r0, #1
 8007582:	42a3      	cmp	r3, r4
 8007584:	d3ee      	bcc.n	8007564 <_realloc_r+0x14>
 8007586:	0021      	movs	r1, r4
 8007588:	0038      	movs	r0, r7
 800758a:	f7ff ff6b 	bl	8007464 <_malloc_r>
 800758e:	1e05      	subs	r5, r0, #0
 8007590:	d0e8      	beq.n	8007564 <_realloc_r+0x14>
 8007592:	9b01      	ldr	r3, [sp, #4]
 8007594:	0022      	movs	r2, r4
 8007596:	429c      	cmp	r4, r3
 8007598:	d900      	bls.n	800759c <_realloc_r+0x4c>
 800759a:	001a      	movs	r2, r3
 800759c:	0031      	movs	r1, r6
 800759e:	0028      	movs	r0, r5
 80075a0:	f7ff fed7 	bl	8007352 <memcpy>
 80075a4:	0031      	movs	r1, r6
 80075a6:	0038      	movs	r0, r7
 80075a8:	f7ff fef0 	bl	800738c <_free_r>
 80075ac:	e7da      	b.n	8007564 <_realloc_r+0x14>
	...

080075b0 <_sbrk_r>:
 80075b0:	2300      	movs	r3, #0
 80075b2:	b570      	push	{r4, r5, r6, lr}
 80075b4:	4d06      	ldr	r5, [pc, #24]	; (80075d0 <_sbrk_r+0x20>)
 80075b6:	0004      	movs	r4, r0
 80075b8:	0008      	movs	r0, r1
 80075ba:	602b      	str	r3, [r5, #0]
 80075bc:	f7fb fb60 	bl	8002c80 <_sbrk>
 80075c0:	1c43      	adds	r3, r0, #1
 80075c2:	d103      	bne.n	80075cc <_sbrk_r+0x1c>
 80075c4:	682b      	ldr	r3, [r5, #0]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d000      	beq.n	80075cc <_sbrk_r+0x1c>
 80075ca:	6023      	str	r3, [r4, #0]
 80075cc:	bd70      	pop	{r4, r5, r6, pc}
 80075ce:	46c0      	nop			; (mov r8, r8)
 80075d0:	20000600 	.word	0x20000600

080075d4 <__malloc_lock>:
 80075d4:	b510      	push	{r4, lr}
 80075d6:	4802      	ldr	r0, [pc, #8]	; (80075e0 <__malloc_lock+0xc>)
 80075d8:	f000 f814 	bl	8007604 <__retarget_lock_acquire_recursive>
 80075dc:	bd10      	pop	{r4, pc}
 80075de:	46c0      	nop			; (mov r8, r8)
 80075e0:	20000604 	.word	0x20000604

080075e4 <__malloc_unlock>:
 80075e4:	b510      	push	{r4, lr}
 80075e6:	4802      	ldr	r0, [pc, #8]	; (80075f0 <__malloc_unlock+0xc>)
 80075e8:	f000 f80d 	bl	8007606 <__retarget_lock_release_recursive>
 80075ec:	bd10      	pop	{r4, pc}
 80075ee:	46c0      	nop			; (mov r8, r8)
 80075f0:	20000604 	.word	0x20000604

080075f4 <_malloc_usable_size_r>:
 80075f4:	1f0b      	subs	r3, r1, #4
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	1f18      	subs	r0, r3, #4
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	da01      	bge.n	8007602 <_malloc_usable_size_r+0xe>
 80075fe:	580b      	ldr	r3, [r1, r0]
 8007600:	18c0      	adds	r0, r0, r3
 8007602:	4770      	bx	lr

08007604 <__retarget_lock_acquire_recursive>:
 8007604:	4770      	bx	lr

08007606 <__retarget_lock_release_recursive>:
 8007606:	4770      	bx	lr

08007608 <_init>:
 8007608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800760a:	46c0      	nop			; (mov r8, r8)
 800760c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800760e:	bc08      	pop	{r3}
 8007610:	469e      	mov	lr, r3
 8007612:	4770      	bx	lr

08007614 <_fini>:
 8007614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007616:	46c0      	nop			; (mov r8, r8)
 8007618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800761a:	bc08      	pop	{r3}
 800761c:	469e      	mov	lr, r3
 800761e:	4770      	bx	lr
