Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr 23 08:46:02 2024
| Host         : LAPTOP-29JSQ2PH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    60 |
|    Minimum number of control sets                        |    60 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    60 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    50 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             138 |           62 |
| No           | No                    | Yes                    |             711 |          235 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              40 |           22 |
| Yes          | No                    | Yes                    |            1354 |          561 |
| Yes          | Yes                   | No                     |              32 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+
|            Clock Signal           |           Enable Signal           |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+
|  div_BUFG[9]                      |                                   |                             |                1 |              1 |         1.00 |
|  div_BUFG[11]                     |                                   |                             |                1 |              1 |         1.00 |
|  div_BUFG[11]                     |                                   | U1_SCPU/U_RF/AR[0]          |                1 |              1 |         1.00 |
|  div_BUFG[9]                      |                                   | U1_SCPU/U_RF/AR[0]          |                1 |              1 |         1.00 |
|  div_BUFG[6]                      |                                   |                             |                1 |              1 |         1.00 |
|  div_BUFG[6]                      |                                   | U1_SCPU/U_RF/AR[0]          |                1 |              2 |         2.00 |
|  IO_clk_BUFG                      |                                   |                             |                1 |              3 |         3.00 |
|  U6_SSeg7/flash_IBUF_BUFG         |                                   |                             |                2 |              4 |         2.00 |
|  IO_clk_BUFG                      | U9_Counter_x/counter_Ctrl         | U1_SCPU/U_RF/AR[0]          |                2 |              6 |         3.00 |
|  U6_SSeg7/flash_IBUF_BUFG         | U6_SSeg7/seg_sout[7]_i_1_n_0      |                             |                6 |              8 |         1.33 |
|  U3_dm_controller/mem_w_IBUF_BUFG |                                   |                             |               10 |             32 |         3.20 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[9][31]_i_1_n_3    | U1_SCPU/U_RF/AR[0]          |               27 |             32 |         1.19 |
|  n_0_1233_BUFG                    |                                   |                             |               24 |             32 |         1.33 |
|  IO_clk_BUFG                      | U4_MIO_BUS/GPIOe0000000_we_OBUF   | U1_SCPU/U_RF/AR[0]          |               13 |             32 |         2.46 |
|  IO_clk_BUFG                      | U9_Counter_x/counter0_Lock_1      | U1_SCPU/U_RF/AR[0]          |                5 |             32 |         6.40 |
|  IO_clk_BUFG                      | U9_Counter_x/counter1_Lock_2      | U1_SCPU/U_RF/AR[0]          |                8 |             32 |         4.00 |
|  IO_clk_BUFG                      | U9_Counter_x/counter2_Lock_0      | U1_SCPU/U_RF/AR[0]          |                7 |             32 |         4.57 |
|  n_1_1848_BUFG                    |                                   |                             |               11 |             32 |         2.91 |
|  n_2_1815_BUFG                    |                                   |                             |               11 |             32 |         2.91 |
|  div_BUFG[6]                      | U9_Counter_x/counter0[31]         | U1_SCPU/U_RF/AR[0]          |                8 |             32 |         4.00 |
|  Clk_CPU_BUFG                     | U1_SCPU/IF_ID/out[63]_i_1_n_3     | U1_SCPU/U_RF/AR[0]          |                9 |             32 |         3.56 |
|  Clk_CPU_BUFG                     | U1_SCPU/IF_ID/out_reg[2]_0        | U1_SCPU/U_PC/PC[31]_i_1_n_3 |                9 |             32 |         3.56 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[13][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               14 |             32 |         2.29 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[16][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               11 |             32 |         2.91 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[11][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               12 |             32 |         2.67 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[17][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |                9 |             32 |         3.56 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[20][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               10 |             32 |         3.20 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[19][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               12 |             32 |         2.67 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[21][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |                9 |             32 |         3.56 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[22][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               21 |             32 |         1.52 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[1][31]_i_1_n_3    | U1_SCPU/U_RF/AR[0]          |                9 |             32 |         3.56 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[23][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               23 |             32 |         1.39 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[15][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               11 |             32 |         2.91 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[24][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               17 |             32 |         1.88 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[0][31]_i_1_n_3    |                             |               16 |             32 |         2.00 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[18][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               13 |             32 |         2.46 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[14][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               12 |             32 |         2.67 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[10][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               16 |             32 |         2.00 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[12][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               16 |             32 |         2.00 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[3][31]_i_1_n_3    | U1_SCPU/U_RF/AR[0]          |               13 |             32 |         2.46 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[5][31]_i_1_n_3    | U1_SCPU/U_RF/AR[0]          |               18 |             32 |         1.78 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[27][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               11 |             32 |         2.91 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[4][31]_i_1_n_3    | U1_SCPU/U_RF/AR[0]          |               14 |             32 |         2.29 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[28][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               16 |             32 |         2.00 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[25][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |                9 |             32 |         3.56 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[31][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               21 |             32 |         1.52 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[29][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               16 |             32 |         2.00 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[6][31]_i_1_n_3    | U1_SCPU/U_RF/AR[0]          |               14 |             32 |         2.29 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[8][31]_i_1_n_3    | U1_SCPU/U_RF/AR[0]          |               25 |             32 |         1.28 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[26][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               11 |             32 |         2.91 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[30][31]_i_1_n_3   | U1_SCPU/U_RF/AR[0]          |               21 |             32 |         1.52 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[2][31]_i_1_n_3    | U1_SCPU/U_RF/AR[0]          |               11 |             32 |         2.91 |
| ~Clk_CPU_BUFG                     | U1_SCPU/U_RF/rf[7][31]_i_1_n_3    | U1_SCPU/U_RF/AR[0]          |               20 |             32 |         1.60 |
|  div_BUFG[11]                     | U9_Counter_x/counter2[32]_i_1_n_3 | U1_SCPU/U_RF/AR[0]          |                9 |             33 |         3.67 |
|  div_BUFG[9]                      | U9_Counter_x/counter1[32]_i_1_n_3 | U1_SCPU/U_RF/AR[0]          |                9 |             33 |         3.67 |
|  IO_clk_BUFG                      | U4_MIO_BUS/GPIOf0000000_we_OBUF   | U1_SCPU/U_RF/AR[0]          |               14 |             34 |         2.43 |
|  Clk_CPU_BUFG                     | U1_SCPU/EX_MEM/out_reg[172]_0     | U1_SCPU/U_RF/AR[0]          |               15 |             64 |         4.27 |
|  clk_IBUF_BUFG                    |                                   | U1_SCPU/U_RF/AR[0]          |               30 |             80 |         2.67 |
|  IO_clk_BUFG                      |                                   | U1_SCPU/U_RF/AR[0]          |               65 |            238 |         3.66 |
|  Clk_CPU_BUFG                     |                                   | U1_SCPU/U_RF/AR[0]          |              137 |            389 |         2.84 |
+-----------------------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+


