Analysis & Synthesis Status : Successful - Wed Nov 04 21:33:26 2009
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : divider
Top-level Entity Name : divider
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 14
    Dedicated logic registers : 9
Total registers : 9
Total pins : 15
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
