Design of five-stage pipelined in-order 16-bit WISC-SP13 processor with the given ISA
