

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Tue Dec 31 16:01:04 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.69|     6.380|        3.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3929|  3929|  3929|  3929|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3927|  3927|        13|          5|          1|   784|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      9|       -|      -|    -|
|Expression       |        -|      -|       0|    874|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      30|      3|    -|
|Multiplexer      |        -|      -|       -|    278|    -|
|Register         |        0|      -|     915|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|     945|   1187|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_30_1_1_U6   |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U7   |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U8   |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U9   |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U10  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U11  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U12  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U13  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U14  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_0_w_s_U  |depthwise_conv2d_fix_SeparableConv2D_0_w_s  |        0|  30|   3|    0|     9|   15|     1|          135|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                            |        0|  30|   3|    0|     9|   15|     1|          135|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_500_p2         |     +    |      0|  0|  14|          10|           1|
    |add_ln32_3_fu_989_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln40_10_fu_1073_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln40_11_fu_1078_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln40_3_fu_735_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln40_4_fu_876_p2       |     +    |      0|  0|  15|           5|           2|
    |add_ln40_5_fu_885_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln40_6_fu_890_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln40_7_fu_894_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln40_8_fu_898_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln40_9_fu_1068_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln40_fu_720_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln48_1_fu_1123_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln48_2_fu_1165_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln48_3_fu_1171_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln48_4_fu_1208_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln48_5_fu_1248_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln48_6_fu_1253_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln48_7_fu_1258_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln48_8_fu_1262_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln48_fu_903_p2         |     +    |      0|  0|  13|          11|          11|
    |out_h_fu_559_p2            |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_726_p2            |     +    |      0|  0|  15|           5|           1|
    |tmp11_fu_458_p2            |     +    |      0|  0|  15|           5|           5|
    |tmp11_mid1_fu_712_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp_1_0_fu_390_p2          |     +    |      0|  0|  15|           5|           1|
    |tmp_1_0_mid1_fu_670_p2     |     +    |      0|  0|  15|           5|           2|
    |tmp_2_0_fu_426_p2          |     +    |      0|  0|  15|           5|           2|
    |tmp_2_0_mid1_fu_930_p2     |     +    |      0|  0|  15|           5|           2|
    |tmp10_0_0_fu_384_p2        |     -    |      0|  0|  13|          11|          11|
    |tmp10_0_0_mid1_fu_657_p2   |     -    |      0|  0|  13|          11|          11|
    |tmp10_1_0_fu_420_p2        |     -    |      0|  0|  13|          11|          11|
    |tmp10_1_0_mid1_fu_699_p2   |     -    |      0|  0|  13|          11|          11|
    |tmp10_2_0_fu_452_p2        |     -    |      0|  0|  14|          10|          10|
    |tmp10_2_0_mid1_fu_955_p2   |     -    |      0|  0|  14|          10|          10|
    |tmp12_fu_488_p2            |     -    |      0|  0|  13|          11|          11|
    |tmp12_mid176_fu_809_p2     |     -    |      0|  0|  15|           7|           7|
    |tmp12_mid1_fu_847_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln24_fu_553_p2         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln24_fu_494_p2        |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln32_fu_506_p2        |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln33_fu_547_p2        |   icmp   |      0|  0|  11|           5|           4|
    |empty_63_fu_565_p2         |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_570_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln24_15_fu_519_p3   |  select  |      0|  0|  64|           1|          64|
    |select_ln24_16_fu_525_p3   |  select  |      0|  0|  64|           1|          64|
    |select_ln24_17_fu_593_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln24_18_fu_605_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln24_19_fu_756_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln24_20_fu_776_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln24_21_fu_916_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln24_22_fu_1023_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln24_23_fu_613_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln24_24_fu_623_p3   |  select  |      0|  0|  11|           1|           1|
    |select_ln24_25_fu_629_p3   |  select  |      0|  0|  11|           1|           5|
    |select_ln24_26_fu_924_p3   |  select  |      0|  0|  10|           1|           6|
    |select_ln24_27_fu_819_p3   |  select  |      0|  0|  11|           1|          11|
    |select_ln24_fu_512_p3      |  select  |      0|  0|   5|           1|           1|
    |select_ln27_1_fu_768_p3    |  select  |      0|  0|   3|           1|           3|
    |select_ln27_fu_348_p3      |  select  |      0|  0|   3|           1|           3|
    |select_ln32_15_fu_995_p3   |  select  |      0|  0|  10|           1|           1|
    |select_ln32_fu_968_p3      |  select  |      0|  0|   5|           1|           5|
    |tmp10_0_0_mid2_fu_663_p3   |  select  |      0|  0|  11|           1|          11|
    |tmp10_1_0_mid2_fu_705_p3   |  select  |      0|  0|  11|           1|          11|
    |tmp10_2_0_mid2_fu_961_p3   |  select  |      0|  0|  10|           1|          10|
    |tmp12_mid2_fu_853_p3       |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |out_d_fu_338_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln24_1_fu_531_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln24_2_fu_536_p2       |    xor   |      0|  0|   2|           1|           1|
    |xor_ln24_fu_542_p2         |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 874|         448|         610|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |SeparableConv2D_0_w_s_address0             |  33|          6|    4|         24|
    |SeparableConv2D_0_w_s_address1             |  27|          5|    4|         20|
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten80_phi_fu_269_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_292_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_280_p4           |   9|          2|    1|          2|
    |ap_phi_mux_out_h_0_phi_fu_304_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_316_p4           |   9|          2|    5|         10|
    |indvar_flatten80_reg_265                   |   9|          2|   10|         20|
    |indvar_flatten_reg_288                     |   9|          2|   10|         20|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |out_d_0_reg_276                            |   9|          2|    1|          2|
    |out_h_0_reg_300                            |   9|          2|    5|         10|
    |out_w_0_reg_312                            |   9|          2|    5|         10|
    |reg_324                                    |   9|          2|   16|         32|
    |reg_329                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 278|         56|  132|        396|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |SeparableConv2D_0_w_10_reg_1588  |  15|   0|   15|          0|
    |SeparableConv2D_0_w_12_reg_1593  |  15|   0|   15|          0|
    |SeparableConv2D_0_w_14_reg_1635  |  15|   0|   15|          0|
    |SeparableConv2D_0_w_16_reg_1640  |  15|   0|   15|          0|
    |SeparableConv2D_0_w_18_reg_1685  |  15|   0|   15|          0|
    |SeparableConv2D_0_w_2_reg_1453   |  15|   0|   15|          0|
    |SeparableConv2D_0_w_4_reg_1458   |  15|   0|   15|          0|
    |SeparableConv2D_0_w_6_reg_1528   |  15|   0|   15|          0|
    |SeparableConv2D_0_w_8_reg_1533   |  15|   0|   15|          0|
    |add_ln24_reg_1380                |  10|   0|   10|          0|
    |add_ln40_10_reg_1675             |  10|   0|   10|          0|
    |add_ln40_11_reg_1680             |  10|   0|   10|          0|
    |add_ln40_3_reg_1523              |  11|   0|   11|          0|
    |add_ln40_4_reg_1558              |   5|   0|    5|          0|
    |add_ln40_5_reg_1563              |  11|   0|   11|          0|
    |add_ln40_6_reg_1568              |  11|   0|   11|          0|
    |add_ln40_7_reg_1573              |  11|   0|   11|          0|
    |add_ln40_8_reg_1578              |  11|   0|   11|          0|
    |add_ln40_9_reg_1670              |  10|   0|   10|          0|
    |add_ln40_reg_1507                |  11|   0|   11|          0|
    |add_ln48_1_reg_1710              |  16|   0|   16|          0|
    |add_ln48_3_reg_1730              |  16|   0|   16|          0|
    |add_ln48_4_reg_1745              |  16|   0|   16|          0|
    |add_ln48_6_reg_1765              |  16|   0|   16|          0|
    |add_ln48_8_reg_1770              |  16|   0|   16|          0|
    |add_ln48_reg_1583                |  11|   0|   11|          0|
    |add_ln48_reg_1583_pp0_iter1_reg  |  11|   0|   11|          0|
    |and_ln24_reg_1428                |   1|   0|    1|          0|
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |icmp_ln24_reg_1376               |   1|   0|    1|          0|
    |icmp_ln32_reg_1385               |   1|   0|    1|          0|
    |indvar_flatten80_reg_265         |  10|   0|   10|          0|
    |indvar_flatten_reg_288           |  10|   0|   10|          0|
    |mul_ln40_1_reg_1655              |  30|   0|   30|          0|
    |mul_ln40_2_reg_1690              |  30|   0|   30|          0|
    |mul_ln40_3_reg_1695              |  30|   0|   30|          0|
    |mul_ln40_4_reg_1715              |  30|   0|   30|          0|
    |mul_ln40_5_reg_1720              |  30|   0|   30|          0|
    |mul_ln40_6_reg_1735              |  30|   0|   30|          0|
    |mul_ln40_7_reg_1740              |  30|   0|   30|          0|
    |mul_ln40_8_reg_1760              |  30|   0|   30|          0|
    |mul_ln40_reg_1650                |  30|   0|   30|          0|
    |out_d_0_reg_276                  |   1|   0|    1|          0|
    |out_d_reg_1335                   |   1|   0|    1|          0|
    |out_h_0_reg_300                  |   5|   0|    5|          0|
    |out_h_reg_1437                   |   5|   0|    5|          0|
    |out_w_0_mid2_reg_1445            |   5|   0|    5|          0|
    |out_w_0_reg_312                  |   5|   0|    5|          0|
    |out_w_reg_1512                   |   5|   0|    5|          0|
    |reg_324                          |  16|   0|   16|          0|
    |reg_329                          |  16|   0|   16|          0|
    |select_ln24_17_reg_1463          |   1|   0|    2|          1|
    |select_ln24_23_reg_1478          |   1|   0|    1|          0|
    |select_ln24_reg_1405             |   5|   0|    5|          0|
    |select_ln27_reg_1351             |   2|   0|    3|          1|
    |select_ln32_15_reg_1630          |  10|   0|   10|          0|
    |select_ln32_reg_1615             |   5|   0|    5|          0|
    |tmp10_0_0_mid2_reg_1483          |  10|   0|   11|          1|
    |tmp10_0_0_reg_1356               |  10|   0|   11|          1|
    |tmp10_1_0_mid2_reg_1488          |  10|   0|   11|          1|
    |tmp10_1_0_reg_1361               |  10|   0|   11|          1|
    |tmp10_2_0_mid2_reg_1608          |   9|   0|   10|          1|
    |tmp10_2_0_reg_1366               |   9|   0|   10|          1|
    |tmp11_mid1_reg_1495              |   5|   0|    5|          0|
    |tmp12_reg_1371                   |   9|   0|   11|          2|
    |trunc_ln48_6_reg_1750            |  16|   0|   16|          0|
    |trunc_ln48_7_reg_1755            |  16|   0|   16|          0|
    |xor_ln24_2_reg_1422              |   1|   0|    1|          0|
    |zext_ln27_1_reg_1329             |   1|   0|   64|         63|
    |zext_ln27_2_reg_1345             |   1|   0|   64|         63|
    |zext_ln40_12_reg_1518            |   5|   0|   11|          6|
    |zext_ln40_1_reg_1501             |   5|   0|   11|          6|
    |icmp_ln24_reg_1376               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 915|  32| 1000|        148|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

