// Seed: 3919911608
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  initial begin
    id_1 = 1;
  end
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1
);
  id_3(
      .id_0(1), .id_1(id_1), .id_2(id_0), .id_3(1), .id_4(1 == {id_0{id_1}}), .id_5(1)
  );
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
endmodule
