
---------- Begin Simulation Statistics ----------
host_inst_rate                                 173456                       # Simulator instruction rate (inst/s)
host_mem_usage                                 336976                       # Number of bytes of host memory used
host_seconds                                   115.30                       # Real time elapsed on the host
host_tick_rate                              623150057                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.071851                       # Number of seconds simulated
sim_ticks                                 71851392000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5609074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 22462.488688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 19386.793592                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2084084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    79180048000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3524990                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              3957                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  68261540000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521033                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 55684.515654                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 54867.670972                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     426877497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7666                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2788                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    267644499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016631                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4878                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs  6499.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 50851.150943                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672547                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             477                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        12999                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     24255999                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5902375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 22534.581770                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 19435.880401                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2369719                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     79606925497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598514                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3532656                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               6745                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  68529184499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597372                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.619719                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            634.591847                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5902375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 22534.581770                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 19435.880401                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2369719                       # number of overall hits
system.cpu.dcache.overall_miss_latency    79606925497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598514                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3532656                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              6745                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  68529184499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597372                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525911                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524229                       # number of replacements
system.cpu.dcache.sampled_refs                3525079                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                634.591847                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2370782                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4506                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13519801                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 32865.076508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 29326.070114                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13514246                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      182565500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000411                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5555                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               391                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    151410500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5163                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2617.011232                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13519801                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 32865.076508                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 29326.070114                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13514246                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       182565500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000411                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5555                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                391                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    151410500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5163                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.365649                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            187.212140                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13519801                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 32865.076508                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 29326.070114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13514246                       # number of overall hits
system.cpu.icache.overall_miss_latency      182565500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000411                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5555                       # number of overall misses
system.cpu.icache.overall_mshr_hits               391                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    151410500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5163                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5164                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                187.212140                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13514246                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 30260.786077                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     89478239394                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               2956904                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4046                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     52229.522395                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40147.400990                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            5                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            211059500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.998764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       4041                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       162195500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.998517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  4040                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526197                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       44178.003558                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40811.795635                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        2707160                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            36183419500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.232272                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       819037                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    228877                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       24085448500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.167364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  590159                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     915                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    52092.896175                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40067.759563                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            47665000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       915                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       36662000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  915                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4506                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4506                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.764340                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530243                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        44217.533454                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40807.278370                       # average overall mshr miss latency
system.l2.demand_hits                         2707165                       # number of demand (read+write) hits
system.l2.demand_miss_latency             36394479000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.233151                       # miss rate for demand accesses
system.l2.demand_misses                        823078                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     228878                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        24247644000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.168317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   594199                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.265999                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000406                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4358.127255                       # Average occupied blocks per context
system.l2.occ_blocks::1                      6.646914                       # Average occupied blocks per context
system.l2.overall_accesses                    3530243                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       44217.533454                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  32025.509650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        2707165                       # number of overall hits
system.l2.overall_miss_latency            36394479000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.233151                       # miss rate for overall accesses
system.l2.overall_misses                       823078                       # number of overall misses
system.l2.overall_mshr_hits                    228878                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      113725883394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.005909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3551103                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.915666                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       2707537                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            2                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      3030930                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          2961849                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        69075                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3542895                       # number of replacements
system.l2.sampled_refs                        3547319                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4364.774169                       # Cycle average of tags in use
system.l2.total_refs                          2711358                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 73200986                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4387069                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4572555                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           27                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        20592                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5239106                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5382289                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53754                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        50617                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     36444569                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.282998                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.744014                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     29730459     81.58%     81.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      4281605     11.75%     93.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      2004556      5.50%     98.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       138037      0.38%     99.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91871      0.25%     99.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        79314      0.22%     99.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        36840      0.10%     99.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31270      0.09%     99.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        50617      0.14%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     36444569                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        20254                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21885644                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.050180                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.050180                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     21843484                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          344                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        87104                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33946090                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7580396                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6432955                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2933239                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1411                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       587733                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3994724                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3403505                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591219                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3826752                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3236181                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590571                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        167972                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            167324                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             648                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5382289                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3246009                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10543176                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4449                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35297186                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        313819                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076343                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3246009                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4440823                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.500657                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     39377808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.896373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.130193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       32080697     81.47%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         936414      2.38%     83.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74606      0.19%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          61643      0.16%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        3850286      9.78%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          56220      0.14%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          82081      0.21%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          34987      0.09%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2200874      5.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     39377808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              31123989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2326087                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              363049                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.202386                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4001126                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           167972                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12093777                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13656853                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.655249                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7924436                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.193709                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14249549                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        23158                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      12380803                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8754004                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        20845                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       184489                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32614695                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3833154                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        18927                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14268548                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       330419                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          827                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2933239                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       845974                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         3731                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        32876                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          577                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6243071                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        40393                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          577                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7246                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        15912                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.141840                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.141840                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10273536     71.91%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         4201      0.03%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3837634     26.86%     98.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       169700      1.19%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14287475                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         9522                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000666                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          149      1.56%      1.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         5314     55.81%     57.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         4059     42.63%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     39377808                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.362831                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.750419                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     29301313     74.41%     74.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7648524     19.42%     93.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1037174      2.63%     96.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1121897      2.85%     99.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       166490      0.42%     99.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        86443      0.22%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        11298      0.03%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4403      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          266      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     39377808                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.202654                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32251645                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14287475                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22231799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          488                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31583611                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3246065                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3246009                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              56                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        30992                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2434                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8754004                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       184489                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               70501797                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     17431147                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4607271                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8156905                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        23544                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          251                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53172966                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     33009388                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27468868                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6455942                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2933239                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      4400563                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19212924                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7562794                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                715554                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
