<root><simulation><result_generated_time />2023-05-12 16:52:35<layer><layer_spec />{'B': 1, 'K': 64, 'C': 192, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2408448<total_data_size_element />{'W': 12288, 'I': 37632, 'O': 12544}<total_data_reuse />{'W': 196, 'I': 64.0, 'O': 192}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />21/50</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [224, 1, 1], 'O': [112, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 2), ('OY', 2)]], [[('K', 4)], [('C', 8)]], [], []]<I />[[[('K', 4)], []], [[('OY', 7)], [('OX', 2), ('OY', 2), ('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('OY', 7), ('K', 4)], [('OX', 2), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('C', 2), ('OX', 7), ('C', 2), ('C', 2)], [('K', 8), ('C', 3)], []]<I />[[('K', 2), ('C', 2), ('OX', 7), ('C', 2), ('C', 2), ('K', 8)], [('C', 3)], []]<O />[[('K', 2), ('C', 2), ('OX', 7), ('C', 2), ('C', 2)], [('K', 8), ('C', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [28.0, 7, 1, 1], 'I': [4.0, 16.0, 1.0, 1.0], 'O': [8.0, 8, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 98304, 98304], 'I': [448, 301056, 301056], 'O': [112, 100352, 100352], 'O_partial': [112, 100352, 0], 'O_final': [0, 0, 100352]}<actual_mem_utilization_individual />{'W': [0.25, 0.0, 0.0], 'I': [0.88, 0.01, 0.0], 'O': [0.22, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.01, 0.0], 'I': [0.88, 0.01, 0.0], 'O': [0.22, 0.01, 0.0]}<effective_mem_size_bit />{'W': [64, 12288, 98304], 'I': [448, 100352, 301056], 'O': [112, 100352, 100352], 'O_partial': [112, 100352, 0], 'O_final': [0, 0, 100352]}<total_unit_count />{'W': [896, 32, 1, 1], 'I': [896, 224, 1, 1], 'O': [896, 112, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [224, 224, 1, 1], 'O': [112, 112, 1, 1]}<duplicate_unit_count />{'W': [28.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[86016, 12288], [12288, 12288], [12288, 0]]<I />[[301056, 37632], [37632, 37632], [37632, 0]]<O />[[(288512, 301056), (37632, 25088)], [(25088, 37632), (12544, 0)], [(0, 12544), (0, 0)]]<O_partial />[[(288512, 301056), (37632, 25088)], [(25088, 37632), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12544, 0)], [(0, 12544), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[10752, 1536], [192, 192], [48, 0]]<I />[[37632, 4704], [588, 588], [147, 0]]<O />[[(36064, 37632), (4704, 3136)], [(392, 588), (196, 0)], [(0, 49), (0, 0)]]<O_partial />[([36064, 37632], [4704, 3136]), ([392, 588], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [196, 0]), ([0, 49], [0, 0])]</mem_access_count_word><mac_count><active />2408448<idle />344064</mac_count></basic_info><energy><total_energy />5282713.7<mem_energy_breakdown><W />[4.2, 38.1, 63.9]<I />[14.4, 116.5, 195.8]<O />[28.6, 116.5, 65.3]</mem_energy_breakdown><MAC_energy><active_MAC />5264867.3<idle_MAC />17203.2<total />5282070.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6454<utilization_without_data_loading />0.8235<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.7377<mac_utilize_temporal_without_data_loading />0.9412</mac_array_utilization><latency><latency_cycle_with_data_loading />3644<latency_cycle_without_data_loading />2856<ideal_computing_cycle />2688<data_loading><load_cycle_total />788<load_cycle_individual />{'W': [8, 192, 0], 'I': [196, 588, 0]}<load_cycle_combined />{'W': 192, 'I': 588}</data_loading><mem_stalling><mem_stall_cycle_total />168<mem_stall_cycle_individual />{'W': [[-2687], [-2530, -2392], [-2688, -2688]], 'I': [[-2687], [-210, 168], [-2688, -2688]], 'O': [[-2688], [-2640, -2112], [-2492, -2639]]}<mem_stall_cycle_shared />{'W': [[-2687], [-2530, 168], [0, 0]], 'I': [[-2687], [-210, 168], [0, 0]], 'O': [[-2688], [-2640, -2112], [-2492, -2639]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 98304, 98304], 'I': [448, 301056, 301056], 'O': [112, 100352, 100352], 'O_partial': [112, 100352, 0], 'O_final': [0, 0, 100352]}<data_size_each_level_total />{'W': [4096, 98304, 98304], 'I': [100352, 301056, 301056], 'O': [12544, 100352, 100352]}<loop_cycles_each_level />{'W': [112, 2688, 2688], 'I': [896, 2688, 2688], 'O': [112, 2688, 2688]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [8, 1, 1], 'O': [4, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [36.6, 36.6], [36.6, 36.6]], 'I': [[8.0, 0.5], [112.0, 112.0], [112.0, 112.0]], 'O': [[8.0, 1.0], [112.0, 37.3], [37.3, 37.3]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [36.6, 36.6], [36.6, 36.6]], 'I': [[8.0, 4.0], [896.0, 112.0], [112.0, 112.0]], 'O': [[8.0, 4.0], [448.0, 112.0], [112.0, 37.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [36.6, 36.6], [36.6, 0]], 'I': [[8.0, 4.0], [896.0, 112.0], [112.0, 0]], 'O': [[8.0, 1.0], [112.0, 37.3], [37.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [1081.9, 260.6], [148.6, 37.3]], 'I': [[8.0, 4.0], [1081.9, 260.6], [148.6, 37.3]], 'O': [[8.0, 1.0], [1081.9, 260.6], [148.6, 37.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 2688], [112, 112, 24], [2688, 2688, 1]], 'I': [[1, 1, 2688], [112, 896, 3], [2688, 2688, 1]], 'O': [[1, 1, 2688], [112, 112, 24], [2688, 2688, 1]]}<trans_time_real />{'W': [[0, 1, 2688], [[2, 112, 24], [8, 112, 24]], [[192, 2688, 1], [48, 2688, 1]]], 'I': [[0, 1, 2688], [[7, 896, 3], [196, 896, 3]], [[588, 2688, 1], [147, 2688, 1]]], 'O': [[0, 1, 2688], [[2, 112, 24], [24, 112, 24]], [[196, 2688, 1], [49, 2688, 1]]]}<single_stall_cycle />{'W': [[-1], [-110, -104], [-2496, -2640]], 'I': [[-1], [-105, 84], [-2100, -2541]], 'O': [[-1], [-110, -88], [-2492, -2639]]}<single_stall_count />{'W': [2687, 23, 0], 'I': [2687, 2, 0], 'O': [2688, 24, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [184, 0], 'I': [224, 0], 'O': [576, 196]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [196, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1704, -2688], [-2112, -2492]], 1: [[-2688, -2688], [-2492, -2688]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>