
Flash.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041c0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08004280  08004280  00005280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004304  08004304  0000605c  2**0
                  CONTENTS
  4 .ARM          00000000  08004304  08004304  0000605c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004304  08004304  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004304  08004304  00005304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004308  08004308  00005308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800430c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  2000005c  08004368  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003ac  08004368  000063ac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e358  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000222c  00000000  00000000  000143dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc0  00000000  00000000  00016608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a02  00000000  00000000  000172c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000141c9  00000000  00000000  00017cca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010724  00000000  00000000  0002be93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00079953  00000000  00000000  0003c5b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b5f0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000322c  00000000  00000000  000b5f50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000b917c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004268 	.word	0x08004268

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08004268 	.word	0x08004268

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000244:	b5b0      	push	{r4, r5, r7, lr}
 8000246:	b0a4      	sub	sp, #144	@ 0x90
 8000248:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800024a:	f000 fc25 	bl	8000a98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800024e:	f000 f88d 	bl	800036c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000252:	f000 f9bf 	bl	80005d4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000256:	f000 f99f 	bl	8000598 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800025a:	f000 f93d 	bl	80004d8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800025e:	f000 f8dd 	bl	800041c <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8000262:	f000 f969 	bl	8000538 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000266:	4b38      	ldr	r3, [pc, #224]	@ (8000348 <main+0x104>)
 8000268:	0018      	movs	r0, r3
 800026a:	f001 febb 	bl	8001fe4 <HAL_TIM_Base_Start_IT>

  uint8_t rx_data;
  uint8_t cmd[] = {0x11, 0x01, 0x16, 0xD8};
 800026e:	2384      	movs	r3, #132	@ 0x84
 8000270:	18fb      	adds	r3, r7, r3
 8000272:	4a36      	ldr	r2, [pc, #216]	@ (800034c <main+0x108>)
 8000274:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    if (g_timer_ms_1000 == ENABLE)
 8000276:	4b36      	ldr	r3, [pc, #216]	@ (8000350 <main+0x10c>)
 8000278:	781b      	ldrb	r3, [r3, #0]
 800027a:	2b01      	cmp	r3, #1
 800027c:	d1fb      	bne.n	8000276 <main+0x32>
    {
      g_timer_ms_1000 = DISABLE;
 800027e:	4b34      	ldr	r3, [pc, #208]	@ (8000350 <main+0x10c>)
 8000280:	2200      	movs	r2, #0
 8000282:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000284:	2380      	movs	r3, #128	@ 0x80
 8000286:	019b      	lsls	r3, r3, #6
 8000288:	4a32      	ldr	r2, [pc, #200]	@ (8000354 <main+0x110>)
 800028a:	0019      	movs	r1, r3
 800028c:	0010      	movs	r0, r2
 800028e:	f001 f85e 	bl	800134e <HAL_GPIO_TogglePin>

      HAL_UART_Transmit(&huart2, cmd, sizeof(cmd), 1000);
 8000292:	23fa      	movs	r3, #250	@ 0xfa
 8000294:	009b      	lsls	r3, r3, #2
 8000296:	2284      	movs	r2, #132	@ 0x84
 8000298:	18b9      	adds	r1, r7, r2
 800029a:	482f      	ldr	r0, [pc, #188]	@ (8000358 <main+0x114>)
 800029c:	2204      	movs	r2, #4
 800029e:	f002 fabf 	bl	8002820 <HAL_UART_Transmit>
      HAL_StatusTypeDef status = HAL_UART_Receive(&huart2, rx_buffer, 22, 1000);
 80002a2:	258b      	movs	r5, #139	@ 0x8b
 80002a4:	197c      	adds	r4, r7, r5
 80002a6:	23fa      	movs	r3, #250	@ 0xfa
 80002a8:	009b      	lsls	r3, r3, #2
 80002aa:	2264      	movs	r2, #100	@ 0x64
 80002ac:	18b9      	adds	r1, r7, r2
 80002ae:	482a      	ldr	r0, [pc, #168]	@ (8000358 <main+0x114>)
 80002b0:	2216      	movs	r2, #22
 80002b2:	f002 fb55 	bl	8002960 <HAL_UART_Receive>
 80002b6:	0003      	movs	r3, r0
 80002b8:	7023      	strb	r3, [r4, #0]
    
      if (status == HAL_OK) {
 80002ba:	197b      	adds	r3, r7, r5
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d1d9      	bne.n	8000276 <main+0x32>
          // 데이터 수신 확인을 위한 디버그 출력
          char debug[100];
          sprintf(debug, "Raw Data: ");
 80002c2:	4a26      	ldr	r2, [pc, #152]	@ (800035c <main+0x118>)
 80002c4:	003b      	movs	r3, r7
 80002c6:	0011      	movs	r1, r2
 80002c8:	0018      	movs	r0, r3
 80002ca:	f003 fb2f 	bl	800392c <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)debug, strlen(debug), HAL_MAX_DELAY);
 80002ce:	003b      	movs	r3, r7
 80002d0:	0018      	movs	r0, r3
 80002d2:	f7ff ff19 	bl	8000108 <strlen>
 80002d6:	0003      	movs	r3, r0
 80002d8:	b29a      	uxth	r2, r3
 80002da:	2301      	movs	r3, #1
 80002dc:	425b      	negs	r3, r3
 80002de:	0039      	movs	r1, r7
 80002e0:	481f      	ldr	r0, [pc, #124]	@ (8000360 <main+0x11c>)
 80002e2:	f002 fa9d 	bl	8002820 <HAL_UART_Transmit>
          
          for(int i = 0; i < 22; i++) {
 80002e6:	2300      	movs	r3, #0
 80002e8:	228c      	movs	r2, #140	@ 0x8c
 80002ea:	18ba      	adds	r2, r7, r2
 80002ec:	6013      	str	r3, [r2, #0]
 80002ee:	e01d      	b.n	800032c <main+0xe8>
              sprintf(debug, "%02X ", rx_buffer[i]);
 80002f0:	2364      	movs	r3, #100	@ 0x64
 80002f2:	18fa      	adds	r2, r7, r3
 80002f4:	248c      	movs	r4, #140	@ 0x8c
 80002f6:	193b      	adds	r3, r7, r4
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	18d3      	adds	r3, r2, r3
 80002fc:	781b      	ldrb	r3, [r3, #0]
 80002fe:	001a      	movs	r2, r3
 8000300:	4918      	ldr	r1, [pc, #96]	@ (8000364 <main+0x120>)
 8000302:	003b      	movs	r3, r7
 8000304:	0018      	movs	r0, r3
 8000306:	f003 fb11 	bl	800392c <siprintf>
              HAL_UART_Transmit(&huart3, (uint8_t*)debug, strlen(debug), HAL_MAX_DELAY);
 800030a:	003b      	movs	r3, r7
 800030c:	0018      	movs	r0, r3
 800030e:	f7ff fefb 	bl	8000108 <strlen>
 8000312:	0003      	movs	r3, r0
 8000314:	b29a      	uxth	r2, r3
 8000316:	2301      	movs	r3, #1
 8000318:	425b      	negs	r3, r3
 800031a:	0039      	movs	r1, r7
 800031c:	4810      	ldr	r0, [pc, #64]	@ (8000360 <main+0x11c>)
 800031e:	f002 fa7f 	bl	8002820 <HAL_UART_Transmit>
          for(int i = 0; i < 22; i++) {
 8000322:	193b      	adds	r3, r7, r4
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	3301      	adds	r3, #1
 8000328:	193a      	adds	r2, r7, r4
 800032a:	6013      	str	r3, [r2, #0]
 800032c:	238c      	movs	r3, #140	@ 0x8c
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	2b15      	cmp	r3, #21
 8000334:	dddc      	ble.n	80002f0 <main+0xac>
          }
          HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8000336:	2301      	movs	r3, #1
 8000338:	425b      	negs	r3, r3
 800033a:	490b      	ldr	r1, [pc, #44]	@ (8000368 <main+0x124>)
 800033c:	4808      	ldr	r0, [pc, #32]	@ (8000360 <main+0x11c>)
 800033e:	2202      	movs	r2, #2
 8000340:	f002 fa6e 	bl	8002820 <HAL_UART_Transmit>
    if (g_timer_ms_1000 == ENABLE)
 8000344:	e797      	b.n	8000276 <main+0x32>
 8000346:	46c0      	nop			@ (mov r8, r8)
 8000348:	20000078 	.word	0x20000078
 800034c:	d8160111 	.word	0xd8160111
 8000350:	2000025c 	.word	0x2000025c
 8000354:	48000800 	.word	0x48000800
 8000358:	200000c0 	.word	0x200000c0
 800035c:	08004280 	.word	0x08004280
 8000360:	20000148 	.word	0x20000148
 8000364:	0800428c 	.word	0x0800428c
 8000368:	08004294 	.word	0x08004294

0800036c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800036c:	b590      	push	{r4, r7, lr}
 800036e:	b099      	sub	sp, #100	@ 0x64
 8000370:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000372:	242c      	movs	r4, #44	@ 0x2c
 8000374:	193b      	adds	r3, r7, r4
 8000376:	0018      	movs	r0, r3
 8000378:	2334      	movs	r3, #52	@ 0x34
 800037a:	001a      	movs	r2, r3
 800037c:	2100      	movs	r1, #0
 800037e:	f003 faf5 	bl	800396c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000382:	231c      	movs	r3, #28
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	0018      	movs	r0, r3
 8000388:	2310      	movs	r3, #16
 800038a:	001a      	movs	r2, r3
 800038c:	2100      	movs	r1, #0
 800038e:	f003 faed 	bl	800396c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000392:	1d3b      	adds	r3, r7, #4
 8000394:	0018      	movs	r0, r3
 8000396:	2318      	movs	r3, #24
 8000398:	001a      	movs	r2, r3
 800039a:	2100      	movs	r1, #0
 800039c:	f003 fae6 	bl	800396c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003a0:	0021      	movs	r1, r4
 80003a2:	187b      	adds	r3, r7, r1
 80003a4:	2202      	movs	r2, #2
 80003a6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003a8:	187b      	adds	r3, r7, r1
 80003aa:	2201      	movs	r2, #1
 80003ac:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003ae:	187b      	adds	r3, r7, r1
 80003b0:	2210      	movs	r2, #16
 80003b2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003b4:	187b      	adds	r3, r7, r1
 80003b6:	2200      	movs	r2, #0
 80003b8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003ba:	187b      	adds	r3, r7, r1
 80003bc:	0018      	movs	r0, r3
 80003be:	f000 ffe1 	bl	8001384 <HAL_RCC_OscConfig>
 80003c2:	1e03      	subs	r3, r0, #0
 80003c4:	d001      	beq.n	80003ca <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80003c6:	f000 f95d 	bl	8000684 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ca:	211c      	movs	r1, #28
 80003cc:	187b      	adds	r3, r7, r1
 80003ce:	2207      	movs	r2, #7
 80003d0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003d2:	187b      	adds	r3, r7, r1
 80003d4:	2200      	movs	r2, #0
 80003d6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003d8:	187b      	adds	r3, r7, r1
 80003da:	2200      	movs	r2, #0
 80003dc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003de:	187b      	adds	r3, r7, r1
 80003e0:	2200      	movs	r2, #0
 80003e2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003e4:	187b      	adds	r3, r7, r1
 80003e6:	2100      	movs	r1, #0
 80003e8:	0018      	movs	r0, r3
 80003ea:	f001 fb51 	bl	8001a90 <HAL_RCC_ClockConfig>
 80003ee:	1e03      	subs	r3, r0, #0
 80003f0:	d001      	beq.n	80003f6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80003f2:	f000 f947 	bl	8000684 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80003f6:	1d3b      	adds	r3, r7, #4
 80003f8:	2202      	movs	r2, #2
 80003fa:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80003fc:	1d3b      	adds	r3, r7, #4
 80003fe:	2200      	movs	r2, #0
 8000400:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000402:	1d3b      	adds	r3, r7, #4
 8000404:	0018      	movs	r0, r3
 8000406:	f001 fcaf 	bl	8001d68 <HAL_RCCEx_PeriphCLKConfig>
 800040a:	1e03      	subs	r3, r0, #0
 800040c:	d001      	beq.n	8000412 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800040e:	f000 f939 	bl	8000684 <Error_Handler>
  }
}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	46bd      	mov	sp, r7
 8000416:	b019      	add	sp, #100	@ 0x64
 8000418:	bd90      	pop	{r4, r7, pc}
	...

0800041c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b086      	sub	sp, #24
 8000420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000422:	2308      	movs	r3, #8
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	0018      	movs	r0, r3
 8000428:	2310      	movs	r3, #16
 800042a:	001a      	movs	r2, r3
 800042c:	2100      	movs	r1, #0
 800042e:	f003 fa9d 	bl	800396c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000432:	003b      	movs	r3, r7
 8000434:	0018      	movs	r0, r3
 8000436:	2308      	movs	r3, #8
 8000438:	001a      	movs	r2, r3
 800043a:	2100      	movs	r1, #0
 800043c:	f003 fa96 	bl	800396c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000440:	4b22      	ldr	r3, [pc, #136]	@ (80004cc <MX_TIM2_Init+0xb0>)
 8000442:	2280      	movs	r2, #128	@ 0x80
 8000444:	05d2      	lsls	r2, r2, #23
 8000446:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000448:	4b20      	ldr	r3, [pc, #128]	@ (80004cc <MX_TIM2_Init+0xb0>)
 800044a:	4a21      	ldr	r2, [pc, #132]	@ (80004d0 <MX_TIM2_Init+0xb4>)
 800044c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800044e:	4b1f      	ldr	r3, [pc, #124]	@ (80004cc <MX_TIM2_Init+0xb0>)
 8000450:	2200      	movs	r2, #0
 8000452:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000454:	4b1d      	ldr	r3, [pc, #116]	@ (80004cc <MX_TIM2_Init+0xb0>)
 8000456:	4a1f      	ldr	r2, [pc, #124]	@ (80004d4 <MX_TIM2_Init+0xb8>)
 8000458:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800045a:	4b1c      	ldr	r3, [pc, #112]	@ (80004cc <MX_TIM2_Init+0xb0>)
 800045c:	2200      	movs	r2, #0
 800045e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000460:	4b1a      	ldr	r3, [pc, #104]	@ (80004cc <MX_TIM2_Init+0xb0>)
 8000462:	2200      	movs	r2, #0
 8000464:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000466:	4b19      	ldr	r3, [pc, #100]	@ (80004cc <MX_TIM2_Init+0xb0>)
 8000468:	0018      	movs	r0, r3
 800046a:	f001 fd6b 	bl	8001f44 <HAL_TIM_Base_Init>
 800046e:	1e03      	subs	r3, r0, #0
 8000470:	d001      	beq.n	8000476 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000472:	f000 f907 	bl	8000684 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000476:	2108      	movs	r1, #8
 8000478:	187b      	adds	r3, r7, r1
 800047a:	2280      	movs	r2, #128	@ 0x80
 800047c:	0152      	lsls	r2, r2, #5
 800047e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000480:	187a      	adds	r2, r7, r1
 8000482:	4b12      	ldr	r3, [pc, #72]	@ (80004cc <MX_TIM2_Init+0xb0>)
 8000484:	0011      	movs	r1, r2
 8000486:	0018      	movs	r0, r3
 8000488:	f001 feec 	bl	8002264 <HAL_TIM_ConfigClockSource>
 800048c:	1e03      	subs	r3, r0, #0
 800048e:	d001      	beq.n	8000494 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000490:	f000 f8f8 	bl	8000684 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000494:	003b      	movs	r3, r7
 8000496:	2200      	movs	r2, #0
 8000498:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800049a:	003b      	movs	r3, r7
 800049c:	2200      	movs	r2, #0
 800049e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80004a0:	003a      	movs	r2, r7
 80004a2:	4b0a      	ldr	r3, [pc, #40]	@ (80004cc <MX_TIM2_Init+0xb0>)
 80004a4:	0011      	movs	r1, r2
 80004a6:	0018      	movs	r0, r3
 80004a8:	f002 f8f8 	bl	800269c <HAL_TIMEx_MasterConfigSynchronization>
 80004ac:	1e03      	subs	r3, r0, #0
 80004ae:	d001      	beq.n	80004b4 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80004b0:	f000 f8e8 	bl	8000684 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80004b4:	2200      	movs	r2, #0
 80004b6:	2100      	movs	r1, #0
 80004b8:	200f      	movs	r0, #15
 80004ba:	f000 fbfd 	bl	8000cb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80004be:	200f      	movs	r0, #15
 80004c0:	f000 fc0f 	bl	8000ce2 <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM2_Init 2 */

}
 80004c4:	46c0      	nop			@ (mov r8, r8)
 80004c6:	46bd      	mov	sp, r7
 80004c8:	b006      	add	sp, #24
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	20000078 	.word	0x20000078
 80004d0:	00001f3f 	.word	0x00001f3f
 80004d4:	000003e7 	.word	0x000003e7

080004d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004dc:	4b14      	ldr	r3, [pc, #80]	@ (8000530 <MX_USART2_UART_Init+0x58>)
 80004de:	4a15      	ldr	r2, [pc, #84]	@ (8000534 <MX_USART2_UART_Init+0x5c>)
 80004e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80004e2:	4b13      	ldr	r3, [pc, #76]	@ (8000530 <MX_USART2_UART_Init+0x58>)
 80004e4:	2296      	movs	r2, #150	@ 0x96
 80004e6:	0192      	lsls	r2, r2, #6
 80004e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004ea:	4b11      	ldr	r3, [pc, #68]	@ (8000530 <MX_USART2_UART_Init+0x58>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000530 <MX_USART2_UART_Init+0x58>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000530 <MX_USART2_UART_Init+0x58>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000530 <MX_USART2_UART_Init+0x58>)
 80004fe:	220c      	movs	r2, #12
 8000500:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000502:	4b0b      	ldr	r3, [pc, #44]	@ (8000530 <MX_USART2_UART_Init+0x58>)
 8000504:	2200      	movs	r2, #0
 8000506:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000508:	4b09      	ldr	r3, [pc, #36]	@ (8000530 <MX_USART2_UART_Init+0x58>)
 800050a:	2200      	movs	r2, #0
 800050c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800050e:	4b08      	ldr	r3, [pc, #32]	@ (8000530 <MX_USART2_UART_Init+0x58>)
 8000510:	2200      	movs	r2, #0
 8000512:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000514:	4b06      	ldr	r3, [pc, #24]	@ (8000530 <MX_USART2_UART_Init+0x58>)
 8000516:	2200      	movs	r2, #0
 8000518:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800051a:	4b05      	ldr	r3, [pc, #20]	@ (8000530 <MX_USART2_UART_Init+0x58>)
 800051c:	0018      	movs	r0, r3
 800051e:	f002 f92b 	bl	8002778 <HAL_UART_Init>
 8000522:	1e03      	subs	r3, r0, #0
 8000524:	d001      	beq.n	800052a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000526:	f000 f8ad 	bl	8000684 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800052a:	46c0      	nop			@ (mov r8, r8)
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}
 8000530:	200000c0 	.word	0x200000c0
 8000534:	40004400 	.word	0x40004400

08000538 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800053c:	4b14      	ldr	r3, [pc, #80]	@ (8000590 <MX_USART3_UART_Init+0x58>)
 800053e:	4a15      	ldr	r2, [pc, #84]	@ (8000594 <MX_USART3_UART_Init+0x5c>)
 8000540:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000542:	4b13      	ldr	r3, [pc, #76]	@ (8000590 <MX_USART3_UART_Init+0x58>)
 8000544:	2296      	movs	r2, #150	@ 0x96
 8000546:	0192      	lsls	r2, r2, #6
 8000548:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800054a:	4b11      	ldr	r3, [pc, #68]	@ (8000590 <MX_USART3_UART_Init+0x58>)
 800054c:	2200      	movs	r2, #0
 800054e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000550:	4b0f      	ldr	r3, [pc, #60]	@ (8000590 <MX_USART3_UART_Init+0x58>)
 8000552:	2200      	movs	r2, #0
 8000554:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000556:	4b0e      	ldr	r3, [pc, #56]	@ (8000590 <MX_USART3_UART_Init+0x58>)
 8000558:	2200      	movs	r2, #0
 800055a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800055c:	4b0c      	ldr	r3, [pc, #48]	@ (8000590 <MX_USART3_UART_Init+0x58>)
 800055e:	220c      	movs	r2, #12
 8000560:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000562:	4b0b      	ldr	r3, [pc, #44]	@ (8000590 <MX_USART3_UART_Init+0x58>)
 8000564:	2200      	movs	r2, #0
 8000566:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000568:	4b09      	ldr	r3, [pc, #36]	@ (8000590 <MX_USART3_UART_Init+0x58>)
 800056a:	2200      	movs	r2, #0
 800056c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800056e:	4b08      	ldr	r3, [pc, #32]	@ (8000590 <MX_USART3_UART_Init+0x58>)
 8000570:	2200      	movs	r2, #0
 8000572:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000574:	4b06      	ldr	r3, [pc, #24]	@ (8000590 <MX_USART3_UART_Init+0x58>)
 8000576:	2200      	movs	r2, #0
 8000578:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800057a:	4b05      	ldr	r3, [pc, #20]	@ (8000590 <MX_USART3_UART_Init+0x58>)
 800057c:	0018      	movs	r0, r3
 800057e:	f002 f8fb 	bl	8002778 <HAL_UART_Init>
 8000582:	1e03      	subs	r3, r0, #0
 8000584:	d001      	beq.n	800058a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000586:	f000 f87d 	bl	8000684 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800058a:	46c0      	nop			@ (mov r8, r8)
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	20000148 	.word	0x20000148
 8000594:	40004800 	.word	0x40004800

08000598 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800059e:	4b0c      	ldr	r3, [pc, #48]	@ (80005d0 <MX_DMA_Init+0x38>)
 80005a0:	695a      	ldr	r2, [r3, #20]
 80005a2:	4b0b      	ldr	r3, [pc, #44]	@ (80005d0 <MX_DMA_Init+0x38>)
 80005a4:	2101      	movs	r1, #1
 80005a6:	430a      	orrs	r2, r1
 80005a8:	615a      	str	r2, [r3, #20]
 80005aa:	4b09      	ldr	r3, [pc, #36]	@ (80005d0 <MX_DMA_Init+0x38>)
 80005ac:	695b      	ldr	r3, [r3, #20]
 80005ae:	2201      	movs	r2, #1
 80005b0:	4013      	ands	r3, r2
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 80005b6:	2200      	movs	r2, #0
 80005b8:	2100      	movs	r1, #0
 80005ba:	200b      	movs	r0, #11
 80005bc:	f000 fb7c 	bl	8000cb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 80005c0:	200b      	movs	r0, #11
 80005c2:	f000 fb8e 	bl	8000ce2 <HAL_NVIC_EnableIRQ>

}
 80005c6:	46c0      	nop			@ (mov r8, r8)
 80005c8:	46bd      	mov	sp, r7
 80005ca:	b002      	add	sp, #8
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	46c0      	nop			@ (mov r8, r8)
 80005d0:	40021000 	.word	0x40021000

080005d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005d4:	b590      	push	{r4, r7, lr}
 80005d6:	b089      	sub	sp, #36	@ 0x24
 80005d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005da:	240c      	movs	r4, #12
 80005dc:	193b      	adds	r3, r7, r4
 80005de:	0018      	movs	r0, r3
 80005e0:	2314      	movs	r3, #20
 80005e2:	001a      	movs	r2, r3
 80005e4:	2100      	movs	r1, #0
 80005e6:	f003 f9c1 	bl	800396c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ea:	4b24      	ldr	r3, [pc, #144]	@ (800067c <MX_GPIO_Init+0xa8>)
 80005ec:	695a      	ldr	r2, [r3, #20]
 80005ee:	4b23      	ldr	r3, [pc, #140]	@ (800067c <MX_GPIO_Init+0xa8>)
 80005f0:	2180      	movs	r1, #128	@ 0x80
 80005f2:	0309      	lsls	r1, r1, #12
 80005f4:	430a      	orrs	r2, r1
 80005f6:	615a      	str	r2, [r3, #20]
 80005f8:	4b20      	ldr	r3, [pc, #128]	@ (800067c <MX_GPIO_Init+0xa8>)
 80005fa:	695a      	ldr	r2, [r3, #20]
 80005fc:	2380      	movs	r3, #128	@ 0x80
 80005fe:	031b      	lsls	r3, r3, #12
 8000600:	4013      	ands	r3, r2
 8000602:	60bb      	str	r3, [r7, #8]
 8000604:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000606:	4b1d      	ldr	r3, [pc, #116]	@ (800067c <MX_GPIO_Init+0xa8>)
 8000608:	695a      	ldr	r2, [r3, #20]
 800060a:	4b1c      	ldr	r3, [pc, #112]	@ (800067c <MX_GPIO_Init+0xa8>)
 800060c:	2180      	movs	r1, #128	@ 0x80
 800060e:	0289      	lsls	r1, r1, #10
 8000610:	430a      	orrs	r2, r1
 8000612:	615a      	str	r2, [r3, #20]
 8000614:	4b19      	ldr	r3, [pc, #100]	@ (800067c <MX_GPIO_Init+0xa8>)
 8000616:	695a      	ldr	r2, [r3, #20]
 8000618:	2380      	movs	r3, #128	@ 0x80
 800061a:	029b      	lsls	r3, r3, #10
 800061c:	4013      	ands	r3, r2
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000622:	4b16      	ldr	r3, [pc, #88]	@ (800067c <MX_GPIO_Init+0xa8>)
 8000624:	695a      	ldr	r2, [r3, #20]
 8000626:	4b15      	ldr	r3, [pc, #84]	@ (800067c <MX_GPIO_Init+0xa8>)
 8000628:	2180      	movs	r1, #128	@ 0x80
 800062a:	02c9      	lsls	r1, r1, #11
 800062c:	430a      	orrs	r2, r1
 800062e:	615a      	str	r2, [r3, #20]
 8000630:	4b12      	ldr	r3, [pc, #72]	@ (800067c <MX_GPIO_Init+0xa8>)
 8000632:	695a      	ldr	r2, [r3, #20]
 8000634:	2380      	movs	r3, #128	@ 0x80
 8000636:	02db      	lsls	r3, r3, #11
 8000638:	4013      	ands	r3, r2
 800063a:	603b      	str	r3, [r7, #0]
 800063c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800063e:	2380      	movs	r3, #128	@ 0x80
 8000640:	019b      	lsls	r3, r3, #6
 8000642:	480f      	ldr	r0, [pc, #60]	@ (8000680 <MX_GPIO_Init+0xac>)
 8000644:	2200      	movs	r2, #0
 8000646:	0019      	movs	r1, r3
 8000648:	f000 fe64 	bl	8001314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800064c:	193b      	adds	r3, r7, r4
 800064e:	2280      	movs	r2, #128	@ 0x80
 8000650:	0192      	lsls	r2, r2, #6
 8000652:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000654:	193b      	adds	r3, r7, r4
 8000656:	2201      	movs	r2, #1
 8000658:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065a:	193b      	adds	r3, r7, r4
 800065c:	2200      	movs	r2, #0
 800065e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000660:	193b      	adds	r3, r7, r4
 8000662:	2200      	movs	r2, #0
 8000664:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000666:	193b      	adds	r3, r7, r4
 8000668:	4a05      	ldr	r2, [pc, #20]	@ (8000680 <MX_GPIO_Init+0xac>)
 800066a:	0019      	movs	r1, r3
 800066c:	0010      	movs	r0, r2
 800066e:	f000 fcd9 	bl	8001024 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000672:	46c0      	nop			@ (mov r8, r8)
 8000674:	46bd      	mov	sp, r7
 8000676:	b009      	add	sp, #36	@ 0x24
 8000678:	bd90      	pop	{r4, r7, pc}
 800067a:	46c0      	nop			@ (mov r8, r8)
 800067c:	40021000 	.word	0x40021000
 8000680:	48000800 	.word	0x48000800

08000684 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000688:	b672      	cpsid	i
}
 800068a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800068c:	46c0      	nop			@ (mov r8, r8)
 800068e:	e7fd      	b.n	800068c <Error_Handler+0x8>

08000690 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000696:	4b0f      	ldr	r3, [pc, #60]	@ (80006d4 <HAL_MspInit+0x44>)
 8000698:	699a      	ldr	r2, [r3, #24]
 800069a:	4b0e      	ldr	r3, [pc, #56]	@ (80006d4 <HAL_MspInit+0x44>)
 800069c:	2101      	movs	r1, #1
 800069e:	430a      	orrs	r2, r1
 80006a0:	619a      	str	r2, [r3, #24]
 80006a2:	4b0c      	ldr	r3, [pc, #48]	@ (80006d4 <HAL_MspInit+0x44>)
 80006a4:	699b      	ldr	r3, [r3, #24]
 80006a6:	2201      	movs	r2, #1
 80006a8:	4013      	ands	r3, r2
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ae:	4b09      	ldr	r3, [pc, #36]	@ (80006d4 <HAL_MspInit+0x44>)
 80006b0:	69da      	ldr	r2, [r3, #28]
 80006b2:	4b08      	ldr	r3, [pc, #32]	@ (80006d4 <HAL_MspInit+0x44>)
 80006b4:	2180      	movs	r1, #128	@ 0x80
 80006b6:	0549      	lsls	r1, r1, #21
 80006b8:	430a      	orrs	r2, r1
 80006ba:	61da      	str	r2, [r3, #28]
 80006bc:	4b05      	ldr	r3, [pc, #20]	@ (80006d4 <HAL_MspInit+0x44>)
 80006be:	69da      	ldr	r2, [r3, #28]
 80006c0:	2380      	movs	r3, #128	@ 0x80
 80006c2:	055b      	lsls	r3, r3, #21
 80006c4:	4013      	ands	r3, r2
 80006c6:	603b      	str	r3, [r7, #0]
 80006c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ca:	46c0      	nop			@ (mov r8, r8)
 80006cc:	46bd      	mov	sp, r7
 80006ce:	b002      	add	sp, #8
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	46c0      	nop			@ (mov r8, r8)
 80006d4:	40021000 	.word	0x40021000

080006d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681a      	ldr	r2, [r3, #0]
 80006e4:	2380      	movs	r3, #128	@ 0x80
 80006e6:	05db      	lsls	r3, r3, #23
 80006e8:	429a      	cmp	r2, r3
 80006ea:	d113      	bne.n	8000714 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80006ec:	4b0b      	ldr	r3, [pc, #44]	@ (800071c <HAL_TIM_Base_MspInit+0x44>)
 80006ee:	69da      	ldr	r2, [r3, #28]
 80006f0:	4b0a      	ldr	r3, [pc, #40]	@ (800071c <HAL_TIM_Base_MspInit+0x44>)
 80006f2:	2101      	movs	r1, #1
 80006f4:	430a      	orrs	r2, r1
 80006f6:	61da      	str	r2, [r3, #28]
 80006f8:	4b08      	ldr	r3, [pc, #32]	@ (800071c <HAL_TIM_Base_MspInit+0x44>)
 80006fa:	69db      	ldr	r3, [r3, #28]
 80006fc:	2201      	movs	r2, #1
 80006fe:	4013      	ands	r3, r2
 8000700:	60fb      	str	r3, [r7, #12]
 8000702:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000704:	2200      	movs	r2, #0
 8000706:	2100      	movs	r1, #0
 8000708:	200f      	movs	r0, #15
 800070a:	f000 fad5 	bl	8000cb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800070e:	200f      	movs	r0, #15
 8000710:	f000 fae7 	bl	8000ce2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000714:	46c0      	nop			@ (mov r8, r8)
 8000716:	46bd      	mov	sp, r7
 8000718:	b004      	add	sp, #16
 800071a:	bd80      	pop	{r7, pc}
 800071c:	40021000 	.word	0x40021000

08000720 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000720:	b590      	push	{r4, r7, lr}
 8000722:	b08d      	sub	sp, #52	@ 0x34
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000728:	241c      	movs	r4, #28
 800072a:	193b      	adds	r3, r7, r4
 800072c:	0018      	movs	r0, r3
 800072e:	2314      	movs	r3, #20
 8000730:	001a      	movs	r2, r3
 8000732:	2100      	movs	r1, #0
 8000734:	f003 f91a 	bl	800396c <memset>
  if(huart->Instance==USART2)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a67      	ldr	r2, [pc, #412]	@ (80008dc <HAL_UART_MspInit+0x1bc>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d000      	beq.n	8000744 <HAL_UART_MspInit+0x24>
 8000742:	e087      	b.n	8000854 <HAL_UART_MspInit+0x134>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000744:	4b66      	ldr	r3, [pc, #408]	@ (80008e0 <HAL_UART_MspInit+0x1c0>)
 8000746:	69da      	ldr	r2, [r3, #28]
 8000748:	4b65      	ldr	r3, [pc, #404]	@ (80008e0 <HAL_UART_MspInit+0x1c0>)
 800074a:	2180      	movs	r1, #128	@ 0x80
 800074c:	0289      	lsls	r1, r1, #10
 800074e:	430a      	orrs	r2, r1
 8000750:	61da      	str	r2, [r3, #28]
 8000752:	4b63      	ldr	r3, [pc, #396]	@ (80008e0 <HAL_UART_MspInit+0x1c0>)
 8000754:	69da      	ldr	r2, [r3, #28]
 8000756:	2380      	movs	r3, #128	@ 0x80
 8000758:	029b      	lsls	r3, r3, #10
 800075a:	4013      	ands	r3, r2
 800075c:	61bb      	str	r3, [r7, #24]
 800075e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000760:	4b5f      	ldr	r3, [pc, #380]	@ (80008e0 <HAL_UART_MspInit+0x1c0>)
 8000762:	695a      	ldr	r2, [r3, #20]
 8000764:	4b5e      	ldr	r3, [pc, #376]	@ (80008e0 <HAL_UART_MspInit+0x1c0>)
 8000766:	2180      	movs	r1, #128	@ 0x80
 8000768:	0289      	lsls	r1, r1, #10
 800076a:	430a      	orrs	r2, r1
 800076c:	615a      	str	r2, [r3, #20]
 800076e:	4b5c      	ldr	r3, [pc, #368]	@ (80008e0 <HAL_UART_MspInit+0x1c0>)
 8000770:	695a      	ldr	r2, [r3, #20]
 8000772:	2380      	movs	r3, #128	@ 0x80
 8000774:	029b      	lsls	r3, r3, #10
 8000776:	4013      	ands	r3, r2
 8000778:	617b      	str	r3, [r7, #20]
 800077a:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800077c:	0021      	movs	r1, r4
 800077e:	187b      	adds	r3, r7, r1
 8000780:	220c      	movs	r2, #12
 8000782:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2202      	movs	r2, #2
 8000788:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078a:	187b      	adds	r3, r7, r1
 800078c:	2200      	movs	r2, #0
 800078e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000790:	187b      	adds	r3, r7, r1
 8000792:	2203      	movs	r2, #3
 8000794:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000796:	187b      	adds	r3, r7, r1
 8000798:	2201      	movs	r2, #1
 800079a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079c:	187a      	adds	r2, r7, r1
 800079e:	2390      	movs	r3, #144	@ 0x90
 80007a0:	05db      	lsls	r3, r3, #23
 80007a2:	0011      	movs	r1, r2
 80007a4:	0018      	movs	r0, r3
 80007a6:	f000 fc3d 	bl	8001024 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 80007aa:	4b4e      	ldr	r3, [pc, #312]	@ (80008e4 <HAL_UART_MspInit+0x1c4>)
 80007ac:	4a4e      	ldr	r2, [pc, #312]	@ (80008e8 <HAL_UART_MspInit+0x1c8>)
 80007ae:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80007b0:	4b4c      	ldr	r3, [pc, #304]	@ (80008e4 <HAL_UART_MspInit+0x1c4>)
 80007b2:	2210      	movs	r2, #16
 80007b4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80007b6:	4b4b      	ldr	r3, [pc, #300]	@ (80008e4 <HAL_UART_MspInit+0x1c4>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80007bc:	4b49      	ldr	r3, [pc, #292]	@ (80008e4 <HAL_UART_MspInit+0x1c4>)
 80007be:	2280      	movs	r2, #128	@ 0x80
 80007c0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80007c2:	4b48      	ldr	r3, [pc, #288]	@ (80008e4 <HAL_UART_MspInit+0x1c4>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80007c8:	4b46      	ldr	r3, [pc, #280]	@ (80008e4 <HAL_UART_MspInit+0x1c4>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80007ce:	4b45      	ldr	r3, [pc, #276]	@ (80008e4 <HAL_UART_MspInit+0x1c4>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80007d4:	4b43      	ldr	r3, [pc, #268]	@ (80008e4 <HAL_UART_MspInit+0x1c4>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80007da:	4b42      	ldr	r3, [pc, #264]	@ (80008e4 <HAL_UART_MspInit+0x1c4>)
 80007dc:	0018      	movs	r0, r3
 80007de:	f000 fa9d 	bl	8000d1c <HAL_DMA_Init>
 80007e2:	1e03      	subs	r3, r0, #0
 80007e4:	d001      	beq.n	80007ea <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80007e6:	f7ff ff4d 	bl	8000684 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	4a3d      	ldr	r2, [pc, #244]	@ (80008e4 <HAL_UART_MspInit+0x1c4>)
 80007ee:	671a      	str	r2, [r3, #112]	@ 0x70
 80007f0:	4b3c      	ldr	r3, [pc, #240]	@ (80008e4 <HAL_UART_MspInit+0x1c4>)
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 80007f6:	4b3d      	ldr	r3, [pc, #244]	@ (80008ec <HAL_UART_MspInit+0x1cc>)
 80007f8:	4a3d      	ldr	r2, [pc, #244]	@ (80008f0 <HAL_UART_MspInit+0x1d0>)
 80007fa:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007fc:	4b3b      	ldr	r3, [pc, #236]	@ (80008ec <HAL_UART_MspInit+0x1cc>)
 80007fe:	2200      	movs	r2, #0
 8000800:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000802:	4b3a      	ldr	r3, [pc, #232]	@ (80008ec <HAL_UART_MspInit+0x1cc>)
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000808:	4b38      	ldr	r3, [pc, #224]	@ (80008ec <HAL_UART_MspInit+0x1cc>)
 800080a:	2280      	movs	r2, #128	@ 0x80
 800080c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800080e:	4b37      	ldr	r3, [pc, #220]	@ (80008ec <HAL_UART_MspInit+0x1cc>)
 8000810:	2200      	movs	r2, #0
 8000812:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000814:	4b35      	ldr	r3, [pc, #212]	@ (80008ec <HAL_UART_MspInit+0x1cc>)
 8000816:	2200      	movs	r2, #0
 8000818:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800081a:	4b34      	ldr	r3, [pc, #208]	@ (80008ec <HAL_UART_MspInit+0x1cc>)
 800081c:	2200      	movs	r2, #0
 800081e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000820:	4b32      	ldr	r3, [pc, #200]	@ (80008ec <HAL_UART_MspInit+0x1cc>)
 8000822:	2200      	movs	r2, #0
 8000824:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000826:	4b31      	ldr	r3, [pc, #196]	@ (80008ec <HAL_UART_MspInit+0x1cc>)
 8000828:	0018      	movs	r0, r3
 800082a:	f000 fa77 	bl	8000d1c <HAL_DMA_Init>
 800082e:	1e03      	subs	r3, r0, #0
 8000830:	d001      	beq.n	8000836 <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 8000832:	f7ff ff27 	bl	8000684 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	4a2c      	ldr	r2, [pc, #176]	@ (80008ec <HAL_UART_MspInit+0x1cc>)
 800083a:	675a      	str	r2, [r3, #116]	@ 0x74
 800083c:	4b2b      	ldr	r3, [pc, #172]	@ (80008ec <HAL_UART_MspInit+0x1cc>)
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000842:	2200      	movs	r2, #0
 8000844:	2100      	movs	r1, #0
 8000846:	201c      	movs	r0, #28
 8000848:	f000 fa36 	bl	8000cb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800084c:	201c      	movs	r0, #28
 800084e:	f000 fa48 	bl	8000ce2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000852:	e03f      	b.n	80008d4 <HAL_UART_MspInit+0x1b4>
  else if(huart->Instance==USART3)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4a26      	ldr	r2, [pc, #152]	@ (80008f4 <HAL_UART_MspInit+0x1d4>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d13a      	bne.n	80008d4 <HAL_UART_MspInit+0x1b4>
    __HAL_RCC_USART3_CLK_ENABLE();
 800085e:	4b20      	ldr	r3, [pc, #128]	@ (80008e0 <HAL_UART_MspInit+0x1c0>)
 8000860:	69da      	ldr	r2, [r3, #28]
 8000862:	4b1f      	ldr	r3, [pc, #124]	@ (80008e0 <HAL_UART_MspInit+0x1c0>)
 8000864:	2180      	movs	r1, #128	@ 0x80
 8000866:	02c9      	lsls	r1, r1, #11
 8000868:	430a      	orrs	r2, r1
 800086a:	61da      	str	r2, [r3, #28]
 800086c:	4b1c      	ldr	r3, [pc, #112]	@ (80008e0 <HAL_UART_MspInit+0x1c0>)
 800086e:	69da      	ldr	r2, [r3, #28]
 8000870:	2380      	movs	r3, #128	@ 0x80
 8000872:	02db      	lsls	r3, r3, #11
 8000874:	4013      	ands	r3, r2
 8000876:	613b      	str	r3, [r7, #16]
 8000878:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800087a:	4b19      	ldr	r3, [pc, #100]	@ (80008e0 <HAL_UART_MspInit+0x1c0>)
 800087c:	695a      	ldr	r2, [r3, #20]
 800087e:	4b18      	ldr	r3, [pc, #96]	@ (80008e0 <HAL_UART_MspInit+0x1c0>)
 8000880:	2180      	movs	r1, #128	@ 0x80
 8000882:	02c9      	lsls	r1, r1, #11
 8000884:	430a      	orrs	r2, r1
 8000886:	615a      	str	r2, [r3, #20]
 8000888:	4b15      	ldr	r3, [pc, #84]	@ (80008e0 <HAL_UART_MspInit+0x1c0>)
 800088a:	695a      	ldr	r2, [r3, #20]
 800088c:	2380      	movs	r3, #128	@ 0x80
 800088e:	02db      	lsls	r3, r3, #11
 8000890:	4013      	ands	r3, r2
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000896:	211c      	movs	r1, #28
 8000898:	187b      	adds	r3, r7, r1
 800089a:	22c0      	movs	r2, #192	@ 0xc0
 800089c:	0112      	lsls	r2, r2, #4
 800089e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	2202      	movs	r2, #2
 80008a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	2203      	movs	r2, #3
 80008b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 80008b2:	187b      	adds	r3, r7, r1
 80008b4:	2204      	movs	r2, #4
 80008b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	4a0f      	ldr	r2, [pc, #60]	@ (80008f8 <HAL_UART_MspInit+0x1d8>)
 80008bc:	0019      	movs	r1, r3
 80008be:	0010      	movs	r0, r2
 80008c0:	f000 fbb0 	bl	8001024 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_IRQn, 0, 0);
 80008c4:	2200      	movs	r2, #0
 80008c6:	2100      	movs	r1, #0
 80008c8:	201d      	movs	r0, #29
 80008ca:	f000 f9f5 	bl	8000cb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 80008ce:	201d      	movs	r0, #29
 80008d0:	f000 fa07 	bl	8000ce2 <HAL_NVIC_EnableIRQ>
}
 80008d4:	46c0      	nop			@ (mov r8, r8)
 80008d6:	46bd      	mov	sp, r7
 80008d8:	b00d      	add	sp, #52	@ 0x34
 80008da:	bd90      	pop	{r4, r7, pc}
 80008dc:	40004400 	.word	0x40004400
 80008e0:	40021000 	.word	0x40021000
 80008e4:	200001d0 	.word	0x200001d0
 80008e8:	40020044 	.word	0x40020044
 80008ec:	20000214 	.word	0x20000214
 80008f0:	40020058 	.word	0x40020058
 80008f4:	40004800 	.word	0x40004800
 80008f8:	48000400 	.word	0x48000400

080008fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000900:	46c0      	nop			@ (mov r8, r8)
 8000902:	e7fd      	b.n	8000900 <NMI_Handler+0x4>

08000904 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000908:	46c0      	nop			@ (mov r8, r8)
 800090a:	e7fd      	b.n	8000908 <HardFault_Handler+0x4>

0800090c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000910:	46c0      	nop			@ (mov r8, r8)
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}

08000916 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800091a:	46c0      	nop			@ (mov r8, r8)
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}

08000920 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000924:	f000 f900 	bl	8000b28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000928:	46c0      	nop			@ (mov r8, r8)
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
	...

08000930 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000934:	4b05      	ldr	r3, [pc, #20]	@ (800094c <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 8000936:	0018      	movs	r0, r3
 8000938:	f000 fab5 	bl	8000ea6 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800093c:	4b04      	ldr	r3, [pc, #16]	@ (8000950 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 800093e:	0018      	movs	r0, r3
 8000940:	f000 fab1 	bl	8000ea6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8000944:	46c0      	nop			@ (mov r8, r8)
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	46c0      	nop			@ (mov r8, r8)
 800094c:	200001d0 	.word	0x200001d0
 8000950:	20000214 	.word	0x20000214

08000954 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000958:	4b03      	ldr	r3, [pc, #12]	@ (8000968 <TIM2_IRQHandler+0x14>)
 800095a:	0018      	movs	r0, r3
 800095c:	f001 fb94 	bl	8002088 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000960:	46c0      	nop			@ (mov r8, r8)
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	46c0      	nop			@ (mov r8, r8)
 8000968:	20000078 	.word	0x20000078

0800096c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000970:	4b03      	ldr	r3, [pc, #12]	@ (8000980 <USART2_IRQHandler+0x14>)
 8000972:	0018      	movs	r0, r3
 8000974:	f002 f8dc 	bl	8002b30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000978:	46c0      	nop			@ (mov r8, r8)
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	46c0      	nop			@ (mov r8, r8)
 8000980:	200000c0 	.word	0x200000c0

08000984 <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 global interrupts.
  */
void USART3_4_IRQHandler(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000988:	4b03      	ldr	r3, [pc, #12]	@ (8000998 <USART3_4_IRQHandler+0x14>)
 800098a:	0018      	movs	r0, r3
 800098c:	f002 f8d0 	bl	8002b30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 8000990:	46c0      	nop			@ (mov r8, r8)
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	46c0      	nop			@ (mov r8, r8)
 8000998:	20000148 	.word	0x20000148

0800099c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a4:	4a14      	ldr	r2, [pc, #80]	@ (80009f8 <_sbrk+0x5c>)
 80009a6:	4b15      	ldr	r3, [pc, #84]	@ (80009fc <_sbrk+0x60>)
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b0:	4b13      	ldr	r3, [pc, #76]	@ (8000a00 <_sbrk+0x64>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d102      	bne.n	80009be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009b8:	4b11      	ldr	r3, [pc, #68]	@ (8000a00 <_sbrk+0x64>)
 80009ba:	4a12      	ldr	r2, [pc, #72]	@ (8000a04 <_sbrk+0x68>)
 80009bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009be:	4b10      	ldr	r3, [pc, #64]	@ (8000a00 <_sbrk+0x64>)
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	18d3      	adds	r3, r2, r3
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	429a      	cmp	r2, r3
 80009ca:	d207      	bcs.n	80009dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009cc:	f002 ffd6 	bl	800397c <__errno>
 80009d0:	0003      	movs	r3, r0
 80009d2:	220c      	movs	r2, #12
 80009d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009d6:	2301      	movs	r3, #1
 80009d8:	425b      	negs	r3, r3
 80009da:	e009      	b.n	80009f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009dc:	4b08      	ldr	r3, [pc, #32]	@ (8000a00 <_sbrk+0x64>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009e2:	4b07      	ldr	r3, [pc, #28]	@ (8000a00 <_sbrk+0x64>)
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	18d2      	adds	r2, r2, r3
 80009ea:	4b05      	ldr	r3, [pc, #20]	@ (8000a00 <_sbrk+0x64>)
 80009ec:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80009ee:	68fb      	ldr	r3, [r7, #12]
}
 80009f0:	0018      	movs	r0, r3
 80009f2:	46bd      	mov	sp, r7
 80009f4:	b006      	add	sp, #24
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	20004000 	.word	0x20004000
 80009fc:	00000400 	.word	0x00000400
 8000a00:	20000258 	.word	0x20000258
 8000a04:	200003b0 	.word	0x200003b0

08000a08 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000a0c:	46c0      	nop			@ (mov r8, r8)
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
	...

08000a14 <HAL_TIM_PeriodElapsedCallback>:
#include "main.h"

uint8_t g_timer_ms_1000 = DISABLE;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	2380      	movs	r3, #128	@ 0x80
 8000a22:	05db      	lsls	r3, r3, #23
 8000a24:	429a      	cmp	r2, r3
 8000a26:	d106      	bne.n	8000a36 <HAL_TIM_PeriodElapsedCallback+0x22>
    {
        if(g_timer_ms_1000 == DISABLE)
 8000a28:	4b05      	ldr	r3, [pc, #20]	@ (8000a40 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d102      	bne.n	8000a36 <HAL_TIM_PeriodElapsedCallback+0x22>
        {
            g_timer_ms_1000 = ENABLE;
 8000a30:	4b03      	ldr	r3, [pc, #12]	@ (8000a40 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000a32:	2201      	movs	r2, #1
 8000a34:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000a36:	46c0      	nop			@ (mov r8, r8)
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	b002      	add	sp, #8
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	46c0      	nop			@ (mov r8, r8)
 8000a40:	2000025c 	.word	0x2000025c

08000a44 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a44:	480d      	ldr	r0, [pc, #52]	@ (8000a7c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a46:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a48:	f7ff ffde 	bl	8000a08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a4c:	480c      	ldr	r0, [pc, #48]	@ (8000a80 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a4e:	490d      	ldr	r1, [pc, #52]	@ (8000a84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a50:	4a0d      	ldr	r2, [pc, #52]	@ (8000a88 <LoopForever+0xe>)
  movs r3, #0
 8000a52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a54:	e002      	b.n	8000a5c <LoopCopyDataInit>

08000a56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a5a:	3304      	adds	r3, #4

08000a5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a60:	d3f9      	bcc.n	8000a56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a62:	4a0a      	ldr	r2, [pc, #40]	@ (8000a8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a64:	4c0a      	ldr	r4, [pc, #40]	@ (8000a90 <LoopForever+0x16>)
  movs r3, #0
 8000a66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a68:	e001      	b.n	8000a6e <LoopFillZerobss>

08000a6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a6c:	3204      	adds	r2, #4

08000a6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a70:	d3fb      	bcc.n	8000a6a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a72:	f002 ff89 	bl	8003988 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a76:	f7ff fbe5 	bl	8000244 <main>

08000a7a <LoopForever>:

LoopForever:
    b LoopForever
 8000a7a:	e7fe      	b.n	8000a7a <LoopForever>
  ldr   r0, =_estack
 8000a7c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000a80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a84:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a88:	0800430c 	.word	0x0800430c
  ldr r2, =_sbss
 8000a8c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a90:	200003ac 	.word	0x200003ac

08000a94 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a94:	e7fe      	b.n	8000a94 <ADC1_COMP_IRQHandler>
	...

08000a98 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a9c:	4b07      	ldr	r3, [pc, #28]	@ (8000abc <HAL_Init+0x24>)
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <HAL_Init+0x24>)
 8000aa2:	2110      	movs	r1, #16
 8000aa4:	430a      	orrs	r2, r1
 8000aa6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000aa8:	2003      	movs	r0, #3
 8000aaa:	f000 f809 	bl	8000ac0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000aae:	f7ff fdef 	bl	8000690 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ab2:	2300      	movs	r3, #0
}
 8000ab4:	0018      	movs	r0, r3
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	46c0      	nop			@ (mov r8, r8)
 8000abc:	40022000 	.word	0x40022000

08000ac0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ac0:	b590      	push	{r4, r7, lr}
 8000ac2:	b083      	sub	sp, #12
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ac8:	4b14      	ldr	r3, [pc, #80]	@ (8000b1c <HAL_InitTick+0x5c>)
 8000aca:	681c      	ldr	r4, [r3, #0]
 8000acc:	4b14      	ldr	r3, [pc, #80]	@ (8000b20 <HAL_InitTick+0x60>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	0019      	movs	r1, r3
 8000ad2:	23fa      	movs	r3, #250	@ 0xfa
 8000ad4:	0098      	lsls	r0, r3, #2
 8000ad6:	f7ff fb29 	bl	800012c <__udivsi3>
 8000ada:	0003      	movs	r3, r0
 8000adc:	0019      	movs	r1, r3
 8000ade:	0020      	movs	r0, r4
 8000ae0:	f7ff fb24 	bl	800012c <__udivsi3>
 8000ae4:	0003      	movs	r3, r0
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f000 f90b 	bl	8000d02 <HAL_SYSTICK_Config>
 8000aec:	1e03      	subs	r3, r0, #0
 8000aee:	d001      	beq.n	8000af4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000af0:	2301      	movs	r3, #1
 8000af2:	e00f      	b.n	8000b14 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2b03      	cmp	r3, #3
 8000af8:	d80b      	bhi.n	8000b12 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000afa:	6879      	ldr	r1, [r7, #4]
 8000afc:	2301      	movs	r3, #1
 8000afe:	425b      	negs	r3, r3
 8000b00:	2200      	movs	r2, #0
 8000b02:	0018      	movs	r0, r3
 8000b04:	f000 f8d8 	bl	8000cb8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b08:	4b06      	ldr	r3, [pc, #24]	@ (8000b24 <HAL_InitTick+0x64>)
 8000b0a:	687a      	ldr	r2, [r7, #4]
 8000b0c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	e000      	b.n	8000b14 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000b12:	2301      	movs	r3, #1
}
 8000b14:	0018      	movs	r0, r3
 8000b16:	46bd      	mov	sp, r7
 8000b18:	b003      	add	sp, #12
 8000b1a:	bd90      	pop	{r4, r7, pc}
 8000b1c:	20000000 	.word	0x20000000
 8000b20:	20000008 	.word	0x20000008
 8000b24:	20000004 	.word	0x20000004

08000b28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b2c:	4b05      	ldr	r3, [pc, #20]	@ (8000b44 <HAL_IncTick+0x1c>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	001a      	movs	r2, r3
 8000b32:	4b05      	ldr	r3, [pc, #20]	@ (8000b48 <HAL_IncTick+0x20>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	18d2      	adds	r2, r2, r3
 8000b38:	4b03      	ldr	r3, [pc, #12]	@ (8000b48 <HAL_IncTick+0x20>)
 8000b3a:	601a      	str	r2, [r3, #0]
}
 8000b3c:	46c0      	nop			@ (mov r8, r8)
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	46c0      	nop			@ (mov r8, r8)
 8000b44:	20000008 	.word	0x20000008
 8000b48:	20000260 	.word	0x20000260

08000b4c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b50:	4b02      	ldr	r3, [pc, #8]	@ (8000b5c <HAL_GetTick+0x10>)
 8000b52:	681b      	ldr	r3, [r3, #0]
}
 8000b54:	0018      	movs	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	46c0      	nop			@ (mov r8, r8)
 8000b5c:	20000260 	.word	0x20000260

08000b60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	0002      	movs	r2, r0
 8000b68:	1dfb      	adds	r3, r7, #7
 8000b6a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b6c:	1dfb      	adds	r3, r7, #7
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b72:	d809      	bhi.n	8000b88 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b74:	1dfb      	adds	r3, r7, #7
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	001a      	movs	r2, r3
 8000b7a:	231f      	movs	r3, #31
 8000b7c:	401a      	ands	r2, r3
 8000b7e:	4b04      	ldr	r3, [pc, #16]	@ (8000b90 <__NVIC_EnableIRQ+0x30>)
 8000b80:	2101      	movs	r1, #1
 8000b82:	4091      	lsls	r1, r2
 8000b84:	000a      	movs	r2, r1
 8000b86:	601a      	str	r2, [r3, #0]
  }
}
 8000b88:	46c0      	nop			@ (mov r8, r8)
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	b002      	add	sp, #8
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	e000e100 	.word	0xe000e100

08000b94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b94:	b590      	push	{r4, r7, lr}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	0002      	movs	r2, r0
 8000b9c:	6039      	str	r1, [r7, #0]
 8000b9e:	1dfb      	adds	r3, r7, #7
 8000ba0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ba2:	1dfb      	adds	r3, r7, #7
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ba8:	d828      	bhi.n	8000bfc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000baa:	4a2f      	ldr	r2, [pc, #188]	@ (8000c68 <__NVIC_SetPriority+0xd4>)
 8000bac:	1dfb      	adds	r3, r7, #7
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	b25b      	sxtb	r3, r3
 8000bb2:	089b      	lsrs	r3, r3, #2
 8000bb4:	33c0      	adds	r3, #192	@ 0xc0
 8000bb6:	009b      	lsls	r3, r3, #2
 8000bb8:	589b      	ldr	r3, [r3, r2]
 8000bba:	1dfa      	adds	r2, r7, #7
 8000bbc:	7812      	ldrb	r2, [r2, #0]
 8000bbe:	0011      	movs	r1, r2
 8000bc0:	2203      	movs	r2, #3
 8000bc2:	400a      	ands	r2, r1
 8000bc4:	00d2      	lsls	r2, r2, #3
 8000bc6:	21ff      	movs	r1, #255	@ 0xff
 8000bc8:	4091      	lsls	r1, r2
 8000bca:	000a      	movs	r2, r1
 8000bcc:	43d2      	mvns	r2, r2
 8000bce:	401a      	ands	r2, r3
 8000bd0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	019b      	lsls	r3, r3, #6
 8000bd6:	22ff      	movs	r2, #255	@ 0xff
 8000bd8:	401a      	ands	r2, r3
 8000bda:	1dfb      	adds	r3, r7, #7
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	0018      	movs	r0, r3
 8000be0:	2303      	movs	r3, #3
 8000be2:	4003      	ands	r3, r0
 8000be4:	00db      	lsls	r3, r3, #3
 8000be6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000be8:	481f      	ldr	r0, [pc, #124]	@ (8000c68 <__NVIC_SetPriority+0xd4>)
 8000bea:	1dfb      	adds	r3, r7, #7
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	b25b      	sxtb	r3, r3
 8000bf0:	089b      	lsrs	r3, r3, #2
 8000bf2:	430a      	orrs	r2, r1
 8000bf4:	33c0      	adds	r3, #192	@ 0xc0
 8000bf6:	009b      	lsls	r3, r3, #2
 8000bf8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000bfa:	e031      	b.n	8000c60 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bfc:	4a1b      	ldr	r2, [pc, #108]	@ (8000c6c <__NVIC_SetPriority+0xd8>)
 8000bfe:	1dfb      	adds	r3, r7, #7
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	0019      	movs	r1, r3
 8000c04:	230f      	movs	r3, #15
 8000c06:	400b      	ands	r3, r1
 8000c08:	3b08      	subs	r3, #8
 8000c0a:	089b      	lsrs	r3, r3, #2
 8000c0c:	3306      	adds	r3, #6
 8000c0e:	009b      	lsls	r3, r3, #2
 8000c10:	18d3      	adds	r3, r2, r3
 8000c12:	3304      	adds	r3, #4
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	1dfa      	adds	r2, r7, #7
 8000c18:	7812      	ldrb	r2, [r2, #0]
 8000c1a:	0011      	movs	r1, r2
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	400a      	ands	r2, r1
 8000c20:	00d2      	lsls	r2, r2, #3
 8000c22:	21ff      	movs	r1, #255	@ 0xff
 8000c24:	4091      	lsls	r1, r2
 8000c26:	000a      	movs	r2, r1
 8000c28:	43d2      	mvns	r2, r2
 8000c2a:	401a      	ands	r2, r3
 8000c2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	019b      	lsls	r3, r3, #6
 8000c32:	22ff      	movs	r2, #255	@ 0xff
 8000c34:	401a      	ands	r2, r3
 8000c36:	1dfb      	adds	r3, r7, #7
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	4003      	ands	r3, r0
 8000c40:	00db      	lsls	r3, r3, #3
 8000c42:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c44:	4809      	ldr	r0, [pc, #36]	@ (8000c6c <__NVIC_SetPriority+0xd8>)
 8000c46:	1dfb      	adds	r3, r7, #7
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	001c      	movs	r4, r3
 8000c4c:	230f      	movs	r3, #15
 8000c4e:	4023      	ands	r3, r4
 8000c50:	3b08      	subs	r3, #8
 8000c52:	089b      	lsrs	r3, r3, #2
 8000c54:	430a      	orrs	r2, r1
 8000c56:	3306      	adds	r3, #6
 8000c58:	009b      	lsls	r3, r3, #2
 8000c5a:	18c3      	adds	r3, r0, r3
 8000c5c:	3304      	adds	r3, #4
 8000c5e:	601a      	str	r2, [r3, #0]
}
 8000c60:	46c0      	nop			@ (mov r8, r8)
 8000c62:	46bd      	mov	sp, r7
 8000c64:	b003      	add	sp, #12
 8000c66:	bd90      	pop	{r4, r7, pc}
 8000c68:	e000e100 	.word	0xe000e100
 8000c6c:	e000ed00 	.word	0xe000ed00

08000c70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	1e5a      	subs	r2, r3, #1
 8000c7c:	2380      	movs	r3, #128	@ 0x80
 8000c7e:	045b      	lsls	r3, r3, #17
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d301      	bcc.n	8000c88 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c84:	2301      	movs	r3, #1
 8000c86:	e010      	b.n	8000caa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c88:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb4 <SysTick_Config+0x44>)
 8000c8a:	687a      	ldr	r2, [r7, #4]
 8000c8c:	3a01      	subs	r2, #1
 8000c8e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c90:	2301      	movs	r3, #1
 8000c92:	425b      	negs	r3, r3
 8000c94:	2103      	movs	r1, #3
 8000c96:	0018      	movs	r0, r3
 8000c98:	f7ff ff7c 	bl	8000b94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c9c:	4b05      	ldr	r3, [pc, #20]	@ (8000cb4 <SysTick_Config+0x44>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ca2:	4b04      	ldr	r3, [pc, #16]	@ (8000cb4 <SysTick_Config+0x44>)
 8000ca4:	2207      	movs	r2, #7
 8000ca6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	0018      	movs	r0, r3
 8000cac:	46bd      	mov	sp, r7
 8000cae:	b002      	add	sp, #8
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	46c0      	nop			@ (mov r8, r8)
 8000cb4:	e000e010 	.word	0xe000e010

08000cb8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	60b9      	str	r1, [r7, #8]
 8000cc0:	607a      	str	r2, [r7, #4]
 8000cc2:	210f      	movs	r1, #15
 8000cc4:	187b      	adds	r3, r7, r1
 8000cc6:	1c02      	adds	r2, r0, #0
 8000cc8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000cca:	68ba      	ldr	r2, [r7, #8]
 8000ccc:	187b      	adds	r3, r7, r1
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	b25b      	sxtb	r3, r3
 8000cd2:	0011      	movs	r1, r2
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	f7ff ff5d 	bl	8000b94 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000cda:	46c0      	nop			@ (mov r8, r8)
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	b004      	add	sp, #16
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b082      	sub	sp, #8
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	0002      	movs	r2, r0
 8000cea:	1dfb      	adds	r3, r7, #7
 8000cec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cee:	1dfb      	adds	r3, r7, #7
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	b25b      	sxtb	r3, r3
 8000cf4:	0018      	movs	r0, r3
 8000cf6:	f7ff ff33 	bl	8000b60 <__NVIC_EnableIRQ>
}
 8000cfa:	46c0      	nop			@ (mov r8, r8)
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	b002      	add	sp, #8
 8000d00:	bd80      	pop	{r7, pc}

08000d02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d02:	b580      	push	{r7, lr}
 8000d04:	b082      	sub	sp, #8
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	f7ff ffaf 	bl	8000c70 <SysTick_Config>
 8000d12:	0003      	movs	r3, r0
}
 8000d14:	0018      	movs	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	b002      	add	sp, #8
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000d24:	2300      	movs	r3, #0
 8000d26:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d101      	bne.n	8000d32 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e036      	b.n	8000da0 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2221      	movs	r2, #33	@ 0x21
 8000d36:	2102      	movs	r1, #2
 8000d38:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	4a18      	ldr	r2, [pc, #96]	@ (8000da8 <HAL_DMA_Init+0x8c>)
 8000d46:	4013      	ands	r3, r2
 8000d48:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000d52:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	695b      	ldr	r3, [r3, #20]
 8000d64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	69db      	ldr	r3, [r3, #28]
 8000d70:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000d72:	68fa      	ldr	r2, [r7, #12]
 8000d74:	4313      	orrs	r3, r2
 8000d76:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	68fa      	ldr	r2, [r7, #12]
 8000d7e:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	0018      	movs	r0, r3
 8000d84:	f000 f932 	bl	8000fec <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2221      	movs	r2, #33	@ 0x21
 8000d92:	2101      	movs	r1, #1
 8000d94:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2220      	movs	r2, #32
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000d9e:	2300      	movs	r3, #0
}
 8000da0:	0018      	movs	r0, r3
 8000da2:	46bd      	mov	sp, r7
 8000da4:	b004      	add	sp, #16
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	ffffc00f 	.word	0xffffc00f

08000dac <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2221      	movs	r2, #33	@ 0x21
 8000db8:	5c9b      	ldrb	r3, [r3, r2]
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	2b02      	cmp	r3, #2
 8000dbe:	d008      	beq.n	8000dd2 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2204      	movs	r2, #4
 8000dc4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2220      	movs	r2, #32
 8000dca:	2100      	movs	r1, #0
 8000dcc:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e020      	b.n	8000e14 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	210e      	movs	r1, #14
 8000dde:	438a      	bics	r2, r1
 8000de0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	2101      	movs	r1, #1
 8000dee:	438a      	bics	r2, r1
 8000df0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000dfa:	2101      	movs	r1, #1
 8000dfc:	4091      	lsls	r1, r2
 8000dfe:	000a      	movs	r2, r1
 8000e00:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	2221      	movs	r2, #33	@ 0x21
 8000e06:	2101      	movs	r1, #1
 8000e08:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2220      	movs	r2, #32
 8000e0e:	2100      	movs	r1, #0
 8000e10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000e12:	2300      	movs	r3, #0
}
 8000e14:	0018      	movs	r0, r3
 8000e16:	46bd      	mov	sp, r7
 8000e18:	b002      	add	sp, #8
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e24:	210f      	movs	r1, #15
 8000e26:	187b      	adds	r3, r7, r1
 8000e28:	2200      	movs	r2, #0
 8000e2a:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2221      	movs	r2, #33	@ 0x21
 8000e30:	5c9b      	ldrb	r3, [r3, r2]
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	2b02      	cmp	r3, #2
 8000e36:	d006      	beq.n	8000e46 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2204      	movs	r2, #4
 8000e3c:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8000e3e:	187b      	adds	r3, r7, r1
 8000e40:	2201      	movs	r2, #1
 8000e42:	701a      	strb	r2, [r3, #0]
 8000e44:	e028      	b.n	8000e98 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	210e      	movs	r1, #14
 8000e52:	438a      	bics	r2, r1
 8000e54:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2101      	movs	r1, #1
 8000e62:	438a      	bics	r2, r1
 8000e64:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e6e:	2101      	movs	r1, #1
 8000e70:	4091      	lsls	r1, r2
 8000e72:	000a      	movs	r2, r1
 8000e74:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2221      	movs	r2, #33	@ 0x21
 8000e7a:	2101      	movs	r1, #1
 8000e7c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2220      	movs	r2, #32
 8000e82:	2100      	movs	r1, #0
 8000e84:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d004      	beq.n	8000e98 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	0010      	movs	r0, r2
 8000e96:	4798      	blx	r3
    }
  }
  return status;
 8000e98:	230f      	movs	r3, #15
 8000e9a:	18fb      	adds	r3, r7, r3
 8000e9c:	781b      	ldrb	r3, [r3, #0]
}
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	b004      	add	sp, #16
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b084      	sub	sp, #16
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec2:	2204      	movs	r2, #4
 8000ec4:	409a      	lsls	r2, r3
 8000ec6:	0013      	movs	r3, r2
 8000ec8:	68fa      	ldr	r2, [r7, #12]
 8000eca:	4013      	ands	r3, r2
 8000ecc:	d024      	beq.n	8000f18 <HAL_DMA_IRQHandler+0x72>
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	2204      	movs	r2, #4
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	d020      	beq.n	8000f18 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	2220      	movs	r2, #32
 8000ede:	4013      	ands	r3, r2
 8000ee0:	d107      	bne.n	8000ef2 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2104      	movs	r1, #4
 8000eee:	438a      	bics	r2, r1
 8000ef0:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000efa:	2104      	movs	r1, #4
 8000efc:	4091      	lsls	r1, r2
 8000efe:	000a      	movs	r2, r1
 8000f00:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d100      	bne.n	8000f0c <HAL_DMA_IRQHandler+0x66>
 8000f0a:	e06a      	b.n	8000fe2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	0010      	movs	r0, r2
 8000f14:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8000f16:	e064      	b.n	8000fe2 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1c:	2202      	movs	r2, #2
 8000f1e:	409a      	lsls	r2, r3
 8000f20:	0013      	movs	r3, r2
 8000f22:	68fa      	ldr	r2, [r7, #12]
 8000f24:	4013      	ands	r3, r2
 8000f26:	d02b      	beq.n	8000f80 <HAL_DMA_IRQHandler+0xda>
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	2202      	movs	r2, #2
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	d027      	beq.n	8000f80 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2220      	movs	r2, #32
 8000f38:	4013      	ands	r3, r2
 8000f3a:	d10b      	bne.n	8000f54 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	210a      	movs	r1, #10
 8000f48:	438a      	bics	r2, r1
 8000f4a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2221      	movs	r2, #33	@ 0x21
 8000f50:	2101      	movs	r1, #1
 8000f52:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f5c:	2102      	movs	r1, #2
 8000f5e:	4091      	lsls	r1, r2
 8000f60:	000a      	movs	r2, r1
 8000f62:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2220      	movs	r2, #32
 8000f68:	2100      	movs	r1, #0
 8000f6a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d036      	beq.n	8000fe2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f78:	687a      	ldr	r2, [r7, #4]
 8000f7a:	0010      	movs	r0, r2
 8000f7c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8000f7e:	e030      	b.n	8000fe2 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f84:	2208      	movs	r2, #8
 8000f86:	409a      	lsls	r2, r3
 8000f88:	0013      	movs	r3, r2
 8000f8a:	68fa      	ldr	r2, [r7, #12]
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	d028      	beq.n	8000fe2 <HAL_DMA_IRQHandler+0x13c>
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	2208      	movs	r2, #8
 8000f94:	4013      	ands	r3, r2
 8000f96:	d024      	beq.n	8000fe2 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	210e      	movs	r1, #14
 8000fa4:	438a      	bics	r2, r1
 8000fa6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	4091      	lsls	r1, r2
 8000fb4:	000a      	movs	r2, r1
 8000fb6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2201      	movs	r2, #1
 8000fbc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2221      	movs	r2, #33	@ 0x21
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2220      	movs	r2, #32
 8000fca:	2100      	movs	r1, #0
 8000fcc:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d005      	beq.n	8000fe2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	687a      	ldr	r2, [r7, #4]
 8000fdc:	0010      	movs	r0, r2
 8000fde:	4798      	blx	r3
    }
  }
}
 8000fe0:	e7ff      	b.n	8000fe2 <HAL_DMA_IRQHandler+0x13c>
 8000fe2:	46c0      	nop			@ (mov r8, r8)
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	b004      	add	sp, #16
 8000fe8:	bd80      	pop	{r7, pc}
	...

08000fec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a08      	ldr	r2, [pc, #32]	@ (800101c <DMA_CalcBaseAndBitshift+0x30>)
 8000ffa:	4694      	mov	ip, r2
 8000ffc:	4463      	add	r3, ip
 8000ffe:	2114      	movs	r1, #20
 8001000:	0018      	movs	r0, r3
 8001002:	f7ff f893 	bl	800012c <__udivsi3>
 8001006:	0003      	movs	r3, r0
 8001008:	009a      	lsls	r2, r3, #2
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4a03      	ldr	r2, [pc, #12]	@ (8001020 <DMA_CalcBaseAndBitshift+0x34>)
 8001012:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001014:	46c0      	nop			@ (mov r8, r8)
 8001016:	46bd      	mov	sp, r7
 8001018:	b002      	add	sp, #8
 800101a:	bd80      	pop	{r7, pc}
 800101c:	bffdfff8 	.word	0xbffdfff8
 8001020:	40020000 	.word	0x40020000

08001024 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b086      	sub	sp, #24
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001032:	e155      	b.n	80012e0 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2101      	movs	r1, #1
 800103a:	697a      	ldr	r2, [r7, #20]
 800103c:	4091      	lsls	r1, r2
 800103e:	000a      	movs	r2, r1
 8001040:	4013      	ands	r3, r2
 8001042:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d100      	bne.n	800104c <HAL_GPIO_Init+0x28>
 800104a:	e146      	b.n	80012da <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	2203      	movs	r2, #3
 8001052:	4013      	ands	r3, r2
 8001054:	2b01      	cmp	r3, #1
 8001056:	d005      	beq.n	8001064 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	2203      	movs	r2, #3
 800105e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001060:	2b02      	cmp	r3, #2
 8001062:	d130      	bne.n	80010c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	689b      	ldr	r3, [r3, #8]
 8001068:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	2203      	movs	r2, #3
 8001070:	409a      	lsls	r2, r3
 8001072:	0013      	movs	r3, r2
 8001074:	43da      	mvns	r2, r3
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	4013      	ands	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	68da      	ldr	r2, [r3, #12]
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	409a      	lsls	r2, r3
 8001086:	0013      	movs	r3, r2
 8001088:	693a      	ldr	r2, [r7, #16]
 800108a:	4313      	orrs	r3, r2
 800108c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	693a      	ldr	r2, [r7, #16]
 8001092:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800109a:	2201      	movs	r2, #1
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	409a      	lsls	r2, r3
 80010a0:	0013      	movs	r3, r2
 80010a2:	43da      	mvns	r2, r3
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	4013      	ands	r3, r2
 80010a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	091b      	lsrs	r3, r3, #4
 80010b0:	2201      	movs	r2, #1
 80010b2:	401a      	ands	r2, r3
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	409a      	lsls	r2, r3
 80010b8:	0013      	movs	r3, r2
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	4313      	orrs	r3, r2
 80010be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	2203      	movs	r2, #3
 80010cc:	4013      	ands	r3, r2
 80010ce:	2b03      	cmp	r3, #3
 80010d0:	d017      	beq.n	8001102 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	68db      	ldr	r3, [r3, #12]
 80010d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	2203      	movs	r2, #3
 80010de:	409a      	lsls	r2, r3
 80010e0:	0013      	movs	r3, r2
 80010e2:	43da      	mvns	r2, r3
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	4013      	ands	r3, r2
 80010e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	689a      	ldr	r2, [r3, #8]
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	409a      	lsls	r2, r3
 80010f4:	0013      	movs	r3, r2
 80010f6:	693a      	ldr	r2, [r7, #16]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	2203      	movs	r2, #3
 8001108:	4013      	ands	r3, r2
 800110a:	2b02      	cmp	r3, #2
 800110c:	d123      	bne.n	8001156 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	08da      	lsrs	r2, r3, #3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	3208      	adds	r2, #8
 8001116:	0092      	lsls	r2, r2, #2
 8001118:	58d3      	ldr	r3, [r2, r3]
 800111a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	2207      	movs	r2, #7
 8001120:	4013      	ands	r3, r2
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	220f      	movs	r2, #15
 8001126:	409a      	lsls	r2, r3
 8001128:	0013      	movs	r3, r2
 800112a:	43da      	mvns	r2, r3
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	4013      	ands	r3, r2
 8001130:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	691a      	ldr	r2, [r3, #16]
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	2107      	movs	r1, #7
 800113a:	400b      	ands	r3, r1
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	409a      	lsls	r2, r3
 8001140:	0013      	movs	r3, r2
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	4313      	orrs	r3, r2
 8001146:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	08da      	lsrs	r2, r3, #3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	3208      	adds	r2, #8
 8001150:	0092      	lsls	r2, r2, #2
 8001152:	6939      	ldr	r1, [r7, #16]
 8001154:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	2203      	movs	r2, #3
 8001162:	409a      	lsls	r2, r3
 8001164:	0013      	movs	r3, r2
 8001166:	43da      	mvns	r2, r3
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	4013      	ands	r3, r2
 800116c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2203      	movs	r2, #3
 8001174:	401a      	ands	r2, r3
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	409a      	lsls	r2, r3
 800117c:	0013      	movs	r3, r2
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	4313      	orrs	r3, r2
 8001182:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	23c0      	movs	r3, #192	@ 0xc0
 8001190:	029b      	lsls	r3, r3, #10
 8001192:	4013      	ands	r3, r2
 8001194:	d100      	bne.n	8001198 <HAL_GPIO_Init+0x174>
 8001196:	e0a0      	b.n	80012da <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001198:	4b57      	ldr	r3, [pc, #348]	@ (80012f8 <HAL_GPIO_Init+0x2d4>)
 800119a:	699a      	ldr	r2, [r3, #24]
 800119c:	4b56      	ldr	r3, [pc, #344]	@ (80012f8 <HAL_GPIO_Init+0x2d4>)
 800119e:	2101      	movs	r1, #1
 80011a0:	430a      	orrs	r2, r1
 80011a2:	619a      	str	r2, [r3, #24]
 80011a4:	4b54      	ldr	r3, [pc, #336]	@ (80012f8 <HAL_GPIO_Init+0x2d4>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	2201      	movs	r2, #1
 80011aa:	4013      	ands	r3, r2
 80011ac:	60bb      	str	r3, [r7, #8]
 80011ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80011b0:	4a52      	ldr	r2, [pc, #328]	@ (80012fc <HAL_GPIO_Init+0x2d8>)
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	089b      	lsrs	r3, r3, #2
 80011b6:	3302      	adds	r3, #2
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	589b      	ldr	r3, [r3, r2]
 80011bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	2203      	movs	r2, #3
 80011c2:	4013      	ands	r3, r2
 80011c4:	009b      	lsls	r3, r3, #2
 80011c6:	220f      	movs	r2, #15
 80011c8:	409a      	lsls	r2, r3
 80011ca:	0013      	movs	r3, r2
 80011cc:	43da      	mvns	r2, r3
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	4013      	ands	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	2390      	movs	r3, #144	@ 0x90
 80011d8:	05db      	lsls	r3, r3, #23
 80011da:	429a      	cmp	r2, r3
 80011dc:	d019      	beq.n	8001212 <HAL_GPIO_Init+0x1ee>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a47      	ldr	r2, [pc, #284]	@ (8001300 <HAL_GPIO_Init+0x2dc>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d013      	beq.n	800120e <HAL_GPIO_Init+0x1ea>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a46      	ldr	r2, [pc, #280]	@ (8001304 <HAL_GPIO_Init+0x2e0>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d00d      	beq.n	800120a <HAL_GPIO_Init+0x1e6>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a45      	ldr	r2, [pc, #276]	@ (8001308 <HAL_GPIO_Init+0x2e4>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d007      	beq.n	8001206 <HAL_GPIO_Init+0x1e2>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a44      	ldr	r2, [pc, #272]	@ (800130c <HAL_GPIO_Init+0x2e8>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d101      	bne.n	8001202 <HAL_GPIO_Init+0x1de>
 80011fe:	2304      	movs	r3, #4
 8001200:	e008      	b.n	8001214 <HAL_GPIO_Init+0x1f0>
 8001202:	2305      	movs	r3, #5
 8001204:	e006      	b.n	8001214 <HAL_GPIO_Init+0x1f0>
 8001206:	2303      	movs	r3, #3
 8001208:	e004      	b.n	8001214 <HAL_GPIO_Init+0x1f0>
 800120a:	2302      	movs	r3, #2
 800120c:	e002      	b.n	8001214 <HAL_GPIO_Init+0x1f0>
 800120e:	2301      	movs	r3, #1
 8001210:	e000      	b.n	8001214 <HAL_GPIO_Init+0x1f0>
 8001212:	2300      	movs	r3, #0
 8001214:	697a      	ldr	r2, [r7, #20]
 8001216:	2103      	movs	r1, #3
 8001218:	400a      	ands	r2, r1
 800121a:	0092      	lsls	r2, r2, #2
 800121c:	4093      	lsls	r3, r2
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	4313      	orrs	r3, r2
 8001222:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001224:	4935      	ldr	r1, [pc, #212]	@ (80012fc <HAL_GPIO_Init+0x2d8>)
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	089b      	lsrs	r3, r3, #2
 800122a:	3302      	adds	r3, #2
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001232:	4b37      	ldr	r3, [pc, #220]	@ (8001310 <HAL_GPIO_Init+0x2ec>)
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	43da      	mvns	r2, r3
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	4013      	ands	r3, r2
 8001240:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685a      	ldr	r2, [r3, #4]
 8001246:	2380      	movs	r3, #128	@ 0x80
 8001248:	035b      	lsls	r3, r3, #13
 800124a:	4013      	ands	r3, r2
 800124c:	d003      	beq.n	8001256 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	4313      	orrs	r3, r2
 8001254:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001256:	4b2e      	ldr	r3, [pc, #184]	@ (8001310 <HAL_GPIO_Init+0x2ec>)
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800125c:	4b2c      	ldr	r3, [pc, #176]	@ (8001310 <HAL_GPIO_Init+0x2ec>)
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	43da      	mvns	r2, r3
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	4013      	ands	r3, r2
 800126a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685a      	ldr	r2, [r3, #4]
 8001270:	2380      	movs	r3, #128	@ 0x80
 8001272:	039b      	lsls	r3, r3, #14
 8001274:	4013      	ands	r3, r2
 8001276:	d003      	beq.n	8001280 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001278:	693a      	ldr	r2, [r7, #16]
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	4313      	orrs	r3, r2
 800127e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001280:	4b23      	ldr	r3, [pc, #140]	@ (8001310 <HAL_GPIO_Init+0x2ec>)
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001286:	4b22      	ldr	r3, [pc, #136]	@ (8001310 <HAL_GPIO_Init+0x2ec>)
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	43da      	mvns	r2, r3
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	4013      	ands	r3, r2
 8001294:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685a      	ldr	r2, [r3, #4]
 800129a:	2380      	movs	r3, #128	@ 0x80
 800129c:	029b      	lsls	r3, r3, #10
 800129e:	4013      	ands	r3, r2
 80012a0:	d003      	beq.n	80012aa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80012aa:	4b19      	ldr	r3, [pc, #100]	@ (8001310 <HAL_GPIO_Init+0x2ec>)
 80012ac:	693a      	ldr	r2, [r7, #16]
 80012ae:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80012b0:	4b17      	ldr	r3, [pc, #92]	@ (8001310 <HAL_GPIO_Init+0x2ec>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	43da      	mvns	r2, r3
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	4013      	ands	r3, r2
 80012be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	685a      	ldr	r2, [r3, #4]
 80012c4:	2380      	movs	r3, #128	@ 0x80
 80012c6:	025b      	lsls	r3, r3, #9
 80012c8:	4013      	ands	r3, r2
 80012ca:	d003      	beq.n	80012d4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80012cc:	693a      	ldr	r2, [r7, #16]
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80012d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001310 <HAL_GPIO_Init+0x2ec>)
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	3301      	adds	r3, #1
 80012de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	40da      	lsrs	r2, r3
 80012e8:	1e13      	subs	r3, r2, #0
 80012ea:	d000      	beq.n	80012ee <HAL_GPIO_Init+0x2ca>
 80012ec:	e6a2      	b.n	8001034 <HAL_GPIO_Init+0x10>
  } 
}
 80012ee:	46c0      	nop			@ (mov r8, r8)
 80012f0:	46c0      	nop			@ (mov r8, r8)
 80012f2:	46bd      	mov	sp, r7
 80012f4:	b006      	add	sp, #24
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40021000 	.word	0x40021000
 80012fc:	40010000 	.word	0x40010000
 8001300:	48000400 	.word	0x48000400
 8001304:	48000800 	.word	0x48000800
 8001308:	48000c00 	.word	0x48000c00
 800130c:	48001000 	.word	0x48001000
 8001310:	40010400 	.word	0x40010400

08001314 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	0008      	movs	r0, r1
 800131e:	0011      	movs	r1, r2
 8001320:	1cbb      	adds	r3, r7, #2
 8001322:	1c02      	adds	r2, r0, #0
 8001324:	801a      	strh	r2, [r3, #0]
 8001326:	1c7b      	adds	r3, r7, #1
 8001328:	1c0a      	adds	r2, r1, #0
 800132a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800132c:	1c7b      	adds	r3, r7, #1
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d004      	beq.n	800133e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001334:	1cbb      	adds	r3, r7, #2
 8001336:	881a      	ldrh	r2, [r3, #0]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800133c:	e003      	b.n	8001346 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800133e:	1cbb      	adds	r3, r7, #2
 8001340:	881a      	ldrh	r2, [r3, #0]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001346:	46c0      	nop			@ (mov r8, r8)
 8001348:	46bd      	mov	sp, r7
 800134a:	b002      	add	sp, #8
 800134c:	bd80      	pop	{r7, pc}

0800134e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b084      	sub	sp, #16
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
 8001356:	000a      	movs	r2, r1
 8001358:	1cbb      	adds	r3, r7, #2
 800135a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	695b      	ldr	r3, [r3, #20]
 8001360:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001362:	1cbb      	adds	r3, r7, #2
 8001364:	881b      	ldrh	r3, [r3, #0]
 8001366:	68fa      	ldr	r2, [r7, #12]
 8001368:	4013      	ands	r3, r2
 800136a:	041a      	lsls	r2, r3, #16
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	43db      	mvns	r3, r3
 8001370:	1cb9      	adds	r1, r7, #2
 8001372:	8809      	ldrh	r1, [r1, #0]
 8001374:	400b      	ands	r3, r1
 8001376:	431a      	orrs	r2, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	619a      	str	r2, [r3, #24]
}
 800137c:	46c0      	nop			@ (mov r8, r8)
 800137e:	46bd      	mov	sp, r7
 8001380:	b004      	add	sp, #16
 8001382:	bd80      	pop	{r7, pc}

08001384 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b088      	sub	sp, #32
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d102      	bne.n	8001398 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	f000 fb76 	bl	8001a84 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2201      	movs	r2, #1
 800139e:	4013      	ands	r3, r2
 80013a0:	d100      	bne.n	80013a4 <HAL_RCC_OscConfig+0x20>
 80013a2:	e08e      	b.n	80014c2 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80013a4:	4bc5      	ldr	r3, [pc, #788]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	220c      	movs	r2, #12
 80013aa:	4013      	ands	r3, r2
 80013ac:	2b04      	cmp	r3, #4
 80013ae:	d00e      	beq.n	80013ce <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013b0:	4bc2      	ldr	r3, [pc, #776]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	220c      	movs	r2, #12
 80013b6:	4013      	ands	r3, r2
 80013b8:	2b08      	cmp	r3, #8
 80013ba:	d117      	bne.n	80013ec <HAL_RCC_OscConfig+0x68>
 80013bc:	4bbf      	ldr	r3, [pc, #764]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	23c0      	movs	r3, #192	@ 0xc0
 80013c2:	025b      	lsls	r3, r3, #9
 80013c4:	401a      	ands	r2, r3
 80013c6:	2380      	movs	r3, #128	@ 0x80
 80013c8:	025b      	lsls	r3, r3, #9
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d10e      	bne.n	80013ec <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013ce:	4bbb      	ldr	r3, [pc, #748]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	2380      	movs	r3, #128	@ 0x80
 80013d4:	029b      	lsls	r3, r3, #10
 80013d6:	4013      	ands	r3, r2
 80013d8:	d100      	bne.n	80013dc <HAL_RCC_OscConfig+0x58>
 80013da:	e071      	b.n	80014c0 <HAL_RCC_OscConfig+0x13c>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d000      	beq.n	80013e6 <HAL_RCC_OscConfig+0x62>
 80013e4:	e06c      	b.n	80014c0 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	f000 fb4c 	bl	8001a84 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d107      	bne.n	8001404 <HAL_RCC_OscConfig+0x80>
 80013f4:	4bb1      	ldr	r3, [pc, #708]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	4bb0      	ldr	r3, [pc, #704]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80013fa:	2180      	movs	r1, #128	@ 0x80
 80013fc:	0249      	lsls	r1, r1, #9
 80013fe:	430a      	orrs	r2, r1
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	e02f      	b.n	8001464 <HAL_RCC_OscConfig+0xe0>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d10c      	bne.n	8001426 <HAL_RCC_OscConfig+0xa2>
 800140c:	4bab      	ldr	r3, [pc, #684]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	4baa      	ldr	r3, [pc, #680]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001412:	49ab      	ldr	r1, [pc, #684]	@ (80016c0 <HAL_RCC_OscConfig+0x33c>)
 8001414:	400a      	ands	r2, r1
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	4ba8      	ldr	r3, [pc, #672]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	4ba7      	ldr	r3, [pc, #668]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 800141e:	49a9      	ldr	r1, [pc, #676]	@ (80016c4 <HAL_RCC_OscConfig+0x340>)
 8001420:	400a      	ands	r2, r1
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	e01e      	b.n	8001464 <HAL_RCC_OscConfig+0xe0>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	2b05      	cmp	r3, #5
 800142c:	d10e      	bne.n	800144c <HAL_RCC_OscConfig+0xc8>
 800142e:	4ba3      	ldr	r3, [pc, #652]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	4ba2      	ldr	r3, [pc, #648]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001434:	2180      	movs	r1, #128	@ 0x80
 8001436:	02c9      	lsls	r1, r1, #11
 8001438:	430a      	orrs	r2, r1
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	4b9f      	ldr	r3, [pc, #636]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	4b9e      	ldr	r3, [pc, #632]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001442:	2180      	movs	r1, #128	@ 0x80
 8001444:	0249      	lsls	r1, r1, #9
 8001446:	430a      	orrs	r2, r1
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	e00b      	b.n	8001464 <HAL_RCC_OscConfig+0xe0>
 800144c:	4b9b      	ldr	r3, [pc, #620]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	4b9a      	ldr	r3, [pc, #616]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001452:	499b      	ldr	r1, [pc, #620]	@ (80016c0 <HAL_RCC_OscConfig+0x33c>)
 8001454:	400a      	ands	r2, r1
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	4b98      	ldr	r3, [pc, #608]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	4b97      	ldr	r3, [pc, #604]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 800145e:	4999      	ldr	r1, [pc, #612]	@ (80016c4 <HAL_RCC_OscConfig+0x340>)
 8001460:	400a      	ands	r2, r1
 8001462:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d014      	beq.n	8001496 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800146c:	f7ff fb6e 	bl	8000b4c <HAL_GetTick>
 8001470:	0003      	movs	r3, r0
 8001472:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001474:	e008      	b.n	8001488 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001476:	f7ff fb69 	bl	8000b4c <HAL_GetTick>
 800147a:	0002      	movs	r2, r0
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b64      	cmp	r3, #100	@ 0x64
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e2fd      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001488:	4b8c      	ldr	r3, [pc, #560]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	2380      	movs	r3, #128	@ 0x80
 800148e:	029b      	lsls	r3, r3, #10
 8001490:	4013      	ands	r3, r2
 8001492:	d0f0      	beq.n	8001476 <HAL_RCC_OscConfig+0xf2>
 8001494:	e015      	b.n	80014c2 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001496:	f7ff fb59 	bl	8000b4c <HAL_GetTick>
 800149a:	0003      	movs	r3, r0
 800149c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014a0:	f7ff fb54 	bl	8000b4c <HAL_GetTick>
 80014a4:	0002      	movs	r2, r0
 80014a6:	69bb      	ldr	r3, [r7, #24]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b64      	cmp	r3, #100	@ 0x64
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e2e8      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014b2:	4b82      	ldr	r3, [pc, #520]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	2380      	movs	r3, #128	@ 0x80
 80014b8:	029b      	lsls	r3, r3, #10
 80014ba:	4013      	ands	r3, r2
 80014bc:	d1f0      	bne.n	80014a0 <HAL_RCC_OscConfig+0x11c>
 80014be:	e000      	b.n	80014c2 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014c0:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	2202      	movs	r2, #2
 80014c8:	4013      	ands	r3, r2
 80014ca:	d100      	bne.n	80014ce <HAL_RCC_OscConfig+0x14a>
 80014cc:	e06c      	b.n	80015a8 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80014ce:	4b7b      	ldr	r3, [pc, #492]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	220c      	movs	r2, #12
 80014d4:	4013      	ands	r3, r2
 80014d6:	d00e      	beq.n	80014f6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80014d8:	4b78      	ldr	r3, [pc, #480]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	220c      	movs	r2, #12
 80014de:	4013      	ands	r3, r2
 80014e0:	2b08      	cmp	r3, #8
 80014e2:	d11f      	bne.n	8001524 <HAL_RCC_OscConfig+0x1a0>
 80014e4:	4b75      	ldr	r3, [pc, #468]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80014e6:	685a      	ldr	r2, [r3, #4]
 80014e8:	23c0      	movs	r3, #192	@ 0xc0
 80014ea:	025b      	lsls	r3, r3, #9
 80014ec:	401a      	ands	r2, r3
 80014ee:	2380      	movs	r3, #128	@ 0x80
 80014f0:	021b      	lsls	r3, r3, #8
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d116      	bne.n	8001524 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014f6:	4b71      	ldr	r3, [pc, #452]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	2202      	movs	r2, #2
 80014fc:	4013      	ands	r3, r2
 80014fe:	d005      	beq.n	800150c <HAL_RCC_OscConfig+0x188>
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	2b01      	cmp	r3, #1
 8001506:	d001      	beq.n	800150c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001508:	2301      	movs	r3, #1
 800150a:	e2bb      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800150c:	4b6b      	ldr	r3, [pc, #428]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	22f8      	movs	r2, #248	@ 0xf8
 8001512:	4393      	bics	r3, r2
 8001514:	0019      	movs	r1, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	691b      	ldr	r3, [r3, #16]
 800151a:	00da      	lsls	r2, r3, #3
 800151c:	4b67      	ldr	r3, [pc, #412]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 800151e:	430a      	orrs	r2, r1
 8001520:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001522:	e041      	b.n	80015a8 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d024      	beq.n	8001576 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800152c:	4b63      	ldr	r3, [pc, #396]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	4b62      	ldr	r3, [pc, #392]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001532:	2101      	movs	r1, #1
 8001534:	430a      	orrs	r2, r1
 8001536:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001538:	f7ff fb08 	bl	8000b4c <HAL_GetTick>
 800153c:	0003      	movs	r3, r0
 800153e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001540:	e008      	b.n	8001554 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001542:	f7ff fb03 	bl	8000b4c <HAL_GetTick>
 8001546:	0002      	movs	r2, r0
 8001548:	69bb      	ldr	r3, [r7, #24]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	2b02      	cmp	r3, #2
 800154e:	d901      	bls.n	8001554 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001550:	2303      	movs	r3, #3
 8001552:	e297      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001554:	4b59      	ldr	r3, [pc, #356]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2202      	movs	r2, #2
 800155a:	4013      	ands	r3, r2
 800155c:	d0f1      	beq.n	8001542 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800155e:	4b57      	ldr	r3, [pc, #348]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	22f8      	movs	r2, #248	@ 0xf8
 8001564:	4393      	bics	r3, r2
 8001566:	0019      	movs	r1, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	691b      	ldr	r3, [r3, #16]
 800156c:	00da      	lsls	r2, r3, #3
 800156e:	4b53      	ldr	r3, [pc, #332]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001570:	430a      	orrs	r2, r1
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	e018      	b.n	80015a8 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001576:	4b51      	ldr	r3, [pc, #324]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	4b50      	ldr	r3, [pc, #320]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 800157c:	2101      	movs	r1, #1
 800157e:	438a      	bics	r2, r1
 8001580:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001582:	f7ff fae3 	bl	8000b4c <HAL_GetTick>
 8001586:	0003      	movs	r3, r0
 8001588:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800158a:	e008      	b.n	800159e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800158c:	f7ff fade 	bl	8000b4c <HAL_GetTick>
 8001590:	0002      	movs	r2, r0
 8001592:	69bb      	ldr	r3, [r7, #24]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	2b02      	cmp	r3, #2
 8001598:	d901      	bls.n	800159e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e272      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800159e:	4b47      	ldr	r3, [pc, #284]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2202      	movs	r2, #2
 80015a4:	4013      	ands	r3, r2
 80015a6:	d1f1      	bne.n	800158c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2208      	movs	r2, #8
 80015ae:	4013      	ands	r3, r2
 80015b0:	d036      	beq.n	8001620 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	69db      	ldr	r3, [r3, #28]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d019      	beq.n	80015ee <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015ba:	4b40      	ldr	r3, [pc, #256]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80015bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015be:	4b3f      	ldr	r3, [pc, #252]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80015c0:	2101      	movs	r1, #1
 80015c2:	430a      	orrs	r2, r1
 80015c4:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015c6:	f7ff fac1 	bl	8000b4c <HAL_GetTick>
 80015ca:	0003      	movs	r3, r0
 80015cc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015d0:	f7ff fabc 	bl	8000b4c <HAL_GetTick>
 80015d4:	0002      	movs	r2, r0
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e250      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015e2:	4b36      	ldr	r3, [pc, #216]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80015e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e6:	2202      	movs	r2, #2
 80015e8:	4013      	ands	r3, r2
 80015ea:	d0f1      	beq.n	80015d0 <HAL_RCC_OscConfig+0x24c>
 80015ec:	e018      	b.n	8001620 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015ee:	4b33      	ldr	r3, [pc, #204]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80015f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015f2:	4b32      	ldr	r3, [pc, #200]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80015f4:	2101      	movs	r1, #1
 80015f6:	438a      	bics	r2, r1
 80015f8:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015fa:	f7ff faa7 	bl	8000b4c <HAL_GetTick>
 80015fe:	0003      	movs	r3, r0
 8001600:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001602:	e008      	b.n	8001616 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001604:	f7ff faa2 	bl	8000b4c <HAL_GetTick>
 8001608:	0002      	movs	r2, r0
 800160a:	69bb      	ldr	r3, [r7, #24]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b02      	cmp	r3, #2
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e236      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001616:	4b29      	ldr	r3, [pc, #164]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800161a:	2202      	movs	r2, #2
 800161c:	4013      	ands	r3, r2
 800161e:	d1f1      	bne.n	8001604 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2204      	movs	r2, #4
 8001626:	4013      	ands	r3, r2
 8001628:	d100      	bne.n	800162c <HAL_RCC_OscConfig+0x2a8>
 800162a:	e0b5      	b.n	8001798 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800162c:	201f      	movs	r0, #31
 800162e:	183b      	adds	r3, r7, r0
 8001630:	2200      	movs	r2, #0
 8001632:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001634:	4b21      	ldr	r3, [pc, #132]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001636:	69da      	ldr	r2, [r3, #28]
 8001638:	2380      	movs	r3, #128	@ 0x80
 800163a:	055b      	lsls	r3, r3, #21
 800163c:	4013      	ands	r3, r2
 800163e:	d110      	bne.n	8001662 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001640:	4b1e      	ldr	r3, [pc, #120]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001642:	69da      	ldr	r2, [r3, #28]
 8001644:	4b1d      	ldr	r3, [pc, #116]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001646:	2180      	movs	r1, #128	@ 0x80
 8001648:	0549      	lsls	r1, r1, #21
 800164a:	430a      	orrs	r2, r1
 800164c:	61da      	str	r2, [r3, #28]
 800164e:	4b1b      	ldr	r3, [pc, #108]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 8001650:	69da      	ldr	r2, [r3, #28]
 8001652:	2380      	movs	r3, #128	@ 0x80
 8001654:	055b      	lsls	r3, r3, #21
 8001656:	4013      	ands	r3, r2
 8001658:	60fb      	str	r3, [r7, #12]
 800165a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800165c:	183b      	adds	r3, r7, r0
 800165e:	2201      	movs	r2, #1
 8001660:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001662:	4b19      	ldr	r3, [pc, #100]	@ (80016c8 <HAL_RCC_OscConfig+0x344>)
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	2380      	movs	r3, #128	@ 0x80
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	4013      	ands	r3, r2
 800166c:	d11a      	bne.n	80016a4 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800166e:	4b16      	ldr	r3, [pc, #88]	@ (80016c8 <HAL_RCC_OscConfig+0x344>)
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	4b15      	ldr	r3, [pc, #84]	@ (80016c8 <HAL_RCC_OscConfig+0x344>)
 8001674:	2180      	movs	r1, #128	@ 0x80
 8001676:	0049      	lsls	r1, r1, #1
 8001678:	430a      	orrs	r2, r1
 800167a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800167c:	f7ff fa66 	bl	8000b4c <HAL_GetTick>
 8001680:	0003      	movs	r3, r0
 8001682:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001686:	f7ff fa61 	bl	8000b4c <HAL_GetTick>
 800168a:	0002      	movs	r2, r0
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b64      	cmp	r3, #100	@ 0x64
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e1f5      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001698:	4b0b      	ldr	r3, [pc, #44]	@ (80016c8 <HAL_RCC_OscConfig+0x344>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	2380      	movs	r3, #128	@ 0x80
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	4013      	ands	r3, r2
 80016a2:	d0f0      	beq.n	8001686 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d10f      	bne.n	80016cc <HAL_RCC_OscConfig+0x348>
 80016ac:	4b03      	ldr	r3, [pc, #12]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80016ae:	6a1a      	ldr	r2, [r3, #32]
 80016b0:	4b02      	ldr	r3, [pc, #8]	@ (80016bc <HAL_RCC_OscConfig+0x338>)
 80016b2:	2101      	movs	r1, #1
 80016b4:	430a      	orrs	r2, r1
 80016b6:	621a      	str	r2, [r3, #32]
 80016b8:	e036      	b.n	8001728 <HAL_RCC_OscConfig+0x3a4>
 80016ba:	46c0      	nop			@ (mov r8, r8)
 80016bc:	40021000 	.word	0x40021000
 80016c0:	fffeffff 	.word	0xfffeffff
 80016c4:	fffbffff 	.word	0xfffbffff
 80016c8:	40007000 	.word	0x40007000
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d10c      	bne.n	80016ee <HAL_RCC_OscConfig+0x36a>
 80016d4:	4bca      	ldr	r3, [pc, #808]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80016d6:	6a1a      	ldr	r2, [r3, #32]
 80016d8:	4bc9      	ldr	r3, [pc, #804]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80016da:	2101      	movs	r1, #1
 80016dc:	438a      	bics	r2, r1
 80016de:	621a      	str	r2, [r3, #32]
 80016e0:	4bc7      	ldr	r3, [pc, #796]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80016e2:	6a1a      	ldr	r2, [r3, #32]
 80016e4:	4bc6      	ldr	r3, [pc, #792]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80016e6:	2104      	movs	r1, #4
 80016e8:	438a      	bics	r2, r1
 80016ea:	621a      	str	r2, [r3, #32]
 80016ec:	e01c      	b.n	8001728 <HAL_RCC_OscConfig+0x3a4>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	2b05      	cmp	r3, #5
 80016f4:	d10c      	bne.n	8001710 <HAL_RCC_OscConfig+0x38c>
 80016f6:	4bc2      	ldr	r3, [pc, #776]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80016f8:	6a1a      	ldr	r2, [r3, #32]
 80016fa:	4bc1      	ldr	r3, [pc, #772]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80016fc:	2104      	movs	r1, #4
 80016fe:	430a      	orrs	r2, r1
 8001700:	621a      	str	r2, [r3, #32]
 8001702:	4bbf      	ldr	r3, [pc, #764]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001704:	6a1a      	ldr	r2, [r3, #32]
 8001706:	4bbe      	ldr	r3, [pc, #760]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001708:	2101      	movs	r1, #1
 800170a:	430a      	orrs	r2, r1
 800170c:	621a      	str	r2, [r3, #32]
 800170e:	e00b      	b.n	8001728 <HAL_RCC_OscConfig+0x3a4>
 8001710:	4bbb      	ldr	r3, [pc, #748]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001712:	6a1a      	ldr	r2, [r3, #32]
 8001714:	4bba      	ldr	r3, [pc, #744]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001716:	2101      	movs	r1, #1
 8001718:	438a      	bics	r2, r1
 800171a:	621a      	str	r2, [r3, #32]
 800171c:	4bb8      	ldr	r3, [pc, #736]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 800171e:	6a1a      	ldr	r2, [r3, #32]
 8001720:	4bb7      	ldr	r3, [pc, #732]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001722:	2104      	movs	r1, #4
 8001724:	438a      	bics	r2, r1
 8001726:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d014      	beq.n	800175a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001730:	f7ff fa0c 	bl	8000b4c <HAL_GetTick>
 8001734:	0003      	movs	r3, r0
 8001736:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001738:	e009      	b.n	800174e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800173a:	f7ff fa07 	bl	8000b4c <HAL_GetTick>
 800173e:	0002      	movs	r2, r0
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	4aaf      	ldr	r2, [pc, #700]	@ (8001a04 <HAL_RCC_OscConfig+0x680>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d901      	bls.n	800174e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e19a      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800174e:	4bac      	ldr	r3, [pc, #688]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001750:	6a1b      	ldr	r3, [r3, #32]
 8001752:	2202      	movs	r2, #2
 8001754:	4013      	ands	r3, r2
 8001756:	d0f0      	beq.n	800173a <HAL_RCC_OscConfig+0x3b6>
 8001758:	e013      	b.n	8001782 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800175a:	f7ff f9f7 	bl	8000b4c <HAL_GetTick>
 800175e:	0003      	movs	r3, r0
 8001760:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001762:	e009      	b.n	8001778 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001764:	f7ff f9f2 	bl	8000b4c <HAL_GetTick>
 8001768:	0002      	movs	r2, r0
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	4aa5      	ldr	r2, [pc, #660]	@ (8001a04 <HAL_RCC_OscConfig+0x680>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e185      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001778:	4ba1      	ldr	r3, [pc, #644]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 800177a:	6a1b      	ldr	r3, [r3, #32]
 800177c:	2202      	movs	r2, #2
 800177e:	4013      	ands	r3, r2
 8001780:	d1f0      	bne.n	8001764 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001782:	231f      	movs	r3, #31
 8001784:	18fb      	adds	r3, r7, r3
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	2b01      	cmp	r3, #1
 800178a:	d105      	bne.n	8001798 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800178c:	4b9c      	ldr	r3, [pc, #624]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 800178e:	69da      	ldr	r2, [r3, #28]
 8001790:	4b9b      	ldr	r3, [pc, #620]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001792:	499d      	ldr	r1, [pc, #628]	@ (8001a08 <HAL_RCC_OscConfig+0x684>)
 8001794:	400a      	ands	r2, r1
 8001796:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2210      	movs	r2, #16
 800179e:	4013      	ands	r3, r2
 80017a0:	d063      	beq.n	800186a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	695b      	ldr	r3, [r3, #20]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d12a      	bne.n	8001800 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80017aa:	4b95      	ldr	r3, [pc, #596]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80017ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017ae:	4b94      	ldr	r3, [pc, #592]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80017b0:	2104      	movs	r1, #4
 80017b2:	430a      	orrs	r2, r1
 80017b4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80017b6:	4b92      	ldr	r3, [pc, #584]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80017b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017ba:	4b91      	ldr	r3, [pc, #580]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80017bc:	2101      	movs	r1, #1
 80017be:	430a      	orrs	r2, r1
 80017c0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017c2:	f7ff f9c3 	bl	8000b4c <HAL_GetTick>
 80017c6:	0003      	movs	r3, r0
 80017c8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80017cc:	f7ff f9be 	bl	8000b4c <HAL_GetTick>
 80017d0:	0002      	movs	r2, r0
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e152      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80017de:	4b88      	ldr	r3, [pc, #544]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80017e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017e2:	2202      	movs	r2, #2
 80017e4:	4013      	ands	r3, r2
 80017e6:	d0f1      	beq.n	80017cc <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80017e8:	4b85      	ldr	r3, [pc, #532]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80017ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017ec:	22f8      	movs	r2, #248	@ 0xf8
 80017ee:	4393      	bics	r3, r2
 80017f0:	0019      	movs	r1, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	699b      	ldr	r3, [r3, #24]
 80017f6:	00da      	lsls	r2, r3, #3
 80017f8:	4b81      	ldr	r3, [pc, #516]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80017fa:	430a      	orrs	r2, r1
 80017fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80017fe:	e034      	b.n	800186a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	695b      	ldr	r3, [r3, #20]
 8001804:	3305      	adds	r3, #5
 8001806:	d111      	bne.n	800182c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001808:	4b7d      	ldr	r3, [pc, #500]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 800180a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800180c:	4b7c      	ldr	r3, [pc, #496]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 800180e:	2104      	movs	r1, #4
 8001810:	438a      	bics	r2, r1
 8001812:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001814:	4b7a      	ldr	r3, [pc, #488]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001816:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001818:	22f8      	movs	r2, #248	@ 0xf8
 800181a:	4393      	bics	r3, r2
 800181c:	0019      	movs	r1, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	699b      	ldr	r3, [r3, #24]
 8001822:	00da      	lsls	r2, r3, #3
 8001824:	4b76      	ldr	r3, [pc, #472]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001826:	430a      	orrs	r2, r1
 8001828:	635a      	str	r2, [r3, #52]	@ 0x34
 800182a:	e01e      	b.n	800186a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800182c:	4b74      	ldr	r3, [pc, #464]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 800182e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001830:	4b73      	ldr	r3, [pc, #460]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001832:	2104      	movs	r1, #4
 8001834:	430a      	orrs	r2, r1
 8001836:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001838:	4b71      	ldr	r3, [pc, #452]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 800183a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800183c:	4b70      	ldr	r3, [pc, #448]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 800183e:	2101      	movs	r1, #1
 8001840:	438a      	bics	r2, r1
 8001842:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001844:	f7ff f982 	bl	8000b4c <HAL_GetTick>
 8001848:	0003      	movs	r3, r0
 800184a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800184c:	e008      	b.n	8001860 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800184e:	f7ff f97d 	bl	8000b4c <HAL_GetTick>
 8001852:	0002      	movs	r2, r0
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	2b02      	cmp	r3, #2
 800185a:	d901      	bls.n	8001860 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800185c:	2303      	movs	r3, #3
 800185e:	e111      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001860:	4b67      	ldr	r3, [pc, #412]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001862:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001864:	2202      	movs	r2, #2
 8001866:	4013      	ands	r3, r2
 8001868:	d1f1      	bne.n	800184e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2220      	movs	r2, #32
 8001870:	4013      	ands	r3, r2
 8001872:	d05c      	beq.n	800192e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001874:	4b62      	ldr	r3, [pc, #392]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	220c      	movs	r2, #12
 800187a:	4013      	ands	r3, r2
 800187c:	2b0c      	cmp	r3, #12
 800187e:	d00e      	beq.n	800189e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001880:	4b5f      	ldr	r3, [pc, #380]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	220c      	movs	r2, #12
 8001886:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001888:	2b08      	cmp	r3, #8
 800188a:	d114      	bne.n	80018b6 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800188c:	4b5c      	ldr	r3, [pc, #368]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 800188e:	685a      	ldr	r2, [r3, #4]
 8001890:	23c0      	movs	r3, #192	@ 0xc0
 8001892:	025b      	lsls	r3, r3, #9
 8001894:	401a      	ands	r2, r3
 8001896:	23c0      	movs	r3, #192	@ 0xc0
 8001898:	025b      	lsls	r3, r3, #9
 800189a:	429a      	cmp	r2, r3
 800189c:	d10b      	bne.n	80018b6 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800189e:	4b58      	ldr	r3, [pc, #352]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80018a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018a2:	2380      	movs	r3, #128	@ 0x80
 80018a4:	029b      	lsls	r3, r3, #10
 80018a6:	4013      	ands	r3, r2
 80018a8:	d040      	beq.n	800192c <HAL_RCC_OscConfig+0x5a8>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a1b      	ldr	r3, [r3, #32]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d03c      	beq.n	800192c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e0e6      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a1b      	ldr	r3, [r3, #32]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d01b      	beq.n	80018f6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80018be:	4b50      	ldr	r3, [pc, #320]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80018c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018c2:	4b4f      	ldr	r3, [pc, #316]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80018c4:	2180      	movs	r1, #128	@ 0x80
 80018c6:	0249      	lsls	r1, r1, #9
 80018c8:	430a      	orrs	r2, r1
 80018ca:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018cc:	f7ff f93e 	bl	8000b4c <HAL_GetTick>
 80018d0:	0003      	movs	r3, r0
 80018d2:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80018d4:	e008      	b.n	80018e8 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018d6:	f7ff f939 	bl	8000b4c <HAL_GetTick>
 80018da:	0002      	movs	r2, r0
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d901      	bls.n	80018e8 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80018e4:	2303      	movs	r3, #3
 80018e6:	e0cd      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80018e8:	4b45      	ldr	r3, [pc, #276]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80018ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018ec:	2380      	movs	r3, #128	@ 0x80
 80018ee:	029b      	lsls	r3, r3, #10
 80018f0:	4013      	ands	r3, r2
 80018f2:	d0f0      	beq.n	80018d6 <HAL_RCC_OscConfig+0x552>
 80018f4:	e01b      	b.n	800192e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80018f6:	4b42      	ldr	r3, [pc, #264]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80018f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018fa:	4b41      	ldr	r3, [pc, #260]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80018fc:	4943      	ldr	r1, [pc, #268]	@ (8001a0c <HAL_RCC_OscConfig+0x688>)
 80018fe:	400a      	ands	r2, r1
 8001900:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001902:	f7ff f923 	bl	8000b4c <HAL_GetTick>
 8001906:	0003      	movs	r3, r0
 8001908:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800190c:	f7ff f91e 	bl	8000b4c <HAL_GetTick>
 8001910:	0002      	movs	r2, r0
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b02      	cmp	r3, #2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e0b2      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800191e:	4b38      	ldr	r3, [pc, #224]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001920:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001922:	2380      	movs	r3, #128	@ 0x80
 8001924:	029b      	lsls	r3, r3, #10
 8001926:	4013      	ands	r3, r2
 8001928:	d1f0      	bne.n	800190c <HAL_RCC_OscConfig+0x588>
 800192a:	e000      	b.n	800192e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800192c:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001932:	2b00      	cmp	r3, #0
 8001934:	d100      	bne.n	8001938 <HAL_RCC_OscConfig+0x5b4>
 8001936:	e0a4      	b.n	8001a82 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001938:	4b31      	ldr	r3, [pc, #196]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	220c      	movs	r2, #12
 800193e:	4013      	ands	r3, r2
 8001940:	2b08      	cmp	r3, #8
 8001942:	d100      	bne.n	8001946 <HAL_RCC_OscConfig+0x5c2>
 8001944:	e078      	b.n	8001a38 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800194a:	2b02      	cmp	r3, #2
 800194c:	d14c      	bne.n	80019e8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800194e:	4b2c      	ldr	r3, [pc, #176]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	4b2b      	ldr	r3, [pc, #172]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001954:	492e      	ldr	r1, [pc, #184]	@ (8001a10 <HAL_RCC_OscConfig+0x68c>)
 8001956:	400a      	ands	r2, r1
 8001958:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195a:	f7ff f8f7 	bl	8000b4c <HAL_GetTick>
 800195e:	0003      	movs	r3, r0
 8001960:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001964:	f7ff f8f2 	bl	8000b4c <HAL_GetTick>
 8001968:	0002      	movs	r2, r0
 800196a:	69bb      	ldr	r3, [r7, #24]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e086      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001976:	4b22      	ldr	r3, [pc, #136]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	2380      	movs	r3, #128	@ 0x80
 800197c:	049b      	lsls	r3, r3, #18
 800197e:	4013      	ands	r3, r2
 8001980:	d1f0      	bne.n	8001964 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001982:	4b1f      	ldr	r3, [pc, #124]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001986:	220f      	movs	r2, #15
 8001988:	4393      	bics	r3, r2
 800198a:	0019      	movs	r1, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001990:	4b1b      	ldr	r3, [pc, #108]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001992:	430a      	orrs	r2, r1
 8001994:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001996:	4b1a      	ldr	r3, [pc, #104]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	4a1e      	ldr	r2, [pc, #120]	@ (8001a14 <HAL_RCC_OscConfig+0x690>)
 800199c:	4013      	ands	r3, r2
 800199e:	0019      	movs	r1, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019a8:	431a      	orrs	r2, r3
 80019aa:	4b15      	ldr	r3, [pc, #84]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80019ac:	430a      	orrs	r2, r1
 80019ae:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019b0:	4b13      	ldr	r3, [pc, #76]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	4b12      	ldr	r3, [pc, #72]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80019b6:	2180      	movs	r1, #128	@ 0x80
 80019b8:	0449      	lsls	r1, r1, #17
 80019ba:	430a      	orrs	r2, r1
 80019bc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019be:	f7ff f8c5 	bl	8000b4c <HAL_GetTick>
 80019c2:	0003      	movs	r3, r0
 80019c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019c8:	f7ff f8c0 	bl	8000b4c <HAL_GetTick>
 80019cc:	0002      	movs	r2, r0
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e054      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019da:	4b09      	ldr	r3, [pc, #36]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	2380      	movs	r3, #128	@ 0x80
 80019e0:	049b      	lsls	r3, r3, #18
 80019e2:	4013      	ands	r3, r2
 80019e4:	d0f0      	beq.n	80019c8 <HAL_RCC_OscConfig+0x644>
 80019e6:	e04c      	b.n	8001a82 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019e8:	4b05      	ldr	r3, [pc, #20]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	4b04      	ldr	r3, [pc, #16]	@ (8001a00 <HAL_RCC_OscConfig+0x67c>)
 80019ee:	4908      	ldr	r1, [pc, #32]	@ (8001a10 <HAL_RCC_OscConfig+0x68c>)
 80019f0:	400a      	ands	r2, r1
 80019f2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f4:	f7ff f8aa 	bl	8000b4c <HAL_GetTick>
 80019f8:	0003      	movs	r3, r0
 80019fa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019fc:	e015      	b.n	8001a2a <HAL_RCC_OscConfig+0x6a6>
 80019fe:	46c0      	nop			@ (mov r8, r8)
 8001a00:	40021000 	.word	0x40021000
 8001a04:	00001388 	.word	0x00001388
 8001a08:	efffffff 	.word	0xefffffff
 8001a0c:	fffeffff 	.word	0xfffeffff
 8001a10:	feffffff 	.word	0xfeffffff
 8001a14:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a18:	f7ff f898 	bl	8000b4c <HAL_GetTick>
 8001a1c:	0002      	movs	r2, r0
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e02c      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a2a:	4b18      	ldr	r3, [pc, #96]	@ (8001a8c <HAL_RCC_OscConfig+0x708>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	2380      	movs	r3, #128	@ 0x80
 8001a30:	049b      	lsls	r3, r3, #18
 8001a32:	4013      	ands	r3, r2
 8001a34:	d1f0      	bne.n	8001a18 <HAL_RCC_OscConfig+0x694>
 8001a36:	e024      	b.n	8001a82 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d101      	bne.n	8001a44 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e01f      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001a44:	4b11      	ldr	r3, [pc, #68]	@ (8001a8c <HAL_RCC_OscConfig+0x708>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001a4a:	4b10      	ldr	r3, [pc, #64]	@ (8001a8c <HAL_RCC_OscConfig+0x708>)
 8001a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a4e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a50:	697a      	ldr	r2, [r7, #20]
 8001a52:	23c0      	movs	r3, #192	@ 0xc0
 8001a54:	025b      	lsls	r3, r3, #9
 8001a56:	401a      	ands	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d10e      	bne.n	8001a7e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	220f      	movs	r2, #15
 8001a64:	401a      	ands	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d107      	bne.n	8001a7e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	23f0      	movs	r3, #240	@ 0xf0
 8001a72:	039b      	lsls	r3, r3, #14
 8001a74:	401a      	ands	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d001      	beq.n	8001a82 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e000      	b.n	8001a84 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001a82:	2300      	movs	r3, #0
}
 8001a84:	0018      	movs	r0, r3
 8001a86:	46bd      	mov	sp, r7
 8001a88:	b008      	add	sp, #32
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40021000 	.word	0x40021000

08001a90 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d101      	bne.n	8001aa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e0bf      	b.n	8001c24 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001aa4:	4b61      	ldr	r3, [pc, #388]	@ (8001c2c <HAL_RCC_ClockConfig+0x19c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	4013      	ands	r3, r2
 8001aac:	683a      	ldr	r2, [r7, #0]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d911      	bls.n	8001ad6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ab2:	4b5e      	ldr	r3, [pc, #376]	@ (8001c2c <HAL_RCC_ClockConfig+0x19c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	4393      	bics	r3, r2
 8001aba:	0019      	movs	r1, r3
 8001abc:	4b5b      	ldr	r3, [pc, #364]	@ (8001c2c <HAL_RCC_ClockConfig+0x19c>)
 8001abe:	683a      	ldr	r2, [r7, #0]
 8001ac0:	430a      	orrs	r2, r1
 8001ac2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ac4:	4b59      	ldr	r3, [pc, #356]	@ (8001c2c <HAL_RCC_ClockConfig+0x19c>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	4013      	ands	r3, r2
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d001      	beq.n	8001ad6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e0a6      	b.n	8001c24 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2202      	movs	r2, #2
 8001adc:	4013      	ands	r3, r2
 8001ade:	d015      	beq.n	8001b0c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2204      	movs	r2, #4
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	d006      	beq.n	8001af8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001aea:	4b51      	ldr	r3, [pc, #324]	@ (8001c30 <HAL_RCC_ClockConfig+0x1a0>)
 8001aec:	685a      	ldr	r2, [r3, #4]
 8001aee:	4b50      	ldr	r3, [pc, #320]	@ (8001c30 <HAL_RCC_ClockConfig+0x1a0>)
 8001af0:	21e0      	movs	r1, #224	@ 0xe0
 8001af2:	00c9      	lsls	r1, r1, #3
 8001af4:	430a      	orrs	r2, r1
 8001af6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001af8:	4b4d      	ldr	r3, [pc, #308]	@ (8001c30 <HAL_RCC_ClockConfig+0x1a0>)
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	22f0      	movs	r2, #240	@ 0xf0
 8001afe:	4393      	bics	r3, r2
 8001b00:	0019      	movs	r1, r3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	689a      	ldr	r2, [r3, #8]
 8001b06:	4b4a      	ldr	r3, [pc, #296]	@ (8001c30 <HAL_RCC_ClockConfig+0x1a0>)
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2201      	movs	r2, #1
 8001b12:	4013      	ands	r3, r2
 8001b14:	d04c      	beq.n	8001bb0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d107      	bne.n	8001b2e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b1e:	4b44      	ldr	r3, [pc, #272]	@ (8001c30 <HAL_RCC_ClockConfig+0x1a0>)
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	2380      	movs	r3, #128	@ 0x80
 8001b24:	029b      	lsls	r3, r3, #10
 8001b26:	4013      	ands	r3, r2
 8001b28:	d120      	bne.n	8001b6c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e07a      	b.n	8001c24 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d107      	bne.n	8001b46 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b36:	4b3e      	ldr	r3, [pc, #248]	@ (8001c30 <HAL_RCC_ClockConfig+0x1a0>)
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	2380      	movs	r3, #128	@ 0x80
 8001b3c:	049b      	lsls	r3, r3, #18
 8001b3e:	4013      	ands	r3, r2
 8001b40:	d114      	bne.n	8001b6c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e06e      	b.n	8001c24 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	2b03      	cmp	r3, #3
 8001b4c:	d107      	bne.n	8001b5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001b4e:	4b38      	ldr	r3, [pc, #224]	@ (8001c30 <HAL_RCC_ClockConfig+0x1a0>)
 8001b50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b52:	2380      	movs	r3, #128	@ 0x80
 8001b54:	029b      	lsls	r3, r3, #10
 8001b56:	4013      	ands	r3, r2
 8001b58:	d108      	bne.n	8001b6c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e062      	b.n	8001c24 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b5e:	4b34      	ldr	r3, [pc, #208]	@ (8001c30 <HAL_RCC_ClockConfig+0x1a0>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2202      	movs	r2, #2
 8001b64:	4013      	ands	r3, r2
 8001b66:	d101      	bne.n	8001b6c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e05b      	b.n	8001c24 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b6c:	4b30      	ldr	r3, [pc, #192]	@ (8001c30 <HAL_RCC_ClockConfig+0x1a0>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	2203      	movs	r2, #3
 8001b72:	4393      	bics	r3, r2
 8001b74:	0019      	movs	r1, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685a      	ldr	r2, [r3, #4]
 8001b7a:	4b2d      	ldr	r3, [pc, #180]	@ (8001c30 <HAL_RCC_ClockConfig+0x1a0>)
 8001b7c:	430a      	orrs	r2, r1
 8001b7e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b80:	f7fe ffe4 	bl	8000b4c <HAL_GetTick>
 8001b84:	0003      	movs	r3, r0
 8001b86:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b88:	e009      	b.n	8001b9e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b8a:	f7fe ffdf 	bl	8000b4c <HAL_GetTick>
 8001b8e:	0002      	movs	r2, r0
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	4a27      	ldr	r2, [pc, #156]	@ (8001c34 <HAL_RCC_ClockConfig+0x1a4>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e042      	b.n	8001c24 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b9e:	4b24      	ldr	r3, [pc, #144]	@ (8001c30 <HAL_RCC_ClockConfig+0x1a0>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	220c      	movs	r2, #12
 8001ba4:	401a      	ands	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d1ec      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bb0:	4b1e      	ldr	r3, [pc, #120]	@ (8001c2c <HAL_RCC_ClockConfig+0x19c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	683a      	ldr	r2, [r7, #0]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d211      	bcs.n	8001be2 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bbe:	4b1b      	ldr	r3, [pc, #108]	@ (8001c2c <HAL_RCC_ClockConfig+0x19c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	4393      	bics	r3, r2
 8001bc6:	0019      	movs	r1, r3
 8001bc8:	4b18      	ldr	r3, [pc, #96]	@ (8001c2c <HAL_RCC_ClockConfig+0x19c>)
 8001bca:	683a      	ldr	r2, [r7, #0]
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bd0:	4b16      	ldr	r3, [pc, #88]	@ (8001c2c <HAL_RCC_ClockConfig+0x19c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	683a      	ldr	r2, [r7, #0]
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d001      	beq.n	8001be2 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e020      	b.n	8001c24 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	2204      	movs	r2, #4
 8001be8:	4013      	ands	r3, r2
 8001bea:	d009      	beq.n	8001c00 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001bec:	4b10      	ldr	r3, [pc, #64]	@ (8001c30 <HAL_RCC_ClockConfig+0x1a0>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	4a11      	ldr	r2, [pc, #68]	@ (8001c38 <HAL_RCC_ClockConfig+0x1a8>)
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	0019      	movs	r1, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	68da      	ldr	r2, [r3, #12]
 8001bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8001c30 <HAL_RCC_ClockConfig+0x1a0>)
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001c00:	f000 f820 	bl	8001c44 <HAL_RCC_GetSysClockFreq>
 8001c04:	0001      	movs	r1, r0
 8001c06:	4b0a      	ldr	r3, [pc, #40]	@ (8001c30 <HAL_RCC_ClockConfig+0x1a0>)
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	091b      	lsrs	r3, r3, #4
 8001c0c:	220f      	movs	r2, #15
 8001c0e:	4013      	ands	r3, r2
 8001c10:	4a0a      	ldr	r2, [pc, #40]	@ (8001c3c <HAL_RCC_ClockConfig+0x1ac>)
 8001c12:	5cd3      	ldrb	r3, [r2, r3]
 8001c14:	000a      	movs	r2, r1
 8001c16:	40da      	lsrs	r2, r3
 8001c18:	4b09      	ldr	r3, [pc, #36]	@ (8001c40 <HAL_RCC_ClockConfig+0x1b0>)
 8001c1a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001c1c:	2003      	movs	r0, #3
 8001c1e:	f7fe ff4f 	bl	8000ac0 <HAL_InitTick>
  
  return HAL_OK;
 8001c22:	2300      	movs	r3, #0
}
 8001c24:	0018      	movs	r0, r3
 8001c26:	46bd      	mov	sp, r7
 8001c28:	b004      	add	sp, #16
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40022000 	.word	0x40022000
 8001c30:	40021000 	.word	0x40021000
 8001c34:	00001388 	.word	0x00001388
 8001c38:	fffff8ff 	.word	0xfffff8ff
 8001c3c:	08004298 	.word	0x08004298
 8001c40:	20000000 	.word	0x20000000

08001c44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
 8001c4e:	2300      	movs	r3, #0
 8001c50:	60bb      	str	r3, [r7, #8]
 8001c52:	2300      	movs	r3, #0
 8001c54:	617b      	str	r3, [r7, #20]
 8001c56:	2300      	movs	r3, #0
 8001c58:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001c5e:	4b2d      	ldr	r3, [pc, #180]	@ (8001d14 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	220c      	movs	r2, #12
 8001c68:	4013      	ands	r3, r2
 8001c6a:	2b0c      	cmp	r3, #12
 8001c6c:	d046      	beq.n	8001cfc <HAL_RCC_GetSysClockFreq+0xb8>
 8001c6e:	d848      	bhi.n	8001d02 <HAL_RCC_GetSysClockFreq+0xbe>
 8001c70:	2b04      	cmp	r3, #4
 8001c72:	d002      	beq.n	8001c7a <HAL_RCC_GetSysClockFreq+0x36>
 8001c74:	2b08      	cmp	r3, #8
 8001c76:	d003      	beq.n	8001c80 <HAL_RCC_GetSysClockFreq+0x3c>
 8001c78:	e043      	b.n	8001d02 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c7a:	4b27      	ldr	r3, [pc, #156]	@ (8001d18 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001c7c:	613b      	str	r3, [r7, #16]
      break;
 8001c7e:	e043      	b.n	8001d08 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	0c9b      	lsrs	r3, r3, #18
 8001c84:	220f      	movs	r2, #15
 8001c86:	4013      	ands	r3, r2
 8001c88:	4a24      	ldr	r2, [pc, #144]	@ (8001d1c <HAL_RCC_GetSysClockFreq+0xd8>)
 8001c8a:	5cd3      	ldrb	r3, [r2, r3]
 8001c8c:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001c8e:	4b21      	ldr	r3, [pc, #132]	@ (8001d14 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c92:	220f      	movs	r2, #15
 8001c94:	4013      	ands	r3, r2
 8001c96:	4a22      	ldr	r2, [pc, #136]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0xdc>)
 8001c98:	5cd3      	ldrb	r3, [r2, r3]
 8001c9a:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	23c0      	movs	r3, #192	@ 0xc0
 8001ca0:	025b      	lsls	r3, r3, #9
 8001ca2:	401a      	ands	r2, r3
 8001ca4:	2380      	movs	r3, #128	@ 0x80
 8001ca6:	025b      	lsls	r3, r3, #9
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d109      	bne.n	8001cc0 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001cac:	68b9      	ldr	r1, [r7, #8]
 8001cae:	481a      	ldr	r0, [pc, #104]	@ (8001d18 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001cb0:	f7fe fa3c 	bl	800012c <__udivsi3>
 8001cb4:	0003      	movs	r3, r0
 8001cb6:	001a      	movs	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4353      	muls	r3, r2
 8001cbc:	617b      	str	r3, [r7, #20]
 8001cbe:	e01a      	b.n	8001cf6 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001cc0:	68fa      	ldr	r2, [r7, #12]
 8001cc2:	23c0      	movs	r3, #192	@ 0xc0
 8001cc4:	025b      	lsls	r3, r3, #9
 8001cc6:	401a      	ands	r2, r3
 8001cc8:	23c0      	movs	r3, #192	@ 0xc0
 8001cca:	025b      	lsls	r3, r3, #9
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d109      	bne.n	8001ce4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001cd0:	68b9      	ldr	r1, [r7, #8]
 8001cd2:	4814      	ldr	r0, [pc, #80]	@ (8001d24 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001cd4:	f7fe fa2a 	bl	800012c <__udivsi3>
 8001cd8:	0003      	movs	r3, r0
 8001cda:	001a      	movs	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4353      	muls	r3, r2
 8001ce0:	617b      	str	r3, [r7, #20]
 8001ce2:	e008      	b.n	8001cf6 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001ce4:	68b9      	ldr	r1, [r7, #8]
 8001ce6:	480c      	ldr	r0, [pc, #48]	@ (8001d18 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001ce8:	f7fe fa20 	bl	800012c <__udivsi3>
 8001cec:	0003      	movs	r3, r0
 8001cee:	001a      	movs	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4353      	muls	r3, r2
 8001cf4:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	613b      	str	r3, [r7, #16]
      break;
 8001cfa:	e005      	b.n	8001d08 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001cfc:	4b09      	ldr	r3, [pc, #36]	@ (8001d24 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001cfe:	613b      	str	r3, [r7, #16]
      break;
 8001d00:	e002      	b.n	8001d08 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d02:	4b05      	ldr	r3, [pc, #20]	@ (8001d18 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001d04:	613b      	str	r3, [r7, #16]
      break;
 8001d06:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001d08:	693b      	ldr	r3, [r7, #16]
}
 8001d0a:	0018      	movs	r0, r3
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	b006      	add	sp, #24
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	46c0      	nop			@ (mov r8, r8)
 8001d14:	40021000 	.word	0x40021000
 8001d18:	007a1200 	.word	0x007a1200
 8001d1c:	080042b0 	.word	0x080042b0
 8001d20:	080042c0 	.word	0x080042c0
 8001d24:	02dc6c00 	.word	0x02dc6c00

08001d28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d2c:	4b02      	ldr	r3, [pc, #8]	@ (8001d38 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
}
 8001d30:	0018      	movs	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	46c0      	nop			@ (mov r8, r8)
 8001d38:	20000000 	.word	0x20000000

08001d3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001d40:	f7ff fff2 	bl	8001d28 <HAL_RCC_GetHCLKFreq>
 8001d44:	0001      	movs	r1, r0
 8001d46:	4b06      	ldr	r3, [pc, #24]	@ (8001d60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	0a1b      	lsrs	r3, r3, #8
 8001d4c:	2207      	movs	r2, #7
 8001d4e:	4013      	ands	r3, r2
 8001d50:	4a04      	ldr	r2, [pc, #16]	@ (8001d64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d52:	5cd3      	ldrb	r3, [r2, r3]
 8001d54:	40d9      	lsrs	r1, r3
 8001d56:	000b      	movs	r3, r1
}    
 8001d58:	0018      	movs	r0, r3
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	46c0      	nop			@ (mov r8, r8)
 8001d60:	40021000 	.word	0x40021000
 8001d64:	080042a8 	.word	0x080042a8

08001d68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d70:	2300      	movs	r3, #0
 8001d72:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001d74:	2300      	movs	r3, #0
 8001d76:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	2380      	movs	r3, #128	@ 0x80
 8001d7e:	025b      	lsls	r3, r3, #9
 8001d80:	4013      	ands	r3, r2
 8001d82:	d100      	bne.n	8001d86 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001d84:	e08e      	b.n	8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001d86:	2017      	movs	r0, #23
 8001d88:	183b      	adds	r3, r7, r0
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d8e:	4b66      	ldr	r3, [pc, #408]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001d90:	69da      	ldr	r2, [r3, #28]
 8001d92:	2380      	movs	r3, #128	@ 0x80
 8001d94:	055b      	lsls	r3, r3, #21
 8001d96:	4013      	ands	r3, r2
 8001d98:	d110      	bne.n	8001dbc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d9a:	4b63      	ldr	r3, [pc, #396]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001d9c:	69da      	ldr	r2, [r3, #28]
 8001d9e:	4b62      	ldr	r3, [pc, #392]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001da0:	2180      	movs	r1, #128	@ 0x80
 8001da2:	0549      	lsls	r1, r1, #21
 8001da4:	430a      	orrs	r2, r1
 8001da6:	61da      	str	r2, [r3, #28]
 8001da8:	4b5f      	ldr	r3, [pc, #380]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001daa:	69da      	ldr	r2, [r3, #28]
 8001dac:	2380      	movs	r3, #128	@ 0x80
 8001dae:	055b      	lsls	r3, r3, #21
 8001db0:	4013      	ands	r3, r2
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001db6:	183b      	adds	r3, r7, r0
 8001db8:	2201      	movs	r2, #1
 8001dba:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dbc:	4b5b      	ldr	r3, [pc, #364]	@ (8001f2c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	2380      	movs	r3, #128	@ 0x80
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	d11a      	bne.n	8001dfe <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dc8:	4b58      	ldr	r3, [pc, #352]	@ (8001f2c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	4b57      	ldr	r3, [pc, #348]	@ (8001f2c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001dce:	2180      	movs	r1, #128	@ 0x80
 8001dd0:	0049      	lsls	r1, r1, #1
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dd6:	f7fe feb9 	bl	8000b4c <HAL_GetTick>
 8001dda:	0003      	movs	r3, r0
 8001ddc:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dde:	e008      	b.n	8001df2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001de0:	f7fe feb4 	bl	8000b4c <HAL_GetTick>
 8001de4:	0002      	movs	r2, r0
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b64      	cmp	r3, #100	@ 0x64
 8001dec:	d901      	bls.n	8001df2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e096      	b.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001df2:	4b4e      	ldr	r3, [pc, #312]	@ (8001f2c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	2380      	movs	r3, #128	@ 0x80
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	d0f0      	beq.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001dfe:	4b4a      	ldr	r3, [pc, #296]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e00:	6a1a      	ldr	r2, [r3, #32]
 8001e02:	23c0      	movs	r3, #192	@ 0xc0
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	4013      	ands	r3, r2
 8001e08:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d034      	beq.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	685a      	ldr	r2, [r3, #4]
 8001e14:	23c0      	movs	r3, #192	@ 0xc0
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	4013      	ands	r3, r2
 8001e1a:	68fa      	ldr	r2, [r7, #12]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d02c      	beq.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e20:	4b41      	ldr	r3, [pc, #260]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e22:	6a1b      	ldr	r3, [r3, #32]
 8001e24:	4a42      	ldr	r2, [pc, #264]	@ (8001f30 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001e26:	4013      	ands	r3, r2
 8001e28:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e2a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e2c:	6a1a      	ldr	r2, [r3, #32]
 8001e2e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e30:	2180      	movs	r1, #128	@ 0x80
 8001e32:	0249      	lsls	r1, r1, #9
 8001e34:	430a      	orrs	r2, r1
 8001e36:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e38:	4b3b      	ldr	r3, [pc, #236]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e3a:	6a1a      	ldr	r2, [r3, #32]
 8001e3c:	4b3a      	ldr	r3, [pc, #232]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e3e:	493d      	ldr	r1, [pc, #244]	@ (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001e40:	400a      	ands	r2, r1
 8001e42:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001e44:	4b38      	ldr	r3, [pc, #224]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e46:	68fa      	ldr	r2, [r7, #12]
 8001e48:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	4013      	ands	r3, r2
 8001e50:	d013      	beq.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e52:	f7fe fe7b 	bl	8000b4c <HAL_GetTick>
 8001e56:	0003      	movs	r3, r0
 8001e58:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e5a:	e009      	b.n	8001e70 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e5c:	f7fe fe76 	bl	8000b4c <HAL_GetTick>
 8001e60:	0002      	movs	r2, r0
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	4a34      	ldr	r2, [pc, #208]	@ (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d901      	bls.n	8001e70 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e057      	b.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e70:	4b2d      	ldr	r3, [pc, #180]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e72:	6a1b      	ldr	r3, [r3, #32]
 8001e74:	2202      	movs	r2, #2
 8001e76:	4013      	ands	r3, r2
 8001e78:	d0f0      	beq.n	8001e5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e7a:	4b2b      	ldr	r3, [pc, #172]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e7c:	6a1b      	ldr	r3, [r3, #32]
 8001e7e:	4a2c      	ldr	r2, [pc, #176]	@ (8001f30 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001e80:	4013      	ands	r3, r2
 8001e82:	0019      	movs	r1, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685a      	ldr	r2, [r3, #4]
 8001e88:	4b27      	ldr	r3, [pc, #156]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e8e:	2317      	movs	r3, #23
 8001e90:	18fb      	adds	r3, r7, r3
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d105      	bne.n	8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e98:	4b23      	ldr	r3, [pc, #140]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e9a:	69da      	ldr	r2, [r3, #28]
 8001e9c:	4b22      	ldr	r3, [pc, #136]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e9e:	4927      	ldr	r1, [pc, #156]	@ (8001f3c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001ea0:	400a      	ands	r2, r1
 8001ea2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	4013      	ands	r3, r2
 8001eac:	d009      	beq.n	8001ec2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001eae:	4b1e      	ldr	r3, [pc, #120]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb2:	2203      	movs	r2, #3
 8001eb4:	4393      	bics	r3, r2
 8001eb6:	0019      	movs	r1, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2202      	movs	r2, #2
 8001ec8:	4013      	ands	r3, r2
 8001eca:	d009      	beq.n	8001ee0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001ecc:	4b16      	ldr	r3, [pc, #88]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed0:	4a1b      	ldr	r2, [pc, #108]	@ (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	0019      	movs	r1, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	68da      	ldr	r2, [r3, #12]
 8001eda:	4b13      	ldr	r3, [pc, #76]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001edc:	430a      	orrs	r2, r1
 8001ede:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2220      	movs	r2, #32
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	d009      	beq.n	8001efe <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001eea:	4b0f      	ldr	r3, [pc, #60]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eee:	2210      	movs	r2, #16
 8001ef0:	4393      	bics	r3, r2
 8001ef2:	0019      	movs	r1, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	691a      	ldr	r2, [r3, #16]
 8001ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001efa:	430a      	orrs	r2, r1
 8001efc:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	2380      	movs	r3, #128	@ 0x80
 8001f04:	00db      	lsls	r3, r3, #3
 8001f06:	4013      	ands	r3, r2
 8001f08:	d009      	beq.n	8001f1e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001f0a:	4b07      	ldr	r3, [pc, #28]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0e:	2240      	movs	r2, #64	@ 0x40
 8001f10:	4393      	bics	r3, r2
 8001f12:	0019      	movs	r1, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	695a      	ldr	r2, [r3, #20]
 8001f18:	4b03      	ldr	r3, [pc, #12]	@ (8001f28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001f1e:	2300      	movs	r3, #0
}
 8001f20:	0018      	movs	r0, r3
 8001f22:	46bd      	mov	sp, r7
 8001f24:	b006      	add	sp, #24
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	40007000 	.word	0x40007000
 8001f30:	fffffcff 	.word	0xfffffcff
 8001f34:	fffeffff 	.word	0xfffeffff
 8001f38:	00001388 	.word	0x00001388
 8001f3c:	efffffff 	.word	0xefffffff
 8001f40:	fffcffff 	.word	0xfffcffff

08001f44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d101      	bne.n	8001f56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e042      	b.n	8001fdc <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	223d      	movs	r2, #61	@ 0x3d
 8001f5a:	5c9b      	ldrb	r3, [r3, r2]
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d107      	bne.n	8001f72 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	223c      	movs	r2, #60	@ 0x3c
 8001f66:	2100      	movs	r1, #0
 8001f68:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	0018      	movs	r0, r3
 8001f6e:	f7fe fbb3 	bl	80006d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	223d      	movs	r2, #61	@ 0x3d
 8001f76:	2102      	movs	r1, #2
 8001f78:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	3304      	adds	r3, #4
 8001f82:	0019      	movs	r1, r3
 8001f84:	0010      	movs	r0, r2
 8001f86:	f000 fa61 	bl	800244c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2246      	movs	r2, #70	@ 0x46
 8001f8e:	2101      	movs	r1, #1
 8001f90:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	223e      	movs	r2, #62	@ 0x3e
 8001f96:	2101      	movs	r1, #1
 8001f98:	5499      	strb	r1, [r3, r2]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	223f      	movs	r2, #63	@ 0x3f
 8001f9e:	2101      	movs	r1, #1
 8001fa0:	5499      	strb	r1, [r3, r2]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2240      	movs	r2, #64	@ 0x40
 8001fa6:	2101      	movs	r1, #1
 8001fa8:	5499      	strb	r1, [r3, r2]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2241      	movs	r2, #65	@ 0x41
 8001fae:	2101      	movs	r1, #1
 8001fb0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2242      	movs	r2, #66	@ 0x42
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	5499      	strb	r1, [r3, r2]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2243      	movs	r2, #67	@ 0x43
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	5499      	strb	r1, [r3, r2]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2244      	movs	r2, #68	@ 0x44
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	5499      	strb	r1, [r3, r2]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2245      	movs	r2, #69	@ 0x45
 8001fce:	2101      	movs	r1, #1
 8001fd0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	223d      	movs	r2, #61	@ 0x3d
 8001fd6:	2101      	movs	r1, #1
 8001fd8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	0018      	movs	r0, r3
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	b002      	add	sp, #8
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	223d      	movs	r2, #61	@ 0x3d
 8001ff0:	5c9b      	ldrb	r3, [r3, r2]
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d001      	beq.n	8001ffc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e03b      	b.n	8002074 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	223d      	movs	r2, #61	@ 0x3d
 8002000:	2102      	movs	r1, #2
 8002002:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68da      	ldr	r2, [r3, #12]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2101      	movs	r1, #1
 8002010:	430a      	orrs	r2, r1
 8002012:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a18      	ldr	r2, [pc, #96]	@ (800207c <HAL_TIM_Base_Start_IT+0x98>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d00f      	beq.n	800203e <HAL_TIM_Base_Start_IT+0x5a>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	2380      	movs	r3, #128	@ 0x80
 8002024:	05db      	lsls	r3, r3, #23
 8002026:	429a      	cmp	r2, r3
 8002028:	d009      	beq.n	800203e <HAL_TIM_Base_Start_IT+0x5a>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a14      	ldr	r2, [pc, #80]	@ (8002080 <HAL_TIM_Base_Start_IT+0x9c>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d004      	beq.n	800203e <HAL_TIM_Base_Start_IT+0x5a>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a12      	ldr	r2, [pc, #72]	@ (8002084 <HAL_TIM_Base_Start_IT+0xa0>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d111      	bne.n	8002062 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	2207      	movs	r2, #7
 8002046:	4013      	ands	r3, r2
 8002048:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2b06      	cmp	r3, #6
 800204e:	d010      	beq.n	8002072 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2101      	movs	r1, #1
 800205c:	430a      	orrs	r2, r1
 800205e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002060:	e007      	b.n	8002072 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2101      	movs	r1, #1
 800206e:	430a      	orrs	r2, r1
 8002070:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002072:	2300      	movs	r3, #0
}
 8002074:	0018      	movs	r0, r3
 8002076:	46bd      	mov	sp, r7
 8002078:	b004      	add	sp, #16
 800207a:	bd80      	pop	{r7, pc}
 800207c:	40012c00 	.word	0x40012c00
 8002080:	40000400 	.word	0x40000400
 8002084:	40014000 	.word	0x40014000

08002088 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	691b      	ldr	r3, [r3, #16]
 800209e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	2202      	movs	r2, #2
 80020a4:	4013      	ands	r3, r2
 80020a6:	d021      	beq.n	80020ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2202      	movs	r2, #2
 80020ac:	4013      	ands	r3, r2
 80020ae:	d01d      	beq.n	80020ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2203      	movs	r2, #3
 80020b6:	4252      	negs	r2, r2
 80020b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2201      	movs	r2, #1
 80020be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	2203      	movs	r2, #3
 80020c8:	4013      	ands	r3, r2
 80020ca:	d004      	beq.n	80020d6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	0018      	movs	r0, r3
 80020d0:	f000 f9a4 	bl	800241c <HAL_TIM_IC_CaptureCallback>
 80020d4:	e007      	b.n	80020e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	0018      	movs	r0, r3
 80020da:	f000 f997 	bl	800240c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	0018      	movs	r0, r3
 80020e2:	f000 f9a3 	bl	800242c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	2204      	movs	r2, #4
 80020f0:	4013      	ands	r3, r2
 80020f2:	d022      	beq.n	800213a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2204      	movs	r2, #4
 80020f8:	4013      	ands	r3, r2
 80020fa:	d01e      	beq.n	800213a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2205      	movs	r2, #5
 8002102:	4252      	negs	r2, r2
 8002104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2202      	movs	r2, #2
 800210a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	699a      	ldr	r2, [r3, #24]
 8002112:	23c0      	movs	r3, #192	@ 0xc0
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4013      	ands	r3, r2
 8002118:	d004      	beq.n	8002124 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	0018      	movs	r0, r3
 800211e:	f000 f97d 	bl	800241c <HAL_TIM_IC_CaptureCallback>
 8002122:	e007      	b.n	8002134 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	0018      	movs	r0, r3
 8002128:	f000 f970 	bl	800240c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	0018      	movs	r0, r3
 8002130:	f000 f97c 	bl	800242c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	2208      	movs	r2, #8
 800213e:	4013      	ands	r3, r2
 8002140:	d021      	beq.n	8002186 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2208      	movs	r2, #8
 8002146:	4013      	ands	r3, r2
 8002148:	d01d      	beq.n	8002186 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2209      	movs	r2, #9
 8002150:	4252      	negs	r2, r2
 8002152:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2204      	movs	r2, #4
 8002158:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	69db      	ldr	r3, [r3, #28]
 8002160:	2203      	movs	r2, #3
 8002162:	4013      	ands	r3, r2
 8002164:	d004      	beq.n	8002170 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	0018      	movs	r0, r3
 800216a:	f000 f957 	bl	800241c <HAL_TIM_IC_CaptureCallback>
 800216e:	e007      	b.n	8002180 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	0018      	movs	r0, r3
 8002174:	f000 f94a 	bl	800240c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	0018      	movs	r0, r3
 800217c:	f000 f956 	bl	800242c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	2210      	movs	r2, #16
 800218a:	4013      	ands	r3, r2
 800218c:	d022      	beq.n	80021d4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2210      	movs	r2, #16
 8002192:	4013      	ands	r3, r2
 8002194:	d01e      	beq.n	80021d4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2211      	movs	r2, #17
 800219c:	4252      	negs	r2, r2
 800219e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2208      	movs	r2, #8
 80021a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	69da      	ldr	r2, [r3, #28]
 80021ac:	23c0      	movs	r3, #192	@ 0xc0
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	4013      	ands	r3, r2
 80021b2:	d004      	beq.n	80021be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	0018      	movs	r0, r3
 80021b8:	f000 f930 	bl	800241c <HAL_TIM_IC_CaptureCallback>
 80021bc:	e007      	b.n	80021ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	0018      	movs	r0, r3
 80021c2:	f000 f923 	bl	800240c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	0018      	movs	r0, r3
 80021ca:	f000 f92f 	bl	800242c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	2201      	movs	r2, #1
 80021d8:	4013      	ands	r3, r2
 80021da:	d00c      	beq.n	80021f6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2201      	movs	r2, #1
 80021e0:	4013      	ands	r3, r2
 80021e2:	d008      	beq.n	80021f6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2202      	movs	r2, #2
 80021ea:	4252      	negs	r2, r2
 80021ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	0018      	movs	r0, r3
 80021f2:	f7fe fc0f 	bl	8000a14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	2280      	movs	r2, #128	@ 0x80
 80021fa:	4013      	ands	r3, r2
 80021fc:	d00c      	beq.n	8002218 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2280      	movs	r2, #128	@ 0x80
 8002202:	4013      	ands	r3, r2
 8002204:	d008      	beq.n	8002218 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2281      	movs	r2, #129	@ 0x81
 800220c:	4252      	negs	r2, r2
 800220e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	0018      	movs	r0, r3
 8002214:	f000 faa8 	bl	8002768 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	2240      	movs	r2, #64	@ 0x40
 800221c:	4013      	ands	r3, r2
 800221e:	d00c      	beq.n	800223a <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2240      	movs	r2, #64	@ 0x40
 8002224:	4013      	ands	r3, r2
 8002226:	d008      	beq.n	800223a <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2241      	movs	r2, #65	@ 0x41
 800222e:	4252      	negs	r2, r2
 8002230:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	0018      	movs	r0, r3
 8002236:	f000 f901 	bl	800243c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	2220      	movs	r2, #32
 800223e:	4013      	ands	r3, r2
 8002240:	d00c      	beq.n	800225c <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2220      	movs	r2, #32
 8002246:	4013      	ands	r3, r2
 8002248:	d008      	beq.n	800225c <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2221      	movs	r2, #33	@ 0x21
 8002250:	4252      	negs	r2, r2
 8002252:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	0018      	movs	r0, r3
 8002258:	f000 fa7e 	bl	8002758 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800225c:	46c0      	nop			@ (mov r8, r8)
 800225e:	46bd      	mov	sp, r7
 8002260:	b004      	add	sp, #16
 8002262:	bd80      	pop	{r7, pc}

08002264 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800226e:	230f      	movs	r3, #15
 8002270:	18fb      	adds	r3, r7, r3
 8002272:	2200      	movs	r2, #0
 8002274:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	223c      	movs	r2, #60	@ 0x3c
 800227a:	5c9b      	ldrb	r3, [r3, r2]
 800227c:	2b01      	cmp	r3, #1
 800227e:	d101      	bne.n	8002284 <HAL_TIM_ConfigClockSource+0x20>
 8002280:	2302      	movs	r3, #2
 8002282:	e0bc      	b.n	80023fe <HAL_TIM_ConfigClockSource+0x19a>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	223c      	movs	r2, #60	@ 0x3c
 8002288:	2101      	movs	r1, #1
 800228a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	223d      	movs	r2, #61	@ 0x3d
 8002290:	2102      	movs	r1, #2
 8002292:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	2277      	movs	r2, #119	@ 0x77
 80022a0:	4393      	bics	r3, r2
 80022a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	4a58      	ldr	r2, [pc, #352]	@ (8002408 <HAL_TIM_ConfigClockSource+0x1a4>)
 80022a8:	4013      	ands	r3, r2
 80022aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	68ba      	ldr	r2, [r7, #8]
 80022b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2280      	movs	r2, #128	@ 0x80
 80022ba:	0192      	lsls	r2, r2, #6
 80022bc:	4293      	cmp	r3, r2
 80022be:	d040      	beq.n	8002342 <HAL_TIM_ConfigClockSource+0xde>
 80022c0:	2280      	movs	r2, #128	@ 0x80
 80022c2:	0192      	lsls	r2, r2, #6
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d900      	bls.n	80022ca <HAL_TIM_ConfigClockSource+0x66>
 80022c8:	e088      	b.n	80023dc <HAL_TIM_ConfigClockSource+0x178>
 80022ca:	2280      	movs	r2, #128	@ 0x80
 80022cc:	0152      	lsls	r2, r2, #5
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d100      	bne.n	80022d4 <HAL_TIM_ConfigClockSource+0x70>
 80022d2:	e088      	b.n	80023e6 <HAL_TIM_ConfigClockSource+0x182>
 80022d4:	2280      	movs	r2, #128	@ 0x80
 80022d6:	0152      	lsls	r2, r2, #5
 80022d8:	4293      	cmp	r3, r2
 80022da:	d900      	bls.n	80022de <HAL_TIM_ConfigClockSource+0x7a>
 80022dc:	e07e      	b.n	80023dc <HAL_TIM_ConfigClockSource+0x178>
 80022de:	2b70      	cmp	r3, #112	@ 0x70
 80022e0:	d018      	beq.n	8002314 <HAL_TIM_ConfigClockSource+0xb0>
 80022e2:	d900      	bls.n	80022e6 <HAL_TIM_ConfigClockSource+0x82>
 80022e4:	e07a      	b.n	80023dc <HAL_TIM_ConfigClockSource+0x178>
 80022e6:	2b60      	cmp	r3, #96	@ 0x60
 80022e8:	d04f      	beq.n	800238a <HAL_TIM_ConfigClockSource+0x126>
 80022ea:	d900      	bls.n	80022ee <HAL_TIM_ConfigClockSource+0x8a>
 80022ec:	e076      	b.n	80023dc <HAL_TIM_ConfigClockSource+0x178>
 80022ee:	2b50      	cmp	r3, #80	@ 0x50
 80022f0:	d03b      	beq.n	800236a <HAL_TIM_ConfigClockSource+0x106>
 80022f2:	d900      	bls.n	80022f6 <HAL_TIM_ConfigClockSource+0x92>
 80022f4:	e072      	b.n	80023dc <HAL_TIM_ConfigClockSource+0x178>
 80022f6:	2b40      	cmp	r3, #64	@ 0x40
 80022f8:	d057      	beq.n	80023aa <HAL_TIM_ConfigClockSource+0x146>
 80022fa:	d900      	bls.n	80022fe <HAL_TIM_ConfigClockSource+0x9a>
 80022fc:	e06e      	b.n	80023dc <HAL_TIM_ConfigClockSource+0x178>
 80022fe:	2b30      	cmp	r3, #48	@ 0x30
 8002300:	d063      	beq.n	80023ca <HAL_TIM_ConfigClockSource+0x166>
 8002302:	d86b      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x178>
 8002304:	2b20      	cmp	r3, #32
 8002306:	d060      	beq.n	80023ca <HAL_TIM_ConfigClockSource+0x166>
 8002308:	d868      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x178>
 800230a:	2b00      	cmp	r3, #0
 800230c:	d05d      	beq.n	80023ca <HAL_TIM_ConfigClockSource+0x166>
 800230e:	2b10      	cmp	r3, #16
 8002310:	d05b      	beq.n	80023ca <HAL_TIM_ConfigClockSource+0x166>
 8002312:	e063      	b.n	80023dc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002324:	f000 f99a 	bl	800265c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	2277      	movs	r2, #119	@ 0x77
 8002334:	4313      	orrs	r3, r2
 8002336:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68ba      	ldr	r2, [r7, #8]
 800233e:	609a      	str	r2, [r3, #8]
      break;
 8002340:	e052      	b.n	80023e8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002352:	f000 f983 	bl	800265c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2180      	movs	r1, #128	@ 0x80
 8002362:	01c9      	lsls	r1, r1, #7
 8002364:	430a      	orrs	r2, r1
 8002366:	609a      	str	r2, [r3, #8]
      break;
 8002368:	e03e      	b.n	80023e8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002376:	001a      	movs	r2, r3
 8002378:	f000 f8f6 	bl	8002568 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2150      	movs	r1, #80	@ 0x50
 8002382:	0018      	movs	r0, r3
 8002384:	f000 f950 	bl	8002628 <TIM_ITRx_SetConfig>
      break;
 8002388:	e02e      	b.n	80023e8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002396:	001a      	movs	r2, r3
 8002398:	f000 f914 	bl	80025c4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2160      	movs	r1, #96	@ 0x60
 80023a2:	0018      	movs	r0, r3
 80023a4:	f000 f940 	bl	8002628 <TIM_ITRx_SetConfig>
      break;
 80023a8:	e01e      	b.n	80023e8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023b6:	001a      	movs	r2, r3
 80023b8:	f000 f8d6 	bl	8002568 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2140      	movs	r1, #64	@ 0x40
 80023c2:	0018      	movs	r0, r3
 80023c4:	f000 f930 	bl	8002628 <TIM_ITRx_SetConfig>
      break;
 80023c8:	e00e      	b.n	80023e8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	0019      	movs	r1, r3
 80023d4:	0010      	movs	r0, r2
 80023d6:	f000 f927 	bl	8002628 <TIM_ITRx_SetConfig>
      break;
 80023da:	e005      	b.n	80023e8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80023dc:	230f      	movs	r3, #15
 80023de:	18fb      	adds	r3, r7, r3
 80023e0:	2201      	movs	r2, #1
 80023e2:	701a      	strb	r2, [r3, #0]
      break;
 80023e4:	e000      	b.n	80023e8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80023e6:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	223d      	movs	r2, #61	@ 0x3d
 80023ec:	2101      	movs	r1, #1
 80023ee:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	223c      	movs	r2, #60	@ 0x3c
 80023f4:	2100      	movs	r1, #0
 80023f6:	5499      	strb	r1, [r3, r2]

  return status;
 80023f8:	230f      	movs	r3, #15
 80023fa:	18fb      	adds	r3, r7, r3
 80023fc:	781b      	ldrb	r3, [r3, #0]
}
 80023fe:	0018      	movs	r0, r3
 8002400:	46bd      	mov	sp, r7
 8002402:	b004      	add	sp, #16
 8002404:	bd80      	pop	{r7, pc}
 8002406:	46c0      	nop			@ (mov r8, r8)
 8002408:	ffff00ff 	.word	0xffff00ff

0800240c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002414:	46c0      	nop			@ (mov r8, r8)
 8002416:	46bd      	mov	sp, r7
 8002418:	b002      	add	sp, #8
 800241a:	bd80      	pop	{r7, pc}

0800241c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002424:	46c0      	nop			@ (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	b002      	add	sp, #8
 800242a:	bd80      	pop	{r7, pc}

0800242c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002434:	46c0      	nop			@ (mov r8, r8)
 8002436:	46bd      	mov	sp, r7
 8002438:	b002      	add	sp, #8
 800243a:	bd80      	pop	{r7, pc}

0800243c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002444:	46c0      	nop			@ (mov r8, r8)
 8002446:	46bd      	mov	sp, r7
 8002448:	b002      	add	sp, #8
 800244a:	bd80      	pop	{r7, pc}

0800244c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	4a3b      	ldr	r2, [pc, #236]	@ (800254c <TIM_Base_SetConfig+0x100>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d008      	beq.n	8002476 <TIM_Base_SetConfig+0x2a>
 8002464:	687a      	ldr	r2, [r7, #4]
 8002466:	2380      	movs	r3, #128	@ 0x80
 8002468:	05db      	lsls	r3, r3, #23
 800246a:	429a      	cmp	r2, r3
 800246c:	d003      	beq.n	8002476 <TIM_Base_SetConfig+0x2a>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4a37      	ldr	r2, [pc, #220]	@ (8002550 <TIM_Base_SetConfig+0x104>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d108      	bne.n	8002488 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2270      	movs	r2, #112	@ 0x70
 800247a:	4393      	bics	r3, r2
 800247c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	68fa      	ldr	r2, [r7, #12]
 8002484:	4313      	orrs	r3, r2
 8002486:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	4a30      	ldr	r2, [pc, #192]	@ (800254c <TIM_Base_SetConfig+0x100>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d018      	beq.n	80024c2 <TIM_Base_SetConfig+0x76>
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	2380      	movs	r3, #128	@ 0x80
 8002494:	05db      	lsls	r3, r3, #23
 8002496:	429a      	cmp	r2, r3
 8002498:	d013      	beq.n	80024c2 <TIM_Base_SetConfig+0x76>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a2c      	ldr	r2, [pc, #176]	@ (8002550 <TIM_Base_SetConfig+0x104>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d00f      	beq.n	80024c2 <TIM_Base_SetConfig+0x76>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a2b      	ldr	r2, [pc, #172]	@ (8002554 <TIM_Base_SetConfig+0x108>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d00b      	beq.n	80024c2 <TIM_Base_SetConfig+0x76>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a2a      	ldr	r2, [pc, #168]	@ (8002558 <TIM_Base_SetConfig+0x10c>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d007      	beq.n	80024c2 <TIM_Base_SetConfig+0x76>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a29      	ldr	r2, [pc, #164]	@ (800255c <TIM_Base_SetConfig+0x110>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d003      	beq.n	80024c2 <TIM_Base_SetConfig+0x76>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a28      	ldr	r2, [pc, #160]	@ (8002560 <TIM_Base_SetConfig+0x114>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d108      	bne.n	80024d4 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	4a27      	ldr	r2, [pc, #156]	@ (8002564 <TIM_Base_SetConfig+0x118>)
 80024c6:	4013      	ands	r3, r2
 80024c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	68fa      	ldr	r2, [r7, #12]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2280      	movs	r2, #128	@ 0x80
 80024d8:	4393      	bics	r3, r2
 80024da:	001a      	movs	r2, r3
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	695b      	ldr	r3, [r3, #20]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	689a      	ldr	r2, [r3, #8]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a13      	ldr	r2, [pc, #76]	@ (800254c <TIM_Base_SetConfig+0x100>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d00b      	beq.n	800251a <TIM_Base_SetConfig+0xce>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a14      	ldr	r2, [pc, #80]	@ (8002558 <TIM_Base_SetConfig+0x10c>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d007      	beq.n	800251a <TIM_Base_SetConfig+0xce>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a13      	ldr	r2, [pc, #76]	@ (800255c <TIM_Base_SetConfig+0x110>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d003      	beq.n	800251a <TIM_Base_SetConfig+0xce>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a12      	ldr	r2, [pc, #72]	@ (8002560 <TIM_Base_SetConfig+0x114>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d103      	bne.n	8002522 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	691a      	ldr	r2, [r3, #16]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2201      	movs	r2, #1
 8002526:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	691b      	ldr	r3, [r3, #16]
 800252c:	2201      	movs	r2, #1
 800252e:	4013      	ands	r3, r2
 8002530:	2b01      	cmp	r3, #1
 8002532:	d106      	bne.n	8002542 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	691b      	ldr	r3, [r3, #16]
 8002538:	2201      	movs	r2, #1
 800253a:	4393      	bics	r3, r2
 800253c:	001a      	movs	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	611a      	str	r2, [r3, #16]
  }
}
 8002542:	46c0      	nop			@ (mov r8, r8)
 8002544:	46bd      	mov	sp, r7
 8002546:	b004      	add	sp, #16
 8002548:	bd80      	pop	{r7, pc}
 800254a:	46c0      	nop			@ (mov r8, r8)
 800254c:	40012c00 	.word	0x40012c00
 8002550:	40000400 	.word	0x40000400
 8002554:	40002000 	.word	0x40002000
 8002558:	40014000 	.word	0x40014000
 800255c:	40014400 	.word	0x40014400
 8002560:	40014800 	.word	0x40014800
 8002564:	fffffcff 	.word	0xfffffcff

08002568 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b086      	sub	sp, #24
 800256c:	af00      	add	r7, sp, #0
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	60b9      	str	r1, [r7, #8]
 8002572:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6a1b      	ldr	r3, [r3, #32]
 8002578:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	6a1b      	ldr	r3, [r3, #32]
 800257e:	2201      	movs	r2, #1
 8002580:	4393      	bics	r3, r2
 8002582:	001a      	movs	r2, r3
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	699b      	ldr	r3, [r3, #24]
 800258c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	22f0      	movs	r2, #240	@ 0xf0
 8002592:	4393      	bics	r3, r2
 8002594:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	011b      	lsls	r3, r3, #4
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	4313      	orrs	r3, r2
 800259e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	220a      	movs	r2, #10
 80025a4:	4393      	bics	r3, r2
 80025a6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80025a8:	697a      	ldr	r2, [r7, #20]
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	697a      	ldr	r2, [r7, #20]
 80025ba:	621a      	str	r2, [r3, #32]
}
 80025bc:	46c0      	nop			@ (mov r8, r8)
 80025be:	46bd      	mov	sp, r7
 80025c0:	b006      	add	sp, #24
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b086      	sub	sp, #24
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6a1b      	ldr	r3, [r3, #32]
 80025d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	2210      	movs	r2, #16
 80025dc:	4393      	bics	r3, r2
 80025de:	001a      	movs	r2, r3
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002624 <TIM_TI2_ConfigInputStage+0x60>)
 80025ee:	4013      	ands	r3, r2
 80025f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	031b      	lsls	r3, r3, #12
 80025f6:	693a      	ldr	r2, [r7, #16]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	22a0      	movs	r2, #160	@ 0xa0
 8002600:	4393      	bics	r3, r2
 8002602:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	011b      	lsls	r3, r3, #4
 8002608:	697a      	ldr	r2, [r7, #20]
 800260a:	4313      	orrs	r3, r2
 800260c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	697a      	ldr	r2, [r7, #20]
 8002618:	621a      	str	r2, [r3, #32]
}
 800261a:	46c0      	nop			@ (mov r8, r8)
 800261c:	46bd      	mov	sp, r7
 800261e:	b006      	add	sp, #24
 8002620:	bd80      	pop	{r7, pc}
 8002622:	46c0      	nop			@ (mov r8, r8)
 8002624:	ffff0fff 	.word	0xffff0fff

08002628 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2270      	movs	r2, #112	@ 0x70
 800263c:	4393      	bics	r3, r2
 800263e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002640:	683a      	ldr	r2, [r7, #0]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	4313      	orrs	r3, r2
 8002646:	2207      	movs	r2, #7
 8002648:	4313      	orrs	r3, r2
 800264a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	609a      	str	r2, [r3, #8]
}
 8002652:	46c0      	nop			@ (mov r8, r8)
 8002654:	46bd      	mov	sp, r7
 8002656:	b004      	add	sp, #16
 8002658:	bd80      	pop	{r7, pc}
	...

0800265c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b086      	sub	sp, #24
 8002660:	af00      	add	r7, sp, #0
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	607a      	str	r2, [r7, #4]
 8002668:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	4a09      	ldr	r2, [pc, #36]	@ (8002698 <TIM_ETR_SetConfig+0x3c>)
 8002674:	4013      	ands	r3, r2
 8002676:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	021a      	lsls	r2, r3, #8
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	431a      	orrs	r2, r3
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	4313      	orrs	r3, r2
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	4313      	orrs	r3, r2
 8002688:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	697a      	ldr	r2, [r7, #20]
 800268e:	609a      	str	r2, [r3, #8]
}
 8002690:	46c0      	nop			@ (mov r8, r8)
 8002692:	46bd      	mov	sp, r7
 8002694:	b006      	add	sp, #24
 8002696:	bd80      	pop	{r7, pc}
 8002698:	ffff00ff 	.word	0xffff00ff

0800269c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	223c      	movs	r2, #60	@ 0x3c
 80026aa:	5c9b      	ldrb	r3, [r3, r2]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d101      	bne.n	80026b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026b0:	2302      	movs	r3, #2
 80026b2:	e047      	b.n	8002744 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	223c      	movs	r2, #60	@ 0x3c
 80026b8:	2101      	movs	r1, #1
 80026ba:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	223d      	movs	r2, #61	@ 0x3d
 80026c0:	2102      	movs	r1, #2
 80026c2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2270      	movs	r2, #112	@ 0x70
 80026d8:	4393      	bics	r3, r2
 80026da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	68fa      	ldr	r2, [r7, #12]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68fa      	ldr	r2, [r7, #12]
 80026ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a16      	ldr	r2, [pc, #88]	@ (800274c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d00f      	beq.n	8002718 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	2380      	movs	r3, #128	@ 0x80
 80026fe:	05db      	lsls	r3, r3, #23
 8002700:	429a      	cmp	r2, r3
 8002702:	d009      	beq.n	8002718 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a11      	ldr	r2, [pc, #68]	@ (8002750 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d004      	beq.n	8002718 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a10      	ldr	r2, [pc, #64]	@ (8002754 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d10c      	bne.n	8002732 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	2280      	movs	r2, #128	@ 0x80
 800271c:	4393      	bics	r3, r2
 800271e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	68ba      	ldr	r2, [r7, #8]
 8002726:	4313      	orrs	r3, r2
 8002728:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	223d      	movs	r2, #61	@ 0x3d
 8002736:	2101      	movs	r1, #1
 8002738:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	223c      	movs	r2, #60	@ 0x3c
 800273e:	2100      	movs	r1, #0
 8002740:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002742:	2300      	movs	r3, #0
}
 8002744:	0018      	movs	r0, r3
 8002746:	46bd      	mov	sp, r7
 8002748:	b004      	add	sp, #16
 800274a:	bd80      	pop	{r7, pc}
 800274c:	40012c00 	.word	0x40012c00
 8002750:	40000400 	.word	0x40000400
 8002754:	40014000 	.word	0x40014000

08002758 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002760:	46c0      	nop			@ (mov r8, r8)
 8002762:	46bd      	mov	sp, r7
 8002764:	b002      	add	sp, #8
 8002766:	bd80      	pop	{r7, pc}

08002768 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002770:	46c0      	nop			@ (mov r8, r8)
 8002772:	46bd      	mov	sp, r7
 8002774:	b002      	add	sp, #8
 8002776:	bd80      	pop	{r7, pc}

08002778 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d101      	bne.n	800278a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e044      	b.n	8002814 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800278e:	2b00      	cmp	r3, #0
 8002790:	d107      	bne.n	80027a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2278      	movs	r2, #120	@ 0x78
 8002796:	2100      	movs	r1, #0
 8002798:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	0018      	movs	r0, r3
 800279e:	f7fd ffbf 	bl	8000720 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2224      	movs	r2, #36	@ 0x24
 80027a6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2101      	movs	r1, #1
 80027b4:	438a      	bics	r2, r1
 80027b6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d003      	beq.n	80027c8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	0018      	movs	r0, r3
 80027c4:	f000 fe38 	bl	8003438 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	0018      	movs	r0, r3
 80027cc:	f000 fcac 	bl	8003128 <UART_SetConfig>
 80027d0:	0003      	movs	r3, r0
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d101      	bne.n	80027da <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e01c      	b.n	8002814 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	685a      	ldr	r2, [r3, #4]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	490d      	ldr	r1, [pc, #52]	@ (800281c <HAL_UART_Init+0xa4>)
 80027e6:	400a      	ands	r2, r1
 80027e8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	212a      	movs	r1, #42	@ 0x2a
 80027f6:	438a      	bics	r2, r1
 80027f8:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2101      	movs	r1, #1
 8002806:	430a      	orrs	r2, r1
 8002808:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	0018      	movs	r0, r3
 800280e:	f000 fec7 	bl	80035a0 <UART_CheckIdleState>
 8002812:	0003      	movs	r3, r0
}
 8002814:	0018      	movs	r0, r3
 8002816:	46bd      	mov	sp, r7
 8002818:	b002      	add	sp, #8
 800281a:	bd80      	pop	{r7, pc}
 800281c:	ffffb7ff 	.word	0xffffb7ff

08002820 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b08a      	sub	sp, #40	@ 0x28
 8002824:	af02      	add	r7, sp, #8
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	603b      	str	r3, [r7, #0]
 800282c:	1dbb      	adds	r3, r7, #6
 800282e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002834:	2b20      	cmp	r3, #32
 8002836:	d000      	beq.n	800283a <HAL_UART_Transmit+0x1a>
 8002838:	e08c      	b.n	8002954 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d003      	beq.n	8002848 <HAL_UART_Transmit+0x28>
 8002840:	1dbb      	adds	r3, r7, #6
 8002842:	881b      	ldrh	r3, [r3, #0]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e084      	b.n	8002956 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	689a      	ldr	r2, [r3, #8]
 8002850:	2380      	movs	r3, #128	@ 0x80
 8002852:	015b      	lsls	r3, r3, #5
 8002854:	429a      	cmp	r2, r3
 8002856:	d109      	bne.n	800286c <HAL_UART_Transmit+0x4c>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	691b      	ldr	r3, [r3, #16]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d105      	bne.n	800286c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	2201      	movs	r2, #1
 8002864:	4013      	ands	r3, r2
 8002866:	d001      	beq.n	800286c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e074      	b.n	8002956 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2284      	movs	r2, #132	@ 0x84
 8002870:	2100      	movs	r1, #0
 8002872:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2221      	movs	r2, #33	@ 0x21
 8002878:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800287a:	f7fe f967 	bl	8000b4c <HAL_GetTick>
 800287e:	0003      	movs	r3, r0
 8002880:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	1dba      	adds	r2, r7, #6
 8002886:	2150      	movs	r1, #80	@ 0x50
 8002888:	8812      	ldrh	r2, [r2, #0]
 800288a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	1dba      	adds	r2, r7, #6
 8002890:	2152      	movs	r1, #82	@ 0x52
 8002892:	8812      	ldrh	r2, [r2, #0]
 8002894:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	689a      	ldr	r2, [r3, #8]
 800289a:	2380      	movs	r3, #128	@ 0x80
 800289c:	015b      	lsls	r3, r3, #5
 800289e:	429a      	cmp	r2, r3
 80028a0:	d108      	bne.n	80028b4 <HAL_UART_Transmit+0x94>
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d104      	bne.n	80028b4 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80028aa:	2300      	movs	r3, #0
 80028ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	61bb      	str	r3, [r7, #24]
 80028b2:	e003      	b.n	80028bc <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80028bc:	e02f      	b.n	800291e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028be:	697a      	ldr	r2, [r7, #20]
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	9300      	str	r3, [sp, #0]
 80028c6:	0013      	movs	r3, r2
 80028c8:	2200      	movs	r2, #0
 80028ca:	2180      	movs	r1, #128	@ 0x80
 80028cc:	f000 ff10 	bl	80036f0 <UART_WaitOnFlagUntilTimeout>
 80028d0:	1e03      	subs	r3, r0, #0
 80028d2:	d004      	beq.n	80028de <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2220      	movs	r2, #32
 80028d8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e03b      	b.n	8002956 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d10b      	bne.n	80028fc <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	881a      	ldrh	r2, [r3, #0]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	05d2      	lsls	r2, r2, #23
 80028ee:	0dd2      	lsrs	r2, r2, #23
 80028f0:	b292      	uxth	r2, r2
 80028f2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	3302      	adds	r3, #2
 80028f8:	61bb      	str	r3, [r7, #24]
 80028fa:	e007      	b.n	800290c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	781a      	ldrb	r2, [r3, #0]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	3301      	adds	r3, #1
 800290a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2252      	movs	r2, #82	@ 0x52
 8002910:	5a9b      	ldrh	r3, [r3, r2]
 8002912:	b29b      	uxth	r3, r3
 8002914:	3b01      	subs	r3, #1
 8002916:	b299      	uxth	r1, r3
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2252      	movs	r2, #82	@ 0x52
 800291c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2252      	movs	r2, #82	@ 0x52
 8002922:	5a9b      	ldrh	r3, [r3, r2]
 8002924:	b29b      	uxth	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1c9      	bne.n	80028be <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800292a:	697a      	ldr	r2, [r7, #20]
 800292c:	68f8      	ldr	r0, [r7, #12]
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	0013      	movs	r3, r2
 8002934:	2200      	movs	r2, #0
 8002936:	2140      	movs	r1, #64	@ 0x40
 8002938:	f000 feda 	bl	80036f0 <UART_WaitOnFlagUntilTimeout>
 800293c:	1e03      	subs	r3, r0, #0
 800293e:	d004      	beq.n	800294a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2220      	movs	r2, #32
 8002944:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e005      	b.n	8002956 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2220      	movs	r2, #32
 800294e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002950:	2300      	movs	r3, #0
 8002952:	e000      	b.n	8002956 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002954:	2302      	movs	r3, #2
  }
}
 8002956:	0018      	movs	r0, r3
 8002958:	46bd      	mov	sp, r7
 800295a:	b008      	add	sp, #32
 800295c:	bd80      	pop	{r7, pc}
	...

08002960 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b08a      	sub	sp, #40	@ 0x28
 8002964:	af02      	add	r7, sp, #8
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	603b      	str	r3, [r7, #0]
 800296c:	1dbb      	adds	r3, r7, #6
 800296e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2280      	movs	r2, #128	@ 0x80
 8002974:	589b      	ldr	r3, [r3, r2]
 8002976:	2b20      	cmp	r3, #32
 8002978:	d000      	beq.n	800297c <HAL_UART_Receive+0x1c>
 800297a:	e0d1      	b.n	8002b20 <HAL_UART_Receive+0x1c0>
  {
    if ((pData == NULL) || (Size == 0U))
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d003      	beq.n	800298a <HAL_UART_Receive+0x2a>
 8002982:	1dbb      	adds	r3, r7, #6
 8002984:	881b      	ldrh	r3, [r3, #0]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e0c9      	b.n	8002b22 <HAL_UART_Receive+0x1c2>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	689a      	ldr	r2, [r3, #8]
 8002992:	2380      	movs	r3, #128	@ 0x80
 8002994:	015b      	lsls	r3, r3, #5
 8002996:	429a      	cmp	r2, r3
 8002998:	d109      	bne.n	80029ae <HAL_UART_Receive+0x4e>
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d105      	bne.n	80029ae <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	2201      	movs	r2, #1
 80029a6:	4013      	ands	r3, r2
 80029a8:	d001      	beq.n	80029ae <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e0b9      	b.n	8002b22 <HAL_UART_Receive+0x1c2>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2284      	movs	r2, #132	@ 0x84
 80029b2:	2100      	movs	r1, #0
 80029b4:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2280      	movs	r2, #128	@ 0x80
 80029ba:	2122      	movs	r1, #34	@ 0x22
 80029bc:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2200      	movs	r2, #0
 80029c2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029c4:	f7fe f8c2 	bl	8000b4c <HAL_GetTick>
 80029c8:	0003      	movs	r3, r0
 80029ca:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	1dba      	adds	r2, r7, #6
 80029d0:	2158      	movs	r1, #88	@ 0x58
 80029d2:	8812      	ldrh	r2, [r2, #0]
 80029d4:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	1dba      	adds	r2, r7, #6
 80029da:	215a      	movs	r1, #90	@ 0x5a
 80029dc:	8812      	ldrh	r2, [r2, #0]
 80029de:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	2380      	movs	r3, #128	@ 0x80
 80029e6:	015b      	lsls	r3, r3, #5
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d10d      	bne.n	8002a08 <HAL_UART_Receive+0xa8>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	691b      	ldr	r3, [r3, #16]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d104      	bne.n	80029fe <HAL_UART_Receive+0x9e>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	225c      	movs	r2, #92	@ 0x5c
 80029f8:	494c      	ldr	r1, [pc, #304]	@ (8002b2c <HAL_UART_Receive+0x1cc>)
 80029fa:	5299      	strh	r1, [r3, r2]
 80029fc:	e02e      	b.n	8002a5c <HAL_UART_Receive+0xfc>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	225c      	movs	r2, #92	@ 0x5c
 8002a02:	21ff      	movs	r1, #255	@ 0xff
 8002a04:	5299      	strh	r1, [r3, r2]
 8002a06:	e029      	b.n	8002a5c <HAL_UART_Receive+0xfc>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d10d      	bne.n	8002a2c <HAL_UART_Receive+0xcc>
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	691b      	ldr	r3, [r3, #16]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d104      	bne.n	8002a22 <HAL_UART_Receive+0xc2>
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	225c      	movs	r2, #92	@ 0x5c
 8002a1c:	21ff      	movs	r1, #255	@ 0xff
 8002a1e:	5299      	strh	r1, [r3, r2]
 8002a20:	e01c      	b.n	8002a5c <HAL_UART_Receive+0xfc>
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	225c      	movs	r2, #92	@ 0x5c
 8002a26:	217f      	movs	r1, #127	@ 0x7f
 8002a28:	5299      	strh	r1, [r3, r2]
 8002a2a:	e017      	b.n	8002a5c <HAL_UART_Receive+0xfc>
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	2380      	movs	r3, #128	@ 0x80
 8002a32:	055b      	lsls	r3, r3, #21
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d10d      	bne.n	8002a54 <HAL_UART_Receive+0xf4>
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	691b      	ldr	r3, [r3, #16]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d104      	bne.n	8002a4a <HAL_UART_Receive+0xea>
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	225c      	movs	r2, #92	@ 0x5c
 8002a44:	217f      	movs	r1, #127	@ 0x7f
 8002a46:	5299      	strh	r1, [r3, r2]
 8002a48:	e008      	b.n	8002a5c <HAL_UART_Receive+0xfc>
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	225c      	movs	r2, #92	@ 0x5c
 8002a4e:	213f      	movs	r1, #63	@ 0x3f
 8002a50:	5299      	strh	r1, [r3, r2]
 8002a52:	e003      	b.n	8002a5c <HAL_UART_Receive+0xfc>
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	225c      	movs	r2, #92	@ 0x5c
 8002a58:	2100      	movs	r1, #0
 8002a5a:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002a5c:	2312      	movs	r3, #18
 8002a5e:	18fb      	adds	r3, r7, r3
 8002a60:	68fa      	ldr	r2, [r7, #12]
 8002a62:	215c      	movs	r1, #92	@ 0x5c
 8002a64:	5a52      	ldrh	r2, [r2, r1]
 8002a66:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	689a      	ldr	r2, [r3, #8]
 8002a6c:	2380      	movs	r3, #128	@ 0x80
 8002a6e:	015b      	lsls	r3, r3, #5
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d108      	bne.n	8002a86 <HAL_UART_Receive+0x126>
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	691b      	ldr	r3, [r3, #16]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d104      	bne.n	8002a86 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	61bb      	str	r3, [r7, #24]
 8002a84:	e003      	b.n	8002a8e <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002a8e:	e03b      	b.n	8002b08 <HAL_UART_Receive+0x1a8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002a90:	697a      	ldr	r2, [r7, #20]
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	9300      	str	r3, [sp, #0]
 8002a98:	0013      	movs	r3, r2
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	2120      	movs	r1, #32
 8002a9e:	f000 fe27 	bl	80036f0 <UART_WaitOnFlagUntilTimeout>
 8002aa2:	1e03      	subs	r3, r0, #0
 8002aa4:	d005      	beq.n	8002ab2 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2280      	movs	r2, #128	@ 0x80
 8002aaa:	2120      	movs	r1, #32
 8002aac:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e037      	b.n	8002b22 <HAL_UART_Receive+0x1c2>
      }
      if (pdata8bits == NULL)
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d10e      	bne.n	8002ad6 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	2212      	movs	r2, #18
 8002ac2:	18ba      	adds	r2, r7, r2
 8002ac4:	8812      	ldrh	r2, [r2, #0]
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	b29a      	uxth	r2, r3
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	3302      	adds	r3, #2
 8002ad2:	61bb      	str	r3, [r7, #24]
 8002ad4:	e00f      	b.n	8002af6 <HAL_UART_Receive+0x196>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	2212      	movs	r2, #18
 8002ae2:	18ba      	adds	r2, r7, r2
 8002ae4:	8812      	ldrh	r2, [r2, #0]
 8002ae6:	b2d2      	uxtb	r2, r2
 8002ae8:	4013      	ands	r3, r2
 8002aea:	b2da      	uxtb	r2, r3
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	3301      	adds	r3, #1
 8002af4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	225a      	movs	r2, #90	@ 0x5a
 8002afa:	5a9b      	ldrh	r3, [r3, r2]
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	3b01      	subs	r3, #1
 8002b00:	b299      	uxth	r1, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	225a      	movs	r2, #90	@ 0x5a
 8002b06:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	225a      	movs	r2, #90	@ 0x5a
 8002b0c:	5a9b      	ldrh	r3, [r3, r2]
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d1bd      	bne.n	8002a90 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2280      	movs	r2, #128	@ 0x80
 8002b18:	2120      	movs	r1, #32
 8002b1a:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	e000      	b.n	8002b22 <HAL_UART_Receive+0x1c2>
  }
  else
  {
    return HAL_BUSY;
 8002b20:	2302      	movs	r3, #2
  }
}
 8002b22:	0018      	movs	r0, r3
 8002b24:	46bd      	mov	sp, r7
 8002b26:	b008      	add	sp, #32
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	46c0      	nop			@ (mov r8, r8)
 8002b2c:	000001ff 	.word	0x000001ff

08002b30 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b30:	b590      	push	{r4, r7, lr}
 8002b32:	b0ab      	sub	sp, #172	@ 0xac
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	69db      	ldr	r3, [r3, #28]
 8002b3e:	22a4      	movs	r2, #164	@ 0xa4
 8002b40:	18b9      	adds	r1, r7, r2
 8002b42:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	20a0      	movs	r0, #160	@ 0xa0
 8002b4c:	1839      	adds	r1, r7, r0
 8002b4e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	219c      	movs	r1, #156	@ 0x9c
 8002b58:	1879      	adds	r1, r7, r1
 8002b5a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002b5c:	0011      	movs	r1, r2
 8002b5e:	18bb      	adds	r3, r7, r2
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a99      	ldr	r2, [pc, #612]	@ (8002dc8 <HAL_UART_IRQHandler+0x298>)
 8002b64:	4013      	ands	r3, r2
 8002b66:	2298      	movs	r2, #152	@ 0x98
 8002b68:	18bc      	adds	r4, r7, r2
 8002b6a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002b6c:	18bb      	adds	r3, r7, r2
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d114      	bne.n	8002b9e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002b74:	187b      	adds	r3, r7, r1
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2220      	movs	r2, #32
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	d00f      	beq.n	8002b9e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002b7e:	183b      	adds	r3, r7, r0
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2220      	movs	r2, #32
 8002b84:	4013      	ands	r3, r2
 8002b86:	d00a      	beq.n	8002b9e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d100      	bne.n	8002b92 <HAL_UART_IRQHandler+0x62>
 8002b90:	e29e      	b.n	80030d0 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	0010      	movs	r0, r2
 8002b9a:	4798      	blx	r3
      }
      return;
 8002b9c:	e298      	b.n	80030d0 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002b9e:	2398      	movs	r3, #152	@ 0x98
 8002ba0:	18fb      	adds	r3, r7, r3
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d100      	bne.n	8002baa <HAL_UART_IRQHandler+0x7a>
 8002ba8:	e114      	b.n	8002dd4 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002baa:	239c      	movs	r3, #156	@ 0x9c
 8002bac:	18fb      	adds	r3, r7, r3
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	d106      	bne.n	8002bc4 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002bb6:	23a0      	movs	r3, #160	@ 0xa0
 8002bb8:	18fb      	adds	r3, r7, r3
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a83      	ldr	r2, [pc, #524]	@ (8002dcc <HAL_UART_IRQHandler+0x29c>)
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	d100      	bne.n	8002bc4 <HAL_UART_IRQHandler+0x94>
 8002bc2:	e107      	b.n	8002dd4 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002bc4:	23a4      	movs	r3, #164	@ 0xa4
 8002bc6:	18fb      	adds	r3, r7, r3
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	4013      	ands	r3, r2
 8002bce:	d012      	beq.n	8002bf6 <HAL_UART_IRQHandler+0xc6>
 8002bd0:	23a0      	movs	r3, #160	@ 0xa0
 8002bd2:	18fb      	adds	r3, r7, r3
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	2380      	movs	r3, #128	@ 0x80
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	4013      	ands	r3, r2
 8002bdc:	d00b      	beq.n	8002bf6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2201      	movs	r2, #1
 8002be4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2284      	movs	r2, #132	@ 0x84
 8002bea:	589b      	ldr	r3, [r3, r2]
 8002bec:	2201      	movs	r2, #1
 8002bee:	431a      	orrs	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2184      	movs	r1, #132	@ 0x84
 8002bf4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002bf6:	23a4      	movs	r3, #164	@ 0xa4
 8002bf8:	18fb      	adds	r3, r7, r3
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2202      	movs	r2, #2
 8002bfe:	4013      	ands	r3, r2
 8002c00:	d011      	beq.n	8002c26 <HAL_UART_IRQHandler+0xf6>
 8002c02:	239c      	movs	r3, #156	@ 0x9c
 8002c04:	18fb      	adds	r3, r7, r3
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	d00b      	beq.n	8002c26 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2202      	movs	r2, #2
 8002c14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2284      	movs	r2, #132	@ 0x84
 8002c1a:	589b      	ldr	r3, [r3, r2]
 8002c1c:	2204      	movs	r2, #4
 8002c1e:	431a      	orrs	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2184      	movs	r1, #132	@ 0x84
 8002c24:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002c26:	23a4      	movs	r3, #164	@ 0xa4
 8002c28:	18fb      	adds	r3, r7, r3
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2204      	movs	r2, #4
 8002c2e:	4013      	ands	r3, r2
 8002c30:	d011      	beq.n	8002c56 <HAL_UART_IRQHandler+0x126>
 8002c32:	239c      	movs	r3, #156	@ 0x9c
 8002c34:	18fb      	adds	r3, r7, r3
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	d00b      	beq.n	8002c56 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2204      	movs	r2, #4
 8002c44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2284      	movs	r2, #132	@ 0x84
 8002c4a:	589b      	ldr	r3, [r3, r2]
 8002c4c:	2202      	movs	r2, #2
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2184      	movs	r1, #132	@ 0x84
 8002c54:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002c56:	23a4      	movs	r3, #164	@ 0xa4
 8002c58:	18fb      	adds	r3, r7, r3
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	2208      	movs	r2, #8
 8002c5e:	4013      	ands	r3, r2
 8002c60:	d017      	beq.n	8002c92 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c62:	23a0      	movs	r3, #160	@ 0xa0
 8002c64:	18fb      	adds	r3, r7, r3
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2220      	movs	r2, #32
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	d105      	bne.n	8002c7a <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002c6e:	239c      	movs	r3, #156	@ 0x9c
 8002c70:	18fb      	adds	r3, r7, r3
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2201      	movs	r2, #1
 8002c76:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c78:	d00b      	beq.n	8002c92 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2208      	movs	r2, #8
 8002c80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2284      	movs	r2, #132	@ 0x84
 8002c86:	589b      	ldr	r3, [r3, r2]
 8002c88:	2208      	movs	r2, #8
 8002c8a:	431a      	orrs	r2, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2184      	movs	r1, #132	@ 0x84
 8002c90:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002c92:	23a4      	movs	r3, #164	@ 0xa4
 8002c94:	18fb      	adds	r3, r7, r3
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	2380      	movs	r3, #128	@ 0x80
 8002c9a:	011b      	lsls	r3, r3, #4
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	d013      	beq.n	8002cc8 <HAL_UART_IRQHandler+0x198>
 8002ca0:	23a0      	movs	r3, #160	@ 0xa0
 8002ca2:	18fb      	adds	r3, r7, r3
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	2380      	movs	r3, #128	@ 0x80
 8002ca8:	04db      	lsls	r3, r3, #19
 8002caa:	4013      	ands	r3, r2
 8002cac:	d00c      	beq.n	8002cc8 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2280      	movs	r2, #128	@ 0x80
 8002cb4:	0112      	lsls	r2, r2, #4
 8002cb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2284      	movs	r2, #132	@ 0x84
 8002cbc:	589b      	ldr	r3, [r3, r2]
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	431a      	orrs	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2184      	movs	r1, #132	@ 0x84
 8002cc6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2284      	movs	r2, #132	@ 0x84
 8002ccc:	589b      	ldr	r3, [r3, r2]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d100      	bne.n	8002cd4 <HAL_UART_IRQHandler+0x1a4>
 8002cd2:	e1ff      	b.n	80030d4 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002cd4:	23a4      	movs	r3, #164	@ 0xa4
 8002cd6:	18fb      	adds	r3, r7, r3
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2220      	movs	r2, #32
 8002cdc:	4013      	ands	r3, r2
 8002cde:	d00e      	beq.n	8002cfe <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002ce0:	23a0      	movs	r3, #160	@ 0xa0
 8002ce2:	18fb      	adds	r3, r7, r3
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2220      	movs	r2, #32
 8002ce8:	4013      	ands	r3, r2
 8002cea:	d008      	beq.n	8002cfe <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d004      	beq.n	8002cfe <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	0010      	movs	r0, r2
 8002cfc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2284      	movs	r2, #132	@ 0x84
 8002d02:	589b      	ldr	r3, [r3, r2]
 8002d04:	2194      	movs	r1, #148	@ 0x94
 8002d06:	187a      	adds	r2, r7, r1
 8002d08:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	2240      	movs	r2, #64	@ 0x40
 8002d12:	4013      	ands	r3, r2
 8002d14:	2b40      	cmp	r3, #64	@ 0x40
 8002d16:	d004      	beq.n	8002d22 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002d18:	187b      	adds	r3, r7, r1
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2228      	movs	r2, #40	@ 0x28
 8002d1e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002d20:	d047      	beq.n	8002db2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	0018      	movs	r0, r3
 8002d26:	f000 fd53 	bl	80037d0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	2240      	movs	r2, #64	@ 0x40
 8002d32:	4013      	ands	r3, r2
 8002d34:	2b40      	cmp	r3, #64	@ 0x40
 8002d36:	d137      	bne.n	8002da8 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d38:	f3ef 8310 	mrs	r3, PRIMASK
 8002d3c:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002d3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d40:	2090      	movs	r0, #144	@ 0x90
 8002d42:	183a      	adds	r2, r7, r0
 8002d44:	6013      	str	r3, [r2, #0]
 8002d46:	2301      	movs	r3, #1
 8002d48:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d4a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d4c:	f383 8810 	msr	PRIMASK, r3
}
 8002d50:	46c0      	nop			@ (mov r8, r8)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2140      	movs	r1, #64	@ 0x40
 8002d5e:	438a      	bics	r2, r1
 8002d60:	609a      	str	r2, [r3, #8]
 8002d62:	183b      	adds	r3, r7, r0
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d6a:	f383 8810 	msr	PRIMASK, r3
}
 8002d6e:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d012      	beq.n	8002d9e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d7c:	4a14      	ldr	r2, [pc, #80]	@ (8002dd0 <HAL_UART_IRQHandler+0x2a0>)
 8002d7e:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d84:	0018      	movs	r0, r3
 8002d86:	f7fe f849 	bl	8000e1c <HAL_DMA_Abort_IT>
 8002d8a:	1e03      	subs	r3, r0, #0
 8002d8c:	d01a      	beq.n	8002dc4 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d98:	0018      	movs	r0, r3
 8002d9a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d9c:	e012      	b.n	8002dc4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	0018      	movs	r0, r3
 8002da2:	f000 f9ad 	bl	8003100 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002da6:	e00d      	b.n	8002dc4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	0018      	movs	r0, r3
 8002dac:	f000 f9a8 	bl	8003100 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002db0:	e008      	b.n	8002dc4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	0018      	movs	r0, r3
 8002db6:	f000 f9a3 	bl	8003100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2284      	movs	r2, #132	@ 0x84
 8002dbe:	2100      	movs	r1, #0
 8002dc0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002dc2:	e187      	b.n	80030d4 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dc4:	46c0      	nop			@ (mov r8, r8)
    return;
 8002dc6:	e185      	b.n	80030d4 <HAL_UART_IRQHandler+0x5a4>
 8002dc8:	0000080f 	.word	0x0000080f
 8002dcc:	04000120 	.word	0x04000120
 8002dd0:	08003899 	.word	0x08003899

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d000      	beq.n	8002dde <HAL_UART_IRQHandler+0x2ae>
 8002ddc:	e139      	b.n	8003052 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002dde:	23a4      	movs	r3, #164	@ 0xa4
 8002de0:	18fb      	adds	r3, r7, r3
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2210      	movs	r2, #16
 8002de6:	4013      	ands	r3, r2
 8002de8:	d100      	bne.n	8002dec <HAL_UART_IRQHandler+0x2bc>
 8002dea:	e132      	b.n	8003052 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002dec:	23a0      	movs	r3, #160	@ 0xa0
 8002dee:	18fb      	adds	r3, r7, r3
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2210      	movs	r2, #16
 8002df4:	4013      	ands	r3, r2
 8002df6:	d100      	bne.n	8002dfa <HAL_UART_IRQHandler+0x2ca>
 8002df8:	e12b      	b.n	8003052 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2210      	movs	r2, #16
 8002e00:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	2240      	movs	r2, #64	@ 0x40
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	2b40      	cmp	r3, #64	@ 0x40
 8002e0e:	d000      	beq.n	8002e12 <HAL_UART_IRQHandler+0x2e2>
 8002e10:	e09f      	b.n	8002f52 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685a      	ldr	r2, [r3, #4]
 8002e1a:	217e      	movs	r1, #126	@ 0x7e
 8002e1c:	187b      	adds	r3, r7, r1
 8002e1e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002e20:	187b      	adds	r3, r7, r1
 8002e22:	881b      	ldrh	r3, [r3, #0]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d100      	bne.n	8002e2a <HAL_UART_IRQHandler+0x2fa>
 8002e28:	e156      	b.n	80030d8 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2258      	movs	r2, #88	@ 0x58
 8002e2e:	5a9b      	ldrh	r3, [r3, r2]
 8002e30:	187a      	adds	r2, r7, r1
 8002e32:	8812      	ldrh	r2, [r2, #0]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d300      	bcc.n	8002e3a <HAL_UART_IRQHandler+0x30a>
 8002e38:	e14e      	b.n	80030d8 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	187a      	adds	r2, r7, r1
 8002e3e:	215a      	movs	r1, #90	@ 0x5a
 8002e40:	8812      	ldrh	r2, [r2, #0]
 8002e42:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	2b20      	cmp	r3, #32
 8002e4c:	d06f      	beq.n	8002f2e <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e4e:	f3ef 8310 	mrs	r3, PRIMASK
 8002e52:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e56:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002e58:	2301      	movs	r3, #1
 8002e5a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e5e:	f383 8810 	msr	PRIMASK, r3
}
 8002e62:	46c0      	nop			@ (mov r8, r8)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	499e      	ldr	r1, [pc, #632]	@ (80030e8 <HAL_UART_IRQHandler+0x5b8>)
 8002e70:	400a      	ands	r2, r1
 8002e72:	601a      	str	r2, [r3, #0]
 8002e74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002e76:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e7a:	f383 8810 	msr	PRIMASK, r3
}
 8002e7e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e80:	f3ef 8310 	mrs	r3, PRIMASK
 8002e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8002e86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e88:	677b      	str	r3, [r7, #116]	@ 0x74
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e90:	f383 8810 	msr	PRIMASK, r3
}
 8002e94:	46c0      	nop			@ (mov r8, r8)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	689a      	ldr	r2, [r3, #8]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	438a      	bics	r2, r1
 8002ea4:	609a      	str	r2, [r3, #8]
 8002ea6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ea8:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002eac:	f383 8810 	msr	PRIMASK, r3
}
 8002eb0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eb2:	f3ef 8310 	mrs	r3, PRIMASK
 8002eb6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8002eb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002eba:	673b      	str	r3, [r7, #112]	@ 0x70
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ec0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ec2:	f383 8810 	msr	PRIMASK, r3
}
 8002ec6:	46c0      	nop			@ (mov r8, r8)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689a      	ldr	r2, [r3, #8]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2140      	movs	r1, #64	@ 0x40
 8002ed4:	438a      	bics	r2, r1
 8002ed6:	609a      	str	r2, [r3, #8]
 8002ed8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002eda:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002edc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ede:	f383 8810 	msr	PRIMASK, r3
}
 8002ee2:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2280      	movs	r2, #128	@ 0x80
 8002ee8:	2120      	movs	r1, #32
 8002eea:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ef2:	f3ef 8310 	mrs	r3, PRIMASK
 8002ef6:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8002ef8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002efa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002efc:	2301      	movs	r3, #1
 8002efe:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f00:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f02:	f383 8810 	msr	PRIMASK, r3
}
 8002f06:	46c0      	nop			@ (mov r8, r8)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2110      	movs	r1, #16
 8002f14:	438a      	bics	r2, r1
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f1e:	f383 8810 	msr	PRIMASK, r3
}
 8002f22:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f28:	0018      	movs	r0, r3
 8002f2a:	f7fd ff3f 	bl	8000dac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2202      	movs	r2, #2
 8002f32:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2258      	movs	r2, #88	@ 0x58
 8002f38:	5a9a      	ldrh	r2, [r3, r2]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	215a      	movs	r1, #90	@ 0x5a
 8002f3e:	5a5b      	ldrh	r3, [r3, r1]
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	0011      	movs	r1, r2
 8002f4a:	0018      	movs	r0, r3
 8002f4c:	f000 f8e0 	bl	8003110 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002f50:	e0c2      	b.n	80030d8 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2258      	movs	r2, #88	@ 0x58
 8002f56:	5a99      	ldrh	r1, [r3, r2]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	225a      	movs	r2, #90	@ 0x5a
 8002f5c:	5a9b      	ldrh	r3, [r3, r2]
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	208e      	movs	r0, #142	@ 0x8e
 8002f62:	183b      	adds	r3, r7, r0
 8002f64:	1a8a      	subs	r2, r1, r2
 8002f66:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	225a      	movs	r2, #90	@ 0x5a
 8002f6c:	5a9b      	ldrh	r3, [r3, r2]
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d100      	bne.n	8002f76 <HAL_UART_IRQHandler+0x446>
 8002f74:	e0b2      	b.n	80030dc <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 8002f76:	183b      	adds	r3, r7, r0
 8002f78:	881b      	ldrh	r3, [r3, #0]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d100      	bne.n	8002f80 <HAL_UART_IRQHandler+0x450>
 8002f7e:	e0ad      	b.n	80030dc <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f80:	f3ef 8310 	mrs	r3, PRIMASK
 8002f84:	60fb      	str	r3, [r7, #12]
  return(result);
 8002f86:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f88:	2488      	movs	r4, #136	@ 0x88
 8002f8a:	193a      	adds	r2, r7, r4
 8002f8c:	6013      	str	r3, [r2, #0]
 8002f8e:	2301      	movs	r3, #1
 8002f90:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	f383 8810 	msr	PRIMASK, r3
}
 8002f98:	46c0      	nop			@ (mov r8, r8)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4951      	ldr	r1, [pc, #324]	@ (80030ec <HAL_UART_IRQHandler+0x5bc>)
 8002fa6:	400a      	ands	r2, r1
 8002fa8:	601a      	str	r2, [r3, #0]
 8002faa:	193b      	adds	r3, r7, r4
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	f383 8810 	msr	PRIMASK, r3
}
 8002fb6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fb8:	f3ef 8310 	mrs	r3, PRIMASK
 8002fbc:	61bb      	str	r3, [r7, #24]
  return(result);
 8002fbe:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fc0:	2484      	movs	r4, #132	@ 0x84
 8002fc2:	193a      	adds	r2, r7, r4
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	f383 8810 	msr	PRIMASK, r3
}
 8002fd0:	46c0      	nop			@ (mov r8, r8)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2101      	movs	r1, #1
 8002fde:	438a      	bics	r2, r1
 8002fe0:	609a      	str	r2, [r3, #8]
 8002fe2:	193b      	adds	r3, r7, r4
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fe8:	6a3b      	ldr	r3, [r7, #32]
 8002fea:	f383 8810 	msr	PRIMASK, r3
}
 8002fee:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2280      	movs	r2, #128	@ 0x80
 8002ff4:	2120      	movs	r1, #32
 8002ff6:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003004:	f3ef 8310 	mrs	r3, PRIMASK
 8003008:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800300a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800300c:	2480      	movs	r4, #128	@ 0x80
 800300e:	193a      	adds	r2, r7, r4
 8003010:	6013      	str	r3, [r2, #0]
 8003012:	2301      	movs	r3, #1
 8003014:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003018:	f383 8810 	msr	PRIMASK, r3
}
 800301c:	46c0      	nop			@ (mov r8, r8)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2110      	movs	r1, #16
 800302a:	438a      	bics	r2, r1
 800302c:	601a      	str	r2, [r3, #0]
 800302e:	193b      	adds	r3, r7, r4
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003036:	f383 8810 	msr	PRIMASK, r3
}
 800303a:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2202      	movs	r2, #2
 8003040:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003042:	183b      	adds	r3, r7, r0
 8003044:	881a      	ldrh	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	0011      	movs	r1, r2
 800304a:	0018      	movs	r0, r3
 800304c:	f000 f860 	bl	8003110 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003050:	e044      	b.n	80030dc <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003052:	23a4      	movs	r3, #164	@ 0xa4
 8003054:	18fb      	adds	r3, r7, r3
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	2380      	movs	r3, #128	@ 0x80
 800305a:	035b      	lsls	r3, r3, #13
 800305c:	4013      	ands	r3, r2
 800305e:	d010      	beq.n	8003082 <HAL_UART_IRQHandler+0x552>
 8003060:	239c      	movs	r3, #156	@ 0x9c
 8003062:	18fb      	adds	r3, r7, r3
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	2380      	movs	r3, #128	@ 0x80
 8003068:	03db      	lsls	r3, r3, #15
 800306a:	4013      	ands	r3, r2
 800306c:	d009      	beq.n	8003082 <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2280      	movs	r2, #128	@ 0x80
 8003074:	0352      	lsls	r2, r2, #13
 8003076:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	0018      	movs	r0, r3
 800307c:	f000 fc4e 	bl	800391c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003080:	e02f      	b.n	80030e2 <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003082:	23a4      	movs	r3, #164	@ 0xa4
 8003084:	18fb      	adds	r3, r7, r3
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2280      	movs	r2, #128	@ 0x80
 800308a:	4013      	ands	r3, r2
 800308c:	d00f      	beq.n	80030ae <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800308e:	23a0      	movs	r3, #160	@ 0xa0
 8003090:	18fb      	adds	r3, r7, r3
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2280      	movs	r2, #128	@ 0x80
 8003096:	4013      	ands	r3, r2
 8003098:	d009      	beq.n	80030ae <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d01e      	beq.n	80030e0 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	0010      	movs	r0, r2
 80030aa:	4798      	blx	r3
    }
    return;
 80030ac:	e018      	b.n	80030e0 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80030ae:	23a4      	movs	r3, #164	@ 0xa4
 80030b0:	18fb      	adds	r3, r7, r3
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2240      	movs	r2, #64	@ 0x40
 80030b6:	4013      	ands	r3, r2
 80030b8:	d013      	beq.n	80030e2 <HAL_UART_IRQHandler+0x5b2>
 80030ba:	23a0      	movs	r3, #160	@ 0xa0
 80030bc:	18fb      	adds	r3, r7, r3
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2240      	movs	r2, #64	@ 0x40
 80030c2:	4013      	ands	r3, r2
 80030c4:	d00d      	beq.n	80030e2 <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	0018      	movs	r0, r3
 80030ca:	f000 fbfc 	bl	80038c6 <UART_EndTransmit_IT>
    return;
 80030ce:	e008      	b.n	80030e2 <HAL_UART_IRQHandler+0x5b2>
      return;
 80030d0:	46c0      	nop			@ (mov r8, r8)
 80030d2:	e006      	b.n	80030e2 <HAL_UART_IRQHandler+0x5b2>
    return;
 80030d4:	46c0      	nop			@ (mov r8, r8)
 80030d6:	e004      	b.n	80030e2 <HAL_UART_IRQHandler+0x5b2>
      return;
 80030d8:	46c0      	nop			@ (mov r8, r8)
 80030da:	e002      	b.n	80030e2 <HAL_UART_IRQHandler+0x5b2>
      return;
 80030dc:	46c0      	nop			@ (mov r8, r8)
 80030de:	e000      	b.n	80030e2 <HAL_UART_IRQHandler+0x5b2>
    return;
 80030e0:	46c0      	nop			@ (mov r8, r8)
  }

}
 80030e2:	46bd      	mov	sp, r7
 80030e4:	b02b      	add	sp, #172	@ 0xac
 80030e6:	bd90      	pop	{r4, r7, pc}
 80030e8:	fffffeff 	.word	0xfffffeff
 80030ec:	fffffedf 	.word	0xfffffedf

080030f0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80030f8:	46c0      	nop			@ (mov r8, r8)
 80030fa:	46bd      	mov	sp, r7
 80030fc:	b002      	add	sp, #8
 80030fe:	bd80      	pop	{r7, pc}

08003100 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003108:	46c0      	nop			@ (mov r8, r8)
 800310a:	46bd      	mov	sp, r7
 800310c:	b002      	add	sp, #8
 800310e:	bd80      	pop	{r7, pc}

08003110 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	000a      	movs	r2, r1
 800311a:	1cbb      	adds	r3, r7, #2
 800311c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800311e:	46c0      	nop			@ (mov r8, r8)
 8003120:	46bd      	mov	sp, r7
 8003122:	b002      	add	sp, #8
 8003124:	bd80      	pop	{r7, pc}
	...

08003128 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b088      	sub	sp, #32
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003130:	231e      	movs	r3, #30
 8003132:	18fb      	adds	r3, r7, r3
 8003134:	2200      	movs	r2, #0
 8003136:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	431a      	orrs	r2, r3
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	695b      	ldr	r3, [r3, #20]
 8003146:	431a      	orrs	r2, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	69db      	ldr	r3, [r3, #28]
 800314c:	4313      	orrs	r3, r2
 800314e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4aaf      	ldr	r2, [pc, #700]	@ (8003414 <UART_SetConfig+0x2ec>)
 8003158:	4013      	ands	r3, r2
 800315a:	0019      	movs	r1, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	697a      	ldr	r2, [r7, #20]
 8003162:	430a      	orrs	r2, r1
 8003164:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	4aaa      	ldr	r2, [pc, #680]	@ (8003418 <UART_SetConfig+0x2f0>)
 800316e:	4013      	ands	r3, r2
 8003170:	0019      	movs	r1, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	68da      	ldr	r2, [r3, #12]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	430a      	orrs	r2, r1
 800317c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	699b      	ldr	r3, [r3, #24]
 8003182:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	697a      	ldr	r2, [r7, #20]
 800318a:	4313      	orrs	r3, r2
 800318c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	4aa1      	ldr	r2, [pc, #644]	@ (800341c <UART_SetConfig+0x2f4>)
 8003196:	4013      	ands	r3, r2
 8003198:	0019      	movs	r1, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	697a      	ldr	r2, [r7, #20]
 80031a0:	430a      	orrs	r2, r1
 80031a2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a9d      	ldr	r2, [pc, #628]	@ (8003420 <UART_SetConfig+0x2f8>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d127      	bne.n	80031fe <UART_SetConfig+0xd6>
 80031ae:	4b9d      	ldr	r3, [pc, #628]	@ (8003424 <UART_SetConfig+0x2fc>)
 80031b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b2:	2203      	movs	r2, #3
 80031b4:	4013      	ands	r3, r2
 80031b6:	2b03      	cmp	r3, #3
 80031b8:	d00d      	beq.n	80031d6 <UART_SetConfig+0xae>
 80031ba:	d81b      	bhi.n	80031f4 <UART_SetConfig+0xcc>
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d014      	beq.n	80031ea <UART_SetConfig+0xc2>
 80031c0:	d818      	bhi.n	80031f4 <UART_SetConfig+0xcc>
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d002      	beq.n	80031cc <UART_SetConfig+0xa4>
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d00a      	beq.n	80031e0 <UART_SetConfig+0xb8>
 80031ca:	e013      	b.n	80031f4 <UART_SetConfig+0xcc>
 80031cc:	231f      	movs	r3, #31
 80031ce:	18fb      	adds	r3, r7, r3
 80031d0:	2200      	movs	r2, #0
 80031d2:	701a      	strb	r2, [r3, #0]
 80031d4:	e065      	b.n	80032a2 <UART_SetConfig+0x17a>
 80031d6:	231f      	movs	r3, #31
 80031d8:	18fb      	adds	r3, r7, r3
 80031da:	2202      	movs	r2, #2
 80031dc:	701a      	strb	r2, [r3, #0]
 80031de:	e060      	b.n	80032a2 <UART_SetConfig+0x17a>
 80031e0:	231f      	movs	r3, #31
 80031e2:	18fb      	adds	r3, r7, r3
 80031e4:	2204      	movs	r2, #4
 80031e6:	701a      	strb	r2, [r3, #0]
 80031e8:	e05b      	b.n	80032a2 <UART_SetConfig+0x17a>
 80031ea:	231f      	movs	r3, #31
 80031ec:	18fb      	adds	r3, r7, r3
 80031ee:	2208      	movs	r2, #8
 80031f0:	701a      	strb	r2, [r3, #0]
 80031f2:	e056      	b.n	80032a2 <UART_SetConfig+0x17a>
 80031f4:	231f      	movs	r3, #31
 80031f6:	18fb      	adds	r3, r7, r3
 80031f8:	2210      	movs	r2, #16
 80031fa:	701a      	strb	r2, [r3, #0]
 80031fc:	e051      	b.n	80032a2 <UART_SetConfig+0x17a>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a89      	ldr	r2, [pc, #548]	@ (8003428 <UART_SetConfig+0x300>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d134      	bne.n	8003272 <UART_SetConfig+0x14a>
 8003208:	4b86      	ldr	r3, [pc, #536]	@ (8003424 <UART_SetConfig+0x2fc>)
 800320a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800320c:	23c0      	movs	r3, #192	@ 0xc0
 800320e:	029b      	lsls	r3, r3, #10
 8003210:	4013      	ands	r3, r2
 8003212:	22c0      	movs	r2, #192	@ 0xc0
 8003214:	0292      	lsls	r2, r2, #10
 8003216:	4293      	cmp	r3, r2
 8003218:	d017      	beq.n	800324a <UART_SetConfig+0x122>
 800321a:	22c0      	movs	r2, #192	@ 0xc0
 800321c:	0292      	lsls	r2, r2, #10
 800321e:	4293      	cmp	r3, r2
 8003220:	d822      	bhi.n	8003268 <UART_SetConfig+0x140>
 8003222:	2280      	movs	r2, #128	@ 0x80
 8003224:	0292      	lsls	r2, r2, #10
 8003226:	4293      	cmp	r3, r2
 8003228:	d019      	beq.n	800325e <UART_SetConfig+0x136>
 800322a:	2280      	movs	r2, #128	@ 0x80
 800322c:	0292      	lsls	r2, r2, #10
 800322e:	4293      	cmp	r3, r2
 8003230:	d81a      	bhi.n	8003268 <UART_SetConfig+0x140>
 8003232:	2b00      	cmp	r3, #0
 8003234:	d004      	beq.n	8003240 <UART_SetConfig+0x118>
 8003236:	2280      	movs	r2, #128	@ 0x80
 8003238:	0252      	lsls	r2, r2, #9
 800323a:	4293      	cmp	r3, r2
 800323c:	d00a      	beq.n	8003254 <UART_SetConfig+0x12c>
 800323e:	e013      	b.n	8003268 <UART_SetConfig+0x140>
 8003240:	231f      	movs	r3, #31
 8003242:	18fb      	adds	r3, r7, r3
 8003244:	2200      	movs	r2, #0
 8003246:	701a      	strb	r2, [r3, #0]
 8003248:	e02b      	b.n	80032a2 <UART_SetConfig+0x17a>
 800324a:	231f      	movs	r3, #31
 800324c:	18fb      	adds	r3, r7, r3
 800324e:	2202      	movs	r2, #2
 8003250:	701a      	strb	r2, [r3, #0]
 8003252:	e026      	b.n	80032a2 <UART_SetConfig+0x17a>
 8003254:	231f      	movs	r3, #31
 8003256:	18fb      	adds	r3, r7, r3
 8003258:	2204      	movs	r2, #4
 800325a:	701a      	strb	r2, [r3, #0]
 800325c:	e021      	b.n	80032a2 <UART_SetConfig+0x17a>
 800325e:	231f      	movs	r3, #31
 8003260:	18fb      	adds	r3, r7, r3
 8003262:	2208      	movs	r2, #8
 8003264:	701a      	strb	r2, [r3, #0]
 8003266:	e01c      	b.n	80032a2 <UART_SetConfig+0x17a>
 8003268:	231f      	movs	r3, #31
 800326a:	18fb      	adds	r3, r7, r3
 800326c:	2210      	movs	r2, #16
 800326e:	701a      	strb	r2, [r3, #0]
 8003270:	e017      	b.n	80032a2 <UART_SetConfig+0x17a>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a6d      	ldr	r2, [pc, #436]	@ (800342c <UART_SetConfig+0x304>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d104      	bne.n	8003286 <UART_SetConfig+0x15e>
 800327c:	231f      	movs	r3, #31
 800327e:	18fb      	adds	r3, r7, r3
 8003280:	2200      	movs	r2, #0
 8003282:	701a      	strb	r2, [r3, #0]
 8003284:	e00d      	b.n	80032a2 <UART_SetConfig+0x17a>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a69      	ldr	r2, [pc, #420]	@ (8003430 <UART_SetConfig+0x308>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d104      	bne.n	800329a <UART_SetConfig+0x172>
 8003290:	231f      	movs	r3, #31
 8003292:	18fb      	adds	r3, r7, r3
 8003294:	2200      	movs	r2, #0
 8003296:	701a      	strb	r2, [r3, #0]
 8003298:	e003      	b.n	80032a2 <UART_SetConfig+0x17a>
 800329a:	231f      	movs	r3, #31
 800329c:	18fb      	adds	r3, r7, r3
 800329e:	2210      	movs	r2, #16
 80032a0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69da      	ldr	r2, [r3, #28]
 80032a6:	2380      	movs	r3, #128	@ 0x80
 80032a8:	021b      	lsls	r3, r3, #8
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d15c      	bne.n	8003368 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 80032ae:	231f      	movs	r3, #31
 80032b0:	18fb      	adds	r3, r7, r3
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	2b08      	cmp	r3, #8
 80032b6:	d015      	beq.n	80032e4 <UART_SetConfig+0x1bc>
 80032b8:	dc18      	bgt.n	80032ec <UART_SetConfig+0x1c4>
 80032ba:	2b04      	cmp	r3, #4
 80032bc:	d00d      	beq.n	80032da <UART_SetConfig+0x1b2>
 80032be:	dc15      	bgt.n	80032ec <UART_SetConfig+0x1c4>
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d002      	beq.n	80032ca <UART_SetConfig+0x1a2>
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d005      	beq.n	80032d4 <UART_SetConfig+0x1ac>
 80032c8:	e010      	b.n	80032ec <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032ca:	f7fe fd37 	bl	8001d3c <HAL_RCC_GetPCLK1Freq>
 80032ce:	0003      	movs	r3, r0
 80032d0:	61bb      	str	r3, [r7, #24]
        break;
 80032d2:	e012      	b.n	80032fa <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032d4:	4b57      	ldr	r3, [pc, #348]	@ (8003434 <UART_SetConfig+0x30c>)
 80032d6:	61bb      	str	r3, [r7, #24]
        break;
 80032d8:	e00f      	b.n	80032fa <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032da:	f7fe fcb3 	bl	8001c44 <HAL_RCC_GetSysClockFreq>
 80032de:	0003      	movs	r3, r0
 80032e0:	61bb      	str	r3, [r7, #24]
        break;
 80032e2:	e00a      	b.n	80032fa <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032e4:	2380      	movs	r3, #128	@ 0x80
 80032e6:	021b      	lsls	r3, r3, #8
 80032e8:	61bb      	str	r3, [r7, #24]
        break;
 80032ea:	e006      	b.n	80032fa <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 80032ec:	2300      	movs	r3, #0
 80032ee:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032f0:	231e      	movs	r3, #30
 80032f2:	18fb      	adds	r3, r7, r3
 80032f4:	2201      	movs	r2, #1
 80032f6:	701a      	strb	r2, [r3, #0]
        break;
 80032f8:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d100      	bne.n	8003302 <UART_SetConfig+0x1da>
 8003300:	e07a      	b.n	80033f8 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	005a      	lsls	r2, r3, #1
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	085b      	lsrs	r3, r3, #1
 800330c:	18d2      	adds	r2, r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	0019      	movs	r1, r3
 8003314:	0010      	movs	r0, r2
 8003316:	f7fc ff09 	bl	800012c <__udivsi3>
 800331a:	0003      	movs	r3, r0
 800331c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	2b0f      	cmp	r3, #15
 8003322:	d91c      	bls.n	800335e <UART_SetConfig+0x236>
 8003324:	693a      	ldr	r2, [r7, #16]
 8003326:	2380      	movs	r3, #128	@ 0x80
 8003328:	025b      	lsls	r3, r3, #9
 800332a:	429a      	cmp	r2, r3
 800332c:	d217      	bcs.n	800335e <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	b29a      	uxth	r2, r3
 8003332:	200e      	movs	r0, #14
 8003334:	183b      	adds	r3, r7, r0
 8003336:	210f      	movs	r1, #15
 8003338:	438a      	bics	r2, r1
 800333a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	085b      	lsrs	r3, r3, #1
 8003340:	b29b      	uxth	r3, r3
 8003342:	2207      	movs	r2, #7
 8003344:	4013      	ands	r3, r2
 8003346:	b299      	uxth	r1, r3
 8003348:	183b      	adds	r3, r7, r0
 800334a:	183a      	adds	r2, r7, r0
 800334c:	8812      	ldrh	r2, [r2, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	183a      	adds	r2, r7, r0
 8003358:	8812      	ldrh	r2, [r2, #0]
 800335a:	60da      	str	r2, [r3, #12]
 800335c:	e04c      	b.n	80033f8 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 800335e:	231e      	movs	r3, #30
 8003360:	18fb      	adds	r3, r7, r3
 8003362:	2201      	movs	r2, #1
 8003364:	701a      	strb	r2, [r3, #0]
 8003366:	e047      	b.n	80033f8 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003368:	231f      	movs	r3, #31
 800336a:	18fb      	adds	r3, r7, r3
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	2b08      	cmp	r3, #8
 8003370:	d015      	beq.n	800339e <UART_SetConfig+0x276>
 8003372:	dc18      	bgt.n	80033a6 <UART_SetConfig+0x27e>
 8003374:	2b04      	cmp	r3, #4
 8003376:	d00d      	beq.n	8003394 <UART_SetConfig+0x26c>
 8003378:	dc15      	bgt.n	80033a6 <UART_SetConfig+0x27e>
 800337a:	2b00      	cmp	r3, #0
 800337c:	d002      	beq.n	8003384 <UART_SetConfig+0x25c>
 800337e:	2b02      	cmp	r3, #2
 8003380:	d005      	beq.n	800338e <UART_SetConfig+0x266>
 8003382:	e010      	b.n	80033a6 <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003384:	f7fe fcda 	bl	8001d3c <HAL_RCC_GetPCLK1Freq>
 8003388:	0003      	movs	r3, r0
 800338a:	61bb      	str	r3, [r7, #24]
        break;
 800338c:	e012      	b.n	80033b4 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800338e:	4b29      	ldr	r3, [pc, #164]	@ (8003434 <UART_SetConfig+0x30c>)
 8003390:	61bb      	str	r3, [r7, #24]
        break;
 8003392:	e00f      	b.n	80033b4 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003394:	f7fe fc56 	bl	8001c44 <HAL_RCC_GetSysClockFreq>
 8003398:	0003      	movs	r3, r0
 800339a:	61bb      	str	r3, [r7, #24]
        break;
 800339c:	e00a      	b.n	80033b4 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800339e:	2380      	movs	r3, #128	@ 0x80
 80033a0:	021b      	lsls	r3, r3, #8
 80033a2:	61bb      	str	r3, [r7, #24]
        break;
 80033a4:	e006      	b.n	80033b4 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 80033a6:	2300      	movs	r3, #0
 80033a8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80033aa:	231e      	movs	r3, #30
 80033ac:	18fb      	adds	r3, r7, r3
 80033ae:	2201      	movs	r2, #1
 80033b0:	701a      	strb	r2, [r3, #0]
        break;
 80033b2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d01e      	beq.n	80033f8 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	085a      	lsrs	r2, r3, #1
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	18d2      	adds	r2, r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	0019      	movs	r1, r3
 80033ca:	0010      	movs	r0, r2
 80033cc:	f7fc feae 	bl	800012c <__udivsi3>
 80033d0:	0003      	movs	r3, r0
 80033d2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	2b0f      	cmp	r3, #15
 80033d8:	d90a      	bls.n	80033f0 <UART_SetConfig+0x2c8>
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	2380      	movs	r3, #128	@ 0x80
 80033de:	025b      	lsls	r3, r3, #9
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d205      	bcs.n	80033f0 <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	60da      	str	r2, [r3, #12]
 80033ee:	e003      	b.n	80033f8 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 80033f0:	231e      	movs	r3, #30
 80033f2:	18fb      	adds	r3, r7, r3
 80033f4:	2201      	movs	r2, #1
 80033f6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003404:	231e      	movs	r3, #30
 8003406:	18fb      	adds	r3, r7, r3
 8003408:	781b      	ldrb	r3, [r3, #0]
}
 800340a:	0018      	movs	r0, r3
 800340c:	46bd      	mov	sp, r7
 800340e:	b008      	add	sp, #32
 8003410:	bd80      	pop	{r7, pc}
 8003412:	46c0      	nop			@ (mov r8, r8)
 8003414:	efff69f3 	.word	0xefff69f3
 8003418:	ffffcfff 	.word	0xffffcfff
 800341c:	fffff4ff 	.word	0xfffff4ff
 8003420:	40013800 	.word	0x40013800
 8003424:	40021000 	.word	0x40021000
 8003428:	40004400 	.word	0x40004400
 800342c:	40004800 	.word	0x40004800
 8003430:	40004c00 	.word	0x40004c00
 8003434:	007a1200 	.word	0x007a1200

08003438 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003444:	2208      	movs	r2, #8
 8003446:	4013      	ands	r3, r2
 8003448:	d00b      	beq.n	8003462 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	4a4a      	ldr	r2, [pc, #296]	@ (800357c <UART_AdvFeatureConfig+0x144>)
 8003452:	4013      	ands	r3, r2
 8003454:	0019      	movs	r1, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	430a      	orrs	r2, r1
 8003460:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003466:	2201      	movs	r2, #1
 8003468:	4013      	ands	r3, r2
 800346a:	d00b      	beq.n	8003484 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	4a43      	ldr	r2, [pc, #268]	@ (8003580 <UART_AdvFeatureConfig+0x148>)
 8003474:	4013      	ands	r3, r2
 8003476:	0019      	movs	r1, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	430a      	orrs	r2, r1
 8003482:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003488:	2202      	movs	r2, #2
 800348a:	4013      	ands	r3, r2
 800348c:	d00b      	beq.n	80034a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	4a3b      	ldr	r2, [pc, #236]	@ (8003584 <UART_AdvFeatureConfig+0x14c>)
 8003496:	4013      	ands	r3, r2
 8003498:	0019      	movs	r1, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034aa:	2204      	movs	r2, #4
 80034ac:	4013      	ands	r3, r2
 80034ae:	d00b      	beq.n	80034c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	4a34      	ldr	r2, [pc, #208]	@ (8003588 <UART_AdvFeatureConfig+0x150>)
 80034b8:	4013      	ands	r3, r2
 80034ba:	0019      	movs	r1, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	430a      	orrs	r2, r1
 80034c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034cc:	2210      	movs	r2, #16
 80034ce:	4013      	ands	r3, r2
 80034d0:	d00b      	beq.n	80034ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	4a2c      	ldr	r2, [pc, #176]	@ (800358c <UART_AdvFeatureConfig+0x154>)
 80034da:	4013      	ands	r3, r2
 80034dc:	0019      	movs	r1, r3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	430a      	orrs	r2, r1
 80034e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ee:	2220      	movs	r2, #32
 80034f0:	4013      	ands	r3, r2
 80034f2:	d00b      	beq.n	800350c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	4a25      	ldr	r2, [pc, #148]	@ (8003590 <UART_AdvFeatureConfig+0x158>)
 80034fc:	4013      	ands	r3, r2
 80034fe:	0019      	movs	r1, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	430a      	orrs	r2, r1
 800350a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003510:	2240      	movs	r2, #64	@ 0x40
 8003512:	4013      	ands	r3, r2
 8003514:	d01d      	beq.n	8003552 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	4a1d      	ldr	r2, [pc, #116]	@ (8003594 <UART_AdvFeatureConfig+0x15c>)
 800351e:	4013      	ands	r3, r2
 8003520:	0019      	movs	r1, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003532:	2380      	movs	r3, #128	@ 0x80
 8003534:	035b      	lsls	r3, r3, #13
 8003536:	429a      	cmp	r2, r3
 8003538:	d10b      	bne.n	8003552 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	4a15      	ldr	r2, [pc, #84]	@ (8003598 <UART_AdvFeatureConfig+0x160>)
 8003542:	4013      	ands	r3, r2
 8003544:	0019      	movs	r1, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	430a      	orrs	r2, r1
 8003550:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003556:	2280      	movs	r2, #128	@ 0x80
 8003558:	4013      	ands	r3, r2
 800355a:	d00b      	beq.n	8003574 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	4a0e      	ldr	r2, [pc, #56]	@ (800359c <UART_AdvFeatureConfig+0x164>)
 8003564:	4013      	ands	r3, r2
 8003566:	0019      	movs	r1, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	430a      	orrs	r2, r1
 8003572:	605a      	str	r2, [r3, #4]
  }
}
 8003574:	46c0      	nop			@ (mov r8, r8)
 8003576:	46bd      	mov	sp, r7
 8003578:	b002      	add	sp, #8
 800357a:	bd80      	pop	{r7, pc}
 800357c:	ffff7fff 	.word	0xffff7fff
 8003580:	fffdffff 	.word	0xfffdffff
 8003584:	fffeffff 	.word	0xfffeffff
 8003588:	fffbffff 	.word	0xfffbffff
 800358c:	ffffefff 	.word	0xffffefff
 8003590:	ffffdfff 	.word	0xffffdfff
 8003594:	ffefffff 	.word	0xffefffff
 8003598:	ff9fffff 	.word	0xff9fffff
 800359c:	fff7ffff 	.word	0xfff7ffff

080035a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b092      	sub	sp, #72	@ 0x48
 80035a4:	af02      	add	r7, sp, #8
 80035a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2284      	movs	r2, #132	@ 0x84
 80035ac:	2100      	movs	r1, #0
 80035ae:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80035b0:	f7fd facc 	bl	8000b4c <HAL_GetTick>
 80035b4:	0003      	movs	r3, r0
 80035b6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	2208      	movs	r2, #8
 80035c0:	4013      	ands	r3, r2
 80035c2:	2b08      	cmp	r3, #8
 80035c4:	d12c      	bne.n	8003620 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035c8:	2280      	movs	r2, #128	@ 0x80
 80035ca:	0391      	lsls	r1, r2, #14
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	4a46      	ldr	r2, [pc, #280]	@ (80036e8 <UART_CheckIdleState+0x148>)
 80035d0:	9200      	str	r2, [sp, #0]
 80035d2:	2200      	movs	r2, #0
 80035d4:	f000 f88c 	bl	80036f0 <UART_WaitOnFlagUntilTimeout>
 80035d8:	1e03      	subs	r3, r0, #0
 80035da:	d021      	beq.n	8003620 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035dc:	f3ef 8310 	mrs	r3, PRIMASK
 80035e0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80035e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80035e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80035e6:	2301      	movs	r3, #1
 80035e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035ec:	f383 8810 	msr	PRIMASK, r3
}
 80035f0:	46c0      	nop			@ (mov r8, r8)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2180      	movs	r1, #128	@ 0x80
 80035fe:	438a      	bics	r2, r1
 8003600:	601a      	str	r2, [r3, #0]
 8003602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003604:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003608:	f383 8810 	msr	PRIMASK, r3
}
 800360c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2220      	movs	r2, #32
 8003612:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2278      	movs	r2, #120	@ 0x78
 8003618:	2100      	movs	r1, #0
 800361a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800361c:	2303      	movs	r3, #3
 800361e:	e05f      	b.n	80036e0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	2204      	movs	r2, #4
 8003628:	4013      	ands	r3, r2
 800362a:	2b04      	cmp	r3, #4
 800362c:	d146      	bne.n	80036bc <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800362e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003630:	2280      	movs	r2, #128	@ 0x80
 8003632:	03d1      	lsls	r1, r2, #15
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	4a2c      	ldr	r2, [pc, #176]	@ (80036e8 <UART_CheckIdleState+0x148>)
 8003638:	9200      	str	r2, [sp, #0]
 800363a:	2200      	movs	r2, #0
 800363c:	f000 f858 	bl	80036f0 <UART_WaitOnFlagUntilTimeout>
 8003640:	1e03      	subs	r3, r0, #0
 8003642:	d03b      	beq.n	80036bc <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003644:	f3ef 8310 	mrs	r3, PRIMASK
 8003648:	60fb      	str	r3, [r7, #12]
  return(result);
 800364a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800364c:	637b      	str	r3, [r7, #52]	@ 0x34
 800364e:	2301      	movs	r3, #1
 8003650:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	f383 8810 	msr	PRIMASK, r3
}
 8003658:	46c0      	nop			@ (mov r8, r8)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4921      	ldr	r1, [pc, #132]	@ (80036ec <UART_CheckIdleState+0x14c>)
 8003666:	400a      	ands	r2, r1
 8003668:	601a      	str	r2, [r3, #0]
 800366a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800366c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	f383 8810 	msr	PRIMASK, r3
}
 8003674:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003676:	f3ef 8310 	mrs	r3, PRIMASK
 800367a:	61bb      	str	r3, [r7, #24]
  return(result);
 800367c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800367e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003680:	2301      	movs	r3, #1
 8003682:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	f383 8810 	msr	PRIMASK, r3
}
 800368a:	46c0      	nop			@ (mov r8, r8)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689a      	ldr	r2, [r3, #8]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2101      	movs	r1, #1
 8003698:	438a      	bics	r2, r1
 800369a:	609a      	str	r2, [r3, #8]
 800369c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800369e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036a0:	6a3b      	ldr	r3, [r7, #32]
 80036a2:	f383 8810 	msr	PRIMASK, r3
}
 80036a6:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2280      	movs	r2, #128	@ 0x80
 80036ac:	2120      	movs	r1, #32
 80036ae:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2278      	movs	r2, #120	@ 0x78
 80036b4:	2100      	movs	r1, #0
 80036b6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e011      	b.n	80036e0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2220      	movs	r2, #32
 80036c0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2280      	movs	r2, #128	@ 0x80
 80036c6:	2120      	movs	r1, #32
 80036c8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2278      	movs	r2, #120	@ 0x78
 80036da:	2100      	movs	r1, #0
 80036dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	0018      	movs	r0, r3
 80036e2:	46bd      	mov	sp, r7
 80036e4:	b010      	add	sp, #64	@ 0x40
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	01ffffff 	.word	0x01ffffff
 80036ec:	fffffedf 	.word	0xfffffedf

080036f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	603b      	str	r3, [r7, #0]
 80036fc:	1dfb      	adds	r3, r7, #7
 80036fe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003700:	e051      	b.n	80037a6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	3301      	adds	r3, #1
 8003706:	d04e      	beq.n	80037a6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003708:	f7fd fa20 	bl	8000b4c <HAL_GetTick>
 800370c:	0002      	movs	r2, r0
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	429a      	cmp	r2, r3
 8003716:	d302      	bcc.n	800371e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d101      	bne.n	8003722 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e051      	b.n	80037c6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2204      	movs	r2, #4
 800372a:	4013      	ands	r3, r2
 800372c:	d03b      	beq.n	80037a6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	2b80      	cmp	r3, #128	@ 0x80
 8003732:	d038      	beq.n	80037a6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	2b40      	cmp	r3, #64	@ 0x40
 8003738:	d035      	beq.n	80037a6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	2208      	movs	r2, #8
 8003742:	4013      	ands	r3, r2
 8003744:	2b08      	cmp	r3, #8
 8003746:	d111      	bne.n	800376c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2208      	movs	r2, #8
 800374e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	0018      	movs	r0, r3
 8003754:	f000 f83c 	bl	80037d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2284      	movs	r2, #132	@ 0x84
 800375c:	2108      	movs	r1, #8
 800375e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2278      	movs	r2, #120	@ 0x78
 8003764:	2100      	movs	r1, #0
 8003766:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e02c      	b.n	80037c6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	69da      	ldr	r2, [r3, #28]
 8003772:	2380      	movs	r3, #128	@ 0x80
 8003774:	011b      	lsls	r3, r3, #4
 8003776:	401a      	ands	r2, r3
 8003778:	2380      	movs	r3, #128	@ 0x80
 800377a:	011b      	lsls	r3, r3, #4
 800377c:	429a      	cmp	r2, r3
 800377e:	d112      	bne.n	80037a6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2280      	movs	r2, #128	@ 0x80
 8003786:	0112      	lsls	r2, r2, #4
 8003788:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	0018      	movs	r0, r3
 800378e:	f000 f81f 	bl	80037d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2284      	movs	r2, #132	@ 0x84
 8003796:	2120      	movs	r1, #32
 8003798:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2278      	movs	r2, #120	@ 0x78
 800379e:	2100      	movs	r1, #0
 80037a0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e00f      	b.n	80037c6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	69db      	ldr	r3, [r3, #28]
 80037ac:	68ba      	ldr	r2, [r7, #8]
 80037ae:	4013      	ands	r3, r2
 80037b0:	68ba      	ldr	r2, [r7, #8]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	425a      	negs	r2, r3
 80037b6:	4153      	adcs	r3, r2
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	001a      	movs	r2, r3
 80037bc:	1dfb      	adds	r3, r7, #7
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d09e      	beq.n	8003702 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	0018      	movs	r0, r3
 80037c8:	46bd      	mov	sp, r7
 80037ca:	b004      	add	sp, #16
 80037cc:	bd80      	pop	{r7, pc}
	...

080037d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b08e      	sub	sp, #56	@ 0x38
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037d8:	f3ef 8310 	mrs	r3, PRIMASK
 80037dc:	617b      	str	r3, [r7, #20]
  return(result);
 80037de:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80037e2:	2301      	movs	r3, #1
 80037e4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	f383 8810 	msr	PRIMASK, r3
}
 80037ec:	46c0      	nop			@ (mov r8, r8)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4926      	ldr	r1, [pc, #152]	@ (8003894 <UART_EndRxTransfer+0xc4>)
 80037fa:	400a      	ands	r2, r1
 80037fc:	601a      	str	r2, [r3, #0]
 80037fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003800:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	f383 8810 	msr	PRIMASK, r3
}
 8003808:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800380a:	f3ef 8310 	mrs	r3, PRIMASK
 800380e:	623b      	str	r3, [r7, #32]
  return(result);
 8003810:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003812:	633b      	str	r3, [r7, #48]	@ 0x30
 8003814:	2301      	movs	r3, #1
 8003816:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381a:	f383 8810 	msr	PRIMASK, r3
}
 800381e:	46c0      	nop			@ (mov r8, r8)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	689a      	ldr	r2, [r3, #8]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2101      	movs	r1, #1
 800382c:	438a      	bics	r2, r1
 800382e:	609a      	str	r2, [r3, #8]
 8003830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003832:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003836:	f383 8810 	msr	PRIMASK, r3
}
 800383a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003840:	2b01      	cmp	r3, #1
 8003842:	d118      	bne.n	8003876 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003844:	f3ef 8310 	mrs	r3, PRIMASK
 8003848:	60bb      	str	r3, [r7, #8]
  return(result);
 800384a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800384c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800384e:	2301      	movs	r3, #1
 8003850:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f383 8810 	msr	PRIMASK, r3
}
 8003858:	46c0      	nop			@ (mov r8, r8)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2110      	movs	r1, #16
 8003866:	438a      	bics	r2, r1
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800386c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	f383 8810 	msr	PRIMASK, r3
}
 8003874:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2280      	movs	r2, #128	@ 0x80
 800387a:	2120      	movs	r1, #32
 800387c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800388a:	46c0      	nop			@ (mov r8, r8)
 800388c:	46bd      	mov	sp, r7
 800388e:	b00e      	add	sp, #56	@ 0x38
 8003890:	bd80      	pop	{r7, pc}
 8003892:	46c0      	nop			@ (mov r8, r8)
 8003894:	fffffedf 	.word	0xfffffedf

08003898 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	225a      	movs	r2, #90	@ 0x5a
 80038aa:	2100      	movs	r1, #0
 80038ac:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2252      	movs	r2, #82	@ 0x52
 80038b2:	2100      	movs	r1, #0
 80038b4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	0018      	movs	r0, r3
 80038ba:	f7ff fc21 	bl	8003100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038be:	46c0      	nop			@ (mov r8, r8)
 80038c0:	46bd      	mov	sp, r7
 80038c2:	b004      	add	sp, #16
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b086      	sub	sp, #24
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038ce:	f3ef 8310 	mrs	r3, PRIMASK
 80038d2:	60bb      	str	r3, [r7, #8]
  return(result);
 80038d4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80038d6:	617b      	str	r3, [r7, #20]
 80038d8:	2301      	movs	r3, #1
 80038da:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f383 8810 	msr	PRIMASK, r3
}
 80038e2:	46c0      	nop			@ (mov r8, r8)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2140      	movs	r1, #64	@ 0x40
 80038f0:	438a      	bics	r2, r1
 80038f2:	601a      	str	r2, [r3, #0]
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	f383 8810 	msr	PRIMASK, r3
}
 80038fe:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2220      	movs	r2, #32
 8003904:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	0018      	movs	r0, r3
 8003910:	f7ff fbee 	bl	80030f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003914:	46c0      	nop			@ (mov r8, r8)
 8003916:	46bd      	mov	sp, r7
 8003918:	b006      	add	sp, #24
 800391a:	bd80      	pop	{r7, pc}

0800391c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003924:	46c0      	nop			@ (mov r8, r8)
 8003926:	46bd      	mov	sp, r7
 8003928:	b002      	add	sp, #8
 800392a:	bd80      	pop	{r7, pc}

0800392c <siprintf>:
 800392c:	b40e      	push	{r1, r2, r3}
 800392e:	b500      	push	{lr}
 8003930:	490b      	ldr	r1, [pc, #44]	@ (8003960 <siprintf+0x34>)
 8003932:	b09c      	sub	sp, #112	@ 0x70
 8003934:	ab1d      	add	r3, sp, #116	@ 0x74
 8003936:	9002      	str	r0, [sp, #8]
 8003938:	9006      	str	r0, [sp, #24]
 800393a:	9107      	str	r1, [sp, #28]
 800393c:	9104      	str	r1, [sp, #16]
 800393e:	4809      	ldr	r0, [pc, #36]	@ (8003964 <siprintf+0x38>)
 8003940:	4909      	ldr	r1, [pc, #36]	@ (8003968 <siprintf+0x3c>)
 8003942:	cb04      	ldmia	r3!, {r2}
 8003944:	9105      	str	r1, [sp, #20]
 8003946:	6800      	ldr	r0, [r0, #0]
 8003948:	a902      	add	r1, sp, #8
 800394a:	9301      	str	r3, [sp, #4]
 800394c:	f000 f99e 	bl	8003c8c <_svfiprintf_r>
 8003950:	2200      	movs	r2, #0
 8003952:	9b02      	ldr	r3, [sp, #8]
 8003954:	701a      	strb	r2, [r3, #0]
 8003956:	b01c      	add	sp, #112	@ 0x70
 8003958:	bc08      	pop	{r3}
 800395a:	b003      	add	sp, #12
 800395c:	4718      	bx	r3
 800395e:	46c0      	nop			@ (mov r8, r8)
 8003960:	7fffffff 	.word	0x7fffffff
 8003964:	2000000c 	.word	0x2000000c
 8003968:	ffff0208 	.word	0xffff0208

0800396c <memset>:
 800396c:	0003      	movs	r3, r0
 800396e:	1882      	adds	r2, r0, r2
 8003970:	4293      	cmp	r3, r2
 8003972:	d100      	bne.n	8003976 <memset+0xa>
 8003974:	4770      	bx	lr
 8003976:	7019      	strb	r1, [r3, #0]
 8003978:	3301      	adds	r3, #1
 800397a:	e7f9      	b.n	8003970 <memset+0x4>

0800397c <__errno>:
 800397c:	4b01      	ldr	r3, [pc, #4]	@ (8003984 <__errno+0x8>)
 800397e:	6818      	ldr	r0, [r3, #0]
 8003980:	4770      	bx	lr
 8003982:	46c0      	nop			@ (mov r8, r8)
 8003984:	2000000c 	.word	0x2000000c

08003988 <__libc_init_array>:
 8003988:	b570      	push	{r4, r5, r6, lr}
 800398a:	2600      	movs	r6, #0
 800398c:	4c0c      	ldr	r4, [pc, #48]	@ (80039c0 <__libc_init_array+0x38>)
 800398e:	4d0d      	ldr	r5, [pc, #52]	@ (80039c4 <__libc_init_array+0x3c>)
 8003990:	1b64      	subs	r4, r4, r5
 8003992:	10a4      	asrs	r4, r4, #2
 8003994:	42a6      	cmp	r6, r4
 8003996:	d109      	bne.n	80039ac <__libc_init_array+0x24>
 8003998:	2600      	movs	r6, #0
 800399a:	f000 fc65 	bl	8004268 <_init>
 800399e:	4c0a      	ldr	r4, [pc, #40]	@ (80039c8 <__libc_init_array+0x40>)
 80039a0:	4d0a      	ldr	r5, [pc, #40]	@ (80039cc <__libc_init_array+0x44>)
 80039a2:	1b64      	subs	r4, r4, r5
 80039a4:	10a4      	asrs	r4, r4, #2
 80039a6:	42a6      	cmp	r6, r4
 80039a8:	d105      	bne.n	80039b6 <__libc_init_array+0x2e>
 80039aa:	bd70      	pop	{r4, r5, r6, pc}
 80039ac:	00b3      	lsls	r3, r6, #2
 80039ae:	58eb      	ldr	r3, [r5, r3]
 80039b0:	4798      	blx	r3
 80039b2:	3601      	adds	r6, #1
 80039b4:	e7ee      	b.n	8003994 <__libc_init_array+0xc>
 80039b6:	00b3      	lsls	r3, r6, #2
 80039b8:	58eb      	ldr	r3, [r5, r3]
 80039ba:	4798      	blx	r3
 80039bc:	3601      	adds	r6, #1
 80039be:	e7f2      	b.n	80039a6 <__libc_init_array+0x1e>
 80039c0:	08004304 	.word	0x08004304
 80039c4:	08004304 	.word	0x08004304
 80039c8:	08004308 	.word	0x08004308
 80039cc:	08004304 	.word	0x08004304

080039d0 <__retarget_lock_acquire_recursive>:
 80039d0:	4770      	bx	lr

080039d2 <__retarget_lock_release_recursive>:
 80039d2:	4770      	bx	lr

080039d4 <_free_r>:
 80039d4:	b570      	push	{r4, r5, r6, lr}
 80039d6:	0005      	movs	r5, r0
 80039d8:	1e0c      	subs	r4, r1, #0
 80039da:	d010      	beq.n	80039fe <_free_r+0x2a>
 80039dc:	3c04      	subs	r4, #4
 80039de:	6823      	ldr	r3, [r4, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	da00      	bge.n	80039e6 <_free_r+0x12>
 80039e4:	18e4      	adds	r4, r4, r3
 80039e6:	0028      	movs	r0, r5
 80039e8:	f000 f8e0 	bl	8003bac <__malloc_lock>
 80039ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003a64 <_free_r+0x90>)
 80039ee:	6813      	ldr	r3, [r2, #0]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d105      	bne.n	8003a00 <_free_r+0x2c>
 80039f4:	6063      	str	r3, [r4, #4]
 80039f6:	6014      	str	r4, [r2, #0]
 80039f8:	0028      	movs	r0, r5
 80039fa:	f000 f8df 	bl	8003bbc <__malloc_unlock>
 80039fe:	bd70      	pop	{r4, r5, r6, pc}
 8003a00:	42a3      	cmp	r3, r4
 8003a02:	d908      	bls.n	8003a16 <_free_r+0x42>
 8003a04:	6820      	ldr	r0, [r4, #0]
 8003a06:	1821      	adds	r1, r4, r0
 8003a08:	428b      	cmp	r3, r1
 8003a0a:	d1f3      	bne.n	80039f4 <_free_r+0x20>
 8003a0c:	6819      	ldr	r1, [r3, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	1809      	adds	r1, r1, r0
 8003a12:	6021      	str	r1, [r4, #0]
 8003a14:	e7ee      	b.n	80039f4 <_free_r+0x20>
 8003a16:	001a      	movs	r2, r3
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <_free_r+0x4e>
 8003a1e:	42a3      	cmp	r3, r4
 8003a20:	d9f9      	bls.n	8003a16 <_free_r+0x42>
 8003a22:	6811      	ldr	r1, [r2, #0]
 8003a24:	1850      	adds	r0, r2, r1
 8003a26:	42a0      	cmp	r0, r4
 8003a28:	d10b      	bne.n	8003a42 <_free_r+0x6e>
 8003a2a:	6820      	ldr	r0, [r4, #0]
 8003a2c:	1809      	adds	r1, r1, r0
 8003a2e:	1850      	adds	r0, r2, r1
 8003a30:	6011      	str	r1, [r2, #0]
 8003a32:	4283      	cmp	r3, r0
 8003a34:	d1e0      	bne.n	80039f8 <_free_r+0x24>
 8003a36:	6818      	ldr	r0, [r3, #0]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	1841      	adds	r1, r0, r1
 8003a3c:	6011      	str	r1, [r2, #0]
 8003a3e:	6053      	str	r3, [r2, #4]
 8003a40:	e7da      	b.n	80039f8 <_free_r+0x24>
 8003a42:	42a0      	cmp	r0, r4
 8003a44:	d902      	bls.n	8003a4c <_free_r+0x78>
 8003a46:	230c      	movs	r3, #12
 8003a48:	602b      	str	r3, [r5, #0]
 8003a4a:	e7d5      	b.n	80039f8 <_free_r+0x24>
 8003a4c:	6820      	ldr	r0, [r4, #0]
 8003a4e:	1821      	adds	r1, r4, r0
 8003a50:	428b      	cmp	r3, r1
 8003a52:	d103      	bne.n	8003a5c <_free_r+0x88>
 8003a54:	6819      	ldr	r1, [r3, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	1809      	adds	r1, r1, r0
 8003a5a:	6021      	str	r1, [r4, #0]
 8003a5c:	6063      	str	r3, [r4, #4]
 8003a5e:	6054      	str	r4, [r2, #4]
 8003a60:	e7ca      	b.n	80039f8 <_free_r+0x24>
 8003a62:	46c0      	nop			@ (mov r8, r8)
 8003a64:	200003a8 	.word	0x200003a8

08003a68 <sbrk_aligned>:
 8003a68:	b570      	push	{r4, r5, r6, lr}
 8003a6a:	4e0f      	ldr	r6, [pc, #60]	@ (8003aa8 <sbrk_aligned+0x40>)
 8003a6c:	000d      	movs	r5, r1
 8003a6e:	6831      	ldr	r1, [r6, #0]
 8003a70:	0004      	movs	r4, r0
 8003a72:	2900      	cmp	r1, #0
 8003a74:	d102      	bne.n	8003a7c <sbrk_aligned+0x14>
 8003a76:	f000 fb99 	bl	80041ac <_sbrk_r>
 8003a7a:	6030      	str	r0, [r6, #0]
 8003a7c:	0029      	movs	r1, r5
 8003a7e:	0020      	movs	r0, r4
 8003a80:	f000 fb94 	bl	80041ac <_sbrk_r>
 8003a84:	1c43      	adds	r3, r0, #1
 8003a86:	d103      	bne.n	8003a90 <sbrk_aligned+0x28>
 8003a88:	2501      	movs	r5, #1
 8003a8a:	426d      	negs	r5, r5
 8003a8c:	0028      	movs	r0, r5
 8003a8e:	bd70      	pop	{r4, r5, r6, pc}
 8003a90:	2303      	movs	r3, #3
 8003a92:	1cc5      	adds	r5, r0, #3
 8003a94:	439d      	bics	r5, r3
 8003a96:	42a8      	cmp	r0, r5
 8003a98:	d0f8      	beq.n	8003a8c <sbrk_aligned+0x24>
 8003a9a:	1a29      	subs	r1, r5, r0
 8003a9c:	0020      	movs	r0, r4
 8003a9e:	f000 fb85 	bl	80041ac <_sbrk_r>
 8003aa2:	3001      	adds	r0, #1
 8003aa4:	d1f2      	bne.n	8003a8c <sbrk_aligned+0x24>
 8003aa6:	e7ef      	b.n	8003a88 <sbrk_aligned+0x20>
 8003aa8:	200003a4 	.word	0x200003a4

08003aac <_malloc_r>:
 8003aac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003aae:	2203      	movs	r2, #3
 8003ab0:	1ccb      	adds	r3, r1, #3
 8003ab2:	4393      	bics	r3, r2
 8003ab4:	3308      	adds	r3, #8
 8003ab6:	0005      	movs	r5, r0
 8003ab8:	001f      	movs	r7, r3
 8003aba:	2b0c      	cmp	r3, #12
 8003abc:	d234      	bcs.n	8003b28 <_malloc_r+0x7c>
 8003abe:	270c      	movs	r7, #12
 8003ac0:	42b9      	cmp	r1, r7
 8003ac2:	d833      	bhi.n	8003b2c <_malloc_r+0x80>
 8003ac4:	0028      	movs	r0, r5
 8003ac6:	f000 f871 	bl	8003bac <__malloc_lock>
 8003aca:	4e37      	ldr	r6, [pc, #220]	@ (8003ba8 <_malloc_r+0xfc>)
 8003acc:	6833      	ldr	r3, [r6, #0]
 8003ace:	001c      	movs	r4, r3
 8003ad0:	2c00      	cmp	r4, #0
 8003ad2:	d12f      	bne.n	8003b34 <_malloc_r+0x88>
 8003ad4:	0039      	movs	r1, r7
 8003ad6:	0028      	movs	r0, r5
 8003ad8:	f7ff ffc6 	bl	8003a68 <sbrk_aligned>
 8003adc:	0004      	movs	r4, r0
 8003ade:	1c43      	adds	r3, r0, #1
 8003ae0:	d15f      	bne.n	8003ba2 <_malloc_r+0xf6>
 8003ae2:	6834      	ldr	r4, [r6, #0]
 8003ae4:	9400      	str	r4, [sp, #0]
 8003ae6:	9b00      	ldr	r3, [sp, #0]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d14a      	bne.n	8003b82 <_malloc_r+0xd6>
 8003aec:	2c00      	cmp	r4, #0
 8003aee:	d052      	beq.n	8003b96 <_malloc_r+0xea>
 8003af0:	6823      	ldr	r3, [r4, #0]
 8003af2:	0028      	movs	r0, r5
 8003af4:	18e3      	adds	r3, r4, r3
 8003af6:	9900      	ldr	r1, [sp, #0]
 8003af8:	9301      	str	r3, [sp, #4]
 8003afa:	f000 fb57 	bl	80041ac <_sbrk_r>
 8003afe:	9b01      	ldr	r3, [sp, #4]
 8003b00:	4283      	cmp	r3, r0
 8003b02:	d148      	bne.n	8003b96 <_malloc_r+0xea>
 8003b04:	6823      	ldr	r3, [r4, #0]
 8003b06:	0028      	movs	r0, r5
 8003b08:	1aff      	subs	r7, r7, r3
 8003b0a:	0039      	movs	r1, r7
 8003b0c:	f7ff ffac 	bl	8003a68 <sbrk_aligned>
 8003b10:	3001      	adds	r0, #1
 8003b12:	d040      	beq.n	8003b96 <_malloc_r+0xea>
 8003b14:	6823      	ldr	r3, [r4, #0]
 8003b16:	19db      	adds	r3, r3, r7
 8003b18:	6023      	str	r3, [r4, #0]
 8003b1a:	6833      	ldr	r3, [r6, #0]
 8003b1c:	685a      	ldr	r2, [r3, #4]
 8003b1e:	2a00      	cmp	r2, #0
 8003b20:	d133      	bne.n	8003b8a <_malloc_r+0xde>
 8003b22:	9b00      	ldr	r3, [sp, #0]
 8003b24:	6033      	str	r3, [r6, #0]
 8003b26:	e019      	b.n	8003b5c <_malloc_r+0xb0>
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	dac9      	bge.n	8003ac0 <_malloc_r+0x14>
 8003b2c:	230c      	movs	r3, #12
 8003b2e:	602b      	str	r3, [r5, #0]
 8003b30:	2000      	movs	r0, #0
 8003b32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b34:	6821      	ldr	r1, [r4, #0]
 8003b36:	1bc9      	subs	r1, r1, r7
 8003b38:	d420      	bmi.n	8003b7c <_malloc_r+0xd0>
 8003b3a:	290b      	cmp	r1, #11
 8003b3c:	d90a      	bls.n	8003b54 <_malloc_r+0xa8>
 8003b3e:	19e2      	adds	r2, r4, r7
 8003b40:	6027      	str	r7, [r4, #0]
 8003b42:	42a3      	cmp	r3, r4
 8003b44:	d104      	bne.n	8003b50 <_malloc_r+0xa4>
 8003b46:	6032      	str	r2, [r6, #0]
 8003b48:	6863      	ldr	r3, [r4, #4]
 8003b4a:	6011      	str	r1, [r2, #0]
 8003b4c:	6053      	str	r3, [r2, #4]
 8003b4e:	e005      	b.n	8003b5c <_malloc_r+0xb0>
 8003b50:	605a      	str	r2, [r3, #4]
 8003b52:	e7f9      	b.n	8003b48 <_malloc_r+0x9c>
 8003b54:	6862      	ldr	r2, [r4, #4]
 8003b56:	42a3      	cmp	r3, r4
 8003b58:	d10e      	bne.n	8003b78 <_malloc_r+0xcc>
 8003b5a:	6032      	str	r2, [r6, #0]
 8003b5c:	0028      	movs	r0, r5
 8003b5e:	f000 f82d 	bl	8003bbc <__malloc_unlock>
 8003b62:	0020      	movs	r0, r4
 8003b64:	2207      	movs	r2, #7
 8003b66:	300b      	adds	r0, #11
 8003b68:	1d23      	adds	r3, r4, #4
 8003b6a:	4390      	bics	r0, r2
 8003b6c:	1ac2      	subs	r2, r0, r3
 8003b6e:	4298      	cmp	r0, r3
 8003b70:	d0df      	beq.n	8003b32 <_malloc_r+0x86>
 8003b72:	1a1b      	subs	r3, r3, r0
 8003b74:	50a3      	str	r3, [r4, r2]
 8003b76:	e7dc      	b.n	8003b32 <_malloc_r+0x86>
 8003b78:	605a      	str	r2, [r3, #4]
 8003b7a:	e7ef      	b.n	8003b5c <_malloc_r+0xb0>
 8003b7c:	0023      	movs	r3, r4
 8003b7e:	6864      	ldr	r4, [r4, #4]
 8003b80:	e7a6      	b.n	8003ad0 <_malloc_r+0x24>
 8003b82:	9c00      	ldr	r4, [sp, #0]
 8003b84:	6863      	ldr	r3, [r4, #4]
 8003b86:	9300      	str	r3, [sp, #0]
 8003b88:	e7ad      	b.n	8003ae6 <_malloc_r+0x3a>
 8003b8a:	001a      	movs	r2, r3
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	42a3      	cmp	r3, r4
 8003b90:	d1fb      	bne.n	8003b8a <_malloc_r+0xde>
 8003b92:	2300      	movs	r3, #0
 8003b94:	e7da      	b.n	8003b4c <_malloc_r+0xa0>
 8003b96:	230c      	movs	r3, #12
 8003b98:	0028      	movs	r0, r5
 8003b9a:	602b      	str	r3, [r5, #0]
 8003b9c:	f000 f80e 	bl	8003bbc <__malloc_unlock>
 8003ba0:	e7c6      	b.n	8003b30 <_malloc_r+0x84>
 8003ba2:	6007      	str	r7, [r0, #0]
 8003ba4:	e7da      	b.n	8003b5c <_malloc_r+0xb0>
 8003ba6:	46c0      	nop			@ (mov r8, r8)
 8003ba8:	200003a8 	.word	0x200003a8

08003bac <__malloc_lock>:
 8003bac:	b510      	push	{r4, lr}
 8003bae:	4802      	ldr	r0, [pc, #8]	@ (8003bb8 <__malloc_lock+0xc>)
 8003bb0:	f7ff ff0e 	bl	80039d0 <__retarget_lock_acquire_recursive>
 8003bb4:	bd10      	pop	{r4, pc}
 8003bb6:	46c0      	nop			@ (mov r8, r8)
 8003bb8:	200003a0 	.word	0x200003a0

08003bbc <__malloc_unlock>:
 8003bbc:	b510      	push	{r4, lr}
 8003bbe:	4802      	ldr	r0, [pc, #8]	@ (8003bc8 <__malloc_unlock+0xc>)
 8003bc0:	f7ff ff07 	bl	80039d2 <__retarget_lock_release_recursive>
 8003bc4:	bd10      	pop	{r4, pc}
 8003bc6:	46c0      	nop			@ (mov r8, r8)
 8003bc8:	200003a0 	.word	0x200003a0

08003bcc <__ssputs_r>:
 8003bcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bce:	688e      	ldr	r6, [r1, #8]
 8003bd0:	b085      	sub	sp, #20
 8003bd2:	001f      	movs	r7, r3
 8003bd4:	000c      	movs	r4, r1
 8003bd6:	680b      	ldr	r3, [r1, #0]
 8003bd8:	9002      	str	r0, [sp, #8]
 8003bda:	9203      	str	r2, [sp, #12]
 8003bdc:	42be      	cmp	r6, r7
 8003bde:	d830      	bhi.n	8003c42 <__ssputs_r+0x76>
 8003be0:	210c      	movs	r1, #12
 8003be2:	5e62      	ldrsh	r2, [r4, r1]
 8003be4:	2190      	movs	r1, #144	@ 0x90
 8003be6:	00c9      	lsls	r1, r1, #3
 8003be8:	420a      	tst	r2, r1
 8003bea:	d028      	beq.n	8003c3e <__ssputs_r+0x72>
 8003bec:	2003      	movs	r0, #3
 8003bee:	6921      	ldr	r1, [r4, #16]
 8003bf0:	1a5b      	subs	r3, r3, r1
 8003bf2:	9301      	str	r3, [sp, #4]
 8003bf4:	6963      	ldr	r3, [r4, #20]
 8003bf6:	4343      	muls	r3, r0
 8003bf8:	9801      	ldr	r0, [sp, #4]
 8003bfa:	0fdd      	lsrs	r5, r3, #31
 8003bfc:	18ed      	adds	r5, r5, r3
 8003bfe:	1c7b      	adds	r3, r7, #1
 8003c00:	181b      	adds	r3, r3, r0
 8003c02:	106d      	asrs	r5, r5, #1
 8003c04:	42ab      	cmp	r3, r5
 8003c06:	d900      	bls.n	8003c0a <__ssputs_r+0x3e>
 8003c08:	001d      	movs	r5, r3
 8003c0a:	0552      	lsls	r2, r2, #21
 8003c0c:	d528      	bpl.n	8003c60 <__ssputs_r+0x94>
 8003c0e:	0029      	movs	r1, r5
 8003c10:	9802      	ldr	r0, [sp, #8]
 8003c12:	f7ff ff4b 	bl	8003aac <_malloc_r>
 8003c16:	1e06      	subs	r6, r0, #0
 8003c18:	d02c      	beq.n	8003c74 <__ssputs_r+0xa8>
 8003c1a:	9a01      	ldr	r2, [sp, #4]
 8003c1c:	6921      	ldr	r1, [r4, #16]
 8003c1e:	f000 fae2 	bl	80041e6 <memcpy>
 8003c22:	89a2      	ldrh	r2, [r4, #12]
 8003c24:	4b18      	ldr	r3, [pc, #96]	@ (8003c88 <__ssputs_r+0xbc>)
 8003c26:	401a      	ands	r2, r3
 8003c28:	2380      	movs	r3, #128	@ 0x80
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	81a3      	strh	r3, [r4, #12]
 8003c2e:	9b01      	ldr	r3, [sp, #4]
 8003c30:	6126      	str	r6, [r4, #16]
 8003c32:	18f6      	adds	r6, r6, r3
 8003c34:	6026      	str	r6, [r4, #0]
 8003c36:	003e      	movs	r6, r7
 8003c38:	6165      	str	r5, [r4, #20]
 8003c3a:	1aed      	subs	r5, r5, r3
 8003c3c:	60a5      	str	r5, [r4, #8]
 8003c3e:	42be      	cmp	r6, r7
 8003c40:	d900      	bls.n	8003c44 <__ssputs_r+0x78>
 8003c42:	003e      	movs	r6, r7
 8003c44:	0032      	movs	r2, r6
 8003c46:	9903      	ldr	r1, [sp, #12]
 8003c48:	6820      	ldr	r0, [r4, #0]
 8003c4a:	f000 fa9b 	bl	8004184 <memmove>
 8003c4e:	2000      	movs	r0, #0
 8003c50:	68a3      	ldr	r3, [r4, #8]
 8003c52:	1b9b      	subs	r3, r3, r6
 8003c54:	60a3      	str	r3, [r4, #8]
 8003c56:	6823      	ldr	r3, [r4, #0]
 8003c58:	199b      	adds	r3, r3, r6
 8003c5a:	6023      	str	r3, [r4, #0]
 8003c5c:	b005      	add	sp, #20
 8003c5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c60:	002a      	movs	r2, r5
 8003c62:	9802      	ldr	r0, [sp, #8]
 8003c64:	f000 fac8 	bl	80041f8 <_realloc_r>
 8003c68:	1e06      	subs	r6, r0, #0
 8003c6a:	d1e0      	bne.n	8003c2e <__ssputs_r+0x62>
 8003c6c:	6921      	ldr	r1, [r4, #16]
 8003c6e:	9802      	ldr	r0, [sp, #8]
 8003c70:	f7ff feb0 	bl	80039d4 <_free_r>
 8003c74:	230c      	movs	r3, #12
 8003c76:	2001      	movs	r0, #1
 8003c78:	9a02      	ldr	r2, [sp, #8]
 8003c7a:	4240      	negs	r0, r0
 8003c7c:	6013      	str	r3, [r2, #0]
 8003c7e:	89a2      	ldrh	r2, [r4, #12]
 8003c80:	3334      	adds	r3, #52	@ 0x34
 8003c82:	4313      	orrs	r3, r2
 8003c84:	81a3      	strh	r3, [r4, #12]
 8003c86:	e7e9      	b.n	8003c5c <__ssputs_r+0x90>
 8003c88:	fffffb7f 	.word	0xfffffb7f

08003c8c <_svfiprintf_r>:
 8003c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c8e:	b0a1      	sub	sp, #132	@ 0x84
 8003c90:	9003      	str	r0, [sp, #12]
 8003c92:	001d      	movs	r5, r3
 8003c94:	898b      	ldrh	r3, [r1, #12]
 8003c96:	000f      	movs	r7, r1
 8003c98:	0016      	movs	r6, r2
 8003c9a:	061b      	lsls	r3, r3, #24
 8003c9c:	d511      	bpl.n	8003cc2 <_svfiprintf_r+0x36>
 8003c9e:	690b      	ldr	r3, [r1, #16]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d10e      	bne.n	8003cc2 <_svfiprintf_r+0x36>
 8003ca4:	2140      	movs	r1, #64	@ 0x40
 8003ca6:	f7ff ff01 	bl	8003aac <_malloc_r>
 8003caa:	6038      	str	r0, [r7, #0]
 8003cac:	6138      	str	r0, [r7, #16]
 8003cae:	2800      	cmp	r0, #0
 8003cb0:	d105      	bne.n	8003cbe <_svfiprintf_r+0x32>
 8003cb2:	230c      	movs	r3, #12
 8003cb4:	9a03      	ldr	r2, [sp, #12]
 8003cb6:	6013      	str	r3, [r2, #0]
 8003cb8:	2001      	movs	r0, #1
 8003cba:	4240      	negs	r0, r0
 8003cbc:	e0cf      	b.n	8003e5e <_svfiprintf_r+0x1d2>
 8003cbe:	2340      	movs	r3, #64	@ 0x40
 8003cc0:	617b      	str	r3, [r7, #20]
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	ac08      	add	r4, sp, #32
 8003cc6:	6163      	str	r3, [r4, #20]
 8003cc8:	3320      	adds	r3, #32
 8003cca:	7663      	strb	r3, [r4, #25]
 8003ccc:	3310      	adds	r3, #16
 8003cce:	76a3      	strb	r3, [r4, #26]
 8003cd0:	9507      	str	r5, [sp, #28]
 8003cd2:	0035      	movs	r5, r6
 8003cd4:	782b      	ldrb	r3, [r5, #0]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d001      	beq.n	8003cde <_svfiprintf_r+0x52>
 8003cda:	2b25      	cmp	r3, #37	@ 0x25
 8003cdc:	d148      	bne.n	8003d70 <_svfiprintf_r+0xe4>
 8003cde:	1bab      	subs	r3, r5, r6
 8003ce0:	9305      	str	r3, [sp, #20]
 8003ce2:	42b5      	cmp	r5, r6
 8003ce4:	d00b      	beq.n	8003cfe <_svfiprintf_r+0x72>
 8003ce6:	0032      	movs	r2, r6
 8003ce8:	0039      	movs	r1, r7
 8003cea:	9803      	ldr	r0, [sp, #12]
 8003cec:	f7ff ff6e 	bl	8003bcc <__ssputs_r>
 8003cf0:	3001      	adds	r0, #1
 8003cf2:	d100      	bne.n	8003cf6 <_svfiprintf_r+0x6a>
 8003cf4:	e0ae      	b.n	8003e54 <_svfiprintf_r+0x1c8>
 8003cf6:	6963      	ldr	r3, [r4, #20]
 8003cf8:	9a05      	ldr	r2, [sp, #20]
 8003cfa:	189b      	adds	r3, r3, r2
 8003cfc:	6163      	str	r3, [r4, #20]
 8003cfe:	782b      	ldrb	r3, [r5, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d100      	bne.n	8003d06 <_svfiprintf_r+0x7a>
 8003d04:	e0a6      	b.n	8003e54 <_svfiprintf_r+0x1c8>
 8003d06:	2201      	movs	r2, #1
 8003d08:	2300      	movs	r3, #0
 8003d0a:	4252      	negs	r2, r2
 8003d0c:	6062      	str	r2, [r4, #4]
 8003d0e:	a904      	add	r1, sp, #16
 8003d10:	3254      	adds	r2, #84	@ 0x54
 8003d12:	1852      	adds	r2, r2, r1
 8003d14:	1c6e      	adds	r6, r5, #1
 8003d16:	6023      	str	r3, [r4, #0]
 8003d18:	60e3      	str	r3, [r4, #12]
 8003d1a:	60a3      	str	r3, [r4, #8]
 8003d1c:	7013      	strb	r3, [r2, #0]
 8003d1e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003d20:	4b54      	ldr	r3, [pc, #336]	@ (8003e74 <_svfiprintf_r+0x1e8>)
 8003d22:	2205      	movs	r2, #5
 8003d24:	0018      	movs	r0, r3
 8003d26:	7831      	ldrb	r1, [r6, #0]
 8003d28:	9305      	str	r3, [sp, #20]
 8003d2a:	f000 fa51 	bl	80041d0 <memchr>
 8003d2e:	1c75      	adds	r5, r6, #1
 8003d30:	2800      	cmp	r0, #0
 8003d32:	d11f      	bne.n	8003d74 <_svfiprintf_r+0xe8>
 8003d34:	6822      	ldr	r2, [r4, #0]
 8003d36:	06d3      	lsls	r3, r2, #27
 8003d38:	d504      	bpl.n	8003d44 <_svfiprintf_r+0xb8>
 8003d3a:	2353      	movs	r3, #83	@ 0x53
 8003d3c:	a904      	add	r1, sp, #16
 8003d3e:	185b      	adds	r3, r3, r1
 8003d40:	2120      	movs	r1, #32
 8003d42:	7019      	strb	r1, [r3, #0]
 8003d44:	0713      	lsls	r3, r2, #28
 8003d46:	d504      	bpl.n	8003d52 <_svfiprintf_r+0xc6>
 8003d48:	2353      	movs	r3, #83	@ 0x53
 8003d4a:	a904      	add	r1, sp, #16
 8003d4c:	185b      	adds	r3, r3, r1
 8003d4e:	212b      	movs	r1, #43	@ 0x2b
 8003d50:	7019      	strb	r1, [r3, #0]
 8003d52:	7833      	ldrb	r3, [r6, #0]
 8003d54:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d56:	d016      	beq.n	8003d86 <_svfiprintf_r+0xfa>
 8003d58:	0035      	movs	r5, r6
 8003d5a:	2100      	movs	r1, #0
 8003d5c:	200a      	movs	r0, #10
 8003d5e:	68e3      	ldr	r3, [r4, #12]
 8003d60:	782a      	ldrb	r2, [r5, #0]
 8003d62:	1c6e      	adds	r6, r5, #1
 8003d64:	3a30      	subs	r2, #48	@ 0x30
 8003d66:	2a09      	cmp	r2, #9
 8003d68:	d950      	bls.n	8003e0c <_svfiprintf_r+0x180>
 8003d6a:	2900      	cmp	r1, #0
 8003d6c:	d111      	bne.n	8003d92 <_svfiprintf_r+0x106>
 8003d6e:	e017      	b.n	8003da0 <_svfiprintf_r+0x114>
 8003d70:	3501      	adds	r5, #1
 8003d72:	e7af      	b.n	8003cd4 <_svfiprintf_r+0x48>
 8003d74:	9b05      	ldr	r3, [sp, #20]
 8003d76:	6822      	ldr	r2, [r4, #0]
 8003d78:	1ac0      	subs	r0, r0, r3
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	4083      	lsls	r3, r0
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	002e      	movs	r6, r5
 8003d82:	6023      	str	r3, [r4, #0]
 8003d84:	e7cc      	b.n	8003d20 <_svfiprintf_r+0x94>
 8003d86:	9b07      	ldr	r3, [sp, #28]
 8003d88:	1d19      	adds	r1, r3, #4
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	9107      	str	r1, [sp, #28]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	db01      	blt.n	8003d96 <_svfiprintf_r+0x10a>
 8003d92:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003d94:	e004      	b.n	8003da0 <_svfiprintf_r+0x114>
 8003d96:	425b      	negs	r3, r3
 8003d98:	60e3      	str	r3, [r4, #12]
 8003d9a:	2302      	movs	r3, #2
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	6023      	str	r3, [r4, #0]
 8003da0:	782b      	ldrb	r3, [r5, #0]
 8003da2:	2b2e      	cmp	r3, #46	@ 0x2e
 8003da4:	d10c      	bne.n	8003dc0 <_svfiprintf_r+0x134>
 8003da6:	786b      	ldrb	r3, [r5, #1]
 8003da8:	2b2a      	cmp	r3, #42	@ 0x2a
 8003daa:	d134      	bne.n	8003e16 <_svfiprintf_r+0x18a>
 8003dac:	9b07      	ldr	r3, [sp, #28]
 8003dae:	3502      	adds	r5, #2
 8003db0:	1d1a      	adds	r2, r3, #4
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	9207      	str	r2, [sp, #28]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	da01      	bge.n	8003dbe <_svfiprintf_r+0x132>
 8003dba:	2301      	movs	r3, #1
 8003dbc:	425b      	negs	r3, r3
 8003dbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8003dc0:	4e2d      	ldr	r6, [pc, #180]	@ (8003e78 <_svfiprintf_r+0x1ec>)
 8003dc2:	2203      	movs	r2, #3
 8003dc4:	0030      	movs	r0, r6
 8003dc6:	7829      	ldrb	r1, [r5, #0]
 8003dc8:	f000 fa02 	bl	80041d0 <memchr>
 8003dcc:	2800      	cmp	r0, #0
 8003dce:	d006      	beq.n	8003dde <_svfiprintf_r+0x152>
 8003dd0:	2340      	movs	r3, #64	@ 0x40
 8003dd2:	1b80      	subs	r0, r0, r6
 8003dd4:	4083      	lsls	r3, r0
 8003dd6:	6822      	ldr	r2, [r4, #0]
 8003dd8:	3501      	adds	r5, #1
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	6023      	str	r3, [r4, #0]
 8003dde:	7829      	ldrb	r1, [r5, #0]
 8003de0:	2206      	movs	r2, #6
 8003de2:	4826      	ldr	r0, [pc, #152]	@ (8003e7c <_svfiprintf_r+0x1f0>)
 8003de4:	1c6e      	adds	r6, r5, #1
 8003de6:	7621      	strb	r1, [r4, #24]
 8003de8:	f000 f9f2 	bl	80041d0 <memchr>
 8003dec:	2800      	cmp	r0, #0
 8003dee:	d038      	beq.n	8003e62 <_svfiprintf_r+0x1d6>
 8003df0:	4b23      	ldr	r3, [pc, #140]	@ (8003e80 <_svfiprintf_r+0x1f4>)
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d122      	bne.n	8003e3c <_svfiprintf_r+0x1b0>
 8003df6:	2207      	movs	r2, #7
 8003df8:	9b07      	ldr	r3, [sp, #28]
 8003dfa:	3307      	adds	r3, #7
 8003dfc:	4393      	bics	r3, r2
 8003dfe:	3308      	adds	r3, #8
 8003e00:	9307      	str	r3, [sp, #28]
 8003e02:	6963      	ldr	r3, [r4, #20]
 8003e04:	9a04      	ldr	r2, [sp, #16]
 8003e06:	189b      	adds	r3, r3, r2
 8003e08:	6163      	str	r3, [r4, #20]
 8003e0a:	e762      	b.n	8003cd2 <_svfiprintf_r+0x46>
 8003e0c:	4343      	muls	r3, r0
 8003e0e:	0035      	movs	r5, r6
 8003e10:	2101      	movs	r1, #1
 8003e12:	189b      	adds	r3, r3, r2
 8003e14:	e7a4      	b.n	8003d60 <_svfiprintf_r+0xd4>
 8003e16:	2300      	movs	r3, #0
 8003e18:	200a      	movs	r0, #10
 8003e1a:	0019      	movs	r1, r3
 8003e1c:	3501      	adds	r5, #1
 8003e1e:	6063      	str	r3, [r4, #4]
 8003e20:	782a      	ldrb	r2, [r5, #0]
 8003e22:	1c6e      	adds	r6, r5, #1
 8003e24:	3a30      	subs	r2, #48	@ 0x30
 8003e26:	2a09      	cmp	r2, #9
 8003e28:	d903      	bls.n	8003e32 <_svfiprintf_r+0x1a6>
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d0c8      	beq.n	8003dc0 <_svfiprintf_r+0x134>
 8003e2e:	9109      	str	r1, [sp, #36]	@ 0x24
 8003e30:	e7c6      	b.n	8003dc0 <_svfiprintf_r+0x134>
 8003e32:	4341      	muls	r1, r0
 8003e34:	0035      	movs	r5, r6
 8003e36:	2301      	movs	r3, #1
 8003e38:	1889      	adds	r1, r1, r2
 8003e3a:	e7f1      	b.n	8003e20 <_svfiprintf_r+0x194>
 8003e3c:	aa07      	add	r2, sp, #28
 8003e3e:	9200      	str	r2, [sp, #0]
 8003e40:	0021      	movs	r1, r4
 8003e42:	003a      	movs	r2, r7
 8003e44:	4b0f      	ldr	r3, [pc, #60]	@ (8003e84 <_svfiprintf_r+0x1f8>)
 8003e46:	9803      	ldr	r0, [sp, #12]
 8003e48:	e000      	b.n	8003e4c <_svfiprintf_r+0x1c0>
 8003e4a:	bf00      	nop
 8003e4c:	9004      	str	r0, [sp, #16]
 8003e4e:	9b04      	ldr	r3, [sp, #16]
 8003e50:	3301      	adds	r3, #1
 8003e52:	d1d6      	bne.n	8003e02 <_svfiprintf_r+0x176>
 8003e54:	89bb      	ldrh	r3, [r7, #12]
 8003e56:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003e58:	065b      	lsls	r3, r3, #25
 8003e5a:	d500      	bpl.n	8003e5e <_svfiprintf_r+0x1d2>
 8003e5c:	e72c      	b.n	8003cb8 <_svfiprintf_r+0x2c>
 8003e5e:	b021      	add	sp, #132	@ 0x84
 8003e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e62:	aa07      	add	r2, sp, #28
 8003e64:	9200      	str	r2, [sp, #0]
 8003e66:	0021      	movs	r1, r4
 8003e68:	003a      	movs	r2, r7
 8003e6a:	4b06      	ldr	r3, [pc, #24]	@ (8003e84 <_svfiprintf_r+0x1f8>)
 8003e6c:	9803      	ldr	r0, [sp, #12]
 8003e6e:	f000 f87b 	bl	8003f68 <_printf_i>
 8003e72:	e7eb      	b.n	8003e4c <_svfiprintf_r+0x1c0>
 8003e74:	080042d0 	.word	0x080042d0
 8003e78:	080042d6 	.word	0x080042d6
 8003e7c:	080042da 	.word	0x080042da
 8003e80:	00000000 	.word	0x00000000
 8003e84:	08003bcd 	.word	0x08003bcd

08003e88 <_printf_common>:
 8003e88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e8a:	0016      	movs	r6, r2
 8003e8c:	9301      	str	r3, [sp, #4]
 8003e8e:	688a      	ldr	r2, [r1, #8]
 8003e90:	690b      	ldr	r3, [r1, #16]
 8003e92:	000c      	movs	r4, r1
 8003e94:	9000      	str	r0, [sp, #0]
 8003e96:	4293      	cmp	r3, r2
 8003e98:	da00      	bge.n	8003e9c <_printf_common+0x14>
 8003e9a:	0013      	movs	r3, r2
 8003e9c:	0022      	movs	r2, r4
 8003e9e:	6033      	str	r3, [r6, #0]
 8003ea0:	3243      	adds	r2, #67	@ 0x43
 8003ea2:	7812      	ldrb	r2, [r2, #0]
 8003ea4:	2a00      	cmp	r2, #0
 8003ea6:	d001      	beq.n	8003eac <_printf_common+0x24>
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	6033      	str	r3, [r6, #0]
 8003eac:	6823      	ldr	r3, [r4, #0]
 8003eae:	069b      	lsls	r3, r3, #26
 8003eb0:	d502      	bpl.n	8003eb8 <_printf_common+0x30>
 8003eb2:	6833      	ldr	r3, [r6, #0]
 8003eb4:	3302      	adds	r3, #2
 8003eb6:	6033      	str	r3, [r6, #0]
 8003eb8:	6822      	ldr	r2, [r4, #0]
 8003eba:	2306      	movs	r3, #6
 8003ebc:	0015      	movs	r5, r2
 8003ebe:	401d      	ands	r5, r3
 8003ec0:	421a      	tst	r2, r3
 8003ec2:	d027      	beq.n	8003f14 <_printf_common+0x8c>
 8003ec4:	0023      	movs	r3, r4
 8003ec6:	3343      	adds	r3, #67	@ 0x43
 8003ec8:	781b      	ldrb	r3, [r3, #0]
 8003eca:	1e5a      	subs	r2, r3, #1
 8003ecc:	4193      	sbcs	r3, r2
 8003ece:	6822      	ldr	r2, [r4, #0]
 8003ed0:	0692      	lsls	r2, r2, #26
 8003ed2:	d430      	bmi.n	8003f36 <_printf_common+0xae>
 8003ed4:	0022      	movs	r2, r4
 8003ed6:	9901      	ldr	r1, [sp, #4]
 8003ed8:	9800      	ldr	r0, [sp, #0]
 8003eda:	9d08      	ldr	r5, [sp, #32]
 8003edc:	3243      	adds	r2, #67	@ 0x43
 8003ede:	47a8      	blx	r5
 8003ee0:	3001      	adds	r0, #1
 8003ee2:	d025      	beq.n	8003f30 <_printf_common+0xa8>
 8003ee4:	2206      	movs	r2, #6
 8003ee6:	6823      	ldr	r3, [r4, #0]
 8003ee8:	2500      	movs	r5, #0
 8003eea:	4013      	ands	r3, r2
 8003eec:	2b04      	cmp	r3, #4
 8003eee:	d105      	bne.n	8003efc <_printf_common+0x74>
 8003ef0:	6833      	ldr	r3, [r6, #0]
 8003ef2:	68e5      	ldr	r5, [r4, #12]
 8003ef4:	1aed      	subs	r5, r5, r3
 8003ef6:	43eb      	mvns	r3, r5
 8003ef8:	17db      	asrs	r3, r3, #31
 8003efa:	401d      	ands	r5, r3
 8003efc:	68a3      	ldr	r3, [r4, #8]
 8003efe:	6922      	ldr	r2, [r4, #16]
 8003f00:	4293      	cmp	r3, r2
 8003f02:	dd01      	ble.n	8003f08 <_printf_common+0x80>
 8003f04:	1a9b      	subs	r3, r3, r2
 8003f06:	18ed      	adds	r5, r5, r3
 8003f08:	2600      	movs	r6, #0
 8003f0a:	42b5      	cmp	r5, r6
 8003f0c:	d120      	bne.n	8003f50 <_printf_common+0xc8>
 8003f0e:	2000      	movs	r0, #0
 8003f10:	e010      	b.n	8003f34 <_printf_common+0xac>
 8003f12:	3501      	adds	r5, #1
 8003f14:	68e3      	ldr	r3, [r4, #12]
 8003f16:	6832      	ldr	r2, [r6, #0]
 8003f18:	1a9b      	subs	r3, r3, r2
 8003f1a:	42ab      	cmp	r3, r5
 8003f1c:	ddd2      	ble.n	8003ec4 <_printf_common+0x3c>
 8003f1e:	0022      	movs	r2, r4
 8003f20:	2301      	movs	r3, #1
 8003f22:	9901      	ldr	r1, [sp, #4]
 8003f24:	9800      	ldr	r0, [sp, #0]
 8003f26:	9f08      	ldr	r7, [sp, #32]
 8003f28:	3219      	adds	r2, #25
 8003f2a:	47b8      	blx	r7
 8003f2c:	3001      	adds	r0, #1
 8003f2e:	d1f0      	bne.n	8003f12 <_printf_common+0x8a>
 8003f30:	2001      	movs	r0, #1
 8003f32:	4240      	negs	r0, r0
 8003f34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003f36:	2030      	movs	r0, #48	@ 0x30
 8003f38:	18e1      	adds	r1, r4, r3
 8003f3a:	3143      	adds	r1, #67	@ 0x43
 8003f3c:	7008      	strb	r0, [r1, #0]
 8003f3e:	0021      	movs	r1, r4
 8003f40:	1c5a      	adds	r2, r3, #1
 8003f42:	3145      	adds	r1, #69	@ 0x45
 8003f44:	7809      	ldrb	r1, [r1, #0]
 8003f46:	18a2      	adds	r2, r4, r2
 8003f48:	3243      	adds	r2, #67	@ 0x43
 8003f4a:	3302      	adds	r3, #2
 8003f4c:	7011      	strb	r1, [r2, #0]
 8003f4e:	e7c1      	b.n	8003ed4 <_printf_common+0x4c>
 8003f50:	0022      	movs	r2, r4
 8003f52:	2301      	movs	r3, #1
 8003f54:	9901      	ldr	r1, [sp, #4]
 8003f56:	9800      	ldr	r0, [sp, #0]
 8003f58:	9f08      	ldr	r7, [sp, #32]
 8003f5a:	321a      	adds	r2, #26
 8003f5c:	47b8      	blx	r7
 8003f5e:	3001      	adds	r0, #1
 8003f60:	d0e6      	beq.n	8003f30 <_printf_common+0xa8>
 8003f62:	3601      	adds	r6, #1
 8003f64:	e7d1      	b.n	8003f0a <_printf_common+0x82>
	...

08003f68 <_printf_i>:
 8003f68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f6a:	b08b      	sub	sp, #44	@ 0x2c
 8003f6c:	9206      	str	r2, [sp, #24]
 8003f6e:	000a      	movs	r2, r1
 8003f70:	3243      	adds	r2, #67	@ 0x43
 8003f72:	9307      	str	r3, [sp, #28]
 8003f74:	9005      	str	r0, [sp, #20]
 8003f76:	9203      	str	r2, [sp, #12]
 8003f78:	7e0a      	ldrb	r2, [r1, #24]
 8003f7a:	000c      	movs	r4, r1
 8003f7c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003f7e:	2a78      	cmp	r2, #120	@ 0x78
 8003f80:	d809      	bhi.n	8003f96 <_printf_i+0x2e>
 8003f82:	2a62      	cmp	r2, #98	@ 0x62
 8003f84:	d80b      	bhi.n	8003f9e <_printf_i+0x36>
 8003f86:	2a00      	cmp	r2, #0
 8003f88:	d100      	bne.n	8003f8c <_printf_i+0x24>
 8003f8a:	e0bc      	b.n	8004106 <_printf_i+0x19e>
 8003f8c:	497b      	ldr	r1, [pc, #492]	@ (800417c <_printf_i+0x214>)
 8003f8e:	9104      	str	r1, [sp, #16]
 8003f90:	2a58      	cmp	r2, #88	@ 0x58
 8003f92:	d100      	bne.n	8003f96 <_printf_i+0x2e>
 8003f94:	e090      	b.n	80040b8 <_printf_i+0x150>
 8003f96:	0025      	movs	r5, r4
 8003f98:	3542      	adds	r5, #66	@ 0x42
 8003f9a:	702a      	strb	r2, [r5, #0]
 8003f9c:	e022      	b.n	8003fe4 <_printf_i+0x7c>
 8003f9e:	0010      	movs	r0, r2
 8003fa0:	3863      	subs	r0, #99	@ 0x63
 8003fa2:	2815      	cmp	r0, #21
 8003fa4:	d8f7      	bhi.n	8003f96 <_printf_i+0x2e>
 8003fa6:	f7fc f8b7 	bl	8000118 <__gnu_thumb1_case_shi>
 8003faa:	0016      	.short	0x0016
 8003fac:	fff6001f 	.word	0xfff6001f
 8003fb0:	fff6fff6 	.word	0xfff6fff6
 8003fb4:	001ffff6 	.word	0x001ffff6
 8003fb8:	fff6fff6 	.word	0xfff6fff6
 8003fbc:	fff6fff6 	.word	0xfff6fff6
 8003fc0:	003600a1 	.word	0x003600a1
 8003fc4:	fff60080 	.word	0xfff60080
 8003fc8:	00b2fff6 	.word	0x00b2fff6
 8003fcc:	0036fff6 	.word	0x0036fff6
 8003fd0:	fff6fff6 	.word	0xfff6fff6
 8003fd4:	0084      	.short	0x0084
 8003fd6:	0025      	movs	r5, r4
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	3542      	adds	r5, #66	@ 0x42
 8003fdc:	1d11      	adds	r1, r2, #4
 8003fde:	6019      	str	r1, [r3, #0]
 8003fe0:	6813      	ldr	r3, [r2, #0]
 8003fe2:	702b      	strb	r3, [r5, #0]
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e0a0      	b.n	800412a <_printf_i+0x1c2>
 8003fe8:	6818      	ldr	r0, [r3, #0]
 8003fea:	6809      	ldr	r1, [r1, #0]
 8003fec:	1d02      	adds	r2, r0, #4
 8003fee:	060d      	lsls	r5, r1, #24
 8003ff0:	d50b      	bpl.n	800400a <_printf_i+0xa2>
 8003ff2:	6806      	ldr	r6, [r0, #0]
 8003ff4:	601a      	str	r2, [r3, #0]
 8003ff6:	2e00      	cmp	r6, #0
 8003ff8:	da03      	bge.n	8004002 <_printf_i+0x9a>
 8003ffa:	232d      	movs	r3, #45	@ 0x2d
 8003ffc:	9a03      	ldr	r2, [sp, #12]
 8003ffe:	4276      	negs	r6, r6
 8004000:	7013      	strb	r3, [r2, #0]
 8004002:	4b5e      	ldr	r3, [pc, #376]	@ (800417c <_printf_i+0x214>)
 8004004:	270a      	movs	r7, #10
 8004006:	9304      	str	r3, [sp, #16]
 8004008:	e018      	b.n	800403c <_printf_i+0xd4>
 800400a:	6806      	ldr	r6, [r0, #0]
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	0649      	lsls	r1, r1, #25
 8004010:	d5f1      	bpl.n	8003ff6 <_printf_i+0x8e>
 8004012:	b236      	sxth	r6, r6
 8004014:	e7ef      	b.n	8003ff6 <_printf_i+0x8e>
 8004016:	6808      	ldr	r0, [r1, #0]
 8004018:	6819      	ldr	r1, [r3, #0]
 800401a:	c940      	ldmia	r1!, {r6}
 800401c:	0605      	lsls	r5, r0, #24
 800401e:	d402      	bmi.n	8004026 <_printf_i+0xbe>
 8004020:	0640      	lsls	r0, r0, #25
 8004022:	d500      	bpl.n	8004026 <_printf_i+0xbe>
 8004024:	b2b6      	uxth	r6, r6
 8004026:	6019      	str	r1, [r3, #0]
 8004028:	4b54      	ldr	r3, [pc, #336]	@ (800417c <_printf_i+0x214>)
 800402a:	270a      	movs	r7, #10
 800402c:	9304      	str	r3, [sp, #16]
 800402e:	2a6f      	cmp	r2, #111	@ 0x6f
 8004030:	d100      	bne.n	8004034 <_printf_i+0xcc>
 8004032:	3f02      	subs	r7, #2
 8004034:	0023      	movs	r3, r4
 8004036:	2200      	movs	r2, #0
 8004038:	3343      	adds	r3, #67	@ 0x43
 800403a:	701a      	strb	r2, [r3, #0]
 800403c:	6863      	ldr	r3, [r4, #4]
 800403e:	60a3      	str	r3, [r4, #8]
 8004040:	2b00      	cmp	r3, #0
 8004042:	db03      	blt.n	800404c <_printf_i+0xe4>
 8004044:	2104      	movs	r1, #4
 8004046:	6822      	ldr	r2, [r4, #0]
 8004048:	438a      	bics	r2, r1
 800404a:	6022      	str	r2, [r4, #0]
 800404c:	2e00      	cmp	r6, #0
 800404e:	d102      	bne.n	8004056 <_printf_i+0xee>
 8004050:	9d03      	ldr	r5, [sp, #12]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00c      	beq.n	8004070 <_printf_i+0x108>
 8004056:	9d03      	ldr	r5, [sp, #12]
 8004058:	0030      	movs	r0, r6
 800405a:	0039      	movs	r1, r7
 800405c:	f7fc f8ec 	bl	8000238 <__aeabi_uidivmod>
 8004060:	9b04      	ldr	r3, [sp, #16]
 8004062:	3d01      	subs	r5, #1
 8004064:	5c5b      	ldrb	r3, [r3, r1]
 8004066:	702b      	strb	r3, [r5, #0]
 8004068:	0033      	movs	r3, r6
 800406a:	0006      	movs	r6, r0
 800406c:	429f      	cmp	r7, r3
 800406e:	d9f3      	bls.n	8004058 <_printf_i+0xf0>
 8004070:	2f08      	cmp	r7, #8
 8004072:	d109      	bne.n	8004088 <_printf_i+0x120>
 8004074:	6823      	ldr	r3, [r4, #0]
 8004076:	07db      	lsls	r3, r3, #31
 8004078:	d506      	bpl.n	8004088 <_printf_i+0x120>
 800407a:	6862      	ldr	r2, [r4, #4]
 800407c:	6923      	ldr	r3, [r4, #16]
 800407e:	429a      	cmp	r2, r3
 8004080:	dc02      	bgt.n	8004088 <_printf_i+0x120>
 8004082:	2330      	movs	r3, #48	@ 0x30
 8004084:	3d01      	subs	r5, #1
 8004086:	702b      	strb	r3, [r5, #0]
 8004088:	9b03      	ldr	r3, [sp, #12]
 800408a:	1b5b      	subs	r3, r3, r5
 800408c:	6123      	str	r3, [r4, #16]
 800408e:	9b07      	ldr	r3, [sp, #28]
 8004090:	0021      	movs	r1, r4
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	9805      	ldr	r0, [sp, #20]
 8004096:	9b06      	ldr	r3, [sp, #24]
 8004098:	aa09      	add	r2, sp, #36	@ 0x24
 800409a:	f7ff fef5 	bl	8003e88 <_printf_common>
 800409e:	3001      	adds	r0, #1
 80040a0:	d148      	bne.n	8004134 <_printf_i+0x1cc>
 80040a2:	2001      	movs	r0, #1
 80040a4:	4240      	negs	r0, r0
 80040a6:	b00b      	add	sp, #44	@ 0x2c
 80040a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040aa:	2220      	movs	r2, #32
 80040ac:	6809      	ldr	r1, [r1, #0]
 80040ae:	430a      	orrs	r2, r1
 80040b0:	6022      	str	r2, [r4, #0]
 80040b2:	2278      	movs	r2, #120	@ 0x78
 80040b4:	4932      	ldr	r1, [pc, #200]	@ (8004180 <_printf_i+0x218>)
 80040b6:	9104      	str	r1, [sp, #16]
 80040b8:	0021      	movs	r1, r4
 80040ba:	3145      	adds	r1, #69	@ 0x45
 80040bc:	700a      	strb	r2, [r1, #0]
 80040be:	6819      	ldr	r1, [r3, #0]
 80040c0:	6822      	ldr	r2, [r4, #0]
 80040c2:	c940      	ldmia	r1!, {r6}
 80040c4:	0610      	lsls	r0, r2, #24
 80040c6:	d402      	bmi.n	80040ce <_printf_i+0x166>
 80040c8:	0650      	lsls	r0, r2, #25
 80040ca:	d500      	bpl.n	80040ce <_printf_i+0x166>
 80040cc:	b2b6      	uxth	r6, r6
 80040ce:	6019      	str	r1, [r3, #0]
 80040d0:	07d3      	lsls	r3, r2, #31
 80040d2:	d502      	bpl.n	80040da <_printf_i+0x172>
 80040d4:	2320      	movs	r3, #32
 80040d6:	4313      	orrs	r3, r2
 80040d8:	6023      	str	r3, [r4, #0]
 80040da:	2e00      	cmp	r6, #0
 80040dc:	d001      	beq.n	80040e2 <_printf_i+0x17a>
 80040de:	2710      	movs	r7, #16
 80040e0:	e7a8      	b.n	8004034 <_printf_i+0xcc>
 80040e2:	2220      	movs	r2, #32
 80040e4:	6823      	ldr	r3, [r4, #0]
 80040e6:	4393      	bics	r3, r2
 80040e8:	6023      	str	r3, [r4, #0]
 80040ea:	e7f8      	b.n	80040de <_printf_i+0x176>
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	680d      	ldr	r5, [r1, #0]
 80040f0:	1d10      	adds	r0, r2, #4
 80040f2:	6949      	ldr	r1, [r1, #20]
 80040f4:	6018      	str	r0, [r3, #0]
 80040f6:	6813      	ldr	r3, [r2, #0]
 80040f8:	062e      	lsls	r6, r5, #24
 80040fa:	d501      	bpl.n	8004100 <_printf_i+0x198>
 80040fc:	6019      	str	r1, [r3, #0]
 80040fe:	e002      	b.n	8004106 <_printf_i+0x19e>
 8004100:	066d      	lsls	r5, r5, #25
 8004102:	d5fb      	bpl.n	80040fc <_printf_i+0x194>
 8004104:	8019      	strh	r1, [r3, #0]
 8004106:	2300      	movs	r3, #0
 8004108:	9d03      	ldr	r5, [sp, #12]
 800410a:	6123      	str	r3, [r4, #16]
 800410c:	e7bf      	b.n	800408e <_printf_i+0x126>
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	1d11      	adds	r1, r2, #4
 8004112:	6019      	str	r1, [r3, #0]
 8004114:	6815      	ldr	r5, [r2, #0]
 8004116:	2100      	movs	r1, #0
 8004118:	0028      	movs	r0, r5
 800411a:	6862      	ldr	r2, [r4, #4]
 800411c:	f000 f858 	bl	80041d0 <memchr>
 8004120:	2800      	cmp	r0, #0
 8004122:	d001      	beq.n	8004128 <_printf_i+0x1c0>
 8004124:	1b40      	subs	r0, r0, r5
 8004126:	6060      	str	r0, [r4, #4]
 8004128:	6863      	ldr	r3, [r4, #4]
 800412a:	6123      	str	r3, [r4, #16]
 800412c:	2300      	movs	r3, #0
 800412e:	9a03      	ldr	r2, [sp, #12]
 8004130:	7013      	strb	r3, [r2, #0]
 8004132:	e7ac      	b.n	800408e <_printf_i+0x126>
 8004134:	002a      	movs	r2, r5
 8004136:	6923      	ldr	r3, [r4, #16]
 8004138:	9906      	ldr	r1, [sp, #24]
 800413a:	9805      	ldr	r0, [sp, #20]
 800413c:	9d07      	ldr	r5, [sp, #28]
 800413e:	47a8      	blx	r5
 8004140:	3001      	adds	r0, #1
 8004142:	d0ae      	beq.n	80040a2 <_printf_i+0x13a>
 8004144:	6823      	ldr	r3, [r4, #0]
 8004146:	079b      	lsls	r3, r3, #30
 8004148:	d415      	bmi.n	8004176 <_printf_i+0x20e>
 800414a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800414c:	68e0      	ldr	r0, [r4, #12]
 800414e:	4298      	cmp	r0, r3
 8004150:	daa9      	bge.n	80040a6 <_printf_i+0x13e>
 8004152:	0018      	movs	r0, r3
 8004154:	e7a7      	b.n	80040a6 <_printf_i+0x13e>
 8004156:	0022      	movs	r2, r4
 8004158:	2301      	movs	r3, #1
 800415a:	9906      	ldr	r1, [sp, #24]
 800415c:	9805      	ldr	r0, [sp, #20]
 800415e:	9e07      	ldr	r6, [sp, #28]
 8004160:	3219      	adds	r2, #25
 8004162:	47b0      	blx	r6
 8004164:	3001      	adds	r0, #1
 8004166:	d09c      	beq.n	80040a2 <_printf_i+0x13a>
 8004168:	3501      	adds	r5, #1
 800416a:	68e3      	ldr	r3, [r4, #12]
 800416c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800416e:	1a9b      	subs	r3, r3, r2
 8004170:	42ab      	cmp	r3, r5
 8004172:	dcf0      	bgt.n	8004156 <_printf_i+0x1ee>
 8004174:	e7e9      	b.n	800414a <_printf_i+0x1e2>
 8004176:	2500      	movs	r5, #0
 8004178:	e7f7      	b.n	800416a <_printf_i+0x202>
 800417a:	46c0      	nop			@ (mov r8, r8)
 800417c:	080042e1 	.word	0x080042e1
 8004180:	080042f2 	.word	0x080042f2

08004184 <memmove>:
 8004184:	b510      	push	{r4, lr}
 8004186:	4288      	cmp	r0, r1
 8004188:	d806      	bhi.n	8004198 <memmove+0x14>
 800418a:	2300      	movs	r3, #0
 800418c:	429a      	cmp	r2, r3
 800418e:	d008      	beq.n	80041a2 <memmove+0x1e>
 8004190:	5ccc      	ldrb	r4, [r1, r3]
 8004192:	54c4      	strb	r4, [r0, r3]
 8004194:	3301      	adds	r3, #1
 8004196:	e7f9      	b.n	800418c <memmove+0x8>
 8004198:	188b      	adds	r3, r1, r2
 800419a:	4298      	cmp	r0, r3
 800419c:	d2f5      	bcs.n	800418a <memmove+0x6>
 800419e:	3a01      	subs	r2, #1
 80041a0:	d200      	bcs.n	80041a4 <memmove+0x20>
 80041a2:	bd10      	pop	{r4, pc}
 80041a4:	5c8b      	ldrb	r3, [r1, r2]
 80041a6:	5483      	strb	r3, [r0, r2]
 80041a8:	e7f9      	b.n	800419e <memmove+0x1a>
	...

080041ac <_sbrk_r>:
 80041ac:	2300      	movs	r3, #0
 80041ae:	b570      	push	{r4, r5, r6, lr}
 80041b0:	4d06      	ldr	r5, [pc, #24]	@ (80041cc <_sbrk_r+0x20>)
 80041b2:	0004      	movs	r4, r0
 80041b4:	0008      	movs	r0, r1
 80041b6:	602b      	str	r3, [r5, #0]
 80041b8:	f7fc fbf0 	bl	800099c <_sbrk>
 80041bc:	1c43      	adds	r3, r0, #1
 80041be:	d103      	bne.n	80041c8 <_sbrk_r+0x1c>
 80041c0:	682b      	ldr	r3, [r5, #0]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d000      	beq.n	80041c8 <_sbrk_r+0x1c>
 80041c6:	6023      	str	r3, [r4, #0]
 80041c8:	bd70      	pop	{r4, r5, r6, pc}
 80041ca:	46c0      	nop			@ (mov r8, r8)
 80041cc:	2000039c 	.word	0x2000039c

080041d0 <memchr>:
 80041d0:	b2c9      	uxtb	r1, r1
 80041d2:	1882      	adds	r2, r0, r2
 80041d4:	4290      	cmp	r0, r2
 80041d6:	d101      	bne.n	80041dc <memchr+0xc>
 80041d8:	2000      	movs	r0, #0
 80041da:	4770      	bx	lr
 80041dc:	7803      	ldrb	r3, [r0, #0]
 80041de:	428b      	cmp	r3, r1
 80041e0:	d0fb      	beq.n	80041da <memchr+0xa>
 80041e2:	3001      	adds	r0, #1
 80041e4:	e7f6      	b.n	80041d4 <memchr+0x4>

080041e6 <memcpy>:
 80041e6:	2300      	movs	r3, #0
 80041e8:	b510      	push	{r4, lr}
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d100      	bne.n	80041f0 <memcpy+0xa>
 80041ee:	bd10      	pop	{r4, pc}
 80041f0:	5ccc      	ldrb	r4, [r1, r3]
 80041f2:	54c4      	strb	r4, [r0, r3]
 80041f4:	3301      	adds	r3, #1
 80041f6:	e7f8      	b.n	80041ea <memcpy+0x4>

080041f8 <_realloc_r>:
 80041f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041fa:	0006      	movs	r6, r0
 80041fc:	000c      	movs	r4, r1
 80041fe:	0015      	movs	r5, r2
 8004200:	2900      	cmp	r1, #0
 8004202:	d105      	bne.n	8004210 <_realloc_r+0x18>
 8004204:	0011      	movs	r1, r2
 8004206:	f7ff fc51 	bl	8003aac <_malloc_r>
 800420a:	0004      	movs	r4, r0
 800420c:	0020      	movs	r0, r4
 800420e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004210:	2a00      	cmp	r2, #0
 8004212:	d103      	bne.n	800421c <_realloc_r+0x24>
 8004214:	f7ff fbde 	bl	80039d4 <_free_r>
 8004218:	2400      	movs	r4, #0
 800421a:	e7f7      	b.n	800420c <_realloc_r+0x14>
 800421c:	f000 f81b 	bl	8004256 <_malloc_usable_size_r>
 8004220:	0007      	movs	r7, r0
 8004222:	4285      	cmp	r5, r0
 8004224:	d802      	bhi.n	800422c <_realloc_r+0x34>
 8004226:	0843      	lsrs	r3, r0, #1
 8004228:	42ab      	cmp	r3, r5
 800422a:	d3ef      	bcc.n	800420c <_realloc_r+0x14>
 800422c:	0029      	movs	r1, r5
 800422e:	0030      	movs	r0, r6
 8004230:	f7ff fc3c 	bl	8003aac <_malloc_r>
 8004234:	9001      	str	r0, [sp, #4]
 8004236:	2800      	cmp	r0, #0
 8004238:	d0ee      	beq.n	8004218 <_realloc_r+0x20>
 800423a:	002a      	movs	r2, r5
 800423c:	42bd      	cmp	r5, r7
 800423e:	d900      	bls.n	8004242 <_realloc_r+0x4a>
 8004240:	003a      	movs	r2, r7
 8004242:	0021      	movs	r1, r4
 8004244:	9801      	ldr	r0, [sp, #4]
 8004246:	f7ff ffce 	bl	80041e6 <memcpy>
 800424a:	0021      	movs	r1, r4
 800424c:	0030      	movs	r0, r6
 800424e:	f7ff fbc1 	bl	80039d4 <_free_r>
 8004252:	9c01      	ldr	r4, [sp, #4]
 8004254:	e7da      	b.n	800420c <_realloc_r+0x14>

08004256 <_malloc_usable_size_r>:
 8004256:	1f0b      	subs	r3, r1, #4
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	1f18      	subs	r0, r3, #4
 800425c:	2b00      	cmp	r3, #0
 800425e:	da01      	bge.n	8004264 <_malloc_usable_size_r+0xe>
 8004260:	580b      	ldr	r3, [r1, r0]
 8004262:	18c0      	adds	r0, r0, r3
 8004264:	4770      	bx	lr
	...

08004268 <_init>:
 8004268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800426a:	46c0      	nop			@ (mov r8, r8)
 800426c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800426e:	bc08      	pop	{r3}
 8004270:	469e      	mov	lr, r3
 8004272:	4770      	bx	lr

08004274 <_fini>:
 8004274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004276:	46c0      	nop			@ (mov r8, r8)
 8004278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800427a:	bc08      	pop	{r3}
 800427c:	469e      	mov	lr, r3
 800427e:	4770      	bx	lr
