0.7
2020.2
Oct 13 2023
20:47:58
D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v,1719161365,verilog,,,,Channel;Channel_Eliminator_0_0;Channel_Eliminator_0_0_Eliminator;Channel_Encoder_0_0;Channel_Encoder_0_0_Encoder;Channel_Main_Counter_0_0;Channel_Main_Counter_0_0_Main_Counter;Channel_Pipe_0_0;Channel_Pipe_0_0_Pipe;Channel_Pipe_0_0_bram_fifo_rstlogic;Channel_Pipe_0_0_dc_ss_fwft;Channel_Pipe_0_0_dmem;Channel_Pipe_0_0_fifo_generator_0;Channel_Pipe_0_0_fifo_generator_ramfifo;Channel_Pipe_0_0_fifo_generator_top;Channel_Pipe_0_0_fifo_generator_v13_2_9;Channel_Pipe_0_0_fifo_generator_v13_2_9_synth;Channel_Pipe_0_0_memory;Channel_Pipe_0_0_rd_bin_cntr;Channel_Pipe_0_0_rd_fwft;Channel_Pipe_0_0_rd_logic;Channel_Pipe_0_0_rd_status_flags_ss;Channel_Pipe_0_0_reset_blk_ramfifo;Channel_Pipe_0_0_updn_cntr;Channel_Pipe_0_0_wr_bin_cntr;Channel_Pipe_0_0_wr_logic;Channel_Pipe_0_0_wr_status_flags_ss;Channel_wrapper;IBUF_HD10;IBUF_HD11;IBUF_HD12;IBUF_HD13;IBUF_HD14;IBUF_HD15;IBUF_HD16;IBUF_HD17;IBUF_HD18;IBUF_HD19;IBUF_HD2;IBUF_HD20;IBUF_HD21;IBUF_HD22;IBUF_HD23;IBUF_HD24;IBUF_HD25;IBUF_HD3;IBUF_HD4;IBUF_HD5;IBUF_HD6;IBUF_HD7;IBUF_HD8;IBUF_HD9;IBUF_UNIQ_BASE_;RAM32M16_HD1;RAM32M16_UNIQ_BASE_;RAM32M_UNIQ_BASE_;glbl,,,,,,,,
D:/work_directory/TDC/Channel/Channel/Channel.srcs/sim_1/new/tb_channel.vhd,1719161350,vhdl,,,,tb_channel,,,,,,,,
