// Seed: 778714846
module module_0 (
    output uwire id_0,
    output uwire id_1,
    output supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    output tri id_5,
    input wire id_6,
    output wand id_7,
    input wire id_8,
    input wand id_9,
    input tri id_10,
    input wand id_11,
    input tri1 id_12,
    output wire id_13,
    output uwire id_14,
    input supply0 id_15,
    input tri0 id_16,
    input supply0 id_17,
    input uwire id_18,
    output wand id_19
);
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output wand id_3,
    input logic id_4,
    output wire id_5,
    input tri0 id_6,
    output tri1 id_7,
    input wor id_8,
    input wand id_9,
    output logic id_10,
    input tri1 id_11,
    output wand id_12,
    output uwire id_13
);
  assign id_3 = id_8;
  module_0(
      id_3,
      id_12,
      id_12,
      id_9,
      id_9,
      id_2,
      id_6,
      id_13,
      id_11,
      id_6,
      id_0,
      id_9,
      id_9,
      id_13,
      id_2,
      id_6,
      id_6,
      id_1,
      id_11,
      id_3
  );
  assign id_7 = 1'b0 == 1;
  tri1  id_15;
  logic id_16;
  always @(*) begin
    id_10 <= id_4;
    if (id_15)
      assert (id_6);
      else #1;
    id_10 = id_16;
  end
endmodule
