INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/7 Simplified Full Architecture/Exp_7/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/7 Simplified Full Architecture/Final_Exp_7/Final_Exp_7.srcs/sources_1/new/CONTROL_UNIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/7 Simplified Full Architecture/Final_Exp_7/Final_Exp_7.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/7 Simplified Full Architecture/Final_Exp_7/Final_Exp_7.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/7 Simplified Full Architecture/Final_Exp_7/Final_Exp_7.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/7 Simplified Full Architecture/Final_Exp_7/Final_Exp_7.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/7 Simplified Full Architecture/Final_Exp_7/Final_Exp_7.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/7 Simplified Full Architecture/Final_Exp_7/Final_Exp_7.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/7 Simplified Full Architecture/Final_Exp_7/Final_Exp_7.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/7 Simplified Full Architecture/Final_Exp_7/Final_Exp_7.srcs/sources_1/new/clk_div2_buf.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/7 Simplified Full Architecture/Exp_7/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/7 Simplified Full Architecture/Final_Exp_7/Final_Exp_7.srcs/sim_1/new/RM_TEST_BENCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
