module PWM_Generate_module
(
	CLK, RSTn, Duty_In, Count_In, PWM_Out, Cnt2_Out 
);
	 input CLK;
	 input RSTn;
	 input [7:0]Duty_In; 
	 input [23:0]Count_In; 	//period = Count_In/50_000_000 
	 output reg PWM_Out;
	 output [23:0]Cnt2_Out;
	 
	 reg [23:0]Cnt1;

	 
	 assign Cnt2_Out = (Duty_In * Count_In) / 'd100;
	 
	always @ ( posedge CLK or negedge RSTn )
		begin
			if( RSTn == 0 )
				Cnt1 <= 0;
			else if( Cnt1 == Count_In - 1'b1 )
				Cnt1 <= 0;
			else
				Cnt1 <= Cnt1 + 1'b1;
		end
		
	always @( * )
		begin
			if( Cnt1 <= Cnt2_Out )
				PWM_Out <= 1'b1;
			else
				PWM_Out <= 0;
		end
		
endmodule