# Verilog Adder and Multiplier
_DISCLAIMER: This repository has been created for practice purpose_
Verilog adder and multiplier code for FPGA.

## File module description: :bookmark_tabs:
1. `bit_serial_adder.v` : *8 bit adder.*
2. `testbench.v` : *Testbench for 8 bit adder.*
3. `ass33.v` : *6 bit multiplier.*
4. `ass33_tb.v` : *Testbench for 6 bit multiplier.*
