// Seed: 2498489728
module module_0;
  reg id_1 = id_1;
  always begin : LABEL_0
    id_1 = id_1;
    id_1 <= 1;
  end
  wire id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_15;
  always $display;
  assign id_8[1] = id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_16(
      .id_0(id_10),
      .id_1(id_11),
      .id_2(id_1),
      .id_3(1),
      .id_4(id_10[1]),
      .id_5(1),
      .id_6(id_12),
      .id_7(1),
      .id_8(1'b0),
      .id_9(id_4),
      .id_10(id_13[{""{1}}]),
      .id_11(1),
      .id_12(1),
      .id_13(id_3),
      .id_14(id_12),
      .id_15(id_8),
      .id_16(id_13),
      .id_17(1)
  );
  wire id_17;
endmodule
