{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "sel", "type": "input port"}, {"id": 2, "content": "in0", "type": "input port"}, {"id": 3, "content": "in1", "type": "input port"}, {"id": 4, "content": "in2", "type": "input port"}, {"id": 5, "content": "in3", "type": "input port"}, {"id": 6, "content": "out", "type": "output port"}, {"id": 7, "content": "hold0", "type": "submodule"}, {"id": 8, "content": "hold1", "type": "submodule"}, {"id": 9, "content": "hold2", "type": "submodule"}, {"id": 10, "content": "hold3", "type": "submodule"}], "connectivity": [[2, 1, 0, 0, 1, 3, 4, 1, 0, 1, 0, 5, 10, 1, 8, 9, 7], [7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 6, 6, 6, 6, 6]]}