# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK -Wno-BLKLOOPINIT -Wno-MULTIDRIVEN -DSIM_VERILATOR --timing --trace-fst -DPNR_SIM=1 --top-module co_sim_syn2 -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/./sim/co_sim_tb -y ../../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/./sim/co_sim_tb/co_sim_syn2.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/synthesis/post_pnr_wrapper_syn2_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/impl_1_1_1/routing/fabric_syn2_post_route.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_FAB.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_FAB.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v"
S  12206736 38512708  1726809296   297387886  1710417630           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator_bin"
S      4942 38511577  1726809295   470329989  1710417630           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_std.sv"
S     50428 38545475  1726809499   141630598  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v"
S     29931 38545744  1726809498   856113491  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v"
S       617 38545708  1726809498   634366800  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v"
S       599 38545735  1726809498   805319589  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v"
S       389 38545698  1726809498   572389350  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v"
S      2514 38545714  1726809498   668626193  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v"
S      2569 38545728  1726809498   756112201  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v"
S     14040 38545732  1726809498   786098424  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v"
S      9613 38545715  1726809498   674671098  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v"
S       427 38545724  1726809498   733485854  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v"
S     16243 38545713  1726809498   663114318  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v"
S     23132 38545700  1726809498   584546765  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v"
S      2100 38545718  1726809498   693275144  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v"
S      2626 38545722  1726809498   716843231  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v"
S       891 38545710  1726809498   645847593  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v"
S      1583 38545717  1726809498   687233592  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v"
S       285 38545709  1726809498   640109990  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_FAB.v"
S     18371 38545704  1726809498   609683767  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v"
S       370 38545737  1726809498   817036724  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v"
S       429 38545729  1726809498   762052344  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v"
S       484 38545719  1726809498   698738131  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v"
S       547 38545703  1726809498   603519015  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v"
S       594 38545699  1726809498   578316362  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v"
S       663 38545705  1726809498   615685370  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v"
S      2147 38545726  1726809498   744435574  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v"
S      2653 38545736  1726809498   810908848  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v"
S      2286 38545725  1726809498   739065336  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v"
S      1783 38545734  1726809498   799029960  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v"
S       871 38545720  1726809498   704488584  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v"
S      1552 38545727  1726809498   750179881  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v"
S       284 38545721  1726809498   710869285  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_FAB.v"
S      5693 38545707  1726809498   628607407  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v"
S      2263 38545731  1726809498   779524961  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v"
S      8527 38545712  1726809498   656963814  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v"
S       575 38545706  1726809498   621912141  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v"
S       658 38545716  1726809498   681164383  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v"
S      1376 38545070  1726809498   727725065  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v"
S      1376 38545723  1726809498   722462383  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v"
S       362 38545730  1726809498   768046962  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v"
S       381 38545697  1726809498   567301271  1726808257           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v"
S       475 38545733  1726809498   792758770  1726808258           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v"
S      2830 38545711  1726809498   651566478  1726808258           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v"
S     38252 38545701  1726809498   591157104  1726808258           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v"
S     20153 38545702  1726809498   597183012  1726808258           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v"
S     51902 38545487  1726809499   303484182  1726808254           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v"
S      5903 38545497  1726809499   484845001  1726808254           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v"
S     55728 38545568  1726809499   525279482  1726805821           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v"
S     65228 38545098  1726809499   508694129  1726808480           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v"
S     64854 11902804  1726876503   681751466  1726876503   681751466 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v"
S      2731 24632281  1726880204   930614811  1726880204   930614811 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/./sim/co_sim_tb/co_sim_syn2.v"
S  21925801 24632814  1726881671   868534280  1726881671   781200879 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/impl_1_1_1/routing/fabric_syn2_post_route.v"
S    340107 24632796  1726880205   140608709  1726880205   140608709 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/synthesis/post_pnr_wrapper_syn2_post_synth.v"
T      6329 24632821  1726881761   851800255  1726881761   851800255 "obj_dir/Vco_sim_syn2.cpp"
T      4075 24632819  1726881761   830697305  1726881761   830697305 "obj_dir/Vco_sim_syn2.h"
T      2039 24632319  1726881768   202764009  1726881768   202764009 "obj_dir/Vco_sim_syn2.mk"
T       314 24632818  1726881761   800034764  1726881761   800034764 "obj_dir/Vco_sim_syn2__ConstPool_0.cpp"
T      6506 24633171  1726881761   793775592  1726881761   793775592 "obj_dir/Vco_sim_syn2__Syms.cpp"
T      3302 24633172  1726881761   796825978  1726881761   796825978 "obj_dir/Vco_sim_syn2__Syms.h"
T       314 24634149  1726881767   340074911  1726881767   340074911 "obj_dir/Vco_sim_syn2__TraceDecls__0__Slow.cpp"
T    818552 24632541  1726881767   383800838  1726881767   383800838 "obj_dir/Vco_sim_syn2__Trace__0.cpp"
T   3501534 24634148  1726881764   443323292  1726881764   443323292 "obj_dir/Vco_sim_syn2__Trace__0__Slow.cpp"
T    918809 24632542  1726881767   421685801  1726881767   421685801 "obj_dir/Vco_sim_syn2__Trace__1.cpp"
T   1607872 24634383  1726881768     3492135  1726881768     3492135 "obj_dir/Vco_sim_syn2__Trace__10.cpp"
T   2828092 24634380  1726881765   579412083  1726881765   579412083 "obj_dir/Vco_sim_syn2__Trace__10__Slow.cpp"
T   1604058 24634384  1726881768    61326551  1726881768    61326551 "obj_dir/Vco_sim_syn2__Trace__11.cpp"
T   2990741 24633187  1726881765   684691053  1726881765   684691053 "obj_dir/Vco_sim_syn2__Trace__11__Slow.cpp"
T   1489995 24632315  1726881768   115854403  1726881768   115854403 "obj_dir/Vco_sim_syn2__Trace__12.cpp"
T   3243285 24634152  1726881765   785717529  1726881765   785717529 "obj_dir/Vco_sim_syn2__Trace__12__Slow.cpp"
T   1063403 24632546  1726881768   158668762  1726881768   158668762 "obj_dir/Vco_sim_syn2__Trace__13.cpp"
T   3234545 24633928  1726881765   896066973  1726881765   896066973 "obj_dir/Vco_sim_syn2__Trace__13__Slow.cpp"
T    792820 24632316  1726881768   189289957  1726881768   189289957 "obj_dir/Vco_sim_syn2__Trace__14.cpp"
T   3257467 24633929  1726881766     3321891  1726881766     3321891 "obj_dir/Vco_sim_syn2__Trace__14__Slow.cpp"
T   3293654 24633930  1726881766   108118957  1726881766   108118957 "obj_dir/Vco_sim_syn2__Trace__15__Slow.cpp"
T   3293719 24632703  1726881766   209974867  1726881766   209974867 "obj_dir/Vco_sim_syn2__Trace__16__Slow.cpp"
T   3289670 24634496  1726881766   314096428  1726881766   314096428 "obj_dir/Vco_sim_syn2__Trace__17__Slow.cpp"
T   3213413 24634381  1726881766   411900988  1726881766   411900988 "obj_dir/Vco_sim_syn2__Trace__18__Slow.cpp"
T   2267535 24634153  1726881766   501036574  1726881766   501036574 "obj_dir/Vco_sim_syn2__Trace__19__Slow.cpp"
T   3584551 24634376  1726881764   568129594  1726881764   568129594 "obj_dir/Vco_sim_syn2__Trace__1__Slow.cpp"
T   1027462 24634499  1726881767   462201545  1726881767   462201545 "obj_dir/Vco_sim_syn2__Trace__2.cpp"
T    796462 24634497  1726881766   541000292  1726881766   541000292 "obj_dir/Vco_sim_syn2__Trace__20__Slow.cpp"
T    898385 24634249  1726881766   583315146  1726881766   583315146 "obj_dir/Vco_sim_syn2__Trace__21__Slow.cpp"
T    998551 24632307  1726881766   628172780  1726881766   628172780 "obj_dir/Vco_sim_syn2__Trace__22__Slow.cpp"
T   2661717 24632926  1726881766   729352348  1726881766   729352348 "obj_dir/Vco_sim_syn2__Trace__23__Slow.cpp"
T   1465139 24633534  1726881766   782685356  1726881766   782685356 "obj_dir/Vco_sim_syn2__Trace__24__Slow.cpp"
T   1571304 24633673  1726881766   842956115  1726881766   842956115 "obj_dir/Vco_sim_syn2__Trace__25__Slow.cpp"
T   1655846 24633535  1726881766   904061615  1726881766   904061615 "obj_dir/Vco_sim_syn2__Trace__26__Slow.cpp"
T   1566967 24633776  1726881766   955782129  1726881766   955782129 "obj_dir/Vco_sim_syn2__Trace__27__Slow.cpp"
T   1630273 24633436  1726881767    32349085  1726881767    32349085 "obj_dir/Vco_sim_syn2__Trace__28__Slow.cpp"
T   1626418 24633536  1726881767    93457100  1726881767    93457100 "obj_dir/Vco_sim_syn2__Trace__29__Slow.cpp"
T   3633580 24634377  1726881764   692063998  1726881764   692063998 "obj_dir/Vco_sim_syn2__Trace__2__Slow.cpp"
T   2694147 24632543  1726881767   559599070  1726881767   559599070 "obj_dir/Vco_sim_syn2__Trace__3.cpp"
T   1586766 24633674  1726881767   151338729  1726881767   151338729 "obj_dir/Vco_sim_syn2__Trace__30__Slow.cpp"
T   1583206 24632540  1726881767   208342872  1726881767   208342872 "obj_dir/Vco_sim_syn2__Trace__31__Slow.cpp"
T   1470579 24633777  1726881767   261297341  1726881767   261297341 "obj_dir/Vco_sim_syn2__Trace__32__Slow.cpp"
T   1042601 24634498  1726881767   306489934  1726881767   306489934 "obj_dir/Vco_sim_syn2__Trace__33__Slow.cpp"
T    783402 24632308  1726881767   335577974  1726881767   335577974 "obj_dir/Vco_sim_syn2__Trace__34__Slow.cpp"
T   3204275 24634378  1726881764   806046025  1726881764   806046025 "obj_dir/Vco_sim_syn2__Trace__3__Slow.cpp"
T   1484935 24632544  1726881767   617385994  1726881767   617385994 "obj_dir/Vco_sim_syn2__Trace__4.cpp"
T   2910772 24634150  1726881764   910625186  1726881764   910625186 "obj_dir/Vco_sim_syn2__Trace__4__Slow.cpp"
T   1592416 24634382  1726881767   697696440  1726881767   697696440 "obj_dir/Vco_sim_syn2__Trace__5.cpp"
T   2840436 24632702  1726881765    15222226  1726881765    15222226 "obj_dir/Vco_sim_syn2__Trace__5__Slow.cpp"
T   1677494 24633778  1726881767   759961306  1726881767   759961306 "obj_dir/Vco_sim_syn2__Trace__6.cpp"
T   2833991 24634151  1726881765   134249025  1726881765   134249025 "obj_dir/Vco_sim_syn2__Trace__6__Slow.cpp"
T   1586934 24632309  1726881767   821437524  1726881767   821437524 "obj_dir/Vco_sim_syn2__Trace__7.cpp"
T   2833390 24633185  1726881765   242711638  1726881765   242711638 "obj_dir/Vco_sim_syn2__Trace__7__Slow.cpp"
T   1651968 24632314  1726881767   884402757  1726881767   884402757 "obj_dir/Vco_sim_syn2__Trace__8.cpp"
T   2832563 24634379  1726881765   351211407  1726881765   351211407 "obj_dir/Vco_sim_syn2__Trace__8__Slow.cpp"
T   1648079 24632545  1726881767   944191611  1726881767   944191611 "obj_dir/Vco_sim_syn2__Trace__9.cpp"
T   2833066 24633186  1726881765   464786958  1726881765   464786958 "obj_dir/Vco_sim_syn2__Trace__9__Slow.cpp"
T   5689424 24633425  1726881762    33241102  1726881762    33241102 "obj_dir/Vco_sim_syn2___024root.h"
T   1916088 24633180  1726881763   419007309  1726881763   419007309 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__0.cpp"
T   1437064 24632827  1726881762   261199009  1726881762   261199009 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__0__Slow.cpp"
T   1120318 24633181  1726881763   459005390  1726881763   459005390 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__1.cpp"
T   1140474 24633920  1726881763   787175983  1726881763   787175983 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__10.cpp"
T   1135573 24633528  1726881762   688597248  1726881762   688597248 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__10__Slow.cpp"
T   1126561 24634370  1726881763   825122687  1726881763   825122687 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__11.cpp"
T   1133846 24633427  1726881762   728679976  1726881762   728679976 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__11__Slow.cpp"
T   1123560 24633921  1726881763   861094559  1726881763   861094559 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__12.cpp"
T   1132837 24633177  1726881762   768569942  1726881762   768569942 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__12__Slow.cpp"
T   1121325 24634371  1726881763   896518596  1726881763   896518596 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__13.cpp"
T   1109282 24632831  1726881762   806997153  1726881762   806997153 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__13__Slow.cpp"
T   1144854 24633434  1726881763   933403712  1726881763   933403712 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__14.cpp"
T   1140115 24633428  1726881762   844757520  1726881762   844757520 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__14__Slow.cpp"
T   1136119 24634372  1726881763   966257592  1726881763   966257592 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__15.cpp"
T   1144341 24633529  1726881762   884591612  1726881762   884591612 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__15__Slow.cpp"
T   1116264 24633435  1726881764      940195  1726881764      940195 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__16.cpp"
T   1128428 24633429  1726881762   921900246  1726881762   921900246 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__16__Slow.cpp"
T   1110559 24634373  1726881764    35897414  1726881764    35897414 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__17.cpp"
T   1113166 24633530  1726881762   962548967  1726881762   962548967 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__17__Slow.cpp"
T   1113895 24633922  1726881764    69972677  1726881764    69972677 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__18.cpp"
T   1113958 24633430  1726881762   997168713  1726881762   997168713 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__18__Slow.cpp"
T   1458165 24633183  1726881764   114033562  1726881764   114033562 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__19.cpp"
T   1108241 24633531  1726881763    33916940  1726881763    33916940 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__19__Slow.cpp"
T   1178017 24633527  1726881762   302190511  1726881762   302190511 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__1__Slow.cpp"
T   1118729 24633918  1726881763   504354147  1726881763   504354147 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__2.cpp"
T      5354 24633923  1726881764   120962651  1726881764   120962651 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__20.cpp"
T   3488227 24633532  1726881763   139520812  1726881763   139520812 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__20__Slow.cpp"
T   2825669 24633533  1726881763   217335690  1726881763   217335690 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__21__Slow.cpp"
T       835 24633178  1726881763   224442456  1726881763   224442456 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__22__Slow.cpp"
T   1168758 24632828  1726881762   341798877  1726881762   341798877 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__2__Slow.cpp"
T   1120056 24633431  1726881763   539886020  1726881763   539886020 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__3.cpp"
T   1143301 24632829  1726881762   383244347  1726881762   383244347 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__3__Slow.cpp"
T   1132358 24634368  1726881763   578341446  1726881763   578341446 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__4.cpp"
T   1145507 24633173  1726881762   421544727  1726881762   421544727 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__4__Slow.cpp"
T   1134838 24633182  1726881763   617634130  1726881763   617634130 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__5.cpp"
T   1136142 24633426  1726881762   476088223  1726881762   476088223 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__5__Slow.cpp"
T   1115505 24634369  1726881763   650802575  1726881763   650802575 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__6.cpp"
T   1145536 24633174  1726881762   530806044  1726881762   530806044 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__6__Slow.cpp"
T   1129647 24633432  1726881763   682730080  1726881763   682730080 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__7.cpp"
T   1128380 24632830  1726881762   572720009  1726881762   572720009 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__7__Slow.cpp"
T   1124434 24633919  1726881763   720604986  1726881763   720604986 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__8.cpp"
T   1121304 24633175  1726881762   610952782  1726881762   610952782 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__8__Slow.cpp"
T   1121165 24633433  1726881763   752327717  1726881763   752327717 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__9.cpp"
T   1121201 24633176  1726881762   650309161  1726881762   650309161 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__9__Slow.cpp"
T     50831 24633179  1726881763   353777544  1726881763   353777544 "obj_dir/Vco_sim_syn2___024root__DepSet_h78b0fe5b__0.cpp"
T     10983 24632826  1726881762   213630697  1726881762   213630697 "obj_dir/Vco_sim_syn2___024root__DepSet_h78b0fe5b__0__Slow.cpp"
T       766 24632825  1726881762    82448448  1726881762    82448448 "obj_dir/Vco_sim_syn2___024root__Slow.cpp"
T      1022 24632317  1726881768   194414628  1726881768   194414628 "obj_dir/Vco_sim_syn2__main.cpp"
T       724 24632822  1726881761   856278197  1726881761   856278197 "obj_dir/Vco_sim_syn2__pch.h"
T     14274 24634624  1726881768   209048324  1726881768   209048324 "obj_dir/Vco_sim_syn2__ver.d"
T         0        0  1726881768   371613316  1726881768   371613316 "obj_dir/Vco_sim_syn2__verFiles.dat"
T      5875 24632318  1726881768   198687236  1726881768   198687236 "obj_dir/Vco_sim_syn2_classes.mk"
T      7278 24632824  1726881762    47607445  1726881762    47607445 "obj_dir/Vco_sim_syn2_fpu_add.h"
T    471654 24634147  1726881764   251719427  1726881764   251719427 "obj_dir/Vco_sim_syn2_fpu_add__DepSet_h3c721270__0.cpp"
T    534996 24634375  1726881764   272770137  1726881764   272770137 "obj_dir/Vco_sim_syn2_fpu_add__DepSet_h9d2a8cb9__0.cpp"
T    951715 24633927  1726881764   220169903  1726881764   220169903 "obj_dir/Vco_sim_syn2_fpu_add__DepSet_h9d2a8cb9__0__Slow.cpp"
T      8652 24634146  1726881764   225876491  1726881764   225876491 "obj_dir/Vco_sim_syn2_fpu_add__DepSet_h9d2a8cb9__1__Slow.cpp"
T       706 24633926  1726881764   185857738  1726881764   185857738 "obj_dir/Vco_sim_syn2_fpu_add__Slow.cpp"
T      9162 24632823  1726881762    42780577  1726881762    42780577 "obj_dir/Vco_sim_syn2_fpu_mul.h"
T    164926 24634374  1726881764   180024597  1726881764   180024597 "obj_dir/Vco_sim_syn2_fpu_mul__DepSet_h2e77178d__0.cpp"
T    337447 24633925  1726881764   141532853  1726881764   141532853 "obj_dir/Vco_sim_syn2_fpu_mul__DepSet_h2e77178d__0__Slow.cpp"
T    584629 24633184  1726881764   169675801  1726881764   169675801 "obj_dir/Vco_sim_syn2_fpu_mul__DepSet_h4ea1875c__0.cpp"
T       706 24633924  1726881764   125518535  1726881764   125518535 "obj_dir/Vco_sim_syn2_fpu_mul__Slow.cpp"
