
enum acpm_dvfs_id {
	MIF = ACPM_VCLK_TYPE,
	INT,
	CPUCL0,
	CPUCL1,
	CPUCL2,
	NPU,
	DSU,
	DISP,
	AUD,
	CP_CPU,
	CP,
	G3D,
	INTCAM,
	CAM,
	CSIS,
	ISP,
	VPC,
	MFC0,
	MFC1,
	INTSCI,
};

struct vclk acpm_vclk_list[] = {
	CMUCAL_ACPM_VCLK(MIF, NULL, NULL, NULL, NULL, MARGIN_MIF, 0),
	CMUCAL_ACPM_VCLK(INT, NULL, NULL, NULL, NULL, MARGIN_INT, 0),
	CMUCAL_ACPM_VCLK(CPUCL0, NULL, NULL, NULL, NULL, MARGIN_CPUCL0, 1),
	CMUCAL_ACPM_VCLK(CPUCL1, NULL, NULL, NULL, NULL, MARGIN_CPUCL1, 1),
	CMUCAL_ACPM_VCLK(CPUCL2, NULL, NULL, NULL, NULL, MARGIN_CPUCL2, 1),
	CMUCAL_ACPM_VCLK(NPU, NULL, NULL, NULL, NULL, MARGIN_NPU, 0),
	CMUCAL_ACPM_VCLK(DSU, NULL, NULL, NULL, NULL, MARGIN_DSU, 1),
	CMUCAL_ACPM_VCLK(DISP, NULL, NULL, NULL, NULL, MARGIN_DISP, 0),
	CMUCAL_ACPM_VCLK(AUD, NULL, NULL, NULL, NULL, MARGIN_AUD, 0),
	CMUCAL_ACPM_VCLK(CP_CPU, NULL, NULL, NULL, NULL, MARGIN_CP, 0),
	CMUCAL_ACPM_VCLK(CP, NULL, NULL, NULL, NULL, MARGIN_MODEM, 0),
	CMUCAL_ACPM_VCLK(G3D, NULL, NULL, NULL, NULL, MARGIN_G3D, 1),
	CMUCAL_ACPM_VCLK(INTCAM, NULL, NULL, NULL, NULL, MARGIN_INTCAM, 0),
	CMUCAL_ACPM_VCLK(CAM, NULL, NULL, NULL, NULL, MARGIN_CAM, 0),
	CMUCAL_ACPM_VCLK(CSIS, NULL, NULL, NULL, NULL, MARGIN_CSIS, 0),
	CMUCAL_ACPM_VCLK(ISP, NULL, NULL, NULL, NULL, MARGIN_ISP, 0),
	CMUCAL_ACPM_VCLK(VPC, NULL, NULL, NULL, NULL, MARGIN_VPC, 0),
	CMUCAL_ACPM_VCLK(MFC0, NULL, NULL, NULL, NULL, MARGIN_MFC, 0),
	CMUCAL_ACPM_VCLK(MFC1, NULL, NULL, NULL, NULL, MARGIN_MFC1, 0),
	CMUCAL_ACPM_VCLK(INTSCI, NULL, NULL, NULL, NULL, MARGIN_INTSCI, 0),
};

unsigned int acpm_vclk_size = ARRAY_SIZE(acpm_vclk_list);
