// Seed: 1862928271
module module_0 ();
  wire id_2;
endmodule
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output tri0 id_2,
    output uwire id_3,
    input wor id_4,
    output wor id_5,
    input supply1 id_6,
    output tri1 id_7,
    output wor module_1,
    inout supply0 id_9,
    input supply0 id_10,
    output supply0 id_11
);
  id_13 :
  assert property (@(posedge (id_10) !=? 1) id_4)
  else $display(1);
  nand (id_1, id_10, id_13, id_4, id_6, id_9);
  module_0();
endmodule
