{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529419382036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529419382039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 16:43:01 2018 " "Processing started: Tue Jun 19 16:43:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529419382039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529419382039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off setup_control -c setup_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529419382039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1529419382275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setup_control-structure " "Found design unit 1: setup_control-structure" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529419382812 ""} { "Info" "ISGN_ENTITY_NAME" "1 setup_control " "Found entity 1: setup_control" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529419382812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529419382812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl21/ESL21/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl21/ESL21/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramstix_gpmc_driver-behavior " "Found design unit 1: ramstix_gpmc_driver-behavior" {  } { { "../fpga/ramstix_gpmc_driver.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529419382813 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramstix_gpmc_driver " "Found entity 1: ramstix_gpmc_driver" {  } { { "../fpga/ramstix_gpmc_driver.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529419382813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529419382813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl21/ESL21/gpmc_fpga_template/fpga/QuadratureDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl21/ESL21/gpmc_fpga_template/fpga/QuadratureDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-behavior " "Found design unit 1: QuadratureDecoder-behavior" {  } { { "../fpga/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/QuadratureDecoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529419382815 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "../fpga/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/QuadratureDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529419382815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529419382815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl21/ESL21/gpmc_fpga_template/fpga/Motor_Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl21/ESL21/gpmc_fpga_template/fpga/Motor_Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor_Controller-behavior " "Found design unit 1: Motor_Controller-behavior" {  } { { "../fpga/Motor_Controller.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/Motor_Controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529419382816 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor_Controller " "Found entity 1: Motor_Controller" {  } { { "../fpga/Motor_Controller.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/Motor_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529419382816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529419382816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl21/ESL21/quad2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl21/ESL21/quad2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quadrature_decoder-logic " "Found design unit 1: quadrature_decoder-logic" {  } { { "../../quad2.vhd" "" { Text "/home/esl21/ESL21/quad2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529419382817 ""} { "Info" "ISGN_ENTITY_NAME" "1 quadrature_decoder " "Found entity 1: quadrature_decoder" {  } { { "../../quad2.vhd" "" { Text "/home/esl21/ESL21/quad2.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529419382817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529419382817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "setup_control " "Elaborating entity \"setup_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529419382896 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F_OUT setup_control.vhd(34) " "VHDL Signal Declaration warning at setup_control.vhd(34): used implicit default value for signal \"F_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1529419382900 "|setup_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enable setup_control.vhd(144) " "VHDL Signal Declaration warning at setup_control.vhd(144): used explicit default value for signal \"enable\" because signal was never assigned a value" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 144 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1529419382901 "|setup_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramstix_gpmc_driver ramstix_gpmc_driver:gpmc_driver " "Elaborating entity \"ramstix_gpmc_driver\" for hierarchy \"ramstix_gpmc_driver:gpmc_driver\"" {  } { { "../fpga/setup_control.vhd" "gpmc_driver" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529419382920 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gpmc_addr_in ramstix_gpmc_driver.vhd(84) " "VHDL Process Statement warning at ramstix_gpmc_driver.vhd(84): signal \"gpmc_addr_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../fpga/ramstix_gpmc_driver.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529419382930 "|setup_control|ramstix_gpmc_driver:gpmc_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor_Controller Motor_Controller:MC1 " "Elaborating entity \"Motor_Controller\" for hierarchy \"Motor_Controller:MC1\"" {  } { { "../fpga/setup_control.vhd" "MC1" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529419382931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureDecoder QuadratureDecoder:QD1 " "Elaborating entity \"QuadratureDecoder\" for hierarchy \"QuadratureDecoder:QD1\"" {  } { { "../fpga/setup_control.vhd" "QD1" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529419382934 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../fpga/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/QuadratureDecoder.vhd" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1529419384034 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1529419384034 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[0\] GND " "Pin \"F_OUT\[0\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[1\] GND " "Pin \"F_OUT\[1\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[2\] GND " "Pin \"F_OUT\[2\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[3\] GND " "Pin \"F_OUT\[3\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[4\] GND " "Pin \"F_OUT\[4\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[5\] GND " "Pin \"F_OUT\[5\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[6\] GND " "Pin \"F_OUT\[6\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[7\] GND " "Pin \"F_OUT\[7\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[8\] GND " "Pin \"F_OUT\[8\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[9\] GND " "Pin \"F_OUT\[9\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[10\] GND " "Pin \"F_OUT\[10\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[11\] GND " "Pin \"F_OUT\[11\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[12\] GND " "Pin \"F_OUT\[12\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[13\] GND " "Pin \"F_OUT\[13\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[14\] GND " "Pin \"F_OUT\[14\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_OUT\[15\] GND " "Pin \"F_OUT\[15\]\" is stuck at GND" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529419384190 "|setup_control|F_OUT[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529419384190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1529419384400 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529419385179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385179 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_FPGA_IRQ " "No output dependent on input pin \"GPMC_FPGA_IRQ\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|GPMC_FPGA_IRQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CLK " "No output dependent on input pin \"GPMC_CLK\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|GPMC_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[0\] " "No output dependent on input pin \"F_IN\[0\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[1\] " "No output dependent on input pin \"F_IN\[1\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[2\] " "No output dependent on input pin \"F_IN\[2\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[3\] " "No output dependent on input pin \"F_IN\[3\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[4\] " "No output dependent on input pin \"F_IN\[4\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[5\] " "No output dependent on input pin \"F_IN\[5\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[6\] " "No output dependent on input pin \"F_IN\[6\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[7\] " "No output dependent on input pin \"F_IN\[7\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[8\] " "No output dependent on input pin \"F_IN\[8\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[9\] " "No output dependent on input pin \"F_IN\[9\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[10\] " "No output dependent on input pin \"F_IN\[10\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[11\] " "No output dependent on input pin \"F_IN\[11\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[12\] " "No output dependent on input pin \"F_IN\[12\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[13\] " "No output dependent on input pin \"F_IN\[13\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[14\] " "No output dependent on input pin \"F_IN\[14\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_IN\[15\] " "No output dependent on input pin \"F_IN\[15\]\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|F_IN[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC3I " "No output dependent on input pin \"ENC3I\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|ENC3I"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC4I " "No output dependent on input pin \"ENC4I\"" {  } { { "../fpga/setup_control.vhd" "" { Text "/home/esl21/ESL21/gpmc_fpga_template/fpga/setup_control.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529419385407 "|setup_control|ENC4I"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1529419385407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1246 " "Implemented 1246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529419385409 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529419385409 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1529419385409 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1170 " "Implemented 1170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529419385409 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529419385409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529419385422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 19 16:43:05 2018 " "Processing ended: Tue Jun 19 16:43:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529419385422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529419385422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529419385422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529419385422 ""}
