@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado_HLS/2016.2/lnx64/tools/gcc/bin/g++"
   Compiling apatb_calcHash.cpp
   Compiling get.cpp_pre.cpp.tb.cpp
   Compiling get_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_calcHash_top -prj calcHash.prj --initfile /opt/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s calcHash 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/calcHash_rollingHash_hash_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcHash_rollingHash_hash_1_ram
INFO: [VRFC 10-311] analyzing module calcHash_rollingHash_hash_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/AESL_axi_s_indicesStream_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_indicesStream_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/calcHash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcHash
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/calcHash_rollingHash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcHash_rollingHash
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/calcHash_str_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcHash_str_0_ram
INFO: [VRFC 10-311] analyzing module calcHash_str_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/calcHash_mux_3to1_sel2_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcHash_mux_3to1_sel2_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/calcHash.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_calcHash_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/calcHash.autotb.v:86]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/calcHash.autotb.v:87]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/calcHash.autotb.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/calcHash_rollingHash_hash_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calcHash_rollingHash_hash_0_ram
INFO: [VRFC 10-311] analyzing module calcHash_rollingHash_hash_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/AESL_axi_s_strStream_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_strStream_V
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calcHash_str_0_ram
Compiling module xil_defaultlib.calcHash_str_0(DataWidth=8,Addre...
Compiling module xil_defaultlib.calcHash_rollingHash_hash_0_ram
Compiling module xil_defaultlib.calcHash_rollingHash_hash_0(Data...
Compiling module xil_defaultlib.calcHash_rollingHash_hash_1_ram
Compiling module xil_defaultlib.calcHash_rollingHash_hash_1(Data...
Compiling module xil_defaultlib.calcHash_rollingHash
Compiling module xil_defaultlib.calcHash_mux_3to1_sel2_32_1(ID=1...
Compiling module xil_defaultlib.calcHash
Compiling module xil_defaultlib.fifo(DEPTH=4096)
Compiling module xil_defaultlib.AESL_axi_s_strStream_V
Compiling module xil_defaultlib.fifo(DEPTH=3,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_indicesStream_V
Compiling module xil_defaultlib.apatb_calcHash_top
Built simulation snapshot calcHash

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/xsim.dir/calcHash/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 13 15:58:46 2016...

****** xsim v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/calcHash/xsim_script.tcl
# xsim {calcHash} -autoloadwcfg -tclbatch {calcHash.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source calcHash.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "57415000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 57455 ns : File "/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/calcHash.autotb.v" Line 195
## quit
INFO: [Common 17-206] Exiting xsim at Sun Nov 13 15:58:49 2016...
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
