{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:00:57 2004 " "Info: Processing started: Wed Feb 25 23:00:57 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off cpu8bit -c Cpu8Bit " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off cpu8bit -c Cpu8Bit" {  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf 1 1 " "Info: Found 1 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cpu8Bit " "Info: Found entity 1: Cpu8Bit" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "Cpu8Bit" "" { Schematic "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { } } } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_utils.vhd 2 0 " "Info: Found 2 design units and 0 entities in source file C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_utils " "Info: Found design unit 1: cpu_utils" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_utils.vhd" "cpu_utils" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_utils.vhd" 159 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_utils-body " "Info: Found design unit 2: cpu_utils-body" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_utils.vhd" "cpu_utils-body" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_utils.vhd" 159 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_wd.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_wd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_wd-wd_struct " "Info: Found design unit 1: cpu_wd-wd_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_wd.vhd" "cpu_wd-wd_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_wd.vhd" 24 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_wd " "Info: Found entity 1: cpu_wd" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_wd.vhd" "cpu_wd" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_wd.vhd" 11 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_cu-cu_struct " "Info: Found design unit 1: cpu_cu-cu_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "cpu_cu-cu_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 32 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_cu " "Info: Found entity 1: cpu_cu" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "cpu_cu" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 11 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_du-du_struct " "Info: Found design unit 1: cpu_du-du_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "cpu_du-du_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 26 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_du " "Info: Found entity 1: cpu_du" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "cpu_du" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 11 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_iu.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_iu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_iu-iu_struct " "Info: Found design unit 1: cpu_iu-iu_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_iu.vhd" "cpu_iu-iu_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_iu.vhd" 23 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_iu " "Info: Found entity 1: cpu_iu" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_iu.vhd" "cpu_iu" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_iu.vhd" 12 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_oa-oa_struct " "Info: Found design unit 1: cpu_oa-oa_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" "cpu_oa-oa_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" 34 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_oa " "Info: Found entity 1: cpu_oa" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" "cpu_oa" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" 12 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arch " "Info: Found design unit 1: cpu-cpu_arch" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu.vhd" "cpu-cpu_arch" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu.vhd" 30 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu.vhd" "cpu" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu.vhd" 12 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Components\\ctrl8cpu.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Components\\ctrl8cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl8cpu-ctrl8cpu_struct " "Info: Found design unit 1: ctrl8cpu-ctrl8cpu_struct" {  } { { "C:\\CpuGen1\\Applications\\Components\\ctrl8cpu.vhd" "ctrl8cpu-ctrl8cpu_struct" "" { Text "C:\\CpuGen1\\Applications\\Components\\ctrl8cpu.vhd" 35 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 ctrl8cpu " "Info: Found entity 1: ctrl8cpu" {  } { { "C:\\CpuGen1\\Applications\\Components\\ctrl8cpu.vhd" "ctrl8cpu" "" { Text "C:\\CpuGen1\\Applications\\Components\\ctrl8cpu.vhd" 8 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inout4reg-inout4reg_struct " "Info: Found design unit 1: inout4reg-inout4reg_struct" {  } { { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "inout4reg-inout4reg_struct" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 35 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 inout4reg " "Info: Found entity 1: inout4reg" {  } { { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "inout4reg" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 17 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Components\\interrupt.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Components\\interrupt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt-interrupt_struct " "Info: Found design unit 1: interrupt-interrupt_struct" {  } { { "C:\\CpuGen1\\Applications\\Components\\interrupt.vhd" "interrupt-interrupt_struct" "" { Text "C:\\CpuGen1\\Applications\\Components\\interrupt.vhd" 30 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 interrupt " "Info: Found entity 1: interrupt" {  } { { "C:\\CpuGen1\\Applications\\Components\\interrupt.vhd" "interrupt" "" { Text "C:\\CpuGen1\\Applications\\Components\\interrupt.vhd" 14 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Components\\timer.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Components\\timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-tmr_struct " "Info: Found design unit 1: timer-tmr_struct" {  } { { "C:\\CpuGen1\\Applications\\Components\\timer.vhd" "timer-tmr_struct" "" { Text "C:\\CpuGen1\\Applications\\Components\\timer.vhd" 32 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "C:\\CpuGen1\\Applications\\Components\\timer.vhd" "timer" "" { Text "C:\\CpuGen1\\Applications\\Components\\timer.vhd" 18 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_uart-tx_uart_struct " "Info: Found design unit 1: tx_uart-tx_uart_struct" {  } { { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "tx_uart-tx_uart_struct" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 30 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 tx_uart " "Info: Found entity 1: tx_uart" {  } { { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "tx_uart" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 16 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_uart-rx_uart_struct " "Info: Found design unit 1: rx_uart-rx_uart_struct" {  } { { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "rx_uart-rx_uart_struct" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 34 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 rx_uart " "Info: Found entity 1: rx_uart" {  } { { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "rx_uart" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 17 -1 0 } }  } 0}  } {  } 0 }
{  "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalTap II " "Warning: Feature SignalTap II is not available with your current license" {  } {  } 0 }
{  "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "tx_uart.vhd(100) " "Info: VHDL Case Statement information at tx_uart.vhd(100): OTHERS choice is never selected" {  } { { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 100 0 0 } }  } 0 }
{  "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu_iu.vhd(96) " "Info: VHDL Case Statement information at cpu_iu.vhd(96): OTHERS choice is never selected" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_iu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_iu.vhd" 96 0 0 } }  } 0 }
{  "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu_du.vhd(231) " "Info: VHDL Case Statement information at cpu_du.vhd(231): OTHERS choice is never selected" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 231 0 0 } }  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\lpm_ram_dq0.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\lpm_ram_dq0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-syn " "Info: Found design unit 1: lpm_ram_dq0-syn" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\lpm_ram_dq0.vhd" "lpm_ram_dq0-syn" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\lpm_ram_dq0.vhd" 55 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\lpm_ram_dq0.vhd" "lpm_ram_dq0" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\lpm_ram_dq0.vhd" 43 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "altsyncram" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 424 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\lpm_rom0.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-syn " "Info: Found design unit 1: lpm_rom0-syn" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\lpm_rom0.vhd" "lpm_rom0-syn" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\lpm_rom0.vhd" 53 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\lpm_rom0.vhd" "lpm_rom0" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\lpm_rom0.vhd" 43 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "tx_uart:inst1\|tx_uart_shift\[10\] " "Info: Power-up level of register tx_uart:inst1\|tx_uart_shift\[10\] is not specified -- using unspecified power-up level" {  } { { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } }  } 0 }
{  "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "tx_uart:inst1\|tx_uart_shift\[10\] data_in VCC " "Warning: Reduced register tx_uart:inst1\|tx_uart_shift\[10\] with stuck data_in port to stuck value VCC" {  } { { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } }  } 0 }
{  "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "tx_uart:inst1\|tx_uart_shift\[9\] " "Info: Power-up level of register tx_uart:inst1\|tx_uart_shift\[9\] is not specified -- using unspecified power-up level" {  } { { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } }  } 0 }
{  "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "tx_uart:inst1\|tx_uart_shift\[9\] data_in VCC " "Warning: Reduced register tx_uart:inst1\|tx_uart_shift\[9\] with stuck data_in port to stuck value VCC" {  } { { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } }  } 0 }
{  "Info" "IRTL_INFERENCING_SUMMARY" "9 " "Info: Inferred 9 megafunctions from design logic" { { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpu:inst\|cpu_du:I3\|nreset_v_rtl_3 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpu:inst\|cpu_du:I3\|nreset_v_rtl_3" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpu:inst\|cpu_cu:I2\|nreset_v_rtl_4 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpu:inst\|cpu_cu:I2\|nreset_v_rtl_4" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "tx_uart:inst1\|tx_clk_count_rtl_5 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: tx_uart:inst1\|tx_clk_count_rtl_5" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpu:inst\|cpu_oa:I4\|nreset_v_rtl_6 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpu:inst\|cpu_oa:I4\|nreset_v_rtl_6" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "tx_uart:inst1\|tx_bit_count_rtl_7 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: tx_uart:inst1\|tx_bit_count_rtl_7" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "tx_uart:inst1\|tx_16_count_rtl_8 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: tx_uart:inst1\|tx_16_count_rtl_8" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpu:inst\|cpu_iu:I1\|nreset_v_rtl_9 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpu:inst\|cpu_iu:I1\|nreset_v_rtl_9" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "timer:inst2\|tmr_low_rtl_10 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: timer:inst2\|tmr_low_rtl_10" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "rx_uart:inst8\|rx_clk_count_rtl_11 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: rx_uart:inst8\|rx_clk_count_rtl_11" {  } {  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" "lpm_counter" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" 214 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\alt_counter_stratix.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\alt_counter_stratix.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_stratix " "Info: Found entity 1: alt_counter_stratix" {  } { { "c:\\quartus\\libraries\\megafunctions\\alt_counter_stratix.tdf" "alt_counter_stratix" "" { Text "c:\\quartus\\libraries\\megafunctions\\alt_counter_stratix.tdf" 282 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c 28 0 " "Info: State machine \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c contains 28 states and 0 state bits" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|S_c 3 0 " "Info: State machine \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|S_c contains 3 states and 0 state bits" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|E_c 4 0 " "Info: State machine \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|E_c contains 4 states and 0 state bits" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c " "Info: Selected Auto state machine encoding method for state machine \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c " "Info: Encoding result for state machine \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "28 " "Info: Completed encoding using 28 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~35 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~35" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~34 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~34" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~33 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~33" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~32 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~32" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~31 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~31" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~30 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~30" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~29 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~29" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~28 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~28" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~27 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~27" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~26 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~26" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~25 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~25" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~24 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~24" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~23 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~23" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~22 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~22" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~21 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~21" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~20 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~20" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~19 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~19" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~18 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~18" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~17 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~17" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~16 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~16" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~15 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~15" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~14 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~14" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~13 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~13" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~12 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~12" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~11 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~11" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~10 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~10" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~9 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~9" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~8 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~8" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.nop_i 0000000000000000000000000000 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.nop_i uses code string 0000000000000000000000000000" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.rol_i 0000000000000000000000000011 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.rol_i uses code string 0000000000000000000000000011" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.ror_i 0000000000000000000000000101 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.ror_i uses code string 0000000000000000000000000101" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.shl_i 0000000000000000000000001001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.shl_i uses code string 0000000000000000000000001001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.shr_i 0000000000000000000000010001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.shr_i uses code string 0000000000000000000000010001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.not_i 0000000000000000000000100001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.not_i uses code string 0000000000000000000000100001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.cla_i 0000000000000000000001000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.cla_i uses code string 0000000000000000000001000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.skz_i 0000000000000000000010000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.skz_i uses code string 0000000000000000000010000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.skc_i 0000000000000000000100000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.skc_i uses code string 0000000000000000000100000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.sknz_i 0000000000000000001000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.sknz_i uses code string 0000000000000000001000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.sknc_i 0000000000000000010000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.sknc_i uses code string 0000000000000000010000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.rts_i 0000000000000000100000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.rts_i uses code string 0000000000000000100000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.rti_i 0000000000000001000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.rti_i uses code string 0000000000000001000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.jmp_i 0000000000000010000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.jmp_i uses code string 0000000000000010000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.jms_i 0000000000000100000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.jms_i uses code string 0000000000000100000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.sta_i 0000000000001000000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.sta_i uses code string 0000000000001000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.lda_i 0000000000010000000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.lda_i uses code string 0000000000010000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.xor_i 0000000000100000000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.xor_i uses code string 0000000000100000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.add_i 0000000001000000000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.add_i uses code string 0000000001000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.and_i 0000000010000000000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.and_i uses code string 0000000010000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.sub_i 0000000100000000000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.sub_i uses code string 0000000100000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.or_i 0000001000000000000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.or_i uses code string 0000001000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.ldai_i 0000010000000000000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.ldai_i uses code string 0000010000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.xori_i 0000100000000000000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.xori_i uses code string 0000100000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.addi_i 0001000000000000000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.addi_i uses code string 0001000000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.andi_i 0010000000000000000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.andi_i uses code string 0010000000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.subi_i 0100000000000000000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.subi_i uses code string 0100000000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.ori_i 1000000000000000000000000001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_du:I3\|code_c.ori_i uses code string 1000000000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 36 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|S_c " "Info: Selected Auto state machine encoding method for state machine \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|S_c" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|S_c " "Info: Encoding result for state machine \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|S_c" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|S_c~10 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|S_c~10" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|S_c~9 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|S_c~9" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|S_c~8 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|S_c~8" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|S_c.reset 000 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|S_c.reset uses code string 000" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 50 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|S_c.normal 011 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|S_c.normal uses code string 011" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 50 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|S_c.interrupt 101 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|S_c.interrupt uses code string 101" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 50 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|E_c " "Info: Selected Auto state machine encoding method for state machine \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|E_c" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|E_c " "Info: Encoding result for state machine \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|E_c" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|E_c~11 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|E_c~11" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|E_c~10 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|E_c~10" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|E_c~9 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|E_c~9" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|E_c~8 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|E_c~8" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|E_c.none_e 0000 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|E_c.none_e uses code string 0000" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|E_c.dwait_e 0011 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|E_c.dwait_e uses code string 0011" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|E_c.iwait_e 0101 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|E_c.iwait_e uses code string 0101" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|E_c.int_e 1001 " "Info: State \|Cpu8Bit\|cpu:inst\|cpu_cu:I2\|E_c.int_e uses code string 1001" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "IMLS_MLS_IGNORED_SUMMARY" "6 " "Info: Ignored 6 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "6 " "Info: Ignored 6 SOFT buffer(s)" {  } {  } 0}  } {  } 0 }
{  "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "rx_uart:inst8\|rx_clk_div\[7\] tx_uart:inst1\|tx_clk_div\[7\] " "Info: Duplicate register rx_uart:inst8\|rx_clk_div\[7\] merged to single register tx_uart:inst1\|tx_clk_div\[7\]" {  } { { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } }  } 0} { "Info" "IMLS_MLS_DUP_REG_INFO" "rx_uart:inst8\|rx_clk_div\[6\] tx_uart:inst1\|tx_clk_div\[6\] " "Info: Duplicate register rx_uart:inst8\|rx_clk_div\[6\] merged to single register tx_uart:inst1\|tx_clk_div\[6\]" {  } { { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } }  } 0} { "Info" "IMLS_MLS_DUP_REG_INFO" "rx_uart:inst8\|rx_clk_div\[5\] tx_uart:inst1\|tx_clk_div\[5\] " "Info: Duplicate register rx_uart:inst8\|rx_clk_div\[5\] merged to single register tx_uart:inst1\|tx_clk_div\[5\]" {  } { { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } }  } 0} { "Info" "IMLS_MLS_DUP_REG_INFO" "rx_uart:inst8\|rx_clk_div\[4\] tx_uart:inst1\|tx_clk_div\[4\] " "Info: Duplicate register rx_uart:inst8\|rx_clk_div\[4\] merged to single register tx_uart:inst1\|tx_clk_div\[4\]" {  } { { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } }  } 0} { "Info" "IMLS_MLS_DUP_REG_INFO" "rx_uart:inst8\|rx_clk_div\[3\] tx_uart:inst1\|tx_clk_div\[3\] " "Info: Duplicate register rx_uart:inst8\|rx_clk_div\[3\] merged to single register tx_uart:inst1\|tx_clk_div\[3\]" {  } { { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } }  } 0} { "Info" "IMLS_MLS_DUP_REG_INFO" "rx_uart:inst8\|rx_clk_div\[2\] tx_uart:inst1\|tx_clk_div\[2\] " "Info: Duplicate register rx_uart:inst8\|rx_clk_div\[2\] merged to single register tx_uart:inst1\|tx_clk_div\[2\]" {  } { { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } }  } 0} { "Info" "IMLS_MLS_DUP_REG_INFO" "rx_uart:inst8\|rx_clk_div\[1\] tx_uart:inst1\|tx_clk_div\[1\] " "Info: Duplicate register rx_uart:inst8\|rx_clk_div\[1\] merged to single register tx_uart:inst1\|tx_clk_div\[1\]" {  } { { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } }  } 0} { "Info" "IMLS_MLS_DUP_REG_INFO" "rx_uart:inst8\|rx_clk_div\[0\] tx_uart:inst1\|tx_clk_div\[0\] " "Info: Duplicate register rx_uart:inst8\|rx_clk_div\[0\] merged to single register tx_uart:inst1\|tx_clk_div\[0\]" {  } { { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } }  } 0}  } {  } 0 }
{  "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rx_uart:inst8\|rx_8_count\[3\] data_in GND " "Warning: Reduced register rx_uart:inst8\|rx_8_count\[3\] with stuck data_in port to stuck value GND" {  } { { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } }  } 0 }
{  "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 19 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_wd.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_wd.vhd" 45 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\tx_uart.vhd" 121 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\timer.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\timer.vhd" 103 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } } { "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\rx_uart.vhd" 208 -1 0 } }  } 0 }
{  "Info" "ISCL_SCL_TM_SUMMARY" "1088 " "Info: Implemented 1088 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "1026 " "Info: Implemented 1026 logic cells" {  } {  } 0} { "Info" "ISCL_SCL_TM_RAMS" "22 " "Info: Implemented 22 RAM segments" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:01:19 2004 " "Info: Processing ended: Wed Feb 25 23:01:19 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "Cpu8Bit.map.rpt " "Info: Writing report file Cpu8Bit.map.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:01:20 2004 " "Info: Processing started: Wed Feb 25 23:01:20 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off cpu8bit -c Cpu8Bit " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off cpu8bit -c Cpu8Bit" {  } {  } 0 }
{  "Info" "IMPP_MPP_USER_DEVICE" "Cpu8Bit EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design Cpu8Bit" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may compatible with other devices. " {  } {  } 2 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "UCLK Global clock in Pin 10 " "Info: Automatically promoted signal UCLK to use Global clock in Pin 10" {  } { { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 64 -112 56 80 "UCLK" "" } { 288 640 800 304 "UCLK" "" } { 0 -104 72 16 "UCLK" "" } { 288 -64 96 304 "UCLK" "" } { 112 472 632 128 "UCLK" "" } { 56 56 296 72 "UCLK" "" } { 496 680 840 512 "UCLK" "" } { 768 656 816 784 "UCLK" "" } { 824 -96 64 840 "UCLK" "" } { 544 -112 48 560 "UCLK" "" } } } } }  } 0 }
{  "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "nRESET Global clock in Pin 66 " "Info: Automatically promoted some destinations of signal nRESET to use Global clock in Pin 66" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst\|cpu_oa:I4\|data_ox\[7\]~0 " "Info: Destination cpu:inst\|cpu_oa:I4\|data_ox\[7\]~0 may be non-global or may not use global clock" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" 40 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst\|cpu_oa:I4\|daddr_x\[0\]~27 " "Info: Destination cpu:inst\|cpu_oa:I4\|daddr_x\[0\]~27 may be non-global or may not use global clock" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" 39 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst\|cpu_oa:I4\|i~18 " "Info: Destination cpu:inst\|cpu_oa:I4\|i~18 may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst\|cpu_cu:I2\|i~326 " "Info: Destination cpu:inst\|cpu_cu:I2\|i~326 may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst\|cpu_cu:I2\|TC_x\[1\]~42 " "Info: Destination cpu:inst\|cpu_cu:I2\|TC_x\[1\]~42 may be non-global or may not use global clock" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 45 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst\|cpu_cu:I2\|TC_x\[0\]~233 " "Info: Destination cpu:inst\|cpu_cu:I2\|TC_x\[0\]~233 may be non-global or may not use global clock" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 45 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst\|cpu_du:I3\|i~220 " "Info: Destination cpu:inst\|cpu_du:I3\|i~220 may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst\|cpu_cu:I2\|TC_x\[2\]~112 " "Info: Destination cpu:inst\|cpu_cu:I2\|TC_x\[2\]~112 may be non-global or may not use global clock" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 45 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst\|cpu_du:I3\|i~224 " "Info: Destination cpu:inst\|cpu_du:I3\|i~224 may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst\|cpu_cu:I2\|TC_x\[1\]~22 " "Info: Destination cpu:inst\|cpu_cu:I2\|TC_x\[1\]~22 may be non-global or may not use global clock" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 45 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 104 -112 56 120 "nRESET" "" } { 304 640 800 320 "nRESET" "" } { 304 -64 96 320 "nRESET" "" } { 96 56 632 112 "nRESET" "" } { 512 680 840 528 "nRESET" "" } { 752 656 816 768 "nRESET" "" } { 840 -96 64 856 "nRESET" "" } { 560 -112 48 576 "nRESET" "" } } } } }  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 }
{  "Info" "ITAN_USER_LONG_PATH_CONSTRAINTS_FOUND" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_REG_LOCATION_PROCESSING" "" "Info: Packing registers due to location constraints" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_REG_LOCATION_PROCESSING" "" "Info: Finished packing registers due to location constraints" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start DSP Scan-chain Inferencing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Completed DSP scan-chain inferencing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that use the same VCCIO and VREF " "Info: Statistics of I/O pins that use the same VCCIO and VREF" { { "Info" "IFYGR_FYGR_SINGLE_IOC_GROUP_STATISTICS" "38 unused 3,30 21 17 0 " "Info: There are 38 I/O pins (VREF = unused, VCCIO = 3,30, 21 input, 17 output, 0 bidirectional)" { { "Info" "IFYGR_FYGR_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: Used I/O standards LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O banks and pin(s) statistics before I/O pin placement" { { "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "1 unused unused 1 13 " "Info: I/O bank 1: VREF = unused, VCCIO = unused, used pin 1, available pins 13." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "2 unused unused 0 17 " "Info: I/O bank 2: VREF = unused, VCCIO = unused, used pin 0, available pins 17." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "3 unused unused 1 16 " "Info: I/O bank 3: VREF = unused, VCCIO = unused, used pin 1, available pins 16." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "4 unused unused 0 17 " "Info: I/O bank 4: VREF = unused, VCCIO = unused, used pin 0, available pins 17." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "Info: I/O banks and pin(s) statistics after I/O pin placement" { { "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "1 unused unused 6 8 " "Info: I/O bank 1: VREF = unused, VCCIO = unused, used pin 6, available pins 8." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "2 unused 3,30 17 0 " "Info: I/O bank 2: VREF = unused, VCCIO = 3,30, used pin 17, available pins 0." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "3 unused unused 17 0 " "Info: I/O bank 3: VREF = unused, VCCIO = unused, used pin 17, available pins 0." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "4 unused unused 0 17 " "Info: I/O bank 4: VREF = unused, VCCIO = unused, used pin 0, available pins 17." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "I/O Pin Placement Operation " "Info: Completed I/O Pin Placement Operation" {  } {  } 0 }
{  "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 }
{  "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "25.085 ns memory register " "Info: Estimated most critical path is memory to register delay of 25.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst6\|altsyncram:altsyncram_component\|ram_block\[0\]\[3\]~porta_address_reg0 1 MEM M4K_X13_Y4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y4; MEM Node = 'lpm_rom0:inst6\|altsyncram:altsyncram_component\|ram_block\[0\]\[3\]~porta_address_reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][3]~porta_address_reg0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 4.308 ns lpm_rom0:inst6\|altsyncram:altsyncram_component\|q_a\[3\] 2 MEM M4K_X13_Y4 " "Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X13_Y4; MEM Node = 'lpm_rom0:inst6\|altsyncram:altsyncram_component\|q_a\[3\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "4.308 ns" { lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][3]~porta_address_reg0 lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 443 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.114 ns) 5.194 ns cpu:inst\|cpu_cu:I2\|TC_x\[0\]~233 3 COMB LAB_X15_Y4 " "Info: 3: + IC(0.772 ns) + CELL(0.114 ns) = 5.194 ns; Loc. = LAB_X15_Y4; COMB Node = 'cpu:inst\|cpu_cu:I2\|TC_x\[0\]~233'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.886 ns" { lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] cpu:inst|cpu_cu:I2|TC_x[0]~233 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.442 ns) 6.661 ns cpu:inst\|cpu_cu:I2\|TC_x\[0\]~119 4 COMB LAB_X15_Y5 " "Info: 4: + IC(1.025 ns) + CELL(0.442 ns) = 6.661 ns; Loc. = LAB_X15_Y5; COMB Node = 'cpu:inst\|cpu_cu:I2\|TC_x\[0\]~119'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.467 ns" { cpu:inst|cpu_cu:I2|TC_x[0]~233 cpu:inst|cpu_cu:I2|TC_x[0]~119 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.590 ns) 7.384 ns cpu:inst\|cpu_cu:I2\|C_store_x~32 5 COMB LAB_X15_Y5 " "Info: 5: + IC(0.133 ns) + CELL(0.590 ns) = 7.384 ns; Loc. = LAB_X15_Y5; COMB Node = 'cpu:inst\|cpu_cu:I2\|C_store_x~32'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst|cpu_cu:I2|TC_x[0]~119 cpu:inst|cpu_cu:I2|C_store_x~32 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 65 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.114 ns) 8.107 ns cpu:inst\|cpu_cu:I2\|C_mem_x~0 6 COMB LAB_X15_Y5 " "Info: 6: + IC(0.609 ns) + CELL(0.114 ns) = 8.107 ns; Loc. = LAB_X15_Y5; COMB Node = 'cpu:inst\|cpu_cu:I2\|C_mem_x~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst|cpu_cu:I2|C_store_x~32 cpu:inst|cpu_cu:I2|C_mem_x~0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 67 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.442 ns) 8.830 ns cpu:inst\|cpu_cu:I2\|ndre_x~44 7 COMB LAB_X15_Y5 " "Info: 7: + IC(0.281 ns) + CELL(0.442 ns) = 8.830 ns; Loc. = LAB_X15_Y5; COMB Node = 'cpu:inst\|cpu_cu:I2\|ndre_x~44'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst|cpu_cu:I2|C_mem_x~0 cpu:inst|cpu_cu:I2|ndre_x~44 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 55 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.442 ns) 10.184 ns cpu:inst\|cpu_oa:I4\|i~20 8 COMB LAB_X18_Y5 " "Info: 8: + IC(0.912 ns) + CELL(0.442 ns) = 10.184 ns; Loc. = LAB_X18_Y5; COMB Node = 'cpu:inst\|cpu_oa:I4\|i~20'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.354 ns" { cpu:inst|cpu_cu:I2|ndre_x~44 cpu:inst|cpu_oa:I4|i~20 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.442 ns) 11.158 ns cpu:inst\|cpu_oa:I4\|daddr_x\[2\]~30 9 COMB LAB_X17_Y5 " "Info: 9: + IC(0.532 ns) + CELL(0.442 ns) = 11.158 ns; Loc. = LAB_X17_Y5; COMB Node = 'cpu:inst\|cpu_oa:I4\|daddr_x\[2\]~30'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.974 ns" { cpu:inst|cpu_oa:I4|i~20 cpu:inst|cpu_oa:I4|daddr_x[2]~30 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" 39 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.292 ns) 12.132 ns cpu:inst\|cpu_wd:I5\|i~15 10 COMB LAB_X18_Y5 " "Info: 10: + IC(0.682 ns) + CELL(0.292 ns) = 12.132 ns; Loc. = LAB_X18_Y5; COMB Node = 'cpu:inst\|cpu_wd:I5\|i~15'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.974 ns" { cpu:inst|cpu_oa:I4|daddr_x[2]~30 cpu:inst|cpu_wd:I5|i~15 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.292 ns) 12.855 ns inout4reg:inst10\|i~113 11 COMB LAB_X18_Y5 " "Info: 11: + IC(0.431 ns) + CELL(0.292 ns) = 12.855 ns; Loc. = LAB_X18_Y5; COMB Node = 'inout4reg:inst10\|i~113'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst|cpu_wd:I5|i~15 inout4reg:inst10|i~113 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.590 ns) 14.383 ns inout4reg:inst10\|reg_data_out_x\[2\]~92 12 COMB LAB_X18_Y7 " "Info: 12: + IC(0.938 ns) + CELL(0.590 ns) = 14.383 ns; Loc. = LAB_X18_Y7; COMB Node = 'inout4reg:inst10\|reg_data_out_x\[2\]~92'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.528 ns" { inout4reg:inst10|i~113 inout4reg:inst10|reg_data_out_x[2]~92 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 37 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.114 ns) 15.106 ns inout4reg:inst10\|reg_data_out_x\[2\]~95 13 COMB LAB_X18_Y7 " "Info: 13: + IC(0.609 ns) + CELL(0.114 ns) = 15.106 ns; Loc. = LAB_X18_Y7; COMB Node = 'inout4reg:inst10\|reg_data_out_x\[2\]~95'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.723 ns" { inout4reg:inst10|reg_data_out_x[2]~92 inout4reg:inst10|reg_data_out_x[2]~95 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 37 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.442 ns) 15.829 ns ctrl8cpu:inst5\|Mux_15_rtl_242~0 14 COMB LAB_X18_Y7 " "Info: 14: + IC(0.281 ns) + CELL(0.442 ns) = 15.829 ns; Loc. = LAB_X18_Y7; COMB Node = 'ctrl8cpu:inst5\|Mux_15_rtl_242~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.723 ns" { inout4reg:inst10|reg_data_out_x[2]~95 ctrl8cpu:inst5|Mux_15_rtl_242~0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.292 ns) 16.552 ns ctrl8cpu:inst5\|Mux_15_rtl_242~1 15 COMB LAB_X18_Y7 " "Info: 15: + IC(0.431 ns) + CELL(0.292 ns) = 16.552 ns; Loc. = LAB_X18_Y7; COMB Node = 'ctrl8cpu:inst5\|Mux_15_rtl_242~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.723 ns" { ctrl8cpu:inst5|Mux_15_rtl_242~0 ctrl8cpu:inst5|Mux_15_rtl_242~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.114 ns) 17.275 ns cpu:inst\|cpu_du:I3\|data_x\[2\]~447 16 COMB LAB_X18_Y7 " "Info: 16: + IC(0.609 ns) + CELL(0.114 ns) = 17.275 ns; Loc. = LAB_X18_Y7; COMB Node = 'cpu:inst\|cpu_du:I3\|data_x\[2\]~447'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.723 ns" { ctrl8cpu:inst5|Mux_15_rtl_242~1 cpu:inst|cpu_du:I3|data_x[2]~447 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.423 ns) 19.032 ns cpu:inst\|cpu_du:I3\|add_153~3COUT0 17 COMB LAB_X19_Y6 " "Info: 17: + IC(1.334 ns) + CELL(0.423 ns) = 19.032 ns; Loc. = LAB_X19_Y6; COMB Node = 'cpu:inst\|cpu_du:I3\|add_153~3COUT0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.757 ns" { cpu:inst|cpu_du:I3|data_x[2]~447 cpu:inst|cpu_du:I3|add_153~3COUT0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 1113 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 19.110 ns cpu:inst\|cpu_du:I3\|add_153~4COUT0 18 COMB LAB_X19_Y6 " "Info: 18: + IC(0.000 ns) + CELL(0.078 ns) = 19.110 ns; Loc. = LAB_X19_Y6; COMB Node = 'cpu:inst\|cpu_du:I3\|add_153~4COUT0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.078 ns" { cpu:inst|cpu_du:I3|add_153~3COUT0 cpu:inst|cpu_du:I3|add_153~4COUT0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 1113 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 19.381 ns cpu:inst\|cpu_du:I3\|add_153~5COUT 19 COMB LAB_X19_Y6 " "Info: 19: + IC(0.000 ns) + CELL(0.271 ns) = 19.381 ns; Loc. = LAB_X19_Y6; COMB Node = 'cpu:inst\|cpu_du:I3\|add_153~5COUT'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.271 ns" { cpu:inst|cpu_du:I3|add_153~4COUT0 cpu:inst|cpu_du:I3|add_153~5COUT } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 1113 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 20.060 ns cpu:inst\|cpu_du:I3\|add_153~6 20 COMB LAB_X19_Y6 " "Info: 20: + IC(0.000 ns) + CELL(0.679 ns) = 20.060 ns; Loc. = LAB_X19_Y6; COMB Node = 'cpu:inst\|cpu_du:I3\|add_153~6'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.679 ns" { cpu:inst|cpu_du:I3|add_153~5COUT cpu:inst|cpu_du:I3|add_153~6 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 1113 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.442 ns) 21.403 ns cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~0 21 COMB LAB_X16_Y6 " "Info: 21: + IC(0.901 ns) + CELL(0.442 ns) = 21.403 ns; Loc. = LAB_X16_Y6; COMB Node = 'cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.343 ns" { cpu:inst|cpu_du:I3|add_153~6 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.292 ns) 22.126 ns cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~1 22 COMB LAB_X16_Y6 " "Info: 22: + IC(0.431 ns) + CELL(0.292 ns) = 22.126 ns; Loc. = LAB_X16_Y6; COMB Node = 'cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.114 ns) 22.849 ns rtl~15234 23 COMB LAB_X16_Y6 " "Info: 23: + IC(0.609 ns) + CELL(0.114 ns) = 22.849 ns; Loc. = LAB_X16_Y6; COMB Node = 'rtl~15234'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 rtl~15234 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.442 ns) 23.572 ns rtl~2408 24 COMB LAB_X16_Y6 " "Info: 24: + IC(0.281 ns) + CELL(0.442 ns) = 23.572 ns; Loc. = LAB_X16_Y6; COMB Node = 'rtl~2408'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.723 ns" { rtl~15234 rtl~2408 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.292 ns) 24.295 ns cpu:inst\|cpu_du:I3\|acc\[0\]\[5\]~88 25 COMB LAB_X16_Y6 " "Info: 25: + IC(0.431 ns) + CELL(0.292 ns) = 24.295 ns; Loc. = LAB_X16_Y6; COMB Node = 'cpu:inst\|cpu_du:I3\|acc\[0\]\[5\]~88'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.723 ns" { rtl~2408 cpu:inst|cpu_du:I3|acc[0][5]~88 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.115 ns) 25.085 ns cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] 26 REG LAB_X16_Y6 " "Info: 26: + IC(0.675 ns) + CELL(0.115 ns) = 25.085 ns; Loc. = LAB_X16_Y6; REG Node = 'cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.790 ns" { cpu:inst|cpu_du:I3|acc[0][5]~88 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.178 ns " "Info: Total cell delay = 12.178 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.907 ns " "Info: Total interconnect delay = 12.907 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "25.085 ns" { lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][3]~porta_address_reg0 lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] cpu:inst|cpu_cu:I2|TC_x[0]~233 cpu:inst|cpu_cu:I2|TC_x[0]~119 cpu:inst|cpu_cu:I2|C_store_x~32 cpu:inst|cpu_cu:I2|C_mem_x~0 cpu:inst|cpu_cu:I2|ndre_x~44 cpu:inst|cpu_oa:I4|i~20 cpu:inst|cpu_oa:I4|daddr_x[2]~30 cpu:inst|cpu_wd:I5|i~15 inout4reg:inst10|i~113 inout4reg:inst10|reg_data_out_x[2]~92 inout4reg:inst10|reg_data_out_x[2]~95 ctrl8cpu:inst5|Mux_15_rtl_242~0 ctrl8cpu:inst5|Mux_15_rtl_242~1 cpu:inst|cpu_du:I3|data_x[2]~447 cpu:inst|cpu_du:I3|add_153~3COUT0 cpu:inst|cpu_du:I3|add_153~4COUT0 cpu:inst|cpu_du:I3|add_153~5COUT cpu:inst|cpu_du:I3|add_153~6 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 rtl~15234 rtl~2408 cpu:inst|cpu_du:I3|acc[0][5]~88 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } }  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:01:59 2004 " "Info: Processing ended: Wed Feb 25 23:01:59 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Info: Elapsed time: 00:00:38" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "Cpu8Bit.fit.rpt " "Info: Writing report file Cpu8Bit.fit.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:02:01 2004 " "Info: Processing started: Wed Feb 25 23:02:01 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --import_settings_files=off --export_settings_files=off cpu8bit -c Cpu8Bit " "Info: Command: quartus_asm --import_settings_files=off --export_settings_files=off cpu8bit -c Cpu8Bit" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:02:02 2004 " "Info: Processing ended: Wed Feb 25 23:02:02 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "Cpu8Bit.asm.rpt " "Info: Writing report file Cpu8Bit.asm.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:02:03 2004 " "Info: Processing started: Wed Feb 25 23:02:03 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off cpu8bit -c Cpu8Bit --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off cpu8bit -c Cpu8Bit --timing_analysis_only" {  } {  } 0 }
{  "Info" "ITDB_FULL_SLACK_RESULT" "UCLK memory lpm_rom0:inst6\|altsyncram:altsyncram_component\|ram_block\[0\]\[0\]~porta_address_reg9 register cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] 2.333 ns " "Info: Slack time is 2.333 ns for clock UCLK between source memory lpm_rom0:inst6\|altsyncram:altsyncram_component\|ram_block\[0\]\[0\]~porta_address_reg9 and destination register cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\]" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "44.12 MHz 22.667 ns " "Info: Fmax is 44.12 MHz (period = 22.667 ns)" {  } {  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.302 ns + Largest memory register " "Info: + Largest memory to register requirement is 24.302 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.000 ns " "Info: + Latch edge is 25.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UCLK 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock UCLK is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UCLK 25.000 ns 0.000 ns  50 " "Info: Clock period of Source clock UCLK is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns + Largest " "Info: + Largest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UCLK destination 2.760 ns + Shortest register " "Info: + Shortest clock path from clock UCLK to destination register is 2.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns UCLK 1 CLK Pin_10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { UCLK } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 64 -112 56 80 "UCLK" "" } { 288 640 800 304 "UCLK" "" } { 0 -104 72 16 "UCLK" "" } { 288 -64 96 304 "UCLK" "" } { 112 472 632 128 "UCLK" "" } { 56 56 296 72 "UCLK" "" } { 496 680 840 512 "UCLK" "" } { 768 656 816 784 "UCLK" "" } { 824 -96 64 840 "UCLK" "" } { 544 -112 48 560 "UCLK" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.711 ns) 2.760 ns cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] 2 REG LC_X16_Y6_N6 " "Info: 2: + IC(0.580 ns) + CELL(0.711 ns) = 2.760 ns; Loc. = LC_X16_Y6_N6; REG Node = 'cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.291 ns" { UCLK cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns " "Info: Total cell delay = 2.180 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.580 ns " "Info: Total interconnect delay = 0.580 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.760 ns" { UCLK UCLK~out0 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UCLK source 2.771 ns - Longest memory " "Info: - Longest clock path from clock UCLK to source memory is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns UCLK 1 CLK Pin_10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { UCLK } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 64 -112 56 80 "UCLK" "" } { 288 640 800 304 "UCLK" "" } { 0 -104 72 16 "UCLK" "" } { 288 -64 96 304 "UCLK" "" } { 112 472 632 128 "UCLK" "" } { 56 56 296 72 "UCLK" "" } { 496 680 840 512 "UCLK" "" } { 768 656 816 784 "UCLK" "" } { 824 -96 64 840 "UCLK" "" } { 544 -112 48 560 "UCLK" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.722 ns) 2.771 ns lpm_rom0:inst6\|altsyncram:altsyncram_component\|ram_block\[0\]\[0\]~porta_address_reg9 2 MEM M4K_X13_Y6 " "Info: 2: + IC(0.580 ns) + CELL(0.722 ns) = 2.771 ns; Loc. = M4K_X13_Y6; MEM Node = 'lpm_rom0:inst6\|altsyncram:altsyncram_component\|ram_block\[0\]\[0\]~porta_address_reg9'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.302 ns" { UCLK lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns " "Info: Total cell delay = 2.191 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.580 ns " "Info: Total interconnect delay = 0.580 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.771 ns" { UCLK UCLK~out0 lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.760 ns" { UCLK UCLK~out0 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.771 ns" { UCLK UCLK~out0 lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns - " "Info: - Micro clock to output delay of source is 0.650 ns" {  } { { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns - " "Info: - Micro setup delay of destination is 0.037 ns" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 74 -1 0 } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.760 ns" { UCLK UCLK~out0 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.771 ns" { UCLK UCLK~out0 lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.969 ns - Longest memory register " "Info: - Longest memory to register delay is 21.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst6\|altsyncram:altsyncram_component\|ram_block\[0\]\[0\]~porta_address_reg9 1 MEM M4K_X13_Y6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y6; MEM Node = 'lpm_rom0:inst6\|altsyncram:altsyncram_component\|ram_block\[0\]\[0\]~porta_address_reg9'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 4.308 ns lpm_rom0:inst6\|altsyncram:altsyncram_component\|q_a\[2\] 2 MEM M4K_X13_Y6 " "Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X13_Y6; MEM Node = 'lpm_rom0:inst6\|altsyncram:altsyncram_component\|q_a\[2\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "4.308 ns" { lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 443 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.442 ns) 5.988 ns cpu:inst\|cpu_cu:I2\|TC_x\[1\]~42 3 COMB LC_X15_Y5_N7 " "Info: 3: + IC(1.238 ns) + CELL(0.442 ns) = 5.988 ns; Loc. = LC_X15_Y5_N7; COMB Node = 'cpu:inst\|cpu_cu:I2\|TC_x\[1\]~42'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.680 ns" { lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] cpu:inst|cpu_cu:I2|TC_x[1]~42 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.590 ns) 7.011 ns cpu:inst\|cpu_cu:I2\|TC_x\[0\]~119 4 COMB LC_X15_Y5_N4 " "Info: 4: + IC(0.433 ns) + CELL(0.590 ns) = 7.011 ns; Loc. = LC_X15_Y5_N4; COMB Node = 'cpu:inst\|cpu_cu:I2\|TC_x\[0\]~119'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.023 ns" { cpu:inst|cpu_cu:I2|TC_x[1]~42 cpu:inst|cpu_cu:I2|TC_x[0]~119 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.442 ns) 8.141 ns cpu:inst\|cpu_cu:I2\|C_store_x~24 5 COMB LC_X16_Y5_N1 " "Info: 5: + IC(0.688 ns) + CELL(0.442 ns) = 8.141 ns; Loc. = LC_X16_Y5_N1; COMB Node = 'cpu:inst\|cpu_cu:I2\|C_store_x~24'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.130 ns" { cpu:inst|cpu_cu:I2|TC_x[0]~119 cpu:inst|cpu_cu:I2|C_store_x~24 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 65 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.292 ns) 9.609 ns cpu:inst\|cpu_oa:I4\|i~20 6 COMB LC_X18_Y5_N9 " "Info: 6: + IC(1.176 ns) + CELL(0.292 ns) = 9.609 ns; Loc. = LC_X18_Y5_N9; COMB Node = 'cpu:inst\|cpu_oa:I4\|i~20'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.468 ns" { cpu:inst|cpu_cu:I2|C_store_x~24 cpu:inst|cpu_oa:I4|i~20 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.292 ns) 10.366 ns cpu:inst\|cpu_oa:I4\|ndre_x~1 7 COMB LC_X18_Y5_N2 " "Info: 7: + IC(0.465 ns) + CELL(0.292 ns) = 10.366 ns; Loc. = LC_X18_Y5_N2; COMB Node = 'cpu:inst\|cpu_oa:I4\|ndre_x~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.757 ns" { cpu:inst|cpu_oa:I4|i~20 cpu:inst|cpu_oa:I4|ndre_x~1 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" 50 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.292 ns) 11.418 ns cpu:inst\|cpu_wd:I5\|i~18 8 COMB LC_X17_Y5_N5 " "Info: 8: + IC(0.760 ns) + CELL(0.292 ns) = 11.418 ns; Loc. = LC_X17_Y5_N5; COMB Node = 'cpu:inst\|cpu_wd:I5\|i~18'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.052 ns" { cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~18 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.292 ns) 12.473 ns inout4reg:inst10\|i~113 9 COMB LC_X18_Y5_N7 " "Info: 9: + IC(0.763 ns) + CELL(0.292 ns) = 12.473 ns; Loc. = LC_X18_Y5_N7; COMB Node = 'inout4reg:inst10\|i~113'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.055 ns" { cpu:inst|cpu_wd:I5|i~18 inout4reg:inst10|i~113 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.114 ns) 13.900 ns inout4reg:inst10\|reg_data_out_x\[1\]~102 10 COMB LC_X18_Y7_N2 " "Info: 10: + IC(1.313 ns) + CELL(0.114 ns) = 13.900 ns; Loc. = LC_X18_Y7_N2; COMB Node = 'inout4reg:inst10\|reg_data_out_x\[1\]~102'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.427 ns" { inout4reg:inst10|i~113 inout4reg:inst10|reg_data_out_x[1]~102 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 37 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.292 ns) 14.633 ns inout4reg:inst10\|reg_data_out_x\[1\]~105 11 COMB LC_X18_Y7_N1 " "Info: 11: + IC(0.441 ns) + CELL(0.292 ns) = 14.633 ns; Loc. = LC_X18_Y7_N1; COMB Node = 'inout4reg:inst10\|reg_data_out_x\[1\]~105'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.733 ns" { inout4reg:inst10|reg_data_out_x[1]~102 inout4reg:inst10|reg_data_out_x[1]~105 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 37 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.114 ns) 15.447 ns ctrl8cpu:inst5\|Mux_16_rtl_245~1 12 COMB LC_X19_Y7_N1 " "Info: 12: + IC(0.700 ns) + CELL(0.114 ns) = 15.447 ns; Loc. = LC_X19_Y7_N1; COMB Node = 'ctrl8cpu:inst5\|Mux_16_rtl_245~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.814 ns" { inout4reg:inst10|reg_data_out_x[1]~105 ctrl8cpu:inst5|Mux_16_rtl_245~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 15.743 ns cpu:inst\|cpu_du:I3\|data_x\[1\]~517 13 COMB LC_X19_Y7_N2 " "Info: 13: + IC(0.182 ns) + CELL(0.114 ns) = 15.743 ns; Loc. = LC_X19_Y7_N2; COMB Node = 'cpu:inst\|cpu_du:I3\|data_x\[1\]~517'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.296 ns" { ctrl8cpu:inst5|Mux_16_rtl_245~1 cpu:inst|cpu_du:I3|data_x[1]~517 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.423 ns) 17.412 ns cpu:inst\|cpu_du:I3\|add_129~1COUT0 14 COMB LC_X18_Y6_N1 " "Info: 14: + IC(1.246 ns) + CELL(0.423 ns) = 17.412 ns; Loc. = LC_X18_Y6_N1; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~1COUT0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.669 ns" { cpu:inst|cpu_du:I3|data_x[1]~517 cpu:inst|cpu_du:I3|add_129~1COUT0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 17.490 ns cpu:inst\|cpu_du:I3\|add_129~2COUT0 15 COMB LC_X18_Y6_N2 " "Info: 15: + IC(0.000 ns) + CELL(0.078 ns) = 17.490 ns; Loc. = LC_X18_Y6_N2; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~2COUT0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.078 ns" { cpu:inst|cpu_du:I3|add_129~1COUT0 cpu:inst|cpu_du:I3|add_129~2COUT0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 17.568 ns cpu:inst\|cpu_du:I3\|add_129~3COUT0 16 COMB LC_X18_Y6_N3 " "Info: 16: + IC(0.000 ns) + CELL(0.078 ns) = 17.568 ns; Loc. = LC_X18_Y6_N3; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~3COUT0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.078 ns" { cpu:inst|cpu_du:I3|add_129~2COUT0 cpu:inst|cpu_du:I3|add_129~3COUT0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 17.746 ns cpu:inst\|cpu_du:I3\|add_129~4COUT 17 COMB LC_X18_Y6_N4 " "Info: 17: + IC(0.000 ns) + CELL(0.178 ns) = 17.746 ns; Loc. = LC_X18_Y6_N4; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~4COUT'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.178 ns" { cpu:inst|cpu_du:I3|add_129~3COUT0 cpu:inst|cpu_du:I3|add_129~4COUT } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 18.367 ns cpu:inst\|cpu_du:I3\|add_129~5 18 COMB LC_X18_Y6_N5 " "Info: 18: + IC(0.000 ns) + CELL(0.621 ns) = 18.367 ns; Loc. = LC_X18_Y6_N5; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~5'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.621 ns" { cpu:inst|cpu_du:I3|add_129~4COUT cpu:inst|cpu_du:I3|add_129~5 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.292 ns) 19.826 ns cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~0 19 COMB LC_X16_Y6_N4 " "Info: 19: + IC(1.167 ns) + CELL(0.292 ns) = 19.826 ns; Loc. = LC_X16_Y6_N4; COMB Node = 'cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.459 ns" { cpu:inst|cpu_du:I3|add_129~5 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 20.280 ns cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~1 20 COMB LC_X16_Y6_N5 " "Info: 20: + IC(0.340 ns) + CELL(0.114 ns) = 20.280 ns; Loc. = LC_X16_Y6_N5; COMB Node = 'cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.454 ns" { cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.114 ns) 20.812 ns rtl~15234 21 COMB LC_X16_Y6_N0 " "Info: 21: + IC(0.418 ns) + CELL(0.114 ns) = 20.812 ns; Loc. = LC_X16_Y6_N0; COMB Node = 'rtl~15234'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.532 ns" { cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 rtl~15234 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 21.108 ns rtl~2408 22 COMB LC_X16_Y6_N1 " "Info: 22: + IC(0.182 ns) + CELL(0.114 ns) = 21.108 ns; Loc. = LC_X16_Y6_N1; COMB Node = 'rtl~2408'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.296 ns" { rtl~15234 rtl~2408 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 21.404 ns cpu:inst\|cpu_du:I3\|acc\[0\]\[5\]~88 23 COMB LC_X16_Y6_N2 " "Info: 23: + IC(0.182 ns) + CELL(0.114 ns) = 21.404 ns; Loc. = LC_X16_Y6_N2; COMB Node = 'cpu:inst\|cpu_du:I3\|acc\[0\]\[5\]~88'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.296 ns" { rtl~2408 cpu:inst|cpu_du:I3|acc[0][5]~88 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.115 ns) 21.969 ns cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] 24 REG LC_X16_Y6_N6 " "Info: 24: + IC(0.450 ns) + CELL(0.115 ns) = 21.969 ns; Loc. = LC_X16_Y6_N6; REG Node = 'cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.565 ns" { cpu:inst|cpu_du:I3|acc[0][5]~88 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.825 ns " "Info: Total cell delay = 9.825 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.144 ns " "Info: Total interconnect delay = 12.144 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "21.969 ns" { lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] cpu:inst|cpu_cu:I2|TC_x[1]~42 cpu:inst|cpu_cu:I2|TC_x[0]~119 cpu:inst|cpu_cu:I2|C_store_x~24 cpu:inst|cpu_oa:I4|i~20 cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~18 inout4reg:inst10|i~113 inout4reg:inst10|reg_data_out_x[1]~102 inout4reg:inst10|reg_data_out_x[1]~105 ctrl8cpu:inst5|Mux_16_rtl_245~1 cpu:inst|cpu_du:I3|data_x[1]~517 cpu:inst|cpu_du:I3|add_129~1COUT0 cpu:inst|cpu_du:I3|add_129~2COUT0 cpu:inst|cpu_du:I3|add_129~3COUT0 cpu:inst|cpu_du:I3|add_129~4COUT cpu:inst|cpu_du:I3|add_129~5 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 rtl~15234 rtl~2408 cpu:inst|cpu_du:I3|acc[0][5]~88 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.760 ns" { UCLK UCLK~out0 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.771 ns" { UCLK UCLK~out0 lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "21.969 ns" { lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] cpu:inst|cpu_cu:I2|TC_x[1]~42 cpu:inst|cpu_cu:I2|TC_x[0]~119 cpu:inst|cpu_cu:I2|C_store_x~24 cpu:inst|cpu_oa:I4|i~20 cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~18 inout4reg:inst10|i~113 inout4reg:inst10|reg_data_out_x[1]~102 inout4reg:inst10|reg_data_out_x[1]~105 ctrl8cpu:inst5|Mux_16_rtl_245~1 cpu:inst|cpu_du:I3|data_x[1]~517 cpu:inst|cpu_du:I3|add_129~1COUT0 cpu:inst|cpu_du:I3|add_129~2COUT0 cpu:inst|cpu_du:I3|add_129~3COUT0 cpu:inst|cpu_du:I3|add_129~4COUT cpu:inst|cpu_du:I3|add_129~5 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 rtl~15234 rtl~2408 cpu:inst|cpu_du:I3|acc[0][5]~88 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_TSU_RESULT" "cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] nRESET UCLK 17.673 ns register " "Info: tsu for register cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] (data pin = nRESET, clock pin = UCLK) is 17.673 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.396 ns + Longest pin register " "Info: + Longest pin to register delay is 20.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns nRESET 1 PIN Pin_66 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_66; PIN Node = 'nRESET'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { nRESET } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 104 -112 56 120 "nRESET" "" } { 304 640 800 320 "nRESET" "" } { 304 -64 96 320 "nRESET" "" } { 96 56 632 112 "nRESET" "" } { 512 680 840 528 "nRESET" "" } { 752 656 816 768 "nRESET" "" } { 840 -96 64 856 "nRESET" "" } { 560 -112 48 576 "nRESET" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.590 ns) 3.253 ns cpu:inst\|cpu_du:I3\|i~220 2 COMB LC_X17_Y9_N3 " "Info: 2: + IC(1.194 ns) + CELL(0.590 ns) = 3.253 ns; Loc. = LC_X17_Y9_N3; COMB Node = 'cpu:inst\|cpu_du:I3\|i~220'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.784 ns" { nRESET cpu:inst|cpu_du:I3|i~220 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.590 ns) 4.543 ns cpu:inst\|cpu_du:I3\|i~85 3 COMB LC_X16_Y9_N3 " "Info: 3: + IC(0.700 ns) + CELL(0.590 ns) = 4.543 ns; Loc. = LC_X16_Y9_N3; COMB Node = 'cpu:inst\|cpu_du:I3\|i~85'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.290 ns" { cpu:inst|cpu_du:I3|i~220 cpu:inst|cpu_du:I3|i~85 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.292 ns) 6.568 ns cpu:inst\|cpu_cu:I2\|C_store_x~24 4 COMB LC_X16_Y5_N1 " "Info: 4: + IC(1.733 ns) + CELL(0.292 ns) = 6.568 ns; Loc. = LC_X16_Y5_N1; COMB Node = 'cpu:inst\|cpu_cu:I2\|C_store_x~24'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.025 ns" { cpu:inst|cpu_du:I3|i~85 cpu:inst|cpu_cu:I2|C_store_x~24 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_cu.vhd" 65 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.292 ns) 8.036 ns cpu:inst\|cpu_oa:I4\|i~20 5 COMB LC_X18_Y5_N9 " "Info: 5: + IC(1.176 ns) + CELL(0.292 ns) = 8.036 ns; Loc. = LC_X18_Y5_N9; COMB Node = 'cpu:inst\|cpu_oa:I4\|i~20'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.468 ns" { cpu:inst|cpu_cu:I2|C_store_x~24 cpu:inst|cpu_oa:I4|i~20 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.292 ns) 8.793 ns cpu:inst\|cpu_oa:I4\|ndre_x~1 6 COMB LC_X18_Y5_N2 " "Info: 6: + IC(0.465 ns) + CELL(0.292 ns) = 8.793 ns; Loc. = LC_X18_Y5_N2; COMB Node = 'cpu:inst\|cpu_oa:I4\|ndre_x~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.757 ns" { cpu:inst|cpu_oa:I4|i~20 cpu:inst|cpu_oa:I4|ndre_x~1 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_oa.vhd" 50 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.292 ns) 9.845 ns cpu:inst\|cpu_wd:I5\|i~18 7 COMB LC_X17_Y5_N5 " "Info: 7: + IC(0.760 ns) + CELL(0.292 ns) = 9.845 ns; Loc. = LC_X17_Y5_N5; COMB Node = 'cpu:inst\|cpu_wd:I5\|i~18'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.052 ns" { cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~18 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.292 ns) 10.900 ns inout4reg:inst10\|i~113 8 COMB LC_X18_Y5_N7 " "Info: 8: + IC(0.763 ns) + CELL(0.292 ns) = 10.900 ns; Loc. = LC_X18_Y5_N7; COMB Node = 'inout4reg:inst10\|i~113'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.055 ns" { cpu:inst|cpu_wd:I5|i~18 inout4reg:inst10|i~113 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.114 ns) 12.327 ns inout4reg:inst10\|reg_data_out_x\[1\]~102 9 COMB LC_X18_Y7_N2 " "Info: 9: + IC(1.313 ns) + CELL(0.114 ns) = 12.327 ns; Loc. = LC_X18_Y7_N2; COMB Node = 'inout4reg:inst10\|reg_data_out_x\[1\]~102'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.427 ns" { inout4reg:inst10|i~113 inout4reg:inst10|reg_data_out_x[1]~102 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 37 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.292 ns) 13.060 ns inout4reg:inst10\|reg_data_out_x\[1\]~105 10 COMB LC_X18_Y7_N1 " "Info: 10: + IC(0.441 ns) + CELL(0.292 ns) = 13.060 ns; Loc. = LC_X18_Y7_N1; COMB Node = 'inout4reg:inst10\|reg_data_out_x\[1\]~105'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.733 ns" { inout4reg:inst10|reg_data_out_x[1]~102 inout4reg:inst10|reg_data_out_x[1]~105 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 37 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.114 ns) 13.874 ns ctrl8cpu:inst5\|Mux_16_rtl_245~1 11 COMB LC_X19_Y7_N1 " "Info: 11: + IC(0.700 ns) + CELL(0.114 ns) = 13.874 ns; Loc. = LC_X19_Y7_N1; COMB Node = 'ctrl8cpu:inst5\|Mux_16_rtl_245~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.814 ns" { inout4reg:inst10|reg_data_out_x[1]~105 ctrl8cpu:inst5|Mux_16_rtl_245~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 14.170 ns cpu:inst\|cpu_du:I3\|data_x\[1\]~517 12 COMB LC_X19_Y7_N2 " "Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 14.170 ns; Loc. = LC_X19_Y7_N2; COMB Node = 'cpu:inst\|cpu_du:I3\|data_x\[1\]~517'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.296 ns" { ctrl8cpu:inst5|Mux_16_rtl_245~1 cpu:inst|cpu_du:I3|data_x[1]~517 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.423 ns) 15.839 ns cpu:inst\|cpu_du:I3\|add_129~1COUT0 13 COMB LC_X18_Y6_N1 " "Info: 13: + IC(1.246 ns) + CELL(0.423 ns) = 15.839 ns; Loc. = LC_X18_Y6_N1; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~1COUT0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.669 ns" { cpu:inst|cpu_du:I3|data_x[1]~517 cpu:inst|cpu_du:I3|add_129~1COUT0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.917 ns cpu:inst\|cpu_du:I3\|add_129~2COUT0 14 COMB LC_X18_Y6_N2 " "Info: 14: + IC(0.000 ns) + CELL(0.078 ns) = 15.917 ns; Loc. = LC_X18_Y6_N2; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~2COUT0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.078 ns" { cpu:inst|cpu_du:I3|add_129~1COUT0 cpu:inst|cpu_du:I3|add_129~2COUT0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.995 ns cpu:inst\|cpu_du:I3\|add_129~3COUT0 15 COMB LC_X18_Y6_N3 " "Info: 15: + IC(0.000 ns) + CELL(0.078 ns) = 15.995 ns; Loc. = LC_X18_Y6_N3; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~3COUT0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.078 ns" { cpu:inst|cpu_du:I3|add_129~2COUT0 cpu:inst|cpu_du:I3|add_129~3COUT0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 16.173 ns cpu:inst\|cpu_du:I3\|add_129~4COUT 16 COMB LC_X18_Y6_N4 " "Info: 16: + IC(0.000 ns) + CELL(0.178 ns) = 16.173 ns; Loc. = LC_X18_Y6_N4; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~4COUT'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.178 ns" { cpu:inst|cpu_du:I3|add_129~3COUT0 cpu:inst|cpu_du:I3|add_129~4COUT } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 16.794 ns cpu:inst\|cpu_du:I3\|add_129~5 17 COMB LC_X18_Y6_N5 " "Info: 17: + IC(0.000 ns) + CELL(0.621 ns) = 16.794 ns; Loc. = LC_X18_Y6_N5; COMB Node = 'cpu:inst\|cpu_du:I3\|add_129~5'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.621 ns" { cpu:inst|cpu_du:I3|add_129~4COUT cpu:inst|cpu_du:I3|add_129~5 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.292 ns) 18.253 ns cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~0 18 COMB LC_X16_Y6_N4 " "Info: 18: + IC(1.167 ns) + CELL(0.292 ns) = 18.253 ns; Loc. = LC_X16_Y6_N4; COMB Node = 'cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.459 ns" { cpu:inst|cpu_du:I3|add_129~5 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 18.707 ns cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~1 19 COMB LC_X16_Y6_N5 " "Info: 19: + IC(0.340 ns) + CELL(0.114 ns) = 18.707 ns; Loc. = LC_X16_Y6_N5; COMB Node = 'cpu:inst\|cpu_du:I3\|Mux_173_rtl_55_rtl_522~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.454 ns" { cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.114 ns) 19.239 ns rtl~15234 20 COMB LC_X16_Y6_N0 " "Info: 20: + IC(0.418 ns) + CELL(0.114 ns) = 19.239 ns; Loc. = LC_X16_Y6_N0; COMB Node = 'rtl~15234'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.532 ns" { cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 rtl~15234 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 19.535 ns rtl~2408 21 COMB LC_X16_Y6_N1 " "Info: 21: + IC(0.182 ns) + CELL(0.114 ns) = 19.535 ns; Loc. = LC_X16_Y6_N1; COMB Node = 'rtl~2408'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.296 ns" { rtl~15234 rtl~2408 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 19.831 ns cpu:inst\|cpu_du:I3\|acc\[0\]\[5\]~88 22 COMB LC_X16_Y6_N2 " "Info: 22: + IC(0.182 ns) + CELL(0.114 ns) = 19.831 ns; Loc. = LC_X16_Y6_N2; COMB Node = 'cpu:inst\|cpu_du:I3\|acc\[0\]\[5\]~88'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.296 ns" { rtl~2408 cpu:inst|cpu_du:I3|acc[0][5]~88 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.115 ns) 20.396 ns cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] 23 REG LC_X16_Y6_N6 " "Info: 23: + IC(0.450 ns) + CELL(0.115 ns) = 20.396 ns; Loc. = LC_X16_Y6_N6; REG Node = 'cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "0.565 ns" { cpu:inst|cpu_du:I3|acc[0][5]~88 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.984 ns " "Info: Total cell delay = 6.984 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.412 ns " "Info: Total interconnect delay = 13.412 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "20.396 ns" { nRESET nRESET~out0 cpu:inst|cpu_du:I3|i~220 cpu:inst|cpu_du:I3|i~85 cpu:inst|cpu_cu:I2|C_store_x~24 cpu:inst|cpu_oa:I4|i~20 cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~18 inout4reg:inst10|i~113 inout4reg:inst10|reg_data_out_x[1]~102 inout4reg:inst10|reg_data_out_x[1]~105 ctrl8cpu:inst5|Mux_16_rtl_245~1 cpu:inst|cpu_du:I3|data_x[1]~517 cpu:inst|cpu_du:I3|add_129~1COUT0 cpu:inst|cpu_du:I3|add_129~2COUT0 cpu:inst|cpu_du:I3|add_129~3COUT0 cpu:inst|cpu_du:I3|add_129~4COUT cpu:inst|cpu_du:I3|add_129~5 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 rtl~15234 rtl~2408 cpu:inst|cpu_du:I3|acc[0][5]~88 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UCLK destination 2.760 ns - Shortest register " "Info: - Shortest clock path from clock UCLK to destination register is 2.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns UCLK 1 CLK Pin_10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { UCLK } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 64 -112 56 80 "UCLK" "" } { 288 640 800 304 "UCLK" "" } { 0 -104 72 16 "UCLK" "" } { 288 -64 96 304 "UCLK" "" } { 112 472 632 128 "UCLK" "" } { 56 56 296 72 "UCLK" "" } { 496 680 840 512 "UCLK" "" } { 768 656 816 784 "UCLK" "" } { 824 -96 64 840 "UCLK" "" } { 544 -112 48 560 "UCLK" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.711 ns) 2.760 ns cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\] 2 REG LC_X16_Y6_N6 " "Info: 2: + IC(0.580 ns) + CELL(0.711 ns) = 2.760 ns; Loc. = LC_X16_Y6_N6; REG Node = 'cpu:inst\|cpu_du:I3\|acc_i\[0\]\[5\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.291 ns" { UCLK cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu8Bit\\cpu_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns " "Info: Total cell delay = 2.180 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.580 ns " "Info: Total interconnect delay = 0.580 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.760 ns" { UCLK UCLK~out0 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "20.396 ns" { nRESET nRESET~out0 cpu:inst|cpu_du:I3|i~220 cpu:inst|cpu_du:I3|i~85 cpu:inst|cpu_cu:I2|C_store_x~24 cpu:inst|cpu_oa:I4|i~20 cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~18 inout4reg:inst10|i~113 inout4reg:inst10|reg_data_out_x[1]~102 inout4reg:inst10|reg_data_out_x[1]~105 ctrl8cpu:inst5|Mux_16_rtl_245~1 cpu:inst|cpu_du:I3|data_x[1]~517 cpu:inst|cpu_du:I3|add_129~1COUT0 cpu:inst|cpu_du:I3|add_129~2COUT0 cpu:inst|cpu_du:I3|add_129~3COUT0 cpu:inst|cpu_du:I3|add_129~4COUT cpu:inst|cpu_du:I3|add_129~5 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0 cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1 rtl~15234 rtl~2408 cpu:inst|cpu_du:I3|acc[0][5]~88 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.760 ns" { UCLK UCLK~out0 cpu:inst|cpu_du:I3|acc_i[0][5] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TCO_RESULT" "UCLK PORTA_OUT\[1\] inout4reg:inst10\|out_0reg\[1\]~reg0 8.029 ns register " "Info: tco from clock UCLK to destination pin PORTA_OUT\[1\] through register inout4reg:inst10\|out_0reg\[1\]~reg0 is 8.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UCLK source 2.764 ns + Longest register " "Info: + Longest clock path from clock UCLK to source register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns UCLK 1 CLK Pin_10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { UCLK } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 64 -112 56 80 "UCLK" "" } { 288 640 800 304 "UCLK" "" } { 0 -104 72 16 "UCLK" "" } { 288 -64 96 304 "UCLK" "" } { 112 472 632 128 "UCLK" "" } { 56 56 296 72 "UCLK" "" } { 496 680 840 512 "UCLK" "" } { 768 656 816 784 "UCLK" "" } { 824 -96 64 840 "UCLK" "" } { 544 -112 48 560 "UCLK" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.711 ns) 2.764 ns inout4reg:inst10\|out_0reg\[1\]~reg0 2 REG LC_X20_Y9_N0 " "Info: 2: + IC(0.584 ns) + CELL(0.711 ns) = 2.764 ns; Loc. = LC_X20_Y9_N0; REG Node = 'inout4reg:inst10\|out_0reg\[1\]~reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.295 ns" { UCLK inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns " "Info: Total cell delay = 2.180 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.584 ns " "Info: Total interconnect delay = 0.584 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.764 ns" { UCLK UCLK~out0 inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.041 ns + Longest register pin " "Info: + Longest register to pin delay is 5.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inout4reg:inst10\|out_0reg\[1\]~reg0 1 REG LC_X20_Y9_N0 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y9_N0; REG Node = 'inout4reg:inst10\|out_0reg\[1\]~reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.933 ns) + CELL(2.108 ns) 5.041 ns PORTA_OUT\[1\] 2 PIN Pin_90 " "Info: 2: + IC(2.933 ns) + CELL(2.108 ns) = 5.041 ns; Loc. = Pin_90; PIN Node = 'PORTA_OUT\[1\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "5.041 ns" { inout4reg:inst10|out_0reg[1]~reg0 PORTA_OUT[1] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 648 1256 1441 664 "PORTA_OUT\[7..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns " "Info: Total cell delay = 2.108 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.933 ns " "Info: Total interconnect delay = 2.933 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "5.041 ns" { inout4reg:inst10|out_0reg[1]~reg0 PORTA_OUT[1] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.764 ns" { UCLK UCLK~out0 inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "5.041 ns" { inout4reg:inst10|out_0reg[1]~reg0 PORTA_OUT[1] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_TH_RESULT" "inout4reg:inst10\|out_0reg\[1\]~reg0 nRESET UCLK -0.159 ns register " "Info: th for register inout4reg:inst10\|out_0reg\[1\]~reg0 (data pin = nRESET, clock pin = UCLK) is -0.159 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UCLK destination 2.764 ns + Longest register " "Info: + Longest clock path from clock UCLK to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns UCLK 1 CLK Pin_10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { UCLK } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 64 -112 56 80 "UCLK" "" } { 288 640 800 304 "UCLK" "" } { 0 -104 72 16 "UCLK" "" } { 288 -64 96 304 "UCLK" "" } { 112 472 632 128 "UCLK" "" } { 56 56 296 72 "UCLK" "" } { 496 680 840 512 "UCLK" "" } { 768 656 816 784 "UCLK" "" } { 824 -96 64 840 "UCLK" "" } { 544 -112 48 560 "UCLK" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.711 ns) 2.764 ns inout4reg:inst10\|out_0reg\[1\]~reg0 2 REG LC_X20_Y9_N0 " "Info: 2: + IC(0.584 ns) + CELL(0.711 ns) = 2.764 ns; Loc. = LC_X20_Y9_N0; REG Node = 'inout4reg:inst10\|out_0reg\[1\]~reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.295 ns" { UCLK inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns " "Info: Total cell delay = 2.180 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.584 ns " "Info: Total interconnect delay = 0.584 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.764 ns" { UCLK UCLK~out0 inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.938 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns nRESET 1 PIN Pin_66 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_66; PIN Node = 'nRESET'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { nRESET } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 104 -112 56 120 "nRESET" "" } { 304 640 800 320 "nRESET" "" } { 304 -64 96 320 "nRESET" "" } { 96 56 632 112 "nRESET" "" } { 512 680 840 528 "nRESET" "" } { 752 656 816 768 "nRESET" "" } { 840 -96 64 856 "nRESET" "" } { 560 -112 48 576 "nRESET" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.309 ns) 2.938 ns inout4reg:inst10\|out_0reg\[1\]~reg0 2 REG LC_X20_Y9_N0 " "Info: 2: + IC(1.160 ns) + CELL(0.309 ns) = 2.938 ns; Loc. = LC_X20_Y9_N0; REG Node = 'inout4reg:inst10\|out_0reg\[1\]~reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.469 ns" { nRESET inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.778 ns " "Info: Total cell delay = 1.778 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns " "Info: Total interconnect delay = 1.160 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.938 ns" { nRESET nRESET~out0 inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.764 ns" { UCLK UCLK~out0 inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.938 ns" { nRESET nRESET~out0 inout4reg:inst10|out_0reg[1]~reg0 } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_MIN_TCO_RESULT" "UCLK PORTB_OUT\[5\] inout4reg:inst10\|out_1reg\[5\]~reg0 6.540 ns register " "Info: Minimum tco from clock UCLK to destination pin PORTB_OUT\[5\] through register inout4reg:inst10\|out_1reg\[5\]~reg0 is 6.540 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UCLK source 2.762 ns + Shortest register " "Info: + Shortest clock path from clock UCLK to source register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns UCLK 1 CLK Pin_10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { UCLK } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 64 -112 56 80 "UCLK" "" } { 288 640 800 304 "UCLK" "" } { 0 -104 72 16 "UCLK" "" } { 288 -64 96 304 "UCLK" "" } { 112 472 632 128 "UCLK" "" } { 56 56 296 72 "UCLK" "" } { 496 680 840 512 "UCLK" "" } { 768 656 816 784 "UCLK" "" } { 824 -96 64 840 "UCLK" "" } { 544 -112 48 560 "UCLK" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.711 ns) 2.762 ns inout4reg:inst10\|out_1reg\[5\]~reg0 2 REG LC_X24_Y10_N5 " "Info: 2: + IC(0.582 ns) + CELL(0.711 ns) = 2.762 ns; Loc. = LC_X24_Y10_N5; REG Node = 'inout4reg:inst10\|out_1reg\[5\]~reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "1.293 ns" { UCLK inout4reg:inst10|out_1reg[5]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns " "Info: Total cell delay = 2.180 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.582 ns " "Info: Total interconnect delay = 0.582 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.762 ns" { UCLK UCLK~out0 inout4reg:inst10|out_1reg[5]~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.554 ns + Shortest register pin " "Info: + Shortest register to pin delay is 3.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inout4reg:inst10\|out_1reg\[5\]~reg0 1 REG LC_X24_Y10_N5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y10_N5; REG Node = 'inout4reg:inst10\|out_1reg\[5\]~reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "" { inout4reg:inst10|out_1reg[5]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\inout4reg.vhd" 63 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(2.124 ns) 3.554 ns PORTB_OUT\[5\] 2 PIN Pin_72 " "Info: 2: + IC(1.430 ns) + CELL(2.124 ns) = 3.554 ns; Loc. = Pin_72; PIN Node = 'PORTB_OUT\[5\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "3.554 ns" { inout4reg:inst10|out_1reg[5]~reg0 PORTB_OUT[5] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu8Bit\\Altera\\Cpu8Bit.bdf" { { { 664 1256 1447 680 "PORTB_OUT\[7..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns " "Info: Total cell delay = 2.124 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.430 ns " "Info: Total interconnect delay = 1.430 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "3.554 ns" { inout4reg:inst10|out_1reg[5]~reg0 PORTB_OUT[5] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "2.762 ns" { UCLK UCLK~out0 inout4reg:inst10|out_1reg[5]~reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\Cpu8Bit_cmp.qrpt" Compiler "Cpu8Bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu8Bit\\Altera\\db\\cpu8bit.quartus_db" { Floorplan "" "" "3.554 ns" { inout4reg:inst10|out_1reg[5]~reg0 PORTB_OUT[5] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:02:04 2004 " "Info: Processing ended: Wed Feb 25 23:02:04 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "Cpu8Bit.tan.rpt " "Info: Writing report file Cpu8Bit.tan.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:02:06 2004 " "Info: Processing started: Wed Feb 25 23:02:06 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --import_settings_files=off --export_settings_files=off cpu8bit -c Cpu8Bit " "Info: Command: quartus_eda --import_settings_files=off --export_settings_files=off cpu8bit -c Cpu8Bit" {  } {  } 0 }
{  "Info" "IBASEO_DONE_HDL_SDO_GENERATION" "Cpu8Bit.vho Cpu8Bit_vhd.sdo \\CpuGen1\\Applications\\Cpu8Bit\\Altera\\simulation\\modelsim\\ simulation " "Info: Generated files Cpu8Bit.vho and Cpu8Bit_vhd.sdo in directory \\CpuGen1\\Applications\\Cpu8Bit\\Altera\\simulation\\modelsim\\ for EDA simulation tool" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:02:09 2004 " "Info: Processing ended: Wed Feb 25 23:02:09 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "Cpu8Bit.eda.rpt " "Info: Writing report file Cpu8Bit.eda.rpt" {  } {  } 0 }
