static inline void F_1 ( T_1 * V_1 )\r\n{\r\n__asm__ __volatile__ (\r\n"mrrc p0, 0, %0, %1, c0\n"\r\n: "=r" (state[0]), "=r" (state[1]));\r\n}\r\nstatic inline void F_2 ( T_1 * V_1 )\r\n{\r\n__asm__ __volatile__ (\r\n"mcrr p0, 0, %0, %1, c0\n"\r\n: : "r" (state[0]), "r" (state[1]));\r\n}\r\nstatic int F_3 ( struct V_2 * V_3 , unsigned long V_4 , void * V_5 )\r\n{\r\nstruct V_6 * V_7 = V_5 ;\r\nswitch ( V_4 ) {\r\ncase V_8 :\r\nV_7 -> V_9 . V_10 [ 0 ] = 0 ;\r\nV_7 -> V_9 . V_10 [ 1 ] = 0 ;\r\nbreak;\r\ncase V_11 :\r\nF_1 ( F_4 () -> V_9 . V_10 ) ;\r\nF_2 ( V_7 -> V_9 . V_10 ) ;\r\nbreak;\r\n}\r\nreturn V_12 ;\r\n}\r\nstatic int F_5 ( struct V_2 * V_3 , unsigned long V_4 , void * V_5 )\r\n{\r\nstruct V_6 * V_7 = V_5 ;\r\nswitch ( V_4 ) {\r\ncase V_8 :\r\ncase V_13 :\r\nF_6 ( V_7 ) ;\r\nbreak;\r\ncase V_11 :\r\nF_7 ( V_7 ) ;\r\nbreak;\r\n}\r\nreturn V_12 ;\r\n}\r\nstatic T_1 T_2 F_8 ( void )\r\n{\r\nT_1 V_14 ;\r\n__asm__ __volatile__ (\r\n"mrc p15, 0, %0, c15, c1, 0\n\t"\r\n: "=r" (value));\r\nreturn V_14 ;\r\n}\r\nstatic void T_2 F_9 ( T_1 V_14 )\r\n{\r\nT_1 V_15 ;\r\n__asm__ __volatile__ (\r\n"mcr p15, 0, %1, c15, c1, 0\n\t"\r\n"mrc p15, 0, %0, c15, c1, 0\n\t"\r\n"mov %0, %0\n\t"\r\n"sub pc, pc, #4\n\t"\r\n: "=r" (temp) : "r" (value));\r\n}\r\nstatic int T_2 F_10 ( void )\r\n{\r\nT_1 V_16 ;\r\nT_1 V_17 ;\r\n__asm__ __volatile__ (\r\n"mcrr p0, 0, %2, %3, c0\n"\r\n"mrrc p0, 0, %0, %1, c0\n"\r\n: "=r" (lo), "=r" (hi)\r\n: "r" (0), "r" (0x100));\r\nreturn ! ! V_17 ;\r\n}\r\nstatic int T_2 F_11 ( void )\r\n{\r\nT_1 V_18 ;\r\nV_18 = F_8 () & ~ 3 ;\r\nF_9 ( V_18 | 1 ) ;\r\nif ( F_10 () ) {\r\n#ifndef F_12\r\nF_13 ( L_1 ) ;\r\n#else\r\nF_14 ( L_2 ) ;\r\nV_19 |= V_20 ;\r\nF_15 ( & V_21 ) ;\r\n#endif\r\n} else {\r\nF_14 ( L_3 ) ;\r\nF_15 ( & V_22 ) ;\r\nV_18 |= 1 ;\r\n}\r\nF_9 ( V_18 ) ;\r\nreturn 0 ;\r\n}
