// Seed: 1419298625
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_10 = id_4 == id_1;
  wire id_11;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input uwire id_2,
    output wand id_3,
    input tri1 id_4,
    output supply0 id_5,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10
);
  id_12(
      .id_0(1'd0), .id_1(1), .id_2(1), .id_3(1 && id_2), .id_4(id_0)
  );
  wire id_13;
  wire id_14;
  nor (id_10, id_13, id_6, id_1, id_7, id_8, id_2, id_14);
  module_0(
      id_13, id_13, id_13, id_13, id_14, id_14, id_14, id_14, id_13
  );
  wire id_15;
  assign id_5 = 1;
endmodule
