Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu Jun  1 15:38:59 2017
| Host         : iyuge2PC running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xa7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------+------------------+------------------+----------------+
|    Clock Signal    |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+----------------------------+------------------+------------------+----------------+
|  L7/uCt_s/clk_temp |                            |                  |                1 |              1 |
|  T_IBUF_BUFG       |                            |                  |                2 |              2 |
|  L8/uCt_s/clk_temp | L9/uCt_s/res[3]_i_1_n_0    | clear_IBUF       |                2 |              5 |
|  L7/uCt_s/clk_temp | L8/uCt_s/res[2]_i_1__0_n_0 | clear_IBUF       |                5 |              6 |
|  T_IBUF_BUFG       | L7/uCt_s/res[2]_i_1_n_0    | clear_IBUF       |                3 |              6 |
+--------------------+----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 5      |                     1 |
| 6      |                     2 |
+--------+-----------------------+


