{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II " "Info: Running Quartus II Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 11:54:17 2013 " "Info: Processing started: Fri Jul 12 11:54:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API --analysis_and_elaboration " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "Multi_Sdram/command.v" "" { Text "Z:/Spectroscopy/FPGA/Multi_Sdram/command.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "Multi_Sdram/control_interface.v" "" { Text "Z:/Spectroscopy/FPGA/Multi_Sdram/control_interface.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/multi_sdram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/multi_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_Sdram " "Info: Found entity 1: Multi_Sdram" {  } { { "Multi_Sdram/Multi_Sdram.v" "" { Text "Z:/Spectroscopy/FPGA/Multi_Sdram/Multi_Sdram.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/pll1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Info: Found entity 1: PLL1" {  } { { "Multi_Sdram/PLL1.v" "" { Text "Z:/Spectroscopy/FPGA/Multi_Sdram/PLL1.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/sdr_data_path.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info: Found entity 1: sdr_data_path" {  } { { "Multi_Sdram/sdr_data_path.v" "" { Text "Z:/Spectroscopy/FPGA/Multi_Sdram/sdr_data_path.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/sdram_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Controller " "Info: Found entity 1: Sdram_Controller" {  } { { "Multi_Sdram/Sdram_Controller.v" "" { Text "Z:/Spectroscopy/FPGA/Multi_Sdram/Sdram_Controller.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/sdram_multiplexer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdram_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Multiplexer " "Info: Found entity 1: Sdram_Multiplexer" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "Z:/Spectroscopy/FPGA/Multi_Sdram/Sdram_Multiplexer.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_flash/flash_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_flash/flash_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flash_Controller " "Info: Found entity 1: Flash_Controller" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "Z:/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_flash/flash_multiplexer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_flash/flash_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flash_Multiplexer " "Info: Found entity 1: Flash_Multiplexer" {  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "Z:/Spectroscopy/FPGA/Multi_Flash/Flash_Multiplexer.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_flash/multi_flash.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_flash/multi_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_Flash " "Info: Found entity 1: Multi_Flash" {  } { { "Multi_Flash/Multi_Flash.v" "" { Text "Z:/Spectroscopy/FPGA/Multi_Flash/Multi_Flash.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_lock.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file clk_lock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_LOCK_altclkctrl_tb8 " "Info: Found entity 1: CLK_LOCK_altclkctrl_tb8" {  } { { "CLK_LOCK.v" "" { Text "Z:/Spectroscopy/FPGA/CLK_LOCK.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 CLK_LOCK " "Info: Found entity 2: CLK_LOCK" {  } { { "CLK_LOCK.v" "" { Text "Z:/Spectroscopy/FPGA/CLK_LOCK.v" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cmd_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD_Decode " "Info: Found entity 1: CMD_Decode" {  } { { "CMD_Decode.v" "" { Text "Z:/Spectroscopy/FPGA/CMD_Decode.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cii_starter_usb_api.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cii_starter_usb_api.v" { { "Info" "ISGN_ENTITY_NAME" "1 CII_Starter_USB_API " "Info: Found entity 1: CII_Starter_USB_API" {  } { { "CII_Starter_USB_API.v" "" { Text "Z:/Spectroscopy/FPGA/CII_Starter_USB_API.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_Sram " "Info: Found entity 1: Multi_Sram" {  } { { "Multi_Sram.v" "" { Text "Z:/Spectroscopy/FPGA/Multi_Sram.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "Z:/Spectroscopy/FPGA/Reset_Delay.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rs232_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_Controller " "Info: Found entity 1: RS232_Controller" {  } { { "RS232_Controller.v" "" { Text "Z:/Spectroscopy/FPGA/RS232_Controller.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_16bit_512k.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_16bit_512k.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16Bit_512K " "Info: Found entity 1: SRAM_16Bit_512K" {  } { { "SRAM_16Bit_512K.v" "" { Text "Z:/Spectroscopy/FPGA/SRAM_16Bit_512K.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_jtag.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file usb_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_JTAG " "Info: Found entity 1: USB_JTAG" {  } { { "USB_JTAG.v" "" { Text "Z:/Spectroscopy/FPGA/USB_JTAG.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 JTAG_REC " "Info: Found entity 2: JTAG_REC" {  } { { "USB_JTAG.v" "" { Text "Z:/Spectroscopy/FPGA/USB_JTAG.v" 75 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 JTAG_TRANS " "Info: Found entity 3: JTAG_TRANS" {  } { { "USB_JTAG.v" "" { Text "Z:/Spectroscopy/FPGA/USB_JTAG.v" 106 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "Z:/Spectroscopy/FPGA/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laser_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file laser_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Laser_Controller " "Info: Found entity 1: Laser_Controller" {  } { { "Laser_Controller.v" "" { Text "Z:/Spectroscopy/FPGA/Laser_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laserswitch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file laserswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 LaserSwitch " "Info: Found entity 1: LaserSwitch" {  } { { "LaserSwitch.v" "" { Text "Z:/Spectroscopy/FPGA/LaserSwitch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART.v(110) " "Warning (10268): Verilog HDL information at UART.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "UART.v" "" { Text "Z:/Spectroscopy/FPGA/UART.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "UART.v" "" { Text "Z:/Spectroscopy/FPGA/UART.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST CII_Starter_USB_API.v(334) " "Warning (10236): Verilog HDL Implicit Net warning at CII_Starter_USB_API.v(334): created implicit net for \"DLY_RST\"" {  } { { "CII_Starter_USB_API.v" "" { Text "Z:/Spectroscopy/FPGA/CII_Starter_USB_API.v" 334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Warning: Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "Z:/Spectroscopy/FPGA/CPU.bdf" { { 1512 832 880 1544 "inst2" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst6 " "Warning: Block or symbol \"NOT\" of instance \"inst6\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "Z:/Spectroscopy/FPGA/CPU.bdf" { { 1544 832 880 1576 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Warning: Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "Z:/Spectroscopy/FPGA/CPU.bdf" { { 1576 832 880 1608 "inst8" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Warning: Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "Z:/Spectroscopy/FPGA/CPU.bdf" { { 1408 832 880 1440 "inst13" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst15 " "Warning: Block or symbol \"NOT\" of instance \"inst15\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "Z:/Spectroscopy/FPGA/CPU.bdf" { { 1440 832 880 1472 "inst15" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Warning: Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "Z:/Spectroscopy/FPGA/CPU.bdf" { { 1472 832 880 1504 "inst17" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "oCountData\[31..0\] Laser_Controller inst10 " "Error: Incorrect connector style at port \"oCountData\[31..0\]\" for symbol \"inst10\" of type Laser_Controller" {  } { { "CPU.bdf" "" { Schematic "Z:/Spectroscopy/FPGA/CPU.bdf" { { 768 0 104 768 "" "" } } } }  } 0 0 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "" 0 -1}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "oErrorSignal\[15..0\] Laser_Controller inst10 " "Error: Incorrect connector style at port \"oErrorSignal\[15..0\]\" for symbol \"inst10\" of type Laser_Controller" {  } { { "CPU.bdf" "" { Schematic "Z:/Spectroscopy/FPGA/CPU.bdf" { { 832 0 136 832 "" "" } } } }  } 0 0 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "" 0 -1}
{ "Error" "EGDFX_INCORRECT_CONNECTOR_STYLE_CONDUIT" "" "Error: Can't use conduits in network without blocks" {  } { { "CPU.bdf" "" { Schematic "Z:/Spectroscopy/FPGA/CPU.bdf" { { 768 0 104 768 "" "" } } } }  } 0 0 "Can't use conduits in network without blocks" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Spectroscopy/FPGA/CII_Starter_USB_API.map.smsg " "Info: Generated suppressed messages file Z:/Spectroscopy/FPGA/CII_Starter_USB_API.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 9 s Quartus II " "Error: Quartus II Analysis & Elaboration was unsuccessful. 4 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Error: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 12 11:54:22 2013 " "Error: Processing ended: Fri Jul 12 11:54:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Error: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
