Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_multiplexing_main_behav xil_defaultlib.time_multiplexing_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'state' [C:/Users/jossx/OneDrive/Desktop/316 Labs/Lab 6/Lab_6/Lab_6.srcs/sources_1/imports/new/time_multiplexing_main.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hexto7segment
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.state_Machine
Compiling module xil_defaultlib.Stopwatch_Timer
Compiling module xil_defaultlib.time_mux_state_machine
Compiling module xil_defaultlib.time_multiplexing_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot time_multiplexing_main_behav
