// Seed: 4142444651
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    input supply0 id_4,
    output wire id_5,
    input wor id_6,
    input tri0 id_7,
    input uwire id_8,
    input tri id_9,
    output supply1 id_10,
    input supply1 id_11,
    input wand id_12,
    output uwire id_13,
    output uwire id_14,
    input wire id_15,
    output wand id_16,
    output tri id_17,
    output tri1 id_18
);
  wire id_20, id_21, id_22;
  assign module_1.type_30 = 0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input wor id_2,
    output wire id_3,
    input uwire id_4,
    input supply0 id_5,
    output tri0 id_6,
    input tri0 id_7
    , id_29,
    input tri1 id_8,
    output tri1 id_9,
    output supply0 id_10,
    input tri1 id_11,
    input wor id_12,
    input supply0 id_13,
    output tri0 id_14,
    output supply0 id_15,
    input wor id_16,
    input uwire id_17,
    input wire id_18,
    output logic id_19,
    input wand id_20,
    input wire id_21,
    input tri0 id_22,
    output wand id_23,
    input tri1 id_24,
    input tri0 id_25,
    output wand id_26,
    input tri0 id_27
);
  always id_19 <= 1;
  xor primCall (
      id_23,
      id_18,
      id_2,
      id_4,
      id_25,
      id_12,
      id_27,
      id_16,
      id_22,
      id_11,
      id_8,
      id_13,
      id_17,
      id_7,
      id_29,
      id_5,
      id_24,
      id_21
  );
  module_0 modCall_1 (
      id_8,
      id_5,
      id_26,
      id_20,
      id_18,
      id_23,
      id_5,
      id_17,
      id_22,
      id_8,
      id_0,
      id_13,
      id_5,
      id_14,
      id_14,
      id_4,
      id_10,
      id_1,
      id_23
  );
endmodule
