irq_set_chip_and_handler	,	F_32
parent	,	V_77
idu_irq_mask	,	F_21
num_online_cpus	,	F_36
virq	,	V_63
hwirq	,	V_46
__mcip_cmd	,	F_8
READ_BCR	,	F_16
raw_spin_unlock_irqrestore	,	F_10
"IDU "	,	L_3
cpu_online_mask	,	V_50
irq_desc	,	V_55
pr_warn	,	F_39
smp_cpuinfo_buf	,	V_30
irq_domain	,	V_57
cpuinfo_arc700	,	V_31
unlikely	,	F_4
mcip_bcr	,	V_14
ipi	,	V_25
lvl	,	V_39
CMD_IDU_SET_MODE	,	V_43
CMD_IDU_SET_DEST	,	V_38
CMD_INTRPT_CHECK_SOURCE	,	V_12
idu_irq_map	,	F_31
panic	,	F_42
of_irq_count	,	F_41
smp_ipi_irq_setup	,	F_2
IDU_M_DISTRI_RR	,	V_53
pad3	,	V_15
domain	,	V_58
force	,	V_48
"IDU not detected, but DeviceTree using it"	,	L_8
word	,	V_41
distr	,	V_40
irq_data	,	V_44
out_hwirq	,	V_71
extn	,	V_32
"MCIP: IDU referenced from Devicetree %d irqs\n"	,	L_9
nr_irqs	,	V_78
flags	,	V_4
IRQ_TYPE_NONE	,	V_74
cpumask_t	,	T_1
IRQ_SET_MASK_OK	,	V_54
handle_level_irq	,	V_65
IS_AVAIL1	,	F_17
device_node	,	V_67
ARC_REG_MCIP_READBACK	,	V_8
idu_of_init	,	F_40
irq_hw_number_t	,	T_2
sem	,	V_24
mcip_setup_per_cpu	,	F_1
idu_cascade_isr	,	F_26
cpumask	,	V_47
gfrc	,	V_20
c	,	V_11
d	,	V_62
mcip_ipi_clear	,	F_11
intc	,	V_76
pr_info	,	F_43
irq	,	V_10
i	,	V_79
arc_softirq_trigger	,	F_6
CMD_INTRPT_GENERATE_ACK	,	V_13
fls	,	F_38
iocoh	,	V_19
n	,	V_68
EINVAL	,	V_51
IDU_M_DISTRI_DEST	,	V_75
__init	,	T_4
idu_irq_ops	,	V_80
CMD_IDU_SET_MASK	,	V_45
msg	,	V_23
"DEBUG "	,	L_5
data	,	V_42
idu_irq_xlate	,	F_34
CMD_INTRPT_GENERATE_IRQ	,	V_9
IRQ_MOVE_PCNTXT	,	V_66
"IPI "	,	L_2
pad	,	V_26
CMD_DEBUG_SET_SELECT	,	V_34
u32	,	T_3
intspec	,	V_69
CMD_INTRPT_READ_STATUS	,	V_7
mcip_probe_n_setup	,	F_14
ver	,	V_27
"Extn [SMP]\t: ARConnect (v%d): %d cores with %s%s%s%s%s\n"	,	L_1
mp	,	V_28
irq_set_chained_handler_and_data	,	F_46
irq_domain_add_linear	,	F_44
num_cores	,	V_18
dbg	,	V_21
cpu	,	V_1
cmn_irq	,	V_36
raw_smp_processor_id	,	F_5
ffs	,	F_37
__ffs	,	F_13
out_type	,	V_72
raw_spin_lock_irqsave	,	F_7
irq_of_parse_and_map	,	F_45
generic_handle_irq	,	F_29
idu	,	V_16
idu_irq_set_affinity	,	F_23
desc	,	V_56
cpu_mask	,	V_37
idu_set_mode	,	F_20
mcip_ipi_send	,	F_3
idu_detected	,	V_33
idu_set_dest	,	F_19
__mcip_cmd_data	,	F_18
irq_set_status_flags	,	F_33
IDU_M_TRIG_LEVEL	,	V_52
pad2	,	V_22
intsize	,	V_70
idu_first_irq	,	V_61
IPI_IRQ	,	V_2
read_aux_reg	,	F_9
idu_irq	,	V_60
ipi_was_pending	,	V_5
"IDU irq %lx distri mode set to cpu %x\n"	,	L_7
irq_find_mapping	,	F_30
mcip_lock	,	V_6
cpumask_bits	,	F_25
arc_softirq_clear	,	F_12
core_irq	,	V_59
CMD_DEBUG_SET_MASK	,	V_35
ARC_REG_MCIP_BCR	,	V_29
idu_irq_unmask	,	F_22
llm	,	V_17
BIT	,	F_35
cpumask_and	,	F_24
idu_irq_chip	,	V_64
CMD_IDU_ENABLE	,	V_81
irq_desc_get_irq	,	F_28
SOFTIRQ_IRQ	,	V_3
online	,	V_49
"LLM "	,	L_4
CONFIG_CPU_BIG_ENDIAN	,	F_15
"GFRC"	,	L_6
irq_desc_get_handler_data	,	F_27
distri	,	V_73
