{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713863952283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713863952283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 11:19:12 2024 " "Processing started: Tue Apr 23 11:19:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713863952283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863952283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP1_Additionneur -c TP1_Additionneur " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP1_Additionneur -c TP1_Additionneur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863952283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713863952554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713863952554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_4b-bdf_type " "Found design unit 1: full_adder_4b-bdf_type" {  } { { "full_adder_4b.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/full_adder_4b.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957815 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4b " "Found entity 1: full_adder_4b" {  } { { "full_adder_4b.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/full_adder_4b.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863957815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "/home/vincent/Documents/GitHub/FPGA/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863957816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-behavioral " "Found design unit 1: half_adder-behavioral" {  } { { "half_adder.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/half_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957817 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863957817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_half_adder-tb " "Found design unit 1: tb_half_adder-tb" {  } { { "tb_half_adder.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/tb_half_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957817 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_half_adder " "Found entity 1: tb_half_adder" {  } { { "tb_half_adder.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/tb_half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863957817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavioral " "Found design unit 1: full_adder-behavioral" {  } { { "full_adder.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/full_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957817 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863957817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_full_adder-tb " "Found design unit 1: tb_full_adder-tb" {  } { { "tb_full_adder.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/tb_full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957818 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_full_adder " "Found entity 1: tb_full_adder" {  } { { "tb_full_adder.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/tb_full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863957818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_full_adder_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_full_adder_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_full_adder_4b-tb " "Found design unit 1: tb_full_adder_4b-tb" {  } { { "tb_full_adder_4b.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/tb_full_adder_4b.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957818 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_full_adder_4b " "Found entity 1: tb_full_adder_4b" {  } { { "tb_full_adder_4b.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/tb_full_adder_4b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863957818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behavioral " "Found design unit 1: top_level-behavioral" {  } { { "top_level.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/top_level.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957818 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863957818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transcodeur_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transcodeur_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transcodeur_7seg-behavioral " "Found design unit 1: transcodeur_7seg-behavioral" {  } { { "transcodeur_7seg.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/transcodeur_7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957819 ""} { "Info" "ISGN_ENTITY_NAME" "1 transcodeur_7seg " "Found entity 1: transcodeur_7seg" {  } { { "transcodeur_7seg.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/transcodeur_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863957819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863957819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713863957859 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6..4\] top_level.vhd(8) " "Using initial value X (don't care) for net \"LEDG\[6..4\]\" at top_level.vhd(8)" {  } { { "top_level.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/top_level.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863957861 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_4b full_adder_4b:FAD1 " "Elaborating entity \"full_adder_4b\" for hierarchy \"full_adder_4b:FAD1\"" {  } { { "top_level.vhd" "FAD1" { Text "/home/vincent/Documents/GitHub/FPGA/top_level.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863957866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder_4b:FAD1\|full_adder:b2v_inst " "Elaborating entity \"full_adder\" for hierarchy \"full_adder_4b:FAD1\|full_adder:b2v_inst\"" {  } { { "full_adder_4b.vhd" "b2v_inst" { Text "/home/vincent/Documents/GitHub/FPGA/full_adder_4b.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863957866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder full_adder_4b:FAD1\|full_adder:b2v_inst\|half_adder:HA1 " "Elaborating entity \"half_adder\" for hierarchy \"full_adder_4b:FAD1\|full_adder:b2v_inst\|half_adder:HA1\"" {  } { { "full_adder.vhd" "HA1" { Text "/home/vincent/Documents/GitHub/FPGA/full_adder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863957867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transcodeur_7seg transcodeur_7seg:TR0 " "Elaborating entity \"transcodeur_7seg\" for hierarchy \"transcodeur_7seg:TR0\"" {  } { { "top_level.vhd" "TR0" { Text "/home/vincent/Documents/GitHub/FPGA/top_level.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863957870 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/top_level.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713863958154 "|top_level|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/top_level.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713863958154 "|top_level|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/vincent/Documents/GitHub/FPGA/top_level.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713863958154 "|top_level|LEDG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713863958154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713863958200 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713863958376 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863958376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713863958399 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713863958399 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713863958399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713863958399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713863958403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 11:19:18 2024 " "Processing ended: Tue Apr 23 11:19:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713863958403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713863958403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713863958403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863958403 ""}
