Model {
  Name			  "updown_sfun"
  Version		  8.7
  MdlSubVersion		  1
  SavedCharacterEncoding  "windows-1252"
  GraphicalInterface {
    NumRootInports	    3
    Inport {
      Name		      "F"
      BusObject		      ""
      OutputFunctionCall      "off"
      UnitExpr		      "inherit"
    }
    Inport {
      Name		      "up1"
      BusObject		      ""
      OutputFunctionCall      "off"
      UnitExpr		      "inherit"
    }
    Inport {
      Name		      "down1"
      BusObject		      ""
      OutputFunctionCall      "off"
      UnitExpr		      "inherit"
    }
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.7"
    NumModelReferences	    0
    NumTestPointedSignals   0
    NumProvidedFunctions    0
    NumRequiredFunctions    0
  }
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  LastSavedArchitecture	  "win64"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [-4.0, 0.0, 1374.0, 732.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[1330.0, 572.0]
	ZoomFactor		[1.0]
	Offset			[0.0, 0.0]
      }
    }
  }
  Created		  ""
  Creator		  ""
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  ""
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  ""
  RTWModifiedTimeStamp	  391782872
  ModelVersionFormat	  "1.%<AutoIncrement:7>"
  ConfigurationManager	  "none"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowEditTimeErrors	  on
  ShowEditTimeWarnings	  off
  ShowEditTimeAdvisorChecks off
  ShowPortUnits		  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  VariantCondition	  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ShowVisualizeInsertedRTB on
  ShowMarkup		  on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  FunctionConnectors	  off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  PauseTimes		  "5"
  NumberOfSteps		  1
  SnapshotBufferSize	  10
  SnapshotInterval	  10
  NumberOfLastSnapshots	  0
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    6
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "updown_sfun"
    overrideMode_	    [0U]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "updown_sfun"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      7
      Version		      "1.16.2"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  8
	  Version		  "1.16.2"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverInfoToggleStatus  on
	  IsAutoAppliedInSIP	  off
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  9
	  Version		  "1.16.2"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  off
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Dataset"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  VisualizeSimOutput	  on
	  StreamToWorkspace	  off
	  StreamVariableName	  "streamout"
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	  LoggingToFile		  off
	  LoggingFileName	  "out.mat"
	  LoggingIntervals	  "[-inf, inf]"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  10
	  Version		  "1.16.2"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  DefaultParameterBehavior "Tunable"
	  UseDivisionForNetSlopeComputation "off"
	  UseFloatMulNetSlope	  off
	  DefaultUnderspecifiedDataType	"double"
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  CachingGlobalReferences off
	  GlobalBufferReuse	  on
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  PassReuseOutputArgsThreshold 12
	  ExpressionDepthLimit	  128
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  StateBitsets		  off
	  DataBitsets		  off
	  ActiveStateOutputEnumStorageType "Native Integer"
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  11
	  Version		  "1.16.2"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Simplified"
	  MergeDetectMultiDrivingBlocksExec "error"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "EnableAllAsError"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "error"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  AllowSymbolicDim	  on
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "none"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  SymbolicDimMinMaxWarning "warning"
	  LossOfSymbolicDimsSimulationWarning "warning"
	  LossOfSymbolicDimsCodeGenerationWarning "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	  SFOutputUsedAsStateInMooreChartDiag "error"
	  IntegerSaturationMsg	  "warning"
	  AllowedUnitSystems	  "all"
	  UnitsInconsistencyMsg	  "warning"
	  AllowAutomaticUnitConversions	on
	}
	Simulink.HardwareCC {
	  $ObjectID		  12
	  Version		  "1.16.2"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  64
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "Float"
	  ProdIntDivRoundTo	  "Zero"
	  ProdEndianess		  "LittleEndian"
	  ProdWordSize		  64
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "Intel->x86-64 (Windows64)"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	  UseEmbeddedCoderFeatures on
	  UseSimulinkCoderFeatures on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  13
	  Version		  "1.16.2"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  EnableRefExpFcnMdlSchedulingChecks on
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel on
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  14
	  Version		  "1.16.2"
	  SFSimEcho		  on
	  SimCtrlC		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	  SimGenImportedTypeDefs  off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  15
	  Version		  "1.16.2"
	  Array {
	    Type		    "Cell"
	    Dimension		    15
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  HardwareBoard		  "None"
	  TLCOptions		  ""
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  PostCodeGenCommand	  ""
	  Description		  ""
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  Toolchain		  "Automatically locate an installed toolchain"
	  BuildConfiguration	  "Faster Builds"
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  GenerateMissedCodeReplacementReport off
	  RTWCompilerOptimization "off"
	  RTWCustomCompilerOptimizations ""
	  CheckMdlBeforeBuild	  "Off"
	  SharedConstantsCachingThreshold 1024
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      16
	      Version		      "1.16.2"
	      Array {
		Type			"Cell"
		Dimension		23
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"CustomSymbolStrUtil"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      CommentStyle	      "Auto"
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      CustomSymbolStrUtil     "$N$C"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      17
	      Version		      "1.16.2"
	      Array {
		Type			"Cell"
		Dimension		13
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"SupportContinuousTime"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"GenerateAllocFcn"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      GenFloatMathFcnCalls    "NOT IN USE"
	      TargetLangStandard      "C89/C90 (ANSI)"
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      InferredTypesCompatibility off
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      CodeInterfacePackaging  "Nonreusable function"
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      ParenthesesLevel	      "Nominal"
	      CastingMode	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      GRTInterface	      off
	      GenerateAllocFcn	      off
	      UseToolchainInfoCompliant	on
	      GenerateSharedConstants on
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	      MultiInstanceErrorCode  "Error"
	    }
	    PropName		    "Components"
	  }
	}
	SlCovCC.ConfigComp {
	  $ObjectID		  18
	  Version		  "1.16.2"
	  Description		  "Simulink Coverage Configuration Component"
	  Name			  "Simulink Coverage"
	  CovEnable		  off
	  CovScope		  "EntireSystem"
	  CovIncludeTopModel	  on
	  RecordCoverage	  off
	  CovPath		  "/"
	  CovSaveName		  "covdata"
	  CovMetricSettings	  "dw"
	  CovNameIncrementing	  off
	  CovHtmlReporting	  on
	  CovForceBlockReductionOff on
	  CovEnableCumulative	  on
	  CovSaveCumulativeToWorkspaceVar on
	  CovSaveSingleToWorkspaceVar on
	  CovCumulativeVarName	  "covCumulativeData"
	  CovCumulativeReport	  off
	  CovSaveOutputData	  on
	  CovOutputDir		  "slcov_output/$ModelName$"
	  CovDataFileName	  "$ModelName$_cvdata"
	  CovReportOnPause	  on
	  CovModelRefEnable	  "off"
	  CovExternalEMLEnable	  off
	  CovSFcnEnable		  on
	  CovBoundaryAbsTol	  1e-05
	  CovBoundaryRelTol	  0.01
	  CovUseTimeInterval	  off
	  CovStartTime		  0
	  CovStopTime		  0
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 268, 83, 1099, 622 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    7
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    19
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "opaque"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Delay
      DelayLengthSource	      "Dialog"
      DelayLength	      "2"
      DelayLengthUpperLimit   "100"
      InitialConditionSource  "Dialog"
      InitialCondition	      "0.0"
      ExternalReset	      "None"
      ShowEnablePort	      off
      PreventDirectFeedthrough off
      DiagnosticForOutOfRangeDelayLength "None"
      RemoveProtectionDelayLength off
      InputProcessing	      "Elements as channels (sample based)"
      UseCircularBuffer	      off
      SampleTime	      "-1"
      StateMustResolveToSignalObject off
      CodeGenStateStorageClass "Auto"
    }
    Block {
      BlockType		      From
      GotoTag		      "A"
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      GotoTag		      "A"
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      InportShadow
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      S-Function
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      Scope
      DefaultConfigurationName "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      off
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Opaque		      off
      MaskHideContents	      off
      SFBlockType	      "NONE"
      GeneratePreprocessorConditionals off
      TreatAsGroupedWhenPropagatingVariantConditions on
      ContentPreviewEnabled   off
      IsWebBlock	      off
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
  }
  System {
    Name		    "updown_sfun"
    Location		    [-4, 0, 1370, 732]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "50"
    Block {
      BlockType		      Inport
      Name		      "F"
      SID		      "20"
      Position		      [105, 28, 135, 42]
      ZOrder		      39
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Inport
      Name		      "up1"
      SID		      "21"
      Position		      [105, 58, 135, 72]
      ZOrder		      40
      Port		      "2"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "int32"
    }
    Block {
      BlockType		      Inport
      Name		      "down1"
      SID		      "22"
      Position		      [105, 113, 135, 127]
      ZOrder		      41
      Port		      "3"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "int32"
    }
    Block {
      BlockType		      Reference
      Name		      "Assumption"
      SID		      "23"
      Ports		      [1, 1]
      Position		      [190, 54, 215, 76]
      ZOrder		      42
      NamePlacement	      "alternate"
      ShowName		      off
      AttributesFormatString  "%<intervals>"
      LibraryVersion	      "1.148"
      SourceBlock	      "sldvlib/Objectives and Constraints/Assumption"
      SourceType	      "Design Verifier Assumption"
      ContentPreviewEnabled   off
      enabled		      on
      customAVTBlockType      "Assumption"
      intervals		      "[1 60]"
      initial		      off
      dispValues	      on
      outEnabled	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Assumption1"
      SID		      "24"
      Ports		      [1, 1]
      Position		      [190, 107, 215, 133]
      ZOrder		      43
      NamePlacement	      "alternate"
      ShowName		      off
      AttributesFormatString  "%<intervals>"
      LibraryVersion	      "1.148"
      SourceBlock	      "sldvlib/Objectives and Constraints/Assumption"
      SourceType	      "Design Verifier Assumption"
      ContentPreviewEnabled   off
      enabled		      on
      customAVTBlockType      "Assumption"
      intervals		      "[1 20]"
      initial		      off
      dispValues	      on
      outEnabled	      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem"
      SID		      "25"
      Ports		      [3, 2]
      Position		      [600, 17, 645, 113]
      ZOrder		      38
      RequestExecContextInheritance off
      Variant		      off
      System {
	Name			"Subsystem"
	Location		[-4, 0, 1370, 732]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"150"
	Block {
	  BlockType		  Inport
	  Name			  "f"
	  SID			  "26"
	  Position		  [-60, -22, -30, -8]
	  ZOrder		  27
	  IconDisplay		  "Port number"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Inport
	  Name			  "up"
	  SID			  "27"
	  Position		  [-60, 13, -30, 27]
	  ZOrder		  28
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "down"
	  SID			  "28"
	  Position		  [-60, 48, -30, 62]
	  ZOrder		  29
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion"
	  SID			  "29"
	  Position		  [140, 113, 215, 147]
	  ZOrder		  22
	  BlockMirror		  on
	  OutDataTypeStr	  "int32"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Delay
	  Name			  "Delay"
	  SID			  "30"
	  Ports			  [1, 1]
	  Position		  [250, 113, 285, 147]
	  ZOrder		  21
	  BlockMirror		  on
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  S-Function
	  Name			  "S-Function"
	  SID			  "31"
	  Ports			  [4, 2]
	  Position		  [250, -64, 350, 69]
	  ZOrder		  12
	  FunctionName		  "updown_func"
	  SFunctionModules	  "updown_func"
	  SFunctionDeploymentMode off
	  EnableBusSupport	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "34"
	  Position		  [530, -37, 560, -23]
	  ZOrder		  34
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "W"
	  SID			  "35"
	  Position		  [530, 28, 560, 42]
	  ZOrder		  35
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "S-Function"
	  SrcPort		  2
	  Points		  [117, 0]
	  Branch {
	    ZOrder		    2
	    Points		    [0, 95]
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    3
	    DstBlock		    "W"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "Data Type Conversion"
	  SrcPort		  1
	  Points		  [-14, 0; 0, -180]
	  DstBlock		  "S-Function"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "f"
	  SrcPort		  1
	  DstBlock		  "S-Function"
	  DstPort		  2
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "S-Function"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "down"
	  SrcPort		  1
	  DstBlock		  "S-Function"
	  DstPort		  4
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "up"
	  SrcPort		  1
	  DstBlock		  "S-Function"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem1"
      SID		      "36"
      Ports		      [1, 1]
      Position		      [290, 44, 390, 86]
      ZOrder		      44
      RequestExecContextInheritance off
      Variant		      off
      System {
	Name			"Subsystem1"
	Location		[-8, 0, 1374, 744]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "37"
	  Position		  [120, 50, 170, 70]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "38"
	  Position		  [75, 100, 105, 130]
	  ZOrder		  3
	  Value			  "0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "Delay"
	  SID			  "39"
	  Ports			  [1, 1]
	  Position		  [160, 98, 195, 132]
	  ZOrder		  2
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "Delay1"
	  SID			  "40"
	  Ports			  [1, 1]
	  Position		  [280, 128, 315, 162]
	  ZOrder		  4
	  BlockMirror		  on
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  "41"
	  Position		  [270, 55, 320, 95]
	  ZOrder		  1
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "42"
	  Position		  [410, 68, 440, 82]
	  ZOrder		  -2
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [33, 0; 0, -40]
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    ZOrder		    5
	    Points		    [0, 70]
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    6
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [-28, 0; 0, -55]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem2"
      SID		      "43"
      Ports		      [1, 1]
      Position		      [405, 74, 505, 116]
      ZOrder		      45
      RequestExecContextInheritance off
      Variant		      off
      System {
	Name			"Subsystem2"
	Location		[-4, -4, 1370, 728]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "44"
	  Position		  [120, 50, 170, 70]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "45"
	  Position		  [75, 100, 105, 130]
	  ZOrder		  3
	  Value			  "0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "Delay"
	  SID			  "46"
	  Ports			  [1, 1]
	  Position		  [160, 98, 195, 132]
	  ZOrder		  2
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "Delay1"
	  SID			  "47"
	  Ports			  [1, 1]
	  Position		  [295, 173, 330, 207]
	  ZOrder		  4
	  BlockMirror		  on
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  "48"
	  Position		  [270, 95, 320, 135]
	  ZOrder		  1
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "49"
	  Position		  [405, 108, 435, 122]
	  ZOrder		  -2
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [58, 0; 0, 40]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    ZOrder		    5
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    6
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [-35, 0]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Verification Subsystem"
      SID		      "50"
      Tag		      "VerificationSubsystem"
      Ports		      [5]
      Position		      [490, 271, 665, 359]
      ZOrder		      46
      DisableCoverage	      on
      CopyFcn		      "sldvsubsys('copy');"
      LoadFcn		      "sldvsubsys('check')"
      PreSaveFcn	      "set_param(gcb,'SimViewingDevice','on');\nsldvsubsys('check');                   "
      OpenFcn		      "open_system(gcb,'force');"
      TreatAsAtomicUnit	      on
      SimViewingDevice	      on
      RequestExecContextInheritance off
      Variant		      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		20
	$ClassName		"Simulink.Mask"
	Type			"VerificationSubsystem"
	Help			"helpview(fullfile(docroot,'toolbox','sldv','sldv.map'),'verificationsubsystem')"
	Initialization		"sldvsubsys('maskInit');"
	SelfModifiable		"on"
	Display			"image(imread('sldvicon_versubsys.png','BackGroundColor',[1 1 1]),'center');"
	IconOpaque		"transparent"
      }
      System {
	Name			"Verification Subsystem"
	Location		[-8, -8, 1374, 736]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"125"
	SIDHighWatermark	"69"
	Block {
	  BlockType		  Inport
	  Name			  "F"
	  SID			  "50:5"
	  Position		  [35, 308, 65, 322]
	  ZOrder		  12
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "w"
	  SID			  "50:6"
	  Position		  [35, 188, 65, 202]
	  ZOrder		  13
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "out"
	  SID			  "50:8"
	  Position		  [755, 43, 785, 57]
	  ZOrder		  15
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "up"
	  SID			  "50:9"
	  Position		  [30, 43, 60, 57]
	  ZOrder		  16
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "down"
	  SID			  "50:10"
	  Position		  [30, 98, 60, 112]
	  ZOrder		  17
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant"
	  SID			  "50:34"
	  Ports			  [1, 1]
	  Position		  [185, 460, 265, 490]
	  ZOrder		  41
	  LibraryVersion	  "1.386"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ContentPreviewEnabled	  off
	  relop			  ">="
	  const			  "300"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant1"
	  SID			  "50:38"
	  Ports			  [1, 1]
	  Position		  [825, -28, 865, 8]
	  ZOrder		  45
	  LibraryVersion	  "1.386"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ContentPreviewEnabled	  off
	  relop			  ">="
	  const			  "100"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "50:13"
	  Position		  [35, 240, 65, 270]
	  ZOrder		  20
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "50:20"
	  Position		  [370, 255, 400, 285]
	  ZOrder		  28
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "50:28"
	  Position		  [210, 550, 240, 580]
	  ZOrder		  38
	  Value			  "300"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "50:64"
	  Position		  [745, 180, 775, 210]
	  ZOrder		  72
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  SID			  "50:67"
	  Position		  [900, 800, 930, 830]
	  ZOrder		  75
	  Value			  "0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "Delay"
	  SID			  "50:40"
	  Ports			  [1, 1]
	  Position		  [840, 243, 875, 277]
	  ZOrder		  47
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "Delay1"
	  SID			  "50:48"
	  Ports			  [1, 1]
	  Position		  [950, 633, 985, 667]
	  ZOrder		  56
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "Delay2"
	  SID			  "50:65"
	  Ports			  [1, 1]
	  Position		  [840, 178, 875, 212]
	  ZOrder		  71
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "Delay3"
	  SID			  "50:68"
	  Ports			  [1, 1]
	  Position		  [950, 798, 985, 832]
	  ZOrder		  74
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "1"
	}
	Block {
	  BlockType		  InportShadow
	  Name			  "F1"
	  SID			  "50:27"
	  Position		  [25, 435, 55, 445]
	  ZOrder		  34
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  InportShadow
	  Name			  "F2"
	  SID			  "50:42"
	  Position		  [745, 318, 775, 332]
	  ZOrder		  49
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  InportShadow
	  Name			  "F3"
	  SID			  "50:49"
	  Position		  [800, 698, 830, 712]
	  ZOrder		  58
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  SID			  "50:24"
	  Position		  [20, 391, 60, 419]
	  ZOrder		  31
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "50:57"
	  Position		  [750, -74, 790, -46]
	  ZOrder		  64
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "50:58"
	  Position		  [745, 376, 785, 404]
	  ZOrder		  65
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "50:59"
	  Position		  [795, 746, 835, 774]
	  ZOrder		  66
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  SID			  "50:23"
	  Position		  [340, 7, 430, 43]
	  ZOrder		  30
	}
	Block {
	  BlockType		  Reference
	  Name			  "Implies"
	  SID			  "50:16"
	  Ports			  [2, 1]
	  Position		  [515, 73, 590, 117]
	  ZOrder		  23
	  LibraryVersion	  "1.148"
	  SourceBlock		  "sldvlib/Verification Utilities/Implies"
	  SourceType		  "Design Verifier Implies"
	  ContentPreviewEnabled	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Implies1"
	  SID			  "50:29"
	  Ports			  [2, 1]
	  Position		  [420, 428, 495, 472]
	  ZOrder		  36
	  LibraryVersion	  "1.148"
	  SourceBlock		  "sldvlib/Verification Utilities/Implies"
	  SourceType		  "Design Verifier Implies"
	  ContentPreviewEnabled	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Implies2"
	  SID			  "50:36"
	  Ports			  [2, 1]
	  Position		  [980, 18, 1055, 62]
	  ZOrder		  43
	  LibraryVersion	  "1.148"
	  SourceBlock		  "sldvlib/Verification Utilities/Implies"
	  SourceType		  "Design Verifier Implies"
	  ContentPreviewEnabled	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Implies3"
	  SID			  "50:45"
	  Ports			  [2, 1]
	  Position		  [1125, 283, 1200, 327]
	  ZOrder		  52
	  LibraryVersion	  "1.148"
	  SourceBlock		  "sldvlib/Verification Utilities/Implies"
	  SourceType		  "Design Verifier Implies"
	  ContentPreviewEnabled	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Implies4"
	  SID			  "50:50"
	  Ports			  [2, 1]
	  Position		  [1180, 723, 1255, 767]
	  ZOrder		  61
	  LibraryVersion	  "1.148"
	  SourceBlock		  "sldvlib/Verification Utilities/Implies"
	  SourceType		  "Design Verifier Implies"
	  ContentPreviewEnabled	  off
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  SID			  "50:14"
	  Ports			  [3, 1]
	  Position		  [440, 69, 470, 101]
	  ZOrder		  21
	  Inputs		  "3"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  SID			  "50:15"
	  Ports			  [1, 1]
	  Position		  [220, 299, 250, 331]
	  ZOrder		  22
	  Operator		  "NOT"
	  Inputs		  "3"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator10"
	  SID			  "50:69"
	  Ports			  [1, 1]
	  Position		  [1010, 799, 1040, 831]
	  ZOrder		  76
	  Operator		  "NOT"
	  Inputs		  "3"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator2"
	  SID			  "50:30"
	  Ports			  [3, 1]
	  Position		  [340, 384, 375, 496]
	  ZOrder		  35
	  Inputs		  "3"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator3"
	  SID			  "50:41"
	  Ports			  [1, 1]
	  Position		  [915, 244, 945, 276]
	  ZOrder		  48
	  Operator		  "NOT"
	  Inputs		  "3"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator4"
	  SID			  "50:43"
	  Ports			  [4, 1]
	  Position		  [1035, 160, 1065, 425]
	  ZOrder		  50
	  Inputs		  "4"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator5"
	  SID			  "50:44"
	  Ports			  [1, 1]
	  Position		  [845, 309, 875, 341]
	  ZOrder		  51
	  Operator		  "NOT"
	  Inputs		  "3"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator6"
	  SID			  "50:47"
	  Ports			  [1, 1]
	  Position		  [950, 444, 980, 476]
	  ZOrder		  54
	  Operator		  "NOT"
	  Inputs		  "3"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator7"
	  SID			  "50:60"
	  Ports			  [2, 1]
	  Position		  [905, -85, 935, 15]
	  ZOrder		  67
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator8"
	  SID			  "50:52"
	  Ports			  [4, 1]
	  Position		  [1080, 622, 1130, 843]
	  ZOrder		  59
	  Inputs		  "4"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator9"
	  SID			  "50:66"
	  Ports			  [1, 1]
	  Position		  [915, 179, 945, 211]
	  ZOrder		  73
	  Operator		  "NOT"
	  Inputs		  "3"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Proof Objective"
	  SID			  "50:22"
	  Ports			  [1]
	  Position		  [640, 82, 665, 108]
	  ZOrder		  29
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "%<intervals>"
	  LibraryVersion	  "1.148"
	  SourceBlock		  "sldvlib/Objectives and Constraints/Proof Objective"
	  SourceType		  "Design Verifier Proof Objective"
	  ContentPreviewEnabled	  off
	  enabled		  on
	  customAVTBlockType	  "Proof Objective"
	  intervals		  "true"
	  dispValues		  on
	  outEnabled		  off
	  enableStopSim		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Proof Objective1"
	  SID			  "50:31"
	  Ports			  [1]
	  Position		  [525, 437, 550, 463]
	  ZOrder		  39
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "%<intervals>"
	  LibraryVersion	  "1.148"
	  SourceBlock		  "sldvlib/Objectives and Constraints/Proof Objective"
	  SourceType		  "Design Verifier Proof Objective"
	  ContentPreviewEnabled	  off
	  enabled		  on
	  customAVTBlockType	  "Proof Objective"
	  intervals		  "true"
	  dispValues		  on
	  outEnabled		  off
	  enableStopSim		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Proof Objective2"
	  SID			  "50:37"
	  Ports			  [1]
	  Position		  [1080, 27, 1105, 53]
	  ZOrder		  44
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "%<intervals>"
	  LibraryVersion	  "1.148"
	  SourceBlock		  "sldvlib/Objectives and Constraints/Proof Objective"
	  SourceType		  "Design Verifier Proof Objective"
	  ContentPreviewEnabled	  off
	  enabled		  on
	  customAVTBlockType	  "Proof Objective"
	  intervals		  "true"
	  dispValues		  on
	  outEnabled		  off
	  enableStopSim		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Proof Objective3"
	  SID			  "50:46"
	  Ports			  [1]
	  Position		  [1235, 292, 1260, 318]
	  ZOrder		  53
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "%<intervals>"
	  LibraryVersion	  "1.148"
	  SourceBlock		  "sldvlib/Objectives and Constraints/Proof Objective"
	  SourceType		  "Design Verifier Proof Objective"
	  ContentPreviewEnabled	  off
	  enabled		  on
	  customAVTBlockType	  "Proof Objective"
	  intervals		  "true"
	  dispValues		  on
	  outEnabled		  off
	  enableStopSim		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Proof Objective4"
	  SID			  "50:55"
	  Ports			  [1]
	  Position		  [1280, 732, 1305, 758]
	  ZOrder		  62
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "%<intervals>"
	  LibraryVersion	  "1.148"
	  SourceBlock		  "sldvlib/Objectives and Constraints/Proof Objective"
	  SourceType		  "Design Verifier Proof Objective"
	  ContentPreviewEnabled	  off
	  enabled		  on
	  customAVTBlockType	  "Proof Objective"
	  intervals		  "true"
	  dispValues		  on
	  outEnabled		  off
	  enableStopSim		  on
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  "50:11"
	  Ports			  [2, 1]
	  Position		  [220, 57, 250, 88]
	  ZOrder		  18
	  Operator		  ">"
	  InputSameDT		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator1"
	  SID			  "50:12"
	  Ports			  [2, 1]
	  Position		  [220, 187, 250, 218]
	  ZOrder		  19
	  Operator		  "<="
	  InputSameDT		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator2"
	  SID			  "50:21"
	  Ports			  [2, 1]
	  Position		  [440, 167, 470, 198]
	  ZOrder		  27
	  Operator		  "=="
	  InputSameDT		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator3"
	  SID			  "50:32"
	  Ports			  [2, 1]
	  Position		  [280, 521, 320, 579]
	  ZOrder		  37
	  Operator		  "=="
	  InputSameDT		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  SID			  "50:61"
	  Ports			  [5]
	  Position		  [210, -71, 255, 21]
	  ZOrder		  68
	  ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg('CurrentConfiguration', extmgr.ConfigurationSet(extmgr."
	  "Configuration('Core','General UI',true),extmgr.Configuration('Core','Source UI',true),extmgr.Configuration('Sources"
	  "','WiredSimulink',true),extmgr.Configuration('Visuals','Time Domain',true,'SerializedDisplays',{struct('MinYLimReal"
	  "','48.00000','MaxYLimReal','68.00000','YLabelReal','','MinYLimMag','48.00000','MaxYLimMag','68.00000','LegendVisibi"
	  "lity','Off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickColor',[0.686274509803922 0"
	  ".686274509803922 0.686274509803922],'ColorOrder',[1 1 0.0666666666666667;0.0745098039215686 0.623529411764706 1;1 0"
	  ".411764705882353 0.16078431372549;0.392156862745098 0.831372549019608 0.0745098039215686;0.717647058823529 0.274509"
	  "803921569 1;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863],'Title','%<SignalLabel>','LineProperties"
	  "Cache',{{}},'UserDefinedChannelNames',{{}},'NumLines',1,'LineNames',{{'up'}},'ShowContent',true,'Placement',1),stru"
	  "ct('MinYLimReal','6.00000','MaxYLimReal','26.00000','YLabelReal','','MinYLimMag','0','MaxYLimMag','10','LegendVisib"
	  "ility','Off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickColor',[0.686274509803922 "
	  "0.686274509803922 0.686274509803922],'ColorOrder',[1 1 0.0666666666666667;0.0745098039215686 0.623529411764706 1;1 "
	  "0.411764705882353 0.16078431372549;0.392156862745098 0.831372549019608 0.0745098039215686;0.717647058823529 0.27450"
	  "9803921569 1;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863],'Title','%<SignalLabel>','LinePropertie"
	  "sCache',{{}},'UserDefinedChannelNames',{{}},'NumLines',1,'LineNames',{{'down'}},'ShowContent',true,'Placement',2),s"
	  "truct('MinYLimReal','-0.125','MaxYLimReal','1.125','YLabelReal','','MinYLimMag','0','MaxYLimMag','10','LegendVisibi"
	  "lity','Off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickColor',[0.686274509803922 0"
	  ".686274509803922 0.686274509803922],'ColorOrder',[1 1 0.0666666666666667;0.0745098039215686 0.623529411764706 1;1 0"
	  ".411764705882353 0.16078431372549;0.392156862745098 0.831372549019608 0.0745098039215686;0.717647058823529 0.274509"
	  "803921569 1;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863],'Title','%<SignalLabel>','LineProperties"
	  "Cache',{{}},'UserDefinedChannelNames',{{}},'NumLines',1,'LineNames',{{'F'}},'ShowContent',true,'Placement',3),struc"
	  "t('MinYLimReal','-14.5','MaxYLimReal','130.5','YLabelReal','','MinYLimMag','0','MaxYLimMag','10','LegendVisibility'"
	  ",'Off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickColor',[0.686274509803922 0.6862"
	  "74509803922 0.686274509803922],'ColorOrder',[1 1 0.0666666666666667;0.0745098039215686 0.623529411764706 1;1 0.4117"
	  "64705882353 0.16078431372549;0.392156862745098 0.831372549019608 0.0745098039215686;0.717647058823529 0.27450980392"
	  "1569 1;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863],'Title','%<SignalLabel>','LinePropertiesCache"
	  "',{{}},'UserDefinedChannelNames',{{}},'NumLines',1,'LineNames',{{'w'}},'ShowContent',true,'Placement',4),struct('Mi"
	  "nYLimReal','-0.125','MaxYLimReal','1.125','YLabelReal','','MinYLimMag','0','MaxYLimMag','10','LegendVisibility','Of"
	  "f','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickColor',[0.686274509803922 0.68627450"
	  "9803922 0.686274509803922],'ColorOrder',[1 1 0.0666666666666667;0.0745098039215686 0.623529411764706 1;1 0.41176470"
	  "5882353 0.16078431372549;0.392156862745098 0.831372549019608 0.0745098039215686;0.717647058823529 0.274509803921569"
	  " 1;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863],'Title','%<SignalLabel>','LinePropertiesCache',{{"
	  "}},'UserDefinedChannelNames',{{}},'NumLines',1,'LineNames',{{'out3'}},'ShowContent',true,'Placement',5),struct('Min"
	  "YLimReal','-10.00000','MaxYLimReal','10.00000','YLabelReal','','MinYLimMag','0','MaxYLimMag','10','LegendVisibility"
	  "','Off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickColor',[0.686274509803922 0.686"
	  "274509803922 0.686274509803922],'ColorOrder',[1 1 0.0666666666666667;0.0745098039215686 0.623529411764706 1;1 0.411"
	  "764705882353 0.16078431372549;0.392156862745098 0.831372549019608 0.0745098039215686;0.717647058823529 0.2745098039"
	  "21569 1;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863],'Title','','LinePropertiesCache',{{}},'UserD"
	  "efinedChannelNames',{{}},'NumLines',0,'LineNames',{{}},'ShowContent',false,'Placement',6),struct('MinYLimReal','-10"
	  ".00000','MaxYLimReal','10.00000','YLabelReal','','MinYLimMag','0','MaxYLimMag','10','LegendVisibility','Off','XGrid"
	  "',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickColor',[0.686274509803922 0.686274509803922 0"
	  ".686274509803922],'ColorOrder',[1 1 0.0666666666666667;0.0745098039215686 0.623529411764706 1;1 0.411764705882353 0"
	  ".16078431372549;0.392156862745098 0.831372549019608 0.0745098039215686;0.717647058823529 0.274509803921569 1;0.0588"
	  "235294117647 1 1;1 0.0745098039215686 0.650980392156863],'Title','','LinePropertiesCache',{{}},'UserDefinedChannelN"
	  "ames',{{}},'NumLines',0,'LineNames',{{}},'ShowContent',false,'Placement',7),struct('MinYLimReal','-10.00000','MaxYL"
	  "imReal','10.00000','YLabelReal','','MinYLimMag','0','MaxYLimMag','10','LegendVisibility','Off','XGrid',true,'YGrid'"
	  ",true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickColor',[0.686274509803922 0.686274509803922 0.6862745098039"
	  "22],'ColorOrder',[1 1 0.0666666666666667;0.0745098039215686 0.623529411764706 1;1 0.411764705882353 0.1607843137254"
	  "9;0.392156862745098 0.831372549019608 0.0745098039215686;0.717647058823529 0.274509803921569 1;0.0588235294117647 1"
	  " 1;1 0.0745098039215686 0.650980392156863],'Title','','LinePropertiesCache',{{}},'UserDefinedChannelNames',{{}},'Nu"
	  "mLines',0,'LineNames',{{}},'ShowContent',false,'Placement',8)},'DisplayPropertyDefaults',struct('YLabelReal','','Le"
	  "gendVisibility','Off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickColor',[0.6862745"
	  "09803922 0.686274509803922 0.686274509803922],'ColorOrder',[0.0745098039215686 0.623529411764706 1;1 0.411764705882"
	  "353 0.16078431372549;1 1 0.0666666666666667;0.717647058823529 0.274509803921569 1;0.392156862745098 0.8313725490196"
	  "08 0.0745098039215686;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863]),'DisplayLayoutDimensions',[4 "
	  "2],'DisplayContentCache',[]),extmgr.Configuration('Tools','Plot Navigation',true),extmgr.Configuration('Tools','Mea"
	  "surements',true,'Version','2015b')),'Version','2015b','Position',[1 41 1366 652])"
	  NumInputPorts		  "5"
	}
	Block {
	  BlockType		  InportShadow
	  Name			  "out1"
	  SID			  "50:39"
	  Position		  [745, 253, 775, 267]
	  ZOrder		  46
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  InportShadow
	  Name			  "out2"
	  SID			  "50:56"
	  Position		  [800, 643, 830, 657]
	  ZOrder		  55
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  InportShadow
	  Name			  "out3"
	  SID			  "50:62"
	  Position		  [30, 8, 60, 22]
	  ZOrder		  69
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  InportShadow
	  Name			  "w1"
	  SID			  "50:26"
	  Position		  [25, 468, 55, 482]
	  ZOrder		  33
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  InportShadow
	  Name			  "w2"
	  SID			  "50:35"
	  Position		  [755, -17, 785, -3]
	  ZOrder		  42
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "down"
	  SrcPort		  1
	  Points		  [29, 0]
	  Branch {
	    ZOrder		    2
	    Points		    [67, 0; 0, -25]
	    DstBlock		    "Relational\nOperator"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    3
	    Points		    [0, -150]
	    DstBlock		    "Scope"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "out3"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  5
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "Logical\nOperator7"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Implies2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator8"
	  DstPort		  3
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator4"
	  DstPort		  4
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "F3"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator8"
	  DstPort		  2
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "out2"
	  SrcPort		  1
	  Points		  [19, 0]
	  Branch {
	    ZOrder		    11
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    12
	    Points		    [0, 240; 294, 0; 0, -135]
	    DstBlock		    "Implies4"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "Logical\nOperator8"
	  SrcPort		  1
	  DstBlock		  "Implies4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "Implies4"
	  SrcPort		  1
	  DstBlock		  "Proof Objective4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "Logical\nOperator6"
	  SrcPort		  1
	  Points		  [125, 0]
	  DstBlock		  "Implies3"
	  DstPort		  2
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "Logical\nOperator4"
	  SrcPort		  1
	  DstBlock		  "Implies3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "Implies3"
	  SrcPort		  1
	  DstBlock		  "Proof Objective3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "F2"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  21
	  SrcBlock		  "out1"
	  SrcPort		  1
	  Points		  [26, 0]
	  Branch {
	    ZOrder		    22
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    23
	    Points		    [0, 200]
	    DstBlock		    "Logical\nOperator6"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  24
	  SrcBlock		  "Compare\nTo Constant1"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  25
	  SrcBlock		  "w2"
	  SrcPort		  1
	  DstBlock		  "Compare\nTo Constant1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  26
	  SrcBlock		  "out"
	  SrcPort		  1
	  DstBlock		  "Implies2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  27
	  SrcBlock		  "Implies2"
	  SrcPort		  1
	  DstBlock		  "Proof Objective2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  28
	  SrcBlock		  "F1"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  29
	  SrcBlock		  "Compare\nTo Constant"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  3
	}
	Line {
	  ZOrder		  30
	  SrcBlock		  "w1"
	  SrcPort		  1
	  Points		  [91, 0]
	  Branch {
	    ZOrder		    31
	    DstBlock		    "Compare\nTo Constant"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    32
	    Points		    [0, 60]
	    DstBlock		    "Relational\nOperator3"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  33
	  SrcBlock		  "Implies1"
	  SrcPort		  1
	  DstBlock		  "Proof Objective1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  34
	  SrcBlock		  "Relational\nOperator3"
	  SrcPort		  1
	  Points		  [80, 0]
	  DstBlock		  "Implies1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  35
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator3"
	  DstPort		  2
	}
	Line {
	  ZOrder		  36
	  SrcBlock		  "Logical\nOperator2"
	  SrcPort		  1
	  DstBlock		  "Implies1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  37
	  SrcBlock		  "From"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  38
	  SrcBlock		  "Implies"
	  SrcPort		  1
	  DstBlock		  "Proof Objective"
	  DstPort		  1
	}
	Line {
	  ZOrder		  39
	  SrcBlock		  "Relational\nOperator2"
	  SrcPort		  1
	  Points		  [18, 0; 0, -80]
	  DstBlock		  "Implies"
	  DstPort		  2
	}
	Line {
	  ZOrder		  40
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [11, 0; 0, -80]
	  DstBlock		  "Relational\nOperator2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  41
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  DstBlock		  "Implies"
	  DstPort		  1
	}
	Line {
	  ZOrder		  42
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  Points		  [62, 0; 0, -220]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  3
	}
	Line {
	  ZOrder		  43
	  SrcBlock		  "F"
	  SrcPort		  1
	  Points		  [44, 0]
	  Branch {
	    ZOrder		    44
	    DstBlock		    "Logical\nOperator1"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    45
	    Points		    [0, -340]
	    DstBlock		    "Scope"
	    DstPort		    3
	  }
	}
	Line {
	  ZOrder		  46
	  SrcBlock		  "Relational\nOperator1"
	  SrcPort		  1
	  Points		  [48, 0; 0, -120]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  ZOrder		  47
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  Points		  [52, 0]
	  Branch {
	    ZOrder		    48
	    DstBlock		    "Logical\nOperator"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    49
	    Points		    [0, -50]
	    DstBlock		    "Goto"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  50
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [101, 0; 0, -45]
	  DstBlock		  "Relational\nOperator1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  51
	  SrcBlock		  "w"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    ZOrder		    52
	    Points		    [22, 0]
	    Branch {
	      ZOrder		      53
	      DstBlock		      "Relational\nOperator1"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      54
	      Points		      [0, -20]
	      DstBlock		      "Relational\nOperator2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    ZOrder		    55
	    Points		    [0, -200]
	    DstBlock		    "Scope"
	    DstPort		    4
	  }
	}
	Line {
	  ZOrder		  56
	  SrcBlock		  "up"
	  SrcPort		  1
	  Points		  [7, 0]
	  Branch {
	    ZOrder		    57
	    Points		    [91, 0; 0, 15]
	    DstBlock		    "Relational\nOperator"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    58
	    Points		    [0, -115]
	    DstBlock		    "Scope"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  59
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  60
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  61
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  62
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  63
	  SrcBlock		  "Logical\nOperator10"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator8"
	  DstPort		  4
	}
	Line {
	  ZOrder		  64
	  SrcBlock		  "Logical\nOperator9"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  65
	  SrcBlock		  "Logical\nOperator5"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator4"
	  DstPort		  3
	}
	Line {
	  ZOrder		  66
	  SrcBlock		  "Logical\nOperator3"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator4"
	  DstPort		  2
	}
      }
    }
    Line {
      ZOrder		      12
      SrcBlock		      "Subsystem"
      SrcPort		      2
      Points		      [5, 0; 0, 120; -236, 0; 0, 90]
      DstBlock		      "Verification Subsystem"
      DstPort		      2
    }
    Line {
      ZOrder		      13
      SrcBlock		      "up1"
      SrcPort		      1
      DstBlock		      "Assumption"
      DstPort		      1
    }
    Line {
      ZOrder		      14
      SrcBlock		      "down1"
      SrcPort		      1
      DstBlock		      "Assumption1"
      DstPort		      1
    }
    Line {
      ZOrder		      17
      SrcBlock		      "Assumption"
      SrcPort		      1
      Points		      [23, 0]
      Branch {
	ZOrder			16
	Points			[0, 265]
	DstBlock		"Verification Subsystem"
	DstPort			4
      }
      Branch {
	ZOrder			15
	DstBlock		"Subsystem1"
	DstPort			1
      }
    }
    Line {
      ZOrder		      20
      SrcBlock		      "Assumption1"
      SrcPort		      1
      Points		      [8, 0]
      Branch {
	ZOrder			19
	Points			[160, 0; 0, -25]
	DstBlock		"Subsystem2"
	DstPort			1
      }
      Branch {
	ZOrder			18
	Points			[0, 225]
	DstBlock		"Verification Subsystem"
	DstPort			5
      }
    }
    Line {
      ZOrder		      21
      SrcBlock		      "Subsystem2"
      SrcPort		      1
      DstBlock		      "Subsystem"
      DstPort		      3
    }
    Line {
      ZOrder		      22
      SrcBlock		      "Subsystem1"
      SrcPort		      1
      DstBlock		      "Subsystem"
      DstPort		      2
    }
    Line {
      ZOrder		      25
      SrcBlock		      "F"
      SrcPort		      1
      Points		      [116, 0]
      Branch {
	ZOrder			24
	Points			[0, 250]
	DstBlock		"Verification Subsystem"
	DstPort			1
      }
      Branch {
	ZOrder			23
	DstBlock		"Subsystem"
	DstPort			1
      }
    }
    Line {
      ZOrder		      26
      SrcBlock		      "Subsystem"
      SrcPort		      1
      Points		      [19, 0; 0, 134; -265, 0; 0, 141]
      DstBlock		      "Verification Subsystem"
      DstPort		      3
    }
  }
}
