

================================================================
== Vivado HLS Report for 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s'
================================================================
* Date:           Sun Aug 31 17:18:35 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.313 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      153|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        1|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|       27|     -|
|Register             |        -|      -|       15|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|      0|       15|      180|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sigmoid_table2_U  |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                                              |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_fu_164_p2               |     +    |      0|  0|  22|           1|          15|
    |add_ln91_fu_190_p2                |     +    |      0|  0|  22|          10|          15|
    |icmp_ln850_fu_140_p2              |   icmp   |      0|  0|  20|          31|           5|
    |icmp_ln851_fu_158_p2              |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln94_fu_220_p2               |   icmp   |      0|  0|  11|           5|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln92_fu_240_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln850_fu_178_p3            |  select  |      0|  0|  15|           1|          15|
    |select_ln851_fu_170_p3            |  select  |      0|  0|  15|           1|          15|
    |select_ln92_1_fu_246_p3           |  select  |      0|  0|  10|           1|          10|
    |select_ln92_fu_232_p3             |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln91_fu_196_p2                |    xor   |      0|  0|  11|          10|          11|
    |xor_ln92_fu_226_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 153|          80|          98|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done                   |   9|          2|    1|          2|
    |data_V_data_V_blk_n       |   9|          2|    1|          2|
    |res_V_data_V_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  27|          6|    3|          6|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |select_ln92_1_reg_263    |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config15> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config15> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config15> | return value |
|ap_done                | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config15> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config15> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config15> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config15> | return value |
|data_V_data_V_dout     |  in |   21|   ap_fifo  |                          data_V_data_V                         |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                          data_V_data_V                         |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                          data_V_data_V                         |    pointer   |
|res_V_data_V_TREADY    |  in |    1|    axis    |                          res_V_data_V                          |    pointer   |
|res_V_data_V_TDATA     | out |   16|    axis    |                          res_V_data_V                          |    pointer   |
|res_V_data_V_TVALID    | out |    1|    axis    |                          res_V_data_V                          |    pointer   |
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

