// Seed: 1496147724
module module_0 (
    input uwire id_0
    , id_14,
    output uwire id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri id_4,
    output tri id_5,
    output supply1 id_6,
    input wire id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    output uwire id_11,
    input tri id_12
);
  wire id_15;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd23,
    parameter id_2  = 32'd18,
    parameter id_8  = 32'd45
) (
    input supply1 id_0,
    input uwire id_1,
    output wand _id_2[id_2 : id_11],
    output supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    input supply0 id_6,
    input uwire id_7,
    inout supply0 _id_8,
    inout wor id_9
    , id_19,
    output wand id_10,
    output supply1 _id_11,
    input uwire id_12,
    input tri id_13,
    output tri0 id_14,
    output supply0 id_15,
    input wor id_16,
    input tri0 id_17
);
  assign id_19 = id_12;
  logic id_20;
  wire [id_8 : -1] id_21;
  assign id_19 = -1 - -1;
  assign id_2  = id_9;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_3,
      id_4,
      id_1,
      id_10,
      id_3,
      id_9,
      id_9,
      id_7,
      id_9,
      id_14,
      id_16
  );
  parameter id_22 = 1 | -1;
endmodule
