

================================================================
== Vitis HLS Report for 'node1'
================================================================
* Date:           Wed Sep 25 13:00:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.601 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12590|    12590|  41.925 us|  41.925 us|  12590|  12590|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop4_loop5  |    12588|    12588|        49|          4|          1|  3136|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      419|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    38|     2476|     2518|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      662|    -|
|Register             |        -|     -|     1529|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    38|     4005|     3631|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1732     |fadd_32ns_32ns_32_7_full_dsp_1     |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1733     |fadd_32ns_32ns_32_7_full_dsp_1     |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1734     |fadd_32ns_32ns_32_7_full_dsp_1     |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1735     |fadd_32ns_32ns_32_7_full_dsp_1     |        0|   2|  318|  198|    0|
    |fexp_32ns_32ns_32_14_full_dsp_1_U1738    |fexp_32ns_32ns_32_14_full_dsp_1    |        0|   7|  316|  748|    0|
    |fexp_32ns_32ns_32_14_full_dsp_1_U1739    |fexp_32ns_32ns_32_14_full_dsp_1    |        0|   7|  316|  748|    0|
    |frecip_32ns_32ns_32_14_full_dsp_1_U1736  |frecip_32ns_32ns_32_14_full_dsp_1  |        0|   8|  286|  115|    0|
    |frecip_32ns_32ns_32_14_full_dsp_1_U1737  |frecip_32ns_32ns_32_14_full_dsp_1  |        0|   8|  286|  115|    0|
    +-----------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                                   |        0|  38| 2476| 2518|    0|
    +-----------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_360_p2                  |         +|   0|  0|  19|          12|           1|
    |add_ln43_fu_407_p2                  |         +|   0|  0|  14|           7|           1|
    |ap_condition_657                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln42_fu_354_p2                 |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln43_fu_369_p2                 |      icmp|   0|  0|  14|           7|           6|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state49_pp0_stage0_iter12  |        or|   0|  0|   2|           1|           1|
    |or_ln49_1_fu_423_p2                 |        or|   0|  0|  10|          10|           2|
    |or_ln49_2_fu_433_p2                 |        or|   0|  0|  10|          10|           2|
    |or_ln49_3_fu_461_p2                 |        or|   0|  0|  10|          10|           3|
    |or_ln49_4_fu_471_p2                 |        or|   0|  0|  10|          10|           3|
    |or_ln49_5_fu_499_p2                 |        or|   0|  0|  10|          10|           3|
    |or_ln49_6_fu_509_p2                 |        or|   0|  0|  10|          10|           3|
    |or_ln49_fu_396_p2                   |        or|   0|  0|  10|          10|           1|
    |select_ln42_fu_375_p3               |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_1_fu_569_p2                |       xor|   0|  0|  33|          32|          33|
    |xor_ln51_2_fu_587_p2                |       xor|   0|  0|  33|          32|          33|
    |xor_ln51_3_fu_597_p2                |       xor|   0|  0|  33|          32|          33|
    |xor_ln51_4_fu_615_p2                |       xor|   0|  0|  33|          32|          33|
    |xor_ln51_5_fu_625_p2                |       xor|   0|  0|  33|          32|          33|
    |xor_ln51_6_fu_643_p2                |       xor|   0|  0|  33|          32|          33|
    |xor_ln51_7_fu_653_p2                |       xor|   0|  0|  33|          32|          33|
    |xor_ln51_fu_559_p2                  |       xor|   0|  0|  33|          32|          33|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 419|         371|         308|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter12              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_v12_load             |   9|          2|    7|         14|
    |grp_fu_287_p0                         |  26|          5|   32|        160|
    |grp_fu_287_p1                         |  26|          5|   32|        160|
    |grp_fu_291_p0                         |  26|          5|   32|        160|
    |grp_fu_291_p1                         |  26|          5|   32|        160|
    |grp_fu_295_p0                         |  26|          5|   32|        160|
    |grp_fu_300_p0                         |  26|          5|   32|        160|
    |grp_fu_305_p1                         |  26|          5|   32|        160|
    |grp_fu_310_p1                         |  26|          5|   32|        160|
    |grp_fu_315_p1                         |  26|          5|   32|        160|
    |grp_fu_320_p1                         |  26|          5|   32|        160|
    |indvar_flatten_fu_106                 |   9|          2|   12|         24|
    |real_start                            |   9|          2|    1|          2|
    |v12_fu_102                            |   9|          2|    7|         14|
    |v261_address0                         |  26|          5|   10|         50|
    |v261_address1                         |  26|          5|   10|         50|
    |v264_0_blk_n                          |   9|          2|    1|          2|
    |v264_1_blk_n                          |   9|          2|    1|          2|
    |v264_2_blk_n                          |   9|          2|    1|          2|
    |v264_3_blk_n                          |   9|          2|    1|          2|
    |v264_4_blk_n                          |   9|          2|    1|          2|
    |v264_5_blk_n                          |   9|          2|    1|          2|
    |v264_6_blk_n                          |   9|          2|    1|          2|
    |v264_7_blk_n                          |   9|          2|    1|          2|
    |v265_0_blk_n                          |   9|          2|    1|          2|
    |v265_1_blk_n                          |   9|          2|    1|          2|
    |v265_2_blk_n                          |   9|          2|    1|          2|
    |v265_3_blk_n                          |   9|          2|    1|          2|
    |v265_4_blk_n                          |   9|          2|    1|          2|
    |v265_5_blk_n                          |   9|          2|    1|          2|
    |v265_6_blk_n                          |   9|          2|    1|          2|
    |v265_7_blk_n                          |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 662|        137|  411|       1845|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln42_reg_713                  |   1|   0|    1|          0|
    |indvar_flatten_fu_106              |  12|   0|   12|          0|
    |reg_325                            |  32|   0|   32|          0|
    |reg_329                            |  32|   0|   32|          0|
    |reg_333                            |  32|   0|   32|          0|
    |reg_337                            |  32|   0|   32|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |tmp_reg_717                        |   7|   0|   10|          3|
    |v12_fu_102                         |   7|   0|    7|          0|
    |v19_1_reg_972                      |  32|   0|   32|          0|
    |v19_2_reg_977                      |  32|   0|   32|          0|
    |v19_3_reg_982                      |  32|   0|   32|          0|
    |v19_4_reg_987                      |  32|   0|   32|          0|
    |v19_5_reg_992                      |  32|   0|   32|          0|
    |v19_6_reg_997                      |  32|   0|   32|          0|
    |v19_7_reg_1002                     |  32|   0|   32|          0|
    |v19_reg_967                        |  32|   0|   32|          0|
    |v20_1_reg_1012                     |  32|   0|   32|          0|
    |v20_2_reg_1017                     |  32|   0|   32|          0|
    |v20_3_reg_1022                     |  32|   0|   32|          0|
    |v20_4_reg_1027                     |  32|   0|   32|          0|
    |v20_5_reg_1032                     |  32|   0|   32|          0|
    |v20_6_reg_1037                     |  32|   0|   32|          0|
    |v20_7_reg_1042                     |  32|   0|   32|          0|
    |v20_reg_1007                       |  32|   0|   32|          0|
    |v21_1_reg_1052                     |  32|   0|   32|          0|
    |v21_2_reg_1057                     |  32|   0|   32|          0|
    |v21_3_reg_1062                     |  32|   0|   32|          0|
    |v21_4_reg_1067                     |  32|   0|   32|          0|
    |v21_5_reg_1072                     |  32|   0|   32|          0|
    |v21_6_reg_1077                     |  32|   0|   32|          0|
    |v21_7_reg_1082                     |  32|   0|   32|          0|
    |v21_reg_1047                       |  32|   0|   32|          0|
    |v265_0_read_reg_737                |  32|   0|   32|          0|
    |v265_1_read_reg_742                |  32|   0|   32|          0|
    |v265_2_read_reg_747                |  32|   0|   32|          0|
    |v265_3_read_reg_757                |  32|   0|   32|          0|
    |v265_4_read_reg_767                |  32|   0|   32|          0|
    |v265_5_read_reg_772                |  32|   0|   32|          0|
    |v265_6_read_reg_777                |  32|   0|   32|          0|
    |v265_7_read_reg_782                |  32|   0|   32|          0|
    |xor_ln51_1_reg_892                 |  32|   0|   32|          0|
    |xor_ln51_2_reg_907                 |  32|   0|   32|          0|
    |xor_ln51_3_reg_912                 |  32|   0|   32|          0|
    |xor_ln51_4_reg_927                 |  32|   0|   32|          0|
    |xor_ln51_5_reg_932                 |  32|   0|   32|          0|
    |xor_ln51_6_reg_947                 |  32|   0|   32|          0|
    |xor_ln51_7_reg_952                 |  32|   0|   32|          0|
    |xor_ln51_reg_887                   |  32|   0|   32|          0|
    |icmp_ln42_reg_713                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1529|  32| 1469|          3|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         node1|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|         node1|  return value|
|v265_0_dout            |   in|   32|     ap_fifo|        v265_0|       pointer|
|v265_0_num_data_valid  |   in|   13|     ap_fifo|        v265_0|       pointer|
|v265_0_fifo_cap        |   in|   13|     ap_fifo|        v265_0|       pointer|
|v265_0_empty_n         |   in|    1|     ap_fifo|        v265_0|       pointer|
|v265_0_read            |  out|    1|     ap_fifo|        v265_0|       pointer|
|v265_1_dout            |   in|   32|     ap_fifo|        v265_1|       pointer|
|v265_1_num_data_valid  |   in|   13|     ap_fifo|        v265_1|       pointer|
|v265_1_fifo_cap        |   in|   13|     ap_fifo|        v265_1|       pointer|
|v265_1_empty_n         |   in|    1|     ap_fifo|        v265_1|       pointer|
|v265_1_read            |  out|    1|     ap_fifo|        v265_1|       pointer|
|v265_2_dout            |   in|   32|     ap_fifo|        v265_2|       pointer|
|v265_2_num_data_valid  |   in|   13|     ap_fifo|        v265_2|       pointer|
|v265_2_fifo_cap        |   in|   13|     ap_fifo|        v265_2|       pointer|
|v265_2_empty_n         |   in|    1|     ap_fifo|        v265_2|       pointer|
|v265_2_read            |  out|    1|     ap_fifo|        v265_2|       pointer|
|v265_3_dout            |   in|   32|     ap_fifo|        v265_3|       pointer|
|v265_3_num_data_valid  |   in|   13|     ap_fifo|        v265_3|       pointer|
|v265_3_fifo_cap        |   in|   13|     ap_fifo|        v265_3|       pointer|
|v265_3_empty_n         |   in|    1|     ap_fifo|        v265_3|       pointer|
|v265_3_read            |  out|    1|     ap_fifo|        v265_3|       pointer|
|v265_4_dout            |   in|   32|     ap_fifo|        v265_4|       pointer|
|v265_4_num_data_valid  |   in|   13|     ap_fifo|        v265_4|       pointer|
|v265_4_fifo_cap        |   in|   13|     ap_fifo|        v265_4|       pointer|
|v265_4_empty_n         |   in|    1|     ap_fifo|        v265_4|       pointer|
|v265_4_read            |  out|    1|     ap_fifo|        v265_4|       pointer|
|v265_5_dout            |   in|   32|     ap_fifo|        v265_5|       pointer|
|v265_5_num_data_valid  |   in|   13|     ap_fifo|        v265_5|       pointer|
|v265_5_fifo_cap        |   in|   13|     ap_fifo|        v265_5|       pointer|
|v265_5_empty_n         |   in|    1|     ap_fifo|        v265_5|       pointer|
|v265_5_read            |  out|    1|     ap_fifo|        v265_5|       pointer|
|v265_6_dout            |   in|   32|     ap_fifo|        v265_6|       pointer|
|v265_6_num_data_valid  |   in|   13|     ap_fifo|        v265_6|       pointer|
|v265_6_fifo_cap        |   in|   13|     ap_fifo|        v265_6|       pointer|
|v265_6_empty_n         |   in|    1|     ap_fifo|        v265_6|       pointer|
|v265_6_read            |  out|    1|     ap_fifo|        v265_6|       pointer|
|v265_7_dout            |   in|   32|     ap_fifo|        v265_7|       pointer|
|v265_7_num_data_valid  |   in|   13|     ap_fifo|        v265_7|       pointer|
|v265_7_fifo_cap        |   in|   13|     ap_fifo|        v265_7|       pointer|
|v265_7_empty_n         |   in|    1|     ap_fifo|        v265_7|       pointer|
|v265_7_read            |  out|    1|     ap_fifo|        v265_7|       pointer|
|v261_address0          |  out|   10|   ap_memory|          v261|         array|
|v261_ce0               |  out|    1|   ap_memory|          v261|         array|
|v261_q0                |   in|   32|   ap_memory|          v261|         array|
|v261_address1          |  out|   10|   ap_memory|          v261|         array|
|v261_ce1               |  out|    1|   ap_memory|          v261|         array|
|v261_q1                |   in|   32|   ap_memory|          v261|         array|
|v264_0_din             |  out|   32|     ap_fifo|        v264_0|       pointer|
|v264_0_num_data_valid  |   in|   13|     ap_fifo|        v264_0|       pointer|
|v264_0_fifo_cap        |   in|   13|     ap_fifo|        v264_0|       pointer|
|v264_0_full_n          |   in|    1|     ap_fifo|        v264_0|       pointer|
|v264_0_write           |  out|    1|     ap_fifo|        v264_0|       pointer|
|v264_1_din             |  out|   32|     ap_fifo|        v264_1|       pointer|
|v264_1_num_data_valid  |   in|   13|     ap_fifo|        v264_1|       pointer|
|v264_1_fifo_cap        |   in|   13|     ap_fifo|        v264_1|       pointer|
|v264_1_full_n          |   in|    1|     ap_fifo|        v264_1|       pointer|
|v264_1_write           |  out|    1|     ap_fifo|        v264_1|       pointer|
|v264_2_din             |  out|   32|     ap_fifo|        v264_2|       pointer|
|v264_2_num_data_valid  |   in|   13|     ap_fifo|        v264_2|       pointer|
|v264_2_fifo_cap        |   in|   13|     ap_fifo|        v264_2|       pointer|
|v264_2_full_n          |   in|    1|     ap_fifo|        v264_2|       pointer|
|v264_2_write           |  out|    1|     ap_fifo|        v264_2|       pointer|
|v264_3_din             |  out|   32|     ap_fifo|        v264_3|       pointer|
|v264_3_num_data_valid  |   in|   13|     ap_fifo|        v264_3|       pointer|
|v264_3_fifo_cap        |   in|   13|     ap_fifo|        v264_3|       pointer|
|v264_3_full_n          |   in|    1|     ap_fifo|        v264_3|       pointer|
|v264_3_write           |  out|    1|     ap_fifo|        v264_3|       pointer|
|v264_4_din             |  out|   32|     ap_fifo|        v264_4|       pointer|
|v264_4_num_data_valid  |   in|   13|     ap_fifo|        v264_4|       pointer|
|v264_4_fifo_cap        |   in|   13|     ap_fifo|        v264_4|       pointer|
|v264_4_full_n          |   in|    1|     ap_fifo|        v264_4|       pointer|
|v264_4_write           |  out|    1|     ap_fifo|        v264_4|       pointer|
|v264_5_din             |  out|   32|     ap_fifo|        v264_5|       pointer|
|v264_5_num_data_valid  |   in|   13|     ap_fifo|        v264_5|       pointer|
|v264_5_fifo_cap        |   in|   13|     ap_fifo|        v264_5|       pointer|
|v264_5_full_n          |   in|    1|     ap_fifo|        v264_5|       pointer|
|v264_5_write           |  out|    1|     ap_fifo|        v264_5|       pointer|
|v264_6_din             |  out|   32|     ap_fifo|        v264_6|       pointer|
|v264_6_num_data_valid  |   in|   13|     ap_fifo|        v264_6|       pointer|
|v264_6_fifo_cap        |   in|   13|     ap_fifo|        v264_6|       pointer|
|v264_6_full_n          |   in|    1|     ap_fifo|        v264_6|       pointer|
|v264_6_write           |  out|    1|     ap_fifo|        v264_6|       pointer|
|v264_7_din             |  out|   32|     ap_fifo|        v264_7|       pointer|
|v264_7_num_data_valid  |   in|   13|     ap_fifo|        v264_7|       pointer|
|v264_7_fifo_cap        |   in|   13|     ap_fifo|        v264_7|       pointer|
|v264_7_full_n          |   in|    1|     ap_fifo|        v264_7|       pointer|
|v264_7_write           |  out|    1|     ap_fifo|        v264_7|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

