<stg><name>pgconv64<64u></name>


<trans_list>

<trans id="247" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %c_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %c)

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="3">
<![CDATA[
:1  %trunc_ln109 = trunc i3 %c_read to i2

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln103, %biconv_col ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %row_0 = phi i4 [ 1, %0 ], [ %select_ln109_2, %biconv_col ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %col_0 = phi i4 [ 1, %0 ], [ %col, %biconv_col ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %add_ln109 = add i4 %row_0, -1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %row = add i4 %row_0, 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %icmp_ln103 = icmp eq i7 %indvar_flatten, -64

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln103 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln103, label %2, label %biconv_col

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
biconv_col:2  %icmp_ln104 = icmp eq i4 %col_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
biconv_col:3  %select_ln109 = select i1 %icmp_ln104, i4 1, i4 %col_0

]]></Node>
<StgValue><ssdm name="select_ln109"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
biconv_col:4  %select_ln109_1 = select i1 %icmp_ln104, i4 %row_0, i4 %add_ln109

]]></Node>
<StgValue><ssdm name="select_ln109_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
biconv_col:5  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="7">
<![CDATA[
biconv_col:6  %zext_ln109 = zext i7 %tmp to i8

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
biconv_col:7  %tmp_101 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="5">
<![CDATA[
biconv_col:8  %zext_ln109_1 = zext i5 %tmp_101 to i8

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:9  %add_ln109_2 = add i8 %zext_ln109_1, %zext_ln109

]]></Node>
<StgValue><ssdm name="add_ln109_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
biconv_col:10  %select_ln109_2 = select i1 %icmp_ln104, i4 %row, i4 %row_0

]]></Node>
<StgValue><ssdm name="select_ln109_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
biconv_col:16  %add_ln115 = add i4 2, %row_0

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
biconv_col:17  %select_ln109_3 = select i1 %icmp_ln104, i4 %add_ln115, i4 %row

]]></Node>
<StgValue><ssdm name="select_ln109_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
biconv_col:26  %add_ln109_1 = add i4 -1, %select_ln109

]]></Node>
<StgValue><ssdm name="add_ln109_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="4">
<![CDATA[
biconv_col:27  %zext_ln109_2 = zext i4 %add_ln109_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln109_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:28  %add_ln109_3 = add i8 %add_ln109_2, %zext_ln109_2

]]></Node>
<StgValue><ssdm name="add_ln109_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:29  %zext_ln109_3 = zext i8 %add_ln109_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:30  %bottom1_V_addr = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln109_3

]]></Node>
<StgValue><ssdm name="bottom1_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
biconv_col:37  %zext_ln110 = zext i4 %select_ln109 to i8

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:38  %add_ln110 = add i8 %add_ln109_2, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:39  %zext_ln110_1 = zext i8 %add_ln110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:40  %bottom1_V_addr_17 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_17"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:74  %bottom1_V_load = load i64* %bottom1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:78  %bottom1_V_load_17 = load i64* %bottom1_V_addr_17, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_17"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
biconv_col:11  %tmp_102 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="7">
<![CDATA[
biconv_col:12  %zext_ln112 = zext i7 %tmp_102 to i8

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
biconv_col:13  %tmp_103 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="5">
<![CDATA[
biconv_col:14  %zext_ln112_1 = zext i5 %tmp_103 to i8

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:15  %add_ln112 = add i8 %zext_ln112_1, %zext_ln112

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:31  %add_ln112_1 = add i8 %add_ln112, %zext_ln109_2

]]></Node>
<StgValue><ssdm name="add_ln112_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:32  %zext_ln112_2 = zext i8 %add_ln112_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln112_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:33  %bottom1_V_addr_19 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln112_2

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_19"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
biconv_col:63  %col = add i4 1, %select_ln109

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="4">
<![CDATA[
biconv_col:64  %zext_ln111 = zext i4 %col to i8

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:65  %add_ln111_1 = add i8 %add_ln109_2, %zext_ln111

]]></Node>
<StgValue><ssdm name="add_ln111_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:66  %zext_ln111_1 = zext i8 %add_ln111_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln111_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:67  %bottom1_V_addr_18 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln111_1

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_18"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:74  %bottom1_V_load = load i64* %bottom1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:75  %weights_0_0_0_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_0_0_0_V_r"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:76  %select_ln109_4 = select i1 %weights_0_0_0_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln109_4"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:77  %p_s = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 %select_ln109_4)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:78  %bottom1_V_load_17 = load i64* %bottom1_V_addr_17, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_17"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:79  %weights_0_0_1_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_0_0_1_V_r"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:80  %select_ln110 = select i1 %weights_0_0_1_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln110"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:81  %tmp1_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_17, i64 %select_ln110)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:82  %bottom1_V_load_18 = load i64* %bottom1_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_18"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:86  %bottom1_V_load_19 = load i64* %bottom1_V_addr_19, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_19"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:118  %weights_1_0_0_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_1_0_0_V_r"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:119  %select_ln109_5 = select i1 %weights_1_0_0_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln109_5"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:120  %p_080_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 %select_ln109_5)

]]></Node>
<StgValue><ssdm name="p_080_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:121  %weights_1_0_1_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_1_0_1_V_r"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:122  %select_ln110_1 = select i1 %weights_1_0_1_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln110_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:123  %tmp1_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_17, i64 %select_ln110_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:153  %p_080_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 -1)

]]></Node>
<StgValue><ssdm name="p_080_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:154  %tmp1_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_17, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
biconv_col:18  %tmp_104 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="7">
<![CDATA[
biconv_col:19  %zext_ln115 = zext i7 %tmp_104 to i8

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
biconv_col:20  %tmp_105 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="5">
<![CDATA[
biconv_col:21  %zext_ln115_1 = zext i5 %tmp_105 to i8

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:22  %add_ln115_1 = add i8 %zext_ln115_1, %zext_ln115

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:34  %add_ln115_2 = add i8 %add_ln115_1, %zext_ln109_2

]]></Node>
<StgValue><ssdm name="add_ln115_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:41  %add_ln113 = add i8 %add_ln112, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:42  %zext_ln113 = zext i8 %add_ln113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:43  %bottom1_V_addr_20 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_20"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:44  %add_ln116 = add i8 %add_ln115_1, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:68  %add_ln114 = add i8 %add_ln112, %zext_ln111

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:69  %zext_ln114 = zext i8 %add_ln114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:70  %bottom1_V_addr_21 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_21"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:71  %add_ln117 = add i8 %add_ln115_1, %zext_ln111

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:77  %p_s = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 %select_ln109_4)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:81  %tmp1_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_17, i64 %select_ln110)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:82  %bottom1_V_load_18 = load i64* %bottom1_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_18"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:83  %weights_0_0_2_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_0_0_2_V_r"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:84  %select_ln111 = select i1 %weights_0_0_2_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln111"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:85  %tmp2_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_18, i64 %select_ln111)

]]></Node>
<StgValue><ssdm name="tmp2_V"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:86  %bottom1_V_load_19 = load i64* %bottom1_V_addr_19, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_19"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:87  %weights_0_1_0_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_0_1_0_V_r"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:88  %select_ln112 = select i1 %weights_0_1_0_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln112"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:89  %tmp3_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_19, i64 %select_ln112)

]]></Node>
<StgValue><ssdm name="tmp3_V"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:90  %bottom1_V_load_20 = load i64* %bottom1_V_addr_20, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_20"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:94  %bottom1_V_load_21 = load i64* %bottom1_V_addr_21, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_21"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:120  %p_080_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 %select_ln109_5)

]]></Node>
<StgValue><ssdm name="p_080_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:123  %tmp1_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_17, i64 %select_ln110_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:124  %weights_1_0_2_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_1_0_2_V_r"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:125  %select_ln111_1 = select i1 %weights_1_0_2_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln111_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:126  %tmp2_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_18, i64 %select_ln111_1)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:127  %weights_1_1_0_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_1_1_0_V_r"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:128  %select_ln112_1 = select i1 %weights_1_1_0_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln112_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:129  %tmp3_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_19, i64 %select_ln112_1)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:153  %p_080_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 -1)

]]></Node>
<StgValue><ssdm name="p_080_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:154  %tmp1_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_17, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_2"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:155  %tmp2_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_18, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_2"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:156  %tmp3_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_19, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:35  %zext_ln115_2 = zext i8 %add_ln115_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln115_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:36  %bottom1_V_addr_22 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln115_2

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_22"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:45  %zext_ln116 = zext i8 %add_ln116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:46  %bottom1_V_addr_23 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_23"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:85  %tmp2_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_18, i64 %select_ln111)

]]></Node>
<StgValue><ssdm name="tmp2_V"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:89  %tmp3_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_19, i64 %select_ln112)

]]></Node>
<StgValue><ssdm name="tmp3_V"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:90  %bottom1_V_load_20 = load i64* %bottom1_V_addr_20, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_20"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:91  %weights_0_1_1_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_0_1_1_V_r"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:92  %select_ln113 = select i1 %weights_0_1_1_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln113"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:93  %tmp4_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_20, i64 %select_ln113)

]]></Node>
<StgValue><ssdm name="tmp4_V"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:94  %bottom1_V_load_21 = load i64* %bottom1_V_addr_21, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_21"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:95  %weights_0_1_2_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_0_1_2_V_r"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:96  %select_ln114 = select i1 %weights_0_1_2_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln114"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:97  %tmp5_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_21, i64 %select_ln114)

]]></Node>
<StgValue><ssdm name="tmp5_V"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:98  %bottom1_V_load_22 = load i64* %bottom1_V_addr_22, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_22"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:102  %bottom1_V_load_23 = load i64* %bottom1_V_addr_23, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_23"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:126  %tmp2_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_18, i64 %select_ln111_1)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_1"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:129  %tmp3_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_19, i64 %select_ln112_1)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:130  %weights_1_1_1_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_1_1_1_V_r"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:131  %select_ln113_1 = select i1 %weights_1_1_1_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln113_1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:132  %tmp4_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_20, i64 %select_ln113_1)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:133  %weights_1_1_2_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_1_1_2_V_r"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:134  %select_ln114_1 = select i1 %weights_1_1_2_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln114_1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:135  %tmp5_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_21, i64 %select_ln114_1)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_1"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:155  %tmp2_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_18, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_2"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:156  %tmp3_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_19, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_2"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:157  %tmp4_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_20, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_2"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:158  %tmp5_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_21, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:72  %zext_ln117 = zext i8 %add_ln117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:73  %bottom1_V_addr_24 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_24"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:93  %tmp4_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_20, i64 %select_ln113)

]]></Node>
<StgValue><ssdm name="tmp4_V"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:97  %tmp5_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_21, i64 %select_ln114)

]]></Node>
<StgValue><ssdm name="tmp5_V"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:98  %bottom1_V_load_22 = load i64* %bottom1_V_addr_22, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_22"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:99  %weights_0_2_0_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_0_2_0_V_r"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:100  %select_ln115 = select i1 %weights_0_2_0_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:101  %tmp6_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_22, i64 %select_ln115)

]]></Node>
<StgValue><ssdm name="tmp6_V"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:102  %bottom1_V_load_23 = load i64* %bottom1_V_addr_23, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_23"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:103  %weights_0_2_1_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_0_2_1_V_r"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:104  %select_ln116 = select i1 %weights_0_2_1_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln116"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:105  %tmp7_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_23, i64 %select_ln116)

]]></Node>
<StgValue><ssdm name="tmp7_V"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:106  %bottom1_V_load_24 = load i64* %bottom1_V_addr_24, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_24"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:132  %tmp4_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_20, i64 %select_ln113_1)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_1"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:135  %tmp5_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_21, i64 %select_ln114_1)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_1"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:136  %weights_1_2_0_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_1_2_0_V_r"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:137  %select_ln115_1 = select i1 %weights_1_2_0_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln115_1"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:138  %tmp6_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_22, i64 %select_ln115_1)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_1"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:139  %weights_1_2_1_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_1_2_1_V_r"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:140  %select_ln116_1 = select i1 %weights_1_2_1_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln116_1"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:141  %tmp7_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_23, i64 %select_ln116_1)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_1"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:157  %tmp4_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_20, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_2"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:158  %tmp5_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_21, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_2"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:159  %tmp6_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_22, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_2"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:160  %tmp7_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_23, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="169" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:101  %tmp6_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_22, i64 %select_ln115)

]]></Node>
<StgValue><ssdm name="tmp6_V"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:105  %tmp7_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_23, i64 %select_ln116)

]]></Node>
<StgValue><ssdm name="tmp7_V"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:106  %bottom1_V_load_24 = load i64* %bottom1_V_addr_24, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_24"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:107  %weights_0_2_2_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_0_2_2_V_r"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:108  %select_ln117 = select i1 %weights_0_2_2_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:109  %tmp8_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_24, i64 %select_ln117)

]]></Node>
<StgValue><ssdm name="tmp8_V"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:138  %tmp6_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_22, i64 %select_ln115_1)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_1"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:141  %tmp7_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_23, i64 %select_ln116_1)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_1"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
biconv_col:142  %weights_1_2_2_V_r = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 true, i1 true, i1 true, i2 %trunc_ln109)

]]></Node>
<StgValue><ssdm name="weights_1_2_2_V_r"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:143  %select_ln117_1 = select i1 %weights_1_2_2_V_r, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln117_1"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:144  %tmp8_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_24, i64 %select_ln117_1)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_1"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:159  %tmp6_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_22, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_2"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:160  %tmp7_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_23, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_2"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:161  %tmp8_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_24, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="183" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:109  %tmp8_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_24, i64 %select_ln117)

]]></Node>
<StgValue><ssdm name="tmp8_V"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:110  %sum_V_ret = call fastcc i8 @sum_engine(i6 %p_s, i6 %tmp1_V, i6 %tmp2_V, i6 %tmp3_V, i6 %tmp4_V, i6 %tmp5_V, i6 %tmp6_V, i6 %tmp7_V, i6 %tmp8_V)

]]></Node>
<StgValue><ssdm name="sum_V_ret"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:111  %tmp_106 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sum_V_ret, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:144  %tmp8_V_0_1 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_24, i64 %select_ln117_1)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_1"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:161  %tmp8_V_0_2 = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_24, i64 -1)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="188" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:112  %icmp_ln1494 = icmp ne i5 %tmp_106, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:113  %shl_ln700 = shl i8 %sum_V_ret, 1

]]></Node>
<StgValue><ssdm name="shl_ln700"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:114  %select_ln131 = select i1 %icmp_ln1494, i8 %shl_ln700, i8 %sum_V_ret

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="8">
<![CDATA[
biconv_col:115  %norm_V = call fastcc i12 @batch_norm(i8 %select_ln131)

]]></Node>
<StgValue><ssdm name="norm_V"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:145  %sum_V_ret_1 = call fastcc i8 @sum_engine(i6 %p_080_1, i6 %tmp1_V_0_1, i6 %tmp2_V_0_1, i6 %tmp3_V_0_1, i6 %tmp4_V_0_1, i6 %tmp5_V_0_1, i6 %tmp6_V_0_1, i6 %tmp7_V_0_1, i6 %tmp8_V_0_1)

]]></Node>
<StgValue><ssdm name="sum_V_ret_1"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:146  %tmp_107 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sum_V_ret_1, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:147  %icmp_ln1494_17 = icmp ne i5 %tmp_107, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_17"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:148  %shl_ln700_16 = shl i8 %sum_V_ret_1, 1

]]></Node>
<StgValue><ssdm name="shl_ln700_16"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:149  %select_ln131_1 = select i1 %icmp_ln1494_17, i8 %shl_ln700_16, i8 %sum_V_ret_1

]]></Node>
<StgValue><ssdm name="select_ln131_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:47  %top_0_V_addr = getelementptr [100 x i12]* %top_0_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_0_V_addr"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:116  %op_V_assign = call fastcc i12 @relu(i12 %norm_V)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:117  store i12 %op_V_assign, i12* %top_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="8">
<![CDATA[
biconv_col:150  %norm_V_0_1 = call fastcc i12 @batch_norm(i8 %select_ln131_1)

]]></Node>
<StgValue><ssdm name="norm_V_0_1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:162  %sum_V_ret_2 = call fastcc i8 @sum_engine(i6 %p_080_2, i6 %tmp1_V_0_2, i6 %tmp2_V_0_2, i6 %tmp3_V_0_2, i6 %tmp4_V_0_2, i6 %tmp5_V_0_2, i6 %tmp6_V_0_2, i6 %tmp7_V_0_2, i6 %tmp8_V_0_2)

]]></Node>
<StgValue><ssdm name="sum_V_ret_2"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:163  %tmp_108 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sum_V_ret_2, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:164  %icmp_ln1494_18 = icmp ne i5 %tmp_108, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_18"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:165  %shl_ln700_17 = shl i8 %sum_V_ret_2, 1

]]></Node>
<StgValue><ssdm name="shl_ln700_17"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:166  %select_ln131_2 = select i1 %icmp_ln1494_18, i8 %shl_ln700_17, i8 %sum_V_ret_2

]]></Node>
<StgValue><ssdm name="select_ln131_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:48  %top_1_V_addr = getelementptr [100 x i12]* %top_1_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_1_V_addr"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:151  %op_V_assign_0_1 = call fastcc i12 @relu(i12 %norm_V_0_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_1"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:152  store i12 %op_V_assign_0_1, i12* %top_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="8">
<![CDATA[
biconv_col:167  %norm_V_0_2 = call fastcc i12 @batch_norm(i8 %select_ln131_2)

]]></Node>
<StgValue><ssdm name="norm_V_0_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
biconv_col:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @biconv_row_biconv_co)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
biconv_col:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
biconv_col:23  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str267) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
biconv_col:24  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str267)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
biconv_col:25  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln105"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:49  %top_2_V_addr = getelementptr [100 x i12]* %top_2_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_2_V_addr"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:50  %top_3_V_addr = getelementptr [100 x i12]* %top_3_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_3_V_addr"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:51  %top_4_V_addr = getelementptr [100 x i12]* %top_4_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_4_V_addr"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:52  %top_5_V_addr = getelementptr [100 x i12]* %top_5_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_5_V_addr"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:53  %top_6_V_addr = getelementptr [100 x i12]* %top_6_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_6_V_addr"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:54  %top_7_V_addr = getelementptr [100 x i12]* %top_7_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_7_V_addr"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:55  %top_8_V_addr = getelementptr [100 x i12]* %top_8_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_8_V_addr"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:56  %top_9_V_addr = getelementptr [100 x i12]* %top_9_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_9_V_addr"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:57  %top_10_V_addr = getelementptr [100 x i12]* %top_10_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_10_V_addr"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:58  %top_11_V_addr = getelementptr [100 x i12]* %top_11_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_11_V_addr"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:59  %top_12_V_addr = getelementptr [100 x i12]* %top_12_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_12_V_addr"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:60  %top_13_V_addr = getelementptr [100 x i12]* %top_13_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_13_V_addr"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:61  %top_14_V_addr = getelementptr [100 x i12]* %top_14_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_14_V_addr"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:62  %top_15_V_addr = getelementptr [100 x i12]* %top_15_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="top_15_V_addr"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:168  %op_V_assign_0_2 = call fastcc i12 @relu(i12 %norm_V_0_2)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_2"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:169  store i12 %op_V_assign_0_2, i12* %top_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:170  store i12 %op_V_assign_0_2, i12* %top_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:171  store i12 %op_V_assign_0_2, i12* %top_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:172  store i12 %op_V_assign_0_2, i12* %top_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:173  store i12 %op_V_assign_0_2, i12* %top_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:174  store i12 %op_V_assign_0_2, i12* %top_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:175  store i12 %op_V_assign_0_2, i12* %top_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:176  store i12 %op_V_assign_0_2, i12* %top_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:177  store i12 %op_V_assign_0_2, i12* %top_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:178  store i12 %op_V_assign_0_2, i12* %top_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:179  store i12 %op_V_assign_0_2, i12* %top_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:180  store i12 %op_V_assign_0_2, i12* %top_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:181  store i12 %op_V_assign_0_2, i12* %top_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
biconv_col:182  store i12 %op_V_assign_0_2, i12* %top_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
biconv_col:183  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str267, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
biconv_col:184  br label %1

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln140"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
