@W: FA239 :"c:\users\jorge castillo\documents\escom\5\arquitectura\2\practicas\lcd00_renglon\lcddata00.vhdl":67:20:67:27|ROM outwordd_2[6:0] (in view: work.lcddata00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\jorge castillo\documents\escom\5\arquitectura\2\practicas\lcd00_renglon\lcddata00.vhdl":67:20:67:27|ROM outwordd_2[6:0] (in view: work.lcddata00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: MT420 |Found inferred clock osc00|OSC_INT_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:L00.D00.OSC_INT"
