-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\spectrum_analyser\SpectrumAnalyser_src_nfp_convert_sfix_29_En15_to_single.vhd
-- Created: 2021-01-04 00:54:55
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: SpectrumAnalyser_src_nfp_convert_sfix_29_En15_to_single
-- Source Path: spectrum_analyser/Spectrum Analyser/Spectrum Analyser/Spectrum Analyser Core/FFT and Spectrum Processing/Spectrum 
-- Options/nfp_convert_sfix_29_En15_to_singl
-- Hierarchy Level: 5
-- 
-- {Latency Strategy = "Max"}
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.SpectrumAnalyser_src_Spectrum_Analyser_pkg.ALL;

ENTITY SpectrumAnalyser_src_nfp_convert_sfix_29_En15_to_single IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_16_0                        :   IN    std_logic;
        nfp_in                            :   IN    std_logic_vector(28 DOWNTO 0);  -- sfix29_En15
        nfp_out                           :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
        );
END SpectrumAnalyser_src_nfp_convert_sfix_29_En15_to_single;


ARCHITECTURE rtl OF SpectrumAnalyser_src_nfp_convert_sfix_29_En15_to_single IS

  -- Signals
  SIGNAL nfp_in_signed                    : signed(28 DOWNTO 0);  -- sfix29_En15
  SIGNAL Delay_out1                       : signed(28 DOWNTO 0);  -- sfix29_En15
  SIGNAL CompareToZero1_out1              : std_logic;
  SIGNAL Delay5_reg                       : std_logic_vector(0 TO 3);  -- ufix1 [4]
  SIGNAL Delay5_reg_next                  : std_logic_vector(0 TO 3);  -- ufix1 [4]
  SIGNAL Delay5_out1                      : std_logic;
  SIGNAL Constant3_out1                   : std_logic;
  SIGNAL Compare_To_Zero_out1             : std_logic;
  SIGNAL Logical_Operator_out1            : std_logic;
  SIGNAL Delay4_reg                       : std_logic_vector(0 TO 3);  -- ufix1 [4]
  SIGNAL Delay4_reg_next                  : std_logic_vector(0 TO 3);  -- ufix1 [4]
  SIGNAL Delay4_out1                      : std_logic;
  SIGNAL Constant2_out1                   : std_logic;
  SIGNAL Switch3_out1                     : std_logic;
  SIGNAL Delay2_out1                      : std_logic;
  SIGNAL Constant9_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay_out1_dtc                   : unsigned(28 DOWNTO 0);  -- ufix29_En15
  SIGNAL Unary_Minus_cast                 : signed(29 DOWNTO 0);  -- sfix30_En15
  SIGNAL Unary_Minus_cast_1               : signed(29 DOWNTO 0);  -- sfix30_En15
  SIGNAL Unary_Minus_out1                 : signed(28 DOWNTO 0);  -- sfix29_En15
  SIGNAL Unary_Minus_out1_dtc             : unsigned(28 DOWNTO 0);  -- ufix29_En15
  SIGNAL Switch_out1                      : unsigned(28 DOWNTO 0);  -- ufix29_En15
  SIGNAL Data_Type_Conversion_out1        : unsigned(127 DOWNTO 0);  -- ufix128_En15
  SIGNAL Bit_Slice14_out1                 : unsigned(63 DOWNTO 0);  -- ufix64
  SIGNAL Bit_Slice32_out1                 : std_logic;  -- ufix1
  SIGNAL Constant32_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice33_out1                 : std_logic;  -- ufix1
  SIGNAL Constant33_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch32_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice34_out1                 : std_logic;  -- ufix1
  SIGNAL Constant34_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch33_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice1_out1                  : std_logic;  -- ufix1
  SIGNAL Constant35_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch34_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice2_out1                  : std_logic;  -- ufix1
  SIGNAL Constant1_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch1_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice3_out1                  : std_logic;  -- ufix1
  SIGNAL Constant2_out1_1                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch2_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice4_out1                  : std_logic;  -- ufix1
  SIGNAL Constant3_out1_1                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch3_out1_1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice5_out1                  : std_logic;  -- ufix1
  SIGNAL Constant4_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch4_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant5_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch5_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay3_out1                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant_out1         : std_logic;
  SIGNAL Bit_Slice27_out1                 : std_logic;  -- ufix1
  SIGNAL Constant6_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice15_out1                 : std_logic;  -- ufix1
  SIGNAL Constant124_out1                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch116_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice16_out1                 : std_logic;  -- ufix1
  SIGNAL Constant28_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch17_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice17_out1                 : std_logic;  -- ufix1
  SIGNAL Constant26_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch18_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice28_out1                 : std_logic;  -- ufix1
  SIGNAL Constant27_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch19_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice29_out1                 : std_logic;  -- ufix1
  SIGNAL Constant29_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch28_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice30_out1                 : std_logic;  -- ufix1
  SIGNAL Constant30_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch29_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice31_out1                 : std_logic;  -- ufix1
  SIGNAL Constant31_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch30_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant7_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch31_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay1_out1                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch_out1_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant2_out1        : std_logic;
  SIGNAL Bit_Slice6_out1                  : std_logic;  -- ufix1
  SIGNAL Constant15_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice7_out1                  : std_logic;  -- ufix1
  SIGNAL Constant11_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch9_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice8_out1                  : std_logic;  -- ufix1
  SIGNAL Constant12_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch10_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice9_out1                  : std_logic;  -- ufix1
  SIGNAL Constant13_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch11_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice35_out1                 : std_logic;  -- ufix1
  SIGNAL Constant14_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch12_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice26_out1                 : std_logic;  -- ufix1
  SIGNAL Constant36_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch35_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice25_out1                 : std_logic;  -- ufix1
  SIGNAL Constant10_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch8_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice24_out1                 : std_logic;  -- ufix1
  SIGNAL Constant9_out1_1                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch7_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant8_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch6_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay2_out1_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant1_out1        : std_logic;
  SIGNAL Bit_Slice13_out1                 : std_logic;  -- ufix1
  SIGNAL Constant18_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice14_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant16_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch13_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice10_out1                 : std_logic;  -- ufix1
  SIGNAL Constant17_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch14_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice11_out1                 : std_logic;  -- ufix1
  SIGNAL Constant21_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch15_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice12_out1                 : std_logic;  -- ufix1
  SIGNAL Constant19_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch16_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice18_out1                 : std_logic;  -- ufix1
  SIGNAL Constant20_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch20_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice19_out1                 : std_logic;  -- ufix1
  SIGNAL Constant22_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch21_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice20_out1                 : std_logic;  -- ufix1
  SIGNAL Constant23_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch22_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant24_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch23_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay4_out1_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch1_out1_1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch2_out1_1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant6_out1        : std_logic;
  SIGNAL Bit_Slice30_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant30_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice31_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant31_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch30_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice32_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant32_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch31_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice33_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant33_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch32_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice34_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant34_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch33_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice35_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant35_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch34_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice26_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant36_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch35_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice25_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant3_out1_2                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch3_out1_2                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant2_out1_2                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch2_out1_2                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay7_out1                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant3_out1        : std_logic;
  SIGNAL Bit_Slice1_out1_1                : std_logic;  -- ufix1
  SIGNAL Constant5_out1_1                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice24_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant4_out1_1                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch4_out1_1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice27_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant1_out1_1                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch1_out1_2                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice15_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant124_out1_1               : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch116_out1_1                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice16_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant28_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch17_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice17_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant26_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch18_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice28_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant27_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch19_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice29_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant29_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch28_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant6_out1_1                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch29_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay5_out1_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch3_out1_3                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant5_out1        : std_logic;
  SIGNAL Bit_Slice3_out1_1                : std_logic;  -- ufix1
  SIGNAL Constant7_out1_1                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice4_out1_1                : std_logic;  -- ufix1
  SIGNAL Constant9_out1_2                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch5_out1_1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice5_out1_1                : std_logic;  -- ufix1
  SIGNAL Constant10_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch7_out1_1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice6_out1_1                : std_logic;  -- ufix1
  SIGNAL Constant11_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch8_out1_1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice7_out1_1                : std_logic;  -- ufix1
  SIGNAL Constant12_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch9_out1_1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice8_out1_1                : std_logic;  -- ufix1
  SIGNAL Constant13_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch10_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice9_out1_1                : std_logic;  -- ufix1
  SIGNAL Constant14_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch11_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice2_out1_1                : std_logic;  -- ufix1
  SIGNAL Constant15_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch12_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant8_out1_1                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch6_out1_1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay6_out1                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant4_out1        : std_logic;
  SIGNAL Bit_Slice18_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant24_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice14_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant23_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch23_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice13_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant18_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch21_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice19_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant16_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch13_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice10_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant17_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch14_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice11_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant21_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch15_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice12_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant19_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch16_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice20_out1_1               : std_logic;  -- ufix1
  SIGNAL Constant20_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch20_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant22_out1_1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch22_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay8_out1                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch4_out1_2                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch5_out1_2                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch6_out1_2                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Sum7_out1                        : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant2_out1_1      : std_logic;
  SIGNAL Bit_Slice13_out1_2               : unsigned(63 DOWNTO 0);  -- ufix64
  SIGNAL Bit_Slice13_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant19_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice14_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant20_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch16_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice18_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant21_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch20_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice10_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant22_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch21_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice11_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant16_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch13_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice12_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant17_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch14_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice19_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant18_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch15_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice20_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant23_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch22_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant24_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch23_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay3_out1_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant_out1_1       : std_logic;
  SIGNAL Bit_Slice5_out1_2                : std_logic;  -- ufix1
  SIGNAL Constant7_out1_2                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice2_out1_2                : std_logic;  -- ufix1
  SIGNAL Constant8_out1_2                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch5_out1_3                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice3_out1_2                : std_logic;  -- ufix1
  SIGNAL Constant11_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch6_out1_3                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice4_out1_2                : std_logic;  -- ufix1
  SIGNAL Constant9_out1_3                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch7_out1_2                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice6_out1_2                : std_logic;  -- ufix1
  SIGNAL Constant10_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch8_out1_2                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice7_out1_2                : std_logic;  -- ufix1
  SIGNAL Constant12_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch9_out1_2                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice8_out1_2                : std_logic;  -- ufix1
  SIGNAL Constant13_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch10_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice9_out1_2                : std_logic;  -- ufix1
  SIGNAL Constant14_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch11_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant15_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch12_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay1_out1_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch_out1_2                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant2_out1_2      : std_logic;
  SIGNAL Bit_Slice31_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant5_out1_2                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice32_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant32_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch31_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice33_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant33_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch32_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice34_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant34_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch33_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice35_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant35_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch34_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice26_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant36_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch35_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice25_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant3_out1_3                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch3_out1_4                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice1_out1_2                : std_logic;  -- ufix1
  SIGNAL Constant6_out1_2                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch2_out1_3                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant4_out1_2                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch4_out1_3                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay2_out1_2                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant1_out1_1      : std_logic;
  SIGNAL Bit_Slice24_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant2_out1_3                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice27_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant1_out1_2                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch1_out1_3                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice15_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant124_out1_2               : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch116_out1_2                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice16_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant28_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch17_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice17_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant26_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch18_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice28_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant27_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch19_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice29_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant29_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch28_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice30_out1_2               : std_logic;  -- ufix1
  SIGNAL Constant30_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch29_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant31_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch30_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay4_out1_2                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch1_out1_4                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch2_out1_4                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant6_out1_1      : std_logic;
  SIGNAL Bit_Slice30_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant30_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice31_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant31_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch30_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice32_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant32_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch31_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice33_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant33_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch32_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice34_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant34_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch33_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice35_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant35_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch34_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice26_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant36_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch35_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice25_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant3_out1_4                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch3_out1_5                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant2_out1_4                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch2_out1_5                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay7_out1_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant3_out1_1      : std_logic;
  SIGNAL Bit_Slice1_out1_3                : std_logic;  -- ufix1
  SIGNAL Constant5_out1_3                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice24_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant4_out1_3                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch4_out1_4                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice27_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant1_out1_3                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch1_out1_5                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice15_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant124_out1_3               : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch116_out1_3                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice16_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant28_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch17_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice17_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant26_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch18_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice28_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant27_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch19_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice29_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant29_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch28_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant6_out1_3                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch29_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay5_out1_2                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch3_out1_6                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant5_out1_1      : std_logic;
  SIGNAL Bit_Slice3_out1_3                : std_logic;  -- ufix1
  SIGNAL Constant7_out1_3                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice4_out1_3                : std_logic;  -- ufix1
  SIGNAL Constant9_out1_4                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch5_out1_4                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice5_out1_3                : std_logic;  -- ufix1
  SIGNAL Constant10_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch7_out1_3                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice6_out1_3                : std_logic;  -- ufix1
  SIGNAL Constant11_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch8_out1_3                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice7_out1_3                : std_logic;  -- ufix1
  SIGNAL Constant12_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch9_out1_3                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice8_out1_3                : std_logic;  -- ufix1
  SIGNAL Constant13_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch10_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice9_out1_3                : std_logic;  -- ufix1
  SIGNAL Constant14_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch11_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice2_out1_3                : std_logic;  -- ufix1
  SIGNAL Constant15_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch12_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant8_out1_3                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch6_out1_4                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay6_out1_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant4_out1_1      : std_logic;
  SIGNAL Bit_Slice18_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant24_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice14_out1_4               : std_logic;  -- ufix1
  SIGNAL Constant23_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch23_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice13_out1_4               : std_logic;  -- ufix1
  SIGNAL Constant18_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch21_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice19_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant16_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch13_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice10_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant17_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch14_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice11_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant21_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch15_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice12_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant19_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch16_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice20_out1_3               : std_logic;  -- ufix1
  SIGNAL Constant20_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch20_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant22_out1_3                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch22_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay8_out1_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch4_out1_5                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch5_out1_5                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch6_out1_5                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch14_out1_4                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay7_out1_2                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay1_out1_2                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant_out1                    : signed(7 DOWNTO 0);  -- int8
  SIGNAL Subtract_add_cast                : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Subtract_add_temp                : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Subtract_out1                    : signed(8 DOWNTO 0);  -- sfix9
  SIGNAL Subtract_out1_dtc                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch_out1_3                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay3_out1_2                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Subtract_sub_cast                : signed(8 DOWNTO 0);  -- sfix9
  SIGNAL Subtract_sub_cast_1              : signed(8 DOWNTO 0);  -- sfix9
  SIGNAL Subtract_out1_1                  : signed(8 DOWNTO 0);  -- sfix9
  SIGNAL Delay1_out1_3                    : signed(8 DOWNTO 0);  -- sfix9
  SIGNAL shift_arithmetic_zerosig         : signed(8 DOWNTO 0);  -- sfix9
  SIGNAL shift_arithmetic_selsig          : signed(8 DOWNTO 0);  -- sfix9
  SIGNAL Delay2_reg                       : vector_of_unsigned128(0 TO 2);  -- ufix128 [3]
  SIGNAL Delay2_reg_next                  : vector_of_unsigned128(0 TO 2);  -- ufix128_En15 [3]
  SIGNAL Delay2_out1_3                    : unsigned(127 DOWNTO 0);  -- ufix128_En15
  SIGNAL dynamic_shift_zerosig            : signed(8 DOWNTO 0);  -- sfix9
  SIGNAL dynamic_shift_selsig             : signed(8 DOWNTO 0);  -- sfix9
  SIGNAL dynamic_shift_cast               : signed(15 DOWNTO 0);  -- int16
  SIGNAL Shift_Arithmetic_out1            : unsigned(127 DOWNTO 0);  -- ufix128_En15
  SIGNAL Bit_Slice1_out1_4                : unsigned(59 DOWNTO 0);  -- ufix60
  SIGNAL Delay3_out1_3                    : unsigned(59 DOWNTO 0);  -- ufix60
  SIGNAL Bit_Slice2_out1_4                : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Bit_Slice4_out1_4                : std_logic;  -- ufix1
  SIGNAL Bit_Slice1_out1_5                : unsigned(34 DOWNTO 0);  -- ufix35
  SIGNAL Bit_Reduce_out1                  : std_logic;  -- ufix1
  SIGNAL Bit_Slice5_out1_4                : std_logic;  -- ufix1
  SIGNAL Bit_Slice3_out1_4                : std_logic;  -- ufix1
  SIGNAL Logical_Operator1_out1           : std_logic;
  SIGNAL Logical_Operator_out1_1          : std_logic;
  SIGNAL Constant1_out1_4                 : std_logic;  -- ufix1
  SIGNAL Bit_Slice1_out1_6                : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Constant_out1_2                  : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Add_out1                         : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Bit_Slice_out1                   : std_logic;  -- ufix1
  SIGNAL Switch1_out1_6                   : std_logic;  -- ufix1
  SIGNAL Add1_add_cast                    : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Add1_out1                        : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch1_out1_7                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay1_out1_4                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice2_out1_5                : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Switch_out1_4                    : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Constant1_out1_5                 : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Switch2_out1_6                   : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Delay3_out1_4                    : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL nfp_out_pack                     : unsigned(31 DOWNTO 0);  -- ufix32

BEGIN
  -- 4
  -- 
  -- 4

  nfp_in_signed <= signed(nfp_in);

  Delay_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay_out1 <= to_signed(16#00000000#, 29);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay_out1 <= nfp_in_signed;
      END IF;
    END IF;
  END PROCESS Delay_process;


  
  CompareToZero1_out1 <= '1' WHEN Delay_out1 = to_signed(16#00000000#, 29) ELSE
      '0';

  Delay5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay5_reg(0) <= '0';
      Delay5_reg(1) <= '0';
      Delay5_reg(2) <= '0';
      Delay5_reg(3) <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay5_reg(0) <= Delay5_reg_next(0);
        Delay5_reg(1) <= Delay5_reg_next(1);
        Delay5_reg(2) <= Delay5_reg_next(2);
        Delay5_reg(3) <= Delay5_reg_next(3);
      END IF;
    END IF;
  END PROCESS Delay5_process;

  Delay5_out1 <= Delay5_reg(3);
  Delay5_reg_next(0) <= CompareToZero1_out1;
  Delay5_reg_next(1) <= Delay5_reg(0);
  Delay5_reg_next(2) <= Delay5_reg(1);
  Delay5_reg_next(3) <= Delay5_reg(2);

  Constant3_out1 <= '1';

  
  Compare_To_Zero_out1 <= '1' WHEN Delay_out1 < to_signed(16#00000000#, 29) ELSE
      '0';

  Logical_Operator_out1 <= Constant3_out1 AND Compare_To_Zero_out1;

  Delay4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay4_reg(0) <= '0';
      Delay4_reg(1) <= '0';
      Delay4_reg(2) <= '0';
      Delay4_reg(3) <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay4_reg(0) <= Delay4_reg_next(0);
        Delay4_reg(1) <= Delay4_reg_next(1);
        Delay4_reg(2) <= Delay4_reg_next(2);
        Delay4_reg(3) <= Delay4_reg_next(3);
      END IF;
    END IF;
  END PROCESS Delay4_process;

  Delay4_out1 <= Delay4_reg(3);
  Delay4_reg_next(0) <= Logical_Operator_out1;
  Delay4_reg_next(1) <= Delay4_reg(0);
  Delay4_reg_next(2) <= Delay4_reg(1);
  Delay4_reg_next(3) <= Delay4_reg(2);

  Constant2_out1 <= '0';

  
  Switch3_out1 <= Delay4_out1 WHEN Delay5_out1 = '0' ELSE
      Constant2_out1;

  Delay2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay2_out1 <= Switch3_out1;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  Constant9_out1 <= to_unsigned(16#40#, 8);

  Delay_out1_dtc <= unsigned(Delay_out1);

  Unary_Minus_cast <= resize(Delay_out1, 30);
  Unary_Minus_cast_1 <=  - (Unary_Minus_cast);
  Unary_Minus_out1 <= Unary_Minus_cast_1(28 DOWNTO 0);

  Unary_Minus_out1_dtc <= unsigned(Unary_Minus_out1);

  
  Switch_out1 <= Delay_out1_dtc WHEN Logical_Operator_out1 = '0' ELSE
      Unary_Minus_out1_dtc;

  Data_Type_Conversion_out1 <= resize(Switch_out1, 128);

  Bit_Slice14_out1 <= Data_Type_Conversion_out1(127 DOWNTO 64);

  Bit_Slice32_out1 <= Bit_Slice14_out1(56);

  Constant32_out1 <= to_unsigned(16#38#, 8);

  Bit_Slice33_out1 <= Bit_Slice14_out1(57);

  Constant33_out1 <= to_unsigned(16#39#, 8);

  
  Switch32_out1 <= Constant32_out1 WHEN Bit_Slice32_out1 = '0' ELSE
      Constant33_out1;

  Bit_Slice34_out1 <= Bit_Slice14_out1(58);

  Constant34_out1 <= to_unsigned(16#3A#, 8);

  
  Switch33_out1 <= Switch32_out1 WHEN Bit_Slice33_out1 = '0' ELSE
      Constant34_out1;

  Bit_Slice1_out1 <= Bit_Slice14_out1(59);

  Constant35_out1 <= to_unsigned(16#3B#, 8);

  
  Switch34_out1 <= Switch33_out1 WHEN Bit_Slice34_out1 = '0' ELSE
      Constant35_out1;

  Bit_Slice2_out1 <= Bit_Slice14_out1(60);

  Constant1_out1 <= to_unsigned(16#3C#, 8);

  
  Switch1_out1 <= Switch34_out1 WHEN Bit_Slice1_out1 = '0' ELSE
      Constant1_out1;

  Bit_Slice3_out1 <= Bit_Slice14_out1(61);

  Constant2_out1_1 <= to_unsigned(16#3D#, 8);

  
  Switch2_out1 <= Switch1_out1 WHEN Bit_Slice2_out1 = '0' ELSE
      Constant2_out1_1;

  Bit_Slice4_out1 <= Bit_Slice14_out1(62);

  Constant3_out1_1 <= to_unsigned(16#3E#, 8);

  
  Switch3_out1_1 <= Switch2_out1 WHEN Bit_Slice3_out1 = '0' ELSE
      Constant3_out1_1;

  Bit_Slice5_out1 <= Bit_Slice14_out1(63);

  Constant4_out1 <= to_unsigned(16#3F#, 8);

  
  Switch4_out1 <= Switch3_out1_1 WHEN Bit_Slice4_out1 = '0' ELSE
      Constant4_out1;

  Constant5_out1 <= to_unsigned(16#40#, 8);

  
  Switch5_out1 <= Switch4_out1 WHEN Bit_Slice5_out1 = '0' ELSE
      Constant5_out1;

  Delay3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay3_out1 <= Switch5_out1;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  
  Compare_To_Constant_out1 <= '1' WHEN Delay3_out1 > to_unsigned(16#38#, 8) ELSE
      '0';

  Bit_Slice27_out1 <= Bit_Slice14_out1(48);

  Constant6_out1 <= to_unsigned(16#30#, 8);

  Bit_Slice15_out1 <= Bit_Slice14_out1(49);

  Constant124_out1 <= to_unsigned(16#31#, 8);

  
  Switch116_out1 <= Constant6_out1 WHEN Bit_Slice27_out1 = '0' ELSE
      Constant124_out1;

  Bit_Slice16_out1 <= Bit_Slice14_out1(50);

  Constant28_out1 <= to_unsigned(16#32#, 8);

  
  Switch17_out1 <= Switch116_out1 WHEN Bit_Slice15_out1 = '0' ELSE
      Constant28_out1;

  Bit_Slice17_out1 <= Bit_Slice14_out1(51);

  Constant26_out1 <= to_unsigned(16#33#, 8);

  
  Switch18_out1 <= Switch17_out1 WHEN Bit_Slice16_out1 = '0' ELSE
      Constant26_out1;

  Bit_Slice28_out1 <= Bit_Slice14_out1(52);

  Constant27_out1 <= to_unsigned(16#34#, 8);

  
  Switch19_out1 <= Switch18_out1 WHEN Bit_Slice17_out1 = '0' ELSE
      Constant27_out1;

  Bit_Slice29_out1 <= Bit_Slice14_out1(53);

  Constant29_out1 <= to_unsigned(16#35#, 8);

  
  Switch28_out1 <= Switch19_out1 WHEN Bit_Slice28_out1 = '0' ELSE
      Constant29_out1;

  Bit_Slice30_out1 <= Bit_Slice14_out1(54);

  Constant30_out1 <= to_unsigned(16#36#, 8);

  
  Switch29_out1 <= Switch28_out1 WHEN Bit_Slice29_out1 = '0' ELSE
      Constant30_out1;

  Bit_Slice31_out1 <= Bit_Slice14_out1(55);

  Constant31_out1 <= to_unsigned(16#37#, 8);

  
  Switch30_out1 <= Switch29_out1 WHEN Bit_Slice30_out1 = '0' ELSE
      Constant31_out1;

  Constant7_out1 <= to_unsigned(16#38#, 8);

  
  Switch31_out1 <= Switch30_out1 WHEN Bit_Slice31_out1 = '0' ELSE
      Constant7_out1;

  Delay1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay1_out1 <= Switch31_out1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  
  Switch_out1_1 <= Delay1_out1 WHEN Compare_To_Constant_out1 = '0' ELSE
      Delay3_out1;

  
  Compare_To_Constant2_out1 <= '1' WHEN Switch_out1_1 > to_unsigned(16#30#, 8) ELSE
      '0';

  Bit_Slice6_out1 <= Bit_Slice14_out1(40);

  Constant15_out1 <= to_unsigned(16#28#, 8);

  Bit_Slice7_out1 <= Bit_Slice14_out1(41);

  Constant11_out1 <= to_unsigned(16#29#, 8);

  
  Switch9_out1 <= Constant15_out1 WHEN Bit_Slice6_out1 = '0' ELSE
      Constant11_out1;

  Bit_Slice8_out1 <= Bit_Slice14_out1(42);

  Constant12_out1 <= to_unsigned(16#2A#, 8);

  
  Switch10_out1 <= Switch9_out1 WHEN Bit_Slice7_out1 = '0' ELSE
      Constant12_out1;

  Bit_Slice9_out1 <= Bit_Slice14_out1(43);

  Constant13_out1 <= to_unsigned(16#2B#, 8);

  
  Switch11_out1 <= Switch10_out1 WHEN Bit_Slice8_out1 = '0' ELSE
      Constant13_out1;

  Bit_Slice35_out1 <= Bit_Slice14_out1(44);

  Constant14_out1 <= to_unsigned(16#2C#, 8);

  
  Switch12_out1 <= Switch11_out1 WHEN Bit_Slice9_out1 = '0' ELSE
      Constant14_out1;

  Bit_Slice26_out1 <= Bit_Slice14_out1(45);

  Constant36_out1 <= to_unsigned(16#2D#, 8);

  
  Switch35_out1 <= Switch12_out1 WHEN Bit_Slice35_out1 = '0' ELSE
      Constant36_out1;

  Bit_Slice25_out1 <= Bit_Slice14_out1(46);

  Constant10_out1 <= to_unsigned(16#2E#, 8);

  
  Switch8_out1 <= Switch35_out1 WHEN Bit_Slice26_out1 = '0' ELSE
      Constant10_out1;

  Bit_Slice24_out1 <= Bit_Slice14_out1(47);

  Constant9_out1_1 <= to_unsigned(16#2F#, 8);

  
  Switch7_out1 <= Switch8_out1 WHEN Bit_Slice25_out1 = '0' ELSE
      Constant9_out1_1;

  Constant8_out1 <= to_unsigned(16#30#, 8);

  
  Switch6_out1 <= Switch7_out1 WHEN Bit_Slice24_out1 = '0' ELSE
      Constant8_out1;

  Delay2_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out1_1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay2_out1_1 <= Switch6_out1;
      END IF;
    END IF;
  END PROCESS Delay2_1_process;


  
  Compare_To_Constant1_out1 <= '1' WHEN Delay2_out1_1 > to_unsigned(16#28#, 8) ELSE
      '0';

  Bit_Slice13_out1 <= Bit_Slice14_out1(32);

  Constant18_out1 <= to_unsigned(16#20#, 8);

  Bit_Slice14_out1_1 <= Bit_Slice14_out1(33);

  Constant16_out1 <= to_unsigned(16#21#, 8);

  
  Switch13_out1 <= Constant18_out1 WHEN Bit_Slice13_out1 = '0' ELSE
      Constant16_out1;

  Bit_Slice10_out1 <= Bit_Slice14_out1(34);

  Constant17_out1 <= to_unsigned(16#22#, 8);

  
  Switch14_out1 <= Switch13_out1 WHEN Bit_Slice14_out1_1 = '0' ELSE
      Constant17_out1;

  Bit_Slice11_out1 <= Bit_Slice14_out1(35);

  Constant21_out1 <= to_unsigned(16#23#, 8);

  
  Switch15_out1 <= Switch14_out1 WHEN Bit_Slice10_out1 = '0' ELSE
      Constant21_out1;

  Bit_Slice12_out1 <= Bit_Slice14_out1(36);

  Constant19_out1 <= to_unsigned(16#24#, 8);

  
  Switch16_out1 <= Switch15_out1 WHEN Bit_Slice11_out1 = '0' ELSE
      Constant19_out1;

  Bit_Slice18_out1 <= Bit_Slice14_out1(37);

  Constant20_out1 <= to_unsigned(16#25#, 8);

  
  Switch20_out1 <= Switch16_out1 WHEN Bit_Slice12_out1 = '0' ELSE
      Constant20_out1;

  Bit_Slice19_out1 <= Bit_Slice14_out1(38);

  Constant22_out1 <= to_unsigned(16#26#, 8);

  
  Switch21_out1 <= Switch20_out1 WHEN Bit_Slice18_out1 = '0' ELSE
      Constant22_out1;

  Bit_Slice20_out1 <= Bit_Slice14_out1(39);

  Constant23_out1 <= to_unsigned(16#27#, 8);

  
  Switch22_out1 <= Switch21_out1 WHEN Bit_Slice19_out1 = '0' ELSE
      Constant23_out1;

  Constant24_out1 <= to_unsigned(16#28#, 8);

  
  Switch23_out1 <= Switch22_out1 WHEN Bit_Slice20_out1 = '0' ELSE
      Constant24_out1;

  Delay4_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay4_out1_1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay4_out1_1 <= Switch23_out1;
      END IF;
    END IF;
  END PROCESS Delay4_1_process;


  
  Switch1_out1_1 <= Delay4_out1_1 WHEN Compare_To_Constant1_out1 = '0' ELSE
      Delay2_out1_1;

  
  Switch2_out1_1 <= Switch1_out1_1 WHEN Compare_To_Constant2_out1 = '0' ELSE
      Switch_out1_1;

  
  Compare_To_Constant6_out1 <= '1' WHEN Switch2_out1_1 > to_unsigned(16#20#, 8) ELSE
      '0';

  Bit_Slice30_out1_1 <= Bit_Slice14_out1(24);

  Constant30_out1_1 <= to_unsigned(16#18#, 8);

  Bit_Slice31_out1_1 <= Bit_Slice14_out1(25);

  Constant31_out1_1 <= to_unsigned(16#19#, 8);

  
  Switch30_out1_1 <= Constant30_out1_1 WHEN Bit_Slice30_out1_1 = '0' ELSE
      Constant31_out1_1;

  Bit_Slice32_out1_1 <= Bit_Slice14_out1(26);

  Constant32_out1_1 <= to_unsigned(16#1A#, 8);

  
  Switch31_out1_1 <= Switch30_out1_1 WHEN Bit_Slice31_out1_1 = '0' ELSE
      Constant32_out1_1;

  Bit_Slice33_out1_1 <= Bit_Slice14_out1(27);

  Constant33_out1_1 <= to_unsigned(16#1B#, 8);

  
  Switch32_out1_1 <= Switch31_out1_1 WHEN Bit_Slice32_out1_1 = '0' ELSE
      Constant33_out1_1;

  Bit_Slice34_out1_1 <= Bit_Slice14_out1(28);

  Constant34_out1_1 <= to_unsigned(16#1C#, 8);

  
  Switch33_out1_1 <= Switch32_out1_1 WHEN Bit_Slice33_out1_1 = '0' ELSE
      Constant34_out1_1;

  Bit_Slice35_out1_1 <= Bit_Slice14_out1(29);

  Constant35_out1_1 <= to_unsigned(16#1D#, 8);

  
  Switch34_out1_1 <= Switch33_out1_1 WHEN Bit_Slice34_out1_1 = '0' ELSE
      Constant35_out1_1;

  Bit_Slice26_out1_1 <= Bit_Slice14_out1(30);

  Constant36_out1_1 <= to_unsigned(16#1E#, 8);

  
  Switch35_out1_1 <= Switch34_out1_1 WHEN Bit_Slice35_out1_1 = '0' ELSE
      Constant36_out1_1;

  Bit_Slice25_out1_1 <= Bit_Slice14_out1(31);

  Constant3_out1_2 <= to_unsigned(16#1F#, 8);

  
  Switch3_out1_2 <= Switch35_out1_1 WHEN Bit_Slice26_out1_1 = '0' ELSE
      Constant3_out1_2;

  Constant2_out1_2 <= to_unsigned(16#20#, 8);

  
  Switch2_out1_2 <= Switch3_out1_2 WHEN Bit_Slice25_out1_1 = '0' ELSE
      Constant2_out1_2;

  Delay7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay7_out1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay7_out1 <= Switch2_out1_2;
      END IF;
    END IF;
  END PROCESS Delay7_process;


  
  Compare_To_Constant3_out1 <= '1' WHEN Delay7_out1 > to_unsigned(16#18#, 8) ELSE
      '0';

  Bit_Slice1_out1_1 <= Bit_Slice14_out1(16);

  Constant5_out1_1 <= to_unsigned(16#10#, 8);

  Bit_Slice24_out1_1 <= Bit_Slice14_out1(17);

  Constant4_out1_1 <= to_unsigned(16#11#, 8);

  
  Switch4_out1_1 <= Constant5_out1_1 WHEN Bit_Slice1_out1_1 = '0' ELSE
      Constant4_out1_1;

  Bit_Slice27_out1_1 <= Bit_Slice14_out1(18);

  Constant1_out1_1 <= to_unsigned(16#12#, 8);

  
  Switch1_out1_2 <= Switch4_out1_1 WHEN Bit_Slice24_out1_1 = '0' ELSE
      Constant1_out1_1;

  Bit_Slice15_out1_1 <= Bit_Slice14_out1(19);

  Constant124_out1_1 <= to_unsigned(16#13#, 8);

  
  Switch116_out1_1 <= Switch1_out1_2 WHEN Bit_Slice27_out1_1 = '0' ELSE
      Constant124_out1_1;

  Bit_Slice16_out1_1 <= Bit_Slice14_out1(20);

  Constant28_out1_1 <= to_unsigned(16#14#, 8);

  
  Switch17_out1_1 <= Switch116_out1_1 WHEN Bit_Slice15_out1_1 = '0' ELSE
      Constant28_out1_1;

  Bit_Slice17_out1_1 <= Bit_Slice14_out1(21);

  Constant26_out1_1 <= to_unsigned(16#15#, 8);

  
  Switch18_out1_1 <= Switch17_out1_1 WHEN Bit_Slice16_out1_1 = '0' ELSE
      Constant26_out1_1;

  Bit_Slice28_out1_1 <= Bit_Slice14_out1(22);

  Constant27_out1_1 <= to_unsigned(16#16#, 8);

  
  Switch19_out1_1 <= Switch18_out1_1 WHEN Bit_Slice17_out1_1 = '0' ELSE
      Constant27_out1_1;

  Bit_Slice29_out1_1 <= Bit_Slice14_out1(23);

  Constant29_out1_1 <= to_unsigned(16#17#, 8);

  
  Switch28_out1_1 <= Switch19_out1_1 WHEN Bit_Slice28_out1_1 = '0' ELSE
      Constant29_out1_1;

  Constant6_out1_1 <= to_unsigned(16#18#, 8);

  
  Switch29_out1_1 <= Switch28_out1_1 WHEN Bit_Slice29_out1_1 = '0' ELSE
      Constant6_out1_1;

  Delay5_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay5_out1_1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay5_out1_1 <= Switch29_out1_1;
      END IF;
    END IF;
  END PROCESS Delay5_1_process;


  
  Switch3_out1_3 <= Delay5_out1_1 WHEN Compare_To_Constant3_out1 = '0' ELSE
      Delay7_out1;

  
  Compare_To_Constant5_out1 <= '1' WHEN Switch3_out1_3 > to_unsigned(16#10#, 8) ELSE
      '0';

  Bit_Slice3_out1_1 <= Bit_Slice14_out1(8);

  Constant7_out1_1 <= to_unsigned(16#08#, 8);

  Bit_Slice4_out1_1 <= Bit_Slice14_out1(9);

  Constant9_out1_2 <= to_unsigned(16#09#, 8);

  
  Switch5_out1_1 <= Constant7_out1_1 WHEN Bit_Slice3_out1_1 = '0' ELSE
      Constant9_out1_2;

  Bit_Slice5_out1_1 <= Bit_Slice14_out1(10);

  Constant10_out1_1 <= to_unsigned(16#0A#, 8);

  
  Switch7_out1_1 <= Switch5_out1_1 WHEN Bit_Slice4_out1_1 = '0' ELSE
      Constant10_out1_1;

  Bit_Slice6_out1_1 <= Bit_Slice14_out1(11);

  Constant11_out1_1 <= to_unsigned(16#0B#, 8);

  
  Switch8_out1_1 <= Switch7_out1_1 WHEN Bit_Slice5_out1_1 = '0' ELSE
      Constant11_out1_1;

  Bit_Slice7_out1_1 <= Bit_Slice14_out1(12);

  Constant12_out1_1 <= to_unsigned(16#0C#, 8);

  
  Switch9_out1_1 <= Switch8_out1_1 WHEN Bit_Slice6_out1_1 = '0' ELSE
      Constant12_out1_1;

  Bit_Slice8_out1_1 <= Bit_Slice14_out1(13);

  Constant13_out1_1 <= to_unsigned(16#0D#, 8);

  
  Switch10_out1_1 <= Switch9_out1_1 WHEN Bit_Slice7_out1_1 = '0' ELSE
      Constant13_out1_1;

  Bit_Slice9_out1_1 <= Bit_Slice14_out1(14);

  Constant14_out1_1 <= to_unsigned(16#0E#, 8);

  
  Switch11_out1_1 <= Switch10_out1_1 WHEN Bit_Slice8_out1_1 = '0' ELSE
      Constant14_out1_1;

  Bit_Slice2_out1_1 <= Bit_Slice14_out1(15);

  Constant15_out1_1 <= to_unsigned(16#0F#, 8);

  
  Switch12_out1_1 <= Switch11_out1_1 WHEN Bit_Slice9_out1_1 = '0' ELSE
      Constant15_out1_1;

  Constant8_out1_1 <= to_unsigned(16#10#, 8);

  
  Switch6_out1_1 <= Switch12_out1_1 WHEN Bit_Slice2_out1_1 = '0' ELSE
      Constant8_out1_1;

  Delay6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay6_out1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay6_out1 <= Switch6_out1_1;
      END IF;
    END IF;
  END PROCESS Delay6_process;


  
  Compare_To_Constant4_out1 <= '1' WHEN Delay6_out1 > to_unsigned(16#08#, 8) ELSE
      '0';

  Bit_Slice18_out1_1 <= Bit_Slice14_out1(0);

  Constant24_out1_1 <= to_unsigned(16#00#, 8);

  Bit_Slice14_out1_2 <= Bit_Slice14_out1(1);

  Constant23_out1_1 <= to_unsigned(16#01#, 8);

  
  Switch23_out1_1 <= Constant24_out1_1 WHEN Bit_Slice18_out1_1 = '0' ELSE
      Constant23_out1_1;

  Bit_Slice13_out1_1 <= Bit_Slice14_out1(2);

  Constant18_out1_1 <= to_unsigned(16#02#, 8);

  
  Switch21_out1_1 <= Switch23_out1_1 WHEN Bit_Slice14_out1_2 = '0' ELSE
      Constant18_out1_1;

  Bit_Slice19_out1_1 <= Bit_Slice14_out1(3);

  Constant16_out1_1 <= to_unsigned(16#03#, 8);

  
  Switch13_out1_1 <= Switch21_out1_1 WHEN Bit_Slice13_out1_1 = '0' ELSE
      Constant16_out1_1;

  Bit_Slice10_out1_1 <= Bit_Slice14_out1(4);

  Constant17_out1_1 <= to_unsigned(16#04#, 8);

  
  Switch14_out1_1 <= Switch13_out1_1 WHEN Bit_Slice19_out1_1 = '0' ELSE
      Constant17_out1_1;

  Bit_Slice11_out1_1 <= Bit_Slice14_out1(5);

  Constant21_out1_1 <= to_unsigned(16#05#, 8);

  
  Switch15_out1_1 <= Switch14_out1_1 WHEN Bit_Slice10_out1_1 = '0' ELSE
      Constant21_out1_1;

  Bit_Slice12_out1_1 <= Bit_Slice14_out1(6);

  Constant19_out1_1 <= to_unsigned(16#06#, 8);

  
  Switch16_out1_1 <= Switch15_out1_1 WHEN Bit_Slice11_out1_1 = '0' ELSE
      Constant19_out1_1;

  Bit_Slice20_out1_1 <= Bit_Slice14_out1(7);

  Constant20_out1_1 <= to_unsigned(16#07#, 8);

  
  Switch20_out1_1 <= Switch16_out1_1 WHEN Bit_Slice12_out1_1 = '0' ELSE
      Constant20_out1_1;

  Constant22_out1_1 <= to_unsigned(16#08#, 8);

  
  Switch22_out1_1 <= Switch20_out1_1 WHEN Bit_Slice20_out1_1 = '0' ELSE
      Constant22_out1_1;

  Delay8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay8_out1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay8_out1 <= Switch22_out1_1;
      END IF;
    END IF;
  END PROCESS Delay8_process;


  
  Switch4_out1_2 <= Delay8_out1 WHEN Compare_To_Constant4_out1 = '0' ELSE
      Delay6_out1;

  
  Switch5_out1_2 <= Switch4_out1_2 WHEN Compare_To_Constant5_out1 = '0' ELSE
      Switch3_out1_3;

  
  Switch6_out1_2 <= Switch5_out1_2 WHEN Compare_To_Constant6_out1 = '0' ELSE
      Switch2_out1_1;

  Sum7_out1 <= Constant9_out1 + Switch6_out1_2;

  
  Compare_To_Constant2_out1_1 <= '1' WHEN Sum7_out1 > to_unsigned(16#40#, 8) ELSE
      '0';

  Bit_Slice13_out1_2 <= Data_Type_Conversion_out1(63 DOWNTO 0);

  Bit_Slice13_out1_3 <= Bit_Slice13_out1_2(56);

  Constant19_out1_2 <= to_unsigned(16#38#, 8);

  Bit_Slice14_out1_3 <= Bit_Slice13_out1_2(57);

  Constant20_out1_2 <= to_unsigned(16#39#, 8);

  
  Switch16_out1_2 <= Constant19_out1_2 WHEN Bit_Slice13_out1_3 = '0' ELSE
      Constant20_out1_2;

  Bit_Slice18_out1_2 <= Bit_Slice13_out1_2(58);

  Constant21_out1_2 <= to_unsigned(16#3A#, 8);

  
  Switch20_out1_2 <= Switch16_out1_2 WHEN Bit_Slice14_out1_3 = '0' ELSE
      Constant21_out1_2;

  Bit_Slice10_out1_2 <= Bit_Slice13_out1_2(59);

  Constant22_out1_2 <= to_unsigned(16#3B#, 8);

  
  Switch21_out1_2 <= Switch20_out1_2 WHEN Bit_Slice18_out1_2 = '0' ELSE
      Constant22_out1_2;

  Bit_Slice11_out1_2 <= Bit_Slice13_out1_2(60);

  Constant16_out1_2 <= to_unsigned(16#3C#, 8);

  
  Switch13_out1_2 <= Switch21_out1_2 WHEN Bit_Slice10_out1_2 = '0' ELSE
      Constant16_out1_2;

  Bit_Slice12_out1_2 <= Bit_Slice13_out1_2(61);

  Constant17_out1_2 <= to_unsigned(16#3D#, 8);

  
  Switch14_out1_2 <= Switch13_out1_2 WHEN Bit_Slice11_out1_2 = '0' ELSE
      Constant17_out1_2;

  Bit_Slice19_out1_2 <= Bit_Slice13_out1_2(62);

  Constant18_out1_2 <= to_unsigned(16#3E#, 8);

  
  Switch15_out1_2 <= Switch14_out1_2 WHEN Bit_Slice12_out1_2 = '0' ELSE
      Constant18_out1_2;

  Bit_Slice20_out1_2 <= Bit_Slice13_out1_2(63);

  Constant23_out1_2 <= to_unsigned(16#3F#, 8);

  
  Switch22_out1_2 <= Switch15_out1_2 WHEN Bit_Slice19_out1_2 = '0' ELSE
      Constant23_out1_2;

  Constant24_out1_2 <= to_unsigned(16#40#, 8);

  
  Switch23_out1_2 <= Switch22_out1_2 WHEN Bit_Slice20_out1_2 = '0' ELSE
      Constant24_out1_2;

  Delay3_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1_1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay3_out1_1 <= Switch23_out1_2;
      END IF;
    END IF;
  END PROCESS Delay3_1_process;


  
  Compare_To_Constant_out1_1 <= '1' WHEN Delay3_out1_1 > to_unsigned(16#38#, 8) ELSE
      '0';

  Bit_Slice5_out1_2 <= Bit_Slice13_out1_2(48);

  Constant7_out1_2 <= to_unsigned(16#30#, 8);

  Bit_Slice2_out1_2 <= Bit_Slice13_out1_2(49);

  Constant8_out1_2 <= to_unsigned(16#31#, 8);

  
  Switch5_out1_3 <= Constant7_out1_2 WHEN Bit_Slice5_out1_2 = '0' ELSE
      Constant8_out1_2;

  Bit_Slice3_out1_2 <= Bit_Slice13_out1_2(50);

  Constant11_out1_2 <= to_unsigned(16#32#, 8);

  
  Switch6_out1_3 <= Switch5_out1_3 WHEN Bit_Slice2_out1_2 = '0' ELSE
      Constant11_out1_2;

  Bit_Slice4_out1_2 <= Bit_Slice13_out1_2(51);

  Constant9_out1_3 <= to_unsigned(16#33#, 8);

  
  Switch7_out1_2 <= Switch6_out1_3 WHEN Bit_Slice3_out1_2 = '0' ELSE
      Constant9_out1_3;

  Bit_Slice6_out1_2 <= Bit_Slice13_out1_2(52);

  Constant10_out1_2 <= to_unsigned(16#34#, 8);

  
  Switch8_out1_2 <= Switch7_out1_2 WHEN Bit_Slice4_out1_2 = '0' ELSE
      Constant10_out1_2;

  Bit_Slice7_out1_2 <= Bit_Slice13_out1_2(53);

  Constant12_out1_2 <= to_unsigned(16#35#, 8);

  
  Switch9_out1_2 <= Switch8_out1_2 WHEN Bit_Slice6_out1_2 = '0' ELSE
      Constant12_out1_2;

  Bit_Slice8_out1_2 <= Bit_Slice13_out1_2(54);

  Constant13_out1_2 <= to_unsigned(16#36#, 8);

  
  Switch10_out1_2 <= Switch9_out1_2 WHEN Bit_Slice7_out1_2 = '0' ELSE
      Constant13_out1_2;

  Bit_Slice9_out1_2 <= Bit_Slice13_out1_2(55);

  Constant14_out1_2 <= to_unsigned(16#37#, 8);

  
  Switch11_out1_2 <= Switch10_out1_2 WHEN Bit_Slice8_out1_2 = '0' ELSE
      Constant14_out1_2;

  Constant15_out1_2 <= to_unsigned(16#38#, 8);

  
  Switch12_out1_2 <= Switch11_out1_2 WHEN Bit_Slice9_out1_2 = '0' ELSE
      Constant15_out1_2;

  Delay1_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1_1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay1_out1_1 <= Switch12_out1_2;
      END IF;
    END IF;
  END PROCESS Delay1_1_process;


  
  Switch_out1_2 <= Delay1_out1_1 WHEN Compare_To_Constant_out1_1 = '0' ELSE
      Delay3_out1_1;

  
  Compare_To_Constant2_out1_2 <= '1' WHEN Switch_out1_2 > to_unsigned(16#30#, 8) ELSE
      '0';

  Bit_Slice31_out1_2 <= Bit_Slice13_out1_2(40);

  Constant5_out1_2 <= to_unsigned(16#28#, 8);

  Bit_Slice32_out1_2 <= Bit_Slice13_out1_2(41);

  Constant32_out1_2 <= to_unsigned(16#29#, 8);

  
  Switch31_out1_2 <= Constant5_out1_2 WHEN Bit_Slice31_out1_2 = '0' ELSE
      Constant32_out1_2;

  Bit_Slice33_out1_2 <= Bit_Slice13_out1_2(42);

  Constant33_out1_2 <= to_unsigned(16#2A#, 8);

  
  Switch32_out1_2 <= Switch31_out1_2 WHEN Bit_Slice32_out1_2 = '0' ELSE
      Constant33_out1_2;

  Bit_Slice34_out1_2 <= Bit_Slice13_out1_2(43);

  Constant34_out1_2 <= to_unsigned(16#2B#, 8);

  
  Switch33_out1_2 <= Switch32_out1_2 WHEN Bit_Slice33_out1_2 = '0' ELSE
      Constant34_out1_2;

  Bit_Slice35_out1_2 <= Bit_Slice13_out1_2(44);

  Constant35_out1_2 <= to_unsigned(16#2C#, 8);

  
  Switch34_out1_2 <= Switch33_out1_2 WHEN Bit_Slice34_out1_2 = '0' ELSE
      Constant35_out1_2;

  Bit_Slice26_out1_2 <= Bit_Slice13_out1_2(45);

  Constant36_out1_2 <= to_unsigned(16#2D#, 8);

  
  Switch35_out1_2 <= Switch34_out1_2 WHEN Bit_Slice35_out1_2 = '0' ELSE
      Constant36_out1_2;

  Bit_Slice25_out1_2 <= Bit_Slice13_out1_2(46);

  Constant3_out1_3 <= to_unsigned(16#2E#, 8);

  
  Switch3_out1_4 <= Switch35_out1_2 WHEN Bit_Slice26_out1_2 = '0' ELSE
      Constant3_out1_3;

  Bit_Slice1_out1_2 <= Bit_Slice13_out1_2(47);

  Constant6_out1_2 <= to_unsigned(16#2F#, 8);

  
  Switch2_out1_3 <= Switch3_out1_4 WHEN Bit_Slice25_out1_2 = '0' ELSE
      Constant6_out1_2;

  Constant4_out1_2 <= to_unsigned(16#30#, 8);

  
  Switch4_out1_3 <= Switch2_out1_3 WHEN Bit_Slice1_out1_2 = '0' ELSE
      Constant4_out1_2;

  Delay2_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out1_2 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay2_out1_2 <= Switch4_out1_3;
      END IF;
    END IF;
  END PROCESS Delay2_2_process;


  
  Compare_To_Constant1_out1_1 <= '1' WHEN Delay2_out1_2 > to_unsigned(16#28#, 8) ELSE
      '0';

  Bit_Slice24_out1_2 <= Bit_Slice13_out1_2(32);

  Constant2_out1_3 <= to_unsigned(16#20#, 8);

  Bit_Slice27_out1_2 <= Bit_Slice13_out1_2(33);

  Constant1_out1_2 <= to_unsigned(16#21#, 8);

  
  Switch1_out1_3 <= Constant2_out1_3 WHEN Bit_Slice24_out1_2 = '0' ELSE
      Constant1_out1_2;

  Bit_Slice15_out1_2 <= Bit_Slice13_out1_2(34);

  Constant124_out1_2 <= to_unsigned(16#22#, 8);

  
  Switch116_out1_2 <= Switch1_out1_3 WHEN Bit_Slice27_out1_2 = '0' ELSE
      Constant124_out1_2;

  Bit_Slice16_out1_2 <= Bit_Slice13_out1_2(35);

  Constant28_out1_2 <= to_unsigned(16#23#, 8);

  
  Switch17_out1_2 <= Switch116_out1_2 WHEN Bit_Slice15_out1_2 = '0' ELSE
      Constant28_out1_2;

  Bit_Slice17_out1_2 <= Bit_Slice13_out1_2(36);

  Constant26_out1_2 <= to_unsigned(16#24#, 8);

  
  Switch18_out1_2 <= Switch17_out1_2 WHEN Bit_Slice16_out1_2 = '0' ELSE
      Constant26_out1_2;

  Bit_Slice28_out1_2 <= Bit_Slice13_out1_2(37);

  Constant27_out1_2 <= to_unsigned(16#25#, 8);

  
  Switch19_out1_2 <= Switch18_out1_2 WHEN Bit_Slice17_out1_2 = '0' ELSE
      Constant27_out1_2;

  Bit_Slice29_out1_2 <= Bit_Slice13_out1_2(38);

  Constant29_out1_2 <= to_unsigned(16#26#, 8);

  
  Switch28_out1_2 <= Switch19_out1_2 WHEN Bit_Slice28_out1_2 = '0' ELSE
      Constant29_out1_2;

  Bit_Slice30_out1_2 <= Bit_Slice13_out1_2(39);

  Constant30_out1_2 <= to_unsigned(16#27#, 8);

  
  Switch29_out1_2 <= Switch28_out1_2 WHEN Bit_Slice29_out1_2 = '0' ELSE
      Constant30_out1_2;

  Constant31_out1_2 <= to_unsigned(16#28#, 8);

  
  Switch30_out1_2 <= Switch29_out1_2 WHEN Bit_Slice30_out1_2 = '0' ELSE
      Constant31_out1_2;

  Delay4_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay4_out1_2 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay4_out1_2 <= Switch30_out1_2;
      END IF;
    END IF;
  END PROCESS Delay4_2_process;


  
  Switch1_out1_4 <= Delay4_out1_2 WHEN Compare_To_Constant1_out1_1 = '0' ELSE
      Delay2_out1_2;

  
  Switch2_out1_4 <= Switch1_out1_4 WHEN Compare_To_Constant2_out1_2 = '0' ELSE
      Switch_out1_2;

  
  Compare_To_Constant6_out1_1 <= '1' WHEN Switch2_out1_4 > to_unsigned(16#20#, 8) ELSE
      '0';

  Bit_Slice30_out1_3 <= Bit_Slice13_out1_2(24);

  Constant30_out1_3 <= to_unsigned(16#18#, 8);

  Bit_Slice31_out1_3 <= Bit_Slice13_out1_2(25);

  Constant31_out1_3 <= to_unsigned(16#19#, 8);

  
  Switch30_out1_3 <= Constant30_out1_3 WHEN Bit_Slice30_out1_3 = '0' ELSE
      Constant31_out1_3;

  Bit_Slice32_out1_3 <= Bit_Slice13_out1_2(26);

  Constant32_out1_3 <= to_unsigned(16#1A#, 8);

  
  Switch31_out1_3 <= Switch30_out1_3 WHEN Bit_Slice31_out1_3 = '0' ELSE
      Constant32_out1_3;

  Bit_Slice33_out1_3 <= Bit_Slice13_out1_2(27);

  Constant33_out1_3 <= to_unsigned(16#1B#, 8);

  
  Switch32_out1_3 <= Switch31_out1_3 WHEN Bit_Slice32_out1_3 = '0' ELSE
      Constant33_out1_3;

  Bit_Slice34_out1_3 <= Bit_Slice13_out1_2(28);

  Constant34_out1_3 <= to_unsigned(16#1C#, 8);

  
  Switch33_out1_3 <= Switch32_out1_3 WHEN Bit_Slice33_out1_3 = '0' ELSE
      Constant34_out1_3;

  Bit_Slice35_out1_3 <= Bit_Slice13_out1_2(29);

  Constant35_out1_3 <= to_unsigned(16#1D#, 8);

  
  Switch34_out1_3 <= Switch33_out1_3 WHEN Bit_Slice34_out1_3 = '0' ELSE
      Constant35_out1_3;

  Bit_Slice26_out1_3 <= Bit_Slice13_out1_2(30);

  Constant36_out1_3 <= to_unsigned(16#1E#, 8);

  
  Switch35_out1_3 <= Switch34_out1_3 WHEN Bit_Slice35_out1_3 = '0' ELSE
      Constant36_out1_3;

  Bit_Slice25_out1_3 <= Bit_Slice13_out1_2(31);

  Constant3_out1_4 <= to_unsigned(16#1F#, 8);

  
  Switch3_out1_5 <= Switch35_out1_3 WHEN Bit_Slice26_out1_3 = '0' ELSE
      Constant3_out1_4;

  Constant2_out1_4 <= to_unsigned(16#20#, 8);

  
  Switch2_out1_5 <= Switch3_out1_5 WHEN Bit_Slice25_out1_3 = '0' ELSE
      Constant2_out1_4;

  Delay7_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay7_out1_1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay7_out1_1 <= Switch2_out1_5;
      END IF;
    END IF;
  END PROCESS Delay7_1_process;


  
  Compare_To_Constant3_out1_1 <= '1' WHEN Delay7_out1_1 > to_unsigned(16#18#, 8) ELSE
      '0';

  Bit_Slice1_out1_3 <= Bit_Slice13_out1_2(16);

  Constant5_out1_3 <= to_unsigned(16#10#, 8);

  Bit_Slice24_out1_3 <= Bit_Slice13_out1_2(17);

  Constant4_out1_3 <= to_unsigned(16#11#, 8);

  
  Switch4_out1_4 <= Constant5_out1_3 WHEN Bit_Slice1_out1_3 = '0' ELSE
      Constant4_out1_3;

  Bit_Slice27_out1_3 <= Bit_Slice13_out1_2(18);

  Constant1_out1_3 <= to_unsigned(16#12#, 8);

  
  Switch1_out1_5 <= Switch4_out1_4 WHEN Bit_Slice24_out1_3 = '0' ELSE
      Constant1_out1_3;

  Bit_Slice15_out1_3 <= Bit_Slice13_out1_2(19);

  Constant124_out1_3 <= to_unsigned(16#13#, 8);

  
  Switch116_out1_3 <= Switch1_out1_5 WHEN Bit_Slice27_out1_3 = '0' ELSE
      Constant124_out1_3;

  Bit_Slice16_out1_3 <= Bit_Slice13_out1_2(20);

  Constant28_out1_3 <= to_unsigned(16#14#, 8);

  
  Switch17_out1_3 <= Switch116_out1_3 WHEN Bit_Slice15_out1_3 = '0' ELSE
      Constant28_out1_3;

  Bit_Slice17_out1_3 <= Bit_Slice13_out1_2(21);

  Constant26_out1_3 <= to_unsigned(16#15#, 8);

  
  Switch18_out1_3 <= Switch17_out1_3 WHEN Bit_Slice16_out1_3 = '0' ELSE
      Constant26_out1_3;

  Bit_Slice28_out1_3 <= Bit_Slice13_out1_2(22);

  Constant27_out1_3 <= to_unsigned(16#16#, 8);

  
  Switch19_out1_3 <= Switch18_out1_3 WHEN Bit_Slice17_out1_3 = '0' ELSE
      Constant27_out1_3;

  Bit_Slice29_out1_3 <= Bit_Slice13_out1_2(23);

  Constant29_out1_3 <= to_unsigned(16#17#, 8);

  
  Switch28_out1_3 <= Switch19_out1_3 WHEN Bit_Slice28_out1_3 = '0' ELSE
      Constant29_out1_3;

  Constant6_out1_3 <= to_unsigned(16#18#, 8);

  
  Switch29_out1_3 <= Switch28_out1_3 WHEN Bit_Slice29_out1_3 = '0' ELSE
      Constant6_out1_3;

  Delay5_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay5_out1_2 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay5_out1_2 <= Switch29_out1_3;
      END IF;
    END IF;
  END PROCESS Delay5_2_process;


  
  Switch3_out1_6 <= Delay5_out1_2 WHEN Compare_To_Constant3_out1_1 = '0' ELSE
      Delay7_out1_1;

  
  Compare_To_Constant5_out1_1 <= '1' WHEN Switch3_out1_6 > to_unsigned(16#10#, 8) ELSE
      '0';

  Bit_Slice3_out1_3 <= Bit_Slice13_out1_2(8);

  Constant7_out1_3 <= to_unsigned(16#08#, 8);

  Bit_Slice4_out1_3 <= Bit_Slice13_out1_2(9);

  Constant9_out1_4 <= to_unsigned(16#09#, 8);

  
  Switch5_out1_4 <= Constant7_out1_3 WHEN Bit_Slice3_out1_3 = '0' ELSE
      Constant9_out1_4;

  Bit_Slice5_out1_3 <= Bit_Slice13_out1_2(10);

  Constant10_out1_3 <= to_unsigned(16#0A#, 8);

  
  Switch7_out1_3 <= Switch5_out1_4 WHEN Bit_Slice4_out1_3 = '0' ELSE
      Constant10_out1_3;

  Bit_Slice6_out1_3 <= Bit_Slice13_out1_2(11);

  Constant11_out1_3 <= to_unsigned(16#0B#, 8);

  
  Switch8_out1_3 <= Switch7_out1_3 WHEN Bit_Slice5_out1_3 = '0' ELSE
      Constant11_out1_3;

  Bit_Slice7_out1_3 <= Bit_Slice13_out1_2(12);

  Constant12_out1_3 <= to_unsigned(16#0C#, 8);

  
  Switch9_out1_3 <= Switch8_out1_3 WHEN Bit_Slice6_out1_3 = '0' ELSE
      Constant12_out1_3;

  Bit_Slice8_out1_3 <= Bit_Slice13_out1_2(13);

  Constant13_out1_3 <= to_unsigned(16#0D#, 8);

  
  Switch10_out1_3 <= Switch9_out1_3 WHEN Bit_Slice7_out1_3 = '0' ELSE
      Constant13_out1_3;

  Bit_Slice9_out1_3 <= Bit_Slice13_out1_2(14);

  Constant14_out1_3 <= to_unsigned(16#0E#, 8);

  
  Switch11_out1_3 <= Switch10_out1_3 WHEN Bit_Slice8_out1_3 = '0' ELSE
      Constant14_out1_3;

  Bit_Slice2_out1_3 <= Bit_Slice13_out1_2(15);

  Constant15_out1_3 <= to_unsigned(16#0F#, 8);

  
  Switch12_out1_3 <= Switch11_out1_3 WHEN Bit_Slice9_out1_3 = '0' ELSE
      Constant15_out1_3;

  Constant8_out1_3 <= to_unsigned(16#10#, 8);

  
  Switch6_out1_4 <= Switch12_out1_3 WHEN Bit_Slice2_out1_3 = '0' ELSE
      Constant8_out1_3;

  Delay6_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay6_out1_1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay6_out1_1 <= Switch6_out1_4;
      END IF;
    END IF;
  END PROCESS Delay6_1_process;


  
  Compare_To_Constant4_out1_1 <= '1' WHEN Delay6_out1_1 > to_unsigned(16#08#, 8) ELSE
      '0';

  Bit_Slice18_out1_3 <= Bit_Slice13_out1_2(0);

  Constant24_out1_3 <= to_unsigned(16#00#, 8);

  Bit_Slice14_out1_4 <= Bit_Slice13_out1_2(1);

  Constant23_out1_3 <= to_unsigned(16#01#, 8);

  
  Switch23_out1_3 <= Constant24_out1_3 WHEN Bit_Slice18_out1_3 = '0' ELSE
      Constant23_out1_3;

  Bit_Slice13_out1_4 <= Bit_Slice13_out1_2(2);

  Constant18_out1_3 <= to_unsigned(16#02#, 8);

  
  Switch21_out1_3 <= Switch23_out1_3 WHEN Bit_Slice14_out1_4 = '0' ELSE
      Constant18_out1_3;

  Bit_Slice19_out1_3 <= Bit_Slice13_out1_2(3);

  Constant16_out1_3 <= to_unsigned(16#03#, 8);

  
  Switch13_out1_3 <= Switch21_out1_3 WHEN Bit_Slice13_out1_4 = '0' ELSE
      Constant16_out1_3;

  Bit_Slice10_out1_3 <= Bit_Slice13_out1_2(4);

  Constant17_out1_3 <= to_unsigned(16#04#, 8);

  
  Switch14_out1_3 <= Switch13_out1_3 WHEN Bit_Slice19_out1_3 = '0' ELSE
      Constant17_out1_3;

  Bit_Slice11_out1_3 <= Bit_Slice13_out1_2(5);

  Constant21_out1_3 <= to_unsigned(16#05#, 8);

  
  Switch15_out1_3 <= Switch14_out1_3 WHEN Bit_Slice10_out1_3 = '0' ELSE
      Constant21_out1_3;

  Bit_Slice12_out1_3 <= Bit_Slice13_out1_2(6);

  Constant19_out1_3 <= to_unsigned(16#06#, 8);

  
  Switch16_out1_3 <= Switch15_out1_3 WHEN Bit_Slice11_out1_3 = '0' ELSE
      Constant19_out1_3;

  Bit_Slice20_out1_3 <= Bit_Slice13_out1_2(7);

  Constant20_out1_3 <= to_unsigned(16#07#, 8);

  
  Switch20_out1_3 <= Switch16_out1_3 WHEN Bit_Slice12_out1_3 = '0' ELSE
      Constant20_out1_3;

  Constant22_out1_3 <= to_unsigned(16#08#, 8);

  
  Switch22_out1_3 <= Switch20_out1_3 WHEN Bit_Slice20_out1_3 = '0' ELSE
      Constant22_out1_3;

  Delay8_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay8_out1_1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay8_out1_1 <= Switch22_out1_3;
      END IF;
    END IF;
  END PROCESS Delay8_1_process;


  
  Switch4_out1_5 <= Delay8_out1_1 WHEN Compare_To_Constant4_out1_1 = '0' ELSE
      Delay6_out1_1;

  
  Switch5_out1_5 <= Switch4_out1_5 WHEN Compare_To_Constant5_out1_1 = '0' ELSE
      Switch3_out1_6;

  
  Switch6_out1_5 <= Switch5_out1_5 WHEN Compare_To_Constant6_out1_1 = '0' ELSE
      Switch2_out1_4;

  
  Switch14_out1_4 <= Switch6_out1_5 WHEN Compare_To_Constant2_out1_1 = '0' ELSE
      Sum7_out1;

  Delay7_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay7_out1_2 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay7_out1_2 <= Switch14_out1_4;
      END IF;
    END IF;
  END PROCESS Delay7_2_process;


  Delay1_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1_2 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay1_out1_2 <= Delay7_out1_2;
      END IF;
    END IF;
  END PROCESS Delay1_2_process;


  Constant_out1 <= to_signed(16#6F#, 8);

  Subtract_add_cast <= signed(resize(Delay1_out1_2, 10));
  Subtract_add_temp <= Subtract_add_cast + resize(Constant_out1, 10);
  Subtract_out1 <= Subtract_add_temp(8 DOWNTO 0);

  Subtract_out1_dtc <= unsigned(Subtract_out1(7 DOWNTO 0));

  
  Switch_out1_3 <= Delay1_out1_2 WHEN Delay1_out1_2 = to_unsigned(16#00#, 8) ELSE
      Subtract_out1_dtc;

  Delay3_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1_2 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay3_out1_2 <= Switch_out1_3;
      END IF;
    END IF;
  END PROCESS Delay3_2_process;


  Constant_out1_1 <= to_unsigned(16#80#, 8);

  Subtract_sub_cast <= signed(resize(Constant_out1_1, 9));
  Subtract_sub_cast_1 <= signed(resize(Delay7_out1_2, 9));
  Subtract_out1_1 <= Subtract_sub_cast - Subtract_sub_cast_1;

  Delay1_3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1_3 <= to_signed(16#000#, 9);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay1_out1_3 <= Subtract_out1_1;
      END IF;
    END IF;
  END PROCESS Delay1_3_process;


  shift_arithmetic_zerosig <= to_signed(16#000#, 9);

  
  shift_arithmetic_selsig <= Delay1_out1_3 WHEN Delay1_out1_3 >= shift_arithmetic_zerosig ELSE
      shift_arithmetic_zerosig;

  Delay2_3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_reg(0) <= to_unsigned(0, 128);
      Delay2_reg(1) <= to_unsigned(0, 128);
      Delay2_reg(2) <= to_unsigned(0, 128);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay2_reg(0) <= Delay2_reg_next(0);
        Delay2_reg(1) <= Delay2_reg_next(1);
        Delay2_reg(2) <= Delay2_reg_next(2);
      END IF;
    END IF;
  END PROCESS Delay2_3_process;

  Delay2_out1_3 <= Delay2_reg(2);
  Delay2_reg_next(0) <= Data_Type_Conversion_out1;
  Delay2_reg_next(1) <= Delay2_reg(0);
  Delay2_reg_next(2) <= Delay2_reg(1);

  dynamic_shift_zerosig <= to_signed(16#000#, 9);

  
  dynamic_shift_selsig <= shift_arithmetic_selsig WHEN shift_arithmetic_selsig >= dynamic_shift_zerosig ELSE
      dynamic_shift_zerosig;

  dynamic_shift_cast <= resize(dynamic_shift_selsig, 16);
  Shift_Arithmetic_out1 <= Delay2_out1_3 sll to_integer(dynamic_shift_cast);

  Bit_Slice1_out1_4 <= Shift_Arithmetic_out1(126 DOWNTO 67);

  Delay3_3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1_3 <= to_unsigned(0, 60);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay3_out1_3 <= Bit_Slice1_out1_4;
      END IF;
    END IF;
  END PROCESS Delay3_3_process;


  Bit_Slice2_out1_4 <= Delay3_out1_3(36 DOWNTO 35);

  Bit_Slice4_out1_4 <= Bit_Slice2_out1_4(0);

  Bit_Slice1_out1_5 <= Delay3_out1_3(34 DOWNTO 0);

  Bit_Reduce_out1 <= (Bit_Slice1_out1_5(34) OR Bit_Slice1_out1_5(33) OR Bit_Slice1_out1_5(32) OR Bit_Slice1_out1_5(31) OR Bit_Slice1_out1_5(30) OR Bit_Slice1_out1_5(29) OR Bit_Slice1_out1_5(28) OR Bit_Slice1_out1_5(27) OR Bit_Slice1_out1_5(26) OR Bit_Slice1_out1_5(25) OR Bit_Slice1_out1_5(24) OR Bit_Slice1_out1_5(23) OR Bit_Slice1_out1_5(22) OR Bit_Slice1_out1_5(21) OR Bit_Slice1_out1_5(20) OR Bit_Slice1_out1_5(19) OR Bit_Slice1_out1_5(18) OR Bit_Slice1_out1_5(17) OR Bit_Slice1_out1_5(16) OR Bit_Slice1_out1_5(15) OR Bit_Slice1_out1_5(14) OR Bit_Slice1_out1_5(13) OR Bit_Slice1_out1_5(12) OR Bit_Slice1_out1_5(11) OR Bit_Slice1_out1_5(10) OR Bit_Slice1_out1_5(9) OR Bit_Slice1_out1_5(8) OR Bit_Slice1_out1_5(7) OR Bit_Slice1_out1_5(6) OR Bit_Slice1_out1_5(5) OR Bit_Slice1_out1_5(4) OR Bit_Slice1_out1_5(3) OR Bit_Slice1_out1_5(2) OR Bit_Slice1_out1_5(1) OR Bit_Slice1_out1_5(0));

  Bit_Slice5_out1_4 <= Bit_Slice2_out1_4(1);

  Bit_Slice3_out1_4 <= Delay3_out1_3(37);

  Logical_Operator1_out1 <= Bit_Slice3_out1_4 OR (Bit_Slice4_out1_4 OR Bit_Reduce_out1);

  Logical_Operator_out1_1 <= Bit_Slice5_out1_4 AND Logical_Operator1_out1;

  Constant1_out1_4 <= '0';

  Bit_Slice1_out1_6 <= Delay3_out1_3(59 DOWNTO 37);

  Constant_out1_2 <= to_unsigned(16#000001#, 23);

  Add_out1 <= resize(resize(Bit_Slice1_out1_6, 32) + resize(Constant_out1_2, 32), 24);

  Bit_Slice_out1 <= Add_out1(23);

  
  Switch1_out1_6 <= Constant1_out1_4 WHEN Logical_Operator_out1_1 = '0' ELSE
      Bit_Slice_out1;

  Add1_add_cast <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & Switch1_out1_6;
  Add1_out1 <= Delay3_out1_2 + Add1_add_cast;

  Constant_out1_3 <= to_unsigned(16#00#, 8);

  
  Switch1_out1_7 <= Add1_out1 WHEN Delay5_out1 = '0' ELSE
      Constant_out1_3;

  Delay1_4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1_4 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay1_out1_4 <= Switch1_out1_7;
      END IF;
    END IF;
  END PROCESS Delay1_4_process;


  Bit_Slice2_out1_5 <= Add_out1(22 DOWNTO 0);

  
  Switch_out1_4 <= Bit_Slice1_out1_6 WHEN Logical_Operator_out1_1 = '0' ELSE
      Bit_Slice2_out1_5;

  Constant1_out1_5 <= to_unsigned(16#000000#, 23);

  
  Switch2_out1_6 <= Switch_out1_4 WHEN Delay5_out1 = '0' ELSE
      Constant1_out1_5;

  Delay3_4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1_4 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay3_out1_4 <= Switch2_out1_6;
      END IF;
    END IF;
  END PROCESS Delay3_4_process;


  -- Combine FP sign, exponent, mantissa into 32 bit word
  nfp_out_pack <= Delay2_out1 & Delay1_out1_4 & Delay3_out1_4;

  nfp_out <= std_logic_vector(nfp_out_pack);

END rtl;

