$comment
	File created using the following command:
		vcd file dec4to16.msim.vcd -direction
$end
$date
	Tue Aug 22 19:39:06 2023
$end
$version
	ModelSim Version 10.4
$end
$timescale
	1ps
$end

$scope module dec4to16_vlg_vec_tst $end
$var reg 4 ! IN [3:0] $end
$var wire 1 " OUT [15] $end
$var wire 1 # OUT [14] $end
$var wire 1 $ OUT [13] $end
$var wire 1 % OUT [12] $end
$var wire 1 & OUT [11] $end
$var wire 1 ' OUT [10] $end
$var wire 1 ( OUT [9] $end
$var wire 1 ) OUT [8] $end
$var wire 1 * OUT [7] $end
$var wire 1 + OUT [6] $end
$var wire 1 , OUT [5] $end
$var wire 1 - OUT [4] $end
$var wire 1 . OUT [3] $end
$var wire 1 / OUT [2] $end
$var wire 1 0 OUT [1] $end
$var wire 1 1 OUT [0] $end
$var wire 1 2 sampler $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 OUT[0]~output_o $end
$var wire 1 : OUT[1]~output_o $end
$var wire 1 ; OUT[2]~output_o $end
$var wire 1 < OUT[3]~output_o $end
$var wire 1 = OUT[4]~output_o $end
$var wire 1 > OUT[5]~output_o $end
$var wire 1 ? OUT[6]~output_o $end
$var wire 1 @ OUT[7]~output_o $end
$var wire 1 A OUT[8]~output_o $end
$var wire 1 B OUT[9]~output_o $end
$var wire 1 C OUT[10]~output_o $end
$var wire 1 D OUT[11]~output_o $end
$var wire 1 E OUT[12]~output_o $end
$var wire 1 F OUT[13]~output_o $end
$var wire 1 G OUT[14]~output_o $end
$var wire 1 H OUT[15]~output_o $end
$var wire 1 I IN[1]~input_o $end
$var wire 1 J IN[2]~input_o $end
$var wire 1 K IN[0]~input_o $end
$var wire 1 L IN[3]~input_o $end
$var wire 1 M Decoder0~0_combout $end
$var wire 1 N Decoder0~1_combout $end
$var wire 1 O Decoder0~2_combout $end
$var wire 1 P Decoder0~3_combout $end
$var wire 1 Q Decoder0~4_combout $end
$var wire 1 R Decoder0~5_combout $end
$var wire 1 S Decoder0~6_combout $end
$var wire 1 T Decoder0~7_combout $end
$var wire 1 U Decoder0~8_combout $end
$var wire 1 V Decoder0~9_combout $end
$var wire 1 W Decoder0~10_combout $end
$var wire 1 X Decoder0~11_combout $end
$var wire 1 Y Decoder0~12_combout $end
$var wire 1 Z Decoder0~13_combout $end
$var wire 1 [ Decoder0~14_combout $end
$var wire 1 \ Decoder0~15_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 !
01
00
0/
0.
0-
0,
0+
0*
0)
0(
1'
0&
0%
0$
0#
0"
x2
03
14
x5
16
17
18
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
1C
0D
0E
0F
0G
0H
1I
0J
0K
1L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
0Z
0[
0\
$end
#40000
b1000 !
02
0I
0W
1U
1A
0C
1)
0'
#80000
b1100 !
b1101 !
12
1K
1J
1Z
0U
0A
1F
0)
1$
#120000
b1111 !
b1110 !
02
0K
1I
1[
0Z
0F
1G
0$
1#
#200000
b110 !
12
0L
0[
1S
1?
0G
1+
0#
#240000
b100 !
b1100 !
02
0I
1L
1Y
0S
0?
1E
0+
1%
#280000
b1101 !
b1111 !
12
1K
1I
1\
0Y
0E
1H
0%
1"
#320000
b111 !
b110 !
02
0K
0L
0\
1S
1?
0H
1+
0"
#360000
b100 !
12
0I
0S
1Q
1=
0?
1-
0+
#400000
b0 !
b1000 !
b1001 !
02
1K
0J
1L
1V
0Q
0=
1B
0-
1(
#440000
b1011 !
b1111 !
12
1I
1J
1\
0V
0B
1H
0(
1"
#480000
b111 !
b110 !
02
0K
0L
0\
1S
1?
0H
1+
0"
#520000
b1110 !
b1111 !
12
1K
1L
1\
0S
0?
1H
0+
1"
#560000
b1011 !
02
0J
0\
1X
1D
0H
1&
0"
#600000
b1010 !
12
0K
0X
1W
1C
0D
1'
0&
#640000
b1000 !
b0 !
b100 !
02
0I
1J
0L
0W
1Q
1=
0C
1-
0'
#680000
b101 !
b111 !
12
1K
1I
1T
0Q
0=
1@
0-
1*
#720000
b11 !
b1 !
02
0I
0J
0T
1N
1:
0@
10
0*
#760000
b0 !
b10 !
12
0K
1I
1O
0N
0:
1;
00
1/
#800000
b1010 !
b1000 !
02
0I
1L
1U
0O
0;
1A
0/
1)
#840000
b1100 !
b1101 !
b101 !
12
1K
1J
0L
0U
1R
1>
0A
1,
0)
#880000
b111 !
02
1I
1T
0R
0>
1@
0,
1*
#920000
b110 !
b100 !
12
0K
0I
0T
1Q
1=
0@
1-
0*
#960000
b101 !
b111 !
02
1K
1I
1T
0Q
0=
1@
0-
1*
#1000000
