// Seed: 595840329
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output wire id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri id_5,
    input wire id_6,
    input uwire id_7
);
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output logic id_2,
    input uwire id_3,
    output supply0 id_4,
    input wor id_5,
    input wand id_6,
    input supply1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wand id_10,
    input tri0 id_11
    , id_23,
    input supply0 id_12,
    output wand id_13,
    input tri0 id_14,
    input wor id_15,
    input tri id_16,
    input tri id_17,
    output wire id_18,
    input supply0 id_19,
    output wire id_20
    , id_24,
    output tri1 id_21
);
  always_latch id_2 = 1;
  xnor primCall (
      id_20,
      id_14,
      id_15,
      id_10,
      id_5,
      id_8,
      id_12,
      id_17,
      id_0,
      id_9,
      id_1,
      id_16,
      id_3,
      id_7,
      id_11,
      id_19,
      id_23,
      id_6
  );
  module_0 modCall_1 (
      id_21,
      id_12,
      id_13,
      id_13,
      id_16,
      id_13,
      id_14,
      id_14
  );
endmodule
