





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-164479.html">
    <link rel="next" href="x86-168485.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-164479.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-168485.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>CPU</li>
              <li>
                <ul>
                  <li><a href="index.html">Instruction set</a></li>
                  <li><a href="x86-175915.html">Registers</a></li>
                  <li><a href="x86-190707.html">Protection, privilege</a></li>
                  <li><a href="x86-224627.html">Exceptions</a></li>
                  <li><a href="x86-225699.html">Addressing modes</a></li>
                  <li><a href="x86-229455.html">Opcodes</a></li>
                  
                </ul>
              </li>
              <li>FPU</li>
              <li>
                <ul>
                  <li><a href="x86-245307.html">Instruction set</a></li>
                  <li><a href="x86-307843.html">Registers, data types</a></li>
                  
                </ul>
              </li>
              <li>MMX</li>
              <li>
                <ul>
                  <li><a href="x86-318646.html">Instruction set</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">WRMSR           Write to Model Specific Register     Flags: Not altered</span></span><br><span class="line">                                                      </span><br><span class="line"><span class="ngb">WRMSR</span>                                                CPU: Pent+ <span class="ngu">r</span></span><br><span class="line"></span><br><span class="line">        <span class="ngb">Logic</span>   if (CPL = 0)</span><br><span class="line">                   MSR[ECX] ← EDX:EAX</span><br><span class="line">                else</span><br><span class="line">                   #GP(0)</span><br><span class="line">                endif</span><br><span class="line"></span><br><span class="line">    Writes the contents of registers EDX:EAX into the 64-bit model</span><br><span class="line">    specific register (MSR) specified in the ECX register. The high-</span><br><span class="line">    order 32 bits are copied from EDX and the low-order 32 bits are</span><br><span class="line">    copied from EAX. Always set undefined or reserved bits in an MSR to</span><br><span class="line">    the values previously read.</span><br><span class="line"></span><br><span class="line">    This instruction must be executed at privilege level 0 or in</span><br><span class="line">    real-address mode; otherwise, a general protection exception #GP(0)</span><br><span class="line">    will be generated. Specifying a reserved or unimplemented MSR</span><br><span class="line">    address in ECX will also cause a general protection exception.</span><br><span class="line"></span><br><span class="line">    When the WRMSR instruction is used to write to an MTRR, the TLBs are</span><br><span class="line">    invalidated, including the global entries (see Translation Lookaside</span><br><span class="line">    Buffers (TLBs) in Chapter 3, Protected-Mode Memory Management, of</span><br><span class="line">    the Pentium Pro Family Developer&#39;s Manual, Volume 3).</span><br><span class="line"></span><br><span class="line">    The MSRs control functions for testability, execution tracing,</span><br><span class="line">    performance-monitoring and machine check errors. Appendix D in the</span><br><span class="line">    Pentium Pro Family Developer&#39;s Manual, Volume 3 lists all the MSRs</span><br><span class="line">    that can be written to with this instruction and their addresses.</span><br><span class="line"></span><br><span class="line">    The WRMSR instruction is a serializing instruction (see Serializing</span><br><span class="line">    Instructions in Chapter 7, Multiple Processor Management, of the</span><br><span class="line">    Pentium Pro Family Developer&#39;s Manual, Volume 3).</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="ngb">Note</span></span><br><span class="line">    The CPUID instruction should be used to determine whether MSRs are</span><br><span class="line">    supported (EDX[5]=1) before using this instruction.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    Protected Mode Exceptions</span><br><span class="line">    #GP(0) If the current privilege level is not 0.</span><br><span class="line">    If the value in ECX specifies a reserved or unimplemented MSR address.</span><br><span class="line"></span><br><span class="line">    Real Address Mode Exceptions</span><br><span class="line">    #GP If the current privilege level is not 0</span><br><span class="line">    If the value in ECX specifies a reserved or unimplemented MSR address.</span><br><span class="line"></span><br><span class="line">    Virtual 8086 Mode Exceptions</span><br><span class="line">    #GP(0) The WRMSR instruction is not recognized in virtual 8086 mode.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="ngb">Opcode      Format</span></span><br><span class="line">    0F 30       WRMSR</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="ngb">Length and timing</span></span><br><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br><span class="line">    -           2       -       -       -       -       -       ??</span><br></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="x86-119088.html">RDMSR</a>
            
          </li>
        
          <li>
            
              <a href="x86-38316.html">CPUID</a>
            
          </li>
        
      </ul>
    </nav>
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:35:14</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

