// Seed: 613321070
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  inout id_6;
  input id_5;
  inout id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_7;
  always @* id_4 <= 1;
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    output id_8,
    input logic id_9,
    input id_10,
    output id_11,
    input id_12,
    input logic id_13,
    input logic id_14,
    input logic id_15
    , id_17,
    output id_16
);
  type_28(
      id_6 - id_5
  );
  assign id_3 = 1'd0;
  assign id_8 = 1;
endmodule
