$date
	Sat Oct 22 19:11:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#890943
b1 !
1"
#890946
b1 &
b1 %
1$
#890947
0"
#890950
1#
#890954
b0 &
b0 %
0#
0$
#1823532
b11101 !
1"
#1823534
b11101 &
b11101 %
1$
#1823535
0"
#1823538
b1011000 &
b1011000 %
#1823542
b101100 &
b101100 %
#1823546
b10110 &
b10110 %
#1823550
b1011 &
b1011 %
#1823554
b100010 &
b100010 %
#1823558
b10001 &
b10001 %
#1823562
b110100 &
b110100 %
#1823566
b11010 &
b11010 %
#1823570
b1101 &
b1101 %
#1823574
b101000 &
b101000 %
#1823578
b10100 &
b10100 %
#1823582
b1010 &
b1010 %
#1823586
b101 &
b101 %
#1823590
b10000 &
b10000 %
#1823594
b1000 &
b1000 %
#1823598
b100 &
b100 %
#1823602
b10 &
b10 %
#1823606
b1 &
1#
b1 %
#1823610
b0 &
b0 %
0#
0$
#2867824
b10110 !
1"
#2867826
b10110 &
b10110 %
1$
#2867827
0"
#2867830
b1011 &
b1011 %
#2867834
b100010 &
b100010 %
#2867838
b10001 &
b10001 %
#2867842
b110100 &
b110100 %
#2867846
b11010 &
b11010 %
#2867850
b1101 &
b1101 %
#2867854
b101000 &
b101000 %
#2867858
b10100 &
b10100 %
#2867862
b1010 &
b1010 %
#2867866
b101 &
b101 %
#2867870
b10000 &
b10000 %
#2867874
b1000 &
b1000 %
#2867878
b100 &
b100 %
#2867882
b10 &
b10 %
#2867886
b1 &
1#
b1 %
#2867890
b0 &
b0 %
0#
0$
#4500012
