 
cpldfit:  version E.38                              Xilinx Inc.
                                  Fitter Report
Design Name: tri_level_sync_generator            Date:  9-22-2003,  2:06PM
Device Used: XC95144XV-4-TQ100
Fitting Status: Successful

****************************  Resource Summary  ****************************

Macrocells     Product Terms    Registers      Pins           Function Block 
Used           Used             Used           Used           Inputs Used    
130/144 ( 90%) 486 /720  ( 67%) 126/144 ( 87%) 12 /81  ( 14%) 252/432 ( 58%)

PIN RESOURCES:

Signal Type    Required     Mapped  |  Pin Type            Used   Remaining 
------------------------------------|---------------------------------------
Input         :    4           4    |  I/O              :     9       64
Output        :    5           5    |  GCK/IO           :     2        1
Bidirectional :    0           0    |  GTS/IO           :     0        4
GCK           :    2           2    |  GSR/IO           :     1        0
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     12          12

MACROCELL RESOURCES:

Total Macrocells Available                   144
Registered Macrocells                        126
Non-registered Macrocell driving I/O           1

GLOBAL RESOURCES:

Signal 'f27m' mapped onto global clock net GCK1.
Signal 'f148m' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Signal 'mreset' mapped onto global set/reset net GSR1.

POWER DATA:

There are 130 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
There are a total of 130 macrocells used (MC).

End of Resource Summary
****************************  Errors and Warnings  *************************

WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<7>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<6>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<5>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<4>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<3>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<2>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f74m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:824 - Signal 'tltimer/line_mid.CE' has been minimized to 'VCC'.
     The signal is removed.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
***************Resources Used by Successfully Mapped Logic******************

** LOGIC **
Signal              Total Signals Loc     Pwr  Slew Pin  Pin     Pin   Output    
Name                Pt    Used            Mode Rate #    Type    Use   Bank      
$OpTx$BIN_STEP$82   34    34      FB1_3   STD       12   I/O     (b)           
N218                3     3       FB3_13  STD            (b)     (b)           
N219                3     3       FB3_12  STD       30   I/O     (b)           
N220                3     13      FB8_8   STD       66   I/O     (b)           
N221                4     13      FB8_13  STD            (b)     (b)           
N222                3     3       FB3_11  STD       29   I/O     (b)           
N223                4     13      FB8_12  STD       70   I/O     (b)           
N224                3     5       FB3_10  STD            (b)     (b)           
N225                3     6       FB6_12  STD       81   I/O     (b)           
N226                4     13      FB8_11  STD       68   I/O     (b)           
N227                4     13      FB8_10  STD            (b)     (b)           
N228                3     9       FB6_11  STD       80   I/O     (b)           
N229                3     10      FB6_10  STD            (b)     (b)           
N230                3     11      FB6_9   STD       79   I/O     (b)           
N242                4     9       FB4_18  STD            (b)     (b)           
N243                4     9       FB4_17  STD       97   I/O     (b)           
N244                4     9       FB4_16  STD            (b)     (b)           
N245                4     9       FB4_15  STD       96   I/O     (b)           
N246                4     9       FB4_14  STD       95   I/O     (b)           
N247                4     9       FB4_13  STD            (b)     (b)           
N248                4     9       FB4_12  STD       94   I/O     (b)           
N249                4     9       FB4_11  STD       93   I/O     (b)           
N250                4     9       FB4_10  STD            (b)     (b)           
N251                4     9       FB4_9   STD       92   I/O     (b)           
N252                4     9       FB4_8   STD       91   I/O     I             
N253                4     9       FB4_7   STD            (b)     (b)           
N254                4     9       FB4_6   STD       90   I/O     I             
N255                4     9       FB4_5   STD       89   I/O     (b)           
N256                4     9       FB4_4   STD            (b)     (b)           
N257                4     9       FB4_3   STD            (b)     (b)           
N258                4     9       FB4_2   STD       87   I/O     I             
N259                4     9       FB5_18  STD            (b)     (b)           
N260                4     9       FB5_17  STD       49   I/O     (b)           
N261                4     9       FB5_16  STD            (b)     (b)           
N262                4     9       FB5_15  STD       46   I/O     (b)           
N263                4     9       FB5_14  STD       43   I/O     (b)           
N264                4     9       FB5_13  STD            (b)     (b)           
N265                4     9       FB5_12  STD       42   I/O     (b)           
N266                4     9       FB5_11  STD       41   I/O     (b)           
N267                4     9       FB5_10  STD            (b)     (b)           
N268                2     2       FB3_8   STD       27   GCK/I/O GCK           
N269                2     11      FB3_7   STD            (b)     (b)           
N270                2     12      FB8_2   STD       63   I/O     (b)           
N271                3     15      FB8_7   STD            (b)     (b)           
N272                2     14      FB8_1   STD            (b)     (b)           
N273                2     2       FB3_6   STD       25   I/O     (b)           
N274                2     3       FB3_5   STD       24   I/O     (b)           
N275                2     4       FB3_4   STD            (b)     (b)           
N276                6     15      FB8_18  STD            (b)     (b)           
N277                3     15      FB8_6   STD       65   I/O     (b)           
N278                2     7       FB3_3   STD            (b)     (b)           
N279                2     8       FB3_2   STD       23   GCK/I/O (b)           
N280                3     15      FB8_5   STD       64   I/O     (b)           
N281                2     10      FB3_1   STD            (b)     (b)           
N303                2     3       FB7_10  STD            (b)     (b)           
N317                8     10      FB7_18  STD            (b)     (b)           
N318                5     6       FB6_18  STD            (b)     (b)           
N323                2     3       FB7_9   STD       55   I/O     (b)           
N324                20    20      FB2_17  STD       10   I/O     (b)           
bcb_l<0>            3     5       FB8_15  STD  SLOW 72   I/O     O     LVTTL   
bcb_l<1>            3     4       FB8_17  STD  SLOW 73   I/O     O     LVTTL   
bcb_l<2>            3     4       FB6_2   STD  SLOW 74   I/O     O     LVTTL   
bcb_l<3>            3     5       FB6_5   STD  SLOW 76   I/O     O     LVTTL   
dac/state_FFD1      4     7       FB6_16  STD            (b)     (b)           
dac/state_FFD2      5     7       FB6_17  STD       86   I/O     (b)           
dac/state_FFD3      4     7       FB6_15  STD       85   I/O     (b)           
f74i                1     1       FB7_5   STD       52   I/O     (b)           
ftimer/new_frame    4     14      FB3_17  STD       34   I/O     I             
ftimer/new_line     3     16      FB6_8   STD       78   I/O     (b)           
genlock/delay_cnt/counter_active                    2     2       FB7_8   STD       54   I/O     (b)           
genlock/delay_cnt/counter_active/genlock/delay_cnt/counter_active_CE10___$INT                    19    19      FB2_4   STD            (b)     (b)           
genlock/delay_cnt/delay_count<0>                    3     3       FB7_15  STD       60   I/O     (b)           
genlock/delay_cnt/delay_count<10>                    3     12      FB1_17  STD       22   GCK/I/O GCK           
genlock/delay_cnt/delay_count<11>                    3     13      FB1_16  STD            (b)     (b)           
genlock/delay_cnt/delay_count<12>                    3     14      FB1_15  STD       20   I/O     (b)           
genlock/delay_cnt/delay_count<13>                    3     15      FB1_14  STD       19   I/O     (b)           
genlock/delay_cnt/delay_count<14>                    3     16      FB1_13  STD            (b)     (b)           
genlock/delay_cnt/delay_count<15>                    3     17      FB1_12  STD       18   I/O     (b)           
genlock/delay_cnt/delay_count<16>                    3     18      FB1_11  STD       17   I/O     (b)           
genlock/delay_cnt/delay_count<17>                    3     19      FB1_10  STD            (b)     (b)           
genlock/delay_cnt/delay_count<18>                    3     20      FB2_2   STD       99   GSR/I/O GSR           
genlock/delay_cnt/delay_count<19>                    3     21      FB2_6   STD       2    GTS/I/O (b)           
genlock/delay_cnt/delay_count<1>                    3     3       FB7_14  STD       59   I/O     (b)           
genlock/delay_cnt/delay_count<20>                    3     22      FB2_7   STD            (b)     (b)           
genlock/delay_cnt/delay_count<21>                    3     23      FB2_8   STD       3    GTS/I/O (b)           
genlock/delay_cnt/delay_count<22>                    3     24      FB2_9   STD       4    GTS/I/O (b)           
genlock/delay_cnt/delay_count<23>                    3     25      FB2_10  STD            (b)     (b)           
genlock/delay_cnt/delay_count<24>                    3     26      FB2_11  STD       6    I/O     (b)           
genlock/delay_cnt/delay_count<25>                    3     27      FB2_12  STD       7    I/O     (b)           
genlock/delay_cnt/delay_count<2>                    3     4       FB7_13  STD            (b)     (b)           
genlock/delay_cnt/delay_count<3>                    3     5       FB2_13  STD            (b)     (b)           
genlock/delay_cnt/delay_count<4>                    3     6       FB2_14  STD       8    I/O     (b)           
genlock/delay_cnt/delay_count<5>                    3     7       FB2_15  STD       9    I/O     (b)           
genlock/delay_cnt/delay_count<6>                    3     8       FB1_9   STD       16   I/O     (b)           
genlock/delay_cnt/delay_count<7>                    3     9       FB1_8   STD       15   I/O     (b)           
genlock/delay_cnt/delay_count<8>                    3     10      FB1_7   STD            (b)     (b)           
genlock/delay_cnt/delay_count<9>                    3     11      FB1_6   STD       14   I/O     (b)           
genlock/f8g_int     1     1       FB5_2   STD       35   I/O     (b)           
genlock/f8g_tmp     1     1       FB5_1   STD            (b)     (b)           
genlock/genlock_window                    4     30      FB8_9   STD       67   I/O     (b)           
genlock/state_FFD1  2     3       FB7_7   STD            (b)     (b)           
genlock/state_FFD2  1     3       FB7_4   STD            (b)     (b)           
genlock/window_count_FFD1                    2     29      FB6_7   STD            (b)     (b)           
genlock/window_count_FFD2                    2     28      FB6_6   STD       77   I/O     (b)           
sif/bit_address<0>  3     3       FB5_9   STD       40   I/O     (b)           
sif/bit_address<1>  3     3       FB5_7   STD            (b)     (b)           
sif/bit_address<2>  3     4       FB4_1   STD            (b)     (b)           
sif/bit_address<3>  3     5       FB5_6   STD       37   I/O     (b)           
sif/bit_address<4>  3     6       FB5_5   STD       36   I/O     (b)           
sif/bit_address<5>  3     7       FB5_4   STD            (b)     (b)           
sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT                    1     2       FB7_3   STD            (b)     (b)           
sif/id_read<0>      4     10      FB7_16  STD            (b)     (b)           
sif/id_read<1>      3     9       FB5_3   STD            (b)     (b)           
sync_in             0     0       FB5_8   STD  FAST 39   I/O     O     LVTTL   
tltimer/div<0>      2     3       FB7_6   STD       53   I/O     (b)           
tltimer/div<1>      3     4       FB7_12  STD       58   I/O     (b)           
tltimer/div<2>      3     5       FB7_11  STD       56   I/O     (b)           
tltimer/div<3>      6     9       FB3_18  STD            (b)     (b)           
tltimer/div<4>      4     9       FB3_16  STD            (b)     (b)           
tltimer/div<5>      3     8       FB3_9   STD       28   I/O     (b)           
tltimer/div<6>      4     9       FB3_15  STD       33   I/O     (b)           
tltimer/f148_div    4     10      FB3_14  STD       32   I/O     (b)           
tltimer/last_sample 2     15      FB6_4   STD            (b)     (b)           
tltimer/line_begin  3     16      FB8_4   STD            (b)     (b)           
tltimer/line_mid    3     16      FB8_3   STD            (b)     (b)           
tltimer/no_of_pulses                    6     14      FB8_16  STD            (b)     (b)           
tltimer/pulse_type  6     14      FB8_14  STD       71   I/O     (b)           
tltimer/statemachine/state_FFD1                    4     5       FB6_14  STD       82   I/O     (b)           
tltimer/statemachine/state_FFD2                    4     5       FB6_13  STD            (b)     (b)           
tltimer/statemachine/state_FFD3                    5     8       FB7_17  STD       61   I/O     (b)           

** INPUTS **
Signal                            Loc               Pin  Pin     Pin
Name                                                #    Type    Use
cs                                FB4_8             91   I/O     I
f148m                             FB3_8             27   GCK/I/O GCK
f27m                              FB1_17            22   GCK/I/O GCK
f8g                               FB3_17            34   I/O     I
mosi                              FB4_6             90   I/O     I
mreset                            FB2_2             99   GSR/I/O GSR
sck                               FB4_2             87   I/O     I

End of Resources Used by Successfully Mapped Logic

*********************Function Block Resource Summary***********************
Function    # of        FB Inputs   Signals     Total       O/IO      IO    
Block       Macrocells  Used        Used        Pt Used     Req       Avail 
FB1          13          41          41           70         0/0       11   
FB2          13          37          37           72         0/0       10   
FB3          18          34          34           53         0/0       10   
FB4          18           9           9           71         0/0       10   
FB5          18          12          12           56         1/0       10   
FB6          16          41          41           53         2/0       10   
FB7          16          37          37           45         0/0       10   
FB8          18          41          41           66         2/0       10   
            ----                                -----       -----     ----- 
            130                                  486         5/0       81   
*********************************** FB1 ************************************
Number of function block inputs used/remaining:               41/13
Number of signals used by logic mapping into function block:  41
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0  \/5    0   FB1_1             (b)     (b)          
(unused)              0    0  \/5    0   FB1_2        11   I/O     (b)          
$OpTx$BIN_STEP$82    34   29<-  0    0   FB1_3   STD  12   I/O     (b)          
(unused)              0    0  /\5    0   FB1_4             (b)     (b)          
(unused)              0    0  /\5    0   FB1_5        13   I/O     (b)          
genlock/delay_cnt/delay_count<9>
                      3    0  /\2    0   FB1_6   STD  14   I/O     (b)          
genlock/delay_cnt/delay_count<8>
                      3    0    0    2   FB1_7   STD       (b)     (b)          
genlock/delay_cnt/delay_count<7>
                      3    0    0    2   FB1_8   STD  15   I/O     (b)          
genlock/delay_cnt/delay_count<6>
                      3    0    0    2   FB1_9   STD  16   I/O     (b)          
genlock/delay_cnt/delay_count<17>
                      3    0    0    2   FB1_10  STD       (b)     (b)          
genlock/delay_cnt/delay_count<16>
                      3    0    0    2   FB1_11  STD  17   I/O     (b)          
genlock/delay_cnt/delay_count<15>
                      3    0    0    2   FB1_12  STD  18   I/O     (b)          
genlock/delay_cnt/delay_count<14>
                      3    0    0    2   FB1_13  STD       (b)     (b)          
genlock/delay_cnt/delay_count<13>
                      3    0    0    2   FB1_14  STD  19   I/O     (b)          
genlock/delay_cnt/delay_count<12>
                      3    0    0    2   FB1_15  STD  20   I/O     (b)          
genlock/delay_cnt/delay_count<11>
                      3    0    0    2   FB1_16  STD       (b)     (b)          
genlock/delay_cnt/delay_count<10>
                      3    0  \/2    0   FB1_17  STD  22   GCK/I/O GCK          
(unused)              0    0  \/5    0   FB1_18            (b)     (b)          

Signals Used by Logic in Function Block
  1: N242              15: N265              29: "genlock/delay_cnt/delay_count<20>" 
  2: N243              16: N266              30: "genlock/delay_cnt/delay_count<21>" 
  3: N244              17: N267              31: "genlock/delay_cnt/delay_count<22>" 
  4: N253              18: N323              32: "genlock/delay_cnt/delay_count<24>" 
  5: N254              19: "genlock/delay_cnt/delay_count<0>" 
                                             33: "genlock/delay_cnt/delay_count<25>" 
  6: N255              20: "genlock/delay_cnt/delay_count<10>" 
                                             34: "genlock/delay_cnt/delay_count<2>" 
  7: N256              21: "genlock/delay_cnt/delay_count<11>" 
                                             35: "genlock/delay_cnt/delay_count<3>" 
  8: N258              22: "genlock/delay_cnt/delay_count<12>" 
                                             36: "genlock/delay_cnt/delay_count<4>" 
  9: N259              23: "genlock/delay_cnt/delay_count<13>" 
                                             37: "genlock/delay_cnt/delay_count<5>" 
 10: N260              24: "genlock/delay_cnt/delay_count<14>" 
                                             38: "genlock/delay_cnt/delay_count<6>" 
 11: N261              25: "genlock/delay_cnt/delay_count<15>" 
                                             39: "genlock/delay_cnt/delay_count<7>" 
 12: N262              26: "genlock/delay_cnt/delay_count<16>" 
                                             40: "genlock/delay_cnt/delay_count<8>" 
 13: N263              27: "genlock/delay_cnt/delay_count<17>" 
                                             41: "genlock/delay_cnt/delay_count<9>" 
 14: N264              28: "genlock/delay_cnt/delay_count<1>" 
                                            

Signal                        1         2         3         4         5 Signals FB
Name                0----+----0----+----0----+----0----+----0----+----0 Used    Inputs
$OpTx$BIN_STEP$82    XXXXXXXXXXXXXXXXX.XXX......XXXXXXXXXXXXXX......... 34      34
genlock/delay_cnt/delay_count<9> 
                     .................XX........X.....XXXXXXXX......... 11      11
genlock/delay_cnt/delay_count<8> 
                     .................XX........X.....XXXXXXX.......... 10      10
genlock/delay_cnt/delay_count<7> 
                     .................XX........X.....XXXXXX........... 9       9
genlock/delay_cnt/delay_count<6> 
                     .................XX........X.....XXXXX............ 8       8
genlock/delay_cnt/delay_count<17> 
                     .................XXXXXXXXXXX.....XXXXXXXX......... 19      19
genlock/delay_cnt/delay_count<16> 
                     .................XXXXXXXXX.X.....XXXXXXXX......... 18      18
genlock/delay_cnt/delay_count<15> 
                     .................XXXXXXXX..X.....XXXXXXXX......... 17      17
genlock/delay_cnt/delay_count<14> 
                     .................XXXXXXX...X.....XXXXXXXX......... 16      16
genlock/delay_cnt/delay_count<13> 
                     .................XXXXXX....X.....XXXXXXXX......... 15      15
genlock/delay_cnt/delay_count<12> 
                     .................XXXXX.....X.....XXXXXXXX......... 14      14
genlock/delay_cnt/delay_count<11> 
                     .................XXXX......X.....XXXXXXXX......... 13      13
genlock/delay_cnt/delay_count<10> 
                     .................XXX.......X.....XXXXXXXX......... 12      12
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB2 ************************************
Number of function block inputs used/remaining:               37/17
Number of signals used by logic mapping into function block:  37
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0  /\3    2   FB2_1             (b)     (b)          
genlock/delay_cnt/delay_count<18>
                      3    0  \/2    0   FB2_2   STD  99   GSR/I/O GSR          
(unused)              0    0  \/5    0   FB2_3             (b)     (b)          
genlock/delay_cnt/counter_active/genlock/delay_cnt/counter_active_CE10___$INT
                     19   14<-  0    0   FB2_4   STD       (b)     (b)          
(unused)              0    0  /\5    0   FB2_5        1    GTS/I/O (b)          
genlock/delay_cnt/delay_count<19>
                      3    0  /\2    0   FB2_6   STD  2    GTS/I/O (b)          
genlock/delay_cnt/delay_count<20>
                      3    0    0    2   FB2_7   STD       (b)     (b)          
genlock/delay_cnt/delay_count<21>
                      3    0    0    2   FB2_8   STD  3    GTS/I/O (b)          
genlock/delay_cnt/delay_count<22>
                      3    0    0    2   FB2_9   STD  4    GTS/I/O (b)          
genlock/delay_cnt/delay_count<23>
                      3    0    0    2   FB2_10  STD       (b)     (b)          
genlock/delay_cnt/delay_count<24>
                      3    0    0    2   FB2_11  STD  6    I/O     (b)          
genlock/delay_cnt/delay_count<25>
                      3    0    0    2   FB2_12  STD  7    I/O     (b)          
genlock/delay_cnt/delay_count<3>
                      3    0    0    2   FB2_13  STD       (b)     (b)          
genlock/delay_cnt/delay_count<4>
                      3    0    0    2   FB2_14  STD  8    I/O     (b)          
genlock/delay_cnt/delay_count<5>
                      3    0  \/2    0   FB2_15  STD  9    I/O     (b)          
(unused)              0    0  \/5    0   FB2_16            (b)     (b)          
N324                 20   15<-  0    0   FB2_17  STD  10   I/O     (b)          
(unused)              0    0  /\5    0   FB2_18            (b)     (b)          

Signals Used by Logic in Function Block
  1: "$OpTx$BIN_STEP$82" 
                       14: "genlock/delay_cnt/delay_count<11>" 
                                             26: "genlock/delay_cnt/delay_count<22>" 
  2: N245              15: "genlock/delay_cnt/delay_count<12>" 
                                             27: "genlock/delay_cnt/delay_count<23>" 
  3: N246              16: "genlock/delay_cnt/delay_count<13>" 
                                             28: "genlock/delay_cnt/delay_count<24>" 
  4: N247              17: "genlock/delay_cnt/delay_count<14>" 
                                             29: "genlock/delay_cnt/delay_count<25>" 
  5: N248              18: "genlock/delay_cnt/delay_count<15>" 
                                             30: "genlock/delay_cnt/delay_count<2>" 
  6: N249              19: "genlock/delay_cnt/delay_count<16>" 
                                             31: "genlock/delay_cnt/delay_count<3>" 
  7: N250              20: "genlock/delay_cnt/delay_count<17>" 
                                             32: "genlock/delay_cnt/delay_count<4>" 
  8: N251              21: "genlock/delay_cnt/delay_count<18>" 
                                             33: "genlock/delay_cnt/delay_count<5>" 
  9: N252              22: "genlock/delay_cnt/delay_count<19>" 
                                             34: "genlock/delay_cnt/delay_count<6>" 
 10: N257              23: "genlock/delay_cnt/delay_count<1>" 
                                             35: "genlock/delay_cnt/delay_count<7>" 
 11: N323              24: "genlock/delay_cnt/delay_count<20>" 
                                             36: "genlock/delay_cnt/delay_count<8>" 
 12: "genlock/delay_cnt/delay_count<0>" 
                       25: "genlock/delay_cnt/delay_count<21>" 
                                             37: "genlock/delay_cnt/delay_count<9>" 
 13: "genlock/delay_cnt/delay_count<10>" 
                      

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
genlock/delay_cnt/delay_count<18> 
                     ..........XXXXXXXXXXX.X......XXXXXXXX... 20      20
genlock/delay_cnt/counter_active/genlock/delay_cnt/counter_active_CE10___$INT 
                     XXXXXXXXXX....XXXXXXXX....X............. 19      19
genlock/delay_cnt/delay_count<19> 
                     ..........XXXXXXXXXXXXX......XXXXXXXX... 21      21
genlock/delay_cnt/delay_count<20> 
                     ..........XXXXXXXXXXXXXX.....XXXXXXXX... 22      22
genlock/delay_cnt/delay_count<21> 
                     ..........XXXXXXXXXXXXXXX....XXXXXXXX... 23      23
genlock/delay_cnt/delay_count<22> 
                     ..........XXXXXXXXXXXXXXXX...XXXXXXXX... 24      24
genlock/delay_cnt/delay_count<23> 
                     ..........XXXXXXXXXXXXXXXXX..XXXXXXXX... 25      25
genlock/delay_cnt/delay_count<24> 
                     ..........XXXXXXXXXXXXXXXXXX.XXXXXXXX... 26      26
genlock/delay_cnt/delay_count<25> 
                     ..........XXXXXXXXXXXXXXXXXXXXXXXXXXX... 27      27
genlock/delay_cnt/delay_count<3> 
                     ..........XX..........X......XX......... 5       5
genlock/delay_cnt/delay_count<4> 
                     ..........XX..........X......XXX........ 6       6
genlock/delay_cnt/delay_count<5> 
                     ..........XX..........X......XXXX....... 7       7
N324                 XXXXXXXXXXX...XXXXXXXX....X............. 20      20
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB3 ************************************
Number of function block inputs used/remaining:               34/20
Number of signals used by logic mapping into function block:  34
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
N281                  2    0    0    3   FB3_1   STD       (b)     (b)          
N279                  2    0    0    3   FB3_2   STD  23   GCK/I/O (b)          
N278                  2    0    0    3   FB3_3   STD       (b)     (b)          
N275                  2    0    0    3   FB3_4   STD       (b)     (b)          
N274                  2    0    0    3   FB3_5   STD  24   I/O     (b)          
N273                  2    0    0    3   FB3_6   STD  25   I/O     (b)          
N269                  2    0    0    3   FB3_7   STD       (b)     (b)          
N268                  2    0    0    3   FB3_8   STD  27   GCK/I/O GCK          
tltimer/div<5>        3    0    0    2   FB3_9   STD  28   I/O     (b)          
N224                  3    0    0    2   FB3_10  STD       (b)     (b)          
N222                  3    0    0    2   FB3_11  STD  29   I/O     (b)          
N219                  3    0    0    2   FB3_12  STD  30   I/O     (b)          
N218                  3    0    0    2   FB3_13  STD       (b)     (b)          
tltimer/f148_div      4    0    0    1   FB3_14  STD  32   I/O     (b)          
tltimer/div<6>        4    0    0    1   FB3_15  STD  33   I/O     (b)          
tltimer/div<4>        4    0    0    1   FB3_16  STD       (b)     (b)          
ftimer/new_frame      4    0  \/1    0   FB3_17  STD  34   I/O     I            
tltimer/div<3>        6    1<-  0    0   FB3_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: N218              13: N268              24: "ftimer/new_frame" 
  2: N220              14: N273              25: "ftimer/new_line" 
  3: N221              15: N274              26: "tltimer/div<0>" 
  4: N222              16: N275              27: "tltimer/div<1>" 
  5: N223              17: N276              28: "tltimer/div<2>" 
  6: N224              18: N277              29: "tltimer/div<3>" 
  7: N225              19: N278              30: "tltimer/div<4>" 
  8: N226              20: N279              31: "tltimer/div<5>" 
  9: N227              21: N280              32: "tltimer/div<6>" 
 10: N228              22: N281              33: "tltimer/f148_div" 
 11: N229              23: N303              34: "tltimer/last_sample" 
 12: N230             

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
N281                 ............XXXXXXXXX.X................. 10      10
N279                 ............XXXXXXX...X................. 8       8
N278                 ............XXXXXX....X................. 7       7
N275                 ............XXX.......X................. 4       4
N274                 ............XX........X................. 3       3
N273                 ............X.........X................. 2       2
N269                 ............XXXXXXXXXXX................. 11      11
N268                 ............X.........X................. 2       2
tltimer/div<5>       ......................X..XXXXXX..X...... 8       8
N224                 .X.XX.................X.X............... 5       5
N222                 .X....................X.X............... 3       3
N219                 X.....................XX................ 3       3
N218                 X.....................XX................ 3       3
tltimer/f148_div     ......................X..XXXXXXXXX...... 10      10
tltimer/div<6>       ......................X..XXXXXXX.X...... 9       9
tltimer/div<4>       ......................X..XXXXXXX.X...... 9       9
ftimer/new_frame     .XXXXXXXXXXX..........XXX............... 14      14
tltimer/div<3>       ......................X..XXXXXXX.X...... 9       9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB4 ************************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
sif/bit_address<2>    3    0    0    2   FB4_1   STD       (b)     (b)          
N258                  4    0    0    1   FB4_2   STD  87   I/O     I            
N257                  4    0    0    1   FB4_3   STD       (b)     (b)          
N256                  4    0    0    1   FB4_4   STD       (b)     (b)          
N255                  4    0    0    1   FB4_5   STD  89   I/O     (b)          
N254                  4    0    0    1   FB4_6   STD  90   I/O     I            
N253                  4    0    0    1   FB4_7   STD       (b)     (b)          
N252                  4    0    0    1   FB4_8   STD  91   I/O     I            
N251                  4    0    0    1   FB4_9   STD  92   I/O     (b)          
N250                  4    0    0    1   FB4_10  STD       (b)     (b)          
N249                  4    0    0    1   FB4_11  STD  93   I/O     (b)          
N248                  4    0    0    1   FB4_12  STD  94   I/O     (b)          
N247                  4    0    0    1   FB4_13  STD       (b)     (b)          
N246                  4    0    0    1   FB4_14  STD  95   I/O     (b)          
N245                  4    0    0    1   FB4_15  STD  96   I/O     (b)          
N244                  4    0    0    1   FB4_16  STD       (b)     (b)          
N243                  4    0    0    1   FB4_17  STD  97   I/O     (b)          
N242                  4    0    0    1   FB4_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: sck                4: "sif/bit_address<1>" 
                                              7: "sif/bit_address<4>" 
  2: mosi               5: "sif/bit_address<2>" 
                                              8: "sif/bit_address<5>" 
  3: "sif/bit_address<0>" 
                        6: "sif/bit_address<3>" 
                                              9: "sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT" 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
sif/bit_address<2>   X.XX....X............................... 4       4
N258                 XXXXXXXXX............................... 9       9
N257                 XXXXXXXXX............................... 9       9
N256                 XXXXXXXXX............................... 9       9
N255                 XXXXXXXXX............................... 9       9
N254                 XXXXXXXXX............................... 9       9
N253                 XXXXXXXXX............................... 9       9
N252                 XXXXXXXXX............................... 9       9
N251                 XXXXXXXXX............................... 9       9
N250                 XXXXXXXXX............................... 9       9
N249                 XXXXXXXXX............................... 9       9
N248                 XXXXXXXXX............................... 9       9
N247                 XXXXXXXXX............................... 9       9
N246                 XXXXXXXXX............................... 9       9
N245                 XXXXXXXXX............................... 9       9
N244                 XXXXXXXXX............................... 9       9
N243                 XXXXXXXXX............................... 9       9
N242                 XXXXXXXXX............................... 9       9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB5 ************************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
genlock/f8g_tmp       1    0    0    4   FB5_1   STD       (b)     (b)          
genlock/f8g_int       1    0    0    4   FB5_2   STD  35   I/O     (b)          
sif/id_read<1>        3    0    0    2   FB5_3   STD       (b)     (b)          
sif/bit_address<5>    3    0    0    2   FB5_4   STD       (b)     (b)          
sif/bit_address<4>    3    0    0    2   FB5_5   STD  36   I/O     (b)          
sif/bit_address<3>    3    0    0    2   FB5_6   STD  37   I/O     (b)          
sif/bit_address<1>    3    0    0    2   FB5_7   STD       (b)     (b)          
sync_in               0    0    0    5   FB5_8   STD  39   I/O     O     LVTTL  
sif/bit_address<0>    3    0    0    2   FB5_9   STD  40   I/O     (b)          
N267                  4    0    0    1   FB5_10  STD       (b)     (b)          
N266                  4    0    0    1   FB5_11  STD  41   I/O     (b)          
N265                  4    0    0    1   FB5_12  STD  42   I/O     (b)          
N264                  4    0    0    1   FB5_13  STD       (b)     (b)          
N263                  4    0    0    1   FB5_14  STD  43   I/O     (b)          
N262                  4    0    0    1   FB5_15  STD  46   I/O     (b)          
N261                  4    0    0    1   FB5_16  STD       (b)     (b)          
N260                  4    0    0    1   FB5_17  STD  49   I/O     (b)          
N259                  4    0    0    1   FB5_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: cs                 5: "genlock/f8g_tmp"  9: "sif/bit_address<3>" 
  2: sck                6: "sif/bit_address<0>" 
                                             10: "sif/bit_address<4>" 
  3: mosi               7: "sif/bit_address<1>" 
                                             11: "sif/bit_address<5>" 
  4: f8g                8: "sif/bit_address<2>" 
                                             12: "sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT" 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
genlock/f8g_tmp      ...X.................................... 1       1
genlock/f8g_int      ....X................................... 1       1
sif/id_read<1>       XXX..XXXXXX............................. 9       9
sif/bit_address<5>   .X...XXXXX.X............................ 7       7
sif/bit_address<4>   .X...XXXX..X............................ 6       6
sif/bit_address<3>   .X...XXX...X............................ 5       5
sif/bit_address<1>   .X...X.....X............................ 3       3
sync_in              ........................................ 0       0
sif/bit_address<0>   .X...X.....X............................ 3       3
N267                 .XX..XXXXXXX............................ 9       9
N266                 .XX..XXXXXXX............................ 9       9
N265                 .XX..XXXXXXX............................ 9       9
N264                 .XX..XXXXXXX............................ 9       9
N263                 .XX..XXXXXXX............................ 9       9
N262                 .XX..XXXXXXX............................ 9       9
N261                 .XX..XXXXXXX............................ 9       9
N260                 .XX..XXXXXXX............................ 9       9
N259                 .XX..XXXXXXX............................ 9       9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB6 ************************************
Number of function block inputs used/remaining:               41/13
Number of signals used by logic mapping into function block:  41
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB6_1             (b)                  
bcb_l<2>              3    0    0    2   FB6_2   STD  74   I/O     O     LVTTL  
(unused)              0    0    0    5   FB6_3             (b)                  
tltimer/last_sample   2    0    0    3   FB6_4   STD       (b)     (b)          
bcb_l<3>              3    0    0    2   FB6_5   STD  76   I/O     O     LVTTL  
genlock/window_count_FFD2
                      2    0    0    3   FB6_6   STD  77   I/O     (b)          
genlock/window_count_FFD1
                      2    0    0    3   FB6_7   STD       (b)     (b)          
ftimer/new_line       3    0    0    2   FB6_8   STD  78   I/O     (b)          
N230                  3    0    0    2   FB6_9   STD  79   I/O     (b)          
N229                  3    0    0    2   FB6_10  STD       (b)     (b)          
N228                  3    0    0    2   FB6_11  STD  80   I/O     (b)          
N225                  3    0    0    2   FB6_12  STD  81   I/O     (b)          
tltimer/statemachine/state_FFD2
                      4    0    0    1   FB6_13  STD       (b)     (b)          
tltimer/statemachine/state_FFD1
                      4    0    0    1   FB6_14  STD  82   I/O     (b)          
dac/state_FFD3        4    0    0    1   FB6_15  STD  85   I/O     (b)          
dac/state_FFD1        4    0    0    1   FB6_16  STD       (b)     (b)          
dac/state_FFD2        5    0    0    0   FB6_17  STD  86   I/O     (b)          
N318                  5    0    0    0   FB6_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: N218              15: N269              29: N317 
  2: N219              16: N270              30: N318 
  3: N220              17: N271              31: "dac/state_FFD1" 
  4: N221              18: N272              32: "dac/state_FFD2" 
  5: N222              19: N273              33: "dac/state_FFD3" 
  6: N223              20: N274              34: f74i 
  7: N224              21: N275              35: "ftimer/new_line" 
  8: N225              22: N276              36: "genlock/window_count_FFD1" 
  9: N226              23: N277              37: "genlock/window_count_FFD2" 
 10: N227              24: N278              38: "tltimer/f148_div" 
 11: N228              25: N279              39: "tltimer/statemachine/state_FFD1" 
 12: N229              26: N280              40: "tltimer/statemachine/state_FFD2" 
 13: N230              27: N281              41: "tltimer/statemachine/state_FFD3" 
 14: N268              28: N303             

Signal                        1         2         3         4         5 Signals FB
Name                0----+----0----+----0----+----0----+----0----+----0 Used    Inputs
bcb_l<2>             ...........................X..X.XX................ 4       4
tltimer/last_sample  .............XXXXXXXXXXXXXXX...................... 15      15
bcb_l<3>             ...........................X..XXXX................ 5       5
genlock/window_count_FFD2 
                     XXXXXXXXXXXXXXXXXXXXXXXXXXX........X.............. 28      28
genlock/window_count_FFD1 
                     XXXXXXXXXXXXXXXXXXXXXXXXXXX........XX............. 29      29
ftimer/new_line      .............XXXXXXXXXXXXXXX......X............... 16      16
N230                 ..X.XXXXXXXX...............X......X............... 11      11
N229                 ..X.XXXXXXX................X......X............... 10      10
N228                 ..X.XXXXXX.................X......X............... 9       9
N225                 ..X.XXX....................X......X............... 6       6
tltimer/statemachine/state_FFD2 
                     ...........................X.........XXXX......... 5       5
tltimer/statemachine/state_FFD1 
                     ...........................X.........XXXX......... 5       5
dac/state_FFD3       ...........................XXXXXXX................ 7       7
dac/state_FFD1       ...........................XXXXXXX................ 7       7
dac/state_FFD2       ...........................XXXXXXX................ 7       7
N318                 ...........................X.X.......XXXX......... 6       6
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB7 ************************************
Number of function block inputs used/remaining:               37/17
Number of signals used by logic mapping into function block:  37
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0  /\3    2   FB7_1             (b)     (b)          
(unused)              0    0    0    5   FB7_2        50   I/O                  
sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT
                      1    0    0    4   FB7_3   STD       (b)     (b)          
genlock/state_FFD2    1    0    0    4   FB7_4   STD       (b)     (b)          
f74i                  1    0    0    4   FB7_5   STD  52   I/O     (b)          
tltimer/div<0>        2    0    0    3   FB7_6   STD  53   I/O     (b)          
genlock/state_FFD1    2    0    0    3   FB7_7   STD       (b)     (b)          
genlock/delay_cnt/counter_active
                      2    0    0    3   FB7_8   STD  54   I/O     (b)          
N323                  2    0    0    3   FB7_9   STD  55   I/O     (b)          
N303                  2    0    0    3   FB7_10  STD       (b)     (b)          
tltimer/div<2>        3    0    0    2   FB7_11  STD  56   I/O     (b)          
tltimer/div<1>        3    0    0    2   FB7_12  STD  58   I/O     (b)          
genlock/delay_cnt/delay_count<2>
                      3    0    0    2   FB7_13  STD       (b)     (b)          
genlock/delay_cnt/delay_count<1>
                      3    0    0    2   FB7_14  STD  59   I/O     (b)          
genlock/delay_cnt/delay_count<0>
                      3    0    0    2   FB7_15  STD  60   I/O     (b)          
sif/id_read<0>        4    0    0    1   FB7_16  STD       (b)     (b)          
tltimer/statemachine/state_FFD3
                      5    0    0    0   FB7_17  STD  61   I/O     (b)          
N317                  8    3<-  0    0   FB7_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: N303              14: "genlock/f8g_int" 26: "tltimer/div<0>" 
  2: cs                15: "genlock/genlock_window" 
                                             27: "tltimer/div<1>" 
  3: sck               16: "genlock/state_FFD1" 
                                             28: "tltimer/div<2>" 
  4: mosi              17: "genlock/state_FFD2" 
                                             29: "tltimer/f148_div" 
  5: N317              18: "sif/bit_address<0>" 
                                             30: "tltimer/last_sample" 
  6: N323              19: "sif/bit_address<1>" 
                                             31: "tltimer/line_begin" 
  7: N324              20: "sif/bit_address<2>" 
                                             32: "tltimer/line_mid" 
  8: f74i              21: "sif/bit_address<3>" 
                                             33: "tltimer/no_of_pulses" 
  9: "genlock/delay_cnt/counter_active" 
                       22: "sif/bit_address<4>" 
                                             34: "tltimer/pulse_type" 
 10: "genlock/delay_cnt/counter_active/genlock/delay_cnt/counter_active_CE10___$INT" 
                       23: "sif/bit_address<5>" 
                                             35: "tltimer/statemachine/state_FFD1" 
 11: "genlock/delay_cnt/delay_count<0>" 
                       24: "sif/id_read<0>"  36: "tltimer/statemachine/state_FFD2" 
 12: "genlock/delay_cnt/delay_count<1>" 
                       25: "sif/id_read<1>"  37: "tltimer/statemachine/state_FFD3" 
 13: "genlock/delay_cnt/delay_count<2>" 
                      

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT 
                     .......................XX............... 2       2
genlock/state_FFD2   .............X.XX....................... 3       3
f74i                 .......X................................ 1       1
tltimer/div<0>       X........................X...X.......... 3       3
genlock/state_FFD1   .............X.XX....................... 3       3
genlock/delay_cnt/counter_active 
                     .....X...X.............................. 2       2
N323                 .....X.........XX....................... 3       3
N303                 X.....X.......X......................... 3       3
tltimer/div<2>       X........................XXX.X.......... 5       5
tltimer/div<1>       X........................XX..X.......... 4       4
genlock/delay_cnt/delay_count<2> 
                     .....X....XXX........................... 4       4
genlock/delay_cnt/delay_count<1> 
                     .....X....XX............................ 3       3
genlock/delay_cnt/delay_count<0> 
                     .....X..X.X............................. 3       3
sif/id_read<0>       .XXX.............XXXXXXX................ 10      10
tltimer/statemachine/state_FFD3 
                     X...........................X.XXX.XXX... 8       8
N317                 X...X.......................X.XXXXXXX... 10      10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB8 ************************************
Number of function block inputs used/remaining:               41/13
Number of signals used by logic mapping into function block:  41
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
N272                  2    0    0    3   FB8_1   STD       (b)     (b)          
N270                  2    0    0    3   FB8_2   STD  63   I/O     (b)          
tltimer/line_mid      3    0    0    2   FB8_3   STD       (b)     (b)          
tltimer/line_begin    3    0    0    2   FB8_4   STD       (b)     (b)          
N280                  3    0    0    2   FB8_5   STD  64   I/O     (b)          
N277                  3    0    0    2   FB8_6   STD  65   I/O     (b)          
N271                  3    0    0    2   FB8_7   STD       (b)     (b)          
N220                  3    0    0    2   FB8_8   STD  66   I/O     (b)          
genlock/genlock_window
                      4    0    0    1   FB8_9   STD  67   I/O     (b)          
N227                  4    0    0    1   FB8_10  STD       (b)     (b)          
N226                  4    0    0    1   FB8_11  STD  68   I/O     (b)          
N223                  4    0    0    1   FB8_12  STD  70   I/O     (b)          
N221                  4    0  \/1    0   FB8_13  STD       (b)     (b)          
tltimer/pulse_type    6    1<-  0    0   FB8_14  STD  71   I/O     (b)          
bcb_l<0>              3    0  \/1    1   FB8_15  STD  72   I/O     O     LVTTL  
tltimer/no_of_pulses
                      6    1<-  0    0   FB8_16  STD       (b)     (b)          
bcb_l<1>              3    0  \/1    1   FB8_17  STD  73   I/O     O     LVTTL  
N276                  6    1<-  0    0   FB8_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: N218              15: N269              29: "dac/state_FFD1" 
  2: N219              16: N270              30: "dac/state_FFD2" 
  3: N220              17: N271              31: "dac/state_FFD3" 
  4: N221              18: N272              32: f74i 
  5: N222              19: N273              33: "ftimer/new_line" 
  6: N223              20: N274              34: "genlock/genlock_window" 
  7: N224              21: N275              35: "genlock/window_count_FFD1" 
  8: N225              22: N276              36: "genlock/window_count_FFD2" 
  9: N226              23: N277              37: "tltimer/f148_div" 
 10: N227              24: N278              38: "tltimer/line_begin" 
 11: N228              25: N279              39: "tltimer/line_mid" 
 12: N229              26: N280              40: "tltimer/no_of_pulses" 
 13: N230              27: N281              41: "tltimer/pulse_type" 
 14: N268              28: N303             

Signal                        1         2         3         4         5 Signals FB
Name                0----+----0----+----0----+----0----+----0----+----0 Used    Inputs
N272                 .............XXXX.XXXXXXXXXX...................... 14      14
N270                 .............XX...XXXXXXXXXX...................... 12      12
tltimer/line_mid     .............XXXXXXXXXXXXXXX..........X........... 16      16
tltimer/line_begin   .............XXXXXXXXXXXXXXX.........X............ 16      16
N280                 .............XXXXXXXXXXXXXXX...................... 15      15
N277                 .............XXXXXXXXXXXXXXX...................... 15      15
N271                 .............XXXXXXXXXXXXXXX...................... 15      15
N220                 ..XXXXXXXXXXX..............X....X................. 13      13
genlock/genlock_window 
                     XXXXXXXXXXXXXXXXXXXXXXXXXXX......XXX.............. 30      30
N227                 ..XXXXXXXXXXX..............X....X................. 13      13
N226                 ..XXXXXXXXXXX..............X....X................. 13      13
N223                 ..XXXXXXXXXXX..............X....X................. 13      13
N221                 ..XXXXXXXXXXX..............X....X................. 13      13
tltimer/pulse_type   ..XXXXXXXXXXX..............X........X...X......... 14      14
bcb_l<0>             ...........................XXXXX.................. 5       5
tltimer/no_of_pulses 
                     ..XXXXXXXXXXX..............X........X..X.......... 14      14
bcb_l<1>             ...........................XXX.X.................. 4       4
N276                 .............XXXXXXXXXXXXXXX...................... 15      15
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
;;-----------------------------------------------------------------;;
; Implemented Equations.

 "$OpTx$BIN_STEP$82"  =  "genlock/delay_cnt/delay_count<10>" * /N243
	+ /"genlock/delay_cnt/delay_count<10>" * N243
	+ /"genlock/delay_cnt/delay_count<4>" * N262
	+ "genlock/delay_cnt/delay_count<5>" * /N263
	+ /"genlock/delay_cnt/delay_count<5>" * N263
;Imported pterms FB1_2
	+ "genlock/delay_cnt/delay_count<8>" * /N266
	+ /"genlock/delay_cnt/delay_count<8>" * N266
	+ "genlock/delay_cnt/delay_count<4>" * /N262
	+ "genlock/delay_cnt/delay_count<9>" * /N267
	+ /"genlock/delay_cnt/delay_count<9>" * N267
;Imported pterms FB1_1
	+ "genlock/delay_cnt/delay_count<0>" * /N242
	+ /"genlock/delay_cnt/delay_count<0>" * N242
	+ "genlock/delay_cnt/delay_count<6>" * /N264
	+ "genlock/delay_cnt/delay_count<2>" * /N260
	+ /"genlock/delay_cnt/delay_count<2>" * N260
;Imported pterms FB1_18
	+ "genlock/delay_cnt/delay_count<20>" * /N254
	+ /"genlock/delay_cnt/delay_count<20>" * N254
	+ "genlock/delay_cnt/delay_count<3>" * /N261
	+ /"genlock/delay_cnt/delay_count<3>" * N261
	+ "genlock/delay_cnt/delay_count<25>" * /N259
;Imported pterms FB1_17
	+ "genlock/delay_cnt/delay_count<21>" * /N255
	+ /"genlock/delay_cnt/delay_count<21>" * N255
;Imported pterms FB1_4
	+ /"genlock/delay_cnt/delay_count<6>" * N264
	+ "genlock/delay_cnt/delay_count<11>" * /N244
	+ /"genlock/delay_cnt/delay_count<11>" * N244
	+ "genlock/delay_cnt/delay_count<7>" * /N265
	+ /"genlock/delay_cnt/delay_count<7>" * N265
;Imported pterms FB1_5
	+ "genlock/delay_cnt/delay_count<1>" * /N253
	+ /"genlock/delay_cnt/delay_count<1>" * N253
	+ "genlock/delay_cnt/delay_count<24>" * /N258
	+ /"genlock/delay_cnt/delay_count<24>" * N258
	+ /"genlock/delay_cnt/delay_count<25>" * N259
;Imported pterms FB1_6
	+ "genlock/delay_cnt/delay_count<22>" * /N256
	+ /"genlock/delay_cnt/delay_count<22>" * N256    

/"bcb_l<0>"  :=  /"dac/state_FFD1" * "dac/state_FFD2" * 
	"dac/state_FFD3"
    "bcb_l<0>".CLKF  =  /f74i
    "bcb_l<0>".SETF  =  /N303
    "bcb_l<0>".PRLD  =  GND    

/"bcb_l<1>"  :=  /"dac/state_FFD1" * "dac/state_FFD2"
    "bcb_l<1>".CLKF  =  /f74i
    "bcb_l<1>".SETF  =  /N303
    "bcb_l<1>".PRLD  =  GND    

 "bcb_l<2>"  :=  "dac/state_FFD1" * /"dac/state_FFD3"
    "bcb_l<2>".CLKF  =  /f74i
    "bcb_l<2>".RSTF  =  /N303
    "bcb_l<2>".PRLD  =  GND    

 "bcb_l<3>"  :=  "dac/state_FFD1" * "dac/state_FFD2" * 
	/"dac/state_FFD3"
    "bcb_l<3>".CLKF  =  /f74i
    "bcb_l<3>".RSTF  =  /N303
    "bcb_l<3>".PRLD  =  GND    

 N218  :=  /N218
    N218.CLKF  =  "ftimer/new_frame"
    N218.RSTF  =  /N303
    N218.PRLD  =  GND    

 N219.T  =  N218
    N219.CLKF  =  "ftimer/new_frame"
    N219.RSTF  =  /N303
    N219.PRLD  =  GND    

/N220.T  =  /N220 * /N222 * N223 * /N225 * N226 * /N230 * 
	/N224 * /N228 * /N229 * N221 * N227
    N220.CLKF  =  "ftimer/new_line"
    N220.RSTF  =  /N303
    N220.PRLD  =  GND    

 N221.T  =  N220 * N222 * N223 * N225 * N226 * N230 * 
	N224 * N228 * N229 * N227
	+ /N220 * /N222 * N223 * /N225 * N226 * /N230 * 
	/N224 * /N228 * /N229 * N221 * N227
    N221.CLKF  =  "ftimer/new_line"
    N221.RSTF  =  /N303
    N221.PRLD  =  GND    

 N222.T  =  N220
    N222.CLKF  =  "ftimer/new_line"
    N222.RSTF  =  /N303
    N222.PRLD  =  GND    

 N223.T  =  N220 * N222
	+ /N220 * /N222 * N223 * /N225 * N226 * /N230 * 
	/N224 * /N228 * /N229 * N221 * N227
    N223.CLKF  =  "ftimer/new_line"
    N223.RSTF  =  /N303
    N223.PRLD  =  GND    

 N224.T  =  N220 * N222 * N223
    N224.CLKF  =  "ftimer/new_line"
    N224.RSTF  =  /N303
    N224.PRLD  =  GND    

 N225.T  =  N220 * N222 * N223 * N224
    N225.CLKF  =  "ftimer/new_line"
    N225.RSTF  =  /N303
    N225.PRLD  =  GND    

 N226.T  =  N220 * N222 * N223 * N225 * N224
	+ /N220 * /N222 * N223 * /N225 * N226 * /N230 * 
	/N224 * /N228 * /N229 * N221 * N227
    N226.CLKF  =  "ftimer/new_line"
    N226.RSTF  =  /N303
    N226.PRLD  =  GND    

 N227.T  =  N220 * N222 * N223 * N225 * N226 * N224
	+ /N220 * /N222 * N223 * /N225 * N226 * /N230 * 
	/N224 * /N228 * /N229 * N221 * N227
    N227.CLKF  =  "ftimer/new_line"
    N227.RSTF  =  /N303
    N227.PRLD  =  GND    

 N228.T  =  N220 * N222 * N223 * N225 * N226 * N224 * 
	N227
    N228.CLKF  =  "ftimer/new_line"
    N228.RSTF  =  /N303
    N228.PRLD  =  GND    

 N229.T  =  N220 * N222 * N223 * N225 * N226 * N224 * 
	N228 * N227
    N229.CLKF  =  "ftimer/new_line"
    N229.RSTF  =  /N303
    N229.PRLD  =  GND    

 N230.T  =  N220 * N222 * N223 * N225 * N226 * N224 * 
	N228 * N229 * N227
    N230.CLKF  =  "ftimer/new_line"
    N230.RSTF  =  /N303
    N230.PRLD  =  GND    

 N242  :=  mosi
    N242.CLKF  =  /sck
    N242.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N242.CE =  /"sif/bit_address<0>" * /"sif/bit_address<1>" * 
	"sif/bit_address<2>" * "sif/bit_address<3>" * "sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N242.PRLD  =  GND    

 N243  :=  mosi
    N243.CLKF  =  /sck
    N243.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N243.CE =  /"sif/bit_address<0>" * "sif/bit_address<1>" * 
	/"sif/bit_address<2>" * /"sif/bit_address<3>" * "sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N243.PRLD  =  GND    

 N244  :=  mosi
    N244.CLKF  =  /sck
    N244.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N244.CE =  "sif/bit_address<0>" * /"sif/bit_address<1>" * 
	/"sif/bit_address<2>" * /"sif/bit_address<3>" * "sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N244.PRLD  =  GND    

 N245  :=  mosi
    N245.CLKF  =  /sck
    N245.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N245.CE =  /"sif/bit_address<0>" * /"sif/bit_address<1>" * 
	/"sif/bit_address<2>" * /"sif/bit_address<3>" * "sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N245.PRLD  =  GND    

 N246  :=  mosi
    N246.CLKF  =  /sck
    N246.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N246.CE =  "sif/bit_address<0>" * "sif/bit_address<1>" * 
	"sif/bit_address<2>" * "sif/bit_address<3>" * /"sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N246.PRLD  =  GND    

 N247  :=  mosi
    N247.CLKF  =  /sck
    N247.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N247.CE =  /"sif/bit_address<0>" * "sif/bit_address<1>" * 
	"sif/bit_address<2>" * "sif/bit_address<3>" * /"sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N247.PRLD  =  GND    

 N248  :=  mosi
    N248.CLKF  =  /sck
    N248.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N248.CE =  "sif/bit_address<0>" * /"sif/bit_address<1>" * 
	"sif/bit_address<2>" * "sif/bit_address<3>" * /"sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N248.PRLD  =  GND    

 N249  :=  mosi
    N249.CLKF  =  /sck
    N249.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N249.CE =  /"sif/bit_address<0>" * /"sif/bit_address<1>" * 
	"sif/bit_address<2>" * "sif/bit_address<3>" * /"sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N249.PRLD  =  GND    

 N250  :=  mosi
    N250.CLKF  =  /sck
    N250.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N250.CE =  "sif/bit_address<0>" * "sif/bit_address<1>" * 
	/"sif/bit_address<2>" * "sif/bit_address<3>" * /"sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N250.PRLD  =  GND    

 N251  :=  mosi
    N251.CLKF  =  /sck
    N251.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N251.CE =  /"sif/bit_address<0>" * "sif/bit_address<1>" * 
	/"sif/bit_address<2>" * "sif/bit_address<3>" * /"sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N251.PRLD  =  GND    

 N252  :=  mosi
    N252.CLKF  =  /sck
    N252.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N252.CE =  "sif/bit_address<0>" * /"sif/bit_address<1>" * 
	/"sif/bit_address<2>" * "sif/bit_address<3>" * /"sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N252.PRLD  =  GND    

 N253  :=  mosi
    N253.CLKF  =  /sck
    N253.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N253.CE =  "sif/bit_address<0>" * "sif/bit_address<1>" * 
	/"sif/bit_address<2>" * "sif/bit_address<3>" * "sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N253.PRLD  =  GND    

 N254  :=  mosi
    N254.CLKF  =  /sck
    N254.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N254.CE =  /"sif/bit_address<0>" * /"sif/bit_address<1>" * 
	/"sif/bit_address<2>" * "sif/bit_address<3>" * /"sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N254.PRLD  =  GND    

 N255  :=  mosi
    N255.CLKF  =  /sck
    N255.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N255.CE =  "sif/bit_address<0>" * "sif/bit_address<1>" * 
	"sif/bit_address<2>" * /"sif/bit_address<3>" * /"sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N255.PRLD  =  GND    

 N256  :=  mosi
    N256.CLKF  =  /sck
    N256.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N256.CE =  /"sif/bit_address<0>" * "sif/bit_address<1>" * 
	"sif/bit_address<2>" * /"sif/bit_address<3>" * /"sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N256.PRLD  =  GND    

 N257  :=  mosi
    N257.CLKF  =  /sck
    N257.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N257.CE =  "sif/bit_address<0>" * /"sif/bit_address<1>" * 
	"sif/bit_address<2>" * /"sif/bit_address<3>" * /"sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N257.PRLD  =  GND    

 N258  :=  mosi
    N258.CLKF  =  /sck
    N258.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N258.CE =  /"sif/bit_address<0>" * /"sif/bit_address<1>" * 
	"sif/bit_address<2>" * /"sif/bit_address<3>" * /"sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N258.PRLD  =  GND    

 N259  :=  mosi
    N259.CLKF  =  /sck
    N259.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N259.CE =  "sif/bit_address<0>" * "sif/bit_address<1>" * 
	/"sif/bit_address<2>" * /"sif/bit_address<3>" * /"sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N259.PRLD  =  GND    

 N260  :=  mosi
    N260.CLKF  =  /sck
    N260.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N260.CE =  /"sif/bit_address<0>" * "sif/bit_address<1>" * 
	/"sif/bit_address<2>" * "sif/bit_address<3>" * "sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N260.PRLD  =  GND    

 N261  :=  mosi
    N261.CLKF  =  /sck
    N261.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N261.CE =  "sif/bit_address<0>" * /"sif/bit_address<1>" * 
	/"sif/bit_address<2>" * "sif/bit_address<3>" * "sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N261.PRLD  =  GND    

 N262  :=  mosi
    N262.CLKF  =  /sck
    N262.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N262.CE =  /"sif/bit_address<0>" * /"sif/bit_address<1>" * 
	/"sif/bit_address<2>" * "sif/bit_address<3>" * "sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N262.PRLD  =  GND    

 N263  :=  mosi
    N263.CLKF  =  /sck
    N263.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N263.CE =  "sif/bit_address<0>" * "sif/bit_address<1>" * 
	"sif/bit_address<2>" * /"sif/bit_address<3>" * "sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N263.PRLD  =  GND    

 N264  :=  mosi
    N264.CLKF  =  /sck
    N264.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N264.CE =  /"sif/bit_address<0>" * "sif/bit_address<1>" * 
	"sif/bit_address<2>" * /"sif/bit_address<3>" * "sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N264.PRLD  =  GND    

 N265  :=  mosi
    N265.CLKF  =  /sck
    N265.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N265.CE =  "sif/bit_address<0>" * /"sif/bit_address<1>" * 
	"sif/bit_address<2>" * /"sif/bit_address<3>" * "sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N265.PRLD  =  GND    

 N266  :=  mosi
    N266.CLKF  =  /sck
    N266.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N266.CE =  /"sif/bit_address<0>" * /"sif/bit_address<1>" * 
	"sif/bit_address<2>" * /"sif/bit_address<3>" * "sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N266.PRLD  =  GND    

 N267  :=  mosi
    N267.CLKF  =  /sck
    N267.RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    N267.CE =  "sif/bit_address<0>" * "sif/bit_address<1>" * 
	/"sif/bit_address<2>" * /"sif/bit_address<3>" * "sif/bit_address<4>" * 
	/"sif/bit_address<5>"
    N267.PRLD  =  GND    

 N268  :=  /N268
    N268.CLKF  =  /f148m	;FCLK/GCK
    N268.RSTF  =  /N303
    N268.PRLD  =  GND    

 N269.T  =  N268 * N273 * N274 * N276 * N279 * N277 * 
	N280 * N275 * N278 * N281
    N269.CLKF  =  /f148m	;FCLK/GCK
    N269.RSTF  =  /N303
    N269.PRLD  =  GND    

 N270.T  =  N268 * N273 * N269 * N274 * N276 * N279 * 
	N277 * N280 * N275 * N278 * N281
    N270.CLKF  =  /f148m	;FCLK/GCK
    N270.RSTF  =  /N303
    N270.PRLD  =  GND    

 N271.T  =  N268 * N273 * N269 * N274 * N276 * N279 * 
	N270 * N277 * N280 * N275 * N278 * N281
	+ N268 * N273 * /N269 * N274 * /N276 * /N279 * 
	/N270 * N271 * N277 * N280 * /N272 * N275 * /N278 * 
	/N281
    N271.CLKF  =  /f148m	;FCLK/GCK
    N271.RSTF  =  /N303
    N271.PRLD  =  GND    

 N272.T  =  N268 * N273 * N269 * N274 * N276 * N279 * 
	N270 * N271 * N277 * N280 * N275 * N278 * N281
    N272.CLKF  =  /f148m	;FCLK/GCK
    N272.RSTF  =  /N303
    N272.PRLD  =  GND    

 N273.T  =  N268
    N273.CLKF  =  /f148m	;FCLK/GCK
    N273.RSTF  =  /N303
    N273.PRLD  =  GND    

 N274.T  =  N268 * N273
    N274.CLKF  =  /f148m	;FCLK/GCK
    N274.RSTF  =  /N303
    N274.PRLD  =  GND    

 N275.T  =  N268 * N273 * N274
    N275.CLKF  =  /f148m	;FCLK/GCK
    N275.RSTF  =  /N303
    N275.PRLD  =  GND    

/N276.T  =  /N268
	+ /N273
	+ /N274
	+ /N275
;Imported pterms FB8_17
	+ /N269 * /N276 * /N279 * /N270 * N271 * N277 * 
	N280 * /N272 * /N278 * /N281
    N276.CLKF  =  /f148m	;FCLK/GCK
    N276.RSTF  =  /N303
    N276.PRLD  =  GND    

 N277.T  =  N268 * N273 * N274 * N276 * N275
	+ N268 * N273 * /N269 * N274 * /N279 * /N270 * 
	N271 * N277 * N280 * /N272 * N275 * /N278 * /N281
    N277.CLKF  =  /f148m	;FCLK/GCK
    N277.RSTF  =  /N303
    N277.PRLD  =  GND    

 N278.T  =  N268 * N273 * N274 * N276 * N277 * N275
    N278.CLKF  =  /f148m	;FCLK/GCK
    N278.RSTF  =  /N303
    N278.PRLD  =  GND    

 N279.T  =  N268 * N273 * N274 * N276 * N277 * N275 * 
	N278
    N279.CLKF  =  /f148m	;FCLK/GCK
    N279.RSTF  =  /N303
    N279.PRLD  =  GND    

 N280.T  =  N268 * N273 * N274 * N276 * N279 * N277 * 
	N275 * N278
	+ N268 * N273 * /N269 * N274 * /N276 * /N279 * 
	/N270 * N271 * N277 * N280 * /N272 * N275 * /N278 * 
	/N281
    N280.CLKF  =  /f148m	;FCLK/GCK
    N280.RSTF  =  /N303
    N280.PRLD  =  GND    

 N281.T  =  N268 * N273 * N274 * N276 * N279 * N277 * 
	N280 * N275 * N278
    N281.CLKF  =  /f148m	;FCLK/GCK
    N281.RSTF  =  /N303
    N281.PRLD  =  GND    

 sync_in  =  Gnd    

/N303  :=  N303 * "genlock/genlock_window"
    N303.CLKF  =  N324
    N303.RSTF  =  /mreset	;GSR
    N303.PRLD  =  GND    

/N317  :=  /"tltimer/statemachine/state_FFD2" * 
	"tltimer/statemachine/state_FFD3"
	+ "tltimer/statemachine/state_FFD3" * 
	/"tltimer/statemachine/state_FFD1"
	+ "tltimer/statemachine/state_FFD1" * /N317
;Imported pterms FB7_1
	+ /"tltimer/line_begin" * 
	"tltimer/statemachine/state_FFD2" * /N317 * /"tltimer/line_mid"
	+ /"tltimer/line_begin" * 
	"tltimer/statemachine/state_FFD2" * /N317 * /"tltimer/no_of_pulses"
	+ "tltimer/statemachine/state_FFD2" * 
	/"tltimer/statemachine/state_FFD3" * "tltimer/statemachine/state_FFD1" * 
	/"tltimer/pulse_type"
    N317.CLKF  =  /"tltimer/f148_div"
    N317.SETF  =  /N303
    N317.PRLD  =  GND    

 N318  :=  "tltimer/statemachine/state_FFD2" * N318
	+ "tltimer/statemachine/state_FFD2" * 
	"tltimer/statemachine/state_FFD3" * "tltimer/statemachine/state_FFD1"
	+ /"tltimer/statemachine/state_FFD3" * 
	/"tltimer/statemachine/state_FFD1" * N318
    N318.CLKF  =  /"tltimer/f148_div"
    N318.RSTF  =  /N303
    N318.PRLD  =  GND    

 N323  :=  N323 * /"genlock/state_FFD1"
	+ /"genlock/state_FFD1" * "genlock/state_FFD2"
    N323.CLKF  =  f148m	;FCLK/GCK
    N323.RSTF  =  /mreset	;GSR
    N323.PRLD  =  GND    

/N324  :=  "$OpTx$BIN_STEP$82"
	+ /"genlock/delay_cnt/delay_count<13>" * N246
	+ "genlock/delay_cnt/delay_count<19>" * /N252
	+ /"genlock/delay_cnt/delay_count<19>" * N252
;Imported pterms FB2_16
	+ "genlock/delay_cnt/delay_count<14>" * /N247
	+ /"genlock/delay_cnt/delay_count<14>" * N247
	+ "genlock/delay_cnt/delay_count<18>" * /N251
	+ /"genlock/delay_cnt/delay_count<18>" * N251
	+ "genlock/delay_cnt/delay_count<13>" * /N246
;Imported pterms FB2_15
	+ /"genlock/delay_cnt/delay_count<16>" * N249
	+ "genlock/delay_cnt/delay_count<15>" * /N248
;Imported pterms FB2_18
	+ "genlock/delay_cnt/delay_count<12>" * /N245
	+ /"genlock/delay_cnt/delay_count<12>" * N245
	+ /"genlock/delay_cnt/delay_count<15>" * N248
	+ "genlock/delay_cnt/delay_count<17>" * /N250
	+ /"genlock/delay_cnt/delay_count<17>" * N250
;Imported pterms FB2_1
	+ "genlock/delay_cnt/delay_count<16>" * /N249
	+ "genlock/delay_cnt/delay_count<23>" * /N257
	+ /"genlock/delay_cnt/delay_count<23>" * N257
    N324.CLKF  =  /f148m	;FCLK/GCK
    N324.RSTF  =  N323
    N324.PRLD  =  GND    

 "dac/state_FFD1"  :=  "dac/state_FFD1" * "dac/state_FFD2" * 
	/"dac/state_FFD3"
	+ /"dac/state_FFD2" * /"dac/state_FFD3" * /N317 * 
	/N318
    "dac/state_FFD1".CLKF  =  f74i
    "dac/state_FFD1".RSTF  =  /N303
    "dac/state_FFD1".PRLD  =  GND    

 "dac/state_FFD2"  :=  /"dac/state_FFD1" * "dac/state_FFD2" * 
	"dac/state_FFD3"
	+ "dac/state_FFD1" * /"dac/state_FFD3" * /N317 * 
	/N318
	+ /"dac/state_FFD1" * /"dac/state_FFD3" * /N317 * 
	N318
    "dac/state_FFD2".CLKF  =  f74i
    "dac/state_FFD2".RSTF  =  /N303
    "dac/state_FFD2".PRLD  =  GND    

 "dac/state_FFD3"  :=  /"dac/state_FFD1" * "dac/state_FFD2" * 
	"dac/state_FFD3" * /N317
	+ /"dac/state_FFD1" * "dac/state_FFD2" * /N317 * 
	N318
    "dac/state_FFD3".CLKF  =  f74i
    "dac/state_FFD3".RSTF  =  /N303
    "dac/state_FFD3".PRLD  =  GND    

 f74i  :=  /f74i
    f74i.CLKF  =  f148m	;FCLK/GCK
    f74i.PRLD  =  GND    

 "ftimer/new_frame".T  =  "ftimer/new_frame" * /N230 * N229 * /N221
	+ /"ftimer/new_frame" * /N220 * /N222 * N223 * /N225 * 
	N226 * /N230 * /N224 * /N228 * /N229 * N221 * N227
    "ftimer/new_frame".CLKF  =  "ftimer/new_line"
    "ftimer/new_frame".SETF  =  /N303
    "ftimer/new_frame".PRLD  =  GND    

 "ftimer/new_line".T  =  "ftimer/new_line" * N269 * /N270 * /N271 * /N272
	+ /"ftimer/new_line" * N268 * N273 * /N269 * N274 * 
	/N276 * /N279 * /N270 * N271 * N277 * N280 * /N272 * 
	N275 * /N278 * /N281
    "ftimer/new_line".CLKF  =  /f148m	;FCLK/GCK
    "ftimer/new_line".SETF  =  /N303
    "ftimer/new_line".PRLD  =  GND    

 "genlock/delay_cnt/counter_active"  :=  Gnd
    "genlock/delay_cnt/counter_active".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/counter_active".SETF  =  N323
    "genlock/delay_cnt/counter_active".CE =  
	/"genlock/delay_cnt/counter_active/genlock/delay_cnt/counter_active_CE10___$INT"
    "genlock/delay_cnt/counter_active".PRLD  =  GND    

 "genlock/delay_cnt/counter_active/genlock/delay_cnt/counter_active_CE10___$INT"  =  "$OpTx$BIN_STEP$82"
	+ "genlock/delay_cnt/delay_count<13>" * /N246
	+ /"genlock/delay_cnt/delay_count<13>" * N246
	+ "genlock/delay_cnt/delay_count<19>" * /N252
	+ /"genlock/delay_cnt/delay_count<19>" * N252
;Imported pterms FB2_3
	+ "genlock/delay_cnt/delay_count<14>" * /N247
	+ /"genlock/delay_cnt/delay_count<14>" * N247
	+ "genlock/delay_cnt/delay_count<18>" * /N251
	+ /"genlock/delay_cnt/delay_count<18>" * N251
	+ /"genlock/delay_cnt/delay_count<17>" * N250
;Imported pterms FB2_2
	+ "genlock/delay_cnt/delay_count<16>" * /N249
	+ /"genlock/delay_cnt/delay_count<16>" * N249
;Imported pterms FB2_5
	+ "genlock/delay_cnt/delay_count<12>" * /N245
	+ /"genlock/delay_cnt/delay_count<12>" * N245
	+ "genlock/delay_cnt/delay_count<15>" * /N248
	+ /"genlock/delay_cnt/delay_count<15>" * N248
	+ "genlock/delay_cnt/delay_count<17>" * /N250
;Imported pterms FB2_6
	+ "genlock/delay_cnt/delay_count<23>" * /N257
	+ /"genlock/delay_cnt/delay_count<23>" * N257    

 "genlock/delay_cnt/delay_count<0>"  :=  /"genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<0>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<0>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<0>".CE =  "genlock/delay_cnt/counter_active"
    "genlock/delay_cnt/delay_count<0>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<10>"  :=  /"genlock/delay_cnt/delay_count<10>"
    "genlock/delay_cnt/delay_count<10>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<10>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<10>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<1>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<8>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<4>" * 
	"genlock/delay_cnt/delay_count<7>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<10>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<11>"  :=  /"genlock/delay_cnt/delay_count<11>"
    "genlock/delay_cnt/delay_count<11>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<11>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<11>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<3>" * "genlock/delay_cnt/delay_count<6>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<2>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<9>" * "genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<11>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<12>"  :=  /"genlock/delay_cnt/delay_count<12>"
    "genlock/delay_cnt/delay_count<12>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<12>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<12>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<3>" * "genlock/delay_cnt/delay_count<6>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<4>" * 
	"genlock/delay_cnt/delay_count<7>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<12>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<13>"  :=  /"genlock/delay_cnt/delay_count<13>"
    "genlock/delay_cnt/delay_count<13>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<13>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<13>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<12>" * 
	"genlock/delay_cnt/delay_count<1>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<8>" * 
	"genlock/delay_cnt/delay_count<11>" * "genlock/delay_cnt/delay_count<2>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<9>" * "genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<13>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<14>"  :=  /"genlock/delay_cnt/delay_count<14>"
    "genlock/delay_cnt/delay_count<14>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<14>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<14>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<12>" * 
	"genlock/delay_cnt/delay_count<1>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<8>" * 
	"genlock/delay_cnt/delay_count<11>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<4>" * 
	"genlock/delay_cnt/delay_count<7>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<14>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<15>"  :=  /"genlock/delay_cnt/delay_count<15>"
    "genlock/delay_cnt/delay_count<15>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<15>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<15>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<12>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<3>" * "genlock/delay_cnt/delay_count<6>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<13>" * "genlock/delay_cnt/delay_count<2>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<9>" * "genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<15>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<16>"  :=  /"genlock/delay_cnt/delay_count<16>"
    "genlock/delay_cnt/delay_count<16>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<16>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<16>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<12>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<3>" * "genlock/delay_cnt/delay_count<6>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<13>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<4>" * 
	"genlock/delay_cnt/delay_count<7>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<16>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<17>"  :=  /"genlock/delay_cnt/delay_count<17>"
    "genlock/delay_cnt/delay_count<17>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<17>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<17>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<12>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<16>" * 
	"genlock/delay_cnt/delay_count<1>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<8>" * 
	"genlock/delay_cnt/delay_count<11>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<15>" * "genlock/delay_cnt/delay_count<2>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<9>" * "genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<17>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<18>"  :=  /"genlock/delay_cnt/delay_count<18>"
    "genlock/delay_cnt/delay_count<18>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<18>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<18>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<12>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<16>" * 
	"genlock/delay_cnt/delay_count<1>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<8>" * 
	"genlock/delay_cnt/delay_count<11>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<15>" * "genlock/delay_cnt/delay_count<17>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<4>" * 
	"genlock/delay_cnt/delay_count<7>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<18>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<19>"  :=  /"genlock/delay_cnt/delay_count<19>"
    "genlock/delay_cnt/delay_count<19>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<19>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<19>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<12>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<16>" * 
	"genlock/delay_cnt/delay_count<18>" * "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<3>" * "genlock/delay_cnt/delay_count<6>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<13>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<17>" * "genlock/delay_cnt/delay_count<2>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<9>" * "genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<19>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<1>"  :=  /"genlock/delay_cnt/delay_count<1>"
    "genlock/delay_cnt/delay_count<1>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<1>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<1>".CE =  "genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<1>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<20>"  :=  /"genlock/delay_cnt/delay_count<20>"
    "genlock/delay_cnt/delay_count<20>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<20>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<20>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<12>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<16>" * 
	"genlock/delay_cnt/delay_count<18>" * "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<3>" * "genlock/delay_cnt/delay_count<6>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<13>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<17>" * "genlock/delay_cnt/delay_count<19>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<4>" * 
	"genlock/delay_cnt/delay_count<7>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<20>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<21>"  :=  /"genlock/delay_cnt/delay_count<21>"
    "genlock/delay_cnt/delay_count<21>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<21>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<21>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<12>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<16>" * 
	"genlock/delay_cnt/delay_count<18>" * "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<20>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<8>" * 
	"genlock/delay_cnt/delay_count<11>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<15>" * "genlock/delay_cnt/delay_count<17>" * 
	"genlock/delay_cnt/delay_count<19>" * "genlock/delay_cnt/delay_count<2>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<9>" * "genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<21>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<22>"  :=  /"genlock/delay_cnt/delay_count<22>"
    "genlock/delay_cnt/delay_count<22>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<22>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<22>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<12>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<16>" * 
	"genlock/delay_cnt/delay_count<18>" * "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<20>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<8>" * 
	"genlock/delay_cnt/delay_count<11>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<15>" * "genlock/delay_cnt/delay_count<17>" * 
	"genlock/delay_cnt/delay_count<19>" * "genlock/delay_cnt/delay_count<21>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<4>" * 
	"genlock/delay_cnt/delay_count<7>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<22>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<23>"  :=  /"genlock/delay_cnt/delay_count<23>"
    "genlock/delay_cnt/delay_count<23>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<23>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<23>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<12>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<16>" * 
	"genlock/delay_cnt/delay_count<18>" * "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<20>" * "genlock/delay_cnt/delay_count<22>" * 
	"genlock/delay_cnt/delay_count<3>" * "genlock/delay_cnt/delay_count<6>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<13>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<17>" * "genlock/delay_cnt/delay_count<19>" * 
	"genlock/delay_cnt/delay_count<21>" * "genlock/delay_cnt/delay_count<2>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<9>" * "genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<23>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<24>"  :=  /"genlock/delay_cnt/delay_count<24>"
    "genlock/delay_cnt/delay_count<24>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<24>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<24>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<12>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<16>" * 
	"genlock/delay_cnt/delay_count<18>" * "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<20>" * "genlock/delay_cnt/delay_count<22>" * 
	"genlock/delay_cnt/delay_count<3>" * "genlock/delay_cnt/delay_count<6>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<13>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<17>" * "genlock/delay_cnt/delay_count<19>" * 
	"genlock/delay_cnt/delay_count<21>" * "genlock/delay_cnt/delay_count<23>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<4>" * 
	"genlock/delay_cnt/delay_count<7>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<24>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<25>"  :=  /"genlock/delay_cnt/delay_count<25>"
    "genlock/delay_cnt/delay_count<25>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<25>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<25>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<12>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<16>" * 
	"genlock/delay_cnt/delay_count<18>" * "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<20>" * "genlock/delay_cnt/delay_count<22>" * 
	"genlock/delay_cnt/delay_count<3>" * "genlock/delay_cnt/delay_count<6>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<13>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<17>" * "genlock/delay_cnt/delay_count<19>" * 
	"genlock/delay_cnt/delay_count<21>" * "genlock/delay_cnt/delay_count<23>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<4>" * 
	"genlock/delay_cnt/delay_count<7>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<24>" * "genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<25>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<2>"  :=  /"genlock/delay_cnt/delay_count<2>"
    "genlock/delay_cnt/delay_count<2>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<2>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<2>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<1>"
    "genlock/delay_cnt/delay_count<2>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<3>"  :=  /"genlock/delay_cnt/delay_count<3>"
    "genlock/delay_cnt/delay_count<3>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<3>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<3>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<1>" * "genlock/delay_cnt/delay_count<2>"
    "genlock/delay_cnt/delay_count<3>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<4>"  :=  /"genlock/delay_cnt/delay_count<4>"
    "genlock/delay_cnt/delay_count<4>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<4>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<4>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<1>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<2>"
    "genlock/delay_cnt/delay_count<4>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<5>"  :=  /"genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<5>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<5>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<5>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<1>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<4>"
    "genlock/delay_cnt/delay_count<5>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<6>"  :=  /"genlock/delay_cnt/delay_count<6>"
    "genlock/delay_cnt/delay_count<6>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<6>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<6>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<1>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<4>" * 
	"genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<6>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<7>"  :=  /"genlock/delay_cnt/delay_count<7>"
    "genlock/delay_cnt/delay_count<7>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<7>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<7>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<1>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<2>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<7>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<8>"  :=  /"genlock/delay_cnt/delay_count<8>"
    "genlock/delay_cnt/delay_count<8>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<8>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<8>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<1>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<2>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<8>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<9>"  :=  /"genlock/delay_cnt/delay_count<9>"
    "genlock/delay_cnt/delay_count<9>".CLKF  =  /f148m	;FCLK/GCK
    "genlock/delay_cnt/delay_count<9>".RSTF  =  N323
    "genlock/delay_cnt/delay_count<9>".CE =  "genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/delay_count<1>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<8>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<4>" * 
	"genlock/delay_cnt/delay_count<7>" * "genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<9>".PRLD  =  GND    

 "genlock/f8g_int"  :=  "genlock/f8g_tmp"
    "genlock/f8g_int".CLKF  =  /f148m	;FCLK/GCK
    "genlock/f8g_int".PRLD  =  GND    

 "genlock/f8g_tmp"  :=  f8g
    "genlock/f8g_tmp".CLKF  =  /f27m	;FCLK/GCK
    "genlock/f8g_tmp".RSTF  =  /mreset	;GSR
    "genlock/f8g_tmp".PRLD  =  GND    

/"genlock/genlock_window".T  =  "genlock/window_count_FFD1" * 
	/"genlock/genlock_window"
	+ "genlock/window_count_FFD2" * 
	/"genlock/genlock_window"
	+ /"genlock/window_count_FFD1" * 
	/"genlock/window_count_FFD2" * "genlock/genlock_window"
	+ /N268 * /N220 * /N273 * /N222 * N223 * /N225 * 
	/N269 * N274 * /N276 * /N279 * N226 * /N230 * /N270 * 
	N271 * N277 * N280 * /N272 * N275 * /N278 * /N281 * 
	/N224 * /N228 * /N229 * N221 * N227 * N218 * N219
    "genlock/genlock_window".CLKF  =  /f148m	;FCLK/GCK
    "genlock/genlock_window".PRLD  =  GND    

 "genlock/state_FFD1"  :=  /"genlock/state_FFD1" * "genlock/state_FFD2"
	+ "genlock/state_FFD1" * /"genlock/state_FFD2" * 
	"genlock/f8g_int"
    "genlock/state_FFD1".CLKF  =  f148m	;FCLK/GCK
    "genlock/state_FFD1".RSTF  =  /mreset	;GSR
    "genlock/state_FFD1".PRLD  =  GND    

 "genlock/state_FFD2"  :=  /"genlock/state_FFD1" * /"genlock/state_FFD2" * 
	"genlock/f8g_int"
    "genlock/state_FFD2".CLKF  =  f148m	;FCLK/GCK
    "genlock/state_FFD2".RSTF  =  /mreset	;GSR
    "genlock/state_FFD2".PRLD  =  GND    

 "genlock/window_count_FFD1"  :=  "genlock/window_count_FFD1" * 
	/"genlock/window_count_FFD2"
    "genlock/window_count_FFD1".CLKF  =  /f148m	;FCLK/GCK
    "genlock/window_count_FFD1".SETF  =  /N268 * /N220 * /N273 * /N222 * N223 * /N225 * 
	/N269 * N274 * /N276 * /N279 * N226 * /N230 * /N270 * 
	N271 * N277 * N280 * /N272 * N275 * /N278 * /N281 * 
	/N224 * /N228 * /N229 * N221 * N227 * N218 * N219
    "genlock/window_count_FFD1".PRLD  =  GND    

 "genlock/window_count_FFD2"  :=  "genlock/window_count_FFD1"
    "genlock/window_count_FFD2".CLKF  =  /f148m	;FCLK/GCK
    "genlock/window_count_FFD2".RSTF  =  /N268 * /N220 * /N273 * /N222 * N223 * /N225 * 
	/N269 * N274 * /N276 * /N279 * N226 * /N230 * /N270 * 
	N271 * N277 * N280 * /N272 * N275 * /N278 * /N281 * 
	/N224 * /N228 * /N229 * N221 * N227 * N218 * N219
    "genlock/window_count_FFD2".PRLD  =  GND    

 "sif/bit_address<0>"  :=  /"sif/bit_address<0>"
    "sif/bit_address<0>".CLKF  =  /sck
    "sif/bit_address<0>".RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    "sif/bit_address<0>".PRLD  =  GND    

 "sif/bit_address<1>".T  =  "sif/bit_address<0>"
    "sif/bit_address<1>".CLKF  =  /sck
    "sif/bit_address<1>".RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    "sif/bit_address<1>".PRLD  =  GND    

 "sif/bit_address<2>".T  =  "sif/bit_address<0>" * "sif/bit_address<1>"
    "sif/bit_address<2>".CLKF  =  /sck
    "sif/bit_address<2>".RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    "sif/bit_address<2>".PRLD  =  GND    

 "sif/bit_address<3>".T  =  "sif/bit_address<0>" * "sif/bit_address<1>" * 
	"sif/bit_address<2>"
    "sif/bit_address<3>".CLKF  =  /sck
    "sif/bit_address<3>".RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    "sif/bit_address<3>".PRLD  =  GND    

 "sif/bit_address<4>".T  =  "sif/bit_address<0>" * "sif/bit_address<1>" * 
	"sif/bit_address<2>" * "sif/bit_address<3>"
    "sif/bit_address<4>".CLKF  =  /sck
    "sif/bit_address<4>".RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    "sif/bit_address<4>".PRLD  =  GND    

 "sif/bit_address<5>".T  =  "sif/bit_address<0>" * "sif/bit_address<1>" * 
	"sif/bit_address<2>" * "sif/bit_address<3>" * "sif/bit_address<4>"
    "sif/bit_address<5>".CLKF  =  /sck
    "sif/bit_address<5>".RSTF  =  /"sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"
    "sif/bit_address<5>".PRLD  =  GND    

 "sif/bit_address<5>/sif/bit_address<5>_RSTF__$INT"  =  "sif/id_read<0>" * /"sif/id_read<1>"    

 "sif/id_read<0>".T  =  mosi * /"sif/bit_address<0>" * 
	"sif/bit_address<1>" * /"sif/bit_address<2>" * /"sif/bit_address<3>" * 
	/"sif/bit_address<4>" * /"sif/bit_address<5>" * /"sif/id_read<0>"
	+ /mosi * /"sif/bit_address<0>" * 
	"sif/bit_address<1>" * /"sif/bit_address<2>" * /"sif/bit_address<3>" * 
	/"sif/bit_address<4>" * /"sif/bit_address<5>" * "sif/id_read<0>"
    "sif/id_read<0>".CLKF  =  /sck
    "sif/id_read<0>".RSTF  =  cs
    "sif/id_read<0>".PRLD  =  GND    

 "sif/id_read<1>"  :=  mosi
    "sif/id_read<1>".CLKF  =  /sck
    "sif/id_read<1>".CE =  "sif/bit_address<0>" * /"sif/bit_address<1>" * 
	/"sif/bit_address<2>" * /"sif/bit_address<3>" * /"sif/bit_address<4>" * 
	/"sif/bit_address<5>" * /cs
    "sif/id_read<1>".PRLD  =  GND    

 "tltimer/div<0>"  :=  /"tltimer/div<0>" * /"tltimer/last_sample"
    "tltimer/div<0>".CLKF  =  /f148m	;FCLK/GCK
    "tltimer/div<0>".RSTF  =  /N303
    "tltimer/div<0>".PRLD  =  GND    

 "tltimer/div<1>"  :=  "tltimer/div<0>" * /"tltimer/div<1>" * 
	/"tltimer/last_sample"
	+ /"tltimer/div<0>" * "tltimer/div<1>" * 
	/"tltimer/last_sample"
    "tltimer/div<1>".CLKF  =  /f148m	;FCLK/GCK
    "tltimer/div<1>".RSTF  =  /N303
    "tltimer/div<1>".PRLD  =  GND    

 "tltimer/div<2>".T  =  "tltimer/div<2>" * "tltimer/last_sample"
	+ "tltimer/div<0>" * "tltimer/div<1>" * 
	/"tltimer/last_sample"
    "tltimer/div<2>".CLKF  =  /f148m	;FCLK/GCK
    "tltimer/div<2>".RSTF  =  /N303
    "tltimer/div<2>".PRLD  =  GND    

 "tltimer/div<3>".T  =  "tltimer/div<3>" * "tltimer/last_sample"
	+ "tltimer/div<0>" * "tltimer/div<1>" * 
	"tltimer/div<2>" * /"tltimer/div<4>" * /"tltimer/last_sample"
	+ "tltimer/div<0>" * "tltimer/div<1>" * 
	"tltimer/div<2>" * "tltimer/div<5>" * /"tltimer/last_sample"
	+ "tltimer/div<0>" * "tltimer/div<1>" * 
	"tltimer/div<2>" * /"tltimer/div<6>" * /"tltimer/last_sample"
;Imported pterms FB3_17
	+ "tltimer/div<0>" * "tltimer/div<1>" * 
	"tltimer/div<2>" * "tltimer/div<3>"
    "tltimer/div<3>".CLKF  =  /f148m	;FCLK/GCK
    "tltimer/div<3>".RSTF  =  /N303
    "tltimer/div<3>".PRLD  =  GND    

 "tltimer/div<4>".T  =  "tltimer/div<4>" * "tltimer/last_sample"
	+ "tltimer/div<0>" * "tltimer/div<1>" * 
	"tltimer/div<2>" * "tltimer/div<3>" * /"tltimer/last_sample"
	+ "tltimer/div<0>" * "tltimer/div<1>" * 
	"tltimer/div<2>" * "tltimer/div<4>" * /"tltimer/div<5>" * 
	"tltimer/div<6>"
    "tltimer/div<4>".CLKF  =  /f148m	;FCLK/GCK
    "tltimer/div<4>".RSTF  =  /N303
    "tltimer/div<4>".PRLD  =  GND    

 "tltimer/div<5>".T  =  "tltimer/div<5>" * "tltimer/last_sample"
	+ "tltimer/div<0>" * "tltimer/div<1>" * 
	"tltimer/div<2>" * "tltimer/div<4>" * "tltimer/div<3>" * 
	/"tltimer/last_sample"
    "tltimer/div<5>".CLKF  =  /f148m	;FCLK/GCK
    "tltimer/div<5>".RSTF  =  /N303
    "tltimer/div<5>".PRLD  =  GND    

 "tltimer/div<6>".T  =  "tltimer/div<6>" * "tltimer/last_sample"
	+ "tltimer/div<0>" * "tltimer/div<1>" * 
	"tltimer/div<2>" * "tltimer/div<4>" * "tltimer/div<5>" * 
	"tltimer/div<3>" * /"tltimer/last_sample"
	+ "tltimer/div<0>" * "tltimer/div<1>" * 
	"tltimer/div<2>" * "tltimer/div<4>" * /"tltimer/div<5>" * 
	/"tltimer/div<3>" * "tltimer/div<6>"
    "tltimer/div<6>".CLKF  =  /f148m	;FCLK/GCK
    "tltimer/div<6>".RSTF  =  /N303
    "tltimer/div<6>".PRLD  =  GND    

 "tltimer/f148_div".T  =  "tltimer/f148_div" * "tltimer/last_sample"
	+ "tltimer/f148_div" * "tltimer/div<0>" * 
	"tltimer/div<1>" * "tltimer/div<2>" * "tltimer/div<4>" * 
	/"tltimer/div<5>" * /"tltimer/div<3>" * "tltimer/div<6>"
	+ /"tltimer/f148_div" * "tltimer/div<0>" * 
	"tltimer/div<1>" * /"tltimer/div<2>" * /"tltimer/div<4>" * 
	"tltimer/div<5>" * "tltimer/div<3>" * /"tltimer/div<6>" * 
	/"tltimer/last_sample"
    "tltimer/f148_div".CLKF  =  /f148m	;FCLK/GCK
    "tltimer/f148_div".RSTF  =  /N303
    "tltimer/f148_div".PRLD  =  GND    

 "tltimer/last_sample"  :=  /N268 * N273 * /N269 * N274 * /N276 * /N279 * 
	/N270 * N271 * N277 * N280 * /N272 * N275 * /N278 * 
	/N281
    "tltimer/last_sample".CLKF  =  /f148m	;FCLK/GCK
    "tltimer/last_sample".RSTF  =  /N303
    "tltimer/last_sample".PRLD  =  GND    

 "tltimer/line_begin".T  =  "tltimer/line_begin" * N268 * /N273 * /N269 * 
	N274 * /N276 * N279 * /N270 * N271 * /N277 * /N280 * 
	/N272 * /N275 * /N278 * /N281
	+ /"tltimer/line_begin" * /N268 * N273 * /N269 * 
	/N274 * N276 * /N279 * /N270 * N271 * N277 * /N280 * 
	/N272 * N275 * N278 * /N281
    "tltimer/line_begin".CLKF  =  /f148m	;FCLK/GCK
    "tltimer/line_begin".RSTF  =  /N303
    "tltimer/line_begin".PRLD  =  GND    

 "tltimer/line_mid".T  =  N268 * /N273 * N269 * N274 * /N276 * N279 * 
	/N270 * /N271 * N277 * N280 * /N272 * N275 * N278 * 
	N281 * "tltimer/line_mid"
	+ /N268 * N273 * N269 * /N274 * /N276 * N279 * 
	/N270 * /N271 * N277 * N280 * /N272 * /N275 * N278 * 
	N281 * /"tltimer/line_mid"
    "tltimer/line_mid".CLKF  =  /f148m	;FCLK/GCK
    "tltimer/line_mid".RSTF  =  /N303
    "tltimer/line_mid".PRLD  =  GND    

 "tltimer/no_of_pulses".T  =  /N220 * N222 * N223 * /N225 * /N226 * /N230 * 
	/N224 * /N228 * /N229 * /N221 * /N227 * 
	"tltimer/no_of_pulses"
	+ /N220 * N222 * /N223 * N225 * N226 * N230 * 
	/N224 * /N228 * /N229 * /N221 * /N227 * 
	/"tltimer/no_of_pulses"
	+ /N220 * /N222 * /N223 * N225 * N226 * N230 * 
	N224 * /N228 * /N229 * /N221 * /N227 * 
	"tltimer/no_of_pulses"
;Imported pterms FB8_15
	+ /N220 * /N222 * /N223 * /N225 * /N226 * /N230 * 
	/N224 * /N228 * /N229 * /N221 * /N227 * 
	/"tltimer/no_of_pulses"
    "tltimer/no_of_pulses".CLKF  =  /"tltimer/f148_div"
    "tltimer/no_of_pulses".SETF  =  /N303
    "tltimer/no_of_pulses".PRLD  =  GND    

 "tltimer/pulse_type".T  =  N220 * N222 * N223 * N225 * N226 * N230 * 
	/N224 * /N228 * /N229 * /N221 * /N227 * 
	/"tltimer/pulse_type"
	+ /N220 * N222 * /N223 * N225 * N226 * N230 * 
	/N224 * /N228 * /N229 * /N221 * /N227 * 
	"tltimer/pulse_type"
	+ /N220 * /N222 * /N223 * /N225 * /N226 * /N230 * 
	/N224 * /N228 * /N229 * /N221 * /N227 * 
	"tltimer/pulse_type"
;Imported pterms FB8_13
	+ N220 * /N222 * N223 * /N225 * /N226 * /N230 * 
	/N224 * /N228 * /N229 * /N221 * /N227 * 
	/"tltimer/pulse_type"
    "tltimer/pulse_type".CLKF  =  /"tltimer/f148_div"
    "tltimer/pulse_type".RSTF  =  /N303
    "tltimer/pulse_type".PRLD  =  GND    

 "tltimer/statemachine/state_FFD1"  :=  /"tltimer/statemachine/state_FFD2" * 
	/"tltimer/statemachine/state_FFD3"
	+ "tltimer/statemachine/state_FFD2" * 
	"tltimer/statemachine/state_FFD3" * /"tltimer/statemachine/state_FFD1"
    "tltimer/statemachine/state_FFD1".CLKF  =  /"tltimer/f148_div"
    "tltimer/statemachine/state_FFD1".RSTF  =  /N303
    "tltimer/statemachine/state_FFD1".PRLD  =  GND    

 "tltimer/statemachine/state_FFD2"  :=  "tltimer/statemachine/state_FFD2" * 
	/"tltimer/statemachine/state_FFD1"
	+ /"tltimer/statemachine/state_FFD3" * 
	"tltimer/statemachine/state_FFD1"
    "tltimer/statemachine/state_FFD2".CLKF  =  /"tltimer/f148_div"
    "tltimer/statemachine/state_FFD2".RSTF  =  /N303
    "tltimer/statemachine/state_FFD2".PRLD  =  GND    

 "tltimer/statemachine/state_FFD3"  :=  "tltimer/line_begin" * 
	"tltimer/statemachine/state_FFD2" * /"tltimer/statemachine/state_FFD1"
	+ "tltimer/statemachine/state_FFD2" * 
	"tltimer/statemachine/state_FFD3" * /"tltimer/statemachine/state_FFD1"
	+ "tltimer/statemachine/state_FFD2" * 
	/"tltimer/statemachine/state_FFD1" * "tltimer/line_mid" * "tltimer/no_of_pulses"
    "tltimer/statemachine/state_FFD3".CLKF  =  /"tltimer/f148_div"
    "tltimer/statemachine/state_FFD3".RSTF  =  /N303
    "tltimer/statemachine/state_FFD3".PRLD  =  GND    

****************************  Device Pin Out ****************************

Device : XC95144XV-4-TQ100


                               V                         
                               C                         
                               C                       b 
                               O                       c 
         m                     -                       b 
         r                     L                       _ 
         e                 m   V                       l 
       G s V T T T T T T   o T T s T T G T T T T T T T < 
       N e C I I I I I I c s I T c I I N D I I I I I I 3 
       D t C E E E E E E s i E L k E E D O E E E E E E > 
       --------------------------------------------------  
      /100 98  96  94  92  90  88  86  84  82  80  78  76  \
     |   99  97  95  93  91  89  87  85  83  81  79  77    |
 TIE | 1                                                75 | GND
 TIE | 2                                                74 | bcb_l<2>
 TIE | 3                                                73 | bcb_l<1>
 TIE | 4                                                72 | bcb_l<0>
 VCC | 5                                                71 | TIE
 TIE | 6                                                70 | TIE
 TIE | 7                                                69 | GND
 TIE | 8                                                68 | TIE
 TIE | 9                                                67 | TIE
 TIE | 10                                               66 | TIE
 TIE | 11                                               65 | TIE
 TIE | 12                                               64 | TIE
 TIE | 13               XC95144XV-4-TQ100               63 | TIE
 TIE | 14                                               62 | GND
 TIE | 15                                               61 | TIE
 TIE | 16                                               60 | TIE
 TIE | 17                                               59 | TIE
 TIE | 18                                               58 | TIE
 TIE | 19                                               57 | VCC
 TIE | 20                                               56 | TIE
 GND | 21                                               55 | TIE
f27m | 22                                               54 | TIE
 TIE | 23                                               53 | TIE
 TIE | 24                                               52 | TIE
 TIE | 25                                               51 | VCCO-LVTTL
     |   27  29  31  33  35  37  39  41  43  45  47  49    |
      \26  28  30  32  34  36  38  40  42  44  46  48  50  /
       --------------------------------------------------  
       V f T T T G T T f T T T V s T T T T G T T T T T T 
       C 1 I I I N I I 8 I I I C y I I I I N D I M C I I 
       C 4 E E E D E E g E E E C n E E E E D I E S K E E 
       O 8                     O c                       
       - m                     - _                       
       L                       L i                       
       V                       V n                       
       T                       T                         
       T                       T                         
       L                       L                         


Legend :         NC = Not Connected, unbonded pin
                TIE = Tie pin to GND or board trace driven to valid logic level
                VCC = Dedicated Power Pin
                GND = Dedicated Ground Pin
                TDI = Test Data In, JTAG pin
                TDO = Test Data Out, JTAG pin
                TCK = Test Clock, JTAG pin
                TMS = Test Mode Select, JTAG pin
         PROHIBITED = User reserved pin
 VCCO-<voltage_std> = Dedicated output power pin and output bank voltage standard
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC95144XV-4-TQ100
Use Timing Constraints                      : ON
Use Design Location Constraints             : ON
Create Programmable Ground Pins             : OFF
Use Advanced Fitting                        : ON
Use Local Feedback                          : OFF
Use Pin Feedback                            : OFF
Default Power Setting                       : STD
Default Output Slew Rate                    : FAST
Multi Level Logic Optimization              : ON
Timing Optimization                         : ON
Power/Slew Optimization                     : OFF
High Fitting Effort                         : ON
Automatic Wire-ANDing                       : OFF
Xor Synthesis                               : ON
D/T Synthesis                               : ON
Use Boolean Minimization                    : ON
Global Clock(GCK) Optimization              : ON
Global Set/Reset(GSR) Optimization          : ON
Global Output Enable(GTS) Optimization      : ON
Collapsing pterm limit                      : 25
Collapsing input limit                      : 54
