
bluepill_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057b0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080058c0  080058c0  000158c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005918  08005918  00015918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800591c  0800591c  0001591c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000007c  20000000  08005920  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000208  2000007c  0800599c  0002007c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000284  0800599c  00020284  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000de8d  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000257f  00000000  00000000  0002df32  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e60  00000000  00000000  000304b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d58  00000000  00000000  00031318  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000721c  00000000  00000000  00032070  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000048e3  00000000  00000000  0003928c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003db6f  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003d1c  00000000  00000000  0003dbec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000007c 	.word	0x2000007c
 800012c:	00000000 	.word	0x00000000
 8000130:	080058a8 	.word	0x080058a8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000080 	.word	0x20000080
 800014c:	080058a8 	.word	0x080058a8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f092 0f00 	teq	r2, #0
 800043a:	bf14      	ite	ne
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000450:	e720      	b.n	8000294 <__adddf3+0x138>
 8000452:	bf00      	nop

08000454 <__aeabi_ul2d>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	b530      	push	{r4, r5, lr}
 800045e:	f04f 0500 	mov.w	r5, #0
 8000462:	e00a      	b.n	800047a <__aeabi_l2d+0x16>

08000464 <__aeabi_l2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000472:	d502      	bpl.n	800047a <__aeabi_l2d+0x16>
 8000474:	4240      	negs	r0, r0
 8000476:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000482:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000486:	f43f aedc 	beq.w	8000242 <__adddf3+0xe6>
 800048a:	f04f 0203 	mov.w	r2, #3
 800048e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000492:	bf18      	it	ne
 8000494:	3203      	addne	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b2:	ea40 000e 	orr.w	r0, r0, lr
 80004b6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ba:	4414      	add	r4, r2
 80004bc:	e6c1      	b.n	8000242 <__adddf3+0xe6>
 80004be:	bf00      	nop

080004c0 <__gedf2>:
 80004c0:	f04f 3cff 	mov.w	ip, #4294967295
 80004c4:	e006      	b.n	80004d4 <__cmpdf2+0x4>
 80004c6:	bf00      	nop

080004c8 <__ledf2>:
 80004c8:	f04f 0c01 	mov.w	ip, #1
 80004cc:	e002      	b.n	80004d4 <__cmpdf2+0x4>
 80004ce:	bf00      	nop

080004d0 <__cmpdf2>:
 80004d0:	f04f 0c01 	mov.w	ip, #1
 80004d4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004e4:	bf18      	it	ne
 80004e6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80004ea:	d01b      	beq.n	8000524 <__cmpdf2+0x54>
 80004ec:	b001      	add	sp, #4
 80004ee:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80004f2:	bf0c      	ite	eq
 80004f4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80004f8:	ea91 0f03 	teqne	r1, r3
 80004fc:	bf02      	ittt	eq
 80004fe:	ea90 0f02 	teqeq	r0, r2
 8000502:	2000      	moveq	r0, #0
 8000504:	4770      	bxeq	lr
 8000506:	f110 0f00 	cmn.w	r0, #0
 800050a:	ea91 0f03 	teq	r1, r3
 800050e:	bf58      	it	pl
 8000510:	4299      	cmppl	r1, r3
 8000512:	bf08      	it	eq
 8000514:	4290      	cmpeq	r0, r2
 8000516:	bf2c      	ite	cs
 8000518:	17d8      	asrcs	r0, r3, #31
 800051a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800051e:	f040 0001 	orr.w	r0, r0, #1
 8000522:	4770      	bx	lr
 8000524:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000528:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800052c:	d102      	bne.n	8000534 <__cmpdf2+0x64>
 800052e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000532:	d107      	bne.n	8000544 <__cmpdf2+0x74>
 8000534:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000538:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800053c:	d1d6      	bne.n	80004ec <__cmpdf2+0x1c>
 800053e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000542:	d0d3      	beq.n	80004ec <__cmpdf2+0x1c>
 8000544:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <__aeabi_cdrcmple>:
 800054c:	4684      	mov	ip, r0
 800054e:	4610      	mov	r0, r2
 8000550:	4662      	mov	r2, ip
 8000552:	468c      	mov	ip, r1
 8000554:	4619      	mov	r1, r3
 8000556:	4663      	mov	r3, ip
 8000558:	e000      	b.n	800055c <__aeabi_cdcmpeq>
 800055a:	bf00      	nop

0800055c <__aeabi_cdcmpeq>:
 800055c:	b501      	push	{r0, lr}
 800055e:	f7ff ffb7 	bl	80004d0 <__cmpdf2>
 8000562:	2800      	cmp	r0, #0
 8000564:	bf48      	it	mi
 8000566:	f110 0f00 	cmnmi.w	r0, #0
 800056a:	bd01      	pop	{r0, pc}

0800056c <__aeabi_dcmpeq>:
 800056c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000570:	f7ff fff4 	bl	800055c <__aeabi_cdcmpeq>
 8000574:	bf0c      	ite	eq
 8000576:	2001      	moveq	r0, #1
 8000578:	2000      	movne	r0, #0
 800057a:	f85d fb08 	ldr.w	pc, [sp], #8
 800057e:	bf00      	nop

08000580 <__aeabi_dcmplt>:
 8000580:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000584:	f7ff ffea 	bl	800055c <__aeabi_cdcmpeq>
 8000588:	bf34      	ite	cc
 800058a:	2001      	movcc	r0, #1
 800058c:	2000      	movcs	r0, #0
 800058e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000592:	bf00      	nop

08000594 <__aeabi_dcmple>:
 8000594:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000598:	f7ff ffe0 	bl	800055c <__aeabi_cdcmpeq>
 800059c:	bf94      	ite	ls
 800059e:	2001      	movls	r0, #1
 80005a0:	2000      	movhi	r0, #0
 80005a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005a6:	bf00      	nop

080005a8 <__aeabi_dcmpge>:
 80005a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ac:	f7ff ffce 	bl	800054c <__aeabi_cdrcmple>
 80005b0:	bf94      	ite	ls
 80005b2:	2001      	movls	r0, #1
 80005b4:	2000      	movhi	r0, #0
 80005b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005ba:	bf00      	nop

080005bc <__aeabi_dcmpgt>:
 80005bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c0:	f7ff ffc4 	bl	800054c <__aeabi_cdrcmple>
 80005c4:	bf34      	ite	cc
 80005c6:	2001      	movcc	r0, #1
 80005c8:	2000      	movcs	r0, #0
 80005ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80005ce:	bf00      	nop

080005d0 <__aeabi_d2uiz>:
 80005d0:	004a      	lsls	r2, r1, #1
 80005d2:	d211      	bcs.n	80005f8 <__aeabi_d2uiz+0x28>
 80005d4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80005d8:	d211      	bcs.n	80005fe <__aeabi_d2uiz+0x2e>
 80005da:	d50d      	bpl.n	80005f8 <__aeabi_d2uiz+0x28>
 80005dc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80005e0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005e4:	d40e      	bmi.n	8000604 <__aeabi_d2uiz+0x34>
 80005e6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80005ee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80005f2:	fa23 f002 	lsr.w	r0, r3, r2
 80005f6:	4770      	bx	lr
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	4770      	bx	lr
 80005fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000602:	d102      	bne.n	800060a <__aeabi_d2uiz+0x3a>
 8000604:	f04f 30ff 	mov.w	r0, #4294967295
 8000608:	4770      	bx	lr
 800060a:	f04f 0000 	mov.w	r0, #0
 800060e:	4770      	bx	lr

08000610 <__aeabi_frsub>:
 8000610:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000614:	e002      	b.n	800061c <__addsf3>
 8000616:	bf00      	nop

08000618 <__aeabi_fsub>:
 8000618:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800061c <__addsf3>:
 800061c:	0042      	lsls	r2, r0, #1
 800061e:	bf1f      	itttt	ne
 8000620:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000624:	ea92 0f03 	teqne	r2, r3
 8000628:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800062c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000630:	d06a      	beq.n	8000708 <__addsf3+0xec>
 8000632:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000636:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800063a:	bfc1      	itttt	gt
 800063c:	18d2      	addgt	r2, r2, r3
 800063e:	4041      	eorgt	r1, r0
 8000640:	4048      	eorgt	r0, r1
 8000642:	4041      	eorgt	r1, r0
 8000644:	bfb8      	it	lt
 8000646:	425b      	neglt	r3, r3
 8000648:	2b19      	cmp	r3, #25
 800064a:	bf88      	it	hi
 800064c:	4770      	bxhi	lr
 800064e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000652:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000656:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800065a:	bf18      	it	ne
 800065c:	4240      	negne	r0, r0
 800065e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000662:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000666:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800066a:	bf18      	it	ne
 800066c:	4249      	negne	r1, r1
 800066e:	ea92 0f03 	teq	r2, r3
 8000672:	d03f      	beq.n	80006f4 <__addsf3+0xd8>
 8000674:	f1a2 0201 	sub.w	r2, r2, #1
 8000678:	fa41 fc03 	asr.w	ip, r1, r3
 800067c:	eb10 000c 	adds.w	r0, r0, ip
 8000680:	f1c3 0320 	rsb	r3, r3, #32
 8000684:	fa01 f103 	lsl.w	r1, r1, r3
 8000688:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800068c:	d502      	bpl.n	8000694 <__addsf3+0x78>
 800068e:	4249      	negs	r1, r1
 8000690:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000694:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000698:	d313      	bcc.n	80006c2 <__addsf3+0xa6>
 800069a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800069e:	d306      	bcc.n	80006ae <__addsf3+0x92>
 80006a0:	0840      	lsrs	r0, r0, #1
 80006a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006a6:	f102 0201 	add.w	r2, r2, #1
 80006aa:	2afe      	cmp	r2, #254	; 0xfe
 80006ac:	d251      	bcs.n	8000752 <__addsf3+0x136>
 80006ae:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80006b2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80006b6:	bf08      	it	eq
 80006b8:	f020 0001 	biceq.w	r0, r0, #1
 80006bc:	ea40 0003 	orr.w	r0, r0, r3
 80006c0:	4770      	bx	lr
 80006c2:	0049      	lsls	r1, r1, #1
 80006c4:	eb40 0000 	adc.w	r0, r0, r0
 80006c8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80006cc:	f1a2 0201 	sub.w	r2, r2, #1
 80006d0:	d1ed      	bne.n	80006ae <__addsf3+0x92>
 80006d2:	fab0 fc80 	clz	ip, r0
 80006d6:	f1ac 0c08 	sub.w	ip, ip, #8
 80006da:	ebb2 020c 	subs.w	r2, r2, ip
 80006de:	fa00 f00c 	lsl.w	r0, r0, ip
 80006e2:	bfaa      	itet	ge
 80006e4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80006e8:	4252      	neglt	r2, r2
 80006ea:	4318      	orrge	r0, r3
 80006ec:	bfbc      	itt	lt
 80006ee:	40d0      	lsrlt	r0, r2
 80006f0:	4318      	orrlt	r0, r3
 80006f2:	4770      	bx	lr
 80006f4:	f092 0f00 	teq	r2, #0
 80006f8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80006fc:	bf06      	itte	eq
 80006fe:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000702:	3201      	addeq	r2, #1
 8000704:	3b01      	subne	r3, #1
 8000706:	e7b5      	b.n	8000674 <__addsf3+0x58>
 8000708:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800070c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000710:	bf18      	it	ne
 8000712:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000716:	d021      	beq.n	800075c <__addsf3+0x140>
 8000718:	ea92 0f03 	teq	r2, r3
 800071c:	d004      	beq.n	8000728 <__addsf3+0x10c>
 800071e:	f092 0f00 	teq	r2, #0
 8000722:	bf08      	it	eq
 8000724:	4608      	moveq	r0, r1
 8000726:	4770      	bx	lr
 8000728:	ea90 0f01 	teq	r0, r1
 800072c:	bf1c      	itt	ne
 800072e:	2000      	movne	r0, #0
 8000730:	4770      	bxne	lr
 8000732:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000736:	d104      	bne.n	8000742 <__addsf3+0x126>
 8000738:	0040      	lsls	r0, r0, #1
 800073a:	bf28      	it	cs
 800073c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000740:	4770      	bx	lr
 8000742:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000746:	bf3c      	itt	cc
 8000748:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800074c:	4770      	bxcc	lr
 800074e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000752:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000756:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800075a:	4770      	bx	lr
 800075c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000760:	bf16      	itet	ne
 8000762:	4608      	movne	r0, r1
 8000764:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000768:	4601      	movne	r1, r0
 800076a:	0242      	lsls	r2, r0, #9
 800076c:	bf06      	itte	eq
 800076e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000772:	ea90 0f01 	teqeq	r0, r1
 8000776:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800077a:	4770      	bx	lr

0800077c <__aeabi_ui2f>:
 800077c:	f04f 0300 	mov.w	r3, #0
 8000780:	e004      	b.n	800078c <__aeabi_i2f+0x8>
 8000782:	bf00      	nop

08000784 <__aeabi_i2f>:
 8000784:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000788:	bf48      	it	mi
 800078a:	4240      	negmi	r0, r0
 800078c:	ea5f 0c00 	movs.w	ip, r0
 8000790:	bf08      	it	eq
 8000792:	4770      	bxeq	lr
 8000794:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000798:	4601      	mov	r1, r0
 800079a:	f04f 0000 	mov.w	r0, #0
 800079e:	e01c      	b.n	80007da <__aeabi_l2f+0x2a>

080007a0 <__aeabi_ul2f>:
 80007a0:	ea50 0201 	orrs.w	r2, r0, r1
 80007a4:	bf08      	it	eq
 80007a6:	4770      	bxeq	lr
 80007a8:	f04f 0300 	mov.w	r3, #0
 80007ac:	e00a      	b.n	80007c4 <__aeabi_l2f+0x14>
 80007ae:	bf00      	nop

080007b0 <__aeabi_l2f>:
 80007b0:	ea50 0201 	orrs.w	r2, r0, r1
 80007b4:	bf08      	it	eq
 80007b6:	4770      	bxeq	lr
 80007b8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80007bc:	d502      	bpl.n	80007c4 <__aeabi_l2f+0x14>
 80007be:	4240      	negs	r0, r0
 80007c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007c4:	ea5f 0c01 	movs.w	ip, r1
 80007c8:	bf02      	ittt	eq
 80007ca:	4684      	moveq	ip, r0
 80007cc:	4601      	moveq	r1, r0
 80007ce:	2000      	moveq	r0, #0
 80007d0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80007d4:	bf08      	it	eq
 80007d6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80007da:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80007de:	fabc f28c 	clz	r2, ip
 80007e2:	3a08      	subs	r2, #8
 80007e4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80007e8:	db10      	blt.n	800080c <__aeabi_l2f+0x5c>
 80007ea:	fa01 fc02 	lsl.w	ip, r1, r2
 80007ee:	4463      	add	r3, ip
 80007f0:	fa00 fc02 	lsl.w	ip, r0, r2
 80007f4:	f1c2 0220 	rsb	r2, r2, #32
 80007f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80007fc:	fa20 f202 	lsr.w	r2, r0, r2
 8000800:	eb43 0002 	adc.w	r0, r3, r2
 8000804:	bf08      	it	eq
 8000806:	f020 0001 	biceq.w	r0, r0, #1
 800080a:	4770      	bx	lr
 800080c:	f102 0220 	add.w	r2, r2, #32
 8000810:	fa01 fc02 	lsl.w	ip, r1, r2
 8000814:	f1c2 0220 	rsb	r2, r2, #32
 8000818:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800081c:	fa21 f202 	lsr.w	r2, r1, r2
 8000820:	eb43 0002 	adc.w	r0, r3, r2
 8000824:	bf08      	it	eq
 8000826:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800082a:	4770      	bx	lr

0800082c <__aeabi_fmul>:
 800082c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000830:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000834:	bf1e      	ittt	ne
 8000836:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800083a:	ea92 0f0c 	teqne	r2, ip
 800083e:	ea93 0f0c 	teqne	r3, ip
 8000842:	d06f      	beq.n	8000924 <__aeabi_fmul+0xf8>
 8000844:	441a      	add	r2, r3
 8000846:	ea80 0c01 	eor.w	ip, r0, r1
 800084a:	0240      	lsls	r0, r0, #9
 800084c:	bf18      	it	ne
 800084e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000852:	d01e      	beq.n	8000892 <__aeabi_fmul+0x66>
 8000854:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000858:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800085c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000860:	fba0 3101 	umull	r3, r1, r0, r1
 8000864:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000868:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800086c:	bf3e      	ittt	cc
 800086e:	0049      	lslcc	r1, r1, #1
 8000870:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000874:	005b      	lslcc	r3, r3, #1
 8000876:	ea40 0001 	orr.w	r0, r0, r1
 800087a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800087e:	2afd      	cmp	r2, #253	; 0xfd
 8000880:	d81d      	bhi.n	80008be <__aeabi_fmul+0x92>
 8000882:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000886:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800088a:	bf08      	it	eq
 800088c:	f020 0001 	biceq.w	r0, r0, #1
 8000890:	4770      	bx	lr
 8000892:	f090 0f00 	teq	r0, #0
 8000896:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800089a:	bf08      	it	eq
 800089c:	0249      	lsleq	r1, r1, #9
 800089e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008a2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008a6:	3a7f      	subs	r2, #127	; 0x7f
 80008a8:	bfc2      	ittt	gt
 80008aa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80008ae:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80008b2:	4770      	bxgt	lr
 80008b4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008b8:	f04f 0300 	mov.w	r3, #0
 80008bc:	3a01      	subs	r2, #1
 80008be:	dc5d      	bgt.n	800097c <__aeabi_fmul+0x150>
 80008c0:	f112 0f19 	cmn.w	r2, #25
 80008c4:	bfdc      	itt	le
 80008c6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80008ca:	4770      	bxle	lr
 80008cc:	f1c2 0200 	rsb	r2, r2, #0
 80008d0:	0041      	lsls	r1, r0, #1
 80008d2:	fa21 f102 	lsr.w	r1, r1, r2
 80008d6:	f1c2 0220 	rsb	r2, r2, #32
 80008da:	fa00 fc02 	lsl.w	ip, r0, r2
 80008de:	ea5f 0031 	movs.w	r0, r1, rrx
 80008e2:	f140 0000 	adc.w	r0, r0, #0
 80008e6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80008ea:	bf08      	it	eq
 80008ec:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80008f0:	4770      	bx	lr
 80008f2:	f092 0f00 	teq	r2, #0
 80008f6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80008fa:	bf02      	ittt	eq
 80008fc:	0040      	lsleq	r0, r0, #1
 80008fe:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000902:	3a01      	subeq	r2, #1
 8000904:	d0f9      	beq.n	80008fa <__aeabi_fmul+0xce>
 8000906:	ea40 000c 	orr.w	r0, r0, ip
 800090a:	f093 0f00 	teq	r3, #0
 800090e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000912:	bf02      	ittt	eq
 8000914:	0049      	lsleq	r1, r1, #1
 8000916:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800091a:	3b01      	subeq	r3, #1
 800091c:	d0f9      	beq.n	8000912 <__aeabi_fmul+0xe6>
 800091e:	ea41 010c 	orr.w	r1, r1, ip
 8000922:	e78f      	b.n	8000844 <__aeabi_fmul+0x18>
 8000924:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000928:	ea92 0f0c 	teq	r2, ip
 800092c:	bf18      	it	ne
 800092e:	ea93 0f0c 	teqne	r3, ip
 8000932:	d00a      	beq.n	800094a <__aeabi_fmul+0x11e>
 8000934:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000938:	bf18      	it	ne
 800093a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800093e:	d1d8      	bne.n	80008f2 <__aeabi_fmul+0xc6>
 8000940:	ea80 0001 	eor.w	r0, r0, r1
 8000944:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000948:	4770      	bx	lr
 800094a:	f090 0f00 	teq	r0, #0
 800094e:	bf17      	itett	ne
 8000950:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000954:	4608      	moveq	r0, r1
 8000956:	f091 0f00 	teqne	r1, #0
 800095a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800095e:	d014      	beq.n	800098a <__aeabi_fmul+0x15e>
 8000960:	ea92 0f0c 	teq	r2, ip
 8000964:	d101      	bne.n	800096a <__aeabi_fmul+0x13e>
 8000966:	0242      	lsls	r2, r0, #9
 8000968:	d10f      	bne.n	800098a <__aeabi_fmul+0x15e>
 800096a:	ea93 0f0c 	teq	r3, ip
 800096e:	d103      	bne.n	8000978 <__aeabi_fmul+0x14c>
 8000970:	024b      	lsls	r3, r1, #9
 8000972:	bf18      	it	ne
 8000974:	4608      	movne	r0, r1
 8000976:	d108      	bne.n	800098a <__aeabi_fmul+0x15e>
 8000978:	ea80 0001 	eor.w	r0, r0, r1
 800097c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000980:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000984:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000988:	4770      	bx	lr
 800098a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800098e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000992:	4770      	bx	lr

08000994 <__aeabi_fdiv>:
 8000994:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000998:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800099c:	bf1e      	ittt	ne
 800099e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009a2:	ea92 0f0c 	teqne	r2, ip
 80009a6:	ea93 0f0c 	teqne	r3, ip
 80009aa:	d069      	beq.n	8000a80 <__aeabi_fdiv+0xec>
 80009ac:	eba2 0203 	sub.w	r2, r2, r3
 80009b0:	ea80 0c01 	eor.w	ip, r0, r1
 80009b4:	0249      	lsls	r1, r1, #9
 80009b6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80009ba:	d037      	beq.n	8000a2c <__aeabi_fdiv+0x98>
 80009bc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80009c0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80009c4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80009c8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80009cc:	428b      	cmp	r3, r1
 80009ce:	bf38      	it	cc
 80009d0:	005b      	lslcc	r3, r3, #1
 80009d2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80009d6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80009da:	428b      	cmp	r3, r1
 80009dc:	bf24      	itt	cs
 80009de:	1a5b      	subcs	r3, r3, r1
 80009e0:	ea40 000c 	orrcs.w	r0, r0, ip
 80009e4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80009e8:	bf24      	itt	cs
 80009ea:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80009ee:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009f2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80009f6:	bf24      	itt	cs
 80009f8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80009fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a00:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a04:	bf24      	itt	cs
 8000a06:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a0a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a0e:	011b      	lsls	r3, r3, #4
 8000a10:	bf18      	it	ne
 8000a12:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a16:	d1e0      	bne.n	80009da <__aeabi_fdiv+0x46>
 8000a18:	2afd      	cmp	r2, #253	; 0xfd
 8000a1a:	f63f af50 	bhi.w	80008be <__aeabi_fmul+0x92>
 8000a1e:	428b      	cmp	r3, r1
 8000a20:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a24:	bf08      	it	eq
 8000a26:	f020 0001 	biceq.w	r0, r0, #1
 8000a2a:	4770      	bx	lr
 8000a2c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a30:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a34:	327f      	adds	r2, #127	; 0x7f
 8000a36:	bfc2      	ittt	gt
 8000a38:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a3c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a40:	4770      	bxgt	lr
 8000a42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a46:	f04f 0300 	mov.w	r3, #0
 8000a4a:	3a01      	subs	r2, #1
 8000a4c:	e737      	b.n	80008be <__aeabi_fmul+0x92>
 8000a4e:	f092 0f00 	teq	r2, #0
 8000a52:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000a56:	bf02      	ittt	eq
 8000a58:	0040      	lsleq	r0, r0, #1
 8000a5a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000a5e:	3a01      	subeq	r2, #1
 8000a60:	d0f9      	beq.n	8000a56 <__aeabi_fdiv+0xc2>
 8000a62:	ea40 000c 	orr.w	r0, r0, ip
 8000a66:	f093 0f00 	teq	r3, #0
 8000a6a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a6e:	bf02      	ittt	eq
 8000a70:	0049      	lsleq	r1, r1, #1
 8000a72:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a76:	3b01      	subeq	r3, #1
 8000a78:	d0f9      	beq.n	8000a6e <__aeabi_fdiv+0xda>
 8000a7a:	ea41 010c 	orr.w	r1, r1, ip
 8000a7e:	e795      	b.n	80009ac <__aeabi_fdiv+0x18>
 8000a80:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a84:	ea92 0f0c 	teq	r2, ip
 8000a88:	d108      	bne.n	8000a9c <__aeabi_fdiv+0x108>
 8000a8a:	0242      	lsls	r2, r0, #9
 8000a8c:	f47f af7d 	bne.w	800098a <__aeabi_fmul+0x15e>
 8000a90:	ea93 0f0c 	teq	r3, ip
 8000a94:	f47f af70 	bne.w	8000978 <__aeabi_fmul+0x14c>
 8000a98:	4608      	mov	r0, r1
 8000a9a:	e776      	b.n	800098a <__aeabi_fmul+0x15e>
 8000a9c:	ea93 0f0c 	teq	r3, ip
 8000aa0:	d104      	bne.n	8000aac <__aeabi_fdiv+0x118>
 8000aa2:	024b      	lsls	r3, r1, #9
 8000aa4:	f43f af4c 	beq.w	8000940 <__aeabi_fmul+0x114>
 8000aa8:	4608      	mov	r0, r1
 8000aaa:	e76e      	b.n	800098a <__aeabi_fmul+0x15e>
 8000aac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ab0:	bf18      	it	ne
 8000ab2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ab6:	d1ca      	bne.n	8000a4e <__aeabi_fdiv+0xba>
 8000ab8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000abc:	f47f af5c 	bne.w	8000978 <__aeabi_fmul+0x14c>
 8000ac0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000ac4:	f47f af3c 	bne.w	8000940 <__aeabi_fmul+0x114>
 8000ac8:	e75f      	b.n	800098a <__aeabi_fmul+0x15e>
 8000aca:	bf00      	nop

08000acc <CANManager_Init>:
/* ---------------------------- */
/*       Global functions       */
/* ---------------------------- */

void CANManager_Init(CAN_HandleTypeDef* hcan)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
	_hcan = hcan;
 8000ad4:	4a03      	ldr	r2, [pc, #12]	; (8000ae4 <CANManager_Init+0x18>)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	6013      	str	r3, [r2, #0]
}
 8000ada:	bf00      	nop
 8000adc:	370c      	adds	r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bc80      	pop	{r7}
 8000ae2:	4770      	bx	lr
 8000ae4:	2000015c 	.word	0x2000015c

08000ae8 <CAN_ReceiveMsg>:

void CAN_ReceiveMsg(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
	HAL_CAN_GetRxMessage(_hcan, CAN_RX_FIFO0, &RxHeader, receive_buff);
 8000aec:	4b04      	ldr	r3, [pc, #16]	; (8000b00 <CAN_ReceiveMsg+0x18>)
 8000aee:	6818      	ldr	r0, [r3, #0]
 8000af0:	4b04      	ldr	r3, [pc, #16]	; (8000b04 <CAN_ReceiveMsg+0x1c>)
 8000af2:	4a05      	ldr	r2, [pc, #20]	; (8000b08 <CAN_ReceiveMsg+0x20>)
 8000af4:	2100      	movs	r1, #0
 8000af6:	f002 fc82 	bl	80033fe <HAL_CAN_GetRxMessage>
	  {
		  GearControl_SetControl(GEAR_ENABLE);
	  }
  }
#endif
}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	2000015c 	.word	0x2000015c
 8000b04:	20000120 	.word	0x20000120
 8000b08:	20000178 	.word	0x20000178

08000b0c <CAN_TransmitMsg>:

void CAN_TransmitMsg(uint8* data)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
	HAL_CAN_AddTxMessage(_hcan, &TxHeader, data, &TxMailbox);
 8000b14:	4b05      	ldr	r3, [pc, #20]	; (8000b2c <CAN_TransmitMsg+0x20>)
 8000b16:	6818      	ldr	r0, [r3, #0]
 8000b18:	4b05      	ldr	r3, [pc, #20]	; (8000b30 <CAN_TransmitMsg+0x24>)
 8000b1a:	687a      	ldr	r2, [r7, #4]
 8000b1c:	4905      	ldr	r1, [pc, #20]	; (8000b34 <CAN_TransmitMsg+0x28>)
 8000b1e:	f002 fb98 	bl	8003252 <HAL_CAN_AddTxMessage>
}
 8000b22:	bf00      	nop
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	2000015c 	.word	0x2000015c
 8000b30:	20000158 	.word	0x20000158
 8000b34:	20000160 	.word	0x20000160

08000b38 <CAN_Init>:

HAL_StatusTypeDef CAN_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = 0;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	71fb      	strb	r3, [r7, #7]

	TxHeader.DLC = 8; /* Data frame length */
 8000b42:	4b26      	ldr	r3, [pc, #152]	; (8000bdc <CAN_Init+0xa4>)
 8000b44:	2208      	movs	r2, #8
 8000b46:	611a      	str	r2, [r3, #16]
	TxHeader.IDE = CAN_ID_STD; /* Frame ID type (standard) */
 8000b48:	4b24      	ldr	r3, [pc, #144]	; (8000bdc <CAN_Init+0xa4>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA; /* Frame type */
 8000b4e:	4b23      	ldr	r3, [pc, #140]	; (8000bdc <CAN_Init+0xa4>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	60da      	str	r2, [r3, #12]
	TxHeader.StdId = 1; /* standard ID, od 0 do 0x7FF */
 8000b54:	4b21      	ldr	r3, [pc, #132]	; (8000bdc <CAN_Init+0xa4>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	601a      	str	r2, [r3, #0]

	filterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000b5a:	4b21      	ldr	r3, [pc, #132]	; (8000be0 <CAN_Init+0xa8>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	611a      	str	r2, [r3, #16]
	filterconfig.FilterIdHigh = 0x4;
 8000b60:	4b1f      	ldr	r3, [pc, #124]	; (8000be0 <CAN_Init+0xa8>)
 8000b62:	2204      	movs	r2, #4
 8000b64:	601a      	str	r2, [r3, #0]
	filterconfig.FilterIdLow = 0x0000;
 8000b66:	4b1e      	ldr	r3, [pc, #120]	; (8000be0 <CAN_Init+0xa8>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	605a      	str	r2, [r3, #4]
	filterconfig.FilterMaskIdHigh = 0x4;
 8000b6c:	4b1c      	ldr	r3, [pc, #112]	; (8000be0 <CAN_Init+0xa8>)
 8000b6e:	2204      	movs	r2, #4
 8000b70:	609a      	str	r2, [r3, #8]
	filterconfig.FilterMaskIdLow = 0x0000;
 8000b72:	4b1b      	ldr	r3, [pc, #108]	; (8000be0 <CAN_Init+0xa8>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	60da      	str	r2, [r3, #12]
	filterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000b78:	4b19      	ldr	r3, [pc, #100]	; (8000be0 <CAN_Init+0xa8>)
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	61da      	str	r2, [r3, #28]
	filterconfig.FilterBank = 0;
 8000b7e:	4b18      	ldr	r3, [pc, #96]	; (8000be0 <CAN_Init+0xa8>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	615a      	str	r2, [r3, #20]
	filterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000b84:	4b16      	ldr	r3, [pc, #88]	; (8000be0 <CAN_Init+0xa8>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	619a      	str	r2, [r3, #24]
	filterconfig.FilterActivation = ENABLE;
 8000b8a:	4b15      	ldr	r3, [pc, #84]	; (8000be0 <CAN_Init+0xa8>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	621a      	str	r2, [r3, #32]

	status |= HAL_CAN_ConfigFilter(_hcan, &filterconfig);
 8000b90:	4b14      	ldr	r3, [pc, #80]	; (8000be4 <CAN_Init+0xac>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4912      	ldr	r1, [pc, #72]	; (8000be0 <CAN_Init+0xa8>)
 8000b96:	4618      	mov	r0, r3
 8000b98:	f002 fa4e 	bl	8003038 <HAL_CAN_ConfigFilter>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	79fb      	ldrb	r3, [r7, #7]
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	71fb      	strb	r3, [r7, #7]
	status |= HAL_CAN_Start(_hcan);
 8000ba6:	4b0f      	ldr	r3, [pc, #60]	; (8000be4 <CAN_Init+0xac>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4618      	mov	r0, r3
 8000bac:	f002 fb0d 	bl	80031ca <HAL_CAN_Start>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	71fb      	strb	r3, [r7, #7]
	status |= HAL_CAN_ActivateNotification(_hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000bba:	4b0a      	ldr	r3, [pc, #40]	; (8000be4 <CAN_Init+0xac>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	2102      	movs	r1, #2
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f002 fd2d 	bl	8003620 <HAL_CAN_ActivateNotification>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	461a      	mov	r2, r3
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	71fb      	strb	r3, [r7, #7]

	return status;
 8000bd0:	79fb      	ldrb	r3, [r7, #7]
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	20000160 	.word	0x20000160
 8000be0:	20000128 	.word	0x20000128
 8000be4:	2000015c 	.word	0x2000015c

08000be8 <Encoder_AvgSamples>:
/* ---------------------------- */
/*       Static functions       */
/* ---------------------------- */

static uint16 Encoder_AvgSamples(uint16 new_sample)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	80fb      	strh	r3, [r7, #6]
	uint16 avg = 0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	81fb      	strh	r3, [r7, #14]
	uint16 sample = 0;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	81bb      	strh	r3, [r7, #12]

	/* Queue new sample in FIFO */
	for(sample = 3; sample > 0U; --sample)
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	81bb      	strh	r3, [r7, #12]
 8000bfe:	e012      	b.n	8000c26 <Encoder_AvgSamples+0x3e>
	{
		posBuff[sample] = posBuff[sample - 1];
 8000c00:	89bb      	ldrh	r3, [r7, #12]
 8000c02:	89ba      	ldrh	r2, [r7, #12]
 8000c04:	3a01      	subs	r2, #1
 8000c06:	4911      	ldr	r1, [pc, #68]	; (8000c4c <Encoder_AvgSamples+0x64>)
 8000c08:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8000c0c:	4a0f      	ldr	r2, [pc, #60]	; (8000c4c <Encoder_AvgSamples+0x64>)
 8000c0e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		avg = (uint16)(avg + posBuff[sample]);
 8000c12:	89bb      	ldrh	r3, [r7, #12]
 8000c14:	4a0d      	ldr	r2, [pc, #52]	; (8000c4c <Encoder_AvgSamples+0x64>)
 8000c16:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000c1a:	89fb      	ldrh	r3, [r7, #14]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	81fb      	strh	r3, [r7, #14]
	for(sample = 3; sample > 0U; --sample)
 8000c20:	89bb      	ldrh	r3, [r7, #12]
 8000c22:	3b01      	subs	r3, #1
 8000c24:	81bb      	strh	r3, [r7, #12]
 8000c26:	89bb      	ldrh	r3, [r7, #12]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d1e9      	bne.n	8000c00 <Encoder_AvgSamples+0x18>
	}
	posBuff[0] = new_sample;
 8000c2c:	4a07      	ldr	r2, [pc, #28]	; (8000c4c <Encoder_AvgSamples+0x64>)
 8000c2e:	88fb      	ldrh	r3, [r7, #6]
 8000c30:	8013      	strh	r3, [r2, #0]
	avg += new_sample;
 8000c32:	89fa      	ldrh	r2, [r7, #14]
 8000c34:	88fb      	ldrh	r3, [r7, #6]
 8000c36:	4413      	add	r3, r2
 8000c38:	81fb      	strh	r3, [r7, #14]
	avg /= 4U;
 8000c3a:	89fb      	ldrh	r3, [r7, #14]
 8000c3c:	089b      	lsrs	r3, r3, #2
 8000c3e:	81fb      	strh	r3, [r7, #14]

	return avg;
 8000c40:	89fb      	ldrh	r3, [r7, #14]
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3714      	adds	r7, #20
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bc80      	pop	{r7}
 8000c4a:	4770      	bx	lr
 8000c4c:	2000009c 	.word	0x2000009c

08000c50 <Encoder_Read>:

static uint16 Encoder_Read(void)
{
 8000c50:	b590      	push	{r4, r7, lr}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
	uint16 pos = 0;
 8000c56:	2300      	movs	r3, #0
 8000c58:	80fb      	strh	r3, [r7, #6]
	uint8 i = 0;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	717b      	strb	r3, [r7, #5]

	HAL_GPIO_WritePin(GPIOA, ABS_CS_Pin, GPIO_PIN_SET);
 8000c5e:	2201      	movs	r2, #1
 8000c60:	2120      	movs	r1, #32
 8000c62:	4830      	ldr	r0, [pc, #192]	; (8000d24 <Encoder_Read+0xd4>)
 8000c64:	f003 fb9f 	bl	80043a6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, ABS_CS_Pin, GPIO_PIN_RESET);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2120      	movs	r1, #32
 8000c6c:	482d      	ldr	r0, [pc, #180]	; (8000d24 <Encoder_Read+0xd4>)
 8000c6e:	f003 fb9a 	bl	80043a6 <HAL_GPIO_WritePin>

	for(i = 0; i < ANGULAR_POS_DATA_BITS; ++i)
 8000c72:	2300      	movs	r3, #0
 8000c74:	717b      	strb	r3, [r7, #5]
 8000c76:	e01b      	b.n	8000cb0 <Encoder_Read+0x60>
	{
		HAL_GPIO_WritePin(GPIOA, ABS_CLK_Pin, GPIO_PIN_RESET);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2108      	movs	r1, #8
 8000c7c:	4829      	ldr	r0, [pc, #164]	; (8000d24 <Encoder_Read+0xd4>)
 8000c7e:	f003 fb92 	bl	80043a6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, ABS_CLK_Pin, GPIO_PIN_SET);
 8000c82:	2201      	movs	r2, #1
 8000c84:	2108      	movs	r1, #8
 8000c86:	4827      	ldr	r0, [pc, #156]	; (8000d24 <Encoder_Read+0xd4>)
 8000c88:	f003 fb8d 	bl	80043a6 <HAL_GPIO_WritePin>

		pos |= (uint16)(HAL_GPIO_ReadPin(GPIOA, ABS_DO_Pin) << (10u - (i + 1u)));
 8000c8c:	2180      	movs	r1, #128	; 0x80
 8000c8e:	4825      	ldr	r0, [pc, #148]	; (8000d24 <Encoder_Read+0xd4>)
 8000c90:	f003 fb72 	bl	8004378 <HAL_GPIO_ReadPin>
 8000c94:	4603      	mov	r3, r0
 8000c96:	461a      	mov	r2, r3
 8000c98:	797b      	ldrb	r3, [r7, #5]
 8000c9a:	f1c3 0309 	rsb	r3, r3, #9
 8000c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca2:	b29a      	uxth	r2, r3
 8000ca4:	88fb      	ldrh	r3, [r7, #6]
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	80fb      	strh	r3, [r7, #6]
	for(i = 0; i < ANGULAR_POS_DATA_BITS; ++i)
 8000caa:	797b      	ldrb	r3, [r7, #5]
 8000cac:	3301      	adds	r3, #1
 8000cae:	717b      	strb	r3, [r7, #5]
 8000cb0:	797b      	ldrb	r3, [r7, #5]
 8000cb2:	2b09      	cmp	r3, #9
 8000cb4:	d9e0      	bls.n	8000c78 <Encoder_Read+0x28>
	}

	/* Status bits S1-S5 */
	for(i = 0; i < STATUS_BITS; ++i)
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	717b      	strb	r3, [r7, #5]
 8000cba:	e015      	b.n	8000ce8 <Encoder_Read+0x98>
	{
		HAL_GPIO_WritePin(GPIOA, ABS_CLK_Pin, GPIO_PIN_RESET);
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	2108      	movs	r1, #8
 8000cc0:	4818      	ldr	r0, [pc, #96]	; (8000d24 <Encoder_Read+0xd4>)
 8000cc2:	f003 fb70 	bl	80043a6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, ABS_CLK_Pin, GPIO_PIN_SET);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	2108      	movs	r1, #8
 8000cca:	4816      	ldr	r0, [pc, #88]	; (8000d24 <Encoder_Read+0xd4>)
 8000ccc:	f003 fb6b 	bl	80043a6 <HAL_GPIO_WritePin>

		status_bits[i] = (uint8)HAL_GPIO_ReadPin(GPIOA, ABS_DO_Pin);
 8000cd0:	797c      	ldrb	r4, [r7, #5]
 8000cd2:	2180      	movs	r1, #128	; 0x80
 8000cd4:	4813      	ldr	r0, [pc, #76]	; (8000d24 <Encoder_Read+0xd4>)
 8000cd6:	f003 fb4f 	bl	8004378 <HAL_GPIO_ReadPin>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	461a      	mov	r2, r3
 8000cde:	4b12      	ldr	r3, [pc, #72]	; (8000d28 <Encoder_Read+0xd8>)
 8000ce0:	551a      	strb	r2, [r3, r4]
	for(i = 0; i < STATUS_BITS; ++i)
 8000ce2:	797b      	ldrb	r3, [r7, #5]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	717b      	strb	r3, [r7, #5]
 8000ce8:	797b      	ldrb	r3, [r7, #5]
 8000cea:	2b03      	cmp	r3, #3
 8000cec:	d9e6      	bls.n	8000cbc <Encoder_Read+0x6c>
	}

	/* Parity bit P1 */
	HAL_GPIO_WritePin(GPIOA, ABS_CLK_Pin, GPIO_PIN_RESET);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2108      	movs	r1, #8
 8000cf2:	480c      	ldr	r0, [pc, #48]	; (8000d24 <Encoder_Read+0xd4>)
 8000cf4:	f003 fb57 	bl	80043a6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, ABS_CLK_Pin, GPIO_PIN_SET);
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	2108      	movs	r1, #8
 8000cfc:	4809      	ldr	r0, [pc, #36]	; (8000d24 <Encoder_Read+0xd4>)
 8000cfe:	f003 fb52 	bl	80043a6 <HAL_GPIO_WritePin>

	parity_bit |= (uint8)HAL_GPIO_ReadPin(GPIOA, ABS_DO_Pin);
 8000d02:	2180      	movs	r1, #128	; 0x80
 8000d04:	4807      	ldr	r0, [pc, #28]	; (8000d24 <Encoder_Read+0xd4>)
 8000d06:	f003 fb37 	bl	8004378 <HAL_GPIO_ReadPin>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	4b07      	ldr	r3, [pc, #28]	; (8000d2c <Encoder_Read+0xdc>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	4313      	orrs	r3, r2
 8000d14:	b2da      	uxtb	r2, r3
 8000d16:	4b05      	ldr	r3, [pc, #20]	; (8000d2c <Encoder_Read+0xdc>)
 8000d18:	701a      	strb	r2, [r3, #0]

	return pos;
 8000d1a:	88fb      	ldrh	r3, [r7, #6]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	370c      	adds	r7, #12
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd90      	pop	{r4, r7, pc}
 8000d24:	40010800 	.word	0x40010800
 8000d28:	20000098 	.word	0x20000098
 8000d2c:	200000a4 	.word	0x200000a4

08000d30 <Encoder_Init>:
/* ---------------------------- */
/*       Global functions       */
/* ---------------------------- */

boolean Encoder_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
	static uint8 samples_i = 0;
	boolean ret = 0;
 8000d36:	2300      	movs	r3, #0
 8000d38:	71fb      	strb	r3, [r7, #7]
	uint16 val = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	80bb      	strh	r3, [r7, #4]

	val = Encoder_Read();
 8000d3e:	f7ff ff87 	bl	8000c50 <Encoder_Read>
 8000d42:	4603      	mov	r3, r0
 8000d44:	80bb      	strh	r3, [r7, #4]

	if ((val > 0) && (val < 1024U))
 8000d46:	88bb      	ldrh	r3, [r7, #4]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d022      	beq.n	8000d92 <Encoder_Init+0x62>
 8000d4c:	88bb      	ldrh	r3, [r7, #4]
 8000d4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d52:	d21e      	bcs.n	8000d92 <Encoder_Init+0x62>
	{
		if (samples_i < 3)
 8000d54:	4b11      	ldr	r3, [pc, #68]	; (8000d9c <Encoder_Init+0x6c>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	2b02      	cmp	r3, #2
 8000d5a:	d80d      	bhi.n	8000d78 <Encoder_Init+0x48>
		{
			posBuff[samples_i] = val;
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	; (8000d9c <Encoder_Init+0x6c>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	4619      	mov	r1, r3
 8000d62:	4a0f      	ldr	r2, [pc, #60]	; (8000da0 <Encoder_Init+0x70>)
 8000d64:	88bb      	ldrh	r3, [r7, #4]
 8000d66:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
			++samples_i;
 8000d6a:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <Encoder_Init+0x6c>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	b2da      	uxtb	r2, r3
 8000d72:	4b0a      	ldr	r3, [pc, #40]	; (8000d9c <Encoder_Init+0x6c>)
 8000d74:	701a      	strb	r2, [r3, #0]
 8000d76:	e00c      	b.n	8000d92 <Encoder_Init+0x62>
		}
		else
		{
			start_pos = Encoder_AvgSamples(val);
 8000d78:	88bb      	ldrh	r3, [r7, #4]
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff ff34 	bl	8000be8 <Encoder_AvgSamples>
 8000d80:	4603      	mov	r3, r0
 8000d82:	461a      	mov	r2, r3
 8000d84:	4b07      	ldr	r3, [pc, #28]	; (8000da4 <Encoder_Init+0x74>)
 8000d86:	801a      	strh	r2, [r3, #0]
			samples_i = 0;
 8000d88:	4b04      	ldr	r3, [pc, #16]	; (8000d9c <Encoder_Init+0x6c>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	701a      	strb	r2, [r3, #0]
			ret = TRUE;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	71fb      	strb	r3, [r7, #7]
		}
	}

	return ret;
 8000d92:	79fb      	ldrb	r3, [r7, #7]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	200000a8 	.word	0x200000a8
 8000da0:	2000009c 	.word	0x2000009c
 8000da4:	200000a6 	.word	0x200000a6

08000da8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000dac:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000db0:	4905      	ldr	r1, [pc, #20]	; (8000dc8 <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000db2:	4b05      	ldr	r3, [pc, #20]	; (8000dc8 <__NVIC_SystemReset+0x20>)
 8000db4:	68db      	ldr	r3, [r3, #12]
 8000db6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000dba:	4b04      	ldr	r3, [pc, #16]	; (8000dcc <__NVIC_SystemReset+0x24>)
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	60cb      	str	r3, [r1, #12]
 8000dc0:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000dc4:	bf00      	nop
 8000dc6:	e7fd      	b.n	8000dc4 <__NVIC_SystemReset+0x1c>
 8000dc8:	e000ed00 	.word	0xe000ed00
 8000dcc:	05fa0004 	.word	0x05fa0004

08000dd0 <GearControl_WdgOff>:
/*       Static functions       */
/* ---------------------------- */

/* Reset WDG parameters */
static void GearControl_WdgOff(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
	GearHandler.wdgCnt = 0U;
 8000dd4:	4b04      	ldr	r3, [pc, #16]	; (8000de8 <GearControl_WdgOff+0x18>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	731a      	strb	r2, [r3, #12]
	GearHandler.wdgStatus = FALSE;
 8000dda:	4b03      	ldr	r3, [pc, #12]	; (8000de8 <GearControl_WdgOff+0x18>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	745a      	strb	r2, [r3, #17]
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bc80      	pop	{r7}
 8000de6:	4770      	bx	lr
 8000de8:	20000000 	.word	0x20000000

08000dec <GearState_Init>:

/* Gear state init handler */
static GearStates GearState_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
	static GearStates initGear = GEAR_INVALID;
	static InitStates initState = INIT_SERVO;
	static uint8 cnt = 0;
	GearStates nextState = GEAR_INIT;
 8000df2:	2300      	movs	r3, #0
 8000df4:	71fb      	strb	r3, [r7, #7]

	switch (initState)
 8000df6:	4b53      	ldr	r3, [pc, #332]	; (8000f44 <GearState_Init+0x158>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	2b04      	cmp	r3, #4
 8000dfc:	f200 8095 	bhi.w	8000f2a <GearState_Init+0x13e>
 8000e00:	a201      	add	r2, pc, #4	; (adr r2, 8000e08 <GearState_Init+0x1c>)
 8000e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e06:	bf00      	nop
 8000e08:	08000e1d 	.word	0x08000e1d
 8000e0c:	08000e2f 	.word	0x08000e2f
 8000e10:	08000e67 	.word	0x08000e67
 8000e14:	08000ea3 	.word	0x08000ea3
 8000e18:	08000f0b 	.word	0x08000f0b
	{
		case INIT_SERVO:
			GearControl_SetServoPos(SET_DEG, POS_DEG_DEFAULT, 0);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	215a      	movs	r1, #90	; 0x5a
 8000e20:	2004      	movs	r0, #4
 8000e22:	f000 fb77 	bl	8001514 <GearControl_SetServoPos>
			initState = INIT_CAN_BUS;
 8000e26:	4b47      	ldr	r3, [pc, #284]	; (8000f44 <GearState_Init+0x158>)
 8000e28:	2201      	movs	r2, #1
 8000e2a:	701a      	strb	r2, [r3, #0]
			break;
 8000e2c:	e084      	b.n	8000f38 <GearState_Init+0x14c>

		case INIT_CAN_BUS:
			++cnt;
 8000e2e:	4b46      	ldr	r3, [pc, #280]	; (8000f48 <GearState_Init+0x15c>)
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	3301      	adds	r3, #1
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	4b44      	ldr	r3, [pc, #272]	; (8000f48 <GearState_Init+0x15c>)
 8000e38:	701a      	strb	r2, [r3, #0]

			if (HAL_OK == CAN_Init())
 8000e3a:	f7ff fe7d 	bl	8000b38 <CAN_Init>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d103      	bne.n	8000e4c <GearState_Init+0x60>
			{
				#ifdef READ_ENCODER
					initState = INIT_ENCODER;
				#else
					initState = INIT_ADC;
 8000e44:	4b3f      	ldr	r3, [pc, #252]	; (8000f44 <GearState_Init+0x158>)
 8000e46:	2203      	movs	r2, #3
 8000e48:	701a      	strb	r2, [r3, #0]
					HAL_Delay(5000);
					cnt = 0;
					NVIC_SystemReset();
				}
			}
			break;
 8000e4a:	e070      	b.n	8000f2e <GearState_Init+0x142>
				if (cnt > INIT_ATTEMPTS)
 8000e4c:	4b3e      	ldr	r3, [pc, #248]	; (8000f48 <GearState_Init+0x15c>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2b0a      	cmp	r3, #10
 8000e52:	d96c      	bls.n	8000f2e <GearState_Init+0x142>
					HAL_Delay(5000);
 8000e54:	f241 3088 	movw	r0, #5000	; 0x1388
 8000e58:	f001 fc16 	bl	8002688 <HAL_Delay>
					cnt = 0;
 8000e5c:	4b3a      	ldr	r3, [pc, #232]	; (8000f48 <GearState_Init+0x15c>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	701a      	strb	r2, [r3, #0]
					NVIC_SystemReset();
 8000e62:	f7ff ffa1 	bl	8000da8 <__NVIC_SystemReset>

		case INIT_ENCODER:
			++cnt;
 8000e66:	4b38      	ldr	r3, [pc, #224]	; (8000f48 <GearState_Init+0x15c>)
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	b2da      	uxtb	r2, r3
 8000e6e:	4b36      	ldr	r3, [pc, #216]	; (8000f48 <GearState_Init+0x15c>)
 8000e70:	701a      	strb	r2, [r3, #0]
			if (cnt < INIT_ATTEMPTS)
 8000e72:	4b35      	ldr	r3, [pc, #212]	; (8000f48 <GearState_Init+0x15c>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	2b09      	cmp	r3, #9
 8000e78:	d80b      	bhi.n	8000e92 <GearState_Init+0xa6>
			{
				if (TRUE == Encoder_Init())
 8000e7a:	f7ff ff59 	bl	8000d30 <Encoder_Init>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d156      	bne.n	8000f32 <GearState_Init+0x146>
				{
					cnt = 0;
 8000e84:	4b30      	ldr	r3, [pc, #192]	; (8000f48 <GearState_Init+0x15c>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	701a      	strb	r2, [r3, #0]
					initState = INIT_ADC;
 8000e8a:	4b2e      	ldr	r3, [pc, #184]	; (8000f44 <GearState_Init+0x158>)
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	701a      	strb	r2, [r3, #0]
			{
				/* Error */
				GearControl_SetError(INIT_ENCODER_ERROR, TRUE);
				cnt = 0;
			}
			break;
 8000e90:	e04f      	b.n	8000f32 <GearState_Init+0x146>
				GearControl_SetError(INIT_ENCODER_ERROR, TRUE);
 8000e92:	2101      	movs	r1, #1
 8000e94:	2020      	movs	r0, #32
 8000e96:	f000 faeb 	bl	8001470 <GearControl_SetError>
				cnt = 0;
 8000e9a:	4b2b      	ldr	r3, [pc, #172]	; (8000f48 <GearState_Init+0x15c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	701a      	strb	r2, [r3, #0]
			break;
 8000ea0:	e047      	b.n	8000f32 <GearState_Init+0x146>


		case INIT_ADC:
			initGear = GearSensor_GetStateBySensorAdc(N_SAMPLES);
 8000ea2:	2004      	movs	r0, #4
 8000ea4:	f000 fc4e 	bl	8001744 <GearSensor_GetStateBySensorAdc>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	461a      	mov	r2, r3
 8000eac:	4b27      	ldr	r3, [pc, #156]	; (8000f4c <GearState_Init+0x160>)
 8000eae:	701a      	strb	r2, [r3, #0]

			if (GEAR_INVALID != initGear)
 8000eb0:	4b26      	ldr	r3, [pc, #152]	; (8000f4c <GearState_Init+0x160>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	2b09      	cmp	r3, #9
 8000eb6:	d011      	beq.n	8000edc <GearState_Init+0xf0>
			{
				GearHandler.prevGear = initGear;
 8000eb8:	4b24      	ldr	r3, [pc, #144]	; (8000f4c <GearState_Init+0x160>)
 8000eba:	781a      	ldrb	r2, [r3, #0]
 8000ebc:	4b24      	ldr	r3, [pc, #144]	; (8000f50 <GearState_Init+0x164>)
 8000ebe:	735a      	strb	r2, [r3, #13]
				can_data[0] = initGear;
 8000ec0:	4b22      	ldr	r3, [pc, #136]	; (8000f4c <GearState_Init+0x160>)
 8000ec2:	781a      	ldrb	r2, [r3, #0]
 8000ec4:	4b23      	ldr	r3, [pc, #140]	; (8000f54 <GearState_Init+0x168>)
 8000ec6:	701a      	strb	r2, [r3, #0]
				can_data[1] = COL_BLACK;
 8000ec8:	4b22      	ldr	r3, [pc, #136]	; (8000f54 <GearState_Init+0x168>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	705a      	strb	r2, [r3, #1]
				cnt = 0;
 8000ece:	4b1e      	ldr	r3, [pc, #120]	; (8000f48 <GearState_Init+0x15c>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	701a      	strb	r2, [r3, #0]
				initState = INIT_DONE;
 8000ed4:	4b1b      	ldr	r3, [pc, #108]	; (8000f44 <GearState_Init+0x158>)
 8000ed6:	2204      	movs	r2, #4
 8000ed8:	701a      	strb	r2, [r3, #0]
 8000eda:	e005      	b.n	8000ee8 <GearState_Init+0xfc>
			}
			else
			{
				++cnt;
 8000edc:	4b1a      	ldr	r3, [pc, #104]	; (8000f48 <GearState_Init+0x15c>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	b2da      	uxtb	r2, r3
 8000ee4:	4b18      	ldr	r3, [pc, #96]	; (8000f48 <GearState_Init+0x15c>)
 8000ee6:	701a      	strb	r2, [r3, #0]
			}

			if (cnt > INIT_ATTEMPTS)
 8000ee8:	4b17      	ldr	r3, [pc, #92]	; (8000f48 <GearState_Init+0x15c>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	2b0a      	cmp	r3, #10
 8000eee:	d922      	bls.n	8000f36 <GearState_Init+0x14a>
			{
				cnt = 0;
 8000ef0:	4b15      	ldr	r3, [pc, #84]	; (8000f48 <GearState_Init+0x15c>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]
				can_data[0] = 0;
 8000ef6:	4b17      	ldr	r3, [pc, #92]	; (8000f54 <GearState_Init+0x168>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	701a      	strb	r2, [r3, #0]
				can_data[1] = COL_ORANGE;
 8000efc:	4b15      	ldr	r3, [pc, #84]	; (8000f54 <GearState_Init+0x168>)
 8000efe:	2203      	movs	r2, #3
 8000f00:	705a      	strb	r2, [r3, #1]
				CAN_TransmitMsg(can_data);
 8000f02:	4814      	ldr	r0, [pc, #80]	; (8000f54 <GearState_Init+0x168>)
 8000f04:	f7ff fe02 	bl	8000b0c <CAN_TransmitMsg>
			}
			break;
 8000f08:	e015      	b.n	8000f36 <GearState_Init+0x14a>

		case INIT_DONE:
			CAN_TransmitMsg(can_data);
 8000f0a:	4812      	ldr	r0, [pc, #72]	; (8000f54 <GearState_Init+0x168>)
 8000f0c:	f7ff fdfe 	bl	8000b0c <CAN_TransmitMsg>
			nextState = initGear;
 8000f10:	4b0e      	ldr	r3, [pc, #56]	; (8000f4c <GearState_Init+0x160>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	71fb      	strb	r3, [r7, #7]
			initState = INIT_SERVO;
 8000f16:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <GearState_Init+0x158>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]
			initGear = GEAR_INVALID;
 8000f1c:	4b0b      	ldr	r3, [pc, #44]	; (8000f4c <GearState_Init+0x160>)
 8000f1e:	2209      	movs	r2, #9
 8000f20:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 8000f22:	4b09      	ldr	r3, [pc, #36]	; (8000f48 <GearState_Init+0x15c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	701a      	strb	r2, [r3, #0]
			break;
 8000f28:	e006      	b.n	8000f38 <GearState_Init+0x14c>

		default:
			break;
 8000f2a:	bf00      	nop
 8000f2c:	e004      	b.n	8000f38 <GearState_Init+0x14c>
			break;
 8000f2e:	bf00      	nop
 8000f30:	e002      	b.n	8000f38 <GearState_Init+0x14c>
			break;
 8000f32:	bf00      	nop
 8000f34:	e000      	b.n	8000f38 <GearState_Init+0x14c>
			break;
 8000f36:	bf00      	nop
	}

	return nextState;
 8000f38:	79fb      	ldrb	r3, [r7, #7]
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	200000b8 	.word	0x200000b8
 8000f48:	200000b9 	.word	0x200000b9
 8000f4c:	20000018 	.word	0x20000018
 8000f50:	20000000 	.word	0x20000000
 8000f54:	200000b0 	.word	0x200000b0

08000f58 <GearState_ValidateRequest>:

static inline uint8 GearState_ValidateRequest(uint8 request)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	4603      	mov	r3, r0
 8000f60:	71fb      	strb	r3, [r7, #7]
	uint8 ret = REQUEST_EMPTY;
 8000f62:	2300      	movs	r3, #0
 8000f64:	73fb      	strb	r3, [r7, #15]

	switch (GearHandler.state)
 8000f66:	4b1d      	ldr	r3, [pc, #116]	; (8000fdc <GearState_ValidateRequest+0x84>)
 8000f68:	7b9b      	ldrb	r3, [r3, #14]
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	3b01      	subs	r3, #1
 8000f6e:	2b06      	cmp	r3, #6
 8000f70:	d828      	bhi.n	8000fc4 <GearState_ValidateRequest+0x6c>
 8000f72:	a201      	add	r2, pc, #4	; (adr r2, 8000f78 <GearState_ValidateRequest+0x20>)
 8000f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f78:	08000f95 	.word	0x08000f95
 8000f7c:	08000fa7 	.word	0x08000fa7
 8000f80:	08000fa7 	.word	0x08000fa7
 8000f84:	08000fa7 	.word	0x08000fa7
 8000f88:	08000fa7 	.word	0x08000fa7
 8000f8c:	08000fa7 	.word	0x08000fa7
 8000f90:	08000fb9 	.word	0x08000fb9
	{
		case GEAR_1:
			if (REQUEST_SHIFT_UP == request)
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d102      	bne.n	8000fa0 <GearState_ValidateRequest+0x48>
			{
				ret = request;
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	73fb      	strb	r3, [r7, #15]
			}
			else
			{
				ret = REQUEST_SHIFT_N;
			}
			break;
 8000f9e:	e016      	b.n	8000fce <GearState_ValidateRequest+0x76>
				ret = REQUEST_SHIFT_N;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	73fb      	strb	r3, [r7, #15]
			break;
 8000fa4:	e013      	b.n	8000fce <GearState_ValidateRequest+0x76>
		case GEAR_N:
		case GEAR_2:
		case GEAR_3:
		case GEAR_4:
		case GEAR_5:
			if ((REQUEST_SHIFT_UP == request) ||
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d002      	beq.n	8000fb2 <GearState_ValidateRequest+0x5a>
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	2b02      	cmp	r3, #2
 8000fb0:	d10a      	bne.n	8000fc8 <GearState_ValidateRequest+0x70>
				(REQUEST_SHIFT_DOWN == request))
			{
				ret = request;
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8000fb6:	e007      	b.n	8000fc8 <GearState_ValidateRequest+0x70>

		case GEAR_6:
			if (REQUEST_SHIFT_DOWN == request)
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	2b02      	cmp	r3, #2
 8000fbc:	d106      	bne.n	8000fcc <GearState_ValidateRequest+0x74>
			{
				ret = request;
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8000fc2:	e003      	b.n	8000fcc <GearState_ValidateRequest+0x74>

		default:
			break;
 8000fc4:	bf00      	nop
 8000fc6:	e002      	b.n	8000fce <GearState_ValidateRequest+0x76>
			break;
 8000fc8:	bf00      	nop
 8000fca:	e000      	b.n	8000fce <GearState_ValidateRequest+0x76>
			break;
 8000fcc:	bf00      	nop
	}

	return ret;
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3714      	adds	r7, #20
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bc80      	pop	{r7}
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	20000000 	.word	0x20000000

08000fe0 <GearControl_RequestGearChange>:

static void GearControl_RequestGearChange(__IO uint8* request, GearStates* savedState)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	6039      	str	r1, [r7, #0]
	/* Valid request, change gear */
	switch (*request)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d004      	beq.n	8000ffe <GearControl_RequestGearChange+0x1e>
 8000ff4:	2b03      	cmp	r3, #3
 8000ff6:	d041      	beq.n	800107c <GearControl_RequestGearChange+0x9c>
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d020      	beq.n	800103e <GearControl_RequestGearChange+0x5e>
			GearControl_SetServoPos(SET_DEG, (POS_DEG_DEFAULT + DEG_1_TO_N), 0);
			*savedState = (GearStates)((uint8)GearHandler.state + 1U);
			break;

		default:
			break;
 8000ffc:	e04b      	b.n	8001096 <GearControl_RequestGearChange+0xb6>
			GearControl_SetServoPos(SET_DEG, (POS_DEG_DEFAULT - GearHandler.data->degreesDown), 0);
 8000ffe:	4b28      	ldr	r3, [pc, #160]	; (80010a0 <GearControl_RequestGearChange+0xc0>)
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	789b      	ldrb	r3, [r3, #2]
 8001004:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 8001008:	b2db      	uxtb	r3, r3
 800100a:	2200      	movs	r2, #0
 800100c:	4619      	mov	r1, r3
 800100e:	2004      	movs	r0, #4
 8001010:	f000 fa80 	bl	8001514 <GearControl_SetServoPos>
			if (GEAR_2 == GearHandler.state)
 8001014:	4b22      	ldr	r3, [pc, #136]	; (80010a0 <GearControl_RequestGearChange+0xc0>)
 8001016:	7b9b      	ldrb	r3, [r3, #14]
 8001018:	b2db      	uxtb	r3, r3
 800101a:	2b03      	cmp	r3, #3
 800101c:	d107      	bne.n	800102e <GearControl_RequestGearChange+0x4e>
				*savedState = (GearStates)((uint8)GearHandler.state - 2U);
 800101e:	4b20      	ldr	r3, [pc, #128]	; (80010a0 <GearControl_RequestGearChange+0xc0>)
 8001020:	7b9b      	ldrb	r3, [r3, #14]
 8001022:	b2db      	uxtb	r3, r3
 8001024:	3b02      	subs	r3, #2
 8001026:	b2da      	uxtb	r2, r3
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	701a      	strb	r2, [r3, #0]
			break;
 800102c:	e033      	b.n	8001096 <GearControl_RequestGearChange+0xb6>
				*savedState = (GearStates)((uint8)GearHandler.state - 1U);
 800102e:	4b1c      	ldr	r3, [pc, #112]	; (80010a0 <GearControl_RequestGearChange+0xc0>)
 8001030:	7b9b      	ldrb	r3, [r3, #14]
 8001032:	b2db      	uxtb	r3, r3
 8001034:	3b01      	subs	r3, #1
 8001036:	b2da      	uxtb	r2, r3
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	701a      	strb	r2, [r3, #0]
			break;
 800103c:	e02b      	b.n	8001096 <GearControl_RequestGearChange+0xb6>
			GearControl_SetServoPos(SET_DEG, (POS_DEG_DEFAULT + GearHandler.data->degreesUp), 0);
 800103e:	4b18      	ldr	r3, [pc, #96]	; (80010a0 <GearControl_RequestGearChange+0xc0>)
 8001040:	695b      	ldr	r3, [r3, #20]
 8001042:	785b      	ldrb	r3, [r3, #1]
 8001044:	335a      	adds	r3, #90	; 0x5a
 8001046:	b2db      	uxtb	r3, r3
 8001048:	2200      	movs	r2, #0
 800104a:	4619      	mov	r1, r3
 800104c:	2004      	movs	r0, #4
 800104e:	f000 fa61 	bl	8001514 <GearControl_SetServoPos>
			if (GEAR_1 == GearHandler.state)
 8001052:	4b13      	ldr	r3, [pc, #76]	; (80010a0 <GearControl_RequestGearChange+0xc0>)
 8001054:	7b9b      	ldrb	r3, [r3, #14]
 8001056:	b2db      	uxtb	r3, r3
 8001058:	2b01      	cmp	r3, #1
 800105a:	d107      	bne.n	800106c <GearControl_RequestGearChange+0x8c>
				*savedState = (GearStates)((uint8)GearHandler.state + 2U);
 800105c:	4b10      	ldr	r3, [pc, #64]	; (80010a0 <GearControl_RequestGearChange+0xc0>)
 800105e:	7b9b      	ldrb	r3, [r3, #14]
 8001060:	b2db      	uxtb	r3, r3
 8001062:	3302      	adds	r3, #2
 8001064:	b2da      	uxtb	r2, r3
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	701a      	strb	r2, [r3, #0]
			break;
 800106a:	e014      	b.n	8001096 <GearControl_RequestGearChange+0xb6>
				*savedState = (GearStates)((uint8)GearHandler.state + 1U);
 800106c:	4b0c      	ldr	r3, [pc, #48]	; (80010a0 <GearControl_RequestGearChange+0xc0>)
 800106e:	7b9b      	ldrb	r3, [r3, #14]
 8001070:	b2db      	uxtb	r3, r3
 8001072:	3301      	adds	r3, #1
 8001074:	b2da      	uxtb	r2, r3
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	701a      	strb	r2, [r3, #0]
			break;
 800107a:	e00c      	b.n	8001096 <GearControl_RequestGearChange+0xb6>
			GearControl_SetServoPos(SET_DEG, (POS_DEG_DEFAULT + DEG_1_TO_N), 0);
 800107c:	2200      	movs	r2, #0
 800107e:	217a      	movs	r1, #122	; 0x7a
 8001080:	2004      	movs	r0, #4
 8001082:	f000 fa47 	bl	8001514 <GearControl_SetServoPos>
			*savedState = (GearStates)((uint8)GearHandler.state + 1U);
 8001086:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <GearControl_RequestGearChange+0xc0>)
 8001088:	7b9b      	ldrb	r3, [r3, #14]
 800108a:	b2db      	uxtb	r3, r3
 800108c:	3301      	adds	r3, #1
 800108e:	b2da      	uxtb	r2, r3
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	701a      	strb	r2, [r3, #0]
			break;
 8001094:	bf00      	nop
	}
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000000 	.word	0x20000000

080010a4 <GearControl_PrepareCANMessage>:

/* CAN FRAME: */
/* 1 byte - gear */
/* 2 byte - status colour */
static boolean GearControl_PrepareCANMessage(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
	static uint8 prevGearMsg = 0;
	static uint8 prevColMsg = 0;
	static uint16 idle_ticks = 0;
	boolean send = FALSE;
 80010aa:	2300      	movs	r3, #0
 80010ac:	71fb      	strb	r3, [r7, #7]

	if (ShiftHandler.validation == VALIDATION_DONE)
 80010ae:	4b41      	ldr	r3, [pc, #260]	; (80011b4 <GearControl_PrepareCANMessage+0x110>)
 80010b0:	789b      	ldrb	r3, [r3, #2]
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d130      	bne.n	800111a <GearControl_PrepareCANMessage+0x76>
	{
		switch (GearHandler.GearSensState)
 80010b8:	4b3f      	ldr	r3, [pc, #252]	; (80011b8 <GearControl_PrepareCANMessage+0x114>)
 80010ba:	7c1b      	ldrb	r3, [r3, #16]
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d004      	beq.n	80010cc <GearControl_PrepareCANMessage+0x28>
 80010c2:	2b03      	cmp	r3, #3
 80010c4:	d01a      	beq.n	80010fc <GearControl_PrepareCANMessage+0x58>
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d00c      	beq.n	80010e4 <GearControl_PrepareCANMessage+0x40>
				can_data[1] = COL_RED;
				break;

			case GEAR_IDLE:
			default:
				break;
 80010ca:	e023      	b.n	8001114 <GearControl_PrepareCANMessage+0x70>
				ShiftHandler.validation = VALIDATION_END;
 80010cc:	4b39      	ldr	r3, [pc, #228]	; (80011b4 <GearControl_PrepareCANMessage+0x110>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	709a      	strb	r2, [r3, #2]
				can_data[0] = GearHandler.state;
 80010d2:	4b39      	ldr	r3, [pc, #228]	; (80011b8 <GearControl_PrepareCANMessage+0x114>)
 80010d4:	7b9b      	ldrb	r3, [r3, #14]
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	4b38      	ldr	r3, [pc, #224]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 80010da:	701a      	strb	r2, [r3, #0]
				can_data[1] = COL_GREEN;
 80010dc:	4b37      	ldr	r3, [pc, #220]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 80010de:	2201      	movs	r2, #1
 80010e0:	705a      	strb	r2, [r3, #1]
				break;
 80010e2:	e017      	b.n	8001114 <GearControl_PrepareCANMessage+0x70>
				ShiftHandler.validation = VALIDATION_POLL;
 80010e4:	4b33      	ldr	r3, [pc, #204]	; (80011b4 <GearControl_PrepareCANMessage+0x110>)
 80010e6:	2202      	movs	r2, #2
 80010e8:	709a      	strb	r2, [r3, #2]
				can_data[0] = GearHandler.prevGear;
 80010ea:	4b33      	ldr	r3, [pc, #204]	; (80011b8 <GearControl_PrepareCANMessage+0x114>)
 80010ec:	7b5b      	ldrb	r3, [r3, #13]
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	4b32      	ldr	r3, [pc, #200]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 80010f2:	701a      	strb	r2, [r3, #0]
				can_data[1] = COL_ORANGE;
 80010f4:	4b31      	ldr	r3, [pc, #196]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 80010f6:	2203      	movs	r2, #3
 80010f8:	705a      	strb	r2, [r3, #1]
				break;
 80010fa:	e00b      	b.n	8001114 <GearControl_PrepareCANMessage+0x70>
				ShiftHandler.validation = VALIDATION_END;
 80010fc:	4b2d      	ldr	r3, [pc, #180]	; (80011b4 <GearControl_PrepareCANMessage+0x110>)
 80010fe:	2200      	movs	r2, #0
 8001100:	709a      	strb	r2, [r3, #2]
				can_data[0] = GearHandler.state;
 8001102:	4b2d      	ldr	r3, [pc, #180]	; (80011b8 <GearControl_PrepareCANMessage+0x114>)
 8001104:	7b9b      	ldrb	r3, [r3, #14]
 8001106:	b2da      	uxtb	r2, r3
 8001108:	4b2c      	ldr	r3, [pc, #176]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 800110a:	701a      	strb	r2, [r3, #0]
				can_data[1] = COL_RED;
 800110c:	4b2b      	ldr	r3, [pc, #172]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 800110e:	2202      	movs	r2, #2
 8001110:	705a      	strb	r2, [r3, #1]
				break;
 8001112:	bf00      	nop
		}

		GearHandler.GearSensState = GEAR_IDLE;
 8001114:	4b28      	ldr	r3, [pc, #160]	; (80011b8 <GearControl_PrepareCANMessage+0x114>)
 8001116:	2200      	movs	r2, #0
 8001118:	741a      	strb	r2, [r3, #16]
	}

	/* Gear Change disabled, send grey status */
	if (FALSE == GearControl_IsActive())
 800111a:	f000 f8f1 	bl	8001300 <GearControl_IsActive>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d103      	bne.n	800112c <GearControl_PrepareCANMessage+0x88>
	{
		can_data[1] = COL_GREY;
 8001124:	4b25      	ldr	r3, [pc, #148]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 8001126:	2204      	movs	r2, #4
 8001128:	705a      	strb	r2, [r3, #1]
 800112a:	e009      	b.n	8001140 <GearControl_PrepareCANMessage+0x9c>
	}
	else
	{
		can_data[1] = (can_data[1] == COL_GREY) ? COL_BLACK : can_data[1];
 800112c:	4b23      	ldr	r3, [pc, #140]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 800112e:	785b      	ldrb	r3, [r3, #1]
 8001130:	2b04      	cmp	r3, #4
 8001132:	d002      	beq.n	800113a <GearControl_PrepareCANMessage+0x96>
 8001134:	4b21      	ldr	r3, [pc, #132]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 8001136:	785b      	ldrb	r3, [r3, #1]
 8001138:	e000      	b.n	800113c <GearControl_PrepareCANMessage+0x98>
 800113a:	2300      	movs	r3, #0
 800113c:	4a1f      	ldr	r2, [pc, #124]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 800113e:	7053      	strb	r3, [r2, #1]
	}

	if ((can_data[0] != prevGearMsg) || (can_data[1] != prevColMsg))
 8001140:	4b1e      	ldr	r3, [pc, #120]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 8001142:	781a      	ldrb	r2, [r3, #0]
 8001144:	4b1e      	ldr	r3, [pc, #120]	; (80011c0 <GearControl_PrepareCANMessage+0x11c>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	429a      	cmp	r2, r3
 800114a:	d105      	bne.n	8001158 <GearControl_PrepareCANMessage+0xb4>
 800114c:	4b1b      	ldr	r3, [pc, #108]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 800114e:	785a      	ldrb	r2, [r3, #1]
 8001150:	4b1c      	ldr	r3, [pc, #112]	; (80011c4 <GearControl_PrepareCANMessage+0x120>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	429a      	cmp	r2, r3
 8001156:	d005      	beq.n	8001164 <GearControl_PrepareCANMessage+0xc0>
	{
		send = TRUE;
 8001158:	2301      	movs	r3, #1
 800115a:	71fb      	strb	r3, [r7, #7]
		idle_ticks = 0;
 800115c:	4b1a      	ldr	r3, [pc, #104]	; (80011c8 <GearControl_PrepareCANMessage+0x124>)
 800115e:	2200      	movs	r2, #0
 8001160:	801a      	strh	r2, [r3, #0]
 8001162:	e019      	b.n	8001198 <GearControl_PrepareCANMessage+0xf4>
	}
	else
	{
		if ((++idle_ticks) > DELAY_720MS)
 8001164:	4b18      	ldr	r3, [pc, #96]	; (80011c8 <GearControl_PrepareCANMessage+0x124>)
 8001166:	881b      	ldrh	r3, [r3, #0]
 8001168:	3301      	adds	r3, #1
 800116a:	b29a      	uxth	r2, r3
 800116c:	4b16      	ldr	r3, [pc, #88]	; (80011c8 <GearControl_PrepareCANMessage+0x124>)
 800116e:	801a      	strh	r2, [r3, #0]
 8001170:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <GearControl_PrepareCANMessage+0x124>)
 8001172:	881b      	ldrh	r3, [r3, #0]
 8001174:	2bb4      	cmp	r3, #180	; 0xb4
 8001176:	d90f      	bls.n	8001198 <GearControl_PrepareCANMessage+0xf4>
		{
			/* Set colour to black after 1 second of inactivity */
			if ((can_data[1] != COL_ORANGE) &&
 8001178:	4b10      	ldr	r3, [pc, #64]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 800117a:	785b      	ldrb	r3, [r3, #1]
 800117c:	2b03      	cmp	r3, #3
 800117e:	d006      	beq.n	800118e <GearControl_PrepareCANMessage+0xea>
				(can_data[1] != COL_GREY))
 8001180:	4b0e      	ldr	r3, [pc, #56]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 8001182:	785b      	ldrb	r3, [r3, #1]
			if ((can_data[1] != COL_ORANGE) &&
 8001184:	2b04      	cmp	r3, #4
 8001186:	d002      	beq.n	800118e <GearControl_PrepareCANMessage+0xea>
			{
				can_data[1] = COL_BLACK;
 8001188:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 800118a:	2200      	movs	r2, #0
 800118c:	705a      	strb	r2, [r3, #1]
			}
			send = TRUE;
 800118e:	2301      	movs	r3, #1
 8001190:	71fb      	strb	r3, [r7, #7]
			idle_ticks = 0;
 8001192:	4b0d      	ldr	r3, [pc, #52]	; (80011c8 <GearControl_PrepareCANMessage+0x124>)
 8001194:	2200      	movs	r2, #0
 8001196:	801a      	strh	r2, [r3, #0]
		}
	}

	prevGearMsg = can_data[0];
 8001198:	4b08      	ldr	r3, [pc, #32]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 800119a:	781a      	ldrb	r2, [r3, #0]
 800119c:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <GearControl_PrepareCANMessage+0x11c>)
 800119e:	701a      	strb	r2, [r3, #0]
	prevColMsg = can_data[1];
 80011a0:	4b06      	ldr	r3, [pc, #24]	; (80011bc <GearControl_PrepareCANMessage+0x118>)
 80011a2:	785a      	ldrb	r2, [r3, #1]
 80011a4:	4b07      	ldr	r3, [pc, #28]	; (80011c4 <GearControl_PrepareCANMessage+0x120>)
 80011a6:	701a      	strb	r2, [r3, #0]

	return send;
 80011a8:	79fb      	ldrb	r3, [r7, #7]
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	200000ac 	.word	0x200000ac
 80011b8:	20000000 	.word	0x20000000
 80011bc:	200000b0 	.word	0x200000b0
 80011c0:	200000ba 	.word	0x200000ba
 80011c4:	200000bb 	.word	0x200000bb
 80011c8:	200000bc 	.word	0x200000bc

080011cc <GearStateHandler>:

/* Gear state handler, called every 4 ms */
static GearStates GearStateHandler(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	static GearStates savedState = GEAR_INVALID;
	static uint8 fuelCutDelay = 0U;
	GearStates nextState = GearHandler.state;
 80011d2:	4b3d      	ldr	r3, [pc, #244]	; (80012c8 <GearStateHandler+0xfc>)
 80011d4:	7b9b      	ldrb	r3, [r3, #14]
 80011d6:	71fb      	strb	r3, [r7, #7]

	switch (ShiftHandler.state)
 80011d8:	4b3c      	ldr	r3, [pc, #240]	; (80012cc <GearStateHandler+0x100>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	2b04      	cmp	r3, #4
 80011e0:	d868      	bhi.n	80012b4 <GearStateHandler+0xe8>
 80011e2:	a201      	add	r2, pc, #4	; (adr r2, 80011e8 <GearStateHandler+0x1c>)
 80011e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e8:	080011fd 	.word	0x080011fd
 80011ec:	08001205 	.word	0x08001205
 80011f0:	0800125d 	.word	0x0800125d
 80011f4:	080012b5 	.word	0x080012b5
 80011f8:	0800128d 	.word	0x0800128d
	{
		case SHIFT_INIT:
			ShiftHandler.state = SHIFT_IDLE;
 80011fc:	4b33      	ldr	r3, [pc, #204]	; (80012cc <GearStateHandler+0x100>)
 80011fe:	2201      	movs	r2, #1
 8001200:	701a      	strb	r2, [r3, #0]
			break;
 8001202:	e05c      	b.n	80012be <GearStateHandler+0xf2>

		case SHIFT_IDLE:
			if (ShiftHandler.request != REQUEST_EMPTY)
 8001204:	4b31      	ldr	r3, [pc, #196]	; (80012cc <GearStateHandler+0x100>)
 8001206:	785b      	ldrb	r3, [r3, #1]
 8001208:	b2db      	uxtb	r3, r3
 800120a:	2b00      	cmp	r3, #0
 800120c:	d01d      	beq.n	800124a <GearStateHandler+0x7e>
			{
				if (NULL != GearHandler.data)
 800120e:	4b2e      	ldr	r3, [pc, #184]	; (80012c8 <GearStateHandler+0xfc>)
 8001210:	695b      	ldr	r3, [r3, #20]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d050      	beq.n	80012b8 <GearStateHandler+0xec>
				{
					ShiftHandler.state = SHIFT_PRELOAD;
 8001216:	4b2d      	ldr	r3, [pc, #180]	; (80012cc <GearStateHandler+0x100>)
 8001218:	2202      	movs	r2, #2
 800121a:	701a      	strb	r2, [r3, #0]

					/* Save previous gear */
					GearHandler.prevGear = GearHandler.state;
 800121c:	4b2a      	ldr	r3, [pc, #168]	; (80012c8 <GearStateHandler+0xfc>)
 800121e:	7b9b      	ldrb	r3, [r3, #14]
 8001220:	b2da      	uxtb	r2, r3
 8001222:	4b29      	ldr	r3, [pc, #164]	; (80012c8 <GearStateHandler+0xfc>)
 8001224:	735a      	strb	r2, [r3, #13]

					/* Set servo to change position */
					GearControl_RequestGearChange(&ShiftHandler.request, &savedState);
 8001226:	492a      	ldr	r1, [pc, #168]	; (80012d0 <GearStateHandler+0x104>)
 8001228:	482a      	ldr	r0, [pc, #168]	; (80012d4 <GearStateHandler+0x108>)
 800122a:	f7ff fed9 	bl	8000fe0 <GearControl_RequestGearChange>

					/* Reset request and error, start WDG Timer */
					ShiftHandler.request = REQUEST_EMPTY;
 800122e:	4b27      	ldr	r3, [pc, #156]	; (80012cc <GearStateHandler+0x100>)
 8001230:	2200      	movs	r2, #0
 8001232:	705a      	strb	r2, [r3, #1]
					ShiftHandler.validation = VALIDATION_POLL;
 8001234:	4b25      	ldr	r3, [pc, #148]	; (80012cc <GearStateHandler+0x100>)
 8001236:	2202      	movs	r2, #2
 8001238:	709a      	strb	r2, [r3, #2]
					GearHandler.wdgStatus = TRUE;
 800123a:	4b23      	ldr	r3, [pc, #140]	; (80012c8 <GearStateHandler+0xfc>)
 800123c:	2201      	movs	r2, #1
 800123e:	745a      	strb	r2, [r3, #17]

					/* Clear flags */
					GearControl_SetError(GEAR_NOT_SHIFTED_ERROR | SHIFT_REQUEST_ERROR | TIMEOUT_ERROR, FALSE);
 8001240:	2100      	movs	r1, #0
 8001242:	2019      	movs	r0, #25
 8001244:	f000 f914 	bl	8001470 <GearControl_SetError>
				if (TRUE == GearControl_PrepareCANMessage())
				{
					CAN_TransmitMsg(can_data);
				}
			}
			break;
 8001248:	e036      	b.n	80012b8 <GearStateHandler+0xec>
				if (TRUE == GearControl_PrepareCANMessage())
 800124a:	f7ff ff2b 	bl	80010a4 <GearControl_PrepareCANMessage>
 800124e:	4603      	mov	r3, r0
 8001250:	2b01      	cmp	r3, #1
 8001252:	d131      	bne.n	80012b8 <GearStateHandler+0xec>
					CAN_TransmitMsg(can_data);
 8001254:	4820      	ldr	r0, [pc, #128]	; (80012d8 <GearStateHandler+0x10c>)
 8001256:	f7ff fc59 	bl	8000b0c <CAN_TransmitMsg>
			break;
 800125a:	e02d      	b.n	80012b8 <GearStateHandler+0xec>

		case SHIFT_PRELOAD:
			/* Wait for fuel cut */
			/* GEAR_CUT_DELAY * 4ms */
			if ((++fuelCutDelay) >= GEAR_CUT_DELAY)
 800125c:	4b1f      	ldr	r3, [pc, #124]	; (80012dc <GearStateHandler+0x110>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	3301      	adds	r3, #1
 8001262:	b2da      	uxtb	r2, r3
 8001264:	4b1d      	ldr	r3, [pc, #116]	; (80012dc <GearStateHandler+0x110>)
 8001266:	701a      	strb	r2, [r3, #0]
 8001268:	4b1c      	ldr	r3, [pc, #112]	; (80012dc <GearStateHandler+0x110>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2b03      	cmp	r3, #3
 800126e:	d925      	bls.n	80012bc <GearStateHandler+0xf0>
			{
				fuelCutDelay = 0U;
 8001270:	4b1a      	ldr	r3, [pc, #104]	; (80012dc <GearStateHandler+0x110>)
 8001272:	2200      	movs	r2, #0
 8001274:	701a      	strb	r2, [r3, #0]
				/* Trigger fuel cut */
				GearControl_FuelCutTrigger(ON);
 8001276:	2001      	movs	r0, #1
 8001278:	f000 f9e8 	bl	800164c <GearControl_FuelCutTrigger>

				GearHandler.nextState = savedState;
 800127c:	4b14      	ldr	r3, [pc, #80]	; (80012d0 <GearStateHandler+0x104>)
 800127e:	781a      	ldrb	r2, [r3, #0]
 8001280:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <GearStateHandler+0xfc>)
 8001282:	73da      	strb	r2, [r3, #15]
				ShiftHandler.state = SHIFT_EXEC;
 8001284:	4b11      	ldr	r3, [pc, #68]	; (80012cc <GearStateHandler+0x100>)
 8001286:	2203      	movs	r2, #3
 8001288:	701a      	strb	r2, [r3, #0]
			}
			break;
 800128a:	e017      	b.n	80012bc <GearStateHandler+0xf0>

		case SHIFT_DONE:
			GearControl_FuelCutTrigger(OFF);
 800128c:	2000      	movs	r0, #0
 800128e:	f000 f9dd 	bl	800164c <GearControl_FuelCutTrigger>
			GearHandler.nextState = GEAR_INVALID;
 8001292:	4b0d      	ldr	r3, [pc, #52]	; (80012c8 <GearStateHandler+0xfc>)
 8001294:	2209      	movs	r2, #9
 8001296:	73da      	strb	r2, [r3, #15]
			GearHandler.data = NULL;
 8001298:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <GearStateHandler+0xfc>)
 800129a:	2200      	movs	r2, #0
 800129c:	615a      	str	r2, [r3, #20]
			nextState = savedState;
 800129e:	4b0c      	ldr	r3, [pc, #48]	; (80012d0 <GearStateHandler+0x104>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	71fb      	strb	r3, [r7, #7]
			GearControl_WdgOff();
 80012a4:	f7ff fd94 	bl	8000dd0 <GearControl_WdgOff>
			ShiftControl_SetState(SHIFT_IDLE);
 80012a8:	2001      	movs	r0, #1
 80012aa:	f000 f841 	bl	8001330 <ShiftControl_SetState>
			MicroSwitch_PollAgain();
 80012ae:	f000 fbcb 	bl	8001a48 <MicroSwitch_PollAgain>
			break;
 80012b2:	e004      	b.n	80012be <GearStateHandler+0xf2>

		case SHIFT_EXEC:
		default:
			/* In progress */
			break;
 80012b4:	bf00      	nop
 80012b6:	e002      	b.n	80012be <GearStateHandler+0xf2>
			break;
 80012b8:	bf00      	nop
 80012ba:	e000      	b.n	80012be <GearStateHandler+0xf2>
			break;
 80012bc:	bf00      	nop
	}

	return nextState;
 80012be:	79fb      	ldrb	r3, [r7, #7]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20000000 	.word	0x20000000
 80012cc:	200000ac 	.word	0x200000ac
 80012d0:	20000019 	.word	0x20000019
 80012d4:	200000ad 	.word	0x200000ad
 80012d8:	200000b0 	.word	0x200000b0
 80012dc:	200000be 	.word	0x200000be

080012e0 <GearControl_SetControl>:
/* ---------------------------- */
/*       Global functions       */
/* ---------------------------- */

void GearControl_SetControl(boolean control)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	71fb      	strb	r3, [r7, #7]
	GearHandler.activation = control;
 80012ea:	4a04      	ldr	r2, [pc, #16]	; (80012fc <GearControl_SetControl+0x1c>)
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	7493      	strb	r3, [r2, #18]
}
 80012f0:	bf00      	nop
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bc80      	pop	{r7}
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	20000000 	.word	0x20000000

08001300 <GearControl_IsActive>:

boolean GearControl_IsActive(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
	return GearHandler.activation;
 8001304:	4b03      	ldr	r3, [pc, #12]	; (8001314 <GearControl_IsActive+0x14>)
 8001306:	7c9b      	ldrb	r3, [r3, #18]
 8001308:	b2db      	uxtb	r3, r3
}
 800130a:	4618      	mov	r0, r3
 800130c:	46bd      	mov	sp, r7
 800130e:	bc80      	pop	{r7}
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	20000000 	.word	0x20000000

08001318 <ShiftControl_GetState>:

ShiftStates ShiftControl_GetState(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
	return ShiftHandler.state;
 800131c:	4b03      	ldr	r3, [pc, #12]	; (800132c <ShiftControl_GetState+0x14>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	b2db      	uxtb	r3, r3
}
 8001322:	4618      	mov	r0, r3
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	200000ac 	.word	0x200000ac

08001330 <ShiftControl_SetState>:

void ShiftControl_SetState(ShiftStates state)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
	ShiftHandler.state = state;
 800133a:	4a04      	ldr	r2, [pc, #16]	; (800134c <ShiftControl_SetState+0x1c>)
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	7013      	strb	r3, [r2, #0]
}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	bc80      	pop	{r7}
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	200000ac 	.word	0x200000ac

08001350 <ShiftControl_SetValidation>:

void ShiftControl_SetValidation(boolean status)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	71fb      	strb	r3, [r7, #7]
	ShiftHandler.validation = status;
 800135a:	4a04      	ldr	r2, [pc, #16]	; (800136c <ShiftControl_SetValidation+0x1c>)
 800135c:	79fb      	ldrb	r3, [r7, #7]
 800135e:	7093      	strb	r3, [r2, #2]
}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	200000ac 	.word	0x200000ac

08001370 <ShiftControl_GetValidation>:
uint8 ShiftControl_GetValidation(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
	return ShiftHandler.validation;
 8001374:	4b03      	ldr	r3, [pc, #12]	; (8001384 <ShiftControl_GetValidation+0x14>)
 8001376:	789b      	ldrb	r3, [r3, #2]
 8001378:	b2db      	uxtb	r3, r3
}
 800137a:	4618      	mov	r0, r3
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	200000ac 	.word	0x200000ac

08001388 <GearControl_SetState>:
void GearControl_SetState(GearStates state)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	71fb      	strb	r3, [r7, #7]
	GearHandler.state = state;
 8001392:	4a04      	ldr	r2, [pc, #16]	; (80013a4 <GearControl_SetState+0x1c>)
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	7393      	strb	r3, [r2, #14]
}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	bc80      	pop	{r7}
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	20000000 	.word	0x20000000

080013a8 <GearControl_GetState>:

GearStates GearControl_GetState(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
	return GearHandler.state;
 80013ac:	4b03      	ldr	r3, [pc, #12]	; (80013bc <GearControl_GetState+0x14>)
 80013ae:	7b9b      	ldrb	r3, [r3, #14]
 80013b0:	b2db      	uxtb	r3, r3
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bc80      	pop	{r7}
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	20000000 	.word	0x20000000

080013c0 <GearControl_GetNextState>:

GearStates GearControl_GetNextState(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
	return GearHandler.nextState;
 80013c4:	4b03      	ldr	r3, [pc, #12]	; (80013d4 <GearControl_GetNextState+0x14>)
 80013c6:	7bdb      	ldrb	r3, [r3, #15]
 80013c8:	b2db      	uxtb	r3, r3
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bc80      	pop	{r7}
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	20000000 	.word	0x20000000

080013d8 <GearSensor_SetState>:

void GearSensor_SetState(GearSensorStates state)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	71fb      	strb	r3, [r7, #7]
	GearHandler.GearSensState = state;
 80013e2:	4a04      	ldr	r2, [pc, #16]	; (80013f4 <GearSensor_SetState+0x1c>)
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	7413      	strb	r3, [r2, #16]
}
 80013e8:	bf00      	nop
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	20000000 	.word	0x20000000

080013f8 <ShiftControl_SetRequest>:

void ShiftControl_SetRequest(uint8 request)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	71fb      	strb	r3, [r7, #7]
	if (TRUE == GearControl_IsActive())
 8001402:	f7ff ff7d 	bl	8001300 <GearControl_IsActive>
 8001406:	4603      	mov	r3, r0
 8001408:	2b01      	cmp	r3, #1
 800140a:	d11c      	bne.n	8001446 <ShiftControl_SetRequest+0x4e>
	{
		uint8 req = GearState_ValidateRequest(request);
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff fda2 	bl	8000f58 <GearState_ValidateRequest>
 8001414:	4603      	mov	r3, r0
 8001416:	73fb      	strb	r3, [r7, #15]

		if (REQUEST_EMPTY != req)
 8001418:	7bfb      	ldrb	r3, [r7, #15]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d00e      	beq.n	800143c <ShiftControl_SetRequest+0x44>
		{
			/* Valid Request */
			ShiftHandler.request = req;
 800141e:	4a11      	ldr	r2, [pc, #68]	; (8001464 <ShiftControl_SetRequest+0x6c>)
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	7053      	strb	r3, [r2, #1]
			GearHandler.data = &GearDataDecoder[(uint8)GearHandler.state];
 8001424:	4b10      	ldr	r3, [pc, #64]	; (8001468 <ShiftControl_SetRequest+0x70>)
 8001426:	7b9b      	ldrb	r3, [r3, #14]
 8001428:	b2db      	uxtb	r3, r3
 800142a:	461a      	mov	r2, r3
 800142c:	4613      	mov	r3, r2
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	4413      	add	r3, r2
 8001432:	4a0e      	ldr	r2, [pc, #56]	; (800146c <ShiftControl_SetRequest+0x74>)
 8001434:	4413      	add	r3, r2
 8001436:	4a0c      	ldr	r2, [pc, #48]	; (8001468 <ShiftControl_SetRequest+0x70>)
 8001438:	6153      	str	r3, [r2, #20]
		/* Gear Change disabled */
		GearControl_FuelCutTrigger(OFF);
		GearControl_SetServoPos(SET_DEG, POS_DEG_DEFAULT, 0);
		MicroSwitch_PollAgain();
	}
}
 800143a:	e00e      	b.n	800145a <ShiftControl_SetRequest+0x62>
			GearControl_SetError(SHIFT_REQUEST_ERROR, TRUE);
 800143c:	2101      	movs	r1, #1
 800143e:	2001      	movs	r0, #1
 8001440:	f000 f816 	bl	8001470 <GearControl_SetError>
}
 8001444:	e009      	b.n	800145a <ShiftControl_SetRequest+0x62>
		GearControl_FuelCutTrigger(OFF);
 8001446:	2000      	movs	r0, #0
 8001448:	f000 f900 	bl	800164c <GearControl_FuelCutTrigger>
		GearControl_SetServoPos(SET_DEG, POS_DEG_DEFAULT, 0);
 800144c:	2200      	movs	r2, #0
 800144e:	215a      	movs	r1, #90	; 0x5a
 8001450:	2004      	movs	r0, #4
 8001452:	f000 f85f 	bl	8001514 <GearControl_SetServoPos>
		MicroSwitch_PollAgain();
 8001456:	f000 faf7 	bl	8001a48 <MicroSwitch_PollAgain>
}
 800145a:	bf00      	nop
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	200000ac 	.word	0x200000ac
 8001468:	20000000 	.word	0x20000000
 800146c:	080058d4 	.word	0x080058d4

08001470 <GearControl_SetError>:
{
	return GearHandler.errors;
}

void GearControl_SetError(uint32 err, boolean set)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	70fb      	strb	r3, [r7, #3]
	if (TRUE == set)
 800147c:	78fb      	ldrb	r3, [r7, #3]
 800147e:	2b01      	cmp	r3, #1
 8001480:	d106      	bne.n	8001490 <GearControl_SetError+0x20>
	{
		GearHandler.errors |= err;
 8001482:	4b09      	ldr	r3, [pc, #36]	; (80014a8 <GearControl_SetError+0x38>)
 8001484:	689a      	ldr	r2, [r3, #8]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4313      	orrs	r3, r2
 800148a:	4a07      	ldr	r2, [pc, #28]	; (80014a8 <GearControl_SetError+0x38>)
 800148c:	6093      	str	r3, [r2, #8]
	}
	else
	{
		GearHandler.errors &= ~err;
	}
}
 800148e:	e006      	b.n	800149e <GearControl_SetError+0x2e>
		GearHandler.errors &= ~err;
 8001490:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <GearControl_SetError+0x38>)
 8001492:	689a      	ldr	r2, [r3, #8]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	43db      	mvns	r3, r3
 8001498:	4013      	ands	r3, r2
 800149a:	4a03      	ldr	r2, [pc, #12]	; (80014a8 <GearControl_SetError+0x38>)
 800149c:	6093      	str	r3, [r2, #8]
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr
 80014a8:	20000000 	.word	0x20000000

080014ac <GearControl_Init>:

void GearControl_Init(__IO uint32* servoPWM)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
	GearHandler.PWM = servoPWM;
 80014b4:	4a03      	ldr	r2, [pc, #12]	; (80014c4 <GearControl_Init+0x18>)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6013      	str	r3, [r2, #0]
}
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr
 80014c4:	20000000 	.word	0x20000000

080014c8 <GearControl_WdgProcess>:

/* Called in 4ms period */
void GearControl_WdgProcess(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
	if (TRUE == GearHandler.wdgStatus)
 80014cc:	4b10      	ldr	r3, [pc, #64]	; (8001510 <GearControl_WdgProcess+0x48>)
 80014ce:	7c5b      	ldrb	r3, [r3, #17]
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d11a      	bne.n	800150c <GearControl_WdgProcess+0x44>
	{
		if (GearHandler.wdgCnt < SHIFT_TIMEOUT)
 80014d6:	4b0e      	ldr	r3, [pc, #56]	; (8001510 <GearControl_WdgProcess+0x48>)
 80014d8:	7b1b      	ldrb	r3, [r3, #12]
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	2b63      	cmp	r3, #99	; 0x63
 80014de:	d807      	bhi.n	80014f0 <GearControl_WdgProcess+0x28>
		{
			++GearHandler.wdgCnt;
 80014e0:	4b0b      	ldr	r3, [pc, #44]	; (8001510 <GearControl_WdgProcess+0x48>)
 80014e2:	7b1b      	ldrb	r3, [r3, #12]
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	3301      	adds	r3, #1
 80014e8:	b2da      	uxtb	r2, r3
 80014ea:	4b09      	ldr	r3, [pc, #36]	; (8001510 <GearControl_WdgProcess+0x48>)
 80014ec:	731a      	strb	r2, [r3, #12]
			ShiftControl_SetState(SHIFT_DONE);
			GearControl_SetError(TIMEOUT_ERROR, TRUE);
			GearControl_WdgOff();
		}
	}
}
 80014ee:	e00d      	b.n	800150c <GearControl_WdgProcess+0x44>
			GearControl_SetServoPos(SET_DEG, POS_DEG_DEFAULT, 0);
 80014f0:	2200      	movs	r2, #0
 80014f2:	215a      	movs	r1, #90	; 0x5a
 80014f4:	2004      	movs	r0, #4
 80014f6:	f000 f80d 	bl	8001514 <GearControl_SetServoPos>
			ShiftControl_SetState(SHIFT_DONE);
 80014fa:	2004      	movs	r0, #4
 80014fc:	f7ff ff18 	bl	8001330 <ShiftControl_SetState>
			GearControl_SetError(TIMEOUT_ERROR, TRUE);
 8001500:	2101      	movs	r1, #1
 8001502:	2008      	movs	r0, #8
 8001504:	f7ff ffb4 	bl	8001470 <GearControl_SetError>
			GearControl_WdgOff();
 8001508:	f7ff fc62 	bl	8000dd0 <GearControl_WdgOff>
}
 800150c:	bf00      	nop
 800150e:	bd80      	pop	{r7, pc}
 8001510:	20000000 	.word	0x20000000

08001514 <GearControl_SetServoPos>:

/* 500 - 0 deg */
/* 1500 - 90 deg */
/* 2500 - 180 deg */
void GearControl_SetServoPos(uint8 control, uint8 deg, uint32 PWM)
{
 8001514:	b590      	push	{r4, r7, lr}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	603a      	str	r2, [r7, #0]
 800151e:	71fb      	strb	r3, [r7, #7]
 8001520:	460b      	mov	r3, r1
 8001522:	71bb      	strb	r3, [r7, #6]
	switch (control)
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	2b02      	cmp	r3, #2
 8001528:	d002      	beq.n	8001530 <GearControl_SetServoPos+0x1c>
 800152a:	2b04      	cmp	r3, #4
 800152c:	d016      	beq.n	800155c <GearControl_SetServoPos+0x48>
 800152e:	e065      	b.n	80015fc <GearControl_SetServoPos+0xe8>
	{
		case SET_PWM:
			/* Set PWM signal directly */
			if ((PWM >= POS_PWM_MIN) && (PWM <= POS_PWM_MAX))
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	f240 4232 	movw	r2, #1074	; 0x432
 8001536:	4293      	cmp	r3, r2
 8001538:	d90b      	bls.n	8001552 <GearControl_SetServoPos+0x3e>
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	f5b3 6ff7 	cmp.w	r3, #1976	; 0x7b8
 8001540:	d207      	bcs.n	8001552 <GearControl_SetServoPos+0x3e>
			{
				*GearHandler.PWM = PWM;
 8001542:	4b33      	ldr	r3, [pc, #204]	; (8001610 <GearControl_SetServoPos+0xfc>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	683a      	ldr	r2, [r7, #0]
 8001548:	601a      	str	r2, [r3, #0]
				GearHandler.PwmRequest = PWM;
 800154a:	4a31      	ldr	r2, [pc, #196]	; (8001610 <GearControl_SetServoPos+0xfc>)
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	6053      	str	r3, [r2, #4]
			else
			{
				/* Error */
				GearControl_SetError(POSITION_REQUEST_ERROR, TRUE);
			}
			break;
 8001550:	e059      	b.n	8001606 <GearControl_SetServoPos+0xf2>
				GearControl_SetError(POSITION_REQUEST_ERROR, TRUE);
 8001552:	2101      	movs	r1, #1
 8001554:	2002      	movs	r0, #2
 8001556:	f7ff ff8b 	bl	8001470 <GearControl_SetError>
			break;
 800155a:	e054      	b.n	8001606 <GearControl_SetServoPos+0xf2>

		case SET_DEG:
			/* Set PWM signal by degrees conversion */
			if ((deg >= POS_DEG_MIN) && (deg <= POS_DEG_MAX))
 800155c:	79bb      	ldrb	r3, [r7, #6]
 800155e:	2bb4      	cmp	r3, #180	; 0xb4
 8001560:	d847      	bhi.n	80015f2 <GearControl_SetServoPos+0xde>
			{
				if (deg < 90U)
 8001562:	79bb      	ldrb	r3, [r7, #6]
 8001564:	2b59      	cmp	r3, #89	; 0x59
 8001566:	d81f      	bhi.n	80015a8 <GearControl_SetServoPos+0x94>
				{
					/* 0-90 deg use floor */
					*GearHandler.PWM = (uint32)(floor((11.111111f * deg))) + (uint32)500U;
 8001568:	4b29      	ldr	r3, [pc, #164]	; (8001610 <GearControl_SetServoPos+0xfc>)
 800156a:	681c      	ldr	r4, [r3, #0]
 800156c:	79bb      	ldrb	r3, [r7, #6]
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff f908 	bl	8000784 <__aeabi_i2f>
 8001574:	4603      	mov	r3, r0
 8001576:	4927      	ldr	r1, [pc, #156]	; (8001614 <GearControl_SetServoPos+0x100>)
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff f957 	bl	800082c <__aeabi_fmul>
 800157e:	4603      	mov	r3, r0
 8001580:	4618      	mov	r0, r3
 8001582:	f7fe ff49 	bl	8000418 <__aeabi_f2d>
 8001586:	4602      	mov	r2, r0
 8001588:	460b      	mov	r3, r1
 800158a:	4610      	mov	r0, r2
 800158c:	4619      	mov	r1, r3
 800158e:	f004 f907 	bl	80057a0 <floor>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	4610      	mov	r0, r2
 8001598:	4619      	mov	r1, r3
 800159a:	f7ff f819 	bl	80005d0 <__aeabi_d2uiz>
 800159e:	4603      	mov	r3, r0
 80015a0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80015a4:	6023      	str	r3, [r4, #0]
 80015a6:	e01e      	b.n	80015e6 <GearControl_SetServoPos+0xd2>
				}
				else
				{
					/* 90-180 deg use ceil */
					*GearHandler.PWM = (uint32)(ceil((11.111111f * deg))) + (uint32)500U;
 80015a8:	4b19      	ldr	r3, [pc, #100]	; (8001610 <GearControl_SetServoPos+0xfc>)
 80015aa:	681c      	ldr	r4, [r3, #0]
 80015ac:	79bb      	ldrb	r3, [r7, #6]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7ff f8e8 	bl	8000784 <__aeabi_i2f>
 80015b4:	4603      	mov	r3, r0
 80015b6:	4917      	ldr	r1, [pc, #92]	; (8001614 <GearControl_SetServoPos+0x100>)
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff f937 	bl	800082c <__aeabi_fmul>
 80015be:	4603      	mov	r3, r0
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7fe ff29 	bl	8000418 <__aeabi_f2d>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	4610      	mov	r0, r2
 80015cc:	4619      	mov	r1, r3
 80015ce:	f004 f863 	bl	8005698 <ceil>
 80015d2:	4602      	mov	r2, r0
 80015d4:	460b      	mov	r3, r1
 80015d6:	4610      	mov	r0, r2
 80015d8:	4619      	mov	r1, r3
 80015da:	f7fe fff9 	bl	80005d0 <__aeabi_d2uiz>
 80015de:	4603      	mov	r3, r0
 80015e0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80015e4:	6023      	str	r3, [r4, #0]
				}
				GearHandler.PwmRequest = *GearHandler.PWM;
 80015e6:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <GearControl_SetServoPos+0xfc>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a08      	ldr	r2, [pc, #32]	; (8001610 <GearControl_SetServoPos+0xfc>)
 80015ee:	6053      	str	r3, [r2, #4]
			else
			{
				/* Error */
				GearControl_SetError(POSITION_REQUEST_ERROR, TRUE);
			}
			break;
 80015f0:	e009      	b.n	8001606 <GearControl_SetServoPos+0xf2>
				GearControl_SetError(POSITION_REQUEST_ERROR, TRUE);
 80015f2:	2101      	movs	r1, #1
 80015f4:	2002      	movs	r0, #2
 80015f6:	f7ff ff3b 	bl	8001470 <GearControl_SetError>
			break;
 80015fa:	e004      	b.n	8001606 <GearControl_SetServoPos+0xf2>

		default:
			/* Error */
			GearControl_SetError(POSITION_REQUEST_ERROR, TRUE);
 80015fc:	2101      	movs	r1, #1
 80015fe:	2002      	movs	r0, #2
 8001600:	f7ff ff36 	bl	8001470 <GearControl_SetError>
			break;
 8001604:	bf00      	nop
	}
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	bd90      	pop	{r4, r7, pc}
 800160e:	bf00      	nop
 8001610:	20000000 	.word	0x20000000
 8001614:	4131c71c 	.word	0x4131c71c

08001618 <GearControl_Process>:

/* Gear control main process */
void GearControl_Process(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
	if (GEAR_INIT == GearHandler.state)
 800161c:	4b0a      	ldr	r3, [pc, #40]	; (8001648 <GearControl_Process+0x30>)
 800161e:	7b9b      	ldrb	r3, [r3, #14]
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b00      	cmp	r3, #0
 8001624:	d106      	bne.n	8001634 <GearControl_Process+0x1c>
	{
		GearHandler.state = GearState_Init();
 8001626:	f7ff fbe1 	bl	8000dec <GearState_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	461a      	mov	r2, r3
 800162e:	4b06      	ldr	r3, [pc, #24]	; (8001648 <GearControl_Process+0x30>)
 8001630:	739a      	strb	r2, [r3, #14]
	{
		GearHandler.state = GearStateHandler();

		GearControl_WdgProcess();
	}
}
 8001632:	e007      	b.n	8001644 <GearControl_Process+0x2c>
		GearHandler.state = GearStateHandler();
 8001634:	f7ff fdca 	bl	80011cc <GearStateHandler>
 8001638:	4603      	mov	r3, r0
 800163a:	461a      	mov	r2, r3
 800163c:	4b02      	ldr	r3, [pc, #8]	; (8001648 <GearControl_Process+0x30>)
 800163e:	739a      	strb	r2, [r3, #14]
		GearControl_WdgProcess();
 8001640:	f7ff ff42 	bl	80014c8 <GearControl_WdgProcess>
}
 8001644:	bf00      	nop
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20000000 	.word	0x20000000

0800164c <GearControl_FuelCutTrigger>:

void GearControl_FuelCutTrigger(uint8 onOff)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	71fb      	strb	r3, [r7, #7]
	if (onOff == ON)
 8001656:	79fb      	ldrb	r3, [r7, #7]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d109      	bne.n	8001670 <GearControl_FuelCutTrigger+0x24>
	{
		GearHandler.cutStatus = TRUE;
 800165c:	4b0b      	ldr	r3, [pc, #44]	; (800168c <GearControl_FuelCutTrigger+0x40>)
 800165e:	2201      	movs	r2, #1
 8001660:	74da      	strb	r2, [r3, #19]
		HAL_GPIO_WritePin(FUEL_CUT_GPIO_Port, FUEL_CUT_Pin, GPIO_PIN_SET);
 8001662:	2201      	movs	r2, #1
 8001664:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001668:	4809      	ldr	r0, [pc, #36]	; (8001690 <GearControl_FuelCutTrigger+0x44>)
 800166a:	f002 fe9c 	bl	80043a6 <HAL_GPIO_WritePin>
	else
	{
		GearHandler.cutStatus = FALSE;
		HAL_GPIO_WritePin(FUEL_CUT_GPIO_Port, FUEL_CUT_Pin, GPIO_PIN_RESET);
	}
}
 800166e:	e008      	b.n	8001682 <GearControl_FuelCutTrigger+0x36>
		GearHandler.cutStatus = FALSE;
 8001670:	4b06      	ldr	r3, [pc, #24]	; (800168c <GearControl_FuelCutTrigger+0x40>)
 8001672:	2200      	movs	r2, #0
 8001674:	74da      	strb	r2, [r3, #19]
		HAL_GPIO_WritePin(FUEL_CUT_GPIO_Port, FUEL_CUT_Pin, GPIO_PIN_RESET);
 8001676:	2200      	movs	r2, #0
 8001678:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800167c:	4804      	ldr	r0, [pc, #16]	; (8001690 <GearControl_FuelCutTrigger+0x44>)
 800167e:	f002 fe92 	bl	80043a6 <HAL_GPIO_WritePin>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	20000000 	.word	0x20000000
 8001690:	40010c00 	.word	0x40010c00

08001694 <InRange>:
/*       Static functions       */
/* ---------------------------- */

/* Check if adc reading is within threshold for given gear position */
static inline uint8 InRange(GearInfoS* gearinfo, uint8 nSamples)
{
 8001694:	b480      	push	{r7}
 8001696:	b085      	sub	sp, #20
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	460b      	mov	r3, r1
 800169e:	70fb      	strb	r3, [r7, #3]
	uint8 in_range = FALSE;
 80016a0:	2300      	movs	r3, #0
 80016a2:	73fb      	strb	r3, [r7, #15]

	if ((gear_sensor.rawVal[0] != GEARSENSOR_UNDEFINED) &&
 80016a4:	4b1f      	ldr	r3, [pc, #124]	; (8001724 <InRange+0x90>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	881b      	ldrh	r3, [r3, #0]
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d02f      	beq.n	8001710 <InRange+0x7c>
		(gearinfo->adcVal >= (gear_sensor.rawVal[0] - gearinfo->adcThreshold)) &&
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	885b      	ldrh	r3, [r3, #2]
 80016b4:	461a      	mov	r2, r3
 80016b6:	4b1b      	ldr	r3, [pc, #108]	; (8001724 <InRange+0x90>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	881b      	ldrh	r3, [r3, #0]
 80016bc:	b29b      	uxth	r3, r3
 80016be:	4619      	mov	r1, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	889b      	ldrh	r3, [r3, #4]
 80016c4:	1acb      	subs	r3, r1, r3
	if ((gear_sensor.rawVal[0] != GEARSENSOR_UNDEFINED) &&
 80016c6:	429a      	cmp	r2, r3
 80016c8:	db22      	blt.n	8001710 <InRange+0x7c>
		(gearinfo->adcVal <= (gear_sensor.rawVal[0] + gearinfo->adcThreshold)))
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	885b      	ldrh	r3, [r3, #2]
 80016ce:	461a      	mov	r2, r3
 80016d0:	4b14      	ldr	r3, [pc, #80]	; (8001724 <InRange+0x90>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	881b      	ldrh	r3, [r3, #0]
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	4619      	mov	r1, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	889b      	ldrh	r3, [r3, #4]
 80016de:	440b      	add	r3, r1
		(gearinfo->adcVal >= (gear_sensor.rawVal[0] - gearinfo->adcThreshold)) &&
 80016e0:	429a      	cmp	r2, r3
 80016e2:	dc15      	bgt.n	8001710 <InRange+0x7c>
	{
		if (gearinfo->validCnt >= nSamples)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	799b      	ldrb	r3, [r3, #6]
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	78fa      	ldrb	r2, [r7, #3]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d805      	bhi.n	80016fc <InRange+0x68>
		{
			in_range = TRUE;
 80016f0:	2301      	movs	r3, #1
 80016f2:	73fb      	strb	r3, [r7, #15]
			gearinfo->validCnt = 0;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2200      	movs	r2, #0
 80016f8:	719a      	strb	r2, [r3, #6]
		if (gearinfo->validCnt >= nSamples)
 80016fa:	e00c      	b.n	8001716 <InRange+0x82>
		}
		else
		{
			in_range = CHECK_IN_PROG;
 80016fc:	2303      	movs	r3, #3
 80016fe:	73fb      	strb	r3, [r7, #15]
			gearinfo->validCnt++;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	799b      	ldrb	r3, [r3, #6]
 8001704:	b2db      	uxtb	r3, r3
 8001706:	3301      	adds	r3, #1
 8001708:	b2da      	uxtb	r2, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	719a      	strb	r2, [r3, #6]
		if (gearinfo->validCnt >= nSamples)
 800170e:	e002      	b.n	8001716 <InRange+0x82>
		}
	}
	else
	{
		/* Reset valid counter and return FALSE */
		gearinfo->validCnt = 0;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2200      	movs	r2, #0
 8001714:	719a      	strb	r2, [r3, #6]
	}

	return in_range;
 8001716:	7bfb      	ldrb	r3, [r7, #15]
}
 8001718:	4618      	mov	r0, r3
 800171a:	3714      	adds	r7, #20
 800171c:	46bd      	mov	sp, r7
 800171e:	bc80      	pop	{r7}
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	200000c4 	.word	0x200000c4

08001728 <GearSensor_Init>:
/* ---------------------------- */
/*       Global functions       */
/* ---------------------------- */

void GearSensor_Init(__IO uint16* const dmaBuffer)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
	gear_sensor.rawVal = dmaBuffer;
 8001730:	4a03      	ldr	r2, [pc, #12]	; (8001740 <GearSensor_Init+0x18>)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6013      	str	r3, [r2, #0]
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	bc80      	pop	{r7}
 800173e:	4770      	bx	lr
 8001740:	200000c4 	.word	0x200000c4

08001744 <GearSensor_GetStateBySensorAdc>:

/* Get current gear by sensor reading */
GearStates GearSensor_GetStateBySensorAdc(uint8 nSamples)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	71fb      	strb	r3, [r7, #7]
	uint8 i = (uint8)GEAR_1; /* Start with GEAR 1 id */
 800174e:	2301      	movs	r3, #1
 8001750:	73fb      	strb	r3, [r7, #15]
	GearStates state = GEAR_INVALID;
 8001752:	2309      	movs	r3, #9
 8001754:	73bb      	strb	r3, [r7, #14]

	while (GearInfo[i].state != GEAR_INVALID)
 8001756:	e01c      	b.n	8001792 <GearSensor_GetStateBySensorAdc+0x4e>
	{
		uint8 status = InRange(&GearInfo[i], nSamples);
 8001758:	7bfb      	ldrb	r3, [r7, #15]
 800175a:	00db      	lsls	r3, r3, #3
 800175c:	4a12      	ldr	r2, [pc, #72]	; (80017a8 <GearSensor_GetStateBySensorAdc+0x64>)
 800175e:	4413      	add	r3, r2
 8001760:	79fa      	ldrb	r2, [r7, #7]
 8001762:	4611      	mov	r1, r2
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff ff95 	bl	8001694 <InRange>
 800176a:	4603      	mov	r3, r0
 800176c:	737b      	strb	r3, [r7, #13]

		if (status == TRUE)
 800176e:	7b7b      	ldrb	r3, [r7, #13]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d105      	bne.n	8001780 <GearSensor_GetStateBySensorAdc+0x3c>
		{
			state = GearInfo[i].state;
 8001774:	7bfb      	ldrb	r3, [r7, #15]
 8001776:	4a0c      	ldr	r2, [pc, #48]	; (80017a8 <GearSensor_GetStateBySensorAdc+0x64>)
 8001778:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800177c:	73bb      	strb	r3, [r7, #14]
			break;
 800177e:	e00e      	b.n	800179e <GearSensor_GetStateBySensorAdc+0x5a>
		}
		else if (status == CHECK_IN_PROG)
 8001780:	7b7b      	ldrb	r3, [r7, #13]
 8001782:	2b03      	cmp	r3, #3
 8001784:	d102      	bne.n	800178c <GearSensor_GetStateBySensorAdc+0x48>
		{
			state = GEAR_IN_PROG;
 8001786:	2308      	movs	r3, #8
 8001788:	73bb      	strb	r3, [r7, #14]
			break;
 800178a:	e008      	b.n	800179e <GearSensor_GetStateBySensorAdc+0x5a>
		}
		++i;
 800178c:	7bfb      	ldrb	r3, [r7, #15]
 800178e:	3301      	adds	r3, #1
 8001790:	73fb      	strb	r3, [r7, #15]
	while (GearInfo[i].state != GEAR_INVALID)
 8001792:	7bfb      	ldrb	r3, [r7, #15]
 8001794:	4a04      	ldr	r2, [pc, #16]	; (80017a8 <GearSensor_GetStateBySensorAdc+0x64>)
 8001796:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800179a:	2b09      	cmp	r3, #9
 800179c:	d1dc      	bne.n	8001758 <GearSensor_GetStateBySensorAdc+0x14>
	}

	return state;
 800179e:	7bbb      	ldrb	r3, [r7, #14]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	2000001c 	.word	0x2000001c

080017ac <GearSensor_Process>:

/* Check if gear was changed by monitoring IDLE state */
void GearSensor_Process(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
	GearStates nextstate = GearControl_GetNextState();
 80017b2:	f7ff fe05 	bl	80013c0 <GearControl_GetNextState>
 80017b6:	4603      	mov	r3, r0
 80017b8:	71fb      	strb	r3, [r7, #7]
	GearStates currentstate = GearControl_GetState();
 80017ba:	f7ff fdf5 	bl	80013a8 <GearControl_GetState>
 80017be:	4603      	mov	r3, r0
 80017c0:	71bb      	strb	r3, [r7, #6]

	if ((SHIFT_IDLE == ShiftControl_GetState()) && (nextstate == GEAR_INVALID))
 80017c2:	f7ff fda9 	bl	8001318 <ShiftControl_GetState>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d13f      	bne.n	800184c <GearSensor_Process+0xa0>
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	2b09      	cmp	r3, #9
 80017d0:	d13c      	bne.n	800184c <GearSensor_Process+0xa0>
	{
		uint8 isInRange = InRange(&GearInfo[(uint8)currentstate], SAMPLES_3);
 80017d2:	79bb      	ldrb	r3, [r7, #6]
 80017d4:	00db      	lsls	r3, r3, #3
 80017d6:	4a1f      	ldr	r2, [pc, #124]	; (8001854 <GearSensor_Process+0xa8>)
 80017d8:	4413      	add	r3, r2
 80017da:	2103      	movs	r1, #3
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff ff59 	bl	8001694 <InRange>
 80017e2:	4603      	mov	r3, r0
 80017e4:	717b      	strb	r3, [r7, #5]

		if (FALSE == isInRange)
 80017e6:	797b      	ldrb	r3, [r7, #5]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d11d      	bne.n	8001828 <GearSensor_Process+0x7c>
		{
			GearStates newState = GearSensor_GetStateBySensorAdc(SAMPLES_3);
 80017ec:	2003      	movs	r0, #3
 80017ee:	f7ff ffa9 	bl	8001744 <GearSensor_GetStateBySensorAdc>
 80017f2:	4603      	mov	r3, r0
 80017f4:	713b      	strb	r3, [r7, #4]

			if (newState == GEAR_IN_PROG)
 80017f6:	793b      	ldrb	r3, [r7, #4]
 80017f8:	2b08      	cmp	r3, #8
 80017fa:	d027      	beq.n	800184c <GearSensor_Process+0xa0>
				/* CHECK IN PROGRESS */
			}
			else
			{
				/* Gear found or unkown (adc == 0) */
				if (newState != GEAR_INVALID)
 80017fc:	793b      	ldrb	r3, [r7, #4]
 80017fe:	2b09      	cmp	r3, #9
 8001800:	d007      	beq.n	8001812 <GearSensor_Process+0x66>
				{
					GearControl_SetState(newState);
 8001802:	793b      	ldrb	r3, [r7, #4]
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff fdbf 	bl	8001388 <GearControl_SetState>
					GearSensor_SetState(GEAR_NOT_CHANGED);
 800180a:	2003      	movs	r0, #3
 800180c:	f7ff fde4 	bl	80013d8 <GearSensor_SetState>
 8001810:	e002      	b.n	8001818 <GearSensor_Process+0x6c>
				}
				else
				{
					/* adc equal 0, unknown gear */
					GearSensor_SetState(GEAR_UNKNOWN);
 8001812:	2001      	movs	r0, #1
 8001814:	f7ff fde0 	bl	80013d8 <GearSensor_SetState>
				}

				ShiftControl_SetValidation(VALIDATION_DONE);
 8001818:	2001      	movs	r0, #1
 800181a:	f7ff fd99 	bl	8001350 <ShiftControl_SetValidation>
				GearControl_SetError(GEAR_NOT_SHIFTED_ERROR, TRUE);
 800181e:	2101      	movs	r1, #1
 8001820:	2010      	movs	r0, #16
 8001822:	f7ff fe25 	bl	8001470 <GearControl_SetError>
		else
		{
			/* CHECK IN PROGRESS */
		}
	}
}
 8001826:	e011      	b.n	800184c <GearSensor_Process+0xa0>
		else if ((TRUE == isInRange) &&
 8001828:	797b      	ldrb	r3, [r7, #5]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d10e      	bne.n	800184c <GearSensor_Process+0xa0>
				(VALIDATION_POLL == ShiftControl_GetValidation()))
 800182e:	f7ff fd9f 	bl	8001370 <ShiftControl_GetValidation>
 8001832:	4603      	mov	r3, r0
		else if ((TRUE == isInRange) &&
 8001834:	2b02      	cmp	r3, #2
 8001836:	d109      	bne.n	800184c <GearSensor_Process+0xa0>
			GearSensor_SetState(GEAR_OK);
 8001838:	2002      	movs	r0, #2
 800183a:	f7ff fdcd 	bl	80013d8 <GearSensor_SetState>
			GearControl_SetError(GEAR_NOT_SHIFTED_ERROR, FALSE);
 800183e:	2100      	movs	r1, #0
 8001840:	2010      	movs	r0, #16
 8001842:	f7ff fe15 	bl	8001470 <GearControl_SetError>
			ShiftControl_SetValidation(VALIDATION_DONE);
 8001846:	2001      	movs	r0, #1
 8001848:	f7ff fd82 	bl	8001350 <ShiftControl_SetValidation>
}
 800184c:	bf00      	nop
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	2000001c 	.word	0x2000001c

08001858 <GearSensor_DMAProcess>:

void GearSensor_DMAProcess(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
	GearStates nextstate = GearControl_GetNextState();
 800185e:	f7ff fdaf 	bl	80013c0 <GearControl_GetNextState>
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
	ShiftStates state = ShiftControl_GetState();
 8001866:	f7ff fd57 	bl	8001318 <ShiftControl_GetState>
 800186a:	4603      	mov	r3, r0
 800186c:	71bb      	strb	r3, [r7, #6]

	testadcval = gear_sensor.rawVal[0];
 800186e:	4b1d      	ldr	r3, [pc, #116]	; (80018e4 <GearSensor_DMAProcess+0x8c>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	881b      	ldrh	r3, [r3, #0]
 8001874:	b29b      	uxth	r3, r3
 8001876:	461a      	mov	r2, r3
 8001878:	4b1b      	ldr	r3, [pc, #108]	; (80018e8 <GearSensor_DMAProcess+0x90>)
 800187a:	601a      	str	r2, [r3, #0]

	switch (state)
 800187c:	79bb      	ldrb	r3, [r7, #6]
 800187e:	2b01      	cmp	r3, #1
 8001880:	d01d      	beq.n	80018be <GearSensor_DMAProcess+0x66>
 8001882:	2b03      	cmp	r3, #3
 8001884:	d000      	beq.n	8001888 <GearSensor_DMAProcess+0x30>
				GearControl_SetServoPos(SET_DEG, POS_DEG_DEFAULT, 0);
			}
			break;

		default:
			break;
 8001886:	e029      	b.n	80018dc <GearSensor_DMAProcess+0x84>
			if ((GEAR_INVALID != nextstate) &&
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	2b09      	cmp	r3, #9
 800188c:	d023      	beq.n	80018d6 <GearSensor_DMAProcess+0x7e>
				(TRUE == InRange(&GearInfo[(uint8)nextstate], N_SAMPLES)))
 800188e:	79fb      	ldrb	r3, [r7, #7]
 8001890:	00db      	lsls	r3, r3, #3
 8001892:	4a16      	ldr	r2, [pc, #88]	; (80018ec <GearSensor_DMAProcess+0x94>)
 8001894:	4413      	add	r3, r2
 8001896:	2104      	movs	r1, #4
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff fefb 	bl	8001694 <InRange>
 800189e:	4603      	mov	r3, r0
			if ((GEAR_INVALID != nextstate) &&
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d118      	bne.n	80018d6 <GearSensor_DMAProcess+0x7e>
				GearControl_SetServoPos(SET_DEG, POS_DEG_DEFAULT, 0);
 80018a4:	2200      	movs	r2, #0
 80018a6:	215a      	movs	r1, #90	; 0x5a
 80018a8:	2004      	movs	r0, #4
 80018aa:	f7ff fe33 	bl	8001514 <GearControl_SetServoPos>
				GearControl_SetError(GEAR_NOT_SHIFTED_ERROR, FALSE);
 80018ae:	2100      	movs	r1, #0
 80018b0:	2010      	movs	r0, #16
 80018b2:	f7ff fddd 	bl	8001470 <GearControl_SetError>
				ShiftControl_SetState(SHIFT_DONE);
 80018b6:	2004      	movs	r0, #4
 80018b8:	f7ff fd3a 	bl	8001330 <ShiftControl_SetState>
			break;
 80018bc:	e00b      	b.n	80018d6 <GearSensor_DMAProcess+0x7e>
			if (GEARSENSOR_UNDEFINED == gear_sensor.rawVal[0])
 80018be:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <GearSensor_DMAProcess+0x8c>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	881b      	ldrh	r3, [r3, #0]
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d107      	bne.n	80018da <GearSensor_DMAProcess+0x82>
				GearControl_SetServoPos(SET_DEG, POS_DEG_DEFAULT, 0);
 80018ca:	2200      	movs	r2, #0
 80018cc:	215a      	movs	r1, #90	; 0x5a
 80018ce:	2004      	movs	r0, #4
 80018d0:	f7ff fe20 	bl	8001514 <GearControl_SetServoPos>
			break;
 80018d4:	e001      	b.n	80018da <GearSensor_DMAProcess+0x82>
			break;
 80018d6:	bf00      	nop
 80018d8:	e000      	b.n	80018dc <GearSensor_DMAProcess+0x84>
			break;
 80018da:	bf00      	nop
	}
}
 80018dc:	bf00      	nop
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	200000c4 	.word	0x200000c4
 80018e8:	200000c0 	.word	0x200000c0
 80018ec:	2000001c 	.word	0x2000001c

080018f0 <MicroSwitch_Clear>:

/* ---------------------------- */
/*       Static functions       */
/* ---------------------------- */
static void MicroSwitch_Clear(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
	uint8 i = 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	71fb      	strb	r3, [r7, #7]

	for (i = 0; i < BUTTON_CNT; ++i)
 80018fa:	2300      	movs	r3, #0
 80018fc:	71fb      	strb	r3, [r7, #7]
 80018fe:	e01f      	b.n	8001940 <MicroSwitch_Clear+0x50>
	{
		MicroSwitch[i].validCnt = 0;
 8001900:	79fa      	ldrb	r2, [r7, #7]
 8001902:	4913      	ldr	r1, [pc, #76]	; (8001950 <MicroSwitch_Clear+0x60>)
 8001904:	4613      	mov	r3, r2
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	4413      	add	r3, r2
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	440b      	add	r3, r1
 800190e:	3302      	adds	r3, #2
 8001910:	2200      	movs	r2, #0
 8001912:	801a      	strh	r2, [r3, #0]
		MicroSwitch[i].debCnt = 0;
 8001914:	79fa      	ldrb	r2, [r7, #7]
 8001916:	490e      	ldr	r1, [pc, #56]	; (8001950 <MicroSwitch_Clear+0x60>)
 8001918:	4613      	mov	r3, r2
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	4413      	add	r3, r2
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	440b      	add	r3, r1
 8001922:	2200      	movs	r2, #0
 8001924:	801a      	strh	r2, [r3, #0]
		MicroSwitch[i].wasPressed = FALSE;
 8001926:	79fa      	ldrb	r2, [r7, #7]
 8001928:	4909      	ldr	r1, [pc, #36]	; (8001950 <MicroSwitch_Clear+0x60>)
 800192a:	4613      	mov	r3, r2
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	4413      	add	r3, r2
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	440b      	add	r3, r1
 8001934:	3305      	adds	r3, #5
 8001936:	2200      	movs	r2, #0
 8001938:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < BUTTON_CNT; ++i)
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	3301      	adds	r3, #1
 800193e:	71fb      	strb	r3, [r7, #7]
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d9dc      	bls.n	8001900 <MicroSwitch_Clear+0x10>
	}
}
 8001946:	bf00      	nop
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	bc80      	pop	{r7}
 800194e:	4770      	bx	lr
 8001950:	200000f4 	.word	0x200000f4

08001954 <MicroSwitch_DebounceLow>:

static void MicroSwitch_DebounceLow(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
	/* Make sure both microswitches were LOW debouncing before triggering gearshift again */
	if ((*MicroSwitch[0].adc_read < BUTTON_OFF_ADC_TRESHOLD) &&
 8001958:	4b13      	ldr	r3, [pc, #76]	; (80019a8 <MicroSwitch_DebounceLow+0x54>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	881b      	ldrh	r3, [r3, #0]
 800195e:	b29b      	uxth	r3, r3
 8001960:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001964:	d219      	bcs.n	800199a <MicroSwitch_DebounceLow+0x46>
		(*MicroSwitch[1].adc_read < BUTTON_OFF_ADC_TRESHOLD))
 8001966:	4b10      	ldr	r3, [pc, #64]	; (80019a8 <MicroSwitch_DebounceLow+0x54>)
 8001968:	695b      	ldr	r3, [r3, #20]
 800196a:	881b      	ldrh	r3, [r3, #0]
 800196c:	b29b      	uxth	r3, r3
	if ((*MicroSwitch[0].adc_read < BUTTON_OFF_ADC_TRESHOLD) &&
 800196e:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001972:	d212      	bcs.n	800199a <MicroSwitch_DebounceLow+0x46>
	{
		++lowDebCnt;
 8001974:	4b0d      	ldr	r3, [pc, #52]	; (80019ac <MicroSwitch_DebounceLow+0x58>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	b2db      	uxtb	r3, r3
 800197a:	3301      	adds	r3, #1
 800197c:	b2da      	uxtb	r2, r3
 800197e:	4b0b      	ldr	r3, [pc, #44]	; (80019ac <MicroSwitch_DebounceLow+0x58>)
 8001980:	701a      	strb	r2, [r3, #0]

		if (lowDebCnt > DEBOUNCE_20MS)
 8001982:	4b0a      	ldr	r3, [pc, #40]	; (80019ac <MicroSwitch_DebounceLow+0x58>)
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	b2db      	uxtb	r3, r3
 8001988:	2b0a      	cmp	r3, #10
 800198a:	d909      	bls.n	80019a0 <MicroSwitch_DebounceLow+0x4c>
		{
			lowDebCnt = 0;
 800198c:	4b07      	ldr	r3, [pc, #28]	; (80019ac <MicroSwitch_DebounceLow+0x58>)
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
			CheckForLow = FALSE;
 8001992:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <MicroSwitch_DebounceLow+0x5c>)
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]
		if (lowDebCnt > DEBOUNCE_20MS)
 8001998:	e002      	b.n	80019a0 <MicroSwitch_DebounceLow+0x4c>
		}
	}
	else
	{
		lowDebCnt = 0;
 800199a:	4b04      	ldr	r3, [pc, #16]	; (80019ac <MicroSwitch_DebounceLow+0x58>)
 800199c:	2200      	movs	r2, #0
 800199e:	701a      	strb	r2, [r3, #0]
	}
}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bc80      	pop	{r7}
 80019a6:	4770      	bx	lr
 80019a8:	200000f4 	.word	0x200000f4
 80019ac:	200000f0 	.word	0x200000f0
 80019b0:	2000006c 	.word	0x2000006c

080019b4 <MicroSwitch_Init>:
/* ---------------------------- */
/*       Global functions       */
/* ---------------------------- */

void MicroSwitch_Init(__IO uint16* const dmaBuffer)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
	uint8 i = 0;
 80019bc:	2300      	movs	r3, #0
 80019be:	73fb      	strb	r3, [r7, #15]

	for (i = 0; i < BUTTON_CNT; ++i)
 80019c0:	2300      	movs	r3, #0
 80019c2:	73fb      	strb	r3, [r7, #15]
 80019c4:	e01f      	b.n	8001a06 <MicroSwitch_Init+0x52>
	{
		MicroSwitch[i].debCnt = 0;
 80019c6:	7bfa      	ldrb	r2, [r7, #15]
 80019c8:	491e      	ldr	r1, [pc, #120]	; (8001a44 <MicroSwitch_Init+0x90>)
 80019ca:	4613      	mov	r3, r2
 80019cc:	005b      	lsls	r3, r3, #1
 80019ce:	4413      	add	r3, r2
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	440b      	add	r3, r1
 80019d4:	2200      	movs	r2, #0
 80019d6:	801a      	strh	r2, [r3, #0]
		MicroSwitch[i].validCnt = 0;
 80019d8:	7bfa      	ldrb	r2, [r7, #15]
 80019da:	491a      	ldr	r1, [pc, #104]	; (8001a44 <MicroSwitch_Init+0x90>)
 80019dc:	4613      	mov	r3, r2
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	4413      	add	r3, r2
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	440b      	add	r3, r1
 80019e6:	3302      	adds	r3, #2
 80019e8:	2200      	movs	r2, #0
 80019ea:	801a      	strh	r2, [r3, #0]
		MicroSwitch[i].wasPressed = FALSE;
 80019ec:	7bfa      	ldrb	r2, [r7, #15]
 80019ee:	4915      	ldr	r1, [pc, #84]	; (8001a44 <MicroSwitch_Init+0x90>)
 80019f0:	4613      	mov	r3, r2
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	4413      	add	r3, r2
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	440b      	add	r3, r1
 80019fa:	3305      	adds	r3, #5
 80019fc:	2200      	movs	r2, #0
 80019fe:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < BUTTON_CNT; ++i)
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
 8001a02:	3301      	adds	r3, #1
 8001a04:	73fb      	strb	r3, [r7, #15]
 8001a06:	7bfb      	ldrb	r3, [r7, #15]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d9dc      	bls.n	80019c6 <MicroSwitch_Init+0x12>
	}

	MicroSwitch[0].request = REQUEST_SHIFT_DOWN;
 8001a0c:	4b0d      	ldr	r3, [pc, #52]	; (8001a44 <MicroSwitch_Init+0x90>)
 8001a0e:	2202      	movs	r2, #2
 8001a10:	711a      	strb	r2, [r3, #4]
	MicroSwitch[0].GPIO = GPIO_PIN_15;
 8001a12:	4b0c      	ldr	r3, [pc, #48]	; (8001a44 <MicroSwitch_Init+0x90>)
 8001a14:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001a18:	80da      	strh	r2, [r3, #6]
	MicroSwitch[0].adc_read = &dmaBuffer[2];
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	4a09      	ldr	r2, [pc, #36]	; (8001a44 <MicroSwitch_Init+0x90>)
 8001a20:	6093      	str	r3, [r2, #8]
	MicroSwitch[1].request = REQUEST_SHIFT_UP;
 8001a22:	4b08      	ldr	r3, [pc, #32]	; (8001a44 <MicroSwitch_Init+0x90>)
 8001a24:	2201      	movs	r2, #1
 8001a26:	741a      	strb	r2, [r3, #16]
	MicroSwitch[1].GPIO = GPIO_PIN_14;
 8001a28:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <MicroSwitch_Init+0x90>)
 8001a2a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a2e:	825a      	strh	r2, [r3, #18]
	MicroSwitch[1].adc_read = &dmaBuffer[3];
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3306      	adds	r3, #6
 8001a34:	4a03      	ldr	r2, [pc, #12]	; (8001a44 <MicroSwitch_Init+0x90>)
 8001a36:	6153      	str	r3, [r2, #20]
}
 8001a38:	bf00      	nop
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bc80      	pop	{r7}
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	200000f4 	.word	0x200000f4

08001a48 <MicroSwitch_PollAgain>:

void MicroSwitch_PollAgain(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
	MS_PollStatus = POLL_NONE;
 8001a4c:	4b03      	ldr	r3, [pc, #12]	; (8001a5c <MicroSwitch_PollAgain+0x14>)
 8001a4e:	2204      	movs	r2, #4
 8001a50:	701a      	strb	r2, [r3, #0]
}
 8001a52:	bf00      	nop
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bc80      	pop	{r7}
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	2000006d 	.word	0x2000006d

08001a60 <MicroSwitch_PollStatus>:

void MicroSwitch_PollStatus(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
	if ((SHIFT_IDLE == ShiftControl_GetState()) && (MS_PollStatus == POLL_NONE))
 8001a64:	f7ff fc58 	bl	8001318 <ShiftControl_GetState>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d123      	bne.n	8001ab6 <MicroSwitch_PollStatus+0x56>
 8001a6e:	4b13      	ldr	r3, [pc, #76]	; (8001abc <MicroSwitch_PollStatus+0x5c>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	2b04      	cmp	r3, #4
 8001a76:	d11e      	bne.n	8001ab6 <MicroSwitch_PollStatus+0x56>
	{
		if (CheckForLow)
 8001a78:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <MicroSwitch_PollStatus+0x60>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d002      	beq.n	8001a88 <MicroSwitch_PollStatus+0x28>
		{
			MicroSwitch_DebounceLow();
 8001a82:	f7ff ff67 	bl	8001954 <MicroSwitch_DebounceLow>
			{
				/* Nothing */
			}
		}
	}
}
 8001a86:	e016      	b.n	8001ab6 <MicroSwitch_PollStatus+0x56>
			if (*MicroSwitch[0].adc_read > BUTTON_PRESSED_ADC_THRESHOLD)
 8001a88:	4b0e      	ldr	r3, [pc, #56]	; (8001ac4 <MicroSwitch_PollStatus+0x64>)
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	881b      	ldrh	r3, [r3, #0]
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	f640 62d8 	movw	r2, #3800	; 0xed8
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d903      	bls.n	8001aa0 <MicroSwitch_PollStatus+0x40>
				MS_PollStatus = POLL_SHIFT_DOWN;
 8001a98:	4b08      	ldr	r3, [pc, #32]	; (8001abc <MicroSwitch_PollStatus+0x5c>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
}
 8001a9e:	e00a      	b.n	8001ab6 <MicroSwitch_PollStatus+0x56>
			else if (*MicroSwitch[1].adc_read > BUTTON_PRESSED_ADC_THRESHOLD)
 8001aa0:	4b08      	ldr	r3, [pc, #32]	; (8001ac4 <MicroSwitch_PollStatus+0x64>)
 8001aa2:	695b      	ldr	r3, [r3, #20]
 8001aa4:	881b      	ldrh	r3, [r3, #0]
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	f640 62d8 	movw	r2, #3800	; 0xed8
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d902      	bls.n	8001ab6 <MicroSwitch_PollStatus+0x56>
				MS_PollStatus = POLL_SHIFT_UP;
 8001ab0:	4b02      	ldr	r3, [pc, #8]	; (8001abc <MicroSwitch_PollStatus+0x5c>)
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	701a      	strb	r2, [r3, #0]
}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	2000006d 	.word	0x2000006d
 8001ac0:	2000006c 	.word	0x2000006c
 8001ac4:	200000f4 	.word	0x200000f4

08001ac8 <OnOffSwitch_Process>:

void OnOffSwitch_Process(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
	static uint8_t onOffCnt = 0U;
	static uint8_t debCnt = 0U;
	static const uint8_t DEB_THRESHOLD = 4U; // * 200ms

	++debCnt;
 8001acc:	4b19      	ldr	r3, [pc, #100]	; (8001b34 <OnOffSwitch_Process+0x6c>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	4b17      	ldr	r3, [pc, #92]	; (8001b34 <OnOffSwitch_Process+0x6c>)
 8001ad6:	701a      	strb	r2, [r3, #0]

	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) // low pin
 8001ad8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001adc:	4816      	ldr	r0, [pc, #88]	; (8001b38 <OnOffSwitch_Process+0x70>)
 8001ade:	f002 fc4b 	bl	8004378 <HAL_GPIO_ReadPin>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d106      	bne.n	8001af6 <OnOffSwitch_Process+0x2e>
	{
		++onOffCnt;
 8001ae8:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <OnOffSwitch_Process+0x74>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	3301      	adds	r3, #1
 8001aee:	b2da      	uxtb	r2, r3
 8001af0:	4b12      	ldr	r3, [pc, #72]	; (8001b3c <OnOffSwitch_Process+0x74>)
 8001af2:	701a      	strb	r2, [r3, #0]
 8001af4:	e002      	b.n	8001afc <OnOffSwitch_Process+0x34>
	}
	else // low pin
	{
		onOffCnt = 0U;
 8001af6:	4b11      	ldr	r3, [pc, #68]	; (8001b3c <OnOffSwitch_Process+0x74>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	701a      	strb	r2, [r3, #0]
	}

	if (debCnt > DEB_THRESHOLD)
 8001afc:	4b0d      	ldr	r3, [pc, #52]	; (8001b34 <OnOffSwitch_Process+0x6c>)
 8001afe:	781a      	ldrb	r2, [r3, #0]
 8001b00:	4b0f      	ldr	r3, [pc, #60]	; (8001b40 <OnOffSwitch_Process+0x78>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d912      	bls.n	8001b2e <OnOffSwitch_Process+0x66>
	{
		if (onOffCnt == debCnt)
 8001b08:	4b0c      	ldr	r3, [pc, #48]	; (8001b3c <OnOffSwitch_Process+0x74>)
 8001b0a:	781a      	ldrb	r2, [r3, #0]
 8001b0c:	4b09      	ldr	r3, [pc, #36]	; (8001b34 <OnOffSwitch_Process+0x6c>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d103      	bne.n	8001b1c <OnOffSwitch_Process+0x54>
		{
			GearControl_SetControl(GEAR_DISABLE);
 8001b14:	2000      	movs	r0, #0
 8001b16:	f7ff fbe3 	bl	80012e0 <GearControl_SetControl>
 8001b1a:	e002      	b.n	8001b22 <OnOffSwitch_Process+0x5a>
		}
		else
		{
			GearControl_SetControl(GEAR_ENABLE);
 8001b1c:	2001      	movs	r0, #1
 8001b1e:	f7ff fbdf 	bl	80012e0 <GearControl_SetControl>
		}

		onOffCnt = 0U;
 8001b22:	4b06      	ldr	r3, [pc, #24]	; (8001b3c <OnOffSwitch_Process+0x74>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	701a      	strb	r2, [r3, #0]
		debCnt = 0U;
 8001b28:	4b02      	ldr	r3, [pc, #8]	; (8001b34 <OnOffSwitch_Process+0x6c>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	701a      	strb	r2, [r3, #0]
	}
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	2000010c 	.word	0x2000010c
 8001b38:	40011000 	.word	0x40011000
 8001b3c:	2000010d 	.word	0x2000010d
 8001b40:	080058ec 	.word	0x080058ec

08001b44 <MicroSwitch_Process>:

void MicroSwitch_Process(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
	if ((MS_PollStatus == POLL_SHIFT_UP) || (MS_PollStatus == POLL_SHIFT_DOWN))
 8001b4a:	4b4d      	ldr	r3, [pc, #308]	; (8001c80 <MicroSwitch_Process+0x13c>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d005      	beq.n	8001b60 <MicroSwitch_Process+0x1c>
 8001b54:	4b4a      	ldr	r3, [pc, #296]	; (8001c80 <MicroSwitch_Process+0x13c>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f040 808c 	bne.w	8001c78 <MicroSwitch_Process+0x134>
	{
		uint8 id = (uint8)MS_PollStatus;
 8001b60:	4b47      	ldr	r3, [pc, #284]	; (8001c80 <MicroSwitch_Process+0x13c>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	71fb      	strb	r3, [r7, #7]

		if (MicroSwitch[id].debCnt <= DEBOUNCE_10MS)
 8001b66:	79fa      	ldrb	r2, [r7, #7]
 8001b68:	4946      	ldr	r1, [pc, #280]	; (8001c84 <MicroSwitch_Process+0x140>)
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	4413      	add	r3, r2
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	440b      	add	r3, r1
 8001b74:	881b      	ldrh	r3, [r3, #0]
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	2b05      	cmp	r3, #5
 8001b7a:	d858      	bhi.n	8001c2e <MicroSwitch_Process+0xea>
		{
			++MicroSwitch[id].debCnt;
 8001b7c:	79fa      	ldrb	r2, [r7, #7]
 8001b7e:	4941      	ldr	r1, [pc, #260]	; (8001c84 <MicroSwitch_Process+0x140>)
 8001b80:	4613      	mov	r3, r2
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	4413      	add	r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	440b      	add	r3, r1
 8001b8a:	881b      	ldrh	r3, [r3, #0]
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	3301      	adds	r3, #1
 8001b90:	b298      	uxth	r0, r3
 8001b92:	493c      	ldr	r1, [pc, #240]	; (8001c84 <MicroSwitch_Process+0x140>)
 8001b94:	4613      	mov	r3, r2
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	4413      	add	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	801a      	strh	r2, [r3, #0]

			if (*MicroSwitch[id].adc_read > BUTTON_PRESSED_ADC_THRESHOLD)
 8001ba2:	79fa      	ldrb	r2, [r7, #7]
 8001ba4:	4937      	ldr	r1, [pc, #220]	; (8001c84 <MicroSwitch_Process+0x140>)
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	005b      	lsls	r3, r3, #1
 8001baa:	4413      	add	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	440b      	add	r3, r1
 8001bb0:	3308      	adds	r3, #8
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	881b      	ldrh	r3, [r3, #0]
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	f640 62d8 	movw	r2, #3800	; 0xed8
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d915      	bls.n	8001bec <MicroSwitch_Process+0xa8>
			{
				++MicroSwitch[id].validCnt;
 8001bc0:	79fa      	ldrb	r2, [r7, #7]
 8001bc2:	4930      	ldr	r1, [pc, #192]	; (8001c84 <MicroSwitch_Process+0x140>)
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	4413      	add	r3, r2
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	440b      	add	r3, r1
 8001bce:	3302      	adds	r3, #2
 8001bd0:	881b      	ldrh	r3, [r3, #0]
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	b298      	uxth	r0, r3
 8001bd8:	492a      	ldr	r1, [pc, #168]	; (8001c84 <MicroSwitch_Process+0x140>)
 8001bda:	4613      	mov	r3, r2
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	4413      	add	r3, r2
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	440b      	add	r3, r1
 8001be4:	3302      	adds	r3, #2
 8001be6:	4602      	mov	r2, r0
 8001be8:	801a      	strh	r2, [r3, #0]
 8001bea:	e009      	b.n	8001c00 <MicroSwitch_Process+0xbc>
			}
			else
			{
				MicroSwitch[id].validCnt = 0U;
 8001bec:	79fa      	ldrb	r2, [r7, #7]
 8001bee:	4925      	ldr	r1, [pc, #148]	; (8001c84 <MicroSwitch_Process+0x140>)
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	4413      	add	r3, r2
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	440b      	add	r3, r1
 8001bfa:	3302      	adds	r3, #2
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	801a      	strh	r2, [r3, #0]
			}

			/* Check for X CONSECUTIVE high signals */
			if (MicroSwitch[id].validCnt >= DEBOUNCE_10MS)
 8001c00:	79fa      	ldrb	r2, [r7, #7]
 8001c02:	4920      	ldr	r1, [pc, #128]	; (8001c84 <MicroSwitch_Process+0x140>)
 8001c04:	4613      	mov	r3, r2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	440b      	add	r3, r1
 8001c0e:	3302      	adds	r3, #2
 8001c10:	881b      	ldrh	r3, [r3, #0]
 8001c12:	b29b      	uxth	r3, r3
 8001c14:	2b04      	cmp	r3, #4
 8001c16:	d90e      	bls.n	8001c36 <MicroSwitch_Process+0xf2>
			{
				MicroSwitch[id].wasPressed = TRUE;
 8001c18:	79fa      	ldrb	r2, [r7, #7]
 8001c1a:	491a      	ldr	r1, [pc, #104]	; (8001c84 <MicroSwitch_Process+0x140>)
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	4413      	add	r3, r2
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	440b      	add	r3, r1
 8001c26:	3305      	adds	r3, #5
 8001c28:	2201      	movs	r2, #1
 8001c2a:	701a      	strb	r2, [r3, #0]
 8001c2c:	e003      	b.n	8001c36 <MicroSwitch_Process+0xf2>
			}
		}
		else
		{
			/* Debounce exceeded */
			MicroSwitch_Clear();
 8001c2e:	f7ff fe5f 	bl	80018f0 <MicroSwitch_Clear>
			MicroSwitch_PollAgain();
 8001c32:	f7ff ff09 	bl	8001a48 <MicroSwitch_PollAgain>
		}

		/* Microswitch pressed, change gear */
		if (TRUE == MicroSwitch[id].wasPressed)
 8001c36:	79fa      	ldrb	r2, [r7, #7]
 8001c38:	4912      	ldr	r1, [pc, #72]	; (8001c84 <MicroSwitch_Process+0x140>)
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	4413      	add	r3, r2
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	440b      	add	r3, r1
 8001c44:	3305      	adds	r3, #5
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d114      	bne.n	8001c78 <MicroSwitch_Process+0x134>
		{
			CheckForLow = TRUE;
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <MicroSwitch_Process+0x144>)
 8001c50:	2201      	movs	r2, #1
 8001c52:	701a      	strb	r2, [r3, #0]
			MS_PollStatus = POLL_EXEC;
 8001c54:	4b0a      	ldr	r3, [pc, #40]	; (8001c80 <MicroSwitch_Process+0x13c>)
 8001c56:	2202      	movs	r2, #2
 8001c58:	701a      	strb	r2, [r3, #0]
			MicroSwitch_Clear();
 8001c5a:	f7ff fe49 	bl	80018f0 <MicroSwitch_Clear>
			ShiftControl_SetRequest(MicroSwitch[id].request);
 8001c5e:	79fa      	ldrb	r2, [r7, #7]
 8001c60:	4908      	ldr	r1, [pc, #32]	; (8001c84 <MicroSwitch_Process+0x140>)
 8001c62:	4613      	mov	r3, r2
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	4413      	add	r3, r2
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	440b      	add	r3, r1
 8001c6c:	3304      	adds	r3, #4
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff fbc0 	bl	80013f8 <ShiftControl_SetRequest>
		}
	}
}
 8001c78:	bf00      	nop
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	2000006d 	.word	0x2000006d
 8001c84:	200000f4 	.word	0x200000f4
 8001c88:	2000006c 	.word	0x2000006c

08001c8c <PeriodicProcess2msHandler>:
}
#endif


void PeriodicProcess2msHandler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
	/* Poll MicroSwitch Status */
	MicroSwitch_PollStatus();
 8001c90:	f7ff fee6 	bl	8001a60 <MicroSwitch_PollStatus>

	/* MicroSwitch process */
	MicroSwitch_Process();
 8001c94:	f7ff ff56 	bl	8001b44 <MicroSwitch_Process>
}
 8001c98:	bf00      	nop
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <PeriodicProcess4msHandler>:

void PeriodicProcess4msHandler(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
	/* Gear Control process */
	GearControl_Process();
 8001ca0:	f7ff fcba 	bl	8001618 <GearControl_Process>

	/* Gear Sensor process */
	GearSensor_Process();
 8001ca4:	f7ff fd82 	bl	80017ac <GearSensor_Process>
}
 8001ca8:	bf00      	nop
 8001caa:	bd80      	pop	{r7, pc}

08001cac <PeriodicProcess100msHandler>:

void PeriodicProcess100msHandler(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
	OnOffSwitch_Process();
 8001cb0:	f7ff ff0a 	bl	8001ac8 <OnOffSwitch_Process>
}
 8001cb4:	bf00      	nop
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cbe:	f000 fc81 	bl	80025c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cc2:	f000 f84b 	bl	8001d5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cc6:	f000 f9e7 	bl	8002098 <MX_GPIO_Init>
  MX_DMA_Init();
 8001cca:	f000 f9c7 	bl	800205c <MX_DMA_Init>
  MX_ADC1_Init();
 8001cce:	f000 f8a1 	bl	8001e14 <MX_ADC1_Init>
  MX_CAN_Init();
 8001cd2:	f000 f909 	bl	8001ee8 <MX_CAN_Init>
  MX_TIM1_Init();
 8001cd6:	f000 f93d 	bl	8001f54 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cda:	4b1a      	ldr	r3, [pc, #104]	; (8001d44 <main+0x8c>)
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	607b      	str	r3, [r7, #4]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001ce6:	607b      	str	r3, [r7, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cee:	607b      	str	r3, [r7, #4]
 8001cf0:	4a14      	ldr	r2, [pc, #80]	; (8001d44 <main+0x8c>)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6053      	str	r3, [r2, #4]

  GearControl_FuelCutTrigger(OFF);
 8001cf6:	2000      	movs	r0, #0
 8001cf8:	f7ff fca8 	bl	800164c <GearControl_FuelCutTrigger>
  /* Init CAN Manager */
  CANManager_Init(&hcan);
 8001cfc:	4812      	ldr	r0, [pc, #72]	; (8001d48 <main+0x90>)
 8001cfe:	f7fe fee5 	bl	8000acc <CANManager_Init>
  /* Start servo PWM signal */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001d02:	2108      	movs	r1, #8
 8001d04:	4811      	ldr	r0, [pc, #68]	; (8001d4c <main+0x94>)
 8001d06:	f003 f857 	bl	8004db8 <HAL_TIM_PWM_Start>
  /* Initialize Gear Control module */
  GearControl_Init(&htim1.Instance->CCR3);
 8001d0a:	4b10      	ldr	r3, [pc, #64]	; (8001d4c <main+0x94>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	333c      	adds	r3, #60	; 0x3c
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fbcb 	bl	80014ac <GearControl_Init>
  /* Start Gear Sensor Adc DMA */
  HAL_ADC_Start_DMA(&hadc1, (uint32*)gearsens, N_CHANNELS);
 8001d16:	2204      	movs	r2, #4
 8001d18:	490d      	ldr	r1, [pc, #52]	; (8001d50 <main+0x98>)
 8001d1a:	480e      	ldr	r0, [pc, #56]	; (8001d54 <main+0x9c>)
 8001d1c:	f000 fdae 	bl	800287c <HAL_ADC_Start_DMA>
  /* Initialize Gear Sensor module */
  GearSensor_Init(gearsens);
 8001d20:	480b      	ldr	r0, [pc, #44]	; (8001d50 <main+0x98>)
 8001d22:	f7ff fd01 	bl	8001728 <GearSensor_Init>
  /* Initialize MicroSwitch module */
  MicroSwitch_Init(gearsens);
 8001d26:	480a      	ldr	r0, [pc, #40]	; (8001d50 <main+0x98>)
 8001d28:	f7ff fe44 	bl	80019b4 <MicroSwitch_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (SysTickHasElapsed())
 8001d2c:	f000 fc02 	bl	8002534 <SysTickHasElapsed>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d0fa      	beq.n	8001d2c <main+0x74>
	  {
		  /* Reset Elapsed status */
		  SysTickResetElapsed();
 8001d36:	f000 fc09 	bl	800254c <SysTickResetElapsed>

		  /* Call Scheduler every SysTick (1ms) */
		  SchedulerEvaluate(schedule);
 8001d3a:	4807      	ldr	r0, [pc, #28]	; (8001d58 <main+0xa0>)
 8001d3c:	f000 fc12 	bl	8002564 <SchedulerEvaluate>
	  if (SysTickHasElapsed())
 8001d40:	e7f4      	b.n	8001d2c <main+0x74>
 8001d42:	bf00      	nop
 8001d44:	40010000 	.word	0x40010000
 8001d48:	20000194 	.word	0x20000194
 8001d4c:	20000230 	.word	0x20000230
 8001d50:	20000278 	.word	0x20000278
 8001d54:	200001bc 	.word	0x200001bc
 8001d58:	080058f0 	.word	0x080058f0

08001d5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b094      	sub	sp, #80	; 0x50
 8001d60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d66:	2228      	movs	r2, #40	; 0x28
 8001d68:	2100      	movs	r1, #0
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f003 fc8c 	bl	8005688 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d70:	f107 0314 	add.w	r3, r7, #20
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
 8001d7c:	60da      	str	r2, [r3, #12]
 8001d7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d80:	1d3b      	adds	r3, r7, #4
 8001d82:	2200      	movs	r2, #0
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	605a      	str	r2, [r3, #4]
 8001d88:	609a      	str	r2, [r3, #8]
 8001d8a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d94:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001d96:	2300      	movs	r3, #0
 8001d98:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001da2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001da6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001da8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001dac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001db2:	4618      	mov	r0, r3
 8001db4:	f002 fb10 	bl	80043d8 <HAL_RCC_OscConfig>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001dbe:	f000 f9fd 	bl	80021bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dc2:	230f      	movs	r3, #15
 8001dc4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001dce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dd2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001dd8:	f107 0314 	add.w	r3, r7, #20
 8001ddc:	2102      	movs	r1, #2
 8001dde:	4618      	mov	r0, r3
 8001de0:	f002 fd7a 	bl	80048d8 <HAL_RCC_ClockConfig>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001dea:	f000 f9e7 	bl	80021bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001dee:	2302      	movs	r3, #2
 8001df0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001df2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001df6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001df8:	1d3b      	adds	r3, r7, #4
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f002 fed6 	bl	8004bac <HAL_RCCEx_PeriphCLKConfig>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001e06:	f000 f9d9 	bl	80021bc <Error_Handler>
  }
}
 8001e0a:	bf00      	nop
 8001e0c:	3750      	adds	r7, #80	; 0x50
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
	...

08001e14 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e1a:	1d3b      	adds	r3, r7, #4
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001e24:	4b2e      	ldr	r3, [pc, #184]	; (8001ee0 <MX_ADC1_Init+0xcc>)
 8001e26:	4a2f      	ldr	r2, [pc, #188]	; (8001ee4 <MX_ADC1_Init+0xd0>)
 8001e28:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001e2a:	4b2d      	ldr	r3, [pc, #180]	; (8001ee0 <MX_ADC1_Init+0xcc>)
 8001e2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e30:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001e32:	4b2b      	ldr	r3, [pc, #172]	; (8001ee0 <MX_ADC1_Init+0xcc>)
 8001e34:	2201      	movs	r2, #1
 8001e36:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e38:	4b29      	ldr	r3, [pc, #164]	; (8001ee0 <MX_ADC1_Init+0xcc>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e3e:	4b28      	ldr	r3, [pc, #160]	; (8001ee0 <MX_ADC1_Init+0xcc>)
 8001e40:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001e44:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e46:	4b26      	ldr	r3, [pc, #152]	; (8001ee0 <MX_ADC1_Init+0xcc>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8001e4c:	4b24      	ldr	r3, [pc, #144]	; (8001ee0 <MX_ADC1_Init+0xcc>)
 8001e4e:	2204      	movs	r2, #4
 8001e50:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e52:	4823      	ldr	r0, [pc, #140]	; (8001ee0 <MX_ADC1_Init+0xcc>)
 8001e54:	f000 fc3a 	bl	80026cc <HAL_ADC_Init>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001e5e:	f000 f9ad 	bl	80021bc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001e62:	2300      	movs	r3, #0
 8001e64:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e66:	2301      	movs	r3, #1
 8001e68:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001e6a:	2307      	movs	r3, #7
 8001e6c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e6e:	1d3b      	adds	r3, r7, #4
 8001e70:	4619      	mov	r1, r3
 8001e72:	481b      	ldr	r0, [pc, #108]	; (8001ee0 <MX_ADC1_Init+0xcc>)
 8001e74:	f000 fdfc 	bl	8002a70 <HAL_ADC_ConfigChannel>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001e7e:	f000 f99d 	bl	80021bc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001e82:	2301      	movs	r3, #1
 8001e84:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001e86:	2302      	movs	r3, #2
 8001e88:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e8a:	1d3b      	adds	r3, r7, #4
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4814      	ldr	r0, [pc, #80]	; (8001ee0 <MX_ADC1_Init+0xcc>)
 8001e90:	f000 fdee 	bl	8002a70 <HAL_ADC_ConfigChannel>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001e9a:	f000 f98f 	bl	80021bc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001e9e:	2304      	movs	r3, #4
 8001ea0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ea6:	1d3b      	adds	r3, r7, #4
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	480d      	ldr	r0, [pc, #52]	; (8001ee0 <MX_ADC1_Init+0xcc>)
 8001eac:	f000 fde0 	bl	8002a70 <HAL_ADC_ConfigChannel>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001eb6:	f000 f981 	bl	80021bc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001eba:	2306      	movs	r3, #6
 8001ebc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001ebe:	2304      	movs	r3, #4
 8001ec0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ec2:	1d3b      	adds	r3, r7, #4
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4806      	ldr	r0, [pc, #24]	; (8001ee0 <MX_ADC1_Init+0xcc>)
 8001ec8:	f000 fdd2 	bl	8002a70 <HAL_ADC_ConfigChannel>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001ed2:	f000 f973 	bl	80021bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ed6:	bf00      	nop
 8001ed8:	3710      	adds	r7, #16
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	200001bc 	.word	0x200001bc
 8001ee4:	40012400 	.word	0x40012400

08001ee8 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001eec:	4b17      	ldr	r3, [pc, #92]	; (8001f4c <MX_CAN_Init+0x64>)
 8001eee:	4a18      	ldr	r2, [pc, #96]	; (8001f50 <MX_CAN_Init+0x68>)
 8001ef0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8001ef2:	4b16      	ldr	r3, [pc, #88]	; (8001f4c <MX_CAN_Init+0x64>)
 8001ef4:	2204      	movs	r2, #4
 8001ef6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001ef8:	4b14      	ldr	r3, [pc, #80]	; (8001f4c <MX_CAN_Init+0x64>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001efe:	4b13      	ldr	r3, [pc, #76]	; (8001f4c <MX_CAN_Init+0x64>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8001f04:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <MX_CAN_Init+0x64>)
 8001f06:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001f0a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001f0c:	4b0f      	ldr	r3, [pc, #60]	; (8001f4c <MX_CAN_Init+0x64>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001f12:	4b0e      	ldr	r3, [pc, #56]	; (8001f4c <MX_CAN_Init+0x64>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001f18:	4b0c      	ldr	r3, [pc, #48]	; (8001f4c <MX_CAN_Init+0x64>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001f1e:	4b0b      	ldr	r3, [pc, #44]	; (8001f4c <MX_CAN_Init+0x64>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001f24:	4b09      	ldr	r3, [pc, #36]	; (8001f4c <MX_CAN_Init+0x64>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001f2a:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <MX_CAN_Init+0x64>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001f30:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <MX_CAN_Init+0x64>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001f36:	4805      	ldr	r0, [pc, #20]	; (8001f4c <MX_CAN_Init+0x64>)
 8001f38:	f000 ff84 	bl	8002e44 <HAL_CAN_Init>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 8001f42:	f000 f93b 	bl	80021bc <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	20000194 	.word	0x20000194
 8001f50:	40006400 	.word	0x40006400

08001f54 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b092      	sub	sp, #72	; 0x48
 8001f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f5a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
 8001f62:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	60da      	str	r2, [r3, #12]
 8001f72:	611a      	str	r2, [r3, #16]
 8001f74:	615a      	str	r2, [r3, #20]
 8001f76:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f78:	1d3b      	adds	r3, r7, #4
 8001f7a:	2220      	movs	r2, #32
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f003 fb82 	bl	8005688 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f84:	4b33      	ldr	r3, [pc, #204]	; (8002054 <MX_TIM1_Init+0x100>)
 8001f86:	4a34      	ldr	r2, [pc, #208]	; (8002058 <MX_TIM1_Init+0x104>)
 8001f88:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001f8a:	4b32      	ldr	r3, [pc, #200]	; (8002054 <MX_TIM1_Init+0x100>)
 8001f8c:	2247      	movs	r2, #71	; 0x47
 8001f8e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f90:	4b30      	ldr	r3, [pc, #192]	; (8002054 <MX_TIM1_Init+0x100>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8001f96:	4b2f      	ldr	r3, [pc, #188]	; (8002054 <MX_TIM1_Init+0x100>)
 8001f98:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001f9c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f9e:	4b2d      	ldr	r3, [pc, #180]	; (8002054 <MX_TIM1_Init+0x100>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001fa4:	4b2b      	ldr	r3, [pc, #172]	; (8002054 <MX_TIM1_Init+0x100>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001faa:	4b2a      	ldr	r3, [pc, #168]	; (8002054 <MX_TIM1_Init+0x100>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001fb0:	4828      	ldr	r0, [pc, #160]	; (8002054 <MX_TIM1_Init+0x100>)
 8001fb2:	f002 feb1 	bl	8004d18 <HAL_TIM_PWM_Init>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001fbc:	f000 f8fe 	bl	80021bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001fc8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4821      	ldr	r0, [pc, #132]	; (8002054 <MX_TIM1_Init+0x100>)
 8001fd0:	f003 fa60 	bl	8005494 <HAL_TIMEx_MasterConfigSynchronization>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001fda:	f000 f8ef 	bl	80021bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fde:	2360      	movs	r3, #96	; 0x60
 8001fe0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fea:	2300      	movs	r3, #0
 8001fec:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ffa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ffe:	2208      	movs	r2, #8
 8002000:	4619      	mov	r1, r3
 8002002:	4814      	ldr	r0, [pc, #80]	; (8002054 <MX_TIM1_Init+0x100>)
 8002004:	f002 ff7a 	bl	8004efc <HAL_TIM_PWM_ConfigChannel>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800200e:	f000 f8d5 	bl	80021bc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002012:	2300      	movs	r3, #0
 8002014:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002016:	2300      	movs	r3, #0
 8002018:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800201e:	2300      	movs	r3, #0
 8002020:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002022:	2300      	movs	r3, #0
 8002024:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002026:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800202a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800202c:	2300      	movs	r3, #0
 800202e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002030:	1d3b      	adds	r3, r7, #4
 8002032:	4619      	mov	r1, r3
 8002034:	4807      	ldr	r0, [pc, #28]	; (8002054 <MX_TIM1_Init+0x100>)
 8002036:	f003 fa8b 	bl	8005550 <HAL_TIMEx_ConfigBreakDeadTime>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8002040:	f000 f8bc 	bl	80021bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002044:	4803      	ldr	r0, [pc, #12]	; (8002054 <MX_TIM1_Init+0x100>)
 8002046:	f000 f9e3 	bl	8002410 <HAL_TIM_MspPostInit>

}
 800204a:	bf00      	nop
 800204c:	3748      	adds	r7, #72	; 0x48
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20000230 	.word	0x20000230
 8002058:	40012c00 	.word	0x40012c00

0800205c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002062:	4a0c      	ldr	r2, [pc, #48]	; (8002094 <MX_DMA_Init+0x38>)
 8002064:	4b0b      	ldr	r3, [pc, #44]	; (8002094 <MX_DMA_Init+0x38>)
 8002066:	695b      	ldr	r3, [r3, #20]
 8002068:	f043 0301 	orr.w	r3, r3, #1
 800206c:	6153      	str	r3, [r2, #20]
 800206e:	4b09      	ldr	r3, [pc, #36]	; (8002094 <MX_DMA_Init+0x38>)
 8002070:	695b      	ldr	r3, [r3, #20]
 8002072:	f003 0301 	and.w	r3, r3, #1
 8002076:	607b      	str	r3, [r7, #4]
 8002078:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800207a:	2200      	movs	r2, #0
 800207c:	2100      	movs	r1, #0
 800207e:	200b      	movs	r0, #11
 8002080:	f001 fdef 	bl	8003c62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002084:	200b      	movs	r0, #11
 8002086:	f001 fe08 	bl	8003c9a <HAL_NVIC_EnableIRQ>

}
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	40021000 	.word	0x40021000

08002098 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b088      	sub	sp, #32
 800209c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800209e:	f107 0310 	add.w	r3, r7, #16
 80020a2:	2200      	movs	r2, #0
 80020a4:	601a      	str	r2, [r3, #0]
 80020a6:	605a      	str	r2, [r3, #4]
 80020a8:	609a      	str	r2, [r3, #8]
 80020aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ac:	4a3f      	ldr	r2, [pc, #252]	; (80021ac <MX_GPIO_Init+0x114>)
 80020ae:	4b3f      	ldr	r3, [pc, #252]	; (80021ac <MX_GPIO_Init+0x114>)
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	f043 0310 	orr.w	r3, r3, #16
 80020b6:	6193      	str	r3, [r2, #24]
 80020b8:	4b3c      	ldr	r3, [pc, #240]	; (80021ac <MX_GPIO_Init+0x114>)
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	f003 0310 	and.w	r3, r3, #16
 80020c0:	60fb      	str	r3, [r7, #12]
 80020c2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020c4:	4a39      	ldr	r2, [pc, #228]	; (80021ac <MX_GPIO_Init+0x114>)
 80020c6:	4b39      	ldr	r3, [pc, #228]	; (80021ac <MX_GPIO_Init+0x114>)
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	f043 0320 	orr.w	r3, r3, #32
 80020ce:	6193      	str	r3, [r2, #24]
 80020d0:	4b36      	ldr	r3, [pc, #216]	; (80021ac <MX_GPIO_Init+0x114>)
 80020d2:	699b      	ldr	r3, [r3, #24]
 80020d4:	f003 0320 	and.w	r3, r3, #32
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020dc:	4a33      	ldr	r2, [pc, #204]	; (80021ac <MX_GPIO_Init+0x114>)
 80020de:	4b33      	ldr	r3, [pc, #204]	; (80021ac <MX_GPIO_Init+0x114>)
 80020e0:	699b      	ldr	r3, [r3, #24]
 80020e2:	f043 0304 	orr.w	r3, r3, #4
 80020e6:	6193      	str	r3, [r2, #24]
 80020e8:	4b30      	ldr	r3, [pc, #192]	; (80021ac <MX_GPIO_Init+0x114>)
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	f003 0304 	and.w	r3, r3, #4
 80020f0:	607b      	str	r3, [r7, #4]
 80020f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020f4:	4a2d      	ldr	r2, [pc, #180]	; (80021ac <MX_GPIO_Init+0x114>)
 80020f6:	4b2d      	ldr	r3, [pc, #180]	; (80021ac <MX_GPIO_Init+0x114>)
 80020f8:	699b      	ldr	r3, [r3, #24]
 80020fa:	f043 0308 	orr.w	r3, r3, #8
 80020fe:	6193      	str	r3, [r2, #24]
 8002100:	4b2a      	ldr	r3, [pc, #168]	; (80021ac <MX_GPIO_Init+0x114>)
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	f003 0308 	and.w	r3, r3, #8
 8002108:	603b      	str	r3, [r7, #0]
 800210a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ABS_CLK_Pin|ABS_CS_Pin, GPIO_PIN_RESET);
 800210c:	2200      	movs	r2, #0
 800210e:	2128      	movs	r1, #40	; 0x28
 8002110:	4827      	ldr	r0, [pc, #156]	; (80021b0 <MX_GPIO_Init+0x118>)
 8002112:	f002 f948 	bl	80043a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FUEL_CUT_GPIO_Port, FUEL_CUT_Pin, GPIO_PIN_RESET);
 8002116:	2200      	movs	r2, #0
 8002118:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800211c:	4825      	ldr	r0, [pc, #148]	; (80021b4 <MX_GPIO_Init+0x11c>)
 800211e:	f002 f942 	bl	80043a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002122:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002126:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002128:	2300      	movs	r3, #0
 800212a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212c:	2300      	movs	r3, #0
 800212e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002130:	f107 0310 	add.w	r3, r7, #16
 8002134:	4619      	mov	r1, r3
 8002136:	4820      	ldr	r0, [pc, #128]	; (80021b8 <MX_GPIO_Init+0x120>)
 8002138:	f001 ffc4 	bl	80040c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800213c:	2301      	movs	r3, #1
 800213e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002140:	2303      	movs	r3, #3
 8002142:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002144:	f107 0310 	add.w	r3, r7, #16
 8002148:	4619      	mov	r1, r3
 800214a:	4819      	ldr	r0, [pc, #100]	; (80021b0 <MX_GPIO_Init+0x118>)
 800214c:	f001 ffba 	bl	80040c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ABS_CLK_Pin ABS_CS_Pin */
  GPIO_InitStruct.Pin = ABS_CLK_Pin|ABS_CS_Pin;
 8002150:	2328      	movs	r3, #40	; 0x28
 8002152:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002154:	2301      	movs	r3, #1
 8002156:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002158:	2300      	movs	r3, #0
 800215a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800215c:	2302      	movs	r3, #2
 800215e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002160:	f107 0310 	add.w	r3, r7, #16
 8002164:	4619      	mov	r1, r3
 8002166:	4812      	ldr	r0, [pc, #72]	; (80021b0 <MX_GPIO_Init+0x118>)
 8002168:	f001 ffac 	bl	80040c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ABS_DO_Pin */
  GPIO_InitStruct.Pin = ABS_DO_Pin;
 800216c:	2380      	movs	r3, #128	; 0x80
 800216e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002170:	2300      	movs	r3, #0
 8002172:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002174:	2300      	movs	r3, #0
 8002176:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ABS_DO_GPIO_Port, &GPIO_InitStruct);
 8002178:	f107 0310 	add.w	r3, r7, #16
 800217c:	4619      	mov	r1, r3
 800217e:	480c      	ldr	r0, [pc, #48]	; (80021b0 <MX_GPIO_Init+0x118>)
 8002180:	f001 ffa0 	bl	80040c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : FUEL_CUT_Pin */
  GPIO_InitStruct.Pin = FUEL_CUT_Pin;
 8002184:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002188:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800218a:	2301      	movs	r3, #1
 800218c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800218e:	2302      	movs	r3, #2
 8002190:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002192:	2303      	movs	r3, #3
 8002194:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(FUEL_CUT_GPIO_Port, &GPIO_InitStruct);
 8002196:	f107 0310 	add.w	r3, r7, #16
 800219a:	4619      	mov	r1, r3
 800219c:	4805      	ldr	r0, [pc, #20]	; (80021b4 <MX_GPIO_Init+0x11c>)
 800219e:	f001 ff91 	bl	80040c4 <HAL_GPIO_Init>

}
 80021a2:	bf00      	nop
 80021a4:	3720      	adds	r7, #32
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40021000 	.word	0x40021000
 80021b0:	40010800 	.word	0x40010800
 80021b4:	40010c00 	.word	0x40010c00
 80021b8:	40011000 	.word	0x40011000

080021bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80021c0:	bf00      	nop
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bc80      	pop	{r7}
 80021c6:	4770      	bx	lr

080021c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80021ce:	4a16      	ldr	r2, [pc, #88]	; (8002228 <HAL_MspInit+0x60>)
 80021d0:	4b15      	ldr	r3, [pc, #84]	; (8002228 <HAL_MspInit+0x60>)
 80021d2:	699b      	ldr	r3, [r3, #24]
 80021d4:	f043 0301 	orr.w	r3, r3, #1
 80021d8:	6193      	str	r3, [r2, #24]
 80021da:	4b13      	ldr	r3, [pc, #76]	; (8002228 <HAL_MspInit+0x60>)
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	60bb      	str	r3, [r7, #8]
 80021e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021e6:	4a10      	ldr	r2, [pc, #64]	; (8002228 <HAL_MspInit+0x60>)
 80021e8:	4b0f      	ldr	r3, [pc, #60]	; (8002228 <HAL_MspInit+0x60>)
 80021ea:	69db      	ldr	r3, [r3, #28]
 80021ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021f0:	61d3      	str	r3, [r2, #28]
 80021f2:	4b0d      	ldr	r3, [pc, #52]	; (8002228 <HAL_MspInit+0x60>)
 80021f4:	69db      	ldr	r3, [r3, #28]
 80021f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021fa:	607b      	str	r3, [r7, #4]
 80021fc:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80021fe:	2005      	movs	r0, #5
 8002200:	f001 fd24 	bl	8003c4c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002204:	4b09      	ldr	r3, [pc, #36]	; (800222c <HAL_MspInit+0x64>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	60fb      	str	r3, [r7, #12]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	4a04      	ldr	r2, [pc, #16]	; (800222c <HAL_MspInit+0x64>)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002220:	bf00      	nop
 8002222:	3710      	adds	r7, #16
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40021000 	.word	0x40021000
 800222c:	40010000 	.word	0x40010000

08002230 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b088      	sub	sp, #32
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002238:	f107 0310 	add.w	r3, r7, #16
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	605a      	str	r2, [r3, #4]
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a29      	ldr	r2, [pc, #164]	; (80022f0 <HAL_ADC_MspInit+0xc0>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d14a      	bne.n	80022e6 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002250:	4a28      	ldr	r2, [pc, #160]	; (80022f4 <HAL_ADC_MspInit+0xc4>)
 8002252:	4b28      	ldr	r3, [pc, #160]	; (80022f4 <HAL_ADC_MspInit+0xc4>)
 8002254:	699b      	ldr	r3, [r3, #24]
 8002256:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800225a:	6193      	str	r3, [r2, #24]
 800225c:	4b25      	ldr	r3, [pc, #148]	; (80022f4 <HAL_ADC_MspInit+0xc4>)
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002264:	60fb      	str	r3, [r7, #12]
 8002266:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002268:	4a22      	ldr	r2, [pc, #136]	; (80022f4 <HAL_ADC_MspInit+0xc4>)
 800226a:	4b22      	ldr	r3, [pc, #136]	; (80022f4 <HAL_ADC_MspInit+0xc4>)
 800226c:	699b      	ldr	r3, [r3, #24]
 800226e:	f043 0304 	orr.w	r3, r3, #4
 8002272:	6193      	str	r3, [r2, #24]
 8002274:	4b1f      	ldr	r3, [pc, #124]	; (80022f4 <HAL_ADC_MspInit+0xc4>)
 8002276:	699b      	ldr	r3, [r3, #24]
 8002278:	f003 0304 	and.w	r3, r3, #4
 800227c:	60bb      	str	r3, [r7, #8]
 800227e:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6;
 8002280:	2353      	movs	r3, #83	; 0x53
 8002282:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002284:	2303      	movs	r3, #3
 8002286:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002288:	f107 0310 	add.w	r3, r7, #16
 800228c:	4619      	mov	r1, r3
 800228e:	481a      	ldr	r0, [pc, #104]	; (80022f8 <HAL_ADC_MspInit+0xc8>)
 8002290:	f001 ff18 	bl	80040c4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002294:	4b19      	ldr	r3, [pc, #100]	; (80022fc <HAL_ADC_MspInit+0xcc>)
 8002296:	4a1a      	ldr	r2, [pc, #104]	; (8002300 <HAL_ADC_MspInit+0xd0>)
 8002298:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800229a:	4b18      	ldr	r3, [pc, #96]	; (80022fc <HAL_ADC_MspInit+0xcc>)
 800229c:	2200      	movs	r2, #0
 800229e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80022a0:	4b16      	ldr	r3, [pc, #88]	; (80022fc <HAL_ADC_MspInit+0xcc>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80022a6:	4b15      	ldr	r3, [pc, #84]	; (80022fc <HAL_ADC_MspInit+0xcc>)
 80022a8:	2280      	movs	r2, #128	; 0x80
 80022aa:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80022ac:	4b13      	ldr	r3, [pc, #76]	; (80022fc <HAL_ADC_MspInit+0xcc>)
 80022ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022b2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80022b4:	4b11      	ldr	r3, [pc, #68]	; (80022fc <HAL_ADC_MspInit+0xcc>)
 80022b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022ba:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80022bc:	4b0f      	ldr	r3, [pc, #60]	; (80022fc <HAL_ADC_MspInit+0xcc>)
 80022be:	2220      	movs	r2, #32
 80022c0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80022c2:	4b0e      	ldr	r3, [pc, #56]	; (80022fc <HAL_ADC_MspInit+0xcc>)
 80022c4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022c8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80022ca:	480c      	ldr	r0, [pc, #48]	; (80022fc <HAL_ADC_MspInit+0xcc>)
 80022cc:	f001 fd00 	bl	8003cd0 <HAL_DMA_Init>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 80022d6:	f7ff ff71 	bl	80021bc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a07      	ldr	r2, [pc, #28]	; (80022fc <HAL_ADC_MspInit+0xcc>)
 80022de:	621a      	str	r2, [r3, #32]
 80022e0:	4a06      	ldr	r2, [pc, #24]	; (80022fc <HAL_ADC_MspInit+0xcc>)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80022e6:	bf00      	nop
 80022e8:	3720      	adds	r7, #32
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40012400 	.word	0x40012400
 80022f4:	40021000 	.word	0x40021000
 80022f8:	40010800 	.word	0x40010800
 80022fc:	200001ec 	.word	0x200001ec
 8002300:	40020008 	.word	0x40020008

08002304 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b08a      	sub	sp, #40	; 0x28
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800230c:	f107 0314 	add.w	r3, r7, #20
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
 8002314:	605a      	str	r2, [r3, #4]
 8002316:	609a      	str	r2, [r3, #8]
 8002318:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a29      	ldr	r2, [pc, #164]	; (80023c4 <HAL_CAN_MspInit+0xc0>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d14b      	bne.n	80023bc <HAL_CAN_MspInit+0xb8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002324:	4a28      	ldr	r2, [pc, #160]	; (80023c8 <HAL_CAN_MspInit+0xc4>)
 8002326:	4b28      	ldr	r3, [pc, #160]	; (80023c8 <HAL_CAN_MspInit+0xc4>)
 8002328:	69db      	ldr	r3, [r3, #28]
 800232a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800232e:	61d3      	str	r3, [r2, #28]
 8002330:	4b25      	ldr	r3, [pc, #148]	; (80023c8 <HAL_CAN_MspInit+0xc4>)
 8002332:	69db      	ldr	r3, [r3, #28]
 8002334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002338:	613b      	str	r3, [r7, #16]
 800233a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800233c:	4a22      	ldr	r2, [pc, #136]	; (80023c8 <HAL_CAN_MspInit+0xc4>)
 800233e:	4b22      	ldr	r3, [pc, #136]	; (80023c8 <HAL_CAN_MspInit+0xc4>)
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	f043 0308 	orr.w	r3, r3, #8
 8002346:	6193      	str	r3, [r2, #24]
 8002348:	4b1f      	ldr	r3, [pc, #124]	; (80023c8 <HAL_CAN_MspInit+0xc4>)
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	f003 0308 	and.w	r3, r3, #8
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002354:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002358:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800235a:	2300      	movs	r3, #0
 800235c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235e:	2300      	movs	r3, #0
 8002360:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002362:	f107 0314 	add.w	r3, r7, #20
 8002366:	4619      	mov	r1, r3
 8002368:	4818      	ldr	r0, [pc, #96]	; (80023cc <HAL_CAN_MspInit+0xc8>)
 800236a:	f001 feab 	bl	80040c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800236e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002372:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002374:	2302      	movs	r3, #2
 8002376:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002378:	2303      	movs	r3, #3
 800237a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800237c:	f107 0314 	add.w	r3, r7, #20
 8002380:	4619      	mov	r1, r3
 8002382:	4812      	ldr	r0, [pc, #72]	; (80023cc <HAL_CAN_MspInit+0xc8>)
 8002384:	f001 fe9e 	bl	80040c4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8002388:	4b11      	ldr	r3, [pc, #68]	; (80023d0 <HAL_CAN_MspInit+0xcc>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	627b      	str	r3, [r7, #36]	; 0x24
 800238e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002390:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8002394:	627b      	str	r3, [r7, #36]	; 0x24
 8002396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002398:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800239c:	627b      	str	r3, [r7, #36]	; 0x24
 800239e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023a4:	627b      	str	r3, [r7, #36]	; 0x24
 80023a6:	4a0a      	ldr	r2, [pc, #40]	; (80023d0 <HAL_CAN_MspInit+0xcc>)
 80023a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023aa:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80023ac:	2200      	movs	r2, #0
 80023ae:	2100      	movs	r1, #0
 80023b0:	2014      	movs	r0, #20
 80023b2:	f001 fc56 	bl	8003c62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80023b6:	2014      	movs	r0, #20
 80023b8:	f001 fc6f 	bl	8003c9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80023bc:	bf00      	nop
 80023be:	3728      	adds	r7, #40	; 0x28
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	40006400 	.word	0x40006400
 80023c8:	40021000 	.word	0x40021000
 80023cc:	40010c00 	.word	0x40010c00
 80023d0:	40010000 	.word	0x40010000

080023d4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a09      	ldr	r2, [pc, #36]	; (8002408 <HAL_TIM_PWM_MspInit+0x34>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d10b      	bne.n	80023fe <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80023e6:	4a09      	ldr	r2, [pc, #36]	; (800240c <HAL_TIM_PWM_MspInit+0x38>)
 80023e8:	4b08      	ldr	r3, [pc, #32]	; (800240c <HAL_TIM_PWM_MspInit+0x38>)
 80023ea:	699b      	ldr	r3, [r3, #24]
 80023ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023f0:	6193      	str	r3, [r2, #24]
 80023f2:	4b06      	ldr	r3, [pc, #24]	; (800240c <HAL_TIM_PWM_MspInit+0x38>)
 80023f4:	699b      	ldr	r3, [r3, #24]
 80023f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80023fe:	bf00      	nop
 8002400:	3714      	adds	r7, #20
 8002402:	46bd      	mov	sp, r7
 8002404:	bc80      	pop	{r7}
 8002406:	4770      	bx	lr
 8002408:	40012c00 	.word	0x40012c00
 800240c:	40021000 	.word	0x40021000

08002410 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b088      	sub	sp, #32
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002418:	f107 0310 	add.w	r3, r7, #16
 800241c:	2200      	movs	r2, #0
 800241e:	601a      	str	r2, [r3, #0]
 8002420:	605a      	str	r2, [r3, #4]
 8002422:	609a      	str	r2, [r3, #8]
 8002424:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a10      	ldr	r2, [pc, #64]	; (800246c <HAL_TIM_MspPostInit+0x5c>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d118      	bne.n	8002462 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002430:	4a0f      	ldr	r2, [pc, #60]	; (8002470 <HAL_TIM_MspPostInit+0x60>)
 8002432:	4b0f      	ldr	r3, [pc, #60]	; (8002470 <HAL_TIM_MspPostInit+0x60>)
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	f043 0304 	orr.w	r3, r3, #4
 800243a:	6193      	str	r3, [r2, #24]
 800243c:	4b0c      	ldr	r3, [pc, #48]	; (8002470 <HAL_TIM_MspPostInit+0x60>)
 800243e:	699b      	ldr	r3, [r3, #24]
 8002440:	f003 0304 	and.w	r3, r3, #4
 8002444:	60fb      	str	r3, [r7, #12]
 8002446:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002448:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800244c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244e:	2302      	movs	r3, #2
 8002450:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002452:	2302      	movs	r3, #2
 8002454:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002456:	f107 0310 	add.w	r3, r7, #16
 800245a:	4619      	mov	r1, r3
 800245c:	4805      	ldr	r0, [pc, #20]	; (8002474 <HAL_TIM_MspPostInit+0x64>)
 800245e:	f001 fe31 	bl	80040c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002462:	bf00      	nop
 8002464:	3720      	adds	r7, #32
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	40012c00 	.word	0x40012c00
 8002470:	40021000 	.word	0x40021000
 8002474:	40010800 	.word	0x40010800

08002478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	bc80      	pop	{r7}
 8002482:	4770      	bx	lr

08002484 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002488:	e7fe      	b.n	8002488 <HardFault_Handler+0x4>

0800248a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800248a:	b480      	push	{r7}
 800248c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800248e:	e7fe      	b.n	800248e <MemManage_Handler+0x4>

08002490 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002494:	e7fe      	b.n	8002494 <BusFault_Handler+0x4>

08002496 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002496:	b480      	push	{r7}
 8002498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800249a:	e7fe      	b.n	800249a <UsageFault_Handler+0x4>

0800249c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bc80      	pop	{r7}
 80024a6:	4770      	bx	lr

080024a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024ac:	bf00      	nop
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bc80      	pop	{r7}
 80024b2:	4770      	bx	lr

080024b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr

080024c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024c6:	f000 f8c3 	bl	8002650 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  for (uint8 i = 0; i < N_PROCESS; ++i)
 80024ca:	2300      	movs	r3, #0
 80024cc:	71fb      	strb	r3, [r7, #7]
 80024ce:	e00a      	b.n	80024e6 <SysTick_Handler+0x26>
  {
	  ++timers[i];
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	4a0a      	ldr	r2, [pc, #40]	; (80024fc <SysTick_Handler+0x3c>)
 80024d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80024d8:	3201      	adds	r2, #1
 80024da:	4908      	ldr	r1, [pc, #32]	; (80024fc <SysTick_Handler+0x3c>)
 80024dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (uint8 i = 0; i < N_PROCESS; ++i)
 80024e0:	79fb      	ldrb	r3, [r7, #7]
 80024e2:	3301      	adds	r3, #1
 80024e4:	71fb      	strb	r3, [r7, #7]
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d9f1      	bls.n	80024d0 <SysTick_Handler+0x10>
  }
  hasElapsed = TRUE;
 80024ec:	4b04      	ldr	r3, [pc, #16]	; (8002500 <SysTick_Handler+0x40>)
 80024ee:	2201      	movs	r2, #1
 80024f0:	701a      	strb	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 80024f2:	bf00      	nop
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000110 	.word	0x20000110
 8002500:	2000011c 	.word	0x2000011c

08002504 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002508:	4803      	ldr	r0, [pc, #12]	; (8002518 <DMA1_Channel1_IRQHandler+0x14>)
 800250a:	f001 fc9b 	bl	8003e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* Gear Sensor DMA process */
  GearSensor_DMAProcess();
 800250e:	f7ff f9a3 	bl	8001858 <GearSensor_DMAProcess>

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	200001ec 	.word	0x200001ec

0800251c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002520:	4803      	ldr	r0, [pc, #12]	; (8002530 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8002522:	f001 f8a2 	bl	800366a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */
  CAN_ReceiveMsg();
 8002526:	f7fe fadf 	bl	8000ae8 <CAN_ReceiveMsg>

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800252a:	bf00      	nop
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	20000194 	.word	0x20000194

08002534 <SysTickHasElapsed>:

/* USER CODE BEGIN 1 */

boolean SysTickHasElapsed(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
	return hasElapsed;
 8002538:	4b03      	ldr	r3, [pc, #12]	; (8002548 <SysTickHasElapsed+0x14>)
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	b2db      	uxtb	r3, r3
}
 800253e:	4618      	mov	r0, r3
 8002540:	46bd      	mov	sp, r7
 8002542:	bc80      	pop	{r7}
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	2000011c 	.word	0x2000011c

0800254c <SysTickResetElapsed>:

void SysTickResetElapsed(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
	hasElapsed = FALSE;
 8002550:	4b03      	ldr	r3, [pc, #12]	; (8002560 <SysTickResetElapsed+0x14>)
 8002552:	2200      	movs	r2, #0
 8002554:	701a      	strb	r2, [r3, #0]
}
 8002556:	bf00      	nop
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	2000011c 	.word	0x2000011c

08002564 <SchedulerEvaluate>:

void SchedulerEvaluate(const Scheduler* schedule)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
	for (uint8 i = 0U; i < N_PROCESS; ++i)
 800256c:	2300      	movs	r3, #0
 800256e:	73fb      	strb	r3, [r7, #15]
 8002570:	e018      	b.n	80025a4 <SchedulerEvaluate+0x40>
	{
		if (timers[i] >= schedule[i].period)
 8002572:	7bfb      	ldrb	r3, [r7, #15]
 8002574:	4a0f      	ldr	r2, [pc, #60]	; (80025b4 <SchedulerEvaluate+0x50>)
 8002576:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800257a:	7bfb      	ldrb	r3, [r7, #15]
 800257c:	00db      	lsls	r3, r3, #3
 800257e:	6879      	ldr	r1, [r7, #4]
 8002580:	440b      	add	r3, r1
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	429a      	cmp	r2, r3
 8002586:	d30a      	bcc.n	800259e <SchedulerEvaluate+0x3a>
		{
			schedule[i].handler();
 8002588:	7bfb      	ldrb	r3, [r7, #15]
 800258a:	00db      	lsls	r3, r3, #3
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	4413      	add	r3, r2
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4798      	blx	r3
			timers[i] = 0U;
 8002594:	7bfb      	ldrb	r3, [r7, #15]
 8002596:	4a07      	ldr	r2, [pc, #28]	; (80025b4 <SchedulerEvaluate+0x50>)
 8002598:	2100      	movs	r1, #0
 800259a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint8 i = 0U; i < N_PROCESS; ++i)
 800259e:	7bfb      	ldrb	r3, [r7, #15]
 80025a0:	3301      	adds	r3, #1
 80025a2:	73fb      	strb	r3, [r7, #15]
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d9e3      	bls.n	8002572 <SchedulerEvaluate+0xe>
		}
	}
}
 80025aa:	bf00      	nop
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000110 	.word	0x20000110

080025b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr

080025c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025c8:	4a08      	ldr	r2, [pc, #32]	; (80025ec <HAL_Init+0x28>)
 80025ca:	4b08      	ldr	r3, [pc, #32]	; (80025ec <HAL_Init+0x28>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f043 0310 	orr.w	r3, r3, #16
 80025d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025d4:	2003      	movs	r0, #3
 80025d6:	f001 fb39 	bl	8003c4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025da:	2000      	movs	r0, #0
 80025dc:	f000 f808 	bl	80025f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025e0:	f7ff fdf2 	bl	80021c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40022000 	.word	0x40022000

080025f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025f8:	4b12      	ldr	r3, [pc, #72]	; (8002644 <HAL_InitTick+0x54>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	4b12      	ldr	r3, [pc, #72]	; (8002648 <HAL_InitTick+0x58>)
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	4619      	mov	r1, r3
 8002602:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002606:	fbb3 f3f1 	udiv	r3, r3, r1
 800260a:	fbb2 f3f3 	udiv	r3, r2, r3
 800260e:	4618      	mov	r0, r3
 8002610:	f001 fb51 	bl	8003cb6 <HAL_SYSTICK_Config>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e00e      	b.n	800263c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2b0f      	cmp	r3, #15
 8002622:	d80a      	bhi.n	800263a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002624:	2200      	movs	r2, #0
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	f04f 30ff 	mov.w	r0, #4294967295
 800262c:	f001 fb19 	bl	8003c62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002630:	4a06      	ldr	r2, [pc, #24]	; (800264c <HAL_InitTick+0x5c>)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002636:	2300      	movs	r3, #0
 8002638:	e000      	b.n	800263c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
}
 800263c:	4618      	mov	r0, r3
 800263e:	3708      	adds	r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	20000070 	.word	0x20000070
 8002648:	20000078 	.word	0x20000078
 800264c:	20000074 	.word	0x20000074

08002650 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002654:	4b05      	ldr	r3, [pc, #20]	; (800266c <HAL_IncTick+0x1c>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	461a      	mov	r2, r3
 800265a:	4b05      	ldr	r3, [pc, #20]	; (8002670 <HAL_IncTick+0x20>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4413      	add	r3, r2
 8002660:	4a03      	ldr	r2, [pc, #12]	; (8002670 <HAL_IncTick+0x20>)
 8002662:	6013      	str	r3, [r2, #0]
}
 8002664:	bf00      	nop
 8002666:	46bd      	mov	sp, r7
 8002668:	bc80      	pop	{r7}
 800266a:	4770      	bx	lr
 800266c:	20000078 	.word	0x20000078
 8002670:	20000280 	.word	0x20000280

08002674 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  return uwTick;
 8002678:	4b02      	ldr	r3, [pc, #8]	; (8002684 <HAL_GetTick+0x10>)
 800267a:	681b      	ldr	r3, [r3, #0]
}
 800267c:	4618      	mov	r0, r3
 800267e:	46bd      	mov	sp, r7
 8002680:	bc80      	pop	{r7}
 8002682:	4770      	bx	lr
 8002684:	20000280 	.word	0x20000280

08002688 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002690:	f7ff fff0 	bl	8002674 <HAL_GetTick>
 8002694:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026a0:	d005      	beq.n	80026ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026a2:	4b09      	ldr	r3, [pc, #36]	; (80026c8 <HAL_Delay+0x40>)
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	461a      	mov	r2, r3
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	4413      	add	r3, r2
 80026ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026ae:	bf00      	nop
 80026b0:	f7ff ffe0 	bl	8002674 <HAL_GetTick>
 80026b4:	4602      	mov	r2, r0
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	1ad2      	subs	r2, r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d3f7      	bcc.n	80026b0 <HAL_Delay+0x28>
  {
  }
}
 80026c0:	bf00      	nop
 80026c2:	3710      	adds	r7, #16
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	20000078 	.word	0x20000078

080026cc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b086      	sub	sp, #24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026d4:	2300      	movs	r3, #0
 80026d6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80026d8:	2300      	movs	r3, #0
 80026da:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80026dc:	2300      	movs	r3, #0
 80026de:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80026e0:	2300      	movs	r3, #0
 80026e2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d101      	bne.n	80026ee <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e0be      	b.n	800286c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d109      	bne.n	8002710 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f7ff fd90 	bl	8002230 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f000 faf7 	bl	8002d04 <ADC_ConversionStop_Disable>
 8002716:	4603      	mov	r3, r0
 8002718:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800271e:	f003 0310 	and.w	r3, r3, #16
 8002722:	2b00      	cmp	r3, #0
 8002724:	f040 8099 	bne.w	800285a <HAL_ADC_Init+0x18e>
 8002728:	7dfb      	ldrb	r3, [r7, #23]
 800272a:	2b00      	cmp	r3, #0
 800272c:	f040 8095 	bne.w	800285a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002734:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002738:	f023 0302 	bic.w	r3, r3, #2
 800273c:	f043 0202 	orr.w	r2, r3, #2
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800274c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	7b1b      	ldrb	r3, [r3, #12]
 8002752:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002754:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	4313      	orrs	r3, r2
 800275a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002764:	d003      	beq.n	800276e <HAL_ADC_Init+0xa2>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d102      	bne.n	8002774 <HAL_ADC_Init+0xa8>
 800276e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002772:	e000      	b.n	8002776 <HAL_ADC_Init+0xaa>
 8002774:	2300      	movs	r3, #0
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	4313      	orrs	r3, r2
 800277a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	7d1b      	ldrb	r3, [r3, #20]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d119      	bne.n	80027b8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	7b1b      	ldrb	r3, [r3, #12]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d109      	bne.n	80027a0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	3b01      	subs	r3, #1
 8002792:	035a      	lsls	r2, r3, #13
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	4313      	orrs	r3, r2
 8002798:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800279c:	613b      	str	r3, [r7, #16]
 800279e:	e00b      	b.n	80027b8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a4:	f043 0220 	orr.w	r2, r3, #32
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b0:	f043 0201 	orr.w	r2, r3, #1
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	6812      	ldr	r2, [r2, #0]
 80027c0:	6852      	ldr	r2, [r2, #4]
 80027c2:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 80027c6:	693a      	ldr	r2, [r7, #16]
 80027c8:	430a      	orrs	r2, r1
 80027ca:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	6899      	ldr	r1, [r3, #8]
 80027d6:	4b27      	ldr	r3, [pc, #156]	; (8002874 <HAL_ADC_Init+0x1a8>)
 80027d8:	400b      	ands	r3, r1
 80027da:	68b9      	ldr	r1, [r7, #8]
 80027dc:	430b      	orrs	r3, r1
 80027de:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027e8:	d003      	beq.n	80027f2 <HAL_ADC_Init+0x126>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d104      	bne.n	80027fc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	3b01      	subs	r3, #1
 80027f8:	051b      	lsls	r3, r3, #20
 80027fa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	6812      	ldr	r2, [r2, #0]
 8002804:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002806:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	430a      	orrs	r2, r1
 800280e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	689a      	ldr	r2, [r3, #8]
 8002816:	4b18      	ldr	r3, [pc, #96]	; (8002878 <HAL_ADC_Init+0x1ac>)
 8002818:	4013      	ands	r3, r2
 800281a:	68ba      	ldr	r2, [r7, #8]
 800281c:	4293      	cmp	r3, r2
 800281e:	d10b      	bne.n	8002838 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800282a:	f023 0303 	bic.w	r3, r3, #3
 800282e:	f043 0201 	orr.w	r2, r3, #1
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002836:	e018      	b.n	800286a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800283c:	f023 0312 	bic.w	r3, r3, #18
 8002840:	f043 0210 	orr.w	r2, r3, #16
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800284c:	f043 0201 	orr.w	r2, r3, #1
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002858:	e007      	b.n	800286a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285e:	f043 0210 	orr.w	r2, r3, #16
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800286a:	7dfb      	ldrb	r3, [r7, #23]
}
 800286c:	4618      	mov	r0, r3
 800286e:	3718      	adds	r7, #24
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	ffe1f7fd 	.word	0xffe1f7fd
 8002878:	ff1f0efe 	.word	0xff1f0efe

0800287c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b086      	sub	sp, #24
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002888:	2300      	movs	r3, #0
 800288a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a64      	ldr	r2, [pc, #400]	; (8002a24 <HAL_ADC_Start_DMA+0x1a8>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d004      	beq.n	80028a0 <HAL_ADC_Start_DMA+0x24>
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a63      	ldr	r2, [pc, #396]	; (8002a28 <HAL_ADC_Start_DMA+0x1ac>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d106      	bne.n	80028ae <HAL_ADC_Start_DMA+0x32>
 80028a0:	4b60      	ldr	r3, [pc, #384]	; (8002a24 <HAL_ADC_Start_DMA+0x1a8>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	f040 80b3 	bne.w	8002a14 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d101      	bne.n	80028bc <HAL_ADC_Start_DMA+0x40>
 80028b8:	2302      	movs	r3, #2
 80028ba:	e0ae      	b.n	8002a1a <HAL_ADC_Start_DMA+0x19e>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2201      	movs	r2, #1
 80028c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	f000 f9cb 	bl	8002c60 <ADC_Enable>
 80028ca:	4603      	mov	r3, r0
 80028cc:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80028ce:	7dfb      	ldrb	r3, [r7, #23]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f040 809a 	bne.w	8002a0a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028da:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80028de:	f023 0301 	bic.w	r3, r3, #1
 80028e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a4e      	ldr	r2, [pc, #312]	; (8002a28 <HAL_ADC_Start_DMA+0x1ac>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d105      	bne.n	8002900 <HAL_ADC_Start_DMA+0x84>
 80028f4:	4b4b      	ldr	r3, [pc, #300]	; (8002a24 <HAL_ADC_Start_DMA+0x1a8>)
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d115      	bne.n	800292c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002904:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002916:	2b00      	cmp	r3, #0
 8002918:	d026      	beq.n	8002968 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800291e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002922:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800292a:	e01d      	b.n	8002968 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002930:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a39      	ldr	r2, [pc, #228]	; (8002a24 <HAL_ADC_Start_DMA+0x1a8>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d004      	beq.n	800294c <HAL_ADC_Start_DMA+0xd0>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a38      	ldr	r2, [pc, #224]	; (8002a28 <HAL_ADC_Start_DMA+0x1ac>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d10d      	bne.n	8002968 <HAL_ADC_Start_DMA+0xec>
 800294c:	4b35      	ldr	r3, [pc, #212]	; (8002a24 <HAL_ADC_Start_DMA+0x1a8>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002954:	2b00      	cmp	r3, #0
 8002956:	d007      	beq.n	8002968 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800295c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002960:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800296c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d006      	beq.n	8002982 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002978:	f023 0206 	bic.w	r2, r3, #6
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002980:	e002      	b.n	8002988 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2200      	movs	r2, #0
 8002986:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2200      	movs	r2, #0
 800298c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	4a25      	ldr	r2, [pc, #148]	; (8002a2c <HAL_ADC_Start_DMA+0x1b0>)
 8002996:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6a1b      	ldr	r3, [r3, #32]
 800299c:	4a24      	ldr	r2, [pc, #144]	; (8002a30 <HAL_ADC_Start_DMA+0x1b4>)
 800299e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6a1b      	ldr	r3, [r3, #32]
 80029a4:	4a23      	ldr	r2, [pc, #140]	; (8002a34 <HAL_ADC_Start_DMA+0x1b8>)
 80029a6:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f06f 0202 	mvn.w	r2, #2
 80029b0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	6812      	ldr	r2, [r2, #0]
 80029ba:	6892      	ldr	r2, [r2, #8]
 80029bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029c0:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6a18      	ldr	r0, [r3, #32]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	334c      	adds	r3, #76	; 0x4c
 80029cc:	4619      	mov	r1, r3
 80029ce:	68ba      	ldr	r2, [r7, #8]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f001 f9d7 	bl	8003d84 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80029e0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80029e4:	d108      	bne.n	80029f8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68fa      	ldr	r2, [r7, #12]
 80029ec:	6812      	ldr	r2, [r2, #0]
 80029ee:	6892      	ldr	r2, [r2, #8]
 80029f0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80029f4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80029f6:	e00f      	b.n	8002a18 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	68fa      	ldr	r2, [r7, #12]
 80029fe:	6812      	ldr	r2, [r2, #0]
 8002a00:	6892      	ldr	r2, [r2, #8]
 8002a02:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002a06:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002a08:	e006      	b.n	8002a18 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002a12:	e001      	b.n	8002a18 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002a18:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40012400 	.word	0x40012400
 8002a28:	40012800 	.word	0x40012800
 8002a2c:	08002d79 	.word	0x08002d79
 8002a30:	08002df5 	.word	0x08002df5
 8002a34:	08002e11 	.word	0x08002e11

08002a38 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr

08002a4a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b083      	sub	sp, #12
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr

08002a5c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr
	...

08002a70 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002a70:	b490      	push	{r4, r7}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d101      	bne.n	8002a90 <HAL_ADC_ConfigChannel+0x20>
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	e0dc      	b.n	8002c4a <HAL_ADC_ConfigChannel+0x1da>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	2b06      	cmp	r3, #6
 8002a9e:	d81c      	bhi.n	8002ada <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6819      	ldr	r1, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	685a      	ldr	r2, [r3, #4]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	4413      	add	r3, r2
 8002ab4:	3b05      	subs	r3, #5
 8002ab6:	221f      	movs	r2, #31
 8002ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8002abc:	43db      	mvns	r3, r3
 8002abe:	4018      	ands	r0, r3
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	681c      	ldr	r4, [r3, #0]
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	4413      	add	r3, r2
 8002ace:	3b05      	subs	r3, #5
 8002ad0:	fa04 f303 	lsl.w	r3, r4, r3
 8002ad4:	4303      	orrs	r3, r0
 8002ad6:	634b      	str	r3, [r1, #52]	; 0x34
 8002ad8:	e03c      	b.n	8002b54 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	2b0c      	cmp	r3, #12
 8002ae0:	d81c      	bhi.n	8002b1c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6819      	ldr	r1, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685a      	ldr	r2, [r3, #4]
 8002af0:	4613      	mov	r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	4413      	add	r3, r2
 8002af6:	3b23      	subs	r3, #35	; 0x23
 8002af8:	221f      	movs	r2, #31
 8002afa:	fa02 f303 	lsl.w	r3, r2, r3
 8002afe:	43db      	mvns	r3, r3
 8002b00:	4018      	ands	r0, r3
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681c      	ldr	r4, [r3, #0]
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	685a      	ldr	r2, [r3, #4]
 8002b0a:	4613      	mov	r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	4413      	add	r3, r2
 8002b10:	3b23      	subs	r3, #35	; 0x23
 8002b12:	fa04 f303 	lsl.w	r3, r4, r3
 8002b16:	4303      	orrs	r3, r0
 8002b18:	630b      	str	r3, [r1, #48]	; 0x30
 8002b1a:	e01b      	b.n	8002b54 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6819      	ldr	r1, [r3, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	4413      	add	r3, r2
 8002b30:	3b41      	subs	r3, #65	; 0x41
 8002b32:	221f      	movs	r2, #31
 8002b34:	fa02 f303 	lsl.w	r3, r2, r3
 8002b38:	43db      	mvns	r3, r3
 8002b3a:	4018      	ands	r0, r3
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681c      	ldr	r4, [r3, #0]
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685a      	ldr	r2, [r3, #4]
 8002b44:	4613      	mov	r3, r2
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	4413      	add	r3, r2
 8002b4a:	3b41      	subs	r3, #65	; 0x41
 8002b4c:	fa04 f303 	lsl.w	r3, r4, r3
 8002b50:	4303      	orrs	r3, r0
 8002b52:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2b09      	cmp	r3, #9
 8002b5a:	d91c      	bls.n	8002b96 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6819      	ldr	r1, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68d8      	ldr	r0, [r3, #12]
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	4413      	add	r3, r2
 8002b70:	3b1e      	subs	r3, #30
 8002b72:	2207      	movs	r2, #7
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	4018      	ands	r0, r3
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	689c      	ldr	r4, [r3, #8]
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	4613      	mov	r3, r2
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	4413      	add	r3, r2
 8002b8a:	3b1e      	subs	r3, #30
 8002b8c:	fa04 f303 	lsl.w	r3, r4, r3
 8002b90:	4303      	orrs	r3, r0
 8002b92:	60cb      	str	r3, [r1, #12]
 8002b94:	e019      	b.n	8002bca <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6819      	ldr	r1, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	6918      	ldr	r0, [r3, #16]
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	4413      	add	r3, r2
 8002baa:	2207      	movs	r2, #7
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	43db      	mvns	r3, r3
 8002bb2:	4018      	ands	r0, r3
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	689c      	ldr	r4, [r3, #8]
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	005b      	lsls	r3, r3, #1
 8002bc0:	4413      	add	r3, r2
 8002bc2:	fa04 f303 	lsl.w	r3, r4, r3
 8002bc6:	4303      	orrs	r3, r0
 8002bc8:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2b10      	cmp	r3, #16
 8002bd0:	d003      	beq.n	8002bda <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002bd6:	2b11      	cmp	r3, #17
 8002bd8:	d132      	bne.n	8002c40 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a1d      	ldr	r2, [pc, #116]	; (8002c54 <HAL_ADC_ConfigChannel+0x1e4>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d125      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d126      	bne.n	8002c40 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	6812      	ldr	r2, [r2, #0]
 8002bfa:	6892      	ldr	r2, [r2, #8]
 8002bfc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002c00:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2b10      	cmp	r3, #16
 8002c08:	d11a      	bne.n	8002c40 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c0a:	4b13      	ldr	r3, [pc, #76]	; (8002c58 <HAL_ADC_ConfigChannel+0x1e8>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a13      	ldr	r2, [pc, #76]	; (8002c5c <HAL_ADC_ConfigChannel+0x1ec>)
 8002c10:	fba2 2303 	umull	r2, r3, r2, r3
 8002c14:	0c9a      	lsrs	r2, r3, #18
 8002c16:	4613      	mov	r3, r2
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	4413      	add	r3, r2
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c20:	e002      	b.n	8002c28 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	3b01      	subs	r3, #1
 8002c26:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1f9      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x1b2>
 8002c2e:	e007      	b.n	8002c40 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c34:	f043 0220 	orr.w	r2, r3, #32
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc90      	pop	{r4, r7}
 8002c52:	4770      	bx	lr
 8002c54:	40012400 	.word	0x40012400
 8002c58:	20000070 	.word	0x20000070
 8002c5c:	431bde83 	.word	0x431bde83

08002c60 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d039      	beq.n	8002cf2 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	6812      	ldr	r2, [r2, #0]
 8002c86:	6892      	ldr	r2, [r2, #8]
 8002c88:	f042 0201 	orr.w	r2, r2, #1
 8002c8c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c8e:	4b1b      	ldr	r3, [pc, #108]	; (8002cfc <ADC_Enable+0x9c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a1b      	ldr	r2, [pc, #108]	; (8002d00 <ADC_Enable+0xa0>)
 8002c94:	fba2 2303 	umull	r2, r3, r2, r3
 8002c98:	0c9b      	lsrs	r3, r3, #18
 8002c9a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002c9c:	e002      	b.n	8002ca4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	3b01      	subs	r3, #1
 8002ca2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d1f9      	bne.n	8002c9e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002caa:	f7ff fce3 	bl	8002674 <HAL_GetTick>
 8002cae:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002cb0:	e018      	b.n	8002ce4 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cb2:	f7ff fcdf 	bl	8002674 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d911      	bls.n	8002ce4 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc4:	f043 0210 	orr.w	r2, r3, #16
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd0:	f043 0201 	orr.w	r2, r3, #1
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e007      	b.n	8002cf4 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d1df      	bne.n	8002cb2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002cf2:	2300      	movs	r3, #0
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3710      	adds	r7, #16
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	20000070 	.word	0x20000070
 8002d00:	431bde83 	.word	0x431bde83

08002d04 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d127      	bne.n	8002d6e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	6812      	ldr	r2, [r2, #0]
 8002d26:	6892      	ldr	r2, [r2, #8]
 8002d28:	f022 0201 	bic.w	r2, r2, #1
 8002d2c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d2e:	f7ff fca1 	bl	8002674 <HAL_GetTick>
 8002d32:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d34:	e014      	b.n	8002d60 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d36:	f7ff fc9d 	bl	8002674 <HAL_GetTick>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d90d      	bls.n	8002d60 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d48:	f043 0210 	orr.w	r2, r3, #16
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d54:	f043 0201 	orr.w	r2, r3, #1
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e007      	b.n	8002d70 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f003 0301 	and.w	r3, r3, #1
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d0e3      	beq.n	8002d36 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3710      	adds	r7, #16
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d84:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d8a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d127      	bne.n	8002de2 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d96:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002da8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002dac:	d115      	bne.n	8002dda <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d111      	bne.n	8002dda <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d105      	bne.n	8002dda <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd2:	f043 0201 	orr.w	r2, r3, #1
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002dda:	68f8      	ldr	r0, [r7, #12]
 8002ddc:	f7ff fe2c 	bl	8002a38 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002de0:	e004      	b.n	8002dec <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	4798      	blx	r3
}
 8002dec:	bf00      	nop
 8002dee:	3710      	adds	r7, #16
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e00:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002e02:	68f8      	ldr	r0, [r7, #12]
 8002e04:	f7ff fe21 	bl	8002a4a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e08:	bf00      	nop
 8002e0a:	3710      	adds	r7, #16
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1c:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e22:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e2e:	f043 0204 	orr.w	r2, r3, #4
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002e36:	68f8      	ldr	r0, [r7, #12]
 8002e38:	f7ff fe10 	bl	8002a5c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e3c:	bf00      	nop
 8002e3e:	3710      	adds	r7, #16
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b084      	sub	sp, #16
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e0ec      	b.n	8003030 <HAL_CAN_Init+0x1ec>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d102      	bne.n	8002e68 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f7ff fa4e 	bl	8002304 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	6812      	ldr	r2, [r2, #0]
 8002e70:	6812      	ldr	r2, [r2, #0]
 8002e72:	f022 0202 	bic.w	r2, r2, #2
 8002e76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e78:	f7ff fbfc 	bl	8002674 <HAL_GetTick>
 8002e7c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002e7e:	e012      	b.n	8002ea6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e80:	f7ff fbf8 	bl	8002674 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b0a      	cmp	r3, #10
 8002e8c:	d90b      	bls.n	8002ea6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e92:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2205      	movs	r2, #5
 8002e9e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e0c4      	b.n	8003030 <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f003 0302 	and.w	r3, r3, #2
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d1e5      	bne.n	8002e80 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	6812      	ldr	r2, [r2, #0]
 8002ebc:	6812      	ldr	r2, [r2, #0]
 8002ebe:	f042 0201 	orr.w	r2, r2, #1
 8002ec2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ec4:	f7ff fbd6 	bl	8002674 <HAL_GetTick>
 8002ec8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002eca:	e012      	b.n	8002ef2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ecc:	f7ff fbd2 	bl	8002674 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b0a      	cmp	r3, #10
 8002ed8:	d90b      	bls.n	8002ef2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ede:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2205      	movs	r2, #5
 8002eea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e09e      	b.n	8003030 <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f003 0301 	and.w	r3, r3, #1
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d0e5      	beq.n	8002ecc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	7e1b      	ldrb	r3, [r3, #24]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d108      	bne.n	8002f1a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	6812      	ldr	r2, [r2, #0]
 8002f10:	6812      	ldr	r2, [r2, #0]
 8002f12:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	e007      	b.n	8002f2a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	6812      	ldr	r2, [r2, #0]
 8002f22:	6812      	ldr	r2, [r2, #0]
 8002f24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f28:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	7e5b      	ldrb	r3, [r3, #25]
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d108      	bne.n	8002f44 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	6812      	ldr	r2, [r2, #0]
 8002f3a:	6812      	ldr	r2, [r2, #0]
 8002f3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f40:	601a      	str	r2, [r3, #0]
 8002f42:	e007      	b.n	8002f54 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	6812      	ldr	r2, [r2, #0]
 8002f4c:	6812      	ldr	r2, [r2, #0]
 8002f4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f52:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	7e9b      	ldrb	r3, [r3, #26]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d108      	bne.n	8002f6e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	6812      	ldr	r2, [r2, #0]
 8002f64:	6812      	ldr	r2, [r2, #0]
 8002f66:	f042 0220 	orr.w	r2, r2, #32
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	e007      	b.n	8002f7e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	6812      	ldr	r2, [r2, #0]
 8002f76:	6812      	ldr	r2, [r2, #0]
 8002f78:	f022 0220 	bic.w	r2, r2, #32
 8002f7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	7edb      	ldrb	r3, [r3, #27]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d108      	bne.n	8002f98 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	6812      	ldr	r2, [r2, #0]
 8002f8e:	6812      	ldr	r2, [r2, #0]
 8002f90:	f022 0210 	bic.w	r2, r2, #16
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	e007      	b.n	8002fa8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	6812      	ldr	r2, [r2, #0]
 8002fa0:	6812      	ldr	r2, [r2, #0]
 8002fa2:	f042 0210 	orr.w	r2, r2, #16
 8002fa6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	7f1b      	ldrb	r3, [r3, #28]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d108      	bne.n	8002fc2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	6812      	ldr	r2, [r2, #0]
 8002fb8:	6812      	ldr	r2, [r2, #0]
 8002fba:	f042 0208 	orr.w	r2, r2, #8
 8002fbe:	601a      	str	r2, [r3, #0]
 8002fc0:	e007      	b.n	8002fd2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	6812      	ldr	r2, [r2, #0]
 8002fca:	6812      	ldr	r2, [r2, #0]
 8002fcc:	f022 0208 	bic.w	r2, r2, #8
 8002fd0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	7f5b      	ldrb	r3, [r3, #29]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d108      	bne.n	8002fec <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	6812      	ldr	r2, [r2, #0]
 8002fe2:	6812      	ldr	r2, [r2, #0]
 8002fe4:	f042 0204 	orr.w	r2, r2, #4
 8002fe8:	601a      	str	r2, [r3, #0]
 8002fea:	e007      	b.n	8002ffc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	6812      	ldr	r2, [r2, #0]
 8002ff4:	6812      	ldr	r2, [r2, #0]
 8002ff6:	f022 0204 	bic.w	r2, r2, #4
 8002ffa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	6891      	ldr	r1, [r2, #8]
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	68d2      	ldr	r2, [r2, #12]
 8003008:	4311      	orrs	r1, r2
 800300a:	687a      	ldr	r2, [r7, #4]
 800300c:	6912      	ldr	r2, [r2, #16]
 800300e:	4311      	orrs	r1, r2
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	6952      	ldr	r2, [r2, #20]
 8003014:	4311      	orrs	r1, r2
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	6852      	ldr	r2, [r2, #4]
 800301a:	3a01      	subs	r2, #1
 800301c:	430a      	orrs	r2, r1
 800301e:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800302e:	2300      	movs	r3, #0
}
 8003030:	4618      	mov	r0, r3
 8003032:	3710      	adds	r7, #16
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003038:	b480      	push	{r7}
 800303a:	b087      	sub	sp, #28
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800304e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003050:	7cfb      	ldrb	r3, [r7, #19]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d003      	beq.n	800305e <HAL_CAN_ConfigFilter+0x26>
 8003056:	7cfb      	ldrb	r3, [r7, #19]
 8003058:	2b02      	cmp	r3, #2
 800305a:	f040 80aa 	bne.w	80031b2 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003064:	f043 0201 	orr.w	r2, r3, #1
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	f003 031f 	and.w	r3, r3, #31
 8003076:	2201      	movs	r2, #1
 8003078:	fa02 f303 	lsl.w	r3, r2, r3
 800307c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	43db      	mvns	r3, r3
 8003088:	401a      	ands	r2, r3
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	69db      	ldr	r3, [r3, #28]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d123      	bne.n	80030e0 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	43db      	mvns	r3, r3
 80030a2:	401a      	ands	r2, r3
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80030ba:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	3248      	adds	r2, #72	; 0x48
 80030c0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	6892      	ldr	r2, [r2, #8]
 80030cc:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	6812      	ldr	r2, [r2, #0]
 80030d2:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80030d4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80030d6:	6979      	ldr	r1, [r7, #20]
 80030d8:	3348      	adds	r3, #72	; 0x48
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	440b      	add	r3, r1
 80030de:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	69db      	ldr	r3, [r3, #28]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d122      	bne.n	800312e <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	431a      	orrs	r2, r3
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003108:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	3248      	adds	r2, #72	; 0x48
 800310e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003116:	683a      	ldr	r2, [r7, #0]
 8003118:	6892      	ldr	r2, [r2, #8]
 800311a:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800311c:	683a      	ldr	r2, [r7, #0]
 800311e:	68d2      	ldr	r2, [r2, #12]
 8003120:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003122:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003124:	6979      	ldr	r1, [r7, #20]
 8003126:	3348      	adds	r3, #72	; 0x48
 8003128:	00db      	lsls	r3, r3, #3
 800312a:	440b      	add	r3, r1
 800312c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d109      	bne.n	800314a <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	43db      	mvns	r3, r3
 8003140:	401a      	ands	r2, r3
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003148:	e007      	b.n	800315a <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	431a      	orrs	r2, r3
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	691b      	ldr	r3, [r3, #16]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d109      	bne.n	8003176 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	43db      	mvns	r3, r3
 800316c:	401a      	ands	r2, r3
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003174:	e007      	b.n	8003186 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	431a      	orrs	r2, r3
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	6a1b      	ldr	r3, [r3, #32]
 800318a:	2b01      	cmp	r3, #1
 800318c:	d107      	bne.n	800319e <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	431a      	orrs	r2, r3
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80031a4:	f023 0201 	bic.w	r2, r3, #1
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80031ae:	2300      	movs	r3, #0
 80031b0:	e006      	b.n	80031c0 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
  }
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	371c      	adds	r7, #28
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bc80      	pop	{r7}
 80031c8:	4770      	bx	lr

080031ca <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80031ca:	b580      	push	{r7, lr}
 80031cc:	b084      	sub	sp, #16
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d12e      	bne.n	800323c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2202      	movs	r2, #2
 80031e2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	6812      	ldr	r2, [r2, #0]
 80031ee:	6812      	ldr	r2, [r2, #0]
 80031f0:	f022 0201 	bic.w	r2, r2, #1
 80031f4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80031f6:	f7ff fa3d 	bl	8002674 <HAL_GetTick>
 80031fa:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80031fc:	e012      	b.n	8003224 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031fe:	f7ff fa39 	bl	8002674 <HAL_GetTick>
 8003202:	4602      	mov	r2, r0
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	1ad3      	subs	r3, r2, r3
 8003208:	2b0a      	cmp	r3, #10
 800320a:	d90b      	bls.n	8003224 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003210:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2205      	movs	r2, #5
 800321c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e012      	b.n	800324a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f003 0301 	and.w	r3, r3, #1
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1e5      	bne.n	80031fe <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003238:	2300      	movs	r3, #0
 800323a:	e006      	b.n	800324a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003240:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
  }
}
 800324a:	4618      	mov	r0, r3
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003252:	b480      	push	{r7}
 8003254:	b089      	sub	sp, #36	; 0x24
 8003256:	af00      	add	r7, sp, #0
 8003258:	60f8      	str	r0, [r7, #12]
 800325a:	60b9      	str	r1, [r7, #8]
 800325c:	607a      	str	r2, [r7, #4]
 800325e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003266:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003270:	7ffb      	ldrb	r3, [r7, #31]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d003      	beq.n	800327e <HAL_CAN_AddTxMessage+0x2c>
 8003276:	7ffb      	ldrb	r3, [r7, #31]
 8003278:	2b02      	cmp	r3, #2
 800327a:	f040 80b4 	bne.w	80033e6 <HAL_CAN_AddTxMessage+0x194>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d10a      	bne.n	800329e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800328e:	2b00      	cmp	r3, #0
 8003290:	d105      	bne.n	800329e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003298:	2b00      	cmp	r3, #0
 800329a:	f000 809c 	beq.w	80033d6 <HAL_CAN_AddTxMessage+0x184>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	0e1b      	lsrs	r3, r3, #24
 80032a2:	f003 0303 	and.w	r3, r3, #3
 80032a6:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d907      	bls.n	80032be <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e09a      	b.n	80033f4 <HAL_CAN_AddTxMessage+0x1a2>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80032be:	2201      	movs	r2, #1
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	409a      	lsls	r2, r3
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d10d      	bne.n	80032ec <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6819      	ldr	r1, [r3, #0]
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80032de:	431a      	orrs	r2, r3
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	3318      	adds	r3, #24
 80032e4:	011b      	lsls	r3, r3, #4
 80032e6:	440b      	add	r3, r1
 80032e8:	601a      	str	r2, [r3, #0]
 80032ea:	e00f      	b.n	800330c <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6819      	ldr	r1, [r3, #0]
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032fa:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	68db      	ldr	r3, [r3, #12]
                                                           pHeader->IDE |
 8003300:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	3318      	adds	r3, #24
 8003306:	011b      	lsls	r3, r3, #4
 8003308:	440b      	add	r3, r1
 800330a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6819      	ldr	r1, [r3, #0]
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	691a      	ldr	r2, [r3, #16]
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	3318      	adds	r3, #24
 8003318:	011b      	lsls	r3, r3, #4
 800331a:	440b      	add	r3, r1
 800331c:	3304      	adds	r3, #4
 800331e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	7d1b      	ldrb	r3, [r3, #20]
 8003324:	2b01      	cmp	r3, #1
 8003326:	d111      	bne.n	800334c <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6819      	ldr	r1, [r3, #0]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	3318      	adds	r3, #24
 8003334:	011b      	lsls	r3, r3, #4
 8003336:	4413      	add	r3, r2
 8003338:	3304      	adds	r3, #4
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	3318      	adds	r3, #24
 8003344:	011b      	lsls	r3, r3, #4
 8003346:	440b      	add	r3, r1
 8003348:	3304      	adds	r3, #4
 800334a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6819      	ldr	r1, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	3307      	adds	r3, #7
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	061a      	lsls	r2, r3, #24
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	3306      	adds	r3, #6
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	041b      	lsls	r3, r3, #16
 8003360:	431a      	orrs	r2, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	3305      	adds	r3, #5
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	021b      	lsls	r3, r3, #8
 800336a:	4313      	orrs	r3, r2
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	3204      	adds	r2, #4
 8003370:	7812      	ldrb	r2, [r2, #0]
 8003372:	431a      	orrs	r2, r3
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	011b      	lsls	r3, r3, #4
 8003378:	440b      	add	r3, r1
 800337a:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800337e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6819      	ldr	r1, [r3, #0]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	3303      	adds	r3, #3
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	061a      	lsls	r2, r3, #24
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	3302      	adds	r3, #2
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	041b      	lsls	r3, r3, #16
 8003394:	431a      	orrs	r2, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	3301      	adds	r3, #1
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	021b      	lsls	r3, r3, #8
 800339e:	4313      	orrs	r3, r2
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	7812      	ldrb	r2, [r2, #0]
 80033a4:	431a      	orrs	r2, r3
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	011b      	lsls	r3, r3, #4
 80033aa:	440b      	add	r3, r1
 80033ac:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80033b0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6819      	ldr	r1, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	3318      	adds	r3, #24
 80033be:	011b      	lsls	r3, r3, #4
 80033c0:	4413      	add	r3, r2
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f043 0201 	orr.w	r2, r3, #1
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	3318      	adds	r3, #24
 80033cc:	011b      	lsls	r3, r3, #4
 80033ce:	440b      	add	r3, r1
 80033d0:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80033d2:	2300      	movs	r3, #0
 80033d4:	e00e      	b.n	80033f4 <HAL_CAN_AddTxMessage+0x1a2>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033da:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e006      	b.n	80033f4 <HAL_CAN_AddTxMessage+0x1a2>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ea:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
  }
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3724      	adds	r7, #36	; 0x24
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bc80      	pop	{r7}
 80033fc:	4770      	bx	lr

080033fe <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80033fe:	b480      	push	{r7}
 8003400:	b087      	sub	sp, #28
 8003402:	af00      	add	r7, sp, #0
 8003404:	60f8      	str	r0, [r7, #12]
 8003406:	60b9      	str	r1, [r7, #8]
 8003408:	607a      	str	r2, [r7, #4]
 800340a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003412:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003414:	7dfb      	ldrb	r3, [r7, #23]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d003      	beq.n	8003422 <HAL_CAN_GetRxMessage+0x24>
 800341a:	7dfb      	ldrb	r3, [r7, #23]
 800341c:	2b02      	cmp	r3, #2
 800341e:	f040 80f3 	bne.w	8003608 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10e      	bne.n	8003446 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	f003 0303 	and.w	r3, r3, #3
 8003432:	2b00      	cmp	r3, #0
 8003434:	d116      	bne.n	8003464 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e0e7      	b.n	8003616 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	f003 0303 	and.w	r3, r3, #3
 8003450:	2b00      	cmp	r3, #0
 8003452:	d107      	bne.n	8003464 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003458:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e0d8      	b.n	8003616 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	331b      	adds	r3, #27
 800346c:	011b      	lsls	r3, r3, #4
 800346e:	4413      	add	r3, r2
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0204 	and.w	r2, r3, #4
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10c      	bne.n	800349c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	331b      	adds	r3, #27
 800348a:	011b      	lsls	r3, r3, #4
 800348c:	4413      	add	r3, r2
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	0d5b      	lsrs	r3, r3, #21
 8003492:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	601a      	str	r2, [r3, #0]
 800349a:	e00b      	b.n	80034b4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	331b      	adds	r3, #27
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	4413      	add	r3, r2
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	08db      	lsrs	r3, r3, #3
 80034ac:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	331b      	adds	r3, #27
 80034bc:	011b      	lsls	r3, r3, #4
 80034be:	4413      	add	r3, r2
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0202 	and.w	r2, r3, #2
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	331b      	adds	r3, #27
 80034d2:	011b      	lsls	r3, r3, #4
 80034d4:	4413      	add	r3, r2
 80034d6:	3304      	adds	r3, #4
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 020f 	and.w	r2, r3, #15
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	331b      	adds	r3, #27
 80034ea:	011b      	lsls	r3, r3, #4
 80034ec:	4413      	add	r3, r2
 80034ee:	3304      	adds	r3, #4
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	0a1b      	lsrs	r3, r3, #8
 80034f4:	b2da      	uxtb	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	331b      	adds	r3, #27
 8003502:	011b      	lsls	r3, r3, #4
 8003504:	4413      	add	r3, r2
 8003506:	3304      	adds	r3, #4
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	0c1b      	lsrs	r3, r3, #16
 800350c:	b29a      	uxth	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	011b      	lsls	r3, r3, #4
 800351a:	4413      	add	r3, r2
 800351c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	b2da      	uxtb	r2, r3
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	3301      	adds	r3, #1
 800352c:	68fa      	ldr	r2, [r7, #12]
 800352e:	6811      	ldr	r1, [r2, #0]
 8003530:	68ba      	ldr	r2, [r7, #8]
 8003532:	0112      	lsls	r2, r2, #4
 8003534:	440a      	add	r2, r1
 8003536:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 800353a:	6812      	ldr	r2, [r2, #0]
 800353c:	0a12      	lsrs	r2, r2, #8
 800353e:	b2d2      	uxtb	r2, r2
 8003540:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	3302      	adds	r3, #2
 8003546:	68fa      	ldr	r2, [r7, #12]
 8003548:	6811      	ldr	r1, [r2, #0]
 800354a:	68ba      	ldr	r2, [r7, #8]
 800354c:	0112      	lsls	r2, r2, #4
 800354e:	440a      	add	r2, r1
 8003550:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 8003554:	6812      	ldr	r2, [r2, #0]
 8003556:	0c12      	lsrs	r2, r2, #16
 8003558:	b2d2      	uxtb	r2, r2
 800355a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	3303      	adds	r3, #3
 8003560:	68fa      	ldr	r2, [r7, #12]
 8003562:	6811      	ldr	r1, [r2, #0]
 8003564:	68ba      	ldr	r2, [r7, #8]
 8003566:	0112      	lsls	r2, r2, #4
 8003568:	440a      	add	r2, r1
 800356a:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 800356e:	6812      	ldr	r2, [r2, #0]
 8003570:	0e12      	lsrs	r2, r2, #24
 8003572:	b2d2      	uxtb	r2, r2
 8003574:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	3304      	adds	r3, #4
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	6811      	ldr	r1, [r2, #0]
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	0112      	lsls	r2, r2, #4
 8003582:	440a      	add	r2, r1
 8003584:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8003588:	6812      	ldr	r2, [r2, #0]
 800358a:	b2d2      	uxtb	r2, r2
 800358c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	3305      	adds	r3, #5
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	6811      	ldr	r1, [r2, #0]
 8003596:	68ba      	ldr	r2, [r7, #8]
 8003598:	0112      	lsls	r2, r2, #4
 800359a:	440a      	add	r2, r1
 800359c:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 80035a0:	6812      	ldr	r2, [r2, #0]
 80035a2:	0a12      	lsrs	r2, r2, #8
 80035a4:	b2d2      	uxtb	r2, r2
 80035a6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	3306      	adds	r3, #6
 80035ac:	68fa      	ldr	r2, [r7, #12]
 80035ae:	6811      	ldr	r1, [r2, #0]
 80035b0:	68ba      	ldr	r2, [r7, #8]
 80035b2:	0112      	lsls	r2, r2, #4
 80035b4:	440a      	add	r2, r1
 80035b6:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 80035ba:	6812      	ldr	r2, [r2, #0]
 80035bc:	0c12      	lsrs	r2, r2, #16
 80035be:	b2d2      	uxtb	r2, r2
 80035c0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	3307      	adds	r3, #7
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	6811      	ldr	r1, [r2, #0]
 80035ca:	68ba      	ldr	r2, [r7, #8]
 80035cc:	0112      	lsls	r2, r2, #4
 80035ce:	440a      	add	r2, r1
 80035d0:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 80035d4:	6812      	ldr	r2, [r2, #0]
 80035d6:	0e12      	lsrs	r2, r2, #24
 80035d8:	b2d2      	uxtb	r2, r2
 80035da:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d108      	bne.n	80035f4 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	6812      	ldr	r2, [r2, #0]
 80035ea:	68d2      	ldr	r2, [r2, #12]
 80035ec:	f042 0220 	orr.w	r2, r2, #32
 80035f0:	60da      	str	r2, [r3, #12]
 80035f2:	e007      	b.n	8003604 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	6812      	ldr	r2, [r2, #0]
 80035fc:	6912      	ldr	r2, [r2, #16]
 80035fe:	f042 0220 	orr.w	r2, r2, #32
 8003602:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003604:	2300      	movs	r3, #0
 8003606:	e006      	b.n	8003616 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
  }
}
 8003616:	4618      	mov	r0, r3
 8003618:	371c      	adds	r7, #28
 800361a:	46bd      	mov	sp, r7
 800361c:	bc80      	pop	{r7}
 800361e:	4770      	bx	lr

08003620 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003620:	b480      	push	{r7}
 8003622:	b085      	sub	sp, #20
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003630:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003632:	7bfb      	ldrb	r3, [r7, #15]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d002      	beq.n	800363e <HAL_CAN_ActivateNotification+0x1e>
 8003638:	7bfb      	ldrb	r3, [r7, #15]
 800363a:	2b02      	cmp	r3, #2
 800363c:	d109      	bne.n	8003652 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	6812      	ldr	r2, [r2, #0]
 8003646:	6951      	ldr	r1, [r2, #20]
 8003648:	683a      	ldr	r2, [r7, #0]
 800364a:	430a      	orrs	r2, r1
 800364c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800364e:	2300      	movs	r3, #0
 8003650:	e006      	b.n	8003660 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003656:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
  }
}
 8003660:	4618      	mov	r0, r3
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	bc80      	pop	{r7}
 8003668:	4770      	bx	lr

0800366a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b08a      	sub	sp, #40	; 0x28
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003672:	2300      	movs	r3, #0
 8003674:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	695b      	ldr	r3, [r3, #20]
 800367c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	691b      	ldr	r3, [r3, #16]
 800369c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	699b      	ldr	r3, [r3, #24]
 80036a4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80036a6:	6a3b      	ldr	r3, [r7, #32]
 80036a8:	f003 0301 	and.w	r3, r3, #1
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d07c      	beq.n	80037aa <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d023      	beq.n	8003702 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2201      	movs	r2, #1
 80036c0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	f003 0302 	and.w	r3, r3, #2
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d003      	beq.n	80036d4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f000 f97d 	bl	80039cc <HAL_CAN_TxMailbox0CompleteCallback>
 80036d2:	e016      	b.n	8003702 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	f003 0304 	and.w	r3, r3, #4
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d004      	beq.n	80036e8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80036de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80036e4:	627b      	str	r3, [r7, #36]	; 0x24
 80036e6:	e00c      	b.n	8003702 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80036e8:	69bb      	ldr	r3, [r7, #24]
 80036ea:	f003 0308 	and.w	r3, r3, #8
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d004      	beq.n	80036fc <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80036f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80036f8:	627b      	str	r3, [r7, #36]	; 0x24
 80036fa:	e002      	b.n	8003702 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f000 f980 	bl	8003a02 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003708:	2b00      	cmp	r3, #0
 800370a:	d024      	beq.n	8003756 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003714:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800371c:	2b00      	cmp	r3, #0
 800371e:	d003      	beq.n	8003728 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f95c 	bl	80039de <HAL_CAN_TxMailbox1CompleteCallback>
 8003726:	e016      	b.n	8003756 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003728:	69bb      	ldr	r3, [r7, #24]
 800372a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800372e:	2b00      	cmp	r3, #0
 8003730:	d004      	beq.n	800373c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003734:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003738:	627b      	str	r3, [r7, #36]	; 0x24
 800373a:	e00c      	b.n	8003756 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003742:	2b00      	cmp	r3, #0
 8003744:	d004      	beq.n	8003750 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003748:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800374c:	627b      	str	r3, [r7, #36]	; 0x24
 800374e:	e002      	b.n	8003756 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f000 f95f 	bl	8003a14 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800375c:	2b00      	cmp	r3, #0
 800375e:	d024      	beq.n	80037aa <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003768:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d003      	beq.n	800377c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f000 f93b 	bl	80039f0 <HAL_CAN_TxMailbox2CompleteCallback>
 800377a:	e016      	b.n	80037aa <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d004      	beq.n	8003790 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003788:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800378c:	627b      	str	r3, [r7, #36]	; 0x24
 800378e:	e00c      	b.n	80037aa <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d004      	beq.n	80037a4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800379a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037a0:	627b      	str	r3, [r7, #36]	; 0x24
 80037a2:	e002      	b.n	80037aa <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f000 f93e 	bl	8003a26 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80037aa:	6a3b      	ldr	r3, [r7, #32]
 80037ac:	f003 0308 	and.w	r3, r3, #8
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00c      	beq.n	80037ce <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	f003 0310 	and.w	r3, r3, #16
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d007      	beq.n	80037ce <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80037be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037c4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2210      	movs	r2, #16
 80037cc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80037ce:	6a3b      	ldr	r3, [r7, #32]
 80037d0:	f003 0304 	and.w	r3, r3, #4
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00b      	beq.n	80037f0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	f003 0308 	and.w	r3, r3, #8
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d006      	beq.n	80037f0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2208      	movs	r2, #8
 80037e8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f000 f92d 	bl	8003a4a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80037f0:	6a3b      	ldr	r3, [r7, #32]
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d009      	beq.n	800380e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	f003 0303 	and.w	r3, r3, #3
 8003804:	2b00      	cmp	r3, #0
 8003806:	d002      	beq.n	800380e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f000 f915 	bl	8003a38 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800380e:	6a3b      	ldr	r3, [r7, #32]
 8003810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003814:	2b00      	cmp	r3, #0
 8003816:	d00c      	beq.n	8003832 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	f003 0310 	and.w	r3, r3, #16
 800381e:	2b00      	cmp	r3, #0
 8003820:	d007      	beq.n	8003832 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003824:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003828:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2210      	movs	r2, #16
 8003830:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003832:	6a3b      	ldr	r3, [r7, #32]
 8003834:	f003 0320 	and.w	r3, r3, #32
 8003838:	2b00      	cmp	r3, #0
 800383a:	d00b      	beq.n	8003854 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	f003 0308 	and.w	r3, r3, #8
 8003842:	2b00      	cmp	r3, #0
 8003844:	d006      	beq.n	8003854 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2208      	movs	r2, #8
 800384c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f000 f90d 	bl	8003a6e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003854:	6a3b      	ldr	r3, [r7, #32]
 8003856:	f003 0310 	and.w	r3, r3, #16
 800385a:	2b00      	cmp	r3, #0
 800385c:	d009      	beq.n	8003872 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	f003 0303 	and.w	r3, r3, #3
 8003868:	2b00      	cmp	r3, #0
 800386a:	d002      	beq.n	8003872 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f000 f8f5 	bl	8003a5c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003872:	6a3b      	ldr	r3, [r7, #32]
 8003874:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d00b      	beq.n	8003894 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	f003 0310 	and.w	r3, r3, #16
 8003882:	2b00      	cmp	r3, #0
 8003884:	d006      	beq.n	8003894 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2210      	movs	r2, #16
 800388c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f000 f8f6 	bl	8003a80 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003894:	6a3b      	ldr	r3, [r7, #32]
 8003896:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00b      	beq.n	80038b6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	f003 0308 	and.w	r3, r3, #8
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d006      	beq.n	80038b6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2208      	movs	r2, #8
 80038ae:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	f000 f8ee 	bl	8003a92 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80038b6:	6a3b      	ldr	r3, [r7, #32]
 80038b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d075      	beq.n	80039ac <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	f003 0304 	and.w	r3, r3, #4
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d06c      	beq.n	80039a4 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80038ca:	6a3b      	ldr	r3, [r7, #32]
 80038cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d008      	beq.n	80038e6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d003      	beq.n	80038e6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80038de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e0:	f043 0301 	orr.w	r3, r3, #1
 80038e4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80038e6:	6a3b      	ldr	r3, [r7, #32]
 80038e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d008      	beq.n	8003902 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d003      	beq.n	8003902 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80038fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fc:	f043 0302 	orr.w	r3, r3, #2
 8003900:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003902:	6a3b      	ldr	r3, [r7, #32]
 8003904:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003908:	2b00      	cmp	r3, #0
 800390a:	d008      	beq.n	800391e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003918:	f043 0304 	orr.w	r3, r3, #4
 800391c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800391e:	6a3b      	ldr	r3, [r7, #32]
 8003920:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003924:	2b00      	cmp	r3, #0
 8003926:	d03d      	beq.n	80039a4 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800392e:	2b00      	cmp	r3, #0
 8003930:	d038      	beq.n	80039a4 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003938:	2b30      	cmp	r3, #48	; 0x30
 800393a:	d017      	beq.n	800396c <HAL_CAN_IRQHandler+0x302>
 800393c:	2b30      	cmp	r3, #48	; 0x30
 800393e:	d804      	bhi.n	800394a <HAL_CAN_IRQHandler+0x2e0>
 8003940:	2b10      	cmp	r3, #16
 8003942:	d009      	beq.n	8003958 <HAL_CAN_IRQHandler+0x2ee>
 8003944:	2b20      	cmp	r3, #32
 8003946:	d00c      	beq.n	8003962 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003948:	e024      	b.n	8003994 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 800394a:	2b50      	cmp	r3, #80	; 0x50
 800394c:	d018      	beq.n	8003980 <HAL_CAN_IRQHandler+0x316>
 800394e:	2b60      	cmp	r3, #96	; 0x60
 8003950:	d01b      	beq.n	800398a <HAL_CAN_IRQHandler+0x320>
 8003952:	2b40      	cmp	r3, #64	; 0x40
 8003954:	d00f      	beq.n	8003976 <HAL_CAN_IRQHandler+0x30c>
            break;
 8003956:	e01d      	b.n	8003994 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8003958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395a:	f043 0308 	orr.w	r3, r3, #8
 800395e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003960:	e018      	b.n	8003994 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003964:	f043 0310 	orr.w	r3, r3, #16
 8003968:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800396a:	e013      	b.n	8003994 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 800396c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396e:	f043 0320 	orr.w	r3, r3, #32
 8003972:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003974:	e00e      	b.n	8003994 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8003976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003978:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800397c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800397e:	e009      	b.n	8003994 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8003980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003982:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003986:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003988:	e004      	b.n	8003994 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 800398a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800398c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003990:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003992:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	6812      	ldr	r2, [r2, #0]
 800399c:	6992      	ldr	r2, [r2, #24]
 800399e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80039a2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2204      	movs	r2, #4
 80039aa:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80039ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d008      	beq.n	80039c4 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b8:	431a      	orrs	r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 f870 	bl	8003aa4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80039c4:	bf00      	nop
 80039c6:	3728      	adds	r7, #40	; 0x28
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}

080039cc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80039d4:	bf00      	nop
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	bc80      	pop	{r7}
 80039dc:	4770      	bx	lr

080039de <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80039de:	b480      	push	{r7}
 80039e0:	b083      	sub	sp, #12
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80039e6:	bf00      	nop
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bc80      	pop	{r7}
 80039ee:	4770      	bx	lr

080039f0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80039f8:	bf00      	nop
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bc80      	pop	{r7}
 8003a00:	4770      	bx	lr

08003a02 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a02:	b480      	push	{r7}
 8003a04:	b083      	sub	sp, #12
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003a0a:	bf00      	nop
 8003a0c:	370c      	adds	r7, #12
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bc80      	pop	{r7}
 8003a12:	4770      	bx	lr

08003a14 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003a1c:	bf00      	nop
 8003a1e:	370c      	adds	r7, #12
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bc80      	pop	{r7}
 8003a24:	4770      	bx	lr

08003a26 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b083      	sub	sp, #12
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003a2e:	bf00      	nop
 8003a30:	370c      	adds	r7, #12
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bc80      	pop	{r7}
 8003a36:	4770      	bx	lr

08003a38 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bc80      	pop	{r7}
 8003a48:	4770      	bx	lr

08003a4a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003a4a:	b480      	push	{r7}
 8003a4c:	b083      	sub	sp, #12
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003a52:	bf00      	nop
 8003a54:	370c      	adds	r7, #12
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bc80      	pop	{r7}
 8003a5a:	4770      	bx	lr

08003a5c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003a64:	bf00      	nop
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bc80      	pop	{r7}
 8003a6c:	4770      	bx	lr

08003a6e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003a6e:	b480      	push	{r7}
 8003a70:	b083      	sub	sp, #12
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003a76:	bf00      	nop
 8003a78:	370c      	adds	r7, #12
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bc80      	pop	{r7}
 8003a7e:	4770      	bx	lr

08003a80 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bc80      	pop	{r7}
 8003a90:	4770      	bx	lr

08003a92 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bc80      	pop	{r7}
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bc80      	pop	{r7}
 8003ab4:	4770      	bx	lr
	...

08003ab8 <__NVIC_SetPriorityGrouping>:
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f003 0307 	and.w	r3, r3, #7
 8003ac6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ac8:	4b0c      	ldr	r3, [pc, #48]	; (8003afc <__NVIC_SetPriorityGrouping+0x44>)
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ace:	68ba      	ldr	r2, [r7, #8]
 8003ad0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ae0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ae4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ae8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003aea:	4a04      	ldr	r2, [pc, #16]	; (8003afc <__NVIC_SetPriorityGrouping+0x44>)
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	60d3      	str	r3, [r2, #12]
}
 8003af0:	bf00      	nop
 8003af2:	3714      	adds	r7, #20
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bc80      	pop	{r7}
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	e000ed00 	.word	0xe000ed00

08003b00 <__NVIC_GetPriorityGrouping>:
{
 8003b00:	b480      	push	{r7}
 8003b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b04:	4b04      	ldr	r3, [pc, #16]	; (8003b18 <__NVIC_GetPriorityGrouping+0x18>)
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	0a1b      	lsrs	r3, r3, #8
 8003b0a:	f003 0307 	and.w	r3, r3, #7
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bc80      	pop	{r7}
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	e000ed00 	.word	0xe000ed00

08003b1c <__NVIC_EnableIRQ>:
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	4603      	mov	r3, r0
 8003b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	db0b      	blt.n	8003b46 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b2e:	4908      	ldr	r1, [pc, #32]	; (8003b50 <__NVIC_EnableIRQ+0x34>)
 8003b30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b34:	095b      	lsrs	r3, r3, #5
 8003b36:	79fa      	ldrb	r2, [r7, #7]
 8003b38:	f002 021f 	and.w	r2, r2, #31
 8003b3c:	2001      	movs	r0, #1
 8003b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003b46:	bf00      	nop
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bc80      	pop	{r7}
 8003b4e:	4770      	bx	lr
 8003b50:	e000e100 	.word	0xe000e100

08003b54 <__NVIC_SetPriority>:
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	6039      	str	r1, [r7, #0]
 8003b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	db0a      	blt.n	8003b7e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b68:	490d      	ldr	r1, [pc, #52]	; (8003ba0 <__NVIC_SetPriority+0x4c>)
 8003b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	b2d2      	uxtb	r2, r2
 8003b72:	0112      	lsls	r2, r2, #4
 8003b74:	b2d2      	uxtb	r2, r2
 8003b76:	440b      	add	r3, r1
 8003b78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003b7c:	e00a      	b.n	8003b94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b7e:	4909      	ldr	r1, [pc, #36]	; (8003ba4 <__NVIC_SetPriority+0x50>)
 8003b80:	79fb      	ldrb	r3, [r7, #7]
 8003b82:	f003 030f 	and.w	r3, r3, #15
 8003b86:	3b04      	subs	r3, #4
 8003b88:	683a      	ldr	r2, [r7, #0]
 8003b8a:	b2d2      	uxtb	r2, r2
 8003b8c:	0112      	lsls	r2, r2, #4
 8003b8e:	b2d2      	uxtb	r2, r2
 8003b90:	440b      	add	r3, r1
 8003b92:	761a      	strb	r2, [r3, #24]
}
 8003b94:	bf00      	nop
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bc80      	pop	{r7}
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	e000e100 	.word	0xe000e100
 8003ba4:	e000ed00 	.word	0xe000ed00

08003ba8 <NVIC_EncodePriority>:
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b089      	sub	sp, #36	; 0x24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	60b9      	str	r1, [r7, #8]
 8003bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f003 0307 	and.w	r3, r3, #7
 8003bba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	f1c3 0307 	rsb	r3, r3, #7
 8003bc2:	2b04      	cmp	r3, #4
 8003bc4:	bf28      	it	cs
 8003bc6:	2304      	movcs	r3, #4
 8003bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	3304      	adds	r3, #4
 8003bce:	2b06      	cmp	r3, #6
 8003bd0:	d902      	bls.n	8003bd8 <NVIC_EncodePriority+0x30>
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	3b03      	subs	r3, #3
 8003bd6:	e000      	b.n	8003bda <NVIC_EncodePriority+0x32>
 8003bd8:	2300      	movs	r3, #0
 8003bda:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bdc:	2201      	movs	r2, #1
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	1e5a      	subs	r2, r3, #1
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	401a      	ands	r2, r3
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bee:	2101      	movs	r1, #1
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8003bf6:	1e59      	subs	r1, r3, #1
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bfc:	4313      	orrs	r3, r2
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3724      	adds	r7, #36	; 0x24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bc80      	pop	{r7}
 8003c06:	4770      	bx	lr

08003c08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	3b01      	subs	r3, #1
 8003c14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c18:	d301      	bcc.n	8003c1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e00f      	b.n	8003c3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c1e:	4a0a      	ldr	r2, [pc, #40]	; (8003c48 <SysTick_Config+0x40>)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	3b01      	subs	r3, #1
 8003c24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c26:	210f      	movs	r1, #15
 8003c28:	f04f 30ff 	mov.w	r0, #4294967295
 8003c2c:	f7ff ff92 	bl	8003b54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c30:	4b05      	ldr	r3, [pc, #20]	; (8003c48 <SysTick_Config+0x40>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c36:	4b04      	ldr	r3, [pc, #16]	; (8003c48 <SysTick_Config+0x40>)
 8003c38:	2207      	movs	r2, #7
 8003c3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3708      	adds	r7, #8
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	e000e010 	.word	0xe000e010

08003c4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f7ff ff2f 	bl	8003ab8 <__NVIC_SetPriorityGrouping>
}
 8003c5a:	bf00      	nop
 8003c5c:	3708      	adds	r7, #8
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}

08003c62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c62:	b580      	push	{r7, lr}
 8003c64:	b086      	sub	sp, #24
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	4603      	mov	r3, r0
 8003c6a:	60b9      	str	r1, [r7, #8]
 8003c6c:	607a      	str	r2, [r7, #4]
 8003c6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c70:	2300      	movs	r3, #0
 8003c72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c74:	f7ff ff44 	bl	8003b00 <__NVIC_GetPriorityGrouping>
 8003c78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	68b9      	ldr	r1, [r7, #8]
 8003c7e:	6978      	ldr	r0, [r7, #20]
 8003c80:	f7ff ff92 	bl	8003ba8 <NVIC_EncodePriority>
 8003c84:	4602      	mov	r2, r0
 8003c86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c8a:	4611      	mov	r1, r2
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7ff ff61 	bl	8003b54 <__NVIC_SetPriority>
}
 8003c92:	bf00      	nop
 8003c94:	3718      	adds	r7, #24
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b082      	sub	sp, #8
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7ff ff37 	bl	8003b1c <__NVIC_EnableIRQ>
}
 8003cae:	bf00      	nop
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b082      	sub	sp, #8
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f7ff ffa2 	bl	8003c08 <SysTick_Config>
 8003cc4:	4603      	mov	r3, r0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3708      	adds	r7, #8
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
	...

08003cd0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b085      	sub	sp, #20
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e043      	b.n	8003d6e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	461a      	mov	r2, r3
 8003cec:	4b22      	ldr	r3, [pc, #136]	; (8003d78 <HAL_DMA_Init+0xa8>)
 8003cee:	4413      	add	r3, r2
 8003cf0:	4a22      	ldr	r2, [pc, #136]	; (8003d7c <HAL_DMA_Init+0xac>)
 8003cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf6:	091b      	lsrs	r3, r3, #4
 8003cf8:	009a      	lsls	r2, r3, #2
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a1f      	ldr	r2, [pc, #124]	; (8003d80 <HAL_DMA_Init+0xb0>)
 8003d02:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2202      	movs	r2, #2
 8003d08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003d1a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003d1e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003d28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003d48:	68fa      	ldr	r2, [r7, #12]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3714      	adds	r7, #20
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bc80      	pop	{r7}
 8003d76:	4770      	bx	lr
 8003d78:	bffdfff8 	.word	0xbffdfff8
 8003d7c:	cccccccd 	.word	0xcccccccd
 8003d80:	40020000 	.word	0x40020000

08003d84 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b086      	sub	sp, #24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	60f8      	str	r0, [r7, #12]
 8003d8c:	60b9      	str	r1, [r7, #8]
 8003d8e:	607a      	str	r2, [r7, #4]
 8003d90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d92:	2300      	movs	r3, #0
 8003d94:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d101      	bne.n	8003da4 <HAL_DMA_Start_IT+0x20>
 8003da0:	2302      	movs	r3, #2
 8003da2:	e04a      	b.n	8003e3a <HAL_DMA_Start_IT+0xb6>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d13a      	bne.n	8003e2c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2202      	movs	r2, #2
 8003dba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	6812      	ldr	r2, [r2, #0]
 8003dcc:	6812      	ldr	r2, [r2, #0]
 8003dce:	f022 0201 	bic.w	r2, r2, #1
 8003dd2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	68b9      	ldr	r1, [r7, #8]
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f000 f944 	bl	8004068 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d008      	beq.n	8003dfa <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	6812      	ldr	r2, [r2, #0]
 8003df0:	6812      	ldr	r2, [r2, #0]
 8003df2:	f042 020e 	orr.w	r2, r2, #14
 8003df6:	601a      	str	r2, [r3, #0]
 8003df8:	e00f      	b.n	8003e1a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	6812      	ldr	r2, [r2, #0]
 8003e02:	6812      	ldr	r2, [r2, #0]
 8003e04:	f022 0204 	bic.w	r2, r2, #4
 8003e08:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	68fa      	ldr	r2, [r7, #12]
 8003e10:	6812      	ldr	r2, [r2, #0]
 8003e12:	6812      	ldr	r2, [r2, #0]
 8003e14:	f042 020a 	orr.w	r2, r2, #10
 8003e18:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	6812      	ldr	r2, [r2, #0]
 8003e22:	6812      	ldr	r2, [r2, #0]
 8003e24:	f042 0201 	orr.w	r2, r2, #1
 8003e28:	601a      	str	r2, [r3, #0]
 8003e2a:	e005      	b.n	8003e38 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003e34:	2302      	movs	r3, #2
 8003e36:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003e38:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3718      	adds	r7, #24
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
	...

08003e44 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e60:	2204      	movs	r2, #4
 8003e62:	409a      	lsls	r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	4013      	ands	r3, r2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d055      	beq.n	8003f18 <HAL_DMA_IRQHandler+0xd4>
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	f003 0304 	and.w	r3, r3, #4
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d050      	beq.n	8003f18 <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0320 	and.w	r3, r3, #32
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d107      	bne.n	8003e94 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	6812      	ldr	r2, [r2, #0]
 8003e8c:	6812      	ldr	r2, [r2, #0]
 8003e8e:	f022 0204 	bic.w	r2, r2, #4
 8003e92:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003e94:	4a6d      	ldr	r2, [pc, #436]	; (800404c <HAL_DMA_IRQHandler+0x208>)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	4b6c      	ldr	r3, [pc, #432]	; (8004050 <HAL_DMA_IRQHandler+0x20c>)
 8003e9e:	4299      	cmp	r1, r3
 8003ea0:	d02e      	beq.n	8003f00 <HAL_DMA_IRQHandler+0xbc>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	4b6a      	ldr	r3, [pc, #424]	; (8004054 <HAL_DMA_IRQHandler+0x210>)
 8003eaa:	4299      	cmp	r1, r3
 8003eac:	d026      	beq.n	8003efc <HAL_DMA_IRQHandler+0xb8>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	4b68      	ldr	r3, [pc, #416]	; (8004058 <HAL_DMA_IRQHandler+0x214>)
 8003eb6:	4299      	cmp	r1, r3
 8003eb8:	d01d      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xb2>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	4b66      	ldr	r3, [pc, #408]	; (800405c <HAL_DMA_IRQHandler+0x218>)
 8003ec2:	4299      	cmp	r1, r3
 8003ec4:	d014      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0xac>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4b64      	ldr	r3, [pc, #400]	; (8004060 <HAL_DMA_IRQHandler+0x21c>)
 8003ece:	4299      	cmp	r1, r3
 8003ed0:	d00b      	beq.n	8003eea <HAL_DMA_IRQHandler+0xa6>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4619      	mov	r1, r3
 8003ed8:	4b62      	ldr	r3, [pc, #392]	; (8004064 <HAL_DMA_IRQHandler+0x220>)
 8003eda:	4299      	cmp	r1, r3
 8003edc:	d102      	bne.n	8003ee4 <HAL_DMA_IRQHandler+0xa0>
 8003ede:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ee2:	e00e      	b.n	8003f02 <HAL_DMA_IRQHandler+0xbe>
 8003ee4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003ee8:	e00b      	b.n	8003f02 <HAL_DMA_IRQHandler+0xbe>
 8003eea:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003eee:	e008      	b.n	8003f02 <HAL_DMA_IRQHandler+0xbe>
 8003ef0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003ef4:	e005      	b.n	8003f02 <HAL_DMA_IRQHandler+0xbe>
 8003ef6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003efa:	e002      	b.n	8003f02 <HAL_DMA_IRQHandler+0xbe>
 8003efc:	2340      	movs	r3, #64	; 0x40
 8003efe:	e000      	b.n	8003f02 <HAL_DMA_IRQHandler+0xbe>
 8003f00:	2304      	movs	r3, #4
 8003f02:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f000 809a 	beq.w	8004042 <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003f16:	e094      	b.n	8004042 <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1c:	2202      	movs	r2, #2
 8003f1e:	409a      	lsls	r2, r3
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	4013      	ands	r3, r2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d05c      	beq.n	8003fe2 <HAL_DMA_IRQHandler+0x19e>
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d057      	beq.n	8003fe2 <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0320 	and.w	r3, r3, #32
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10b      	bne.n	8003f58 <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	6812      	ldr	r2, [r2, #0]
 8003f48:	6812      	ldr	r2, [r2, #0]
 8003f4a:	f022 020a 	bic.w	r2, r2, #10
 8003f4e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003f58:	4a3c      	ldr	r2, [pc, #240]	; (800404c <HAL_DMA_IRQHandler+0x208>)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4619      	mov	r1, r3
 8003f60:	4b3b      	ldr	r3, [pc, #236]	; (8004050 <HAL_DMA_IRQHandler+0x20c>)
 8003f62:	4299      	cmp	r1, r3
 8003f64:	d02e      	beq.n	8003fc4 <HAL_DMA_IRQHandler+0x180>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	4b39      	ldr	r3, [pc, #228]	; (8004054 <HAL_DMA_IRQHandler+0x210>)
 8003f6e:	4299      	cmp	r1, r3
 8003f70:	d026      	beq.n	8003fc0 <HAL_DMA_IRQHandler+0x17c>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4619      	mov	r1, r3
 8003f78:	4b37      	ldr	r3, [pc, #220]	; (8004058 <HAL_DMA_IRQHandler+0x214>)
 8003f7a:	4299      	cmp	r1, r3
 8003f7c:	d01d      	beq.n	8003fba <HAL_DMA_IRQHandler+0x176>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4619      	mov	r1, r3
 8003f84:	4b35      	ldr	r3, [pc, #212]	; (800405c <HAL_DMA_IRQHandler+0x218>)
 8003f86:	4299      	cmp	r1, r3
 8003f88:	d014      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4619      	mov	r1, r3
 8003f90:	4b33      	ldr	r3, [pc, #204]	; (8004060 <HAL_DMA_IRQHandler+0x21c>)
 8003f92:	4299      	cmp	r1, r3
 8003f94:	d00b      	beq.n	8003fae <HAL_DMA_IRQHandler+0x16a>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4619      	mov	r1, r3
 8003f9c:	4b31      	ldr	r3, [pc, #196]	; (8004064 <HAL_DMA_IRQHandler+0x220>)
 8003f9e:	4299      	cmp	r1, r3
 8003fa0:	d102      	bne.n	8003fa8 <HAL_DMA_IRQHandler+0x164>
 8003fa2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003fa6:	e00e      	b.n	8003fc6 <HAL_DMA_IRQHandler+0x182>
 8003fa8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fac:	e00b      	b.n	8003fc6 <HAL_DMA_IRQHandler+0x182>
 8003fae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003fb2:	e008      	b.n	8003fc6 <HAL_DMA_IRQHandler+0x182>
 8003fb4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003fb8:	e005      	b.n	8003fc6 <HAL_DMA_IRQHandler+0x182>
 8003fba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003fbe:	e002      	b.n	8003fc6 <HAL_DMA_IRQHandler+0x182>
 8003fc0:	2320      	movs	r3, #32
 8003fc2:	e000      	b.n	8003fc6 <HAL_DMA_IRQHandler+0x182>
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d034      	beq.n	8004042 <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003fe0:	e02f      	b.n	8004042 <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe6:	2208      	movs	r2, #8
 8003fe8:	409a      	lsls	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	4013      	ands	r3, r2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d028      	beq.n	8004044 <HAL_DMA_IRQHandler+0x200>
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	f003 0308 	and.w	r3, r3, #8
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d023      	beq.n	8004044 <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	6812      	ldr	r2, [r2, #0]
 8004004:	6812      	ldr	r2, [r2, #0]
 8004006:	f022 020e 	bic.w	r2, r2, #14
 800400a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004014:	2101      	movs	r1, #1
 8004016:	fa01 f202 	lsl.w	r2, r1, r2
 800401a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004036:	2b00      	cmp	r3, #0
 8004038:	d004      	beq.n	8004044 <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	4798      	blx	r3
    }
  }
  return;
 8004042:	bf00      	nop
 8004044:	bf00      	nop
}
 8004046:	3710      	adds	r7, #16
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	40020000 	.word	0x40020000
 8004050:	40020008 	.word	0x40020008
 8004054:	4002001c 	.word	0x4002001c
 8004058:	40020030 	.word	0x40020030
 800405c:	40020044 	.word	0x40020044
 8004060:	40020058 	.word	0x40020058
 8004064:	4002006c 	.word	0x4002006c

08004068 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004068:	b480      	push	{r7}
 800406a:	b085      	sub	sp, #20
 800406c:	af00      	add	r7, sp, #0
 800406e:	60f8      	str	r0, [r7, #12]
 8004070:	60b9      	str	r1, [r7, #8]
 8004072:	607a      	str	r2, [r7, #4]
 8004074:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800407a:	68fa      	ldr	r2, [r7, #12]
 800407c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800407e:	2101      	movs	r1, #1
 8004080:	fa01 f202 	lsl.w	r2, r1, r2
 8004084:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	683a      	ldr	r2, [r7, #0]
 800408c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	2b10      	cmp	r3, #16
 8004094:	d108      	bne.n	80040a8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68ba      	ldr	r2, [r7, #8]
 80040a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80040a6:	e007      	b.n	80040b8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	68ba      	ldr	r2, [r7, #8]
 80040ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	60da      	str	r2, [r3, #12]
}
 80040b8:	bf00      	nop
 80040ba:	3714      	adds	r7, #20
 80040bc:	46bd      	mov	sp, r7
 80040be:	bc80      	pop	{r7}
 80040c0:	4770      	bx	lr
	...

080040c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b08b      	sub	sp, #44	; 0x2c
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80040ce:	2300      	movs	r3, #0
 80040d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80040d2:	2300      	movs	r3, #0
 80040d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040d6:	e127      	b.n	8004328 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80040d8:	2201      	movs	r2, #1
 80040da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040dc:	fa02 f303 	lsl.w	r3, r2, r3
 80040e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	4013      	ands	r3, r2
 80040ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	f040 8116 	bne.w	8004322 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	2b12      	cmp	r3, #18
 80040fc:	d034      	beq.n	8004168 <HAL_GPIO_Init+0xa4>
 80040fe:	2b12      	cmp	r3, #18
 8004100:	d80d      	bhi.n	800411e <HAL_GPIO_Init+0x5a>
 8004102:	2b02      	cmp	r3, #2
 8004104:	d02b      	beq.n	800415e <HAL_GPIO_Init+0x9a>
 8004106:	2b02      	cmp	r3, #2
 8004108:	d804      	bhi.n	8004114 <HAL_GPIO_Init+0x50>
 800410a:	2b00      	cmp	r3, #0
 800410c:	d031      	beq.n	8004172 <HAL_GPIO_Init+0xae>
 800410e:	2b01      	cmp	r3, #1
 8004110:	d01c      	beq.n	800414c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004112:	e048      	b.n	80041a6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004114:	2b03      	cmp	r3, #3
 8004116:	d043      	beq.n	80041a0 <HAL_GPIO_Init+0xdc>
 8004118:	2b11      	cmp	r3, #17
 800411a:	d01b      	beq.n	8004154 <HAL_GPIO_Init+0x90>
          break;
 800411c:	e043      	b.n	80041a6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800411e:	4a89      	ldr	r2, [pc, #548]	; (8004344 <HAL_GPIO_Init+0x280>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d026      	beq.n	8004172 <HAL_GPIO_Init+0xae>
 8004124:	4a87      	ldr	r2, [pc, #540]	; (8004344 <HAL_GPIO_Init+0x280>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d806      	bhi.n	8004138 <HAL_GPIO_Init+0x74>
 800412a:	4a87      	ldr	r2, [pc, #540]	; (8004348 <HAL_GPIO_Init+0x284>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d020      	beq.n	8004172 <HAL_GPIO_Init+0xae>
 8004130:	4a86      	ldr	r2, [pc, #536]	; (800434c <HAL_GPIO_Init+0x288>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d01d      	beq.n	8004172 <HAL_GPIO_Init+0xae>
          break;
 8004136:	e036      	b.n	80041a6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004138:	4a85      	ldr	r2, [pc, #532]	; (8004350 <HAL_GPIO_Init+0x28c>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d019      	beq.n	8004172 <HAL_GPIO_Init+0xae>
 800413e:	4a85      	ldr	r2, [pc, #532]	; (8004354 <HAL_GPIO_Init+0x290>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d016      	beq.n	8004172 <HAL_GPIO_Init+0xae>
 8004144:	4a84      	ldr	r2, [pc, #528]	; (8004358 <HAL_GPIO_Init+0x294>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d013      	beq.n	8004172 <HAL_GPIO_Init+0xae>
          break;
 800414a:	e02c      	b.n	80041a6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	623b      	str	r3, [r7, #32]
          break;
 8004152:	e028      	b.n	80041a6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	3304      	adds	r3, #4
 800415a:	623b      	str	r3, [r7, #32]
          break;
 800415c:	e023      	b.n	80041a6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	3308      	adds	r3, #8
 8004164:	623b      	str	r3, [r7, #32]
          break;
 8004166:	e01e      	b.n	80041a6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	330c      	adds	r3, #12
 800416e:	623b      	str	r3, [r7, #32]
          break;
 8004170:	e019      	b.n	80041a6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d102      	bne.n	8004180 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800417a:	2304      	movs	r3, #4
 800417c:	623b      	str	r3, [r7, #32]
          break;
 800417e:	e012      	b.n	80041a6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	2b01      	cmp	r3, #1
 8004186:	d105      	bne.n	8004194 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004188:	2308      	movs	r3, #8
 800418a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	69fa      	ldr	r2, [r7, #28]
 8004190:	611a      	str	r2, [r3, #16]
          break;
 8004192:	e008      	b.n	80041a6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004194:	2308      	movs	r3, #8
 8004196:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	69fa      	ldr	r2, [r7, #28]
 800419c:	615a      	str	r2, [r3, #20]
          break;
 800419e:	e002      	b.n	80041a6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80041a0:	2300      	movs	r3, #0
 80041a2:	623b      	str	r3, [r7, #32]
          break;
 80041a4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	2bff      	cmp	r3, #255	; 0xff
 80041aa:	d801      	bhi.n	80041b0 <HAL_GPIO_Init+0xec>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	e001      	b.n	80041b4 <HAL_GPIO_Init+0xf0>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	3304      	adds	r3, #4
 80041b4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	2bff      	cmp	r3, #255	; 0xff
 80041ba:	d802      	bhi.n	80041c2 <HAL_GPIO_Init+0xfe>
 80041bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	e002      	b.n	80041c8 <HAL_GPIO_Init+0x104>
 80041c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c4:	3b08      	subs	r3, #8
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	210f      	movs	r1, #15
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	fa01 f303 	lsl.w	r3, r1, r3
 80041d6:	43db      	mvns	r3, r3
 80041d8:	401a      	ands	r2, r3
 80041da:	6a39      	ldr	r1, [r7, #32]
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	fa01 f303 	lsl.w	r3, r1, r3
 80041e2:	431a      	orrs	r2, r3
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	f000 8096 	beq.w	8004322 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80041f6:	4a59      	ldr	r2, [pc, #356]	; (800435c <HAL_GPIO_Init+0x298>)
 80041f8:	4b58      	ldr	r3, [pc, #352]	; (800435c <HAL_GPIO_Init+0x298>)
 80041fa:	699b      	ldr	r3, [r3, #24]
 80041fc:	f043 0301 	orr.w	r3, r3, #1
 8004200:	6193      	str	r3, [r2, #24]
 8004202:	4b56      	ldr	r3, [pc, #344]	; (800435c <HAL_GPIO_Init+0x298>)
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	60bb      	str	r3, [r7, #8]
 800420c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800420e:	4a54      	ldr	r2, [pc, #336]	; (8004360 <HAL_GPIO_Init+0x29c>)
 8004210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004212:	089b      	lsrs	r3, r3, #2
 8004214:	3302      	adds	r3, #2
 8004216:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800421a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800421c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421e:	f003 0303 	and.w	r3, r3, #3
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	220f      	movs	r2, #15
 8004226:	fa02 f303 	lsl.w	r3, r2, r3
 800422a:	43db      	mvns	r3, r3
 800422c:	68fa      	ldr	r2, [r7, #12]
 800422e:	4013      	ands	r3, r2
 8004230:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a4b      	ldr	r2, [pc, #300]	; (8004364 <HAL_GPIO_Init+0x2a0>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d013      	beq.n	8004262 <HAL_GPIO_Init+0x19e>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a4a      	ldr	r2, [pc, #296]	; (8004368 <HAL_GPIO_Init+0x2a4>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d00d      	beq.n	800425e <HAL_GPIO_Init+0x19a>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a49      	ldr	r2, [pc, #292]	; (800436c <HAL_GPIO_Init+0x2a8>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d007      	beq.n	800425a <HAL_GPIO_Init+0x196>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a48      	ldr	r2, [pc, #288]	; (8004370 <HAL_GPIO_Init+0x2ac>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d101      	bne.n	8004256 <HAL_GPIO_Init+0x192>
 8004252:	2303      	movs	r3, #3
 8004254:	e006      	b.n	8004264 <HAL_GPIO_Init+0x1a0>
 8004256:	2304      	movs	r3, #4
 8004258:	e004      	b.n	8004264 <HAL_GPIO_Init+0x1a0>
 800425a:	2302      	movs	r3, #2
 800425c:	e002      	b.n	8004264 <HAL_GPIO_Init+0x1a0>
 800425e:	2301      	movs	r3, #1
 8004260:	e000      	b.n	8004264 <HAL_GPIO_Init+0x1a0>
 8004262:	2300      	movs	r3, #0
 8004264:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004266:	f002 0203 	and.w	r2, r2, #3
 800426a:	0092      	lsls	r2, r2, #2
 800426c:	4093      	lsls	r3, r2
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	4313      	orrs	r3, r2
 8004272:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004274:	493a      	ldr	r1, [pc, #232]	; (8004360 <HAL_GPIO_Init+0x29c>)
 8004276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004278:	089b      	lsrs	r3, r3, #2
 800427a:	3302      	adds	r3, #2
 800427c:	68fa      	ldr	r2, [r7, #12]
 800427e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d006      	beq.n	800429c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800428e:	4939      	ldr	r1, [pc, #228]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 8004290:	4b38      	ldr	r3, [pc, #224]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	4313      	orrs	r3, r2
 8004298:	600b      	str	r3, [r1, #0]
 800429a:	e006      	b.n	80042aa <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800429c:	4935      	ldr	r1, [pc, #212]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 800429e:	4b35      	ldr	r3, [pc, #212]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	43db      	mvns	r3, r3
 80042a6:	4013      	ands	r3, r2
 80042a8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d006      	beq.n	80042c4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80042b6:	492f      	ldr	r1, [pc, #188]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 80042b8:	4b2e      	ldr	r3, [pc, #184]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 80042ba:	685a      	ldr	r2, [r3, #4]
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	4313      	orrs	r3, r2
 80042c0:	604b      	str	r3, [r1, #4]
 80042c2:	e006      	b.n	80042d2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80042c4:	492b      	ldr	r1, [pc, #172]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 80042c6:	4b2b      	ldr	r3, [pc, #172]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 80042c8:	685a      	ldr	r2, [r3, #4]
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	43db      	mvns	r3, r3
 80042ce:	4013      	ands	r3, r2
 80042d0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d006      	beq.n	80042ec <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80042de:	4925      	ldr	r1, [pc, #148]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 80042e0:	4b24      	ldr	r3, [pc, #144]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 80042e2:	689a      	ldr	r2, [r3, #8]
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	608b      	str	r3, [r1, #8]
 80042ea:	e006      	b.n	80042fa <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80042ec:	4921      	ldr	r1, [pc, #132]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 80042ee:	4b21      	ldr	r3, [pc, #132]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 80042f0:	689a      	ldr	r2, [r3, #8]
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	43db      	mvns	r3, r3
 80042f6:	4013      	ands	r3, r2
 80042f8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d006      	beq.n	8004314 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004306:	491b      	ldr	r1, [pc, #108]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 8004308:	4b1a      	ldr	r3, [pc, #104]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 800430a:	68da      	ldr	r2, [r3, #12]
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	4313      	orrs	r3, r2
 8004310:	60cb      	str	r3, [r1, #12]
 8004312:	e006      	b.n	8004322 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004314:	4917      	ldr	r1, [pc, #92]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 8004316:	4b17      	ldr	r3, [pc, #92]	; (8004374 <HAL_GPIO_Init+0x2b0>)
 8004318:	68da      	ldr	r2, [r3, #12]
 800431a:	69bb      	ldr	r3, [r7, #24]
 800431c:	43db      	mvns	r3, r3
 800431e:	4013      	ands	r3, r2
 8004320:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004324:	3301      	adds	r3, #1
 8004326:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432e:	fa22 f303 	lsr.w	r3, r2, r3
 8004332:	2b00      	cmp	r3, #0
 8004334:	f47f aed0 	bne.w	80040d8 <HAL_GPIO_Init+0x14>
  }
}
 8004338:	bf00      	nop
 800433a:	372c      	adds	r7, #44	; 0x2c
 800433c:	46bd      	mov	sp, r7
 800433e:	bc80      	pop	{r7}
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	10210000 	.word	0x10210000
 8004348:	10110000 	.word	0x10110000
 800434c:	10120000 	.word	0x10120000
 8004350:	10310000 	.word	0x10310000
 8004354:	10320000 	.word	0x10320000
 8004358:	10220000 	.word	0x10220000
 800435c:	40021000 	.word	0x40021000
 8004360:	40010000 	.word	0x40010000
 8004364:	40010800 	.word	0x40010800
 8004368:	40010c00 	.word	0x40010c00
 800436c:	40011000 	.word	0x40011000
 8004370:	40011400 	.word	0x40011400
 8004374:	40010400 	.word	0x40010400

08004378 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004378:	b480      	push	{r7}
 800437a:	b085      	sub	sp, #20
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	460b      	mov	r3, r1
 8004382:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	689a      	ldr	r2, [r3, #8]
 8004388:	887b      	ldrh	r3, [r7, #2]
 800438a:	4013      	ands	r3, r2
 800438c:	2b00      	cmp	r3, #0
 800438e:	d002      	beq.n	8004396 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004390:	2301      	movs	r3, #1
 8004392:	73fb      	strb	r3, [r7, #15]
 8004394:	e001      	b.n	800439a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004396:	2300      	movs	r3, #0
 8004398:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800439a:	7bfb      	ldrb	r3, [r7, #15]
}
 800439c:	4618      	mov	r0, r3
 800439e:	3714      	adds	r7, #20
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bc80      	pop	{r7}
 80043a4:	4770      	bx	lr

080043a6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043a6:	b480      	push	{r7}
 80043a8:	b083      	sub	sp, #12
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
 80043ae:	460b      	mov	r3, r1
 80043b0:	807b      	strh	r3, [r7, #2]
 80043b2:	4613      	mov	r3, r2
 80043b4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80043b6:	787b      	ldrb	r3, [r7, #1]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d003      	beq.n	80043c4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80043bc:	887a      	ldrh	r2, [r7, #2]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80043c2:	e003      	b.n	80043cc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80043c4:	887b      	ldrh	r3, [r7, #2]
 80043c6:	041a      	lsls	r2, r3, #16
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	611a      	str	r2, [r3, #16]
}
 80043cc:	bf00      	nop
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bc80      	pop	{r7}
 80043d4:	4770      	bx	lr
	...

080043d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b086      	sub	sp, #24
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d101      	bne.n	80043ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e26c      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f000 8087 	beq.w	8004506 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043f8:	4b92      	ldr	r3, [pc, #584]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f003 030c 	and.w	r3, r3, #12
 8004400:	2b04      	cmp	r3, #4
 8004402:	d00c      	beq.n	800441e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004404:	4b8f      	ldr	r3, [pc, #572]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f003 030c 	and.w	r3, r3, #12
 800440c:	2b08      	cmp	r3, #8
 800440e:	d112      	bne.n	8004436 <HAL_RCC_OscConfig+0x5e>
 8004410:	4b8c      	ldr	r3, [pc, #560]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004418:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800441c:	d10b      	bne.n	8004436 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800441e:	4b89      	ldr	r3, [pc, #548]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d06c      	beq.n	8004504 <HAL_RCC_OscConfig+0x12c>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d168      	bne.n	8004504 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e246      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800443e:	d106      	bne.n	800444e <HAL_RCC_OscConfig+0x76>
 8004440:	4a80      	ldr	r2, [pc, #512]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004442:	4b80      	ldr	r3, [pc, #512]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800444a:	6013      	str	r3, [r2, #0]
 800444c:	e02e      	b.n	80044ac <HAL_RCC_OscConfig+0xd4>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d10c      	bne.n	8004470 <HAL_RCC_OscConfig+0x98>
 8004456:	4a7b      	ldr	r2, [pc, #492]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004458:	4b7a      	ldr	r3, [pc, #488]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004460:	6013      	str	r3, [r2, #0]
 8004462:	4a78      	ldr	r2, [pc, #480]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004464:	4b77      	ldr	r3, [pc, #476]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800446c:	6013      	str	r3, [r2, #0]
 800446e:	e01d      	b.n	80044ac <HAL_RCC_OscConfig+0xd4>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004478:	d10c      	bne.n	8004494 <HAL_RCC_OscConfig+0xbc>
 800447a:	4a72      	ldr	r2, [pc, #456]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 800447c:	4b71      	ldr	r3, [pc, #452]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004484:	6013      	str	r3, [r2, #0]
 8004486:	4a6f      	ldr	r2, [pc, #444]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004488:	4b6e      	ldr	r3, [pc, #440]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004490:	6013      	str	r3, [r2, #0]
 8004492:	e00b      	b.n	80044ac <HAL_RCC_OscConfig+0xd4>
 8004494:	4a6b      	ldr	r2, [pc, #428]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004496:	4b6b      	ldr	r3, [pc, #428]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800449e:	6013      	str	r3, [r2, #0]
 80044a0:	4a68      	ldr	r2, [pc, #416]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 80044a2:	4b68      	ldr	r3, [pc, #416]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044aa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d013      	beq.n	80044dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b4:	f7fe f8de 	bl	8002674 <HAL_GetTick>
 80044b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044bc:	f7fe f8da 	bl	8002674 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b64      	cmp	r3, #100	; 0x64
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e1fa      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ce:	4b5d      	ldr	r3, [pc, #372]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d0f0      	beq.n	80044bc <HAL_RCC_OscConfig+0xe4>
 80044da:	e014      	b.n	8004506 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044dc:	f7fe f8ca 	bl	8002674 <HAL_GetTick>
 80044e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044e2:	e008      	b.n	80044f6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044e4:	f7fe f8c6 	bl	8002674 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b64      	cmp	r3, #100	; 0x64
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e1e6      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044f6:	4b53      	ldr	r3, [pc, #332]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1f0      	bne.n	80044e4 <HAL_RCC_OscConfig+0x10c>
 8004502:	e000      	b.n	8004506 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004504:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b00      	cmp	r3, #0
 8004510:	d063      	beq.n	80045da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004512:	4b4c      	ldr	r3, [pc, #304]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f003 030c 	and.w	r3, r3, #12
 800451a:	2b00      	cmp	r3, #0
 800451c:	d00b      	beq.n	8004536 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800451e:	4b49      	ldr	r3, [pc, #292]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f003 030c 	and.w	r3, r3, #12
 8004526:	2b08      	cmp	r3, #8
 8004528:	d11c      	bne.n	8004564 <HAL_RCC_OscConfig+0x18c>
 800452a:	4b46      	ldr	r3, [pc, #280]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d116      	bne.n	8004564 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004536:	4b43      	ldr	r3, [pc, #268]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0302 	and.w	r3, r3, #2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d005      	beq.n	800454e <HAL_RCC_OscConfig+0x176>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	691b      	ldr	r3, [r3, #16]
 8004546:	2b01      	cmp	r3, #1
 8004548:	d001      	beq.n	800454e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e1ba      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800454e:	493d      	ldr	r1, [pc, #244]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004550:	4b3c      	ldr	r3, [pc, #240]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	695b      	ldr	r3, [r3, #20]
 800455c:	00db      	lsls	r3, r3, #3
 800455e:	4313      	orrs	r3, r2
 8004560:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004562:	e03a      	b.n	80045da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	691b      	ldr	r3, [r3, #16]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d020      	beq.n	80045ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800456c:	4b36      	ldr	r3, [pc, #216]	; (8004648 <HAL_RCC_OscConfig+0x270>)
 800456e:	2201      	movs	r2, #1
 8004570:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004572:	f7fe f87f 	bl	8002674 <HAL_GetTick>
 8004576:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004578:	e008      	b.n	800458c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800457a:	f7fe f87b 	bl	8002674 <HAL_GetTick>
 800457e:	4602      	mov	r2, r0
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	1ad3      	subs	r3, r2, r3
 8004584:	2b02      	cmp	r3, #2
 8004586:	d901      	bls.n	800458c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e19b      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800458c:	4b2d      	ldr	r3, [pc, #180]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b00      	cmp	r3, #0
 8004596:	d0f0      	beq.n	800457a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004598:	492a      	ldr	r1, [pc, #168]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 800459a:	4b2a      	ldr	r3, [pc, #168]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	695b      	ldr	r3, [r3, #20]
 80045a6:	00db      	lsls	r3, r3, #3
 80045a8:	4313      	orrs	r3, r2
 80045aa:	600b      	str	r3, [r1, #0]
 80045ac:	e015      	b.n	80045da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045ae:	4b26      	ldr	r3, [pc, #152]	; (8004648 <HAL_RCC_OscConfig+0x270>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b4:	f7fe f85e 	bl	8002674 <HAL_GetTick>
 80045b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045ba:	e008      	b.n	80045ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045bc:	f7fe f85a 	bl	8002674 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d901      	bls.n	80045ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e17a      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045ce:	4b1d      	ldr	r3, [pc, #116]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0302 	and.w	r3, r3, #2
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1f0      	bne.n	80045bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0308 	and.w	r3, r3, #8
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d03a      	beq.n	800465c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	699b      	ldr	r3, [r3, #24]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d019      	beq.n	8004622 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045ee:	4b17      	ldr	r3, [pc, #92]	; (800464c <HAL_RCC_OscConfig+0x274>)
 80045f0:	2201      	movs	r2, #1
 80045f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045f4:	f7fe f83e 	bl	8002674 <HAL_GetTick>
 80045f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045fa:	e008      	b.n	800460e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045fc:	f7fe f83a 	bl	8002674 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	2b02      	cmp	r3, #2
 8004608:	d901      	bls.n	800460e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e15a      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800460e:	4b0d      	ldr	r3, [pc, #52]	; (8004644 <HAL_RCC_OscConfig+0x26c>)
 8004610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004612:	f003 0302 	and.w	r3, r3, #2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d0f0      	beq.n	80045fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800461a:	2001      	movs	r0, #1
 800461c:	f000 faa8 	bl	8004b70 <RCC_Delay>
 8004620:	e01c      	b.n	800465c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004622:	4b0a      	ldr	r3, [pc, #40]	; (800464c <HAL_RCC_OscConfig+0x274>)
 8004624:	2200      	movs	r2, #0
 8004626:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004628:	f7fe f824 	bl	8002674 <HAL_GetTick>
 800462c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800462e:	e00f      	b.n	8004650 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004630:	f7fe f820 	bl	8002674 <HAL_GetTick>
 8004634:	4602      	mov	r2, r0
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	2b02      	cmp	r3, #2
 800463c:	d908      	bls.n	8004650 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e140      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
 8004642:	bf00      	nop
 8004644:	40021000 	.word	0x40021000
 8004648:	42420000 	.word	0x42420000
 800464c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004650:	4b9e      	ldr	r3, [pc, #632]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 8004652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004654:	f003 0302 	and.w	r3, r3, #2
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1e9      	bne.n	8004630 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0304 	and.w	r3, r3, #4
 8004664:	2b00      	cmp	r3, #0
 8004666:	f000 80a6 	beq.w	80047b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800466a:	2300      	movs	r3, #0
 800466c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800466e:	4b97      	ldr	r3, [pc, #604]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 8004670:	69db      	ldr	r3, [r3, #28]
 8004672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d10d      	bne.n	8004696 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800467a:	4a94      	ldr	r2, [pc, #592]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 800467c:	4b93      	ldr	r3, [pc, #588]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 800467e:	69db      	ldr	r3, [r3, #28]
 8004680:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004684:	61d3      	str	r3, [r2, #28]
 8004686:	4b91      	ldr	r3, [pc, #580]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 8004688:	69db      	ldr	r3, [r3, #28]
 800468a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800468e:	60bb      	str	r3, [r7, #8]
 8004690:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004692:	2301      	movs	r3, #1
 8004694:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004696:	4b8e      	ldr	r3, [pc, #568]	; (80048d0 <HAL_RCC_OscConfig+0x4f8>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d118      	bne.n	80046d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046a2:	4a8b      	ldr	r2, [pc, #556]	; (80048d0 <HAL_RCC_OscConfig+0x4f8>)
 80046a4:	4b8a      	ldr	r3, [pc, #552]	; (80048d0 <HAL_RCC_OscConfig+0x4f8>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046ae:	f7fd ffe1 	bl	8002674 <HAL_GetTick>
 80046b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046b4:	e008      	b.n	80046c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046b6:	f7fd ffdd 	bl	8002674 <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	2b64      	cmp	r3, #100	; 0x64
 80046c2:	d901      	bls.n	80046c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	e0fd      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046c8:	4b81      	ldr	r3, [pc, #516]	; (80048d0 <HAL_RCC_OscConfig+0x4f8>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d0f0      	beq.n	80046b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d106      	bne.n	80046ea <HAL_RCC_OscConfig+0x312>
 80046dc:	4a7b      	ldr	r2, [pc, #492]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 80046de:	4b7b      	ldr	r3, [pc, #492]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 80046e0:	6a1b      	ldr	r3, [r3, #32]
 80046e2:	f043 0301 	orr.w	r3, r3, #1
 80046e6:	6213      	str	r3, [r2, #32]
 80046e8:	e02d      	b.n	8004746 <HAL_RCC_OscConfig+0x36e>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10c      	bne.n	800470c <HAL_RCC_OscConfig+0x334>
 80046f2:	4a76      	ldr	r2, [pc, #472]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 80046f4:	4b75      	ldr	r3, [pc, #468]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 80046f6:	6a1b      	ldr	r3, [r3, #32]
 80046f8:	f023 0301 	bic.w	r3, r3, #1
 80046fc:	6213      	str	r3, [r2, #32]
 80046fe:	4a73      	ldr	r2, [pc, #460]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 8004700:	4b72      	ldr	r3, [pc, #456]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 8004702:	6a1b      	ldr	r3, [r3, #32]
 8004704:	f023 0304 	bic.w	r3, r3, #4
 8004708:	6213      	str	r3, [r2, #32]
 800470a:	e01c      	b.n	8004746 <HAL_RCC_OscConfig+0x36e>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	2b05      	cmp	r3, #5
 8004712:	d10c      	bne.n	800472e <HAL_RCC_OscConfig+0x356>
 8004714:	4a6d      	ldr	r2, [pc, #436]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 8004716:	4b6d      	ldr	r3, [pc, #436]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 8004718:	6a1b      	ldr	r3, [r3, #32]
 800471a:	f043 0304 	orr.w	r3, r3, #4
 800471e:	6213      	str	r3, [r2, #32]
 8004720:	4a6a      	ldr	r2, [pc, #424]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 8004722:	4b6a      	ldr	r3, [pc, #424]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 8004724:	6a1b      	ldr	r3, [r3, #32]
 8004726:	f043 0301 	orr.w	r3, r3, #1
 800472a:	6213      	str	r3, [r2, #32]
 800472c:	e00b      	b.n	8004746 <HAL_RCC_OscConfig+0x36e>
 800472e:	4a67      	ldr	r2, [pc, #412]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 8004730:	4b66      	ldr	r3, [pc, #408]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 8004732:	6a1b      	ldr	r3, [r3, #32]
 8004734:	f023 0301 	bic.w	r3, r3, #1
 8004738:	6213      	str	r3, [r2, #32]
 800473a:	4a64      	ldr	r2, [pc, #400]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 800473c:	4b63      	ldr	r3, [pc, #396]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 800473e:	6a1b      	ldr	r3, [r3, #32]
 8004740:	f023 0304 	bic.w	r3, r3, #4
 8004744:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d015      	beq.n	800477a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800474e:	f7fd ff91 	bl	8002674 <HAL_GetTick>
 8004752:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004754:	e00a      	b.n	800476c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004756:	f7fd ff8d 	bl	8002674 <HAL_GetTick>
 800475a:	4602      	mov	r2, r0
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	f241 3288 	movw	r2, #5000	; 0x1388
 8004764:	4293      	cmp	r3, r2
 8004766:	d901      	bls.n	800476c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e0ab      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800476c:	4b57      	ldr	r3, [pc, #348]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	f003 0302 	and.w	r3, r3, #2
 8004774:	2b00      	cmp	r3, #0
 8004776:	d0ee      	beq.n	8004756 <HAL_RCC_OscConfig+0x37e>
 8004778:	e014      	b.n	80047a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800477a:	f7fd ff7b 	bl	8002674 <HAL_GetTick>
 800477e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004780:	e00a      	b.n	8004798 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004782:	f7fd ff77 	bl	8002674 <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004790:	4293      	cmp	r3, r2
 8004792:	d901      	bls.n	8004798 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e095      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004798:	4b4c      	ldr	r3, [pc, #304]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 800479a:	6a1b      	ldr	r3, [r3, #32]
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d1ee      	bne.n	8004782 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80047a4:	7dfb      	ldrb	r3, [r7, #23]
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d105      	bne.n	80047b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047aa:	4a48      	ldr	r2, [pc, #288]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 80047ac:	4b47      	ldr	r3, [pc, #284]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 80047ae:	69db      	ldr	r3, [r3, #28]
 80047b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	69db      	ldr	r3, [r3, #28]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	f000 8081 	beq.w	80048c2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047c0:	4b42      	ldr	r3, [pc, #264]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f003 030c 	and.w	r3, r3, #12
 80047c8:	2b08      	cmp	r3, #8
 80047ca:	d061      	beq.n	8004890 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	69db      	ldr	r3, [r3, #28]
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d146      	bne.n	8004862 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047d4:	4b3f      	ldr	r3, [pc, #252]	; (80048d4 <HAL_RCC_OscConfig+0x4fc>)
 80047d6:	2200      	movs	r2, #0
 80047d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047da:	f7fd ff4b 	bl	8002674 <HAL_GetTick>
 80047de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047e0:	e008      	b.n	80047f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047e2:	f7fd ff47 	bl	8002674 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d901      	bls.n	80047f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e067      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047f4:	4b35      	ldr	r3, [pc, #212]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1f0      	bne.n	80047e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a1b      	ldr	r3, [r3, #32]
 8004804:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004808:	d108      	bne.n	800481c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800480a:	4930      	ldr	r1, [pc, #192]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 800480c:	4b2f      	ldr	r3, [pc, #188]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	4313      	orrs	r3, r2
 800481a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800481c:	482b      	ldr	r0, [pc, #172]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 800481e:	4b2b      	ldr	r3, [pc, #172]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a19      	ldr	r1, [r3, #32]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482e:	430b      	orrs	r3, r1
 8004830:	4313      	orrs	r3, r2
 8004832:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004834:	4b27      	ldr	r3, [pc, #156]	; (80048d4 <HAL_RCC_OscConfig+0x4fc>)
 8004836:	2201      	movs	r2, #1
 8004838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800483a:	f7fd ff1b 	bl	8002674 <HAL_GetTick>
 800483e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004840:	e008      	b.n	8004854 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004842:	f7fd ff17 	bl	8002674 <HAL_GetTick>
 8004846:	4602      	mov	r2, r0
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	1ad3      	subs	r3, r2, r3
 800484c:	2b02      	cmp	r3, #2
 800484e:	d901      	bls.n	8004854 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004850:	2303      	movs	r3, #3
 8004852:	e037      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004854:	4b1d      	ldr	r3, [pc, #116]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d0f0      	beq.n	8004842 <HAL_RCC_OscConfig+0x46a>
 8004860:	e02f      	b.n	80048c2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004862:	4b1c      	ldr	r3, [pc, #112]	; (80048d4 <HAL_RCC_OscConfig+0x4fc>)
 8004864:	2200      	movs	r2, #0
 8004866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004868:	f7fd ff04 	bl	8002674 <HAL_GetTick>
 800486c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800486e:	e008      	b.n	8004882 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004870:	f7fd ff00 	bl	8002674 <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	2b02      	cmp	r3, #2
 800487c:	d901      	bls.n	8004882 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e020      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004882:	4b12      	ldr	r3, [pc, #72]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1f0      	bne.n	8004870 <HAL_RCC_OscConfig+0x498>
 800488e:	e018      	b.n	80048c2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	69db      	ldr	r3, [r3, #28]
 8004894:	2b01      	cmp	r3, #1
 8004896:	d101      	bne.n	800489c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e013      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800489c:	4b0b      	ldr	r3, [pc, #44]	; (80048cc <HAL_RCC_OscConfig+0x4f4>)
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a1b      	ldr	r3, [r3, #32]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d106      	bne.n	80048be <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d001      	beq.n	80048c2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e000      	b.n	80048c4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3718      	adds	r7, #24
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	40021000 	.word	0x40021000
 80048d0:	40007000 	.word	0x40007000
 80048d4:	42420060 	.word	0x42420060

080048d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d101      	bne.n	80048ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e0d0      	b.n	8004a8e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048ec:	4b6a      	ldr	r3, [pc, #424]	; (8004a98 <HAL_RCC_ClockConfig+0x1c0>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0207 	and.w	r2, r3, #7
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d210      	bcs.n	800491c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048fa:	4967      	ldr	r1, [pc, #412]	; (8004a98 <HAL_RCC_ClockConfig+0x1c0>)
 80048fc:	4b66      	ldr	r3, [pc, #408]	; (8004a98 <HAL_RCC_ClockConfig+0x1c0>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f023 0207 	bic.w	r2, r3, #7
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	4313      	orrs	r3, r2
 8004908:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800490a:	4b63      	ldr	r3, [pc, #396]	; (8004a98 <HAL_RCC_ClockConfig+0x1c0>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0207 	and.w	r2, r3, #7
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	429a      	cmp	r2, r3
 8004916:	d001      	beq.n	800491c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e0b8      	b.n	8004a8e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0302 	and.w	r3, r3, #2
 8004924:	2b00      	cmp	r3, #0
 8004926:	d020      	beq.n	800496a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0304 	and.w	r3, r3, #4
 8004930:	2b00      	cmp	r3, #0
 8004932:	d005      	beq.n	8004940 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004934:	4a59      	ldr	r2, [pc, #356]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 8004936:	4b59      	ldr	r3, [pc, #356]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800493e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0308 	and.w	r3, r3, #8
 8004948:	2b00      	cmp	r3, #0
 800494a:	d005      	beq.n	8004958 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800494c:	4a53      	ldr	r2, [pc, #332]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 800494e:	4b53      	ldr	r3, [pc, #332]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004956:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004958:	4950      	ldr	r1, [pc, #320]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 800495a:	4b50      	ldr	r3, [pc, #320]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	4313      	orrs	r3, r2
 8004968:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	2b00      	cmp	r3, #0
 8004974:	d040      	beq.n	80049f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	2b01      	cmp	r3, #1
 800497c:	d107      	bne.n	800498e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800497e:	4b47      	ldr	r3, [pc, #284]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d115      	bne.n	80049b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e07f      	b.n	8004a8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	2b02      	cmp	r3, #2
 8004994:	d107      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004996:	4b41      	ldr	r3, [pc, #260]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d109      	bne.n	80049b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e073      	b.n	8004a8e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049a6:	4b3d      	ldr	r3, [pc, #244]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0302 	and.w	r3, r3, #2
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d101      	bne.n	80049b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e06b      	b.n	8004a8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049b6:	4939      	ldr	r1, [pc, #228]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 80049b8:	4b38      	ldr	r3, [pc, #224]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f023 0203 	bic.w	r2, r3, #3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049c8:	f7fd fe54 	bl	8002674 <HAL_GetTick>
 80049cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ce:	e00a      	b.n	80049e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049d0:	f7fd fe50 	bl	8002674 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	f241 3288 	movw	r2, #5000	; 0x1388
 80049de:	4293      	cmp	r3, r2
 80049e0:	d901      	bls.n	80049e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	e053      	b.n	8004a8e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049e6:	4b2d      	ldr	r3, [pc, #180]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f003 020c 	and.w	r2, r3, #12
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d1eb      	bne.n	80049d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049f8:	4b27      	ldr	r3, [pc, #156]	; (8004a98 <HAL_RCC_ClockConfig+0x1c0>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0207 	and.w	r2, r3, #7
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d910      	bls.n	8004a28 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a06:	4924      	ldr	r1, [pc, #144]	; (8004a98 <HAL_RCC_ClockConfig+0x1c0>)
 8004a08:	4b23      	ldr	r3, [pc, #140]	; (8004a98 <HAL_RCC_ClockConfig+0x1c0>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f023 0207 	bic.w	r2, r3, #7
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	4313      	orrs	r3, r2
 8004a14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a16:	4b20      	ldr	r3, [pc, #128]	; (8004a98 <HAL_RCC_ClockConfig+0x1c0>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0207 	and.w	r2, r3, #7
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d001      	beq.n	8004a28 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e032      	b.n	8004a8e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0304 	and.w	r3, r3, #4
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d008      	beq.n	8004a46 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a34:	4919      	ldr	r1, [pc, #100]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 8004a36:	4b19      	ldr	r3, [pc, #100]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0308 	and.w	r3, r3, #8
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d009      	beq.n	8004a66 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a52:	4912      	ldr	r1, [pc, #72]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 8004a54:	4b11      	ldr	r3, [pc, #68]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	691b      	ldr	r3, [r3, #16]
 8004a60:	00db      	lsls	r3, r3, #3
 8004a62:	4313      	orrs	r3, r2
 8004a64:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a66:	f000 f821 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 8004a6a:	4601      	mov	r1, r0
 8004a6c:	4b0b      	ldr	r3, [pc, #44]	; (8004a9c <HAL_RCC_ClockConfig+0x1c4>)
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	091b      	lsrs	r3, r3, #4
 8004a72:	f003 030f 	and.w	r3, r3, #15
 8004a76:	4a0a      	ldr	r2, [pc, #40]	; (8004aa0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a78:	5cd3      	ldrb	r3, [r2, r3]
 8004a7a:	fa21 f303 	lsr.w	r3, r1, r3
 8004a7e:	4a09      	ldr	r2, [pc, #36]	; (8004aa4 <HAL_RCC_ClockConfig+0x1cc>)
 8004a80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a82:	4b09      	ldr	r3, [pc, #36]	; (8004aa8 <HAL_RCC_ClockConfig+0x1d0>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7fd fdb2 	bl	80025f0 <HAL_InitTick>

  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	40022000 	.word	0x40022000
 8004a9c:	40021000 	.word	0x40021000
 8004aa0:	08005908 	.word	0x08005908
 8004aa4:	20000070 	.word	0x20000070
 8004aa8:	20000074 	.word	0x20000074

08004aac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004aac:	b490      	push	{r4, r7}
 8004aae:	b08a      	sub	sp, #40	; 0x28
 8004ab0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004ab2:	4b2a      	ldr	r3, [pc, #168]	; (8004b5c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004ab4:	1d3c      	adds	r4, r7, #4
 8004ab6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ab8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004abc:	4b28      	ldr	r3, [pc, #160]	; (8004b60 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004abe:	881b      	ldrh	r3, [r3, #0]
 8004ac0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	61fb      	str	r3, [r7, #28]
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	61bb      	str	r3, [r7, #24]
 8004aca:	2300      	movs	r3, #0
 8004acc:	627b      	str	r3, [r7, #36]	; 0x24
 8004ace:	2300      	movs	r3, #0
 8004ad0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004ad6:	4b23      	ldr	r3, [pc, #140]	; (8004b64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	f003 030c 	and.w	r3, r3, #12
 8004ae2:	2b04      	cmp	r3, #4
 8004ae4:	d002      	beq.n	8004aec <HAL_RCC_GetSysClockFreq+0x40>
 8004ae6:	2b08      	cmp	r3, #8
 8004ae8:	d003      	beq.n	8004af2 <HAL_RCC_GetSysClockFreq+0x46>
 8004aea:	e02d      	b.n	8004b48 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004aec:	4b1e      	ldr	r3, [pc, #120]	; (8004b68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004aee:	623b      	str	r3, [r7, #32]
      break;
 8004af0:	e02d      	b.n	8004b4e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	0c9b      	lsrs	r3, r3, #18
 8004af6:	f003 030f 	and.w	r3, r3, #15
 8004afa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004afe:	4413      	add	r3, r2
 8004b00:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004b04:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d013      	beq.n	8004b38 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004b10:	4b14      	ldr	r3, [pc, #80]	; (8004b64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	0c5b      	lsrs	r3, r3, #17
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004b1e:	4413      	add	r3, r2
 8004b20:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004b24:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	4a0f      	ldr	r2, [pc, #60]	; (8004b68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b2a:	fb02 f203 	mul.w	r2, r2, r3
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b34:	627b      	str	r3, [r7, #36]	; 0x24
 8004b36:	e004      	b.n	8004b42 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	4a0c      	ldr	r2, [pc, #48]	; (8004b6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004b3c:	fb02 f303 	mul.w	r3, r2, r3
 8004b40:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b44:	623b      	str	r3, [r7, #32]
      break;
 8004b46:	e002      	b.n	8004b4e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b48:	4b07      	ldr	r3, [pc, #28]	; (8004b68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b4a:	623b      	str	r3, [r7, #32]
      break;
 8004b4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b4e:	6a3b      	ldr	r3, [r7, #32]
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3728      	adds	r7, #40	; 0x28
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bc90      	pop	{r4, r7}
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	080058c0 	.word	0x080058c0
 8004b60:	080058d0 	.word	0x080058d0
 8004b64:	40021000 	.word	0x40021000
 8004b68:	007a1200 	.word	0x007a1200
 8004b6c:	003d0900 	.word	0x003d0900

08004b70 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b085      	sub	sp, #20
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b78:	4b0a      	ldr	r3, [pc, #40]	; (8004ba4 <RCC_Delay+0x34>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a0a      	ldr	r2, [pc, #40]	; (8004ba8 <RCC_Delay+0x38>)
 8004b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b82:	0a5b      	lsrs	r3, r3, #9
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	fb02 f303 	mul.w	r3, r2, r3
 8004b8a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004b8c:	bf00      	nop
  }
  while (Delay --);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	1e5a      	subs	r2, r3, #1
 8004b92:	60fa      	str	r2, [r7, #12]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d1f9      	bne.n	8004b8c <RCC_Delay+0x1c>
}
 8004b98:	bf00      	nop
 8004b9a:	3714      	adds	r7, #20
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bc80      	pop	{r7}
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	20000070 	.word	0x20000070
 8004ba8:	10624dd3 	.word	0x10624dd3

08004bac <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b086      	sub	sp, #24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	613b      	str	r3, [r7, #16]
 8004bb8:	2300      	movs	r3, #0
 8004bba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0301 	and.w	r3, r3, #1
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d07d      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bcc:	4b4f      	ldr	r3, [pc, #316]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bce:	69db      	ldr	r3, [r3, #28]
 8004bd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d10d      	bne.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bd8:	4a4c      	ldr	r2, [pc, #304]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bda:	4b4c      	ldr	r3, [pc, #304]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bdc:	69db      	ldr	r3, [r3, #28]
 8004bde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004be2:	61d3      	str	r3, [r2, #28]
 8004be4:	4b49      	ldr	r3, [pc, #292]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004be6:	69db      	ldr	r3, [r3, #28]
 8004be8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bec:	60bb      	str	r3, [r7, #8]
 8004bee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bf4:	4b46      	ldr	r3, [pc, #280]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d118      	bne.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c00:	4a43      	ldr	r2, [pc, #268]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c02:	4b43      	ldr	r3, [pc, #268]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c0a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c0c:	f7fd fd32 	bl	8002674 <HAL_GetTick>
 8004c10:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c12:	e008      	b.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c14:	f7fd fd2e 	bl	8002674 <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	2b64      	cmp	r3, #100	; 0x64
 8004c20:	d901      	bls.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e06d      	b.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c26:	4b3a      	ldr	r3, [pc, #232]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d0f0      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c32:	4b36      	ldr	r3, [pc, #216]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c34:	6a1b      	ldr	r3, [r3, #32]
 8004c36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c3a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d02e      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d027      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c50:	4b2e      	ldr	r3, [pc, #184]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c52:	6a1b      	ldr	r3, [r3, #32]
 8004c54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c58:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c5a:	4b2e      	ldr	r3, [pc, #184]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c60:	4b2c      	ldr	r3, [pc, #176]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004c66:	4a29      	ldr	r2, [pc, #164]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d014      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c76:	f7fd fcfd 	bl	8002674 <HAL_GetTick>
 8004c7a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c7c:	e00a      	b.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c7e:	f7fd fcf9 	bl	8002674 <HAL_GetTick>
 8004c82:	4602      	mov	r2, r0
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	1ad3      	subs	r3, r2, r3
 8004c88:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d901      	bls.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e036      	b.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c94:	4b1d      	ldr	r3, [pc, #116]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c96:	6a1b      	ldr	r3, [r3, #32]
 8004c98:	f003 0302 	and.w	r3, r3, #2
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d0ee      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ca0:	491a      	ldr	r1, [pc, #104]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ca2:	4b1a      	ldr	r3, [pc, #104]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004cb2:	7dfb      	ldrb	r3, [r7, #23]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d105      	bne.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cb8:	4a14      	ldr	r2, [pc, #80]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cba:	4b14      	ldr	r3, [pc, #80]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cbc:	69db      	ldr	r3, [r3, #28]
 8004cbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cc2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0302 	and.w	r3, r3, #2
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d008      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004cd0:	490e      	ldr	r1, [pc, #56]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cd2:	4b0e      	ldr	r3, [pc, #56]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0310 	and.w	r3, r3, #16
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d008      	beq.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004cee:	4907      	ldr	r1, [pc, #28]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cf0:	4b06      	ldr	r3, [pc, #24]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3718      	adds	r7, #24
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	40021000 	.word	0x40021000
 8004d10:	40007000 	.word	0x40007000
 8004d14:	42420440 	.word	0x42420440

08004d18 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d101      	bne.n	8004d2a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e041      	b.n	8004dae <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d106      	bne.n	8004d44 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f7fd fb48 	bl	80023d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2202      	movs	r2, #2
 8004d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	3304      	adds	r3, #4
 8004d54:	4619      	mov	r1, r3
 8004d56:	4610      	mov	r0, r2
 8004d58:	f000 f98e 	bl	8005078 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004dac:	2300      	movs	r3, #0
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
	...

08004db8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b084      	sub	sp, #16
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d109      	bne.n	8004ddc <HAL_TIM_PWM_Start+0x24>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	bf14      	ite	ne
 8004dd4:	2301      	movne	r3, #1
 8004dd6:	2300      	moveq	r3, #0
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	e022      	b.n	8004e22 <HAL_TIM_PWM_Start+0x6a>
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	2b04      	cmp	r3, #4
 8004de0:	d109      	bne.n	8004df6 <HAL_TIM_PWM_Start+0x3e>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	bf14      	ite	ne
 8004dee:	2301      	movne	r3, #1
 8004df0:	2300      	moveq	r3, #0
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	e015      	b.n	8004e22 <HAL_TIM_PWM_Start+0x6a>
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	2b08      	cmp	r3, #8
 8004dfa:	d109      	bne.n	8004e10 <HAL_TIM_PWM_Start+0x58>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	bf14      	ite	ne
 8004e08:	2301      	movne	r3, #1
 8004e0a:	2300      	moveq	r3, #0
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	e008      	b.n	8004e22 <HAL_TIM_PWM_Start+0x6a>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	bf14      	ite	ne
 8004e1c:	2301      	movne	r3, #1
 8004e1e:	2300      	moveq	r3, #0
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d001      	beq.n	8004e2a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e05e      	b.n	8004ee8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d104      	bne.n	8004e3a <HAL_TIM_PWM_Start+0x82>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2202      	movs	r2, #2
 8004e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e38:	e013      	b.n	8004e62 <HAL_TIM_PWM_Start+0xaa>
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	2b04      	cmp	r3, #4
 8004e3e:	d104      	bne.n	8004e4a <HAL_TIM_PWM_Start+0x92>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2202      	movs	r2, #2
 8004e44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e48:	e00b      	b.n	8004e62 <HAL_TIM_PWM_Start+0xaa>
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	2b08      	cmp	r3, #8
 8004e4e:	d104      	bne.n	8004e5a <HAL_TIM_PWM_Start+0xa2>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2202      	movs	r2, #2
 8004e54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e58:	e003      	b.n	8004e62 <HAL_TIM_PWM_Start+0xaa>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2202      	movs	r2, #2
 8004e5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2201      	movs	r2, #1
 8004e68:	6839      	ldr	r1, [r7, #0]
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 faee 	bl	800544c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a1e      	ldr	r2, [pc, #120]	; (8004ef0 <HAL_TIM_PWM_Start+0x138>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d107      	bne.n	8004e8a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	6812      	ldr	r2, [r2, #0]
 8004e82:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004e84:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e88:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a18      	ldr	r2, [pc, #96]	; (8004ef0 <HAL_TIM_PWM_Start+0x138>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d00e      	beq.n	8004eb2 <HAL_TIM_PWM_Start+0xfa>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e9c:	d009      	beq.n	8004eb2 <HAL_TIM_PWM_Start+0xfa>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a14      	ldr	r2, [pc, #80]	; (8004ef4 <HAL_TIM_PWM_Start+0x13c>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d004      	beq.n	8004eb2 <HAL_TIM_PWM_Start+0xfa>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a12      	ldr	r2, [pc, #72]	; (8004ef8 <HAL_TIM_PWM_Start+0x140>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d111      	bne.n	8004ed6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	f003 0307 	and.w	r3, r3, #7
 8004ebc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2b06      	cmp	r3, #6
 8004ec2:	d010      	beq.n	8004ee6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	6812      	ldr	r2, [r2, #0]
 8004ecc:	6812      	ldr	r2, [r2, #0]
 8004ece:	f042 0201 	orr.w	r2, r2, #1
 8004ed2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ed4:	e007      	b.n	8004ee6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	6812      	ldr	r2, [r2, #0]
 8004ede:	6812      	ldr	r2, [r2, #0]
 8004ee0:	f042 0201 	orr.w	r2, r2, #1
 8004ee4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ee6:	2300      	movs	r3, #0
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3710      	adds	r7, #16
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	40012c00 	.word	0x40012c00
 8004ef4:	40000400 	.word	0x40000400
 8004ef8:	40000800 	.word	0x40000800

08004efc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d101      	bne.n	8004f16 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004f12:	2302      	movs	r3, #2
 8004f14:	e0ac      	b.n	8005070 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2201      	movs	r2, #1
 8004f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b0c      	cmp	r3, #12
 8004f22:	f200 809f 	bhi.w	8005064 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004f26:	a201      	add	r2, pc, #4	; (adr r2, 8004f2c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f2c:	08004f61 	.word	0x08004f61
 8004f30:	08005065 	.word	0x08005065
 8004f34:	08005065 	.word	0x08005065
 8004f38:	08005065 	.word	0x08005065
 8004f3c:	08004fa1 	.word	0x08004fa1
 8004f40:	08005065 	.word	0x08005065
 8004f44:	08005065 	.word	0x08005065
 8004f48:	08005065 	.word	0x08005065
 8004f4c:	08004fe3 	.word	0x08004fe3
 8004f50:	08005065 	.word	0x08005065
 8004f54:	08005065 	.word	0x08005065
 8004f58:	08005065 	.word	0x08005065
 8004f5c:	08005023 	.word	0x08005023
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68b9      	ldr	r1, [r7, #8]
 8004f66:	4618      	mov	r0, r3
 8004f68:	f000 f8e8 	bl	800513c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	6812      	ldr	r2, [r2, #0]
 8004f74:	6992      	ldr	r2, [r2, #24]
 8004f76:	f042 0208 	orr.w	r2, r2, #8
 8004f7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	68fa      	ldr	r2, [r7, #12]
 8004f82:	6812      	ldr	r2, [r2, #0]
 8004f84:	6992      	ldr	r2, [r2, #24]
 8004f86:	f022 0204 	bic.w	r2, r2, #4
 8004f8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68fa      	ldr	r2, [r7, #12]
 8004f92:	6812      	ldr	r2, [r2, #0]
 8004f94:	6991      	ldr	r1, [r2, #24]
 8004f96:	68ba      	ldr	r2, [r7, #8]
 8004f98:	6912      	ldr	r2, [r2, #16]
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	619a      	str	r2, [r3, #24]
      break;
 8004f9e:	e062      	b.n	8005066 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68b9      	ldr	r1, [r7, #8]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f000 f92e 	bl	8005208 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	68fa      	ldr	r2, [r7, #12]
 8004fb2:	6812      	ldr	r2, [r2, #0]
 8004fb4:	6992      	ldr	r2, [r2, #24]
 8004fb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004fba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68fa      	ldr	r2, [r7, #12]
 8004fc2:	6812      	ldr	r2, [r2, #0]
 8004fc4:	6992      	ldr	r2, [r2, #24]
 8004fc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68fa      	ldr	r2, [r7, #12]
 8004fd2:	6812      	ldr	r2, [r2, #0]
 8004fd4:	6991      	ldr	r1, [r2, #24]
 8004fd6:	68ba      	ldr	r2, [r7, #8]
 8004fd8:	6912      	ldr	r2, [r2, #16]
 8004fda:	0212      	lsls	r2, r2, #8
 8004fdc:	430a      	orrs	r2, r1
 8004fde:	619a      	str	r2, [r3, #24]
      break;
 8004fe0:	e041      	b.n	8005066 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68b9      	ldr	r1, [r7, #8]
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f000 f977 	bl	80052dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68fa      	ldr	r2, [r7, #12]
 8004ff4:	6812      	ldr	r2, [r2, #0]
 8004ff6:	69d2      	ldr	r2, [r2, #28]
 8004ff8:	f042 0208 	orr.w	r2, r2, #8
 8004ffc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	68fa      	ldr	r2, [r7, #12]
 8005004:	6812      	ldr	r2, [r2, #0]
 8005006:	69d2      	ldr	r2, [r2, #28]
 8005008:	f022 0204 	bic.w	r2, r2, #4
 800500c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68fa      	ldr	r2, [r7, #12]
 8005014:	6812      	ldr	r2, [r2, #0]
 8005016:	69d1      	ldr	r1, [r2, #28]
 8005018:	68ba      	ldr	r2, [r7, #8]
 800501a:	6912      	ldr	r2, [r2, #16]
 800501c:	430a      	orrs	r2, r1
 800501e:	61da      	str	r2, [r3, #28]
      break;
 8005020:	e021      	b.n	8005066 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68b9      	ldr	r1, [r7, #8]
 8005028:	4618      	mov	r0, r3
 800502a:	f000 f9c1 	bl	80053b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	6812      	ldr	r2, [r2, #0]
 8005036:	69d2      	ldr	r2, [r2, #28]
 8005038:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800503c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	68fa      	ldr	r2, [r7, #12]
 8005044:	6812      	ldr	r2, [r2, #0]
 8005046:	69d2      	ldr	r2, [r2, #28]
 8005048:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800504c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	6812      	ldr	r2, [r2, #0]
 8005056:	69d1      	ldr	r1, [r2, #28]
 8005058:	68ba      	ldr	r2, [r7, #8]
 800505a:	6912      	ldr	r2, [r2, #16]
 800505c:	0212      	lsls	r2, r2, #8
 800505e:	430a      	orrs	r2, r1
 8005060:	61da      	str	r2, [r3, #28]
      break;
 8005062:	e000      	b.n	8005066 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005064:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800506e:	2300      	movs	r3, #0
}
 8005070:	4618      	mov	r0, r3
 8005072:	3710      	adds	r7, #16
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}

08005078 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005078:	b480      	push	{r7}
 800507a:	b085      	sub	sp, #20
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	4a29      	ldr	r2, [pc, #164]	; (8005130 <TIM_Base_SetConfig+0xb8>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d00b      	beq.n	80050a8 <TIM_Base_SetConfig+0x30>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005096:	d007      	beq.n	80050a8 <TIM_Base_SetConfig+0x30>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a26      	ldr	r2, [pc, #152]	; (8005134 <TIM_Base_SetConfig+0xbc>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d003      	beq.n	80050a8 <TIM_Base_SetConfig+0x30>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4a25      	ldr	r2, [pc, #148]	; (8005138 <TIM_Base_SetConfig+0xc0>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d108      	bne.n	80050ba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	68fa      	ldr	r2, [r7, #12]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a1c      	ldr	r2, [pc, #112]	; (8005130 <TIM_Base_SetConfig+0xb8>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d00b      	beq.n	80050da <TIM_Base_SetConfig+0x62>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050c8:	d007      	beq.n	80050da <TIM_Base_SetConfig+0x62>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a19      	ldr	r2, [pc, #100]	; (8005134 <TIM_Base_SetConfig+0xbc>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d003      	beq.n	80050da <TIM_Base_SetConfig+0x62>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a18      	ldr	r2, [pc, #96]	; (8005138 <TIM_Base_SetConfig+0xc0>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d108      	bne.n	80050ec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	689a      	ldr	r2, [r3, #8]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4a07      	ldr	r2, [pc, #28]	; (8005130 <TIM_Base_SetConfig+0xb8>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d103      	bne.n	8005120 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	691a      	ldr	r2, [r3, #16]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	615a      	str	r2, [r3, #20]
}
 8005126:	bf00      	nop
 8005128:	3714      	adds	r7, #20
 800512a:	46bd      	mov	sp, r7
 800512c:	bc80      	pop	{r7}
 800512e:	4770      	bx	lr
 8005130:	40012c00 	.word	0x40012c00
 8005134:	40000400 	.word	0x40000400
 8005138:	40000800 	.word	0x40000800

0800513c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800513c:	b480      	push	{r7}
 800513e:	b087      	sub	sp, #28
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a1b      	ldr	r3, [r3, #32]
 800514a:	f023 0201 	bic.w	r2, r3, #1
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a1b      	ldr	r3, [r3, #32]
 8005156:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	699b      	ldr	r3, [r3, #24]
 8005162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800516a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f023 0303 	bic.w	r3, r3, #3
 8005172:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	4313      	orrs	r3, r2
 800517c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	f023 0302 	bic.w	r3, r3, #2
 8005184:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	697a      	ldr	r2, [r7, #20]
 800518c:	4313      	orrs	r3, r2
 800518e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4a1c      	ldr	r2, [pc, #112]	; (8005204 <TIM_OC1_SetConfig+0xc8>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d10c      	bne.n	80051b2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	f023 0308 	bic.w	r3, r3, #8
 800519e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	697a      	ldr	r2, [r7, #20]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	f023 0304 	bic.w	r3, r3, #4
 80051b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a13      	ldr	r2, [pc, #76]	; (8005204 <TIM_OC1_SetConfig+0xc8>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d111      	bne.n	80051de <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	693a      	ldr	r2, [r7, #16]
 80051da:	4313      	orrs	r3, r2
 80051dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	693a      	ldr	r2, [r7, #16]
 80051e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	685a      	ldr	r2, [r3, #4]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	621a      	str	r2, [r3, #32]
}
 80051f8:	bf00      	nop
 80051fa:	371c      	adds	r7, #28
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bc80      	pop	{r7}
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	40012c00 	.word	0x40012c00

08005208 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005208:	b480      	push	{r7}
 800520a:	b087      	sub	sp, #28
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	f023 0210 	bic.w	r2, r3, #16
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a1b      	ldr	r3, [r3, #32]
 8005222:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	699b      	ldr	r3, [r3, #24]
 800522e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005236:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800523e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	021b      	lsls	r3, r3, #8
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	4313      	orrs	r3, r2
 800524a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	f023 0320 	bic.w	r3, r3, #32
 8005252:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	011b      	lsls	r3, r3, #4
 800525a:	697a      	ldr	r2, [r7, #20]
 800525c:	4313      	orrs	r3, r2
 800525e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a1d      	ldr	r2, [pc, #116]	; (80052d8 <TIM_OC2_SetConfig+0xd0>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d10d      	bne.n	8005284 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800526e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	011b      	lsls	r3, r3, #4
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	4313      	orrs	r3, r2
 800527a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005282:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a14      	ldr	r2, [pc, #80]	; (80052d8 <TIM_OC2_SetConfig+0xd0>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d113      	bne.n	80052b4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005292:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800529a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	695b      	ldr	r3, [r3, #20]
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	699b      	ldr	r3, [r3, #24]
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	693a      	ldr	r2, [r7, #16]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	685a      	ldr	r2, [r3, #4]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	697a      	ldr	r2, [r7, #20]
 80052cc:	621a      	str	r2, [r3, #32]
}
 80052ce:	bf00      	nop
 80052d0:	371c      	adds	r7, #28
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bc80      	pop	{r7}
 80052d6:	4770      	bx	lr
 80052d8:	40012c00 	.word	0x40012c00

080052dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052dc:	b480      	push	{r7}
 80052de:	b087      	sub	sp, #28
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	69db      	ldr	r3, [r3, #28]
 8005302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800530a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f023 0303 	bic.w	r3, r3, #3
 8005312:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	4313      	orrs	r3, r2
 800531c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005324:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	021b      	lsls	r3, r3, #8
 800532c:	697a      	ldr	r2, [r7, #20]
 800532e:	4313      	orrs	r3, r2
 8005330:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	4a1d      	ldr	r2, [pc, #116]	; (80053ac <TIM_OC3_SetConfig+0xd0>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d10d      	bne.n	8005356 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005340:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	021b      	lsls	r3, r3, #8
 8005348:	697a      	ldr	r2, [r7, #20]
 800534a:	4313      	orrs	r3, r2
 800534c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005354:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a14      	ldr	r2, [pc, #80]	; (80053ac <TIM_OC3_SetConfig+0xd0>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d113      	bne.n	8005386 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005364:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800536c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	011b      	lsls	r3, r3, #4
 8005374:	693a      	ldr	r2, [r7, #16]
 8005376:	4313      	orrs	r3, r2
 8005378:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	699b      	ldr	r3, [r3, #24]
 800537e:	011b      	lsls	r3, r3, #4
 8005380:	693a      	ldr	r2, [r7, #16]
 8005382:	4313      	orrs	r3, r2
 8005384:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	693a      	ldr	r2, [r7, #16]
 800538a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	685a      	ldr	r2, [r3, #4]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	697a      	ldr	r2, [r7, #20]
 800539e:	621a      	str	r2, [r3, #32]
}
 80053a0:	bf00      	nop
 80053a2:	371c      	adds	r7, #28
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bc80      	pop	{r7}
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	40012c00 	.word	0x40012c00

080053b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b087      	sub	sp, #28
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6a1b      	ldr	r3, [r3, #32]
 80053be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a1b      	ldr	r3, [r3, #32]
 80053ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	69db      	ldr	r3, [r3, #28]
 80053d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	021b      	lsls	r3, r3, #8
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80053fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	031b      	lsls	r3, r3, #12
 8005402:	693a      	ldr	r2, [r7, #16]
 8005404:	4313      	orrs	r3, r2
 8005406:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a0f      	ldr	r2, [pc, #60]	; (8005448 <TIM_OC4_SetConfig+0x98>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d109      	bne.n	8005424 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005416:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	695b      	ldr	r3, [r3, #20]
 800541c:	019b      	lsls	r3, r3, #6
 800541e:	697a      	ldr	r2, [r7, #20]
 8005420:	4313      	orrs	r3, r2
 8005422:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	697a      	ldr	r2, [r7, #20]
 8005428:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	68fa      	ldr	r2, [r7, #12]
 800542e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	685a      	ldr	r2, [r3, #4]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	621a      	str	r2, [r3, #32]
}
 800543e:	bf00      	nop
 8005440:	371c      	adds	r7, #28
 8005442:	46bd      	mov	sp, r7
 8005444:	bc80      	pop	{r7}
 8005446:	4770      	bx	lr
 8005448:	40012c00 	.word	0x40012c00

0800544c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800544c:	b480      	push	{r7}
 800544e:	b087      	sub	sp, #28
 8005450:	af00      	add	r7, sp, #0
 8005452:	60f8      	str	r0, [r7, #12]
 8005454:	60b9      	str	r1, [r7, #8]
 8005456:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f003 031f 	and.w	r3, r3, #31
 800545e:	2201      	movs	r2, #1
 8005460:	fa02 f303 	lsl.w	r3, r2, r3
 8005464:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	6a1a      	ldr	r2, [r3, #32]
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	43db      	mvns	r3, r3
 800546e:	401a      	ands	r2, r3
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6a1a      	ldr	r2, [r3, #32]
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	f003 031f 	and.w	r3, r3, #31
 800547e:	6879      	ldr	r1, [r7, #4]
 8005480:	fa01 f303 	lsl.w	r3, r1, r3
 8005484:	431a      	orrs	r2, r3
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	621a      	str	r2, [r3, #32]
}
 800548a:	bf00      	nop
 800548c:	371c      	adds	r7, #28
 800548e:	46bd      	mov	sp, r7
 8005490:	bc80      	pop	{r7}
 8005492:	4770      	bx	lr

08005494 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d101      	bne.n	80054ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80054a8:	2302      	movs	r3, #2
 80054aa:	e046      	b.n	800553a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2202      	movs	r2, #2
 80054b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	4313      	orrs	r3, r2
 80054dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a16      	ldr	r2, [pc, #88]	; (8005544 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d00e      	beq.n	800550e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054f8:	d009      	beq.n	800550e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a12      	ldr	r2, [pc, #72]	; (8005548 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d004      	beq.n	800550e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a10      	ldr	r2, [pc, #64]	; (800554c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d10c      	bne.n	8005528 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005514:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	68ba      	ldr	r2, [r7, #8]
 800551c:	4313      	orrs	r3, r2
 800551e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005538:	2300      	movs	r3, #0
}
 800553a:	4618      	mov	r0, r3
 800553c:	3714      	adds	r7, #20
 800553e:	46bd      	mov	sp, r7
 8005540:	bc80      	pop	{r7}
 8005542:	4770      	bx	lr
 8005544:	40012c00 	.word	0x40012c00
 8005548:	40000400 	.word	0x40000400
 800554c:	40000800 	.word	0x40000800

08005550 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005550:	b480      	push	{r7}
 8005552:	b085      	sub	sp, #20
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800555a:	2300      	movs	r3, #0
 800555c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005564:	2b01      	cmp	r3, #1
 8005566:	d101      	bne.n	800556c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005568:	2302      	movs	r3, #2
 800556a:	e03d      	b.n	80055e8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	4313      	orrs	r3, r2
 8005580:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	4313      	orrs	r3, r2
 800558e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	4313      	orrs	r3, r2
 800559c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	691b      	ldr	r3, [r3, #16]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	69db      	ldr	r3, [r3, #28]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	68fa      	ldr	r2, [r7, #12]
 80055dc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055e6:	2300      	movs	r3, #0
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3714      	adds	r7, #20
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bc80      	pop	{r7}
 80055f0:	4770      	bx	lr
	...

080055f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80055f4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80055f6:	e003      	b.n	8005600 <LoopCopyDataInit>

080055f8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80055f8:	4b0b      	ldr	r3, [pc, #44]	; (8005628 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80055fa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80055fc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80055fe:	3104      	adds	r1, #4

08005600 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005600:	480a      	ldr	r0, [pc, #40]	; (800562c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8005602:	4b0b      	ldr	r3, [pc, #44]	; (8005630 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8005604:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005606:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005608:	d3f6      	bcc.n	80055f8 <CopyDataInit>
  ldr r2, =_sbss
 800560a:	4a0a      	ldr	r2, [pc, #40]	; (8005634 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800560c:	e002      	b.n	8005614 <LoopFillZerobss>

0800560e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800560e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005610:	f842 3b04 	str.w	r3, [r2], #4

08005614 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005614:	4b08      	ldr	r3, [pc, #32]	; (8005638 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8005616:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005618:	d3f9      	bcc.n	800560e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800561a:	f7fc ffcd 	bl	80025b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800561e:	f000 f80f 	bl	8005640 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005622:	f7fc fb49 	bl	8001cb8 <main>
  bx lr
 8005626:	4770      	bx	lr
  ldr r3, =_sidata
 8005628:	08005920 	.word	0x08005920
  ldr r0, =_sdata
 800562c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005630:	2000007c 	.word	0x2000007c
  ldr r2, =_sbss
 8005634:	2000007c 	.word	0x2000007c
  ldr r3, = _ebss
 8005638:	20000284 	.word	0x20000284

0800563c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800563c:	e7fe      	b.n	800563c <ADC1_2_IRQHandler>
	...

08005640 <__libc_init_array>:
 8005640:	b570      	push	{r4, r5, r6, lr}
 8005642:	2500      	movs	r5, #0
 8005644:	4e0c      	ldr	r6, [pc, #48]	; (8005678 <__libc_init_array+0x38>)
 8005646:	4c0d      	ldr	r4, [pc, #52]	; (800567c <__libc_init_array+0x3c>)
 8005648:	1ba4      	subs	r4, r4, r6
 800564a:	10a4      	asrs	r4, r4, #2
 800564c:	42a5      	cmp	r5, r4
 800564e:	d109      	bne.n	8005664 <__libc_init_array+0x24>
 8005650:	f000 f92a 	bl	80058a8 <_init>
 8005654:	2500      	movs	r5, #0
 8005656:	4e0a      	ldr	r6, [pc, #40]	; (8005680 <__libc_init_array+0x40>)
 8005658:	4c0a      	ldr	r4, [pc, #40]	; (8005684 <__libc_init_array+0x44>)
 800565a:	1ba4      	subs	r4, r4, r6
 800565c:	10a4      	asrs	r4, r4, #2
 800565e:	42a5      	cmp	r5, r4
 8005660:	d105      	bne.n	800566e <__libc_init_array+0x2e>
 8005662:	bd70      	pop	{r4, r5, r6, pc}
 8005664:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005668:	4798      	blx	r3
 800566a:	3501      	adds	r5, #1
 800566c:	e7ee      	b.n	800564c <__libc_init_array+0xc>
 800566e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005672:	4798      	blx	r3
 8005674:	3501      	adds	r5, #1
 8005676:	e7f2      	b.n	800565e <__libc_init_array+0x1e>
 8005678:	08005918 	.word	0x08005918
 800567c:	08005918 	.word	0x08005918
 8005680:	08005918 	.word	0x08005918
 8005684:	0800591c 	.word	0x0800591c

08005688 <memset>:
 8005688:	4603      	mov	r3, r0
 800568a:	4402      	add	r2, r0
 800568c:	4293      	cmp	r3, r2
 800568e:	d100      	bne.n	8005692 <memset+0xa>
 8005690:	4770      	bx	lr
 8005692:	f803 1b01 	strb.w	r1, [r3], #1
 8005696:	e7f9      	b.n	800568c <memset+0x4>

08005698 <ceil>:
 8005698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800569c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 80056a0:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 80056a4:	2e13      	cmp	r6, #19
 80056a6:	4607      	mov	r7, r0
 80056a8:	460b      	mov	r3, r1
 80056aa:	460c      	mov	r4, r1
 80056ac:	4605      	mov	r5, r0
 80056ae:	dc31      	bgt.n	8005714 <ceil+0x7c>
 80056b0:	2e00      	cmp	r6, #0
 80056b2:	da12      	bge.n	80056da <ceil+0x42>
 80056b4:	a336      	add	r3, pc, #216	; (adr r3, 8005790 <ceil+0xf8>)
 80056b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ba:	f7fa fd4f 	bl	800015c <__adddf3>
 80056be:	2200      	movs	r2, #0
 80056c0:	2300      	movs	r3, #0
 80056c2:	f7fa ff7b 	bl	80005bc <__aeabi_dcmpgt>
 80056c6:	b128      	cbz	r0, 80056d4 <ceil+0x3c>
 80056c8:	2c00      	cmp	r4, #0
 80056ca:	db58      	blt.n	800577e <ceil+0xe6>
 80056cc:	433c      	orrs	r4, r7
 80056ce:	d05a      	beq.n	8005786 <ceil+0xee>
 80056d0:	2500      	movs	r5, #0
 80056d2:	4c31      	ldr	r4, [pc, #196]	; (8005798 <ceil+0x100>)
 80056d4:	4623      	mov	r3, r4
 80056d6:	462f      	mov	r7, r5
 80056d8:	e027      	b.n	800572a <ceil+0x92>
 80056da:	4a30      	ldr	r2, [pc, #192]	; (800579c <ceil+0x104>)
 80056dc:	fa42 f806 	asr.w	r8, r2, r6
 80056e0:	ea01 0208 	and.w	r2, r1, r8
 80056e4:	4302      	orrs	r2, r0
 80056e6:	d020      	beq.n	800572a <ceil+0x92>
 80056e8:	a329      	add	r3, pc, #164	; (adr r3, 8005790 <ceil+0xf8>)
 80056ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ee:	f7fa fd35 	bl	800015c <__adddf3>
 80056f2:	2200      	movs	r2, #0
 80056f4:	2300      	movs	r3, #0
 80056f6:	f7fa ff61 	bl	80005bc <__aeabi_dcmpgt>
 80056fa:	2800      	cmp	r0, #0
 80056fc:	d0ea      	beq.n	80056d4 <ceil+0x3c>
 80056fe:	2c00      	cmp	r4, #0
 8005700:	bfc2      	ittt	gt
 8005702:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8005706:	fa43 f606 	asrgt.w	r6, r3, r6
 800570a:	19a4      	addgt	r4, r4, r6
 800570c:	ea24 0408 	bic.w	r4, r4, r8
 8005710:	2500      	movs	r5, #0
 8005712:	e7df      	b.n	80056d4 <ceil+0x3c>
 8005714:	2e33      	cmp	r6, #51	; 0x33
 8005716:	dd0c      	ble.n	8005732 <ceil+0x9a>
 8005718:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800571c:	d105      	bne.n	800572a <ceil+0x92>
 800571e:	460b      	mov	r3, r1
 8005720:	4602      	mov	r2, r0
 8005722:	f7fa fd1b 	bl	800015c <__adddf3>
 8005726:	4607      	mov	r7, r0
 8005728:	460b      	mov	r3, r1
 800572a:	4638      	mov	r0, r7
 800572c:	4619      	mov	r1, r3
 800572e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005732:	f04f 32ff 	mov.w	r2, #4294967295
 8005736:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800573a:	fa22 f808 	lsr.w	r8, r2, r8
 800573e:	ea10 0f08 	tst.w	r0, r8
 8005742:	d0f2      	beq.n	800572a <ceil+0x92>
 8005744:	a312      	add	r3, pc, #72	; (adr r3, 8005790 <ceil+0xf8>)
 8005746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574a:	f7fa fd07 	bl	800015c <__adddf3>
 800574e:	2200      	movs	r2, #0
 8005750:	2300      	movs	r3, #0
 8005752:	f7fa ff33 	bl	80005bc <__aeabi_dcmpgt>
 8005756:	2800      	cmp	r0, #0
 8005758:	d0bc      	beq.n	80056d4 <ceil+0x3c>
 800575a:	2c00      	cmp	r4, #0
 800575c:	dd02      	ble.n	8005764 <ceil+0xcc>
 800575e:	2e14      	cmp	r6, #20
 8005760:	d103      	bne.n	800576a <ceil+0xd2>
 8005762:	3401      	adds	r4, #1
 8005764:	ea25 0508 	bic.w	r5, r5, r8
 8005768:	e7b4      	b.n	80056d4 <ceil+0x3c>
 800576a:	2301      	movs	r3, #1
 800576c:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005770:	fa03 f606 	lsl.w	r6, r3, r6
 8005774:	4435      	add	r5, r6
 8005776:	42af      	cmp	r7, r5
 8005778:	bf88      	it	hi
 800577a:	18e4      	addhi	r4, r4, r3
 800577c:	e7f2      	b.n	8005764 <ceil+0xcc>
 800577e:	2500      	movs	r5, #0
 8005780:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8005784:	e7a6      	b.n	80056d4 <ceil+0x3c>
 8005786:	4625      	mov	r5, r4
 8005788:	e7a4      	b.n	80056d4 <ceil+0x3c>
 800578a:	bf00      	nop
 800578c:	f3af 8000 	nop.w
 8005790:	8800759c 	.word	0x8800759c
 8005794:	7e37e43c 	.word	0x7e37e43c
 8005798:	3ff00000 	.word	0x3ff00000
 800579c:	000fffff 	.word	0x000fffff

080057a0 <floor>:
 80057a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057a4:	f3c1 580a 	ubfx	r8, r1, #20, #11
 80057a8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 80057ac:	2e13      	cmp	r6, #19
 80057ae:	4607      	mov	r7, r0
 80057b0:	460b      	mov	r3, r1
 80057b2:	460c      	mov	r4, r1
 80057b4:	4605      	mov	r5, r0
 80057b6:	dc35      	bgt.n	8005824 <floor+0x84>
 80057b8:	2e00      	cmp	r6, #0
 80057ba:	da16      	bge.n	80057ea <floor+0x4a>
 80057bc:	a336      	add	r3, pc, #216	; (adr r3, 8005898 <floor+0xf8>)
 80057be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c2:	f7fa fccb 	bl	800015c <__adddf3>
 80057c6:	2200      	movs	r2, #0
 80057c8:	2300      	movs	r3, #0
 80057ca:	f7fa fef7 	bl	80005bc <__aeabi_dcmpgt>
 80057ce:	b148      	cbz	r0, 80057e4 <floor+0x44>
 80057d0:	2c00      	cmp	r4, #0
 80057d2:	da5c      	bge.n	800588e <floor+0xee>
 80057d4:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80057d8:	433b      	orrs	r3, r7
 80057da:	4b31      	ldr	r3, [pc, #196]	; (80058a0 <floor+0x100>)
 80057dc:	f04f 0500 	mov.w	r5, #0
 80057e0:	bf18      	it	ne
 80057e2:	461c      	movne	r4, r3
 80057e4:	4623      	mov	r3, r4
 80057e6:	462f      	mov	r7, r5
 80057e8:	e027      	b.n	800583a <floor+0x9a>
 80057ea:	4a2e      	ldr	r2, [pc, #184]	; (80058a4 <floor+0x104>)
 80057ec:	fa42 f806 	asr.w	r8, r2, r6
 80057f0:	ea01 0208 	and.w	r2, r1, r8
 80057f4:	4302      	orrs	r2, r0
 80057f6:	d020      	beq.n	800583a <floor+0x9a>
 80057f8:	a327      	add	r3, pc, #156	; (adr r3, 8005898 <floor+0xf8>)
 80057fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057fe:	f7fa fcad 	bl	800015c <__adddf3>
 8005802:	2200      	movs	r2, #0
 8005804:	2300      	movs	r3, #0
 8005806:	f7fa fed9 	bl	80005bc <__aeabi_dcmpgt>
 800580a:	2800      	cmp	r0, #0
 800580c:	d0ea      	beq.n	80057e4 <floor+0x44>
 800580e:	2c00      	cmp	r4, #0
 8005810:	bfbe      	ittt	lt
 8005812:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005816:	fa43 f606 	asrlt.w	r6, r3, r6
 800581a:	19a4      	addlt	r4, r4, r6
 800581c:	ea24 0408 	bic.w	r4, r4, r8
 8005820:	2500      	movs	r5, #0
 8005822:	e7df      	b.n	80057e4 <floor+0x44>
 8005824:	2e33      	cmp	r6, #51	; 0x33
 8005826:	dd0c      	ble.n	8005842 <floor+0xa2>
 8005828:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800582c:	d105      	bne.n	800583a <floor+0x9a>
 800582e:	460b      	mov	r3, r1
 8005830:	4602      	mov	r2, r0
 8005832:	f7fa fc93 	bl	800015c <__adddf3>
 8005836:	4607      	mov	r7, r0
 8005838:	460b      	mov	r3, r1
 800583a:	4638      	mov	r0, r7
 800583c:	4619      	mov	r1, r3
 800583e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005842:	f04f 32ff 	mov.w	r2, #4294967295
 8005846:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800584a:	fa22 f808 	lsr.w	r8, r2, r8
 800584e:	ea10 0f08 	tst.w	r0, r8
 8005852:	d0f2      	beq.n	800583a <floor+0x9a>
 8005854:	a310      	add	r3, pc, #64	; (adr r3, 8005898 <floor+0xf8>)
 8005856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585a:	f7fa fc7f 	bl	800015c <__adddf3>
 800585e:	2200      	movs	r2, #0
 8005860:	2300      	movs	r3, #0
 8005862:	f7fa feab 	bl	80005bc <__aeabi_dcmpgt>
 8005866:	2800      	cmp	r0, #0
 8005868:	d0bc      	beq.n	80057e4 <floor+0x44>
 800586a:	2c00      	cmp	r4, #0
 800586c:	da02      	bge.n	8005874 <floor+0xd4>
 800586e:	2e14      	cmp	r6, #20
 8005870:	d103      	bne.n	800587a <floor+0xda>
 8005872:	3401      	adds	r4, #1
 8005874:	ea25 0508 	bic.w	r5, r5, r8
 8005878:	e7b4      	b.n	80057e4 <floor+0x44>
 800587a:	2301      	movs	r3, #1
 800587c:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005880:	fa03 f606 	lsl.w	r6, r3, r6
 8005884:	4435      	add	r5, r6
 8005886:	42af      	cmp	r7, r5
 8005888:	bf88      	it	hi
 800588a:	18e4      	addhi	r4, r4, r3
 800588c:	e7f2      	b.n	8005874 <floor+0xd4>
 800588e:	2500      	movs	r5, #0
 8005890:	462c      	mov	r4, r5
 8005892:	e7a7      	b.n	80057e4 <floor+0x44>
 8005894:	f3af 8000 	nop.w
 8005898:	8800759c 	.word	0x8800759c
 800589c:	7e37e43c 	.word	0x7e37e43c
 80058a0:	bff00000 	.word	0xbff00000
 80058a4:	000fffff 	.word	0x000fffff

080058a8 <_init>:
 80058a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058aa:	bf00      	nop
 80058ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058ae:	bc08      	pop	{r3}
 80058b0:	469e      	mov	lr, r3
 80058b2:	4770      	bx	lr

080058b4 <_fini>:
 80058b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058b6:	bf00      	nop
 80058b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058ba:	bc08      	pop	{r3}
 80058bc:	469e      	mov	lr, r3
 80058be:	4770      	bx	lr
