/**
 * \file
 * \brief Generated by ifgen (3.3.0).
 */
#pragma once

#include "../ifgen/common.h"

namespace MIMXRT1176::CM7
{

/**
 * Nested Vectored Interrupt Controller
 */
struct [[gnu::packed]] nvic
{
    /* Constant attributes. */
    static constexpr std::size_t size = 3588; /*!< nvic's size in bytes. */

    /* Fields. */
    uint32_t NVICISER0; /*!< (read-write) Interrupt Set Enable Register n */
    uint32_t NVICISER1; /*!< (read-write) Interrupt Set Enable Register n */
    uint32_t NVICISER2; /*!< (read-write) Interrupt Set Enable Register n */
    uint32_t NVICISER3; /*!< (read-write) Interrupt Set Enable Register n */
    static constexpr std::size_t reserved_padding0_length = 28;
    const uint32_t reserved_padding0[reserved_padding0_length] = {};
    uint32_t NVICICER0; /*!< (read-write) Interrupt Clear Enable Register n */
    uint32_t NVICICER1; /*!< (read-write) Interrupt Clear Enable Register n */
    uint32_t NVICICER2; /*!< (read-write) Interrupt Clear Enable Register n */
    uint32_t NVICICER3; /*!< (read-write) Interrupt Clear Enable Register n */
    static constexpr std::size_t reserved_padding1_length = 28;
    const uint32_t reserved_padding1[reserved_padding1_length] = {};
    uint32_t NVICISPR0; /*!< (read-write) Interrupt Set Pending Register n */
    uint32_t NVICISPR1; /*!< (read-write) Interrupt Set Pending Register n */
    uint32_t NVICISPR2; /*!< (read-write) Interrupt Set Pending Register n */
    uint32_t NVICISPR3; /*!< (read-write) Interrupt Set Pending Register n */
    static constexpr std::size_t reserved_padding2_length = 28;
    const uint32_t reserved_padding2[reserved_padding2_length] = {};
    uint32_t NVICICPR0; /*!< (read-write) Interrupt Clear Pending Register n */
    uint32_t NVICICPR1; /*!< (read-write) Interrupt Clear Pending Register n */
    uint32_t NVICICPR2; /*!< (read-write) Interrupt Clear Pending Register n */
    uint32_t NVICICPR3; /*!< (read-write) Interrupt Clear Pending Register n */
    static constexpr std::size_t reserved_padding3_length = 28;
    const uint32_t reserved_padding3[reserved_padding3_length] = {};
    uint32_t NVICIABR0; /*!< (read-write) Interrupt Active bit Register n */
    uint32_t NVICIABR1; /*!< (read-write) Interrupt Active bit Register n */
    uint32_t NVICIABR2; /*!< (read-write) Interrupt Active bit Register n */
    uint32_t NVICIABR3; /*!< (read-write) Interrupt Active bit Register n */
    static constexpr std::size_t reserved_padding4_length = 60;
    const uint32_t reserved_padding4[reserved_padding4_length] = {};
    uint8_t NVICIP0;   /*!< (read-write) Interrupt Priority Register 0 */
    uint8_t NVICIP1;   /*!< (read-write) Interrupt Priority Register 1 */
    uint8_t NVICIP2;   /*!< (read-write) Interrupt Priority Register 2 */
    uint8_t NVICIP3;   /*!< (read-write) Interrupt Priority Register 3 */
    uint8_t NVICIP4;   /*!< (read-write) Interrupt Priority Register 4 */
    uint8_t NVICIP5;   /*!< (read-write) Interrupt Priority Register 5 */
    uint8_t NVICIP6;   /*!< (read-write) Interrupt Priority Register 6 */
    uint8_t NVICIP7;   /*!< (read-write) Interrupt Priority Register 7 */
    uint8_t NVICIP8;   /*!< (read-write) Interrupt Priority Register 8 */
    uint8_t NVICIP9;   /*!< (read-write) Interrupt Priority Register 9 */
    uint8_t NVICIP10;  /*!< (read-write) Interrupt Priority Register 10 */
    uint8_t NVICIP11;  /*!< (read-write) Interrupt Priority Register 11 */
    uint8_t NVICIP12;  /*!< (read-write) Interrupt Priority Register 12 */
    uint8_t NVICIP13;  /*!< (read-write) Interrupt Priority Register 13 */
    uint8_t NVICIP14;  /*!< (read-write) Interrupt Priority Register 14 */
    uint8_t NVICIP15;  /*!< (read-write) Interrupt Priority Register 15 */
    uint8_t NVICIP16;  /*!< (read-write) Interrupt Priority Register 16 */
    uint8_t NVICIP17;  /*!< (read-write) Interrupt Priority Register 17 */
    uint8_t NVICIP18;  /*!< (read-write) Interrupt Priority Register 18 */
    uint8_t NVICIP19;  /*!< (read-write) Interrupt Priority Register 19 */
    uint8_t NVICIP20;  /*!< (read-write) Interrupt Priority Register 20 */
    uint8_t NVICIP21;  /*!< (read-write) Interrupt Priority Register 21 */
    uint8_t NVICIP22;  /*!< (read-write) Interrupt Priority Register 22 */
    uint8_t NVICIP23;  /*!< (read-write) Interrupt Priority Register 23 */
    uint8_t NVICIP24;  /*!< (read-write) Interrupt Priority Register 24 */
    uint8_t NVICIP25;  /*!< (read-write) Interrupt Priority Register 25 */
    uint8_t NVICIP26;  /*!< (read-write) Interrupt Priority Register 26 */
    uint8_t NVICIP27;  /*!< (read-write) Interrupt Priority Register 27 */
    uint8_t NVICIP28;  /*!< (read-write) Interrupt Priority Register 28 */
    uint8_t NVICIP29;  /*!< (read-write) Interrupt Priority Register 29 */
    uint8_t NVICIP30;  /*!< (read-write) Interrupt Priority Register 30 */
    uint8_t NVICIP31;  /*!< (read-write) Interrupt Priority Register 31 */
    uint8_t NVICIP32;  /*!< (read-write) Interrupt Priority Register 32 */
    uint8_t NVICIP33;  /*!< (read-write) Interrupt Priority Register 33 */
    uint8_t NVICIP34;  /*!< (read-write) Interrupt Priority Register 34 */
    uint8_t NVICIP35;  /*!< (read-write) Interrupt Priority Register 35 */
    uint8_t NVICIP36;  /*!< (read-write) Interrupt Priority Register 36 */
    uint8_t NVICIP37;  /*!< (read-write) Interrupt Priority Register 37 */
    uint8_t NVICIP38;  /*!< (read-write) Interrupt Priority Register 38 */
    uint8_t NVICIP39;  /*!< (read-write) Interrupt Priority Register 39 */
    uint8_t NVICIP40;  /*!< (read-write) Interrupt Priority Register 40 */
    uint8_t NVICIP41;  /*!< (read-write) Interrupt Priority Register 41 */
    uint8_t NVICIP42;  /*!< (read-write) Interrupt Priority Register 42 */
    uint8_t NVICIP43;  /*!< (read-write) Interrupt Priority Register 43 */
    uint8_t NVICIP44;  /*!< (read-write) Interrupt Priority Register 44 */
    uint8_t NVICIP45;  /*!< (read-write) Interrupt Priority Register 45 */
    uint8_t NVICIP46;  /*!< (read-write) Interrupt Priority Register 46 */
    uint8_t NVICIP47;  /*!< (read-write) Interrupt Priority Register 47 */
    uint8_t NVICIP48;  /*!< (read-write) Interrupt Priority Register 48 */
    uint8_t NVICIP49;  /*!< (read-write) Interrupt Priority Register 49 */
    uint8_t NVICIP50;  /*!< (read-write) Interrupt Priority Register 50 */
    uint8_t NVICIP51;  /*!< (read-write) Interrupt Priority Register 51 */
    uint8_t NVICIP52;  /*!< (read-write) Interrupt Priority Register 52 */
    uint8_t NVICIP53;  /*!< (read-write) Interrupt Priority Register 53 */
    uint8_t NVICIP54;  /*!< (read-write) Interrupt Priority Register 54 */
    uint8_t NVICIP55;  /*!< (read-write) Interrupt Priority Register 55 */
    uint8_t NVICIP56;  /*!< (read-write) Interrupt Priority Register 56 */
    uint8_t NVICIP57;  /*!< (read-write) Interrupt Priority Register 57 */
    uint8_t NVICIP58;  /*!< (read-write) Interrupt Priority Register 58 */
    uint8_t NVICIP59;  /*!< (read-write) Interrupt Priority Register 59 */
    uint8_t NVICIP60;  /*!< (read-write) Interrupt Priority Register 60 */
    uint8_t NVICIP61;  /*!< (read-write) Interrupt Priority Register 61 */
    uint8_t NVICIP62;  /*!< (read-write) Interrupt Priority Register 62 */
    uint8_t NVICIP63;  /*!< (read-write) Interrupt Priority Register 63 */
    uint8_t NVICIP64;  /*!< (read-write) Interrupt Priority Register 64 */
    uint8_t NVICIP65;  /*!< (read-write) Interrupt Priority Register 65 */
    uint8_t NVICIP66;  /*!< (read-write) Interrupt Priority Register 66 */
    uint8_t NVICIP67;  /*!< (read-write) Interrupt Priority Register 67 */
    uint8_t NVICIP68;  /*!< (read-write) Interrupt Priority Register 68 */
    uint8_t NVICIP69;  /*!< (read-write) Interrupt Priority Register 69 */
    uint8_t NVICIP70;  /*!< (read-write) Interrupt Priority Register 70 */
    uint8_t NVICIP71;  /*!< (read-write) Interrupt Priority Register 71 */
    uint8_t NVICIP72;  /*!< (read-write) Interrupt Priority Register 72 */
    uint8_t NVICIP73;  /*!< (read-write) Interrupt Priority Register 73 */
    uint8_t NVICIP74;  /*!< (read-write) Interrupt Priority Register 74 */
    uint8_t NVICIP75;  /*!< (read-write) Interrupt Priority Register 75 */
    uint8_t NVICIP76;  /*!< (read-write) Interrupt Priority Register 76 */
    uint8_t NVICIP77;  /*!< (read-write) Interrupt Priority Register 77 */
    uint8_t NVICIP78;  /*!< (read-write) Interrupt Priority Register 78 */
    uint8_t NVICIP79;  /*!< (read-write) Interrupt Priority Register 79 */
    uint8_t NVICIP80;  /*!< (read-write) Interrupt Priority Register 80 */
    uint8_t NVICIP81;  /*!< (read-write) Interrupt Priority Register 81 */
    uint8_t NVICIP82;  /*!< (read-write) Interrupt Priority Register 82 */
    uint8_t NVICIP83;  /*!< (read-write) Interrupt Priority Register 83 */
    uint8_t NVICIP84;  /*!< (read-write) Interrupt Priority Register 84 */
    uint8_t NVICIP85;  /*!< (read-write) Interrupt Priority Register 85 */
    uint8_t NVICIP86;  /*!< (read-write) Interrupt Priority Register 86 */
    uint8_t NVICIP87;  /*!< (read-write) Interrupt Priority Register 87 */
    uint8_t NVICIP88;  /*!< (read-write) Interrupt Priority Register 88 */
    uint8_t NVICIP89;  /*!< (read-write) Interrupt Priority Register 89 */
    uint8_t NVICIP90;  /*!< (read-write) Interrupt Priority Register 90 */
    uint8_t NVICIP91;  /*!< (read-write) Interrupt Priority Register 91 */
    uint8_t NVICIP92;  /*!< (read-write) Interrupt Priority Register 92 */
    uint8_t NVICIP93;  /*!< (read-write) Interrupt Priority Register 93 */
    uint8_t NVICIP94;  /*!< (read-write) Interrupt Priority Register 94 */
    uint8_t NVICIP95;  /*!< (read-write) Interrupt Priority Register 95 */
    uint8_t NVICIP96;  /*!< (read-write) Interrupt Priority Register 96 */
    uint8_t NVICIP97;  /*!< (read-write) Interrupt Priority Register 97 */
    uint8_t NVICIP98;  /*!< (read-write) Interrupt Priority Register 98 */
    uint8_t NVICIP99;  /*!< (read-write) Interrupt Priority Register 99 */
    uint8_t NVICIP100; /*!< (read-write) Interrupt Priority Register 100 */
    uint8_t NVICIP101; /*!< (read-write) Interrupt Priority Register 101 */
    uint8_t NVICIP102; /*!< (read-write) Interrupt Priority Register 102 */
    uint8_t NVICIP103; /*!< (read-write) Interrupt Priority Register 103 */
    uint8_t NVICIP104; /*!< (read-write) Interrupt Priority Register 104 */
    uint8_t NVICIP105; /*!< (read-write) Interrupt Priority Register 105 */
    static constexpr std::size_t reserved_padding5_length = 677;
    const uint32_t reserved_padding5[reserved_padding5_length] = {};
    static constexpr std::size_t reserved_padding6_length = 2;
    const uint8_t reserved_padding6[reserved_padding6_length] = {};
    uint32_t NVICSTIR; /*!< (read-write) Software Trigger Interrupt Register */

    /* Methods. */

    /**
     * Get NVICISER0's SETENA field.
     *
     * Interrupt set enable bits
     */
    inline uint32_t get_NVICISER0_SETENA() volatile
    {
        return (NVICISER0 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICISER0's SETENA field.
     *
     * Interrupt set enable bits
     */
    inline void set_NVICISER0_SETENA(uint32_t value) volatile
    {
        uint32_t curr = NVICISER0;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICISER0 = curr;
    }

    /**
     * Get NVICISER1's SETENA field.
     *
     * Interrupt set enable bits
     */
    inline uint32_t get_NVICISER1_SETENA() volatile
    {
        return (NVICISER1 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICISER1's SETENA field.
     *
     * Interrupt set enable bits
     */
    inline void set_NVICISER1_SETENA(uint32_t value) volatile
    {
        uint32_t curr = NVICISER1;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICISER1 = curr;
    }

    /**
     * Get NVICISER2's SETENA field.
     *
     * Interrupt set enable bits
     */
    inline uint32_t get_NVICISER2_SETENA() volatile
    {
        return (NVICISER2 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICISER2's SETENA field.
     *
     * Interrupt set enable bits
     */
    inline void set_NVICISER2_SETENA(uint32_t value) volatile
    {
        uint32_t curr = NVICISER2;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICISER2 = curr;
    }

    /**
     * Get NVICISER3's SETENA field.
     *
     * Interrupt set enable bits
     */
    inline uint32_t get_NVICISER3_SETENA() volatile
    {
        return (NVICISER3 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICISER3's SETENA field.
     *
     * Interrupt set enable bits
     */
    inline void set_NVICISER3_SETENA(uint32_t value) volatile
    {
        uint32_t curr = NVICISER3;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICISER3 = curr;
    }

    /**
     * Get NVICICER0's CLRENA field.
     *
     * Interrupt clear-enable bits
     */
    inline uint32_t get_NVICICER0_CLRENA() volatile
    {
        return (NVICICER0 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICICER0's CLRENA field.
     *
     * Interrupt clear-enable bits
     */
    inline void set_NVICICER0_CLRENA(uint32_t value) volatile
    {
        uint32_t curr = NVICICER0;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICICER0 = curr;
    }

    /**
     * Get NVICICER1's CLRENA field.
     *
     * Interrupt clear-enable bits
     */
    inline uint32_t get_NVICICER1_CLRENA() volatile
    {
        return (NVICICER1 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICICER1's CLRENA field.
     *
     * Interrupt clear-enable bits
     */
    inline void set_NVICICER1_CLRENA(uint32_t value) volatile
    {
        uint32_t curr = NVICICER1;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICICER1 = curr;
    }

    /**
     * Get NVICICER2's CLRENA field.
     *
     * Interrupt clear-enable bits
     */
    inline uint32_t get_NVICICER2_CLRENA() volatile
    {
        return (NVICICER2 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICICER2's CLRENA field.
     *
     * Interrupt clear-enable bits
     */
    inline void set_NVICICER2_CLRENA(uint32_t value) volatile
    {
        uint32_t curr = NVICICER2;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICICER2 = curr;
    }

    /**
     * Get NVICICER3's CLRENA field.
     *
     * Interrupt clear-enable bits
     */
    inline uint32_t get_NVICICER3_CLRENA() volatile
    {
        return (NVICICER3 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICICER3's CLRENA field.
     *
     * Interrupt clear-enable bits
     */
    inline void set_NVICICER3_CLRENA(uint32_t value) volatile
    {
        uint32_t curr = NVICICER3;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICICER3 = curr;
    }

    /**
     * Get NVICISPR0's SETPEND field.
     *
     * Interrupt set-pending bits
     */
    inline uint32_t get_NVICISPR0_SETPEND() volatile
    {
        return (NVICISPR0 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICISPR0's SETPEND field.
     *
     * Interrupt set-pending bits
     */
    inline void set_NVICISPR0_SETPEND(uint32_t value) volatile
    {
        uint32_t curr = NVICISPR0;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICISPR0 = curr;
    }

    /**
     * Get NVICISPR1's SETPEND field.
     *
     * Interrupt set-pending bits
     */
    inline uint32_t get_NVICISPR1_SETPEND() volatile
    {
        return (NVICISPR1 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICISPR1's SETPEND field.
     *
     * Interrupt set-pending bits
     */
    inline void set_NVICISPR1_SETPEND(uint32_t value) volatile
    {
        uint32_t curr = NVICISPR1;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICISPR1 = curr;
    }

    /**
     * Get NVICISPR2's SETPEND field.
     *
     * Interrupt set-pending bits
     */
    inline uint32_t get_NVICISPR2_SETPEND() volatile
    {
        return (NVICISPR2 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICISPR2's SETPEND field.
     *
     * Interrupt set-pending bits
     */
    inline void set_NVICISPR2_SETPEND(uint32_t value) volatile
    {
        uint32_t curr = NVICISPR2;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICISPR2 = curr;
    }

    /**
     * Get NVICISPR3's SETPEND field.
     *
     * Interrupt set-pending bits
     */
    inline uint32_t get_NVICISPR3_SETPEND() volatile
    {
        return (NVICISPR3 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICISPR3's SETPEND field.
     *
     * Interrupt set-pending bits
     */
    inline void set_NVICISPR3_SETPEND(uint32_t value) volatile
    {
        uint32_t curr = NVICISPR3;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICISPR3 = curr;
    }

    /**
     * Get NVICICPR0's CLRPEND field.
     *
     * Interrupt clear-pending bits
     */
    inline uint32_t get_NVICICPR0_CLRPEND() volatile
    {
        return (NVICICPR0 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICICPR0's CLRPEND field.
     *
     * Interrupt clear-pending bits
     */
    inline void set_NVICICPR0_CLRPEND(uint32_t value) volatile
    {
        uint32_t curr = NVICICPR0;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICICPR0 = curr;
    }

    /**
     * Get NVICICPR1's CLRPEND field.
     *
     * Interrupt clear-pending bits
     */
    inline uint32_t get_NVICICPR1_CLRPEND() volatile
    {
        return (NVICICPR1 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICICPR1's CLRPEND field.
     *
     * Interrupt clear-pending bits
     */
    inline void set_NVICICPR1_CLRPEND(uint32_t value) volatile
    {
        uint32_t curr = NVICICPR1;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICICPR1 = curr;
    }

    /**
     * Get NVICICPR2's CLRPEND field.
     *
     * Interrupt clear-pending bits
     */
    inline uint32_t get_NVICICPR2_CLRPEND() volatile
    {
        return (NVICICPR2 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICICPR2's CLRPEND field.
     *
     * Interrupt clear-pending bits
     */
    inline void set_NVICICPR2_CLRPEND(uint32_t value) volatile
    {
        uint32_t curr = NVICICPR2;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICICPR2 = curr;
    }

    /**
     * Get NVICICPR3's CLRPEND field.
     *
     * Interrupt clear-pending bits
     */
    inline uint32_t get_NVICICPR3_CLRPEND() volatile
    {
        return (NVICICPR3 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICICPR3's CLRPEND field.
     *
     * Interrupt clear-pending bits
     */
    inline void set_NVICICPR3_CLRPEND(uint32_t value) volatile
    {
        uint32_t curr = NVICICPR3;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICICPR3 = curr;
    }

    /**
     * Get NVICIABR0's ACTIVE field.
     *
     * Interrupt active flags
     */
    inline uint32_t get_NVICIABR0_ACTIVE() volatile
    {
        return (NVICIABR0 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICIABR0's ACTIVE field.
     *
     * Interrupt active flags
     */
    inline void set_NVICIABR0_ACTIVE(uint32_t value) volatile
    {
        uint32_t curr = NVICIABR0;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICIABR0 = curr;
    }

    /**
     * Get NVICIABR1's ACTIVE field.
     *
     * Interrupt active flags
     */
    inline uint32_t get_NVICIABR1_ACTIVE() volatile
    {
        return (NVICIABR1 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICIABR1's ACTIVE field.
     *
     * Interrupt active flags
     */
    inline void set_NVICIABR1_ACTIVE(uint32_t value) volatile
    {
        uint32_t curr = NVICIABR1;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICIABR1 = curr;
    }

    /**
     * Get NVICIABR2's ACTIVE field.
     *
     * Interrupt active flags
     */
    inline uint32_t get_NVICIABR2_ACTIVE() volatile
    {
        return (NVICIABR2 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICIABR2's ACTIVE field.
     *
     * Interrupt active flags
     */
    inline void set_NVICIABR2_ACTIVE(uint32_t value) volatile
    {
        uint32_t curr = NVICIABR2;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICIABR2 = curr;
    }

    /**
     * Get NVICIABR3's ACTIVE field.
     *
     * Interrupt active flags
     */
    inline uint32_t get_NVICIABR3_ACTIVE() volatile
    {
        return (NVICIABR3 >> 0u) & 0b11111111111111111111111111111111u;
    }

    /**
     * Set NVICIABR3's ACTIVE field.
     *
     * Interrupt active flags
     */
    inline void set_NVICIABR3_ACTIVE(uint32_t value) volatile
    {
        uint32_t curr = NVICIABR3;

        curr &= ~(0b11111111111111111111111111111111u << 0u);
        curr |= (value & 0b11111111111111111111111111111111u) << 0u;

        NVICIABR3 = curr;
    }

    /**
     * Get NVICIP0's PRI0 field.
     *
     * Priority of interrupt 0
     */
    inline uint8_t get_NVICIP0_PRI0() volatile
    {
        return (NVICIP0 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP0's PRI0 field.
     *
     * Priority of interrupt 0
     */
    inline void set_NVICIP0_PRI0(uint8_t value) volatile
    {
        uint8_t curr = NVICIP0;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP0 = curr;
    }

    /**
     * Get NVICIP1's PRI1 field.
     *
     * Priority of interrupt 1
     */
    inline uint8_t get_NVICIP1_PRI1() volatile
    {
        return (NVICIP1 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP1's PRI1 field.
     *
     * Priority of interrupt 1
     */
    inline void set_NVICIP1_PRI1(uint8_t value) volatile
    {
        uint8_t curr = NVICIP1;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP1 = curr;
    }

    /**
     * Get NVICIP2's PRI2 field.
     *
     * Priority of interrupt 2
     */
    inline uint8_t get_NVICIP2_PRI2() volatile
    {
        return (NVICIP2 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP2's PRI2 field.
     *
     * Priority of interrupt 2
     */
    inline void set_NVICIP2_PRI2(uint8_t value) volatile
    {
        uint8_t curr = NVICIP2;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP2 = curr;
    }

    /**
     * Get NVICIP3's PRI3 field.
     *
     * Priority of interrupt 3
     */
    inline uint8_t get_NVICIP3_PRI3() volatile
    {
        return (NVICIP3 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP3's PRI3 field.
     *
     * Priority of interrupt 3
     */
    inline void set_NVICIP3_PRI3(uint8_t value) volatile
    {
        uint8_t curr = NVICIP3;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP3 = curr;
    }

    /**
     * Get NVICIP4's PRI4 field.
     *
     * Priority of interrupt 4
     */
    inline uint8_t get_NVICIP4_PRI4() volatile
    {
        return (NVICIP4 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP4's PRI4 field.
     *
     * Priority of interrupt 4
     */
    inline void set_NVICIP4_PRI4(uint8_t value) volatile
    {
        uint8_t curr = NVICIP4;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP4 = curr;
    }

    /**
     * Get NVICIP5's PRI5 field.
     *
     * Priority of interrupt 5
     */
    inline uint8_t get_NVICIP5_PRI5() volatile
    {
        return (NVICIP5 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP5's PRI5 field.
     *
     * Priority of interrupt 5
     */
    inline void set_NVICIP5_PRI5(uint8_t value) volatile
    {
        uint8_t curr = NVICIP5;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP5 = curr;
    }

    /**
     * Get NVICIP6's PRI6 field.
     *
     * Priority of interrupt 6
     */
    inline uint8_t get_NVICIP6_PRI6() volatile
    {
        return (NVICIP6 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP6's PRI6 field.
     *
     * Priority of interrupt 6
     */
    inline void set_NVICIP6_PRI6(uint8_t value) volatile
    {
        uint8_t curr = NVICIP6;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP6 = curr;
    }

    /**
     * Get NVICIP7's PRI7 field.
     *
     * Priority of interrupt 7
     */
    inline uint8_t get_NVICIP7_PRI7() volatile
    {
        return (NVICIP7 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP7's PRI7 field.
     *
     * Priority of interrupt 7
     */
    inline void set_NVICIP7_PRI7(uint8_t value) volatile
    {
        uint8_t curr = NVICIP7;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP7 = curr;
    }

    /**
     * Get NVICIP8's PRI8 field.
     *
     * Priority of interrupt 8
     */
    inline uint8_t get_NVICIP8_PRI8() volatile
    {
        return (NVICIP8 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP8's PRI8 field.
     *
     * Priority of interrupt 8
     */
    inline void set_NVICIP8_PRI8(uint8_t value) volatile
    {
        uint8_t curr = NVICIP8;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP8 = curr;
    }

    /**
     * Get NVICIP9's PRI9 field.
     *
     * Priority of interrupt 9
     */
    inline uint8_t get_NVICIP9_PRI9() volatile
    {
        return (NVICIP9 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP9's PRI9 field.
     *
     * Priority of interrupt 9
     */
    inline void set_NVICIP9_PRI9(uint8_t value) volatile
    {
        uint8_t curr = NVICIP9;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP9 = curr;
    }

    /**
     * Get NVICIP10's PRI10 field.
     *
     * Priority of interrupt 10
     */
    inline uint8_t get_NVICIP10_PRI10() volatile
    {
        return (NVICIP10 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP10's PRI10 field.
     *
     * Priority of interrupt 10
     */
    inline void set_NVICIP10_PRI10(uint8_t value) volatile
    {
        uint8_t curr = NVICIP10;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP10 = curr;
    }

    /**
     * Get NVICIP11's PRI11 field.
     *
     * Priority of interrupt 11
     */
    inline uint8_t get_NVICIP11_PRI11() volatile
    {
        return (NVICIP11 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP11's PRI11 field.
     *
     * Priority of interrupt 11
     */
    inline void set_NVICIP11_PRI11(uint8_t value) volatile
    {
        uint8_t curr = NVICIP11;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP11 = curr;
    }

    /**
     * Get NVICIP12's PRI12 field.
     *
     * Priority of interrupt 12
     */
    inline uint8_t get_NVICIP12_PRI12() volatile
    {
        return (NVICIP12 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP12's PRI12 field.
     *
     * Priority of interrupt 12
     */
    inline void set_NVICIP12_PRI12(uint8_t value) volatile
    {
        uint8_t curr = NVICIP12;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP12 = curr;
    }

    /**
     * Get NVICIP13's PRI13 field.
     *
     * Priority of interrupt 13
     */
    inline uint8_t get_NVICIP13_PRI13() volatile
    {
        return (NVICIP13 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP13's PRI13 field.
     *
     * Priority of interrupt 13
     */
    inline void set_NVICIP13_PRI13(uint8_t value) volatile
    {
        uint8_t curr = NVICIP13;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP13 = curr;
    }

    /**
     * Get NVICIP14's PRI14 field.
     *
     * Priority of interrupt 14
     */
    inline uint8_t get_NVICIP14_PRI14() volatile
    {
        return (NVICIP14 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP14's PRI14 field.
     *
     * Priority of interrupt 14
     */
    inline void set_NVICIP14_PRI14(uint8_t value) volatile
    {
        uint8_t curr = NVICIP14;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP14 = curr;
    }

    /**
     * Get NVICIP15's PRI15 field.
     *
     * Priority of interrupt 15
     */
    inline uint8_t get_NVICIP15_PRI15() volatile
    {
        return (NVICIP15 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP15's PRI15 field.
     *
     * Priority of interrupt 15
     */
    inline void set_NVICIP15_PRI15(uint8_t value) volatile
    {
        uint8_t curr = NVICIP15;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP15 = curr;
    }

    /**
     * Get NVICIP16's PRI16 field.
     *
     * Priority of interrupt 16
     */
    inline uint8_t get_NVICIP16_PRI16() volatile
    {
        return (NVICIP16 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP16's PRI16 field.
     *
     * Priority of interrupt 16
     */
    inline void set_NVICIP16_PRI16(uint8_t value) volatile
    {
        uint8_t curr = NVICIP16;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP16 = curr;
    }

    /**
     * Get NVICIP17's PRI17 field.
     *
     * Priority of interrupt 17
     */
    inline uint8_t get_NVICIP17_PRI17() volatile
    {
        return (NVICIP17 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP17's PRI17 field.
     *
     * Priority of interrupt 17
     */
    inline void set_NVICIP17_PRI17(uint8_t value) volatile
    {
        uint8_t curr = NVICIP17;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP17 = curr;
    }

    /**
     * Get NVICIP18's PRI18 field.
     *
     * Priority of interrupt 18
     */
    inline uint8_t get_NVICIP18_PRI18() volatile
    {
        return (NVICIP18 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP18's PRI18 field.
     *
     * Priority of interrupt 18
     */
    inline void set_NVICIP18_PRI18(uint8_t value) volatile
    {
        uint8_t curr = NVICIP18;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP18 = curr;
    }

    /**
     * Get NVICIP19's PRI19 field.
     *
     * Priority of interrupt 19
     */
    inline uint8_t get_NVICIP19_PRI19() volatile
    {
        return (NVICIP19 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP19's PRI19 field.
     *
     * Priority of interrupt 19
     */
    inline void set_NVICIP19_PRI19(uint8_t value) volatile
    {
        uint8_t curr = NVICIP19;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP19 = curr;
    }

    /**
     * Get NVICIP20's PRI20 field.
     *
     * Priority of interrupt 20
     */
    inline uint8_t get_NVICIP20_PRI20() volatile
    {
        return (NVICIP20 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP20's PRI20 field.
     *
     * Priority of interrupt 20
     */
    inline void set_NVICIP20_PRI20(uint8_t value) volatile
    {
        uint8_t curr = NVICIP20;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP20 = curr;
    }

    /**
     * Get NVICIP21's PRI21 field.
     *
     * Priority of interrupt 21
     */
    inline uint8_t get_NVICIP21_PRI21() volatile
    {
        return (NVICIP21 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP21's PRI21 field.
     *
     * Priority of interrupt 21
     */
    inline void set_NVICIP21_PRI21(uint8_t value) volatile
    {
        uint8_t curr = NVICIP21;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP21 = curr;
    }

    /**
     * Get NVICIP22's PRI22 field.
     *
     * Priority of interrupt 22
     */
    inline uint8_t get_NVICIP22_PRI22() volatile
    {
        return (NVICIP22 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP22's PRI22 field.
     *
     * Priority of interrupt 22
     */
    inline void set_NVICIP22_PRI22(uint8_t value) volatile
    {
        uint8_t curr = NVICIP22;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP22 = curr;
    }

    /**
     * Get NVICIP23's PRI23 field.
     *
     * Priority of interrupt 23
     */
    inline uint8_t get_NVICIP23_PRI23() volatile
    {
        return (NVICIP23 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP23's PRI23 field.
     *
     * Priority of interrupt 23
     */
    inline void set_NVICIP23_PRI23(uint8_t value) volatile
    {
        uint8_t curr = NVICIP23;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP23 = curr;
    }

    /**
     * Get NVICIP24's PRI24 field.
     *
     * Priority of interrupt 24
     */
    inline uint8_t get_NVICIP24_PRI24() volatile
    {
        return (NVICIP24 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP24's PRI24 field.
     *
     * Priority of interrupt 24
     */
    inline void set_NVICIP24_PRI24(uint8_t value) volatile
    {
        uint8_t curr = NVICIP24;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP24 = curr;
    }

    /**
     * Get NVICIP25's PRI25 field.
     *
     * Priority of interrupt 25
     */
    inline uint8_t get_NVICIP25_PRI25() volatile
    {
        return (NVICIP25 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP25's PRI25 field.
     *
     * Priority of interrupt 25
     */
    inline void set_NVICIP25_PRI25(uint8_t value) volatile
    {
        uint8_t curr = NVICIP25;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP25 = curr;
    }

    /**
     * Get NVICIP26's PRI26 field.
     *
     * Priority of interrupt 26
     */
    inline uint8_t get_NVICIP26_PRI26() volatile
    {
        return (NVICIP26 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP26's PRI26 field.
     *
     * Priority of interrupt 26
     */
    inline void set_NVICIP26_PRI26(uint8_t value) volatile
    {
        uint8_t curr = NVICIP26;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP26 = curr;
    }

    /**
     * Get NVICIP27's PRI27 field.
     *
     * Priority of interrupt 27
     */
    inline uint8_t get_NVICIP27_PRI27() volatile
    {
        return (NVICIP27 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP27's PRI27 field.
     *
     * Priority of interrupt 27
     */
    inline void set_NVICIP27_PRI27(uint8_t value) volatile
    {
        uint8_t curr = NVICIP27;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP27 = curr;
    }

    /**
     * Get NVICIP28's PRI28 field.
     *
     * Priority of interrupt 28
     */
    inline uint8_t get_NVICIP28_PRI28() volatile
    {
        return (NVICIP28 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP28's PRI28 field.
     *
     * Priority of interrupt 28
     */
    inline void set_NVICIP28_PRI28(uint8_t value) volatile
    {
        uint8_t curr = NVICIP28;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP28 = curr;
    }

    /**
     * Get NVICIP29's PRI29 field.
     *
     * Priority of interrupt 29
     */
    inline uint8_t get_NVICIP29_PRI29() volatile
    {
        return (NVICIP29 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP29's PRI29 field.
     *
     * Priority of interrupt 29
     */
    inline void set_NVICIP29_PRI29(uint8_t value) volatile
    {
        uint8_t curr = NVICIP29;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP29 = curr;
    }

    /**
     * Get NVICIP30's PRI30 field.
     *
     * Priority of interrupt 30
     */
    inline uint8_t get_NVICIP30_PRI30() volatile
    {
        return (NVICIP30 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP30's PRI30 field.
     *
     * Priority of interrupt 30
     */
    inline void set_NVICIP30_PRI30(uint8_t value) volatile
    {
        uint8_t curr = NVICIP30;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP30 = curr;
    }

    /**
     * Get NVICIP31's PRI31 field.
     *
     * Priority of interrupt 31
     */
    inline uint8_t get_NVICIP31_PRI31() volatile
    {
        return (NVICIP31 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP31's PRI31 field.
     *
     * Priority of interrupt 31
     */
    inline void set_NVICIP31_PRI31(uint8_t value) volatile
    {
        uint8_t curr = NVICIP31;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP31 = curr;
    }

    /**
     * Get NVICIP32's PRI32 field.
     *
     * Priority of interrupt 32
     */
    inline uint8_t get_NVICIP32_PRI32() volatile
    {
        return (NVICIP32 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP32's PRI32 field.
     *
     * Priority of interrupt 32
     */
    inline void set_NVICIP32_PRI32(uint8_t value) volatile
    {
        uint8_t curr = NVICIP32;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP32 = curr;
    }

    /**
     * Get NVICIP33's PRI33 field.
     *
     * Priority of interrupt 33
     */
    inline uint8_t get_NVICIP33_PRI33() volatile
    {
        return (NVICIP33 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP33's PRI33 field.
     *
     * Priority of interrupt 33
     */
    inline void set_NVICIP33_PRI33(uint8_t value) volatile
    {
        uint8_t curr = NVICIP33;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP33 = curr;
    }

    /**
     * Get NVICIP34's PRI34 field.
     *
     * Priority of interrupt 34
     */
    inline uint8_t get_NVICIP34_PRI34() volatile
    {
        return (NVICIP34 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP34's PRI34 field.
     *
     * Priority of interrupt 34
     */
    inline void set_NVICIP34_PRI34(uint8_t value) volatile
    {
        uint8_t curr = NVICIP34;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP34 = curr;
    }

    /**
     * Get NVICIP35's PRI35 field.
     *
     * Priority of interrupt 35
     */
    inline uint8_t get_NVICIP35_PRI35() volatile
    {
        return (NVICIP35 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP35's PRI35 field.
     *
     * Priority of interrupt 35
     */
    inline void set_NVICIP35_PRI35(uint8_t value) volatile
    {
        uint8_t curr = NVICIP35;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP35 = curr;
    }

    /**
     * Get NVICIP36's PRI36 field.
     *
     * Priority of interrupt 36
     */
    inline uint8_t get_NVICIP36_PRI36() volatile
    {
        return (NVICIP36 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP36's PRI36 field.
     *
     * Priority of interrupt 36
     */
    inline void set_NVICIP36_PRI36(uint8_t value) volatile
    {
        uint8_t curr = NVICIP36;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP36 = curr;
    }

    /**
     * Get NVICIP37's PRI37 field.
     *
     * Priority of interrupt 37
     */
    inline uint8_t get_NVICIP37_PRI37() volatile
    {
        return (NVICIP37 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP37's PRI37 field.
     *
     * Priority of interrupt 37
     */
    inline void set_NVICIP37_PRI37(uint8_t value) volatile
    {
        uint8_t curr = NVICIP37;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP37 = curr;
    }

    /**
     * Get NVICIP38's PRI38 field.
     *
     * Priority of interrupt 38
     */
    inline uint8_t get_NVICIP38_PRI38() volatile
    {
        return (NVICIP38 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP38's PRI38 field.
     *
     * Priority of interrupt 38
     */
    inline void set_NVICIP38_PRI38(uint8_t value) volatile
    {
        uint8_t curr = NVICIP38;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP38 = curr;
    }

    /**
     * Get NVICIP39's PRI39 field.
     *
     * Priority of interrupt 39
     */
    inline uint8_t get_NVICIP39_PRI39() volatile
    {
        return (NVICIP39 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP39's PRI39 field.
     *
     * Priority of interrupt 39
     */
    inline void set_NVICIP39_PRI39(uint8_t value) volatile
    {
        uint8_t curr = NVICIP39;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP39 = curr;
    }

    /**
     * Get NVICIP40's PRI40 field.
     *
     * Priority of interrupt 40
     */
    inline uint8_t get_NVICIP40_PRI40() volatile
    {
        return (NVICIP40 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP40's PRI40 field.
     *
     * Priority of interrupt 40
     */
    inline void set_NVICIP40_PRI40(uint8_t value) volatile
    {
        uint8_t curr = NVICIP40;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP40 = curr;
    }

    /**
     * Get NVICIP41's PRI41 field.
     *
     * Priority of interrupt 41
     */
    inline uint8_t get_NVICIP41_PRI41() volatile
    {
        return (NVICIP41 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP41's PRI41 field.
     *
     * Priority of interrupt 41
     */
    inline void set_NVICIP41_PRI41(uint8_t value) volatile
    {
        uint8_t curr = NVICIP41;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP41 = curr;
    }

    /**
     * Get NVICIP42's PRI42 field.
     *
     * Priority of interrupt 42
     */
    inline uint8_t get_NVICIP42_PRI42() volatile
    {
        return (NVICIP42 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP42's PRI42 field.
     *
     * Priority of interrupt 42
     */
    inline void set_NVICIP42_PRI42(uint8_t value) volatile
    {
        uint8_t curr = NVICIP42;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP42 = curr;
    }

    /**
     * Get NVICIP43's PRI43 field.
     *
     * Priority of interrupt 43
     */
    inline uint8_t get_NVICIP43_PRI43() volatile
    {
        return (NVICIP43 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP43's PRI43 field.
     *
     * Priority of interrupt 43
     */
    inline void set_NVICIP43_PRI43(uint8_t value) volatile
    {
        uint8_t curr = NVICIP43;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP43 = curr;
    }

    /**
     * Get NVICIP44's PRI44 field.
     *
     * Priority of interrupt 44
     */
    inline uint8_t get_NVICIP44_PRI44() volatile
    {
        return (NVICIP44 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP44's PRI44 field.
     *
     * Priority of interrupt 44
     */
    inline void set_NVICIP44_PRI44(uint8_t value) volatile
    {
        uint8_t curr = NVICIP44;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP44 = curr;
    }

    /**
     * Get NVICIP45's PRI45 field.
     *
     * Priority of interrupt 45
     */
    inline uint8_t get_NVICIP45_PRI45() volatile
    {
        return (NVICIP45 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP45's PRI45 field.
     *
     * Priority of interrupt 45
     */
    inline void set_NVICIP45_PRI45(uint8_t value) volatile
    {
        uint8_t curr = NVICIP45;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP45 = curr;
    }

    /**
     * Get NVICIP46's PRI46 field.
     *
     * Priority of interrupt 46
     */
    inline uint8_t get_NVICIP46_PRI46() volatile
    {
        return (NVICIP46 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP46's PRI46 field.
     *
     * Priority of interrupt 46
     */
    inline void set_NVICIP46_PRI46(uint8_t value) volatile
    {
        uint8_t curr = NVICIP46;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP46 = curr;
    }

    /**
     * Get NVICIP47's PRI47 field.
     *
     * Priority of interrupt 47
     */
    inline uint8_t get_NVICIP47_PRI47() volatile
    {
        return (NVICIP47 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP47's PRI47 field.
     *
     * Priority of interrupt 47
     */
    inline void set_NVICIP47_PRI47(uint8_t value) volatile
    {
        uint8_t curr = NVICIP47;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP47 = curr;
    }

    /**
     * Get NVICIP48's PRI48 field.
     *
     * Priority of interrupt 48
     */
    inline uint8_t get_NVICIP48_PRI48() volatile
    {
        return (NVICIP48 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP48's PRI48 field.
     *
     * Priority of interrupt 48
     */
    inline void set_NVICIP48_PRI48(uint8_t value) volatile
    {
        uint8_t curr = NVICIP48;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP48 = curr;
    }

    /**
     * Get NVICIP49's PRI49 field.
     *
     * Priority of interrupt 49
     */
    inline uint8_t get_NVICIP49_PRI49() volatile
    {
        return (NVICIP49 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP49's PRI49 field.
     *
     * Priority of interrupt 49
     */
    inline void set_NVICIP49_PRI49(uint8_t value) volatile
    {
        uint8_t curr = NVICIP49;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP49 = curr;
    }

    /**
     * Get NVICIP50's PRI50 field.
     *
     * Priority of interrupt 50
     */
    inline uint8_t get_NVICIP50_PRI50() volatile
    {
        return (NVICIP50 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP50's PRI50 field.
     *
     * Priority of interrupt 50
     */
    inline void set_NVICIP50_PRI50(uint8_t value) volatile
    {
        uint8_t curr = NVICIP50;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP50 = curr;
    }

    /**
     * Get NVICIP51's PRI51 field.
     *
     * Priority of interrupt 51
     */
    inline uint8_t get_NVICIP51_PRI51() volatile
    {
        return (NVICIP51 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP51's PRI51 field.
     *
     * Priority of interrupt 51
     */
    inline void set_NVICIP51_PRI51(uint8_t value) volatile
    {
        uint8_t curr = NVICIP51;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP51 = curr;
    }

    /**
     * Get NVICIP52's PRI52 field.
     *
     * Priority of interrupt 52
     */
    inline uint8_t get_NVICIP52_PRI52() volatile
    {
        return (NVICIP52 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP52's PRI52 field.
     *
     * Priority of interrupt 52
     */
    inline void set_NVICIP52_PRI52(uint8_t value) volatile
    {
        uint8_t curr = NVICIP52;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP52 = curr;
    }

    /**
     * Get NVICIP53's PRI53 field.
     *
     * Priority of interrupt 53
     */
    inline uint8_t get_NVICIP53_PRI53() volatile
    {
        return (NVICIP53 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP53's PRI53 field.
     *
     * Priority of interrupt 53
     */
    inline void set_NVICIP53_PRI53(uint8_t value) volatile
    {
        uint8_t curr = NVICIP53;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP53 = curr;
    }

    /**
     * Get NVICIP54's PRI54 field.
     *
     * Priority of interrupt 54
     */
    inline uint8_t get_NVICIP54_PRI54() volatile
    {
        return (NVICIP54 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP54's PRI54 field.
     *
     * Priority of interrupt 54
     */
    inline void set_NVICIP54_PRI54(uint8_t value) volatile
    {
        uint8_t curr = NVICIP54;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP54 = curr;
    }

    /**
     * Get NVICIP55's PRI55 field.
     *
     * Priority of interrupt 55
     */
    inline uint8_t get_NVICIP55_PRI55() volatile
    {
        return (NVICIP55 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP55's PRI55 field.
     *
     * Priority of interrupt 55
     */
    inline void set_NVICIP55_PRI55(uint8_t value) volatile
    {
        uint8_t curr = NVICIP55;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP55 = curr;
    }

    /**
     * Get NVICIP56's PRI56 field.
     *
     * Priority of interrupt 56
     */
    inline uint8_t get_NVICIP56_PRI56() volatile
    {
        return (NVICIP56 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP56's PRI56 field.
     *
     * Priority of interrupt 56
     */
    inline void set_NVICIP56_PRI56(uint8_t value) volatile
    {
        uint8_t curr = NVICIP56;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP56 = curr;
    }

    /**
     * Get NVICIP57's PRI57 field.
     *
     * Priority of interrupt 57
     */
    inline uint8_t get_NVICIP57_PRI57() volatile
    {
        return (NVICIP57 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP57's PRI57 field.
     *
     * Priority of interrupt 57
     */
    inline void set_NVICIP57_PRI57(uint8_t value) volatile
    {
        uint8_t curr = NVICIP57;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP57 = curr;
    }

    /**
     * Get NVICIP58's PRI58 field.
     *
     * Priority of interrupt 58
     */
    inline uint8_t get_NVICIP58_PRI58() volatile
    {
        return (NVICIP58 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP58's PRI58 field.
     *
     * Priority of interrupt 58
     */
    inline void set_NVICIP58_PRI58(uint8_t value) volatile
    {
        uint8_t curr = NVICIP58;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP58 = curr;
    }

    /**
     * Get NVICIP59's PRI59 field.
     *
     * Priority of interrupt 59
     */
    inline uint8_t get_NVICIP59_PRI59() volatile
    {
        return (NVICIP59 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP59's PRI59 field.
     *
     * Priority of interrupt 59
     */
    inline void set_NVICIP59_PRI59(uint8_t value) volatile
    {
        uint8_t curr = NVICIP59;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP59 = curr;
    }

    /**
     * Get NVICIP60's PRI60 field.
     *
     * Priority of interrupt 60
     */
    inline uint8_t get_NVICIP60_PRI60() volatile
    {
        return (NVICIP60 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP60's PRI60 field.
     *
     * Priority of interrupt 60
     */
    inline void set_NVICIP60_PRI60(uint8_t value) volatile
    {
        uint8_t curr = NVICIP60;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP60 = curr;
    }

    /**
     * Get NVICIP61's PRI61 field.
     *
     * Priority of interrupt 61
     */
    inline uint8_t get_NVICIP61_PRI61() volatile
    {
        return (NVICIP61 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP61's PRI61 field.
     *
     * Priority of interrupt 61
     */
    inline void set_NVICIP61_PRI61(uint8_t value) volatile
    {
        uint8_t curr = NVICIP61;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP61 = curr;
    }

    /**
     * Get NVICIP62's PRI62 field.
     *
     * Priority of interrupt 62
     */
    inline uint8_t get_NVICIP62_PRI62() volatile
    {
        return (NVICIP62 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP62's PRI62 field.
     *
     * Priority of interrupt 62
     */
    inline void set_NVICIP62_PRI62(uint8_t value) volatile
    {
        uint8_t curr = NVICIP62;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP62 = curr;
    }

    /**
     * Get NVICIP63's PRI63 field.
     *
     * Priority of interrupt 63
     */
    inline uint8_t get_NVICIP63_PRI63() volatile
    {
        return (NVICIP63 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP63's PRI63 field.
     *
     * Priority of interrupt 63
     */
    inline void set_NVICIP63_PRI63(uint8_t value) volatile
    {
        uint8_t curr = NVICIP63;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP63 = curr;
    }

    /**
     * Get NVICIP64's PRI64 field.
     *
     * Priority of interrupt 64
     */
    inline uint8_t get_NVICIP64_PRI64() volatile
    {
        return (NVICIP64 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP64's PRI64 field.
     *
     * Priority of interrupt 64
     */
    inline void set_NVICIP64_PRI64(uint8_t value) volatile
    {
        uint8_t curr = NVICIP64;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP64 = curr;
    }

    /**
     * Get NVICIP65's PRI65 field.
     *
     * Priority of interrupt 65
     */
    inline uint8_t get_NVICIP65_PRI65() volatile
    {
        return (NVICIP65 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP65's PRI65 field.
     *
     * Priority of interrupt 65
     */
    inline void set_NVICIP65_PRI65(uint8_t value) volatile
    {
        uint8_t curr = NVICIP65;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP65 = curr;
    }

    /**
     * Get NVICIP66's PRI66 field.
     *
     * Priority of interrupt 66
     */
    inline uint8_t get_NVICIP66_PRI66() volatile
    {
        return (NVICIP66 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP66's PRI66 field.
     *
     * Priority of interrupt 66
     */
    inline void set_NVICIP66_PRI66(uint8_t value) volatile
    {
        uint8_t curr = NVICIP66;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP66 = curr;
    }

    /**
     * Get NVICIP67's PRI67 field.
     *
     * Priority of interrupt 67
     */
    inline uint8_t get_NVICIP67_PRI67() volatile
    {
        return (NVICIP67 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP67's PRI67 field.
     *
     * Priority of interrupt 67
     */
    inline void set_NVICIP67_PRI67(uint8_t value) volatile
    {
        uint8_t curr = NVICIP67;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP67 = curr;
    }

    /**
     * Get NVICIP68's PRI68 field.
     *
     * Priority of interrupt 68
     */
    inline uint8_t get_NVICIP68_PRI68() volatile
    {
        return (NVICIP68 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP68's PRI68 field.
     *
     * Priority of interrupt 68
     */
    inline void set_NVICIP68_PRI68(uint8_t value) volatile
    {
        uint8_t curr = NVICIP68;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP68 = curr;
    }

    /**
     * Get NVICIP69's PRI69 field.
     *
     * Priority of interrupt 69
     */
    inline uint8_t get_NVICIP69_PRI69() volatile
    {
        return (NVICIP69 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP69's PRI69 field.
     *
     * Priority of interrupt 69
     */
    inline void set_NVICIP69_PRI69(uint8_t value) volatile
    {
        uint8_t curr = NVICIP69;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP69 = curr;
    }

    /**
     * Get NVICIP70's PRI70 field.
     *
     * Priority of interrupt 70
     */
    inline uint8_t get_NVICIP70_PRI70() volatile
    {
        return (NVICIP70 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP70's PRI70 field.
     *
     * Priority of interrupt 70
     */
    inline void set_NVICIP70_PRI70(uint8_t value) volatile
    {
        uint8_t curr = NVICIP70;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP70 = curr;
    }

    /**
     * Get NVICIP71's PRI71 field.
     *
     * Priority of interrupt 71
     */
    inline uint8_t get_NVICIP71_PRI71() volatile
    {
        return (NVICIP71 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP71's PRI71 field.
     *
     * Priority of interrupt 71
     */
    inline void set_NVICIP71_PRI71(uint8_t value) volatile
    {
        uint8_t curr = NVICIP71;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP71 = curr;
    }

    /**
     * Get NVICIP72's PRI72 field.
     *
     * Priority of interrupt 72
     */
    inline uint8_t get_NVICIP72_PRI72() volatile
    {
        return (NVICIP72 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP72's PRI72 field.
     *
     * Priority of interrupt 72
     */
    inline void set_NVICIP72_PRI72(uint8_t value) volatile
    {
        uint8_t curr = NVICIP72;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP72 = curr;
    }

    /**
     * Get NVICIP73's PRI73 field.
     *
     * Priority of interrupt 73
     */
    inline uint8_t get_NVICIP73_PRI73() volatile
    {
        return (NVICIP73 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP73's PRI73 field.
     *
     * Priority of interrupt 73
     */
    inline void set_NVICIP73_PRI73(uint8_t value) volatile
    {
        uint8_t curr = NVICIP73;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP73 = curr;
    }

    /**
     * Get NVICIP74's PRI74 field.
     *
     * Priority of interrupt 74
     */
    inline uint8_t get_NVICIP74_PRI74() volatile
    {
        return (NVICIP74 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP74's PRI74 field.
     *
     * Priority of interrupt 74
     */
    inline void set_NVICIP74_PRI74(uint8_t value) volatile
    {
        uint8_t curr = NVICIP74;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP74 = curr;
    }

    /**
     * Get NVICIP75's PRI75 field.
     *
     * Priority of interrupt 75
     */
    inline uint8_t get_NVICIP75_PRI75() volatile
    {
        return (NVICIP75 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP75's PRI75 field.
     *
     * Priority of interrupt 75
     */
    inline void set_NVICIP75_PRI75(uint8_t value) volatile
    {
        uint8_t curr = NVICIP75;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP75 = curr;
    }

    /**
     * Get NVICIP76's PRI76 field.
     *
     * Priority of interrupt 76
     */
    inline uint8_t get_NVICIP76_PRI76() volatile
    {
        return (NVICIP76 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP76's PRI76 field.
     *
     * Priority of interrupt 76
     */
    inline void set_NVICIP76_PRI76(uint8_t value) volatile
    {
        uint8_t curr = NVICIP76;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP76 = curr;
    }

    /**
     * Get NVICIP77's PRI77 field.
     *
     * Priority of interrupt 77
     */
    inline uint8_t get_NVICIP77_PRI77() volatile
    {
        return (NVICIP77 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP77's PRI77 field.
     *
     * Priority of interrupt 77
     */
    inline void set_NVICIP77_PRI77(uint8_t value) volatile
    {
        uint8_t curr = NVICIP77;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP77 = curr;
    }

    /**
     * Get NVICIP78's PRI78 field.
     *
     * Priority of interrupt 78
     */
    inline uint8_t get_NVICIP78_PRI78() volatile
    {
        return (NVICIP78 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP78's PRI78 field.
     *
     * Priority of interrupt 78
     */
    inline void set_NVICIP78_PRI78(uint8_t value) volatile
    {
        uint8_t curr = NVICIP78;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP78 = curr;
    }

    /**
     * Get NVICIP79's PRI79 field.
     *
     * Priority of interrupt 79
     */
    inline uint8_t get_NVICIP79_PRI79() volatile
    {
        return (NVICIP79 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP79's PRI79 field.
     *
     * Priority of interrupt 79
     */
    inline void set_NVICIP79_PRI79(uint8_t value) volatile
    {
        uint8_t curr = NVICIP79;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP79 = curr;
    }

    /**
     * Get NVICIP80's PRI80 field.
     *
     * Priority of interrupt 80
     */
    inline uint8_t get_NVICIP80_PRI80() volatile
    {
        return (NVICIP80 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP80's PRI80 field.
     *
     * Priority of interrupt 80
     */
    inline void set_NVICIP80_PRI80(uint8_t value) volatile
    {
        uint8_t curr = NVICIP80;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP80 = curr;
    }

    /**
     * Get NVICIP81's PRI81 field.
     *
     * Priority of interrupt 81
     */
    inline uint8_t get_NVICIP81_PRI81() volatile
    {
        return (NVICIP81 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP81's PRI81 field.
     *
     * Priority of interrupt 81
     */
    inline void set_NVICIP81_PRI81(uint8_t value) volatile
    {
        uint8_t curr = NVICIP81;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP81 = curr;
    }

    /**
     * Get NVICIP82's PRI82 field.
     *
     * Priority of interrupt 82
     */
    inline uint8_t get_NVICIP82_PRI82() volatile
    {
        return (NVICIP82 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP82's PRI82 field.
     *
     * Priority of interrupt 82
     */
    inline void set_NVICIP82_PRI82(uint8_t value) volatile
    {
        uint8_t curr = NVICIP82;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP82 = curr;
    }

    /**
     * Get NVICIP83's PRI83 field.
     *
     * Priority of interrupt 83
     */
    inline uint8_t get_NVICIP83_PRI83() volatile
    {
        return (NVICIP83 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP83's PRI83 field.
     *
     * Priority of interrupt 83
     */
    inline void set_NVICIP83_PRI83(uint8_t value) volatile
    {
        uint8_t curr = NVICIP83;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP83 = curr;
    }

    /**
     * Get NVICIP84's PRI84 field.
     *
     * Priority of interrupt 84
     */
    inline uint8_t get_NVICIP84_PRI84() volatile
    {
        return (NVICIP84 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP84's PRI84 field.
     *
     * Priority of interrupt 84
     */
    inline void set_NVICIP84_PRI84(uint8_t value) volatile
    {
        uint8_t curr = NVICIP84;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP84 = curr;
    }

    /**
     * Get NVICIP85's PRI85 field.
     *
     * Priority of interrupt 85
     */
    inline uint8_t get_NVICIP85_PRI85() volatile
    {
        return (NVICIP85 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP85's PRI85 field.
     *
     * Priority of interrupt 85
     */
    inline void set_NVICIP85_PRI85(uint8_t value) volatile
    {
        uint8_t curr = NVICIP85;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP85 = curr;
    }

    /**
     * Get NVICIP86's PRI86 field.
     *
     * Priority of interrupt 86
     */
    inline uint8_t get_NVICIP86_PRI86() volatile
    {
        return (NVICIP86 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP86's PRI86 field.
     *
     * Priority of interrupt 86
     */
    inline void set_NVICIP86_PRI86(uint8_t value) volatile
    {
        uint8_t curr = NVICIP86;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP86 = curr;
    }

    /**
     * Get NVICIP87's PRI87 field.
     *
     * Priority of interrupt 87
     */
    inline uint8_t get_NVICIP87_PRI87() volatile
    {
        return (NVICIP87 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP87's PRI87 field.
     *
     * Priority of interrupt 87
     */
    inline void set_NVICIP87_PRI87(uint8_t value) volatile
    {
        uint8_t curr = NVICIP87;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP87 = curr;
    }

    /**
     * Get NVICIP88's PRI88 field.
     *
     * Priority of interrupt 88
     */
    inline uint8_t get_NVICIP88_PRI88() volatile
    {
        return (NVICIP88 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP88's PRI88 field.
     *
     * Priority of interrupt 88
     */
    inline void set_NVICIP88_PRI88(uint8_t value) volatile
    {
        uint8_t curr = NVICIP88;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP88 = curr;
    }

    /**
     * Get NVICIP89's PRI89 field.
     *
     * Priority of interrupt 89
     */
    inline uint8_t get_NVICIP89_PRI89() volatile
    {
        return (NVICIP89 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP89's PRI89 field.
     *
     * Priority of interrupt 89
     */
    inline void set_NVICIP89_PRI89(uint8_t value) volatile
    {
        uint8_t curr = NVICIP89;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP89 = curr;
    }

    /**
     * Get NVICIP90's PRI90 field.
     *
     * Priority of interrupt 90
     */
    inline uint8_t get_NVICIP90_PRI90() volatile
    {
        return (NVICIP90 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP90's PRI90 field.
     *
     * Priority of interrupt 90
     */
    inline void set_NVICIP90_PRI90(uint8_t value) volatile
    {
        uint8_t curr = NVICIP90;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP90 = curr;
    }

    /**
     * Get NVICIP91's PRI91 field.
     *
     * Priority of interrupt 91
     */
    inline uint8_t get_NVICIP91_PRI91() volatile
    {
        return (NVICIP91 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP91's PRI91 field.
     *
     * Priority of interrupt 91
     */
    inline void set_NVICIP91_PRI91(uint8_t value) volatile
    {
        uint8_t curr = NVICIP91;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP91 = curr;
    }

    /**
     * Get NVICIP92's PRI92 field.
     *
     * Priority of interrupt 92
     */
    inline uint8_t get_NVICIP92_PRI92() volatile
    {
        return (NVICIP92 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP92's PRI92 field.
     *
     * Priority of interrupt 92
     */
    inline void set_NVICIP92_PRI92(uint8_t value) volatile
    {
        uint8_t curr = NVICIP92;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP92 = curr;
    }

    /**
     * Get NVICIP93's PRI93 field.
     *
     * Priority of interrupt 93
     */
    inline uint8_t get_NVICIP93_PRI93() volatile
    {
        return (NVICIP93 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP93's PRI93 field.
     *
     * Priority of interrupt 93
     */
    inline void set_NVICIP93_PRI93(uint8_t value) volatile
    {
        uint8_t curr = NVICIP93;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP93 = curr;
    }

    /**
     * Get NVICIP94's PRI94 field.
     *
     * Priority of interrupt 94
     */
    inline uint8_t get_NVICIP94_PRI94() volatile
    {
        return (NVICIP94 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP94's PRI94 field.
     *
     * Priority of interrupt 94
     */
    inline void set_NVICIP94_PRI94(uint8_t value) volatile
    {
        uint8_t curr = NVICIP94;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP94 = curr;
    }

    /**
     * Get NVICIP95's PRI95 field.
     *
     * Priority of interrupt 95
     */
    inline uint8_t get_NVICIP95_PRI95() volatile
    {
        return (NVICIP95 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP95's PRI95 field.
     *
     * Priority of interrupt 95
     */
    inline void set_NVICIP95_PRI95(uint8_t value) volatile
    {
        uint8_t curr = NVICIP95;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP95 = curr;
    }

    /**
     * Get NVICIP96's PRI96 field.
     *
     * Priority of interrupt 96
     */
    inline uint8_t get_NVICIP96_PRI96() volatile
    {
        return (NVICIP96 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP96's PRI96 field.
     *
     * Priority of interrupt 96
     */
    inline void set_NVICIP96_PRI96(uint8_t value) volatile
    {
        uint8_t curr = NVICIP96;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP96 = curr;
    }

    /**
     * Get NVICIP97's PRI97 field.
     *
     * Priority of interrupt 97
     */
    inline uint8_t get_NVICIP97_PRI97() volatile
    {
        return (NVICIP97 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP97's PRI97 field.
     *
     * Priority of interrupt 97
     */
    inline void set_NVICIP97_PRI97(uint8_t value) volatile
    {
        uint8_t curr = NVICIP97;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP97 = curr;
    }

    /**
     * Get NVICIP98's PRI98 field.
     *
     * Priority of interrupt 98
     */
    inline uint8_t get_NVICIP98_PRI98() volatile
    {
        return (NVICIP98 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP98's PRI98 field.
     *
     * Priority of interrupt 98
     */
    inline void set_NVICIP98_PRI98(uint8_t value) volatile
    {
        uint8_t curr = NVICIP98;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP98 = curr;
    }

    /**
     * Get NVICIP99's PRI99 field.
     *
     * Priority of interrupt 99
     */
    inline uint8_t get_NVICIP99_PRI99() volatile
    {
        return (NVICIP99 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP99's PRI99 field.
     *
     * Priority of interrupt 99
     */
    inline void set_NVICIP99_PRI99(uint8_t value) volatile
    {
        uint8_t curr = NVICIP99;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP99 = curr;
    }

    /**
     * Get NVICIP100's PRI100 field.
     *
     * Priority of interrupt 100
     */
    inline uint8_t get_NVICIP100_PRI100() volatile
    {
        return (NVICIP100 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP100's PRI100 field.
     *
     * Priority of interrupt 100
     */
    inline void set_NVICIP100_PRI100(uint8_t value) volatile
    {
        uint8_t curr = NVICIP100;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP100 = curr;
    }

    /**
     * Get NVICIP101's PRI101 field.
     *
     * Priority of interrupt 101
     */
    inline uint8_t get_NVICIP101_PRI101() volatile
    {
        return (NVICIP101 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP101's PRI101 field.
     *
     * Priority of interrupt 101
     */
    inline void set_NVICIP101_PRI101(uint8_t value) volatile
    {
        uint8_t curr = NVICIP101;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP101 = curr;
    }

    /**
     * Get NVICIP102's PRI102 field.
     *
     * Priority of interrupt 102
     */
    inline uint8_t get_NVICIP102_PRI102() volatile
    {
        return (NVICIP102 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP102's PRI102 field.
     *
     * Priority of interrupt 102
     */
    inline void set_NVICIP102_PRI102(uint8_t value) volatile
    {
        uint8_t curr = NVICIP102;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP102 = curr;
    }

    /**
     * Get NVICIP103's PRI103 field.
     *
     * Priority of interrupt 103
     */
    inline uint8_t get_NVICIP103_PRI103() volatile
    {
        return (NVICIP103 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP103's PRI103 field.
     *
     * Priority of interrupt 103
     */
    inline void set_NVICIP103_PRI103(uint8_t value) volatile
    {
        uint8_t curr = NVICIP103;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP103 = curr;
    }

    /**
     * Get NVICIP104's PRI104 field.
     *
     * Priority of interrupt 104
     */
    inline uint8_t get_NVICIP104_PRI104() volatile
    {
        return (NVICIP104 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP104's PRI104 field.
     *
     * Priority of interrupt 104
     */
    inline void set_NVICIP104_PRI104(uint8_t value) volatile
    {
        uint8_t curr = NVICIP104;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP104 = curr;
    }

    /**
     * Get NVICIP105's PRI105 field.
     *
     * Priority of interrupt 105
     */
    inline uint8_t get_NVICIP105_PRI105() volatile
    {
        return (NVICIP105 >> 4u) & 0b1111u;
    }

    /**
     * Set NVICIP105's PRI105 field.
     *
     * Priority of interrupt 105
     */
    inline void set_NVICIP105_PRI105(uint8_t value) volatile
    {
        uint8_t curr = NVICIP105;

        curr &= ~(0b1111u << 4u);
        curr |= (value & 0b1111u) << 4u;

        NVICIP105 = curr;
    }

    /**
     * Get NVICSTIR's INTID field.
     *
     * Interrupt ID of the interrupt to trigger, in the range 0-239. For
     * example, a value of 0x03 specifies interrupt IRQ3.
     */
    inline uint16_t get_NVICSTIR_INTID() volatile
    {
        return (NVICSTIR >> 0u) & 0b111111111u;
    }

    /**
     * Set NVICSTIR's INTID field.
     *
     * Interrupt ID of the interrupt to trigger, in the range 0-239. For
     * example, a value of 0x03 specifies interrupt IRQ3.
     */
    inline void set_NVICSTIR_INTID(uint16_t value) volatile
    {
        uint32_t curr = NVICSTIR;

        curr &= ~(0b111111111u << 0u);
        curr |= (value & 0b111111111u) << 0u;

        NVICSTIR = curr;
    }
};

static_assert(sizeof(nvic) == nvic::size);

static volatile nvic *const NVIC = reinterpret_cast<nvic *>(0xE000E100);

}; // namespace MIMXRT1176::CM7
