

================================================================
== Vitis HLS Report for 'div'
================================================================
* Date:           Thu Nov  7 18:08:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Divider_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.301 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    116|    -|
|Register         |        -|   -|     86|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     86|    116|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_16_no_dsp_1_U1  |fdiv_32ns_32ns_32_16_no_dsp_1  |        0|   0|  0|   0|    0|
    |sitofp_32ns_32_6_no_dsp_1_U2      |sitofp_32ns_32_6_no_dsp_1      |        0|   0|  0|   0|    0|
    |sitofp_32ns_32_6_no_dsp_1_U3      |sitofp_32ns_32_6_no_dsp_1      |        0|   0|  0|   0|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                             |                               |        0|   0|  0|   0|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  116|         23|    1|         23|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  116|         23|    1|         23|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |af_reg_58  |  32|   0|   32|          0|
    |ap_CS_fsm  |  22|   0|   22|          0|
    |bf_reg_63  |  32|   0|   32|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  86|   0|   86|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           div|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           div|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           div|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           div|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           div|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           div|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|           div|  return value|
|a          |   in|   32|     ap_none|             a|        scalar|
|b          |   in|   32|     ap_none|             b|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

