--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 18.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y40.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y38.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y41.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 
0.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33205 paths analyzed, 15786 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.885ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_4_inst/data_41 (SLICE_X67Y109.B1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_41 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.905ns (Levels of Logic = 2)
  Clock Path Skew:      0.149ns (1.013 - 0.864)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_0 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y94.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_0
    SLICE_X92Y83.D1      net (fanout=11)       1.831   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt<0>
    SLICE_X92Y83.D       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<182>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt[7]_Decoder_4_OUT<105><7>11
    SLICE_X67Y109.B1     net (fanout=24)       6.139   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt[7]_Decoder_4_OUT<105><7>1
    SLICE_X67Y109.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<43>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0259<41>1
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_41
    -------------------------------------------------  ---------------------------
    Total                                      8.905ns (0.935ns logic, 7.970ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_41 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.626ns (Levels of Logic = 2)
  Clock Path Skew:      0.149ns (1.013 - 0.864)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_1 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y94.BQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_1
    SLICE_X92Y83.D4      net (fanout=11)       1.552   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt<1>
    SLICE_X92Y83.D       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<182>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt[7]_Decoder_4_OUT<105><7>11
    SLICE_X67Y109.B1     net (fanout=24)       6.139   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt[7]_Decoder_4_OUT<105><7>1
    SLICE_X67Y109.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<43>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0259<41>1
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_41
    -------------------------------------------------  ---------------------------
    Total                                      8.626ns (0.935ns logic, 7.691ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_41 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.346ns (Levels of Logic = 2)
  Clock Path Skew:      0.149ns (1.013 - 0.864)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_2 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y94.CQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_2
    SLICE_X92Y83.D5      net (fanout=11)       1.272   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt<2>
    SLICE_X92Y83.D       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<182>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt[7]_Decoder_4_OUT<105><7>11
    SLICE_X67Y109.B1     net (fanout=24)       6.139   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt[7]_Decoder_4_OUT<105><7>1
    SLICE_X67Y109.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<43>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0259<41>1
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_41
    -------------------------------------------------  ---------------------------
    Total                                      8.346ns (0.935ns logic, 7.411ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_4_inst/data_49 (SLICE_X71Y109.B5), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_49 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.450ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.833 - 0.864)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_0 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y94.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_0
    SLICE_X92Y83.D1      net (fanout=11)       1.831   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt<0>
    SLICE_X92Y83.D       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<182>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt[7]_Decoder_4_OUT<105><7>11
    SLICE_X71Y109.B5     net (fanout=24)       5.684   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt[7]_Decoder_4_OUT<105><7>1
    SLICE_X71Y109.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<51>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0259<49>1
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_49
    -------------------------------------------------  ---------------------------
    Total                                      8.450ns (0.935ns logic, 7.515ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_49 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.171ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.833 - 0.864)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_1 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y94.BQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_1
    SLICE_X92Y83.D4      net (fanout=11)       1.552   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt<1>
    SLICE_X92Y83.D       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<182>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt[7]_Decoder_4_OUT<105><7>11
    SLICE_X71Y109.B5     net (fanout=24)       5.684   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt[7]_Decoder_4_OUT<105><7>1
    SLICE_X71Y109.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<51>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0259<49>1
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_49
    -------------------------------------------------  ---------------------------
    Total                                      8.171ns (0.935ns logic, 7.236ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_4_inst/data_49 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.891ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.833 - 0.864)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_2 to link_tracking_1_inst/tracking_core_inst/track_4_inst/data_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y94.CQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt_2
    SLICE_X92Y83.D5      net (fanout=11)       1.272   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt<2>
    SLICE_X92Y83.D       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<182>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt[7]_Decoder_4_OUT<105><7>11
    SLICE_X71Y109.B5     net (fanout=24)       5.684   link_tracking_1_inst/tracking_core_inst/track_4_inst/data_cnt[7]_Decoder_4_OUT<105><7>1
    SLICE_X71Y109.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_4_inst/data<51>
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/_n0259<49>1
                                                       link_tracking_1_inst/tracking_core_inst/track_4_inst/data_49
    -------------------------------------------------  ---------------------------
    Total                                      7.891ns (0.935ns logic, 6.956ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_1_inst/data_55 (SLICE_X69Y109.D4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_1_inst/data_55 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.297ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.834 - 0.850)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_1_inst/data_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y88.AQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
    SLICE_X93Y79.C1      net (fanout=209)      1.853   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
    SLICE_X93Y79.C       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/data<183>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/_n0259<103>21
    SLICE_X69Y109.D4     net (fanout=23)       5.416   link_tracking_1_inst/tracking_core_inst/track_1_inst/_n0259<103>2
    SLICE_X69Y109.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_1_inst/data<55>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/_n0259<55>1
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_55
    -------------------------------------------------  ---------------------------
    Total                                      8.297ns (1.028ns logic, 7.269ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/data_cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_1_inst/data_55 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.472ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.834 - 0.857)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/data_cnt_0 to link_tracking_1_inst/tracking_core_inst/track_1_inst/data_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y84.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/track_1_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_cnt_0
    SLICE_X93Y79.C2      net (fanout=11)       1.067   link_tracking_1_inst/tracking_core_inst/track_1_inst/data_cnt<0>
    SLICE_X93Y79.C       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/data<183>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/_n0259<103>21
    SLICE_X69Y109.D4     net (fanout=23)       5.416   link_tracking_1_inst/tracking_core_inst/track_1_inst/_n0259<103>2
    SLICE_X69Y109.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_1_inst/data<55>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/_n0259<55>1
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_55
    -------------------------------------------------  ---------------------------
    Total                                      7.472ns (0.989ns logic, 6.483ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/data_cnt_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_1_inst/data_55 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.469ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.834 - 0.857)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/data_cnt_2 to link_tracking_1_inst/tracking_core_inst/track_1_inst/data_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y84.CQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/track_1_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_cnt_2
    SLICE_X93Y79.C4      net (fanout=11)       1.064   link_tracking_1_inst/tracking_core_inst/track_1_inst/data_cnt<2>
    SLICE_X93Y79.C       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/data<183>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/_n0259<103>21
    SLICE_X69Y109.D4     net (fanout=23)       5.416   link_tracking_1_inst/tracking_core_inst/track_1_inst/_n0259<103>2
    SLICE_X69Y109.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_1_inst/data<55>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/_n0259<55>1
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_55
    -------------------------------------------------  ---------------------------
    Total                                      7.469ns (0.989ns logic, 6.480ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X3Y50.DIADI13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_14 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_14 to link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y100.CQ     Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/fifo_din<14>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_14
    RAMB8_X3Y50.DIADI13  net (fanout=1)        0.123   link_tracking_1_inst/tracking_core_inst/fifo_din<14>
    RAMB8_X3Y50.CLKAWRCLKTrckd_DIA   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X3Y50.DIADI14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_15 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_15 to link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y100.CQ     Tcko                  0.234   link_tracking_1_inst/tracking_core_inst/fifo_din<15>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_15
    RAMB8_X3Y50.DIADI14  net (fanout=1)        0.157   link_tracking_1_inst/tracking_core_inst/fifo_din<15>
    RAMB8_X3Y50.CLKAWRCLKTrckd_DIA   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.181ns logic, 0.157ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_124 (SLICE_X66Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/data_124 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_124 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/data_124 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y77.AQ      Tcko                  0.198   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<127>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_124
    SLICE_X66Y77.AX      net (fanout=2)        0.144   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<124>
    SLICE_X66Y77.CLK     Tckdi       (-Th)    -0.048   link_tracking_1_inst/tracking_core_inst/track_data<5><127>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_124
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.246ns logic, 0.144ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y40.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y38.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y41.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpga_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpga_clk                    |     20.000ns|      5.000ns|      7.108ns|            0|            0|            0|        33205|
| TS_clk40MHz_0                 |     25.000ns|      8.885ns|          N/A|            0|            0|        33205|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    8.885|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33205 paths, 0 nets, and 14939 connections

Design statistics:
   Minimum period:   8.885ns{1}   (Maximum frequency: 112.549MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 08 15:05:06 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 375 MB



