/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire [21:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [39:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [6:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  reg [19:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_2z ^ celloutsig_0_0z;
  assign celloutsig_0_6z = in_data[59] ^ celloutsig_0_2z;
  assign celloutsig_0_12z = celloutsig_0_10z[6] ^ celloutsig_0_6z;
  assign celloutsig_0_19z = celloutsig_0_12z ^ celloutsig_0_10z[5];
  assign celloutsig_1_0z = in_data[142] ^ in_data[166];
  assign celloutsig_1_3z = in_data[116] ^ celloutsig_1_1z[1];
  assign celloutsig_0_2z = celloutsig_0_0z ^ celloutsig_0_1z[2];
  assign celloutsig_0_3z = { in_data[82:65], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } & in_data[70:31];
  assign celloutsig_1_18z = celloutsig_1_5z[7:0] & { celloutsig_1_11z[9:3], celloutsig_1_0z };
  assign celloutsig_0_4z = in_data[36:27] & celloutsig_0_3z[21:12];
  assign celloutsig_0_10z = celloutsig_0_8z & celloutsig_0_4z[9:3];
  assign celloutsig_1_5z = { celloutsig_1_1z[13:6], celloutsig_1_0z } & { celloutsig_1_1z[16:9], celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[20:0] > in_data[43:23];
  assign celloutsig_0_11z = celloutsig_0_8z[4:2] > { celloutsig_0_1z[2:1], celloutsig_0_2z };
  assign celloutsig_1_4z = celloutsig_1_2z[6:0] > { celloutsig_1_1z[21:17], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_5z[5:0] * celloutsig_1_10z;
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_11z } * { celloutsig_0_3z[9:6], celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_20z = { celloutsig_0_3z[14:0], celloutsig_0_11z, celloutsig_0_13z } * { celloutsig_0_3z[25:5], celloutsig_0_11z };
  assign celloutsig_1_1z = in_data[153:130] * { in_data[124:105], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[23:4] * { in_data[139:122], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_1z[12:10], celloutsig_1_5z, celloutsig_1_3z } * celloutsig_1_1z[12:0];
  assign celloutsig_1_10z = celloutsig_1_2z[16:11] * { celloutsig_1_6z[5:1], celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_8z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_8z = celloutsig_0_4z[9:3];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[53:52], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_11z = 20'h00000;
    else if (!clkin_data[32]) celloutsig_1_11z = in_data[189:170];
  assign { out_data[135:128], out_data[101:96], out_data[32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
