{"Source Block": ["amiga2000-gfxcard/z2-minispartan/z2.v@317:327@HdlStmAssign", "assign znCINH = 1; //1'bZ; //0; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout | dataout_z3) ? data : 16'bzzzz_zzzz_zzzz_zzzz; // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\nreg z_confdone = 0;\nassign znCFGOUT = (~z_confdone)?1'bZ:1'b0; // inspired by z3sdram\n\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/z2.v@314:324", "\nreg z_ready = 'b1;\nassign zXRDY  = z_ready?1'bZ:1'b0; //works only if bZ?\nassign znCINH = 1; //1'bZ; //0; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout | dataout_z3) ? data : 16'bzzzz_zzzz_zzzz_zzzz; // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@318:328", "\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout | dataout_z3) ? data : 16'bzzzz_zzzz_zzzz_zzzz; // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\nreg z_confdone = 0;\nassign znCFGOUT = (~z_confdone)?1'bZ:1'b0; // inspired by z3sdram\n\n// zorro synchronizers\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@315:325", "reg z_ready = 'b1;\nassign zXRDY  = z_ready?1'bZ:1'b0; //works only if bZ?\nassign znCINH = 1; //1'bZ; //0; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout | dataout_z3) ? data : 16'bzzzz_zzzz_zzzz_zzzz; // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\nreg z_confdone = 0;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@312:322", "assign zDIR3     = dataout_z3; // a16-a23 <- input\nassign zDIR4     = dataout_z3; // a8-a15 <- input\n\nreg z_ready = 'b1;\nassign zXRDY  = z_ready?1'bZ:1'b0; //works only if bZ?\nassign znCINH = 1; //1'bZ; //0; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout | dataout_z3) ? data : 16'bzzzz_zzzz_zzzz_zzzz; // data = Z2: full 16 bit or Z3: upper 16 bit\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@320:330", "assign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout | dataout_z3) ? data : 16'bzzzz_zzzz_zzzz_zzzz; // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\nreg z_confdone = 0;\nassign znCFGOUT = (~z_confdone)?1'bZ:1'b0; // inspired by z3sdram\n\n// zorro synchronizers\n// (inspired by https://github.com/endofexclusive/greta/blob/master/hdl/bus_interface/bus_interface.vhdl)\n\n"]], "Diff Content": {"Delete": [[322, "assign zD  = (dataout | dataout_z3) ? data : 16'bzzzz_zzzz_zzzz_zzzz; // data = Z2: full 16 bit or Z3: upper 16 bit\n"]], "Add": [[322, "assign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\n"]]}}