
*** Running vivado
    with args -log design_1_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_wiz_0_0.tcl

WARNING: Ignoring invalid XILINX_PATH location C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado.
Resolution: An invalid XILINX_PATH location has been detected. To resolve this issue:

1. Verify the value of XILINX_PATH is accurate by viewing the value the variable via 'set XILINX_PATH' for Windows or 'echo $XILINX_PATH' for Linux, and update it as needed.

2. To unset the variable using on Windows using 'set XILINX_PATH=' or remove it from Advanced System Settings\Environment Variables. On Linux 'unsetenv XILINX_PATH'


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-1271] The MYVIVADO environment variable specifies an invalid location 'C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado'
source design_1_clk_wiz_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 409.449 ; gain = 100.461
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (4#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (5#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 461.688 ; gain = 152.699
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 461.688 ; gain = 152.699
INFO: [Device 21-403] Loading part xc7s50csga324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 695.188 ; gain = 0.004
Finished Constraint Validation : Time (s): cpu = 00:01:17 ; elapsed = 00:01:45 . Memory (MB): peak = 695.188 ; gain = 386.199
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:17 ; elapsed = 00:01:45 . Memory (MB): peak = 695.188 ; gain = 386.199
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:45 . Memory (MB): peak = 695.188 ; gain = 386.199
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:46 . Memory (MB): peak = 695.188 ; gain = 386.199
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:48 . Memory (MB): peak = 695.188 ; gain = 386.199
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:31 . Memory (MB): peak = 749.238 ; gain = 440.250
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:31 . Memory (MB): peak = 749.238 ; gain = 440.250
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:02:31 . Memory (MB): peak = 758.766 ; gain = 449.777
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:36 . Memory (MB): peak = 758.766 ; gain = 449.777
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:36 . Memory (MB): peak = 758.766 ; gain = 449.777
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:02:36 . Memory (MB): peak = 758.766 ; gain = 449.777
Finished Renaming Generated Ports : Time (s): cpu = 00:02:01 ; elapsed = 00:02:36 . Memory (MB): peak = 758.766 ; gain = 449.777
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:36 . Memory (MB): peak = 758.766 ; gain = 449.777
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:36 . Memory (MB): peak = 758.766 ; gain = 449.777

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:36 . Memory (MB): peak = 758.766 ; gain = 449.777
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:42 . Memory (MB): peak = 768.379 ; gain = 461.316
