0.7
2020.2
Oct 19 2021
02:56:52
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_reg_12x32/sim/mac_reg_12x32.v,1649062720,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MDIO.v,,mac_reg_12x32,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_MDIO.v,1649073407,verilog,,,,tb_MDIO,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MDIO.v,1650108456,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/reg_ctl.v,,MDIO,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/reg_ctl.v,1649092199,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_MDIO.v,,reg_ctl,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M,,,,,
