{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@381:391@HdlIdDef", "end\n\nwire dma_req_valid;\nwire dma_req_ready;\nwire [31:C_ADDR_ALIGN_BITS] dma_req_dest_address;\nwire [31:C_ADDR_ALIGN_BITS] dma_req_src_address;\nwire [C_DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire up_req_eot;\n\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@378:388", "\t\t\tup_transfer_id_eot <= up_transfer_id_eot + 1'b1;\n\t\tend\n\tend\nend\n\nwire dma_req_valid;\nwire dma_req_ready;\nwire [31:C_ADDR_ALIGN_BITS] dma_req_dest_address;\nwire [31:C_ADDR_ALIGN_BITS] dma_req_src_address;\nwire [C_DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\n"], ["hdl/library/axi_dmac/axi_dmac.v@380:390", "\tend\nend\n\nwire dma_req_valid;\nwire dma_req_ready;\nwire [31:C_ADDR_ALIGN_BITS] dma_req_dest_address;\nwire [31:C_ADDR_ALIGN_BITS] dma_req_src_address;\nwire [C_DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire up_req_eot;\n"], ["hdl/library/axi_dmac/axi_dmac.v@379:389", "\t\tend\n\tend\nend\n\nwire dma_req_valid;\nwire dma_req_ready;\nwire [31:C_ADDR_ALIGN_BITS] dma_req_dest_address;\nwire [31:C_ADDR_ALIGN_BITS] dma_req_src_address;\nwire [C_DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\n"], ["hdl/library/axi_dmac/axi_dmac.v@382:392", "\nwire dma_req_valid;\nwire dma_req_ready;\nwire [31:C_ADDR_ALIGN_BITS] dma_req_dest_address;\nwire [31:C_ADDR_ALIGN_BITS] dma_req_src_address;\nwire [C_DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire up_req_eot;\n\nassign up_sot = up_dma_cyclic ? 1'b0 : up_dma_req_valid & up_dma_req_ready;\n"], ["hdl/library/axi_dmac/axi_dmac.v@385:395", "wire [31:C_ADDR_ALIGN_BITS] dma_req_dest_address;\nwire [31:C_ADDR_ALIGN_BITS] dma_req_src_address;\nwire [C_DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire dma_req_eot;\nwire dma_req_sync_transfer_start;\nwire up_req_eot;\n\nassign up_sot = up_dma_cyclic ? 1'b0 : up_dma_req_valid & up_dma_req_ready;\nassign up_eot = up_dma_cyclic ? 1'b0 : up_req_eot;\n\n\n"]], "Diff Content": {"Delete": [[386, "wire [31:C_ADDR_ALIGN_BITS] dma_req_src_address;\n"]], "Add": [[386, "wire [31:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\n"], [386, "wire [31:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\n"]]}}