Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Tue Jul 30 16:49:36 2024
| Host              : Zakk_Laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file MPSQ_timing_summary_routed.rpt -pb MPSQ_timing_summary_routed.pb -rpx MPSQ_timing_summary_routed.rpx -warn_on_violation
| Design            : MPSQ
| Device            : xcvu19p-fsvb3824
| Speed File        : -1  PRODUCTION 1.30 11-11-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (138)
6. checking no_output_delay (106)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (138)
--------------------------------
 There are 138 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (106)
---------------------------------
 There are 106 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.130       -2.619                     69                52279        0.010        0.000                      0                52279        0.927        0.000                       0                 22599  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.130       -2.619                     69                52279        0.010        0.000                      0                52279        0.927        0.000                       0                 22599  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           69  Failing Endpoints,  Worst Slack       -0.130ns,  Total Violation       -2.619ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.130ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 1.661ns (64.934%)  route 0.897ns (35.066%))
  Logic Levels:           5  (CARRY8=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 6.337 - 3.000 ) 
    Source Clock Delay      (SCD):    4.050ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.764ns, distribution 1.398ns)
  Clock Net Delay (Destination): 2.759ns (routing 1.608ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.162     4.050    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y107        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y107        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.987     5.037 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=20, routed)          0.291     5.328    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/DOUTBDOUT[2]
    SLICE_X352Y538       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     5.428 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/icmp_ln874_1_fu_499_p2_carry_i_8/O
                         net (fo=1, routed)           0.011     5.439    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0_0[0]
    SLICE_X352Y538       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.677 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     5.705    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry_n_14
    SLICE_X352Y539       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     5.778 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0/CO[2]
                         net (fo=1, routed)           0.160     5.938    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2
    SLICE_X352Y537       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     6.085 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369/O
                         net (fo=2, routed)           0.057     6.142    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369_n_14
    SLICE_X352Y537       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     6.258 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/i_0_LOPT_REMAP_comp/O
                         net (fo=4, routed)           0.350     6.608    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEA[0]
    RAMB36_X6Y107        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.759     6.337    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y107        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.610     6.947    
                         clock uncertainty           -0.035     6.912    
    RAMB36_X6Y107        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.434     6.478    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (VIOLATED) :        -0.123ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 1.661ns (65.112%)  route 0.890ns (34.888%))
  Logic Levels:           5  (CARRY8=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 6.337 - 3.000 ) 
    Source Clock Delay      (SCD):    4.050ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.764ns, distribution 1.398ns)
  Clock Net Delay (Destination): 2.759ns (routing 1.608ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.162     4.050    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y107        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y107        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.987     5.037 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=20, routed)          0.291     5.328    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/DOUTBDOUT[2]
    SLICE_X352Y538       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     5.428 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/icmp_ln874_1_fu_499_p2_carry_i_8/O
                         net (fo=1, routed)           0.011     5.439    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0_0[0]
    SLICE_X352Y538       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.677 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     5.705    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry_n_14
    SLICE_X352Y539       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     5.778 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0/CO[2]
                         net (fo=1, routed)           0.160     5.938    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2
    SLICE_X352Y537       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     6.085 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369/O
                         net (fo=2, routed)           0.057     6.142    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369_n_14
    SLICE_X352Y537       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     6.258 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/i_0_LOPT_REMAP_comp/O
                         net (fo=4, routed)           0.343     6.601    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEA[0]
    RAMB36_X6Y107        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.759     6.337    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y107        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.610     6.947    
                         clock uncertainty           -0.035     6.912    
    RAMB36_X6Y107        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.434     6.478    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 1.512ns (58.356%)  route 1.079ns (41.644%))
  Logic Levels:           6  (CARRY8=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 6.334 - 3.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.671ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.158ns (routing 1.764ns, distribution 1.394ns)
  Clock Net Delay (Destination): 2.756ns (routing 1.608ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.158     4.046    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y105        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y105        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.990     5.036 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=18, routed)          0.390     5.426    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/DOUTBDOUT[3]
    SLICE_X351Y529       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     5.526 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/icmp_ln874_3_fu_511_p2_carry_i_7__1/O
                         net (fo=1, routed)           0.010     5.536    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry__0_0[1]
    SLICE_X351Y529       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.769 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     5.797    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry_n_14
    SLICE_X351Y530       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     5.870 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry__0/CO[2]
                         net (fo=1, routed)           0.194     6.064    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2
    SLICE_X352Y530       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     6.102 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369__1/O
                         net (fo=2, routed)           0.108     6.210    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369__1_n_14
    SLICE_X352Y530       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     6.249 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_229__1/O
                         net (fo=1, routed)           0.047     6.296    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_56
    SLICE_X352Y530       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     6.335 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_i_78__1/O
                         net (fo=4, routed)           0.302     6.637    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEBWE[0]
    RAMB36_X6Y105        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.756     6.334    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y105        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.671     7.005    
                         clock uncertainty           -0.035     6.970    
    RAMB36_X6Y105        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[1])
                                                     -0.434     6.536    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.536    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 1.512ns (58.491%)  route 1.073ns (41.509%))
  Logic Levels:           6  (CARRY8=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 6.334 - 3.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.671ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.158ns (routing 1.764ns, distribution 1.394ns)
  Clock Net Delay (Destination): 2.756ns (routing 1.608ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.158     4.046    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y105        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y105        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.990     5.036 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=18, routed)          0.390     5.426    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/DOUTBDOUT[3]
    SLICE_X351Y529       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     5.526 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/icmp_ln874_3_fu_511_p2_carry_i_7__1/O
                         net (fo=1, routed)           0.010     5.536    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry__0_0[1]
    SLICE_X351Y529       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.769 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     5.797    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry_n_14
    SLICE_X351Y530       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     5.870 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry__0/CO[2]
                         net (fo=1, routed)           0.194     6.064    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2
    SLICE_X352Y530       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     6.102 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369__1/O
                         net (fo=2, routed)           0.108     6.210    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369__1_n_14
    SLICE_X352Y530       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     6.249 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_229__1/O
                         net (fo=1, routed)           0.047     6.296    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_56
    SLICE_X352Y530       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     6.335 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_i_78__1/O
                         net (fo=4, routed)           0.296     6.631    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEBWE[0]
    RAMB36_X6Y105        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.756     6.334    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y105        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.671     7.005    
                         clock uncertainty           -0.035     6.970    
    RAMB36_X6Y105        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[2])
                                                     -0.434     6.536    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.536    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 1.512ns (58.605%)  route 1.068ns (41.395%))
  Logic Levels:           6  (CARRY8=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 6.334 - 3.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.671ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.158ns (routing 1.764ns, distribution 1.394ns)
  Clock Net Delay (Destination): 2.756ns (routing 1.608ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.158     4.046    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y105        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y105        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.990     5.036 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=18, routed)          0.390     5.426    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/DOUTBDOUT[3]
    SLICE_X351Y529       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     5.526 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/icmp_ln874_3_fu_511_p2_carry_i_7__1/O
                         net (fo=1, routed)           0.010     5.536    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry__0_0[1]
    SLICE_X351Y529       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.769 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     5.797    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry_n_14
    SLICE_X351Y530       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     5.870 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry__0/CO[2]
                         net (fo=1, routed)           0.194     6.064    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2
    SLICE_X352Y530       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     6.102 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369__1/O
                         net (fo=2, routed)           0.108     6.210    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369__1_n_14
    SLICE_X352Y530       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     6.249 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_229__1/O
                         net (fo=1, routed)           0.047     6.296    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_56
    SLICE_X352Y530       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     6.335 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_i_78__1/O
                         net (fo=4, routed)           0.291     6.626    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEBWE[0]
    RAMB36_X6Y105        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.756     6.334    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y105        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.671     7.005    
                         clock uncertainty           -0.035     6.970    
    RAMB36_X6Y105        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[3])
                                                     -0.434     6.536    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.536    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 1.512ns (58.833%)  route 1.058ns (41.167%))
  Logic Levels:           6  (CARRY8=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 6.334 - 3.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.671ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.158ns (routing 1.764ns, distribution 1.394ns)
  Clock Net Delay (Destination): 2.756ns (routing 1.608ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.158     4.046    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y105        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y105        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.990     5.036 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=18, routed)          0.390     5.426    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/DOUTBDOUT[3]
    SLICE_X351Y529       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     5.526 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/icmp_ln874_3_fu_511_p2_carry_i_7__1/O
                         net (fo=1, routed)           0.010     5.536    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry__0_0[1]
    SLICE_X351Y529       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.769 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     5.797    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry_n_14
    SLICE_X351Y530       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     5.870 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2_carry__0/CO[2]
                         net (fo=1, routed)           0.194     6.064    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2
    SLICE_X352Y530       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     6.102 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369__1/O
                         net (fo=2, routed)           0.108     6.210    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369__1_n_14
    SLICE_X352Y530       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     6.249 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_229__1/O
                         net (fo=1, routed)           0.047     6.296    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_56
    SLICE_X352Y530       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     6.335 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_i_78__1/O
                         net (fo=4, routed)           0.281     6.616    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEBWE[0]
    RAMB36_X6Y105        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.756     6.334    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y105        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.671     7.005    
                         clock uncertainty           -0.035     6.970    
    RAMB36_X6Y105        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[0])
                                                     -0.434     6.536    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.536    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapBottom_V_1_reg_1895_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 1.408ns (48.804%)  route 1.477ns (51.196%))
  Logic Levels:           10  (CARRY8=6 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 6.348 - 3.000 ) 
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.764ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.770ns (routing 1.608ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.109     3.997    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_clk_IBUF_BUFG
    SLICE_X380Y499       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X380Y499       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.094 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[6]/Q
                         net (fo=1, routed)           0.230     4.324    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311[6]
    SLICE_X379Y504       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     4.424 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[7]_i_12/O
                         net (fo=1, routed)           0.017     4.441    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[7]_i_12_n_14
    SLICE_X379Y504       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     4.591 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.619    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[7]_i_2_n_14
    SLICE_X379Y505       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.764 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_2/O[5]
                         net (fo=2, routed)           0.181     4.945    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/sub_ln69_fu_247_p2[13]
    SLICE_X377Y505       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     5.093 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[15]_i_5/O
                         net (fo=1, routed)           0.012     5.105    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[15]_i_5_n_14
    SLICE_X377Y505       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.302 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.330    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_1_n_14
    SLICE_X377Y506       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.482 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[23]_i_1/O[5]
                         net (fo=7, routed)           0.314     5.796    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_return[21]
    SLICE_X378Y508       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     5.912 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapBottom_V_1_reg_1895[31]_i_39/O
                         net (fo=1, routed)           0.011     5.923    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895_reg[31]_i_3_1[5]
    SLICE_X378Y508       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     6.071 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895_reg[31]_i_7/CO[7]
                         net (fo=1, routed)           0.028     6.099    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895_reg[31]_i_7_n_14
    SLICE_X378Y509       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     6.215 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895_reg[31]_i_3/CO[4]
                         net (fo=2, routed)           0.151     6.366    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895[31]_i_13_0[0]
    SLICE_X379Y509       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     6.405 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895[31]_i_1/O
                         net (fo=64, routed)          0.477     6.882    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapBottom_V_1_reg_1895_reg[31]_2[0]
    SLICE_X388Y503       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapBottom_V_1_reg_1895_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.770     6.348    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X388Y503       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapBottom_V_1_reg_1895_reg[23]/C
                         clock pessimism              0.534     6.882    
                         clock uncertainty           -0.035     6.847    
    SLICE_X388Y503       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     6.804    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapBottom_V_1_reg_1895_reg[23]
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.076ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 1.661ns (66.334%)  route 0.843ns (33.666%))
  Logic Levels:           5  (CARRY8=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 6.337 - 3.000 ) 
    Source Clock Delay      (SCD):    4.050ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.764ns, distribution 1.398ns)
  Clock Net Delay (Destination): 2.759ns (routing 1.608ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.162     4.050    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y107        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y107        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.987     5.037 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=20, routed)          0.291     5.328    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/DOUTBDOUT[2]
    SLICE_X352Y538       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     5.428 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/icmp_ln874_1_fu_499_p2_carry_i_8/O
                         net (fo=1, routed)           0.011     5.439    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0_0[0]
    SLICE_X352Y538       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.677 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     5.705    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry_n_14
    SLICE_X352Y539       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     5.778 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0/CO[2]
                         net (fo=1, routed)           0.160     5.938    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2
    SLICE_X352Y537       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     6.085 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369/O
                         net (fo=2, routed)           0.057     6.142    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369_n_14
    SLICE_X352Y537       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     6.258 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/i_0_LOPT_REMAP_comp/O
                         net (fo=4, routed)           0.296     6.554    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEA[0]
    RAMB36_X6Y107        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.759     6.337    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X6Y107        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.610     6.947    
                         clock uncertainty           -0.035     6.912    
    RAMB36_X6Y107        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.434     6.478    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapBottom_V_1_reg_1895_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 1.408ns (48.787%)  route 1.478ns (51.213%))
  Logic Levels:           10  (CARRY8=6 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.353ns = ( 6.353 - 3.000 ) 
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.764ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.608ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.109     3.997    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_clk_IBUF_BUFG
    SLICE_X380Y499       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X380Y499       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.094 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[6]/Q
                         net (fo=1, routed)           0.230     4.324    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311[6]
    SLICE_X379Y504       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     4.424 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[7]_i_12/O
                         net (fo=1, routed)           0.017     4.441    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[7]_i_12_n_14
    SLICE_X379Y504       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     4.591 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.619    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[7]_i_2_n_14
    SLICE_X379Y505       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.764 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_2/O[5]
                         net (fo=2, routed)           0.181     4.945    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/sub_ln69_fu_247_p2[13]
    SLICE_X377Y505       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     5.093 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[15]_i_5/O
                         net (fo=1, routed)           0.012     5.105    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[15]_i_5_n_14
    SLICE_X377Y505       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.302 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.330    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_1_n_14
    SLICE_X377Y506       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.482 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[23]_i_1/O[5]
                         net (fo=7, routed)           0.314     5.796    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_return[21]
    SLICE_X378Y508       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     5.912 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapBottom_V_1_reg_1895[31]_i_39/O
                         net (fo=1, routed)           0.011     5.923    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895_reg[31]_i_3_1[5]
    SLICE_X378Y508       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     6.071 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895_reg[31]_i_7/CO[7]
                         net (fo=1, routed)           0.028     6.099    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895_reg[31]_i_7_n_14
    SLICE_X378Y509       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     6.215 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895_reg[31]_i_3/CO[4]
                         net (fo=2, routed)           0.151     6.366    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895[31]_i_13_0[0]
    SLICE_X379Y509       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     6.405 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895[31]_i_1/O
                         net (fo=64, routed)          0.478     6.883    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapBottom_V_1_reg_1895_reg[31]_2[0]
    SLICE_X387Y503       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapBottom_V_1_reg_1895_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.775     6.353    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X387Y503       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapBottom_V_1_reg_1895_reg[1]/C
                         clock pessimism              0.534     6.887    
                         clock uncertainty           -0.035     6.852    
    SLICE_X387Y503       FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044     6.808    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapBottom_V_1_reg_1895_reg[1]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 1.432ns (57.234%)  route 1.070ns (42.766%))
  Logic Levels:           5  (CARRY8=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.477ns = ( 6.477 - 3.000 ) 
    Source Clock Delay      (SCD):    4.202ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.314ns (routing 1.764ns, distribution 1.550ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.608ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.314     4.202    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y107        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y107        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.961     5.163 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[11]
                         net (fo=12, routed)          0.477     5.640    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTBDOUT[11]
    SLICE_X418Y536       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     5.679 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry_i_5__0/O
                         net (fo=1, routed)           0.010     5.689    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry_i_5__0_n_14
    SLICE_X418Y536       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     5.884 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     5.912    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry_n_14
    SLICE_X418Y537       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     5.985 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0/CO[2]
                         net (fo=1, routed)           0.207     6.192    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2
    SLICE_X418Y537       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.256 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369__0/O
                         net (fo=2, routed)           0.103     6.359    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_369__0_n_14
    SLICE_X418Y537       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     6.459 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/i_0_LOPT_REMAP_comp/O
                         net (fo=4, routed)           0.245     6.704    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEA[0]
    RAMB36_X7Y107        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.899     6.477    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y107        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.622     7.099    
                         clock uncertainty           -0.035     7.064    
    RAMB36_X7Y107        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.434     6.630    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.630    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                 -0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.070ns (42.945%)  route 0.093ns (57.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.142ns
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Net Delay (Source):      2.913ns (routing 1.608ns, distribution 1.305ns)
  Clock Net Delay (Destination): 3.254ns (routing 1.764ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.913     3.491    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_clk_IBUF_BUFG
    SLICE_X415Y549       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X415Y549       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     3.561 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=3, routed)           0.093     3.654    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_enable_reg_pp0_iter0
    SLICE_X416Y549       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.254     4.142    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_clk_IBUF_BUFG
    SLICE_X416Y549       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism             -0.550     3.592    
    SLICE_X416Y549       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     3.645    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           3.654    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter1_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter2_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.069ns (42.073%)  route 0.095ns (57.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.088ns
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      2.862ns (routing 1.608ns, distribution 1.254ns)
  Clock Net Delay (Destination): 3.200ns (routing 1.764ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.862     3.440    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/ap_clk_IBUF_BUFG
    SLICE_X415Y497       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter1_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X415Y497       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.509 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter1_reg_reg[28]/Q
                         net (fo=2, routed)           0.095     3.604    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter1_reg[28]
    SLICE_X417Y497       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter2_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.200     4.088    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/ap_clk_IBUF_BUFG
    SLICE_X417Y497       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter2_reg_reg[28]/C
                         clock pessimism             -0.546     3.542    
    SLICE_X417Y497       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     3.595    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter2_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.595    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter1_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter2_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.069ns (39.429%)  route 0.106ns (60.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    3.441ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      2.863ns (routing 1.608ns, distribution 1.255ns)
  Clock Net Delay (Destination): 3.211ns (routing 1.764ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.863     3.441    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/ap_clk_IBUF_BUFG
    SLICE_X417Y498       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter1_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X417Y498       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.510 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter1_reg_reg[31]/Q
                         net (fo=3, routed)           0.106     3.616    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter1_reg[31]
    SLICE_X418Y498       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter2_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.211     4.099    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/ap_clk_IBUF_BUFG
    SLICE_X418Y498       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter2_reg_reg[31]/C
                         clock pessimism             -0.546     3.553    
    SLICE_X418Y498       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     3.606    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/z_i_read_reg_263_pp0_iter2_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter2_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.072ns (18.509%)  route 0.317ns (81.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.144ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Net Delay (Source):      2.775ns (routing 1.608ns, distribution 1.167ns)
  Clock Net Delay (Destination): 3.256ns (routing 1.764ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.775     3.353    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/ap_clk_IBUF_BUFG
    SLICE_X392Y531       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X392Y531       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     3.425 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter1_reg_reg[4]/Q
                         net (fo=1, routed)           0.317     3.742    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter1_reg[4]
    SLICE_X404Y544       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.256     4.144    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/ap_clk_IBUF_BUFG
    SLICE_X404Y544       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter2_reg_reg[4]/C
                         clock pessimism             -0.466     3.678    
    SLICE_X404Y544       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     3.731    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.731    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/add_ln248_reg_628_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/i_reg_272_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.070ns (22.508%)  route 0.241ns (77.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.141ns
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Net Delay (Source):      2.850ns (routing 1.608ns, distribution 1.242ns)
  Clock Net Delay (Destination): 3.253ns (routing 1.764ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.850     3.428    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ap_clk_IBUF_BUFG
    SLICE_X404Y539       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/add_ln248_reg_628_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y539       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     3.498 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/add_ln248_reg_628_reg[3]/Q
                         net (fo=4, routed)           0.241     3.739    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/D[1]
    SLICE_X406Y540       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/i_reg_272_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.253     4.141    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ap_clk_IBUF_BUFG
    SLICE_X406Y540       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/i_reg_272_reg[3]/C
                         clock pessimism             -0.466     3.675    
    SLICE_X406Y540       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     3.728    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/i_reg_272_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/new_z_i_V_U/MPSQ_solveComplmentaryPatch_new_z_i_V_ram_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/new_z_i_V_load_reg_1858_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.070ns (45.161%)  route 0.085ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.094ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      2.879ns (routing 1.608ns, distribution 1.271ns)
  Clock Net Delay (Destination): 3.206ns (routing 1.764ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.879     3.457    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/new_z_i_V_U/MPSQ_solveComplmentaryPatch_new_z_i_V_ram_U/ap_clk_IBUF_BUFG
    SLICE_X419Y502       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/new_z_i_V_U/MPSQ_solveComplmentaryPatch_new_z_i_V_ram_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y502       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     3.527 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/new_z_i_V_U/MPSQ_solveComplmentaryPatch_new_z_i_V_ram_U/q0_reg[0]/Q
                         net (fo=1, routed)           0.085     3.612    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/new_z_i_V_U_n_46
    SLICE_X418Y502       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/new_z_i_V_load_reg_1858_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.206     4.094    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ap_clk_IBUF_BUFG
    SLICE_X418Y502       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/new_z_i_V_load_reg_1858_reg[0]/C
                         clock pessimism             -0.546     3.548    
    SLICE_X418Y502       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     3.601    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/new_z_i_V_load_reg_1858_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/complementary_topR_jL_V_1_reg_385_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/complementary_topR_jL_V_3_reg_1817_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.097ns (48.020%)  route 0.105ns (51.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.092ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Net Delay (Source):      2.830ns (routing 1.608ns, distribution 1.222ns)
  Clock Net Delay (Destination): 3.204ns (routing 1.764ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.830     3.408    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X401Y503       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/complementary_topR_jL_V_1_reg_385_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X401Y503       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     3.478 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/complementary_topR_jL_V_1_reg_385_reg[13]/Q
                         net (fo=1, routed)           0.066     3.544    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/complementary_topR_jL_V_1_reg_385[13]
    SLICE_X402Y503       LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.027     3.571 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/complementary_topR_jL_V_3_reg_1817[13]_i_1/O
                         net (fo=1, routed)           0.039     3.610    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/complementary_topR_jL_V_3_fu_1223_p3[13]
    SLICE_X402Y503       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/complementary_topR_jL_V_3_reg_1817_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.204     4.092    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X402Y503       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/complementary_topR_jL_V_3_reg_1817_reg[13]/C
                         clock pessimism             -0.547     3.546    
    SLICE_X402Y503       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.053     3.599    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/complementary_topR_jL_V_3_reg_1817_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.599    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.072ns (18.557%)  route 0.316ns (81.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.140ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Net Delay (Source):      2.775ns (routing 1.608ns, distribution 1.167ns)
  Clock Net Delay (Destination): 3.252ns (routing 1.764ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.775     3.353    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/ap_clk_IBUF_BUFG
    SLICE_X392Y531       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X392Y531       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     3.425 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter1_reg_reg[2]/Q
                         net (fo=1, routed)           0.316     3.741    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter1_reg[2]
    SLICE_X407Y546       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.252     4.140    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/ap_clk_IBUF_BUFG
    SLICE_X407Y546       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter2_reg_reg[2]/C
                         clock pessimism             -0.466     3.674    
    SLICE_X407Y546       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     3.729    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_size_reg_225_pp0_iter2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_enable_reg_pp1_iter2_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_enable_reg_pp1_iter3_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.072ns (18.799%)  route 0.311ns (81.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.141ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Net Delay (Source):      2.779ns (routing 1.608ns, distribution 1.171ns)
  Clock Net Delay (Destination): 3.253ns (routing 1.764ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.779     3.357    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_clk_IBUF_BUFG
    SLICE_X396Y539       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_enable_reg_pp1_iter2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X396Y539       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     3.429 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_enable_reg_pp1_iter2_reg/Q
                         net (fo=14, routed)          0.311     3.740    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_enable_reg_pp1_iter2
    SLICE_X398Y557       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_enable_reg_pp1_iter3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.253     4.141    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_clk_IBUF_BUFG
    SLICE_X398Y557       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_enable_reg_pp1_iter3_reg/C
                         clock pessimism             -0.466     3.675    
    SLICE_X398Y557       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     3.728    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_enable_reg_pp1_iter3_reg
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter1_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.072ns (22.500%)  route 0.248ns (77.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Net Delay (Source):      2.916ns (routing 1.608ns, distribution 1.308ns)
  Clock Net Delay (Destination): 3.326ns (routing 1.764ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       2.916     3.494    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/ap_clk_IBUF_BUFG
    SLICE_X426Y539       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y539       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     3.566 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_reg[27]/Q
                         net (fo=1, routed)           0.248     3.814    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263[27]
    SLICE_X426Y544       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter1_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=22970, routed)       3.326     4.214    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/ap_clk_IBUF_BUFG
    SLICE_X426Y544       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter1_reg_reg[27]/C
                         clock pessimism             -0.466     3.748    
    SLICE_X426Y544       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     3.802    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter1_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.802    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X7Y105   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X7Y106   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X7Y108   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X7Y104   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB18_X7Y218   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         3.000       1.261      RAMB18_X7Y218   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB18_X8Y218   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         3.000       1.261      RAMB18_X8Y218   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X7Y102   patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.000       1.261      RAMB36_X7Y102   patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X367Y566  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_241/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X421Y538  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X361Y550  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X421Y538  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X361Y548  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X421Y496  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X367Y566  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.573         1.500       0.927      SLICE_X402Y534  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/init_patch_V_U/MPSQ_makePatch_alignedToLine_init_patch_V_ram_U/ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.573         1.500       0.927      SLICE_X402Y534  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/init_patch_V_U/MPSQ_makePatch_alignedToLine_init_patch_V_ram_U/ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.573         1.500       0.927      SLICE_X402Y534  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/init_patch_V_U/MPSQ_makePatch_alignedToLine_init_patch_V_ram_U/ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X426Y531  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_241/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X361Y550  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X373Y516  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/ap_CS_fsm_reg[14]_srl4___grp_solveNextColumn_fu_336_grp_solveNextPatchPair_fu_190_grp_makeThirdPatch_fu_481_grp_getShadows_fu_517_ap_CS_fsm_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X373Y516  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/ap_CS_fsm_reg[20]_srl4___grp_solveNextColumn_fu_336_grp_solveNextPatchPair_fu_190_grp_makeThirdPatch_fu_481_grp_getShadows_fu_517_ap_CS_fsm_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X350Y514  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X350Y514  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_241/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X421Y496  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.573         1.500       0.927      SLICE_X408Y535  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/init_patch_V_U/MPSQ_makePatch_alignedToLine_init_patch_V_ram_U/ram_reg_0_127_0_0__11/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.573         1.500       0.927      SLICE_X408Y535  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/init_patch_V_U/MPSQ_makePatch_alignedToLine_init_patch_V_ram_U/ram_reg_0_127_0_0__11/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.573         1.500       0.927      SLICE_X408Y535  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/init_patch_V_U/MPSQ_makePatch_alignedToLine_init_patch_V_ram_U/ram_reg_0_127_0_0__11/LOW/CLK



