//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35813241
// Cuda compilation tools, release 12.9, V12.9.41
// Based on NVVM 7.0.1
//

.version 8.8
.target sm_80
.address_size 64

	// .globl	talu_vector_add_f32_v1
// _ZZ19talu_rmsnorm_f32_v1E7inv_rms has been demoted

.visible .entry talu_vector_add_f32_v1(
	.param .u64 talu_vector_add_f32_v1_param_0,
	.param .u64 talu_vector_add_f32_v1_param_1,
	.param .u64 talu_vector_add_f32_v1_param_2,
	.param .u32 talu_vector_add_f32_v1_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [talu_vector_add_f32_v1_param_0];
	ld.param.u64 	%rd2, [talu_vector_add_f32_v1_param_1];
	ld.param.u64 	%rd3, [talu_vector_add_f32_v1_param_2];
	ld.param.u32 	%r2, [talu_vector_add_f32_v1_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd3;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.f32 	%f1, [%rd8];
	ld.global.f32 	%f2, [%rd6];
	add.f32 	%f3, %f2, %f1;
	cvta.to.global.u64 	%rd9, %rd1;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.f32 	[%rd10], %f3;

$L__BB0_2:
	ret;

}
	// .globl	talu_rmsnorm_f32_v1
.visible .entry talu_rmsnorm_f32_v1(
	.param .u64 talu_rmsnorm_f32_v1_param_0,
	.param .u64 talu_rmsnorm_f32_v1_param_1,
	.param .u64 talu_rmsnorm_f32_v1_param_2,
	.param .u32 talu_rmsnorm_f32_v1_param_3,
	.param .u32 talu_rmsnorm_f32_v1_param_4,
	.param .f32 talu_rmsnorm_f32_v1_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<35>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<22>;
	// demoted variable
	.shared .align 4 .f32 _ZZ19talu_rmsnorm_f32_v1E7inv_rms;

	ld.param.u64 	%rd4, [talu_rmsnorm_f32_v1_param_0];
	ld.param.u64 	%rd6, [talu_rmsnorm_f32_v1_param_1];
	ld.param.u64 	%rd5, [talu_rmsnorm_f32_v1_param_2];
	ld.param.u32 	%r21, [talu_rmsnorm_f32_v1_param_3];
	ld.param.u32 	%r20, [talu_rmsnorm_f32_v1_param_4];
	ld.param.f32 	%f9, [talu_rmsnorm_f32_v1_param_5];
	cvta.to.global.u64 	%rd1, %rd6;
	mov.u32 	%r1, %ctaid.x;
	setp.ge.u32 	%p1, %r1, %r21;
	@%p1 bra 	$L__BB1_13;

	mov.u32 	%r35, %tid.x;
	mul.lo.s32 	%r3, %r1, %r20;
	setp.ne.s32 	%p2, %r35, 0;
	@%p2 bra 	$L__BB1_10;

	setp.eq.s32 	%p3, %r20, 0;
	mov.f32 	%f34, 0f00000000;
	@%p3 bra 	$L__BB1_9;

	add.s32 	%r23, %r20, -1;
	and.b32  	%r34, %r20, 3;
	setp.lt.u32 	%p4, %r23, 3;
	mov.f32 	%f34, 0f00000000;
	mov.u32 	%r32, 0;
	@%p4 bra 	$L__BB1_6;

	add.s32 	%r30, %r3, 3;
	sub.s32 	%r6, %r34, %r20;
	mov.f32 	%f34, 0f00000000;
	mov.u32 	%r32, 0;

$L__BB1_5:
	add.s32 	%r25, %r30, -3;
	mul.wide.u32 	%rd7, %r25, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.f32 	%f14, [%rd8];
	fma.rn.f32 	%f15, %f14, %f14, %f34;
	add.s32 	%r26, %r30, -2;
	mul.wide.u32 	%rd9, %r26, 4;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.f32 	%f16, [%rd10];
	fma.rn.f32 	%f17, %f16, %f16, %f15;
	add.s32 	%r27, %r30, -1;
	mul.wide.u32 	%rd11, %r27, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.f32 	%f18, [%rd12];
	fma.rn.f32 	%f19, %f18, %f18, %f17;
	mul.wide.u32 	%rd13, %r30, 4;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.f32 	%f20, [%rd14];
	fma.rn.f32 	%f34, %f20, %f20, %f19;
	add.s32 	%r30, %r30, 4;
	add.s32 	%r32, %r32, 4;
	add.s32 	%r28, %r6, %r32;
	setp.ne.s32 	%p5, %r28, 0;
	@%p5 bra 	$L__BB1_5;

$L__BB1_6:
	setp.eq.s32 	%p6, %r34, 0;
	@%p6 bra 	$L__BB1_9;

	add.s32 	%r33, %r32, %r3;

$L__BB1_8:
	.pragma "nounroll";
	mul.wide.u32 	%rd15, %r33, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.f32 	%f21, [%rd16];
	fma.rn.f32 	%f34, %f21, %f21, %f34;
	add.s32 	%r33, %r33, 1;
	add.s32 	%r34, %r34, -1;
	setp.ne.s32 	%p7, %r34, 0;
	@%p7 bra 	$L__BB1_8;

$L__BB1_9:
	cvt.rn.f32.u32 	%f22, %r20;
	div.rn.f32 	%f23, %f34, %f22;
	add.f32 	%f24, %f23, %f9;
	rsqrt.approx.f32 	%f25, %f24;
	st.shared.f32 	[_ZZ19talu_rmsnorm_f32_v1E7inv_rms], %f25;

$L__BB1_10:
	bar.sync 	0;
	setp.ge.u32 	%p8, %r35, %r20;
	@%p8 bra 	$L__BB1_13;

	ld.shared.f32 	%f8, [_ZZ19talu_rmsnorm_f32_v1E7inv_rms];
	mov.u32 	%r17, %ntid.x;
	cvta.to.global.u64 	%rd2, %rd5;
	cvta.to.global.u64 	%rd3, %rd4;

$L__BB1_12:
	add.s32 	%r29, %r35, %r3;
	mul.wide.u32 	%rd17, %r29, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.f32 	%f26, [%rd18];
	mul.f32 	%f27, %f26, %f8;
	mul.wide.u32 	%rd19, %r35, 4;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.f32 	%f28, [%rd20];
	mul.f32 	%f29, %f27, %f28;
	add.s64 	%rd21, %rd3, %rd17;
	st.global.f32 	[%rd21], %f29;
	add.s32 	%r35, %r35, %r17;
	setp.lt.u32 	%p9, %r35, %r20;
	@%p9 bra 	$L__BB1_12;

$L__BB1_13:
	ret;

}

