cx18_write_reg_expect	,	F_6
cx18_writel	,	F_4
dst	,	V_6
val4	,	V_8
cx18_sw1_irq_disable	,	F_9
val2	,	V_7
cx18_sw2_irq_disable	,	F_11
__iomem	,	T_1
sw2_irq_mask	,	V_13
cx18_writew	,	F_3
size_t	,	T_2
SW2_INT_STATUS	,	V_12
cx18_read_reg	,	F_7
SW2_INT_ENABLE_CPU	,	V_16
u32	,	T_5
cx18_writeb	,	F_2
SW1_INT_STATUS	,	V_9
u16	,	T_4
SW1_INT_ENABLE_PCI	,	V_11
addr	,	V_3
val	,	V_4
SW2_INT_ENABLE_PCI	,	V_14
u8	,	T_3
cx18_sw1_irq_enable	,	F_5
sw1_irq_mask	,	V_10
count	,	V_5
cx18_memset_io	,	F_1
cx18	,	V_1
r	,	V_15
cx	,	V_2
cx18_sw2_irq_enable	,	F_10
cx18_sw2_irq_disable_cpu	,	F_12
cx18_setup_page	,	F_13
cx18_write_reg	,	F_8
