Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jan  6 14:48:50 2025
| Host         : cadmicro-inf-el8-623207 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_design_analysis -file ./report/kernel_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7a200t
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------+
|      Characteristics      |             Path #1             |
+---------------------------+---------------------------------+
| Requirement               | 10.000                          |
| Path Delay                | 3.153                           |
| Logic Delay               | 3.098(99%)                      |
| Net Delay                 | 0.055(1%)                       |
| Clock Skew                | -0.035                          |
| Slack                     | 5.751                           |
| Clock Uncertainty         | 0.035                           |
| Clock Relationship        | Safely Timed                    |
| Clock Delay Group         | Same Clock                      |
| Logic Levels              | 0                               |
| Routes                    | NA                              |
| Logical Path              | DSP48E1/CLK-(1)-DSP48E1/PCIN[0] |
| Start Point Clock         | ap_clk                          |
| End Point Clock           | ap_clk                          |
| DSP Block                 | Seq                             |
| RAM Registers             | None-None                       |
| IO Crossings              | 0                               |
| Config Crossings          | 0                               |
| SLR Crossings             | 0                               |
| PBlocks                   | 0                               |
| High Fanout               | 1                               |
| Dont Touch                | 0                               |
| Mark Debug                | 0                               |
| Start Point Pin Primitive | DSP48E1/CLK                     |
| End Point Pin Primitive   | DSP48E1/PCIN[0]                 |
| Start Point Pin           | tmp_product__0/CLK              |
| End Point Pin             | mul_ln24_reg_355_reg/PCIN[0]    |
+---------------------------+---------------------------------+
* Bounding box calculated as % of dimensions for the target device (436, 500)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+----+---+---+---+----+----+----+----+----+
| End Point Clock | Requirement |  0 |  3  |  4  |  6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
+-----------------+-------------+----+-----+-----+----+---+---+---+----+----+----+----+----+
| ap_clk          | 10.000ns    | 65 | 338 | 509 | 31 | 2 | 3 | 3 |  7 |  9 | 12 | 12 |  9 |
+-----------------+-------------+----+-----+-----+----+---+---+---+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


