$date
	Thu Aug 17 23:53:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_sub_3bit_tb $end
$var wire 3 ! Sub [2:0] $end
$var wire 1 " BO $end
$var reg 3 # A [2:0] $end
$var reg 3 $ B [2:0] $end
$var reg 1 % BI $end
$scope module DUT $end
$var wire 3 & A [2:0] $end
$var wire 3 ' B [2:0] $end
$var wire 1 % BI $end
$var wire 1 " BO $end
$var wire 3 ( td [2:0] $end
$var wire 2 ) tbo [1:0] $end
$var wire 6 * t [5:0] $end
$var wire 3 + Sub [2:0] $end
$scope module h0 $end
$var wire 1 , Bout $end
$var wire 1 - Diff $end
$var wire 1 . X $end
$var wire 1 / Y $end
$upscope $end
$scope module h1 $end
$var wire 1 0 Bout $end
$var wire 1 1 Diff $end
$var wire 1 2 X $end
$var wire 1 % Y $end
$upscope $end
$scope module h2 $end
$var wire 1 3 Bout $end
$var wire 1 4 Diff $end
$var wire 1 5 X $end
$var wire 1 6 Y $end
$upscope $end
$scope module h3 $end
$var wire 1 7 Bout $end
$var wire 1 8 Diff $end
$var wire 1 9 X $end
$var wire 1 : Y $end
$upscope $end
$scope module h4 $end
$var wire 1 ; Bout $end
$var wire 1 < Diff $end
$var wire 1 = X $end
$var wire 1 > Y $end
$upscope $end
$scope module h5 $end
$var wire 1 ? Bout $end
$var wire 1 @ Diff $end
$var wire 1 A X $end
$var wire 1 B Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0B
1A
1@
0?
1>
0=
1<
1;
1:
19
08
07
06
15
14
03
02
11
10
1/
1.
0-
0,
b101 +
b10010 *
b1 )
b110 (
b101 '
b11 &
1%
b101 $
b11 #
1"
b101 !
$end
#5
0@
18
1B
0:
0"
b10 )
12
b111 (
1-
13
0;
b11 !
b11 +
11
b100 *
00
0/
16
0>
05
1=
0%
b10 $
b10 '
b101 #
b101 &
#10
08
1:
0"
0B
0?
10
b1 )
0@
0A
02
b10 *
03
0<
b10 (
0-
b1 !
b1 +
11
06
1>
0.
15
1%
b100 $
b100 '
b110 #
b110 &
#15
