<?xml version="1.0" ?>
<HDLGen>
	<genFolder>
		<vhdl_folder>counter\VHDL\model</vhdl_folder>
		<vhdl_folder>counter\VHDL\testbench</vhdl_folder>
		<vhdl_folder>counter\VHDL\AMDprj</vhdl_folder>
	</genFolder>
	<projectManager>
		<settings>
			<name>counter</name>
			<location>C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects</location>
		</settings>
		<EDA>
			<tool>
				<name>Xilinx Vivado</name>
				<dir>C:/Xilinx/Vivado/2019.1/bin/vivado.bat</dir>
				<version>2019.1</version>
			</tool>
		</EDA>
		<HDL>
			<language>
				<name>VHDL</name>
			</language>
		</HDL>
	</projectManager>
	<hdlDesign>
		<header>
			<compName>counter</compName>
			<title>32 bit counter</title>
			<description>To be Completed</description>
			<authors>null</authors>
			<company>null</company>
			<email>null</email>
			<date>05/08/2022</date>
		</header>
		<clkAndRst/>
		<entityIOPorts>
			<signal>
				<name>in1</name>
				<mode>in</mode>
				<type>std_logic_vector(3 downto 0)</type>
				<description>null<description/>
			</signal>
			<signal>
				<name>out1</name>
				<mode>out</mode>
				<type>std_logic_vector(127 downto 0)</type>
				<description/>
			</signal>
			<signal>
				<name>in2</name>
				<mode>in</mode>
				<type>std_logic</type>
				<description/>
			</signal>
			<signal>
				<name>out2</name>
				<mode>in</mode>
				<type>std_logic</type>
				<description/>
			</signal>
		</entityIOPorts>
		<internalSignals>
			<signal>
				<name>intSig1</name>
				<type>std_logic</type>
				<description>1</description>
			</signal>
		</internalSignals>
		<architecture>
			<archName>comb</archName>
			<process>
				<label>proc1</label>
				<inputSignal>in1</inputSignal>
				<inputSignal>out2</inputSignal>
				<defaultOutput>out1,in1</defaultOutput>
				<defaultOutput>intSig1,'0'</defaultOutput>
			</process>
			<concurrentStmt>
				<label>conc1</label>
				<statement>out1,'1'</statement>
			</concurrentStmt>
		</architecture>
	</hdlDesign>
</HDLGen>