// Seed: 1789230317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout tri1 id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2  = id_12;
  assign id_11 = 1 ? -1 : -1;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output tri id_2,
    output supply1 id_3
);
  logic id_5 = id_5;
  logic [1 'b0 : 1] id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
