#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Oct 16 09:47:32 2024
# Process ID: 5132
# Current directory: C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.runs/Block_Diagram_SDC_Monitor_CAR_0_0_synth_1
# Command line: vivado.exe -log Block_Diagram_SDC_Monitor_CAR_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Block_Diagram_SDC_Monitor_CAR_0_0.tcl
# Log file: C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.runs/Block_Diagram_SDC_Monitor_CAR_0_0_synth_1/Block_Diagram_SDC_Monitor_CAR_0_0.vds
# Journal file: C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.runs/Block_Diagram_SDC_Monitor_CAR_0_0_synth_1\vivado.jou
# Running On        :mikkelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8379 MB
# Swap memory       :19327 MB
# Total Virtual     :27706 MB
# Available Virtual :12252 MB
#-----------------------------------------------------------
source Block_Diagram_SDC_Monitor_CAR_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 613.184 ; gain = 201.129
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2024.1/data/ip'.
Command: synth_design -top Block_Diagram_SDC_Monitor_CAR_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18668
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1476.949 ; gain = 447.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_SDC_Monitor_CAR_0_0' [c:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.gen/sources_1/bd/Block_Diagram/ip/Block_Diagram_SDC_Monitor_CAR_0_0/synth/Block_Diagram_SDC_Monitor_CAR_0_0.vhd:79]
	Parameter No_of_inputs bound to: 16 - type: integer 
	Parameter ClK_divider bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'SDC_Monitor_CAR' declared at 'C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor.vhd:9' bound to instance 'U0' of component 'SDC_Monitor_CAR' [c:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.gen/sources_1/bd/Block_Diagram/ip/Block_Diagram_SDC_Monitor_CAR_0_0/synth/Block_Diagram_SDC_Monitor_CAR_0_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'SDC_Monitor_CAR' [C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor.vhd:53]
WARNING: [Synth 8-614] signal 'startup_delay_1sec' is read in the process but is not in the sensitivity list [C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'SDC_Monitor_CAR' (0#1) [C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_SDC_Monitor_CAR_0_0' (0#1) [c:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.gen/sources_1/bd/Block_Diagram/ip/Block_Diagram_SDC_Monitor_CAR_0_0/synth/Block_Diagram_SDC_Monitor_CAR_0_0.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element clock_1Hz_enable_reg was removed.  [C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor.vhd:108]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1589.695 ; gain = 559.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1589.695 ; gain = 559.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1589.695 ; gain = 559.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1589.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1652.051 ; gain = 0.371
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'IS_SDC_CLOSED_VECTOR_O_reg' [C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:55 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:55 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:55 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:55 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:55 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:55 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT3   |     1|
|4     |LUT4   |     6|
|5     |LUT5   |     2|
|6     |LUT6   |     1|
|7     |FDRE   |    32|
|8     |LD     |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:55 . Memory (MB): peak = 1652.051 ; gain = 622.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1652.051 ; gain = 559.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 1652.051 ; gain = 622.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1652.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1652.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

Synth Design complete | Checksum: f7e0cdd4
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:08 . Memory (MB): peak = 1652.051 ; gain = 1022.016
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1652.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.runs/Block_Diagram_SDC_Monitor_CAR_0_0_synth_1/Block_Diagram_SDC_Monitor_CAR_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Block_Diagram_SDC_Monitor_CAR_0_0_utilization_synth.rpt -pb Block_Diagram_SDC_Monitor_CAR_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 16 09:48:58 2024...
