###############################################################
#  Generated by:      Cadence Innovus 22.13-s094_1
#  OS:                Linux x86_64(Host ID ECEEDC-01.usc.edu)
#  Generated on:      Mon Jul 21 16:07:06 2025
#  Design:            BLOCK_0
#  Command:           report_ccopt_clock_trees -filename reports/cts.clock_trees.rpt
###############################################################

Clock DAG stats:
================

-------------------------------------------------------
Cell type                 Count    Area     Capacitance
-------------------------------------------------------
Buffers                     1      0.612       0.001
Inverters                   0      0.000       0.000
Integrated Clock Gates      2      5.579       0.007
Discrete Clock Gates        0      0.000       0.000
Clock Logic                 0      0.000       0.000
All                         3      6.192       0.008
-------------------------------------------------------

Clock DAG miscellaneous counts:
===============================

------------------------------
Type                     Count
------------------------------
Roots                      1
Preserved Ports            0
Multiple Clock Inputs      0
------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular              34
Enable Latch          0
Load Capacitance      0
Antenna Diode         0
Node Sink             0
Total                34
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top         0.000
Trunk       3.654
Leaf       57.114
Total      60.768
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top           0.000
Trunk         0.000
Leaf         32.526
Total        32.526
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.008    0.001    0.009
Leaf     0.026    0.008    0.034
Total    0.034    0.008    0.042
--------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
0.026     0.001       0.000      0.001    0.001
-----------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.300       1       0.016       0.000      0.016    0.016    {1 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}         -
Leaf        0.300       3       0.009       0.003      0.005    0.011    {3 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

--------------------------------------------------
Name                 Type      Inst     Inst Area 
                               Count    (um^2)
--------------------------------------------------
b15cbf000an1n16x5    buffer      1        0.612
b15cilb01hn1n32x5    icg         2        5.579
--------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------
Clock Tree   Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name         Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                                Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                 (Ohms)                                
----------------------------------------------------------------------------------------------------------------------
ideal_clock    2     1     0      0       3        16    19.44     3274.36      6.192    0.008  0.034  clk
----------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

--------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree   Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name         exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                           Pins    Sinks   Sinks       
--------------------------------------------------------------------------------------------------------------------------------------------
ideal_clock       0             0             0            0           0          0        34        0       0       0         0         0
--------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

-----------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max     Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length  Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)    Resistance   (um^2)     (pF)   (pF)
                                                                       (Ohms)                         
-----------------------------------------------------------------------------------------------------------
  2     1     0      0       3         3        16    11.3333  19.440    327.436      6.192    0.008  0.034
-----------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        34        0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    1.584     8.498   19.440   7.281
Source-sink manhattan distance (um)   1.404    14.508   28.332   9.814
Source-sink resistance (Ohm)         66.270   178.573  327.436  97.962
-----------------------------------------------------------------------

Transition distribution for half-corner delay_typical:setup.late:
=================================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.300       1       0.016       0.000      0.016    0.016    {1 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}         -
Leaf        0.300       3       0.009       0.003      0.005    0.011    {3 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

----------------------------------------------------------------------------------------
Clock Tree   # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name         violations         violations        violations    violations    violations
----------------------------------------------------------------------------------------
ideal_clock          0                 0               0             0            0
----------------------------------------------------------------------------------------
Total                0                 0               0             0            0
----------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: ideal_clock:
===================================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 2
Minimum clock gating depth : 1
Maximum clock gating depth : 1
Clock gate area (um^2)     : 5.579

Clock Tree Buffering Structure (Logical):

# Buffers             : 1
# Inverters           : 0
  Total               : 1
Minimum depth         : 1
Maximum depth         : 1
Buffering area (um^2) : 0.612

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     2       2        0       0       0         0         0
  1      0      32        0       0       0         0         0
-----------------------------------------------------------------
Total    2      34        0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

------------------------------------------------------------------------------------------------------------------------------------
Timing Corner              Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                           Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
------------------------------------------------------------------------------------------------------------------------------------
delay_best:hold.early         0.007          0.007         0.011          0.008      ignored          -      ignored          -
delay_best:hold.late          0.008          0.008         0.017          0.013      ignored          -      ignored          -
delay_typical:setup.early     0.009          0.009         0.010          0.007      ignored          -      ignored          -
delay_typical:setup.late      0.011          0.011         0.016          0.012      explicit      50.000    explicit      50.000
------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

