{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.447552",
   "Default View_TopLeft":"-290,4",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1610 -y 1060 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1610 -y 620 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 230 -y 970 -defaultsOSRD
preplace inst multicycle_pipeline_0 -pg 1 -lvl 3 -x 1090 -y 100 -defaultsOSRD
preplace inst multicycle_pipeline_1 -pg 1 -lvl 3 -x 1090 -y 400 -defaultsOSRD
preplace inst multicycle_pipeline_2 -pg 1 -lvl 3 -x 1090 -y 1150 -defaultsOSRD
preplace inst multicycle_pipeline_3 -pg 1 -lvl 3 -x 1090 -y 700 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 650 -y 560 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1090 -y 260 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 3 -x 1090 -y 540 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 3 -x 1090 -y 980 -defaultsOSRD
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 3 -x 1090 -y 840 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1460 -y 110 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 1460 -y 410 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 4 -x 1460 -y 1160 -defaultsOSRD
preplace inst blk_mem_gen_3 -pg 1 -lvl 4 -x 1460 -y 710 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 230 -y 1190 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 20 1080 460 160 840
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 1090 430
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 450 150 850
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 1320 120n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 3 1 1320 420n
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 3 1 1310 980n
preplace netloc axi_bram_ctrl_3_BRAM_PORTA 1 3 1 1330 720n
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 800 80n
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 810 240n
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 860 380n
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 870 520n
preplace netloc axi_interconnect_0_M04_AXI 1 2 1 810 570n
preplace netloc axi_interconnect_0_M05_AXI 1 2 1 820 590n
preplace netloc axi_interconnect_0_M06_AXI 1 2 1 830 610n
preplace netloc axi_interconnect_0_M07_AXI 1 2 1 800 630n
preplace netloc multicycle_pipeline_0_ip_data_ram_PORTA 1 3 1 N 100
preplace netloc multicycle_pipeline_0_m_axi_gmem 1 1 3 480 10 NJ 10 1290
preplace netloc multicycle_pipeline_1_ip_data_ram_PORTA 1 3 1 N 400
preplace netloc multicycle_pipeline_1_m_axi_gmem 1 1 3 490 20 NJ 20 1310
preplace netloc multicycle_pipeline_2_ip_data_ram_PORTA 1 3 1 N 1150
preplace netloc multicycle_pipeline_2_m_axi_gmem 1 1 3 470 170 890J 180 1300
preplace netloc multicycle_pipeline_3_ip_data_ram_PORTA 1 3 1 N 700
preplace netloc multicycle_pipeline_3_m_axi_gmem 1 1 3 500 180 880J 620 1290
preplace netloc processing_system7_0_DDR 1 1 4 440J 1060 NJ 1060 NJ 1060 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 4 NJ 940 800J 1070 1320J 620 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 490 320n
levelinfo -pg 1 0 230 650 1090 1460 1610
pagesize -pg 1 -db -bbox -sgen 0 0 1730 1290
"
}
{
   "da_clkrst_cnt":"14",
   "da_ps7_cnt":"1"
}
