#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Aug 12 08:40:55 2025
# Process ID         : 15672
# Current directory  : C:/HDL_BITS/logic_gates1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent1288 C:\HDL_BITS\logic_gates1\logic_gates1.xpr
# Log file           : C:/HDL_BITS/logic_gates1/vivado.log
# Journal file       : C:/HDL_BITS/logic_gates1\vivado.jou
# Running On         : LAPTOP-PLTAI1L9
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i3-1005G1 CPU @ 1.20GHz
# CPU Frequency      : 1190 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 4021 MB
# Swap memory        : 9877 MB
# Total Virtual      : 13898 MB
# Available Virtual  : 7171 MB
#-----------------------------------------------------------start_gui
oopen_project C:/HDL_BITS/logic_gates1/logic_gates1.xprIINFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/HDL_BITS/logic_gates1/logic_gates1.gen/sources_1'.SScanning sources...
Finished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.oopen_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1101.117 ; gain = 58.027
update_compile_order -fileset sources_1efile mkdir C:/HDL_BITS/logic_gates1/logic_gates1.srcs/constrs_1
close [ open C:/HDL_BITS/half_adder.xdc w ]
add_files -fileset constrs_1 C:/HDL_BITS/half_adder.xdc
create_fileset -simset sim3
set_property SOURCE_SET sources_1 [get_filesets sim3]
close [ open C:/HDL_BITS/half_adder_TB.v w ]
add_files -fileset sim3 C:/HDL_BITS/half_adder_TB.v
update_compile_order -fileset sim3
close [ open C:/HDL_BITS/half_adder.v w ]
add_files C:/HDL_BITS/half_adder.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim3
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'logic_gates_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HDL_BITS/logic_gates1/logic_gates1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'logic_gates_TB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HDL_BITS/logic_gates1/logic_gates1.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj logic_gates_TB_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.918 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HDL_BITS/logic_gates1/logic_gates1.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot logic_gates_TB_behav xil_defaultlib.logic_gates_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot logic_gates_TB_behav xil_defaultlib.logic_gates_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1156.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/HDL_BITS/logic_gates1/logic_gates1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_gates_TB_behav -key {Behavioral:sim_2:Functional:logic_gates_TB} -tclbatch {logic_gates_TB.tcl} -view {C:/HDL_BITS/logic_gates1/logic_gates_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/HDL_BITS/logic_gates1/logic_gates_TB_behav.wcfg
source logic_gates_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/HDL_BITS/logic_gates1_tb.v" Line 11
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.293 ; gain = 9.293
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_gates_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1170.293 ; gain = 13.375
save_wave_config {C:/HDL_BITS/logic_gates1/logic_gates_TB_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\logic_gates1_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\logic_gates1_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\logic_gates1_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\HDL_BITS\logic_gates1_tb.v:]
launch_simulation -simset [get_filesets sim3 ]
Command: launch_simulation  -simset sim3
INFO: [Vivado 12-12493] Simulation top is 'half_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HDL_BITS/logic_gates1/logic_gates1.sim/sim3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim3'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'half_adder_TB' in fileset 'sim3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HDL_BITS/logic_gates1/logic_gates1.sim/sim3/behav/xsim'
"xvlog --incr --relax -prj half_adder_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HDL_BITS/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HDL_BITS/half_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HDL_BITS/logic_gates1/logic_gates1.sim/sim3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HDL_BITS/logic_gates1/logic_gates1.sim/sim3/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot half_adder_TB_behav xil_defaultlib.half_adder_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot half_adder_TB_behav xil_defaultlib.half_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/HDL_BITS/half_adder_TB.v:8]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/HDL_BITS/logic_gates1/logic_gates1.sim/sim3/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/HDL_BITS/logic_gates1/logic_gates1.sim/sim3/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1192.984 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
