[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13346       tick       2705898       1218896       1170027       2705898 
      2  13346       tick       4572190       2188949       2173355       4572190 
      3  13346       tick       4566474       2184441       2165962       4566474 
      4  13346       tick       4561438       2182762       2167536       4561438 
      5  13346       tick       4573513       2189481       2172253       4573513 
      6  13346       tick       4560969       2183061       2166644       4560969 
      7  13346       tick       4566826       2184625       2161747       4566826 
      8  13346       tick       4579991       2191667       2169250       4579991 
      9  13346       tick       4564376       2183327       2168039       4564376 
     10  13346       tick       4558128       2181684       2165403       4558128 
     11  13346       tick       4581037       2191393       2169011       4581037 
     12  13346       tick       4560504       2182186       2166902       4560504 
     13  13346       tick       4561987       2183277       2167594       4561987 
     14  13346       tick       4576889       2190062       2168344       4576889 
     15  13346       tick       4563973       2183202       2163439       4563973 
     16  13346       tick       4568017       2184261       2167137       4568017 
     17  13346       tick       4566269       2183588       2161477       4566269 
     18  13346       tick       4562966       2183122       2161999       4562966 
     19  13346       tick       4557250       2181616       2166183       4557250 
     20  13346       exit       2408925       1152049       1142773       2408925 
