<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_pmc.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_pmc.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_PMC_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_PMC_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Power Management Controller */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_PMC Power Management Controller */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief Pmc hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_pmc.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_pmc.html#a61decac790a8c401d0c56924b1f58971">00042</a>   __O  uint32_t PMC_SCER;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0000) System Clock Enable Register */</span>
<a name="l00043"></a><a class="code" href="struct_pmc.html#adaaa9676d33659138f0ba43054d9165d">00043</a>   __O  uint32_t PMC_SCDR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0004) System Clock Disable Register */</span>
<a name="l00044"></a><a class="code" href="struct_pmc.html#a9ce42b57982403bbd2f713ca5db86826">00044</a>   __I  uint32_t PMC_SCSR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0008) System Clock Status Register */</span>
<a name="l00045"></a>00045   __I  uint32_t Reserved1[1];
<a name="l00046"></a><a class="code" href="struct_pmc.html#a3d1ec22830efb010d44b7e818a9277ec">00046</a>   __O  uint32_t PMC_PCER0;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0010) Peripheral Clock Enable Register 0 */</span>
<a name="l00047"></a><a class="code" href="struct_pmc.html#a4e2fcec6260274f1035e898f99e95f17">00047</a>   __O  uint32_t PMC_PCDR0;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0014) Peripheral Clock Disable Register 0 */</span>
<a name="l00048"></a><a class="code" href="struct_pmc.html#a22a88879f89c27a749b6302faa1cdaac">00048</a>   __I  uint32_t PMC_PCSR0;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0018) Peripheral Clock Status Register 0 */</span>
<a name="l00049"></a><a class="code" href="struct_pmc.html#a04f90fe93f8780d99649be6586e3524a">00049</a>   __IO uint32_t CKGR_UCKR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x001C) UTMI Clock Register */</span>
<a name="l00050"></a><a class="code" href="struct_pmc.html#ac354cb723613e2a19901c9a74d249d3b">00050</a>   __IO uint32_t CKGR_MOR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0020) Main Oscillator Register */</span>
<a name="l00051"></a><a class="code" href="struct_pmc.html#a59a27f8ca82088ebd50cc67da2d7aafc">00051</a>   __IO uint32_t CKGR_MCFR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0024) Main Clock Frequency Register */</span>
<a name="l00052"></a><a class="code" href="struct_pmc.html#a004d6f5d9b46b1dcfd19577f032fc46f">00052</a>   __IO uint32_t CKGR_PLLAR;     <span class="comment">/**&lt; \brief (Pmc Offset: 0x0028) PLLA Register */</span>
<a name="l00053"></a>00053   __I  uint32_t Reserved2[1];
<a name="l00054"></a><a class="code" href="struct_pmc.html#a539f8f6eb00ea275f764038b76e8db06">00054</a>   __IO uint32_t PMC_MCKR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0030) Master Clock Register */</span>
<a name="l00055"></a>00055   __I  uint32_t Reserved3[1];
<a name="l00056"></a><a class="code" href="struct_pmc.html#a3005725002bde064e2f7aa5b23c8c912">00056</a>   __IO uint32_t PMC_USB;        <span class="comment">/**&lt; \brief (Pmc Offset: 0x0038) USB Clock Register */</span>
<a name="l00057"></a>00057   __I  uint32_t Reserved4[1];
<a name="l00058"></a><a class="code" href="struct_pmc.html#ae757ed7e080e9d44f78b48c56f793f1b">00058</a>   __IO uint32_t PMC_PCK[7];     <span class="comment">/**&lt; \brief (Pmc Offset: 0x0040) Programmable Clock 0 Register */</span>
<a name="l00059"></a>00059   __I  uint32_t Reserved5[1];
<a name="l00060"></a><a class="code" href="struct_pmc.html#a03b4c49ae0b1853dfcad21241f7f67bc">00060</a>   __O  uint32_t PMC_IER;        <span class="comment">/**&lt; \brief (Pmc Offset: 0x0060) Interrupt Enable Register */</span>
<a name="l00061"></a><a class="code" href="struct_pmc.html#a8cb72dfd228888a4df1931fe656282e5">00061</a>   __O  uint32_t PMC_IDR;        <span class="comment">/**&lt; \brief (Pmc Offset: 0x0064) Interrupt Disable Register */</span>
<a name="l00062"></a><a class="code" href="struct_pmc.html#a3098593807c6fa0a9449eaf17dbd753e">00062</a>   __I  uint32_t PMC_SR;         <span class="comment">/**&lt; \brief (Pmc Offset: 0x0068) Status Register */</span>
<a name="l00063"></a><a class="code" href="struct_pmc.html#a5d281a26532f3ddec0c753577c8ea82a">00063</a>   __I  uint32_t PMC_IMR;        <span class="comment">/**&lt; \brief (Pmc Offset: 0x006C) Interrupt Mask Register */</span>
<a name="l00064"></a><a class="code" href="struct_pmc.html#a2cb5a918a4d51c32d413bb55184531c4">00064</a>   __IO uint32_t PMC_FSMR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0070) Fast Startup Mode Register */</span>
<a name="l00065"></a><a class="code" href="struct_pmc.html#ab22b8d8bfe282bf2110fc275c38047c0">00065</a>   __IO uint32_t PMC_FSPR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0074) Fast Startup Polarity Register */</span>
<a name="l00066"></a><a class="code" href="struct_pmc.html#af346765f0476d42471d756ea2e54fe14">00066</a>   __O  uint32_t PMC_FOCR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0078) Fault Output Clear Register */</span>
<a name="l00067"></a>00067   __I  uint32_t Reserved6[26];
<a name="l00068"></a><a class="code" href="struct_pmc.html#ac5f5fe031ba5032fdc169fe39480e886">00068</a>   __IO uint32_t PMC_WPMR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x00E4) Write Protection Mode Register */</span>
<a name="l00069"></a><a class="code" href="struct_pmc.html#a663df6bf677bfb19a7f7b12b3f805dcf">00069</a>   __I  uint32_t PMC_WPSR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x00E8) Write Protection Status Register */</span>
<a name="l00070"></a>00070   __I  uint32_t Reserved7[5];
<a name="l00071"></a><a class="code" href="struct_pmc.html#a81f4b68bfbd5af99767d0f2399fe3f7b">00071</a>   __O  uint32_t PMC_PCER1;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0100) Peripheral Clock Enable Register 1 */</span>
<a name="l00072"></a><a class="code" href="struct_pmc.html#ad58099a6b358721d8ab089b86507f594">00072</a>   __O  uint32_t PMC_PCDR1;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0104) Peripheral Clock Disable Register 1 */</span>
<a name="l00073"></a><a class="code" href="struct_pmc.html#a7bf86a46ac0364da7ebd068665839336">00073</a>   __I  uint32_t PMC_PCSR1;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0108) Peripheral Clock Status Register 1 */</span>
<a name="l00074"></a><a class="code" href="struct_pmc.html#af45c6852e124da2ccb7da6d195d27ea2">00074</a>   __IO uint32_t PMC_PCR;        <span class="comment">/**&lt; \brief (Pmc Offset: 0x010C) Peripheral Control Register */</span>
<a name="l00075"></a><a class="code" href="struct_pmc.html#ac4c245f5ef70e2c0cf019b0301df08eb">00075</a>   __IO uint32_t PMC_OCR;        <span class="comment">/**&lt; \brief (Pmc Offset: 0x0110) Oscillator Calibration Register */</span>
<a name="l00076"></a><a class="code" href="struct_pmc.html#a4ac8c1fabd62fb0923bc46a456a8d8c0">00076</a>   __O  uint32_t PMC_SLPWK_ER0;  <span class="comment">/**&lt; \brief (Pmc Offset: 0x0114) SleepWalking Enable Register 0 */</span>
<a name="l00077"></a><a class="code" href="struct_pmc.html#ac52405beceb8128c85485f76b3e61938">00077</a>   __O  uint32_t PMC_SLPWK_DR0;  <span class="comment">/**&lt; \brief (Pmc Offset: 0x0118) SleepWalking Disable Register 0 */</span>
<a name="l00078"></a><a class="code" href="struct_pmc.html#a3452bf5795e4eb6e850a45cf9a76f0fd">00078</a>   __I  uint32_t PMC_SLPWK_SR0;  <span class="comment">/**&lt; \brief (Pmc Offset: 0x011C) SleepWalking Status Register 0 */</span>
<a name="l00079"></a><a class="code" href="struct_pmc.html#ac739a9a7de4bdcb821addfd1a18a9a7c">00079</a>   __I  uint32_t PMC_SLPWK_ASR0; <span class="comment">/**&lt; \brief (Pmc Offset: 0x0120) SleepWalking Activity Status Register 0 */</span>
<a name="l00080"></a>00080   __I  uint32_t Reserved8[3];
<a name="l00081"></a><a class="code" href="struct_pmc.html#a04a90ec2c3998d6659b7446bd48138dd">00081</a>   __IO uint32_t PMC_PMMR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0130) PLL Maximum Multiplier Value Register */</span>
<a name="l00082"></a><a class="code" href="struct_pmc.html#a3f13f1fbad24ddd8c9171f947836ebf3">00082</a>   __O  uint32_t PMC_SLPWK_ER1;  <span class="comment">/**&lt; \brief (Pmc Offset: 0x0134) SleepWalking Enable Register 1 */</span>
<a name="l00083"></a><a class="code" href="struct_pmc.html#ac25775db2a1c9e0f5267b39cf25a9ec7">00083</a>   __O  uint32_t PMC_SLPWK_DR1;  <span class="comment">/**&lt; \brief (Pmc Offset: 0x0138) SleepWalking Disable Register 1 */</span>
<a name="l00084"></a><a class="code" href="struct_pmc.html#a7825a9816e20d11f38b8f22631613d8a">00084</a>   __I  uint32_t PMC_SLPWK_SR1;  <span class="comment">/**&lt; \brief (Pmc Offset: 0x013C) SleepWalking Status Register 1 */</span>
<a name="l00085"></a><a class="code" href="struct_pmc.html#ae9b36e4773bd23f5501e22351b96f0cc">00085</a>   __I  uint32_t PMC_SLPWK_ASR1; <span class="comment">/**&lt; \brief (Pmc Offset: 0x0140) SleepWalking Activity Status Register 1 */</span>
<a name="l00086"></a><a class="code" href="struct_pmc.html#adca259ca795bedc99a92b226a11d46bc">00086</a>   __I  uint32_t PMC_SLPWK_AIPR; <span class="comment">/**&lt; \brief (Pmc Offset: 0x0144) SleepWalking Activity In Progress Register */</span>
<a name="l00087"></a>00087 } <a class="code" href="struct_pmc.html" title="Pmc hardware registers.">Pmc</a>;
<a name="l00088"></a>00088 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00089"></a>00089 <span class="comment">/* -------- PMC_SCER : (PMC Offset: 0x0000) System Clock Enable Register -------- */</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga51a0222e8808d001c8124aeb5657652c">00090</a> <span class="preprocessor">#define PMC_SCER_USBCLK (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_SCER) Enable USB FS Clock */</span>
<a name="l00091"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae45b5a1bc47f5ae6c583a28e0abbf008">00091</a> <span class="preprocessor">#define PMC_SCER_PCK0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SCER) Programmable Clock 0 Output Enable */</span>
<a name="l00092"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7e4fb5bfac14f33c79cd9c544b615a24">00092</a> <span class="preprocessor">#define PMC_SCER_PCK1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SCER) Programmable Clock 1 Output Enable */</span>
<a name="l00093"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga50b5c54beb192dbe558ca65acf0b4302">00093</a> <span class="preprocessor">#define PMC_SCER_PCK2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SCER) Programmable Clock 2 Output Enable */</span>
<a name="l00094"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad4a2c7840a746ac64b9bed22ff683572">00094</a> <span class="preprocessor">#define PMC_SCER_PCK3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_SCER) Programmable Clock 3 Output Enable */</span>
<a name="l00095"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga439a7f068f5851a2545663aafd715301">00095</a> <span class="preprocessor">#define PMC_SCER_PCK4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_SCER) Programmable Clock 4 Output Enable */</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9c510d90dec2ff15e317fa10d74d8957">00096</a> <span class="preprocessor">#define PMC_SCER_PCK5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_SCER) Programmable Clock 5 Output Enable */</span>
<a name="l00097"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9a55e8adfd2f36577018f765a62e2885">00097</a> <span class="preprocessor">#define PMC_SCER_PCK6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_SCER) Programmable Clock 6 Output Enable */</span>
<a name="l00098"></a>00098 <span class="comment">/* -------- PMC_SCDR : (PMC Offset: 0x0004) System Clock Disable Register -------- */</span>
<a name="l00099"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf181035ac0c43413fd5a5c42fb3ee734">00099</a> <span class="preprocessor">#define PMC_SCDR_USBCLK (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_SCDR) Disable USB FS Clock */</span>
<a name="l00100"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9369a0afa9e84879986ef3520e5c336f">00100</a> <span class="preprocessor">#define PMC_SCDR_PCK0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SCDR) Programmable Clock 0 Output Disable */</span>
<a name="l00101"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6e56788de94ca08e9da777cc2a1c325d">00101</a> <span class="preprocessor">#define PMC_SCDR_PCK1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SCDR) Programmable Clock 1 Output Disable */</span>
<a name="l00102"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga83c2dc788d1adb2240ff22467939144a">00102</a> <span class="preprocessor">#define PMC_SCDR_PCK2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SCDR) Programmable Clock 2 Output Disable */</span>
<a name="l00103"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga93ad20d35cacda7af93c5dc3baf314b3">00103</a> <span class="preprocessor">#define PMC_SCDR_PCK3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_SCDR) Programmable Clock 3 Output Disable */</span>
<a name="l00104"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae82df616afa1c08e1f47c92ffb7fab45">00104</a> <span class="preprocessor">#define PMC_SCDR_PCK4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_SCDR) Programmable Clock 4 Output Disable */</span>
<a name="l00105"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1cdd79cbb68533f00c18036bf00ce4d8">00105</a> <span class="preprocessor">#define PMC_SCDR_PCK5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_SCDR) Programmable Clock 5 Output Disable */</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab2a6789dc5f4f2ad0e70ba03e4a1afea">00106</a> <span class="preprocessor">#define PMC_SCDR_PCK6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_SCDR) Programmable Clock 6 Output Disable */</span>
<a name="l00107"></a>00107 <span class="comment">/* -------- PMC_SCSR : (PMC Offset: 0x0008) System Clock Status Register -------- */</span>
<a name="l00108"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaae4649949446a4c6141a337bc45b1c30">00108</a> <span class="preprocessor">#define PMC_SCSR_USBCLK (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_SCSR) USB FS Clock Status */</span>
<a name="l00109"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6eabb3e97d15e03c3d972905170d971c">00109</a> <span class="preprocessor">#define PMC_SCSR_PCK0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SCSR) Programmable Clock 0 Output Status */</span>
<a name="l00110"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaeb9d3d3ebc60d5e7c5770b2ff71c6279">00110</a> <span class="preprocessor">#define PMC_SCSR_PCK1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SCSR) Programmable Clock 1 Output Status */</span>
<a name="l00111"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab940ccf3130ecb8a67ca288ac82e6ee6">00111</a> <span class="preprocessor">#define PMC_SCSR_PCK2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SCSR) Programmable Clock 2 Output Status */</span>
<a name="l00112"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7d3acd858a83842e2f9bea868f11cbd1">00112</a> <span class="preprocessor">#define PMC_SCSR_PCK3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_SCSR) Programmable Clock 3 Output Status */</span>
<a name="l00113"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3b012f69bccc3b2be9d0b866ae332b28">00113</a> <span class="preprocessor">#define PMC_SCSR_PCK4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_SCSR) Programmable Clock 4 Output Status */</span>
<a name="l00114"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab6f0bc887c3873f6343068075e782029">00114</a> <span class="preprocessor">#define PMC_SCSR_PCK5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_SCSR) Programmable Clock 5 Output Status */</span>
<a name="l00115"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac26c29d031c718c04b61e1ff0d0e8cc1">00115</a> <span class="preprocessor">#define PMC_SCSR_PCK6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_SCSR) Programmable Clock 6 Output Status */</span>
<a name="l00116"></a>00116 <span class="comment">/* -------- PMC_PCER0 : (PMC Offset: 0x0010) Peripheral Clock Enable Register 0 -------- */</span>
<a name="l00117"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga65f9177c03d2f671c8eb80a60592defb">00117</a> <span class="preprocessor">#define PMC_PCER0_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 7 Enable */</span>
<a name="l00118"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7cf79cd20d5b5286d828f43bbea5bdb6">00118</a> <span class="preprocessor">#define PMC_PCER0_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 8 Enable */</span>
<a name="l00119"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gabda1de707ed60eb6cf4989c63f0c834c">00119</a> <span class="preprocessor">#define PMC_PCER0_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 9 Enable */</span>
<a name="l00120"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab8555796956459c17ec1dc31e355b6cd">00120</a> <span class="preprocessor">#define PMC_PCER0_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 10 Enable */</span>
<a name="l00121"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab4a377380f7e755be2648d7654a65a63">00121</a> <span class="preprocessor">#define PMC_PCER0_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 11 Enable */</span>
<a name="l00122"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3232ab38b8975e656d135e27448d81a7">00122</a> <span class="preprocessor">#define PMC_PCER0_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 12 Enable */</span>
<a name="l00123"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad4d053d7ffc769945e31e107cd6fba9a">00123</a> <span class="preprocessor">#define PMC_PCER0_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 13 Enable */</span>
<a name="l00124"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga303297a5080043b0d08026a64c8bf34e">00124</a> <span class="preprocessor">#define PMC_PCER0_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 14 Enable */</span>
<a name="l00125"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga02bd71144f0f7ad42a84ceb5ca6a8c5b">00125</a> <span class="preprocessor">#define PMC_PCER0_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 15 Enable */</span>
<a name="l00126"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga65f9480e45fe7a869db6702512974aee">00126</a> <span class="preprocessor">#define PMC_PCER0_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 16 Enable */</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae1740051655ee2a6807a4d3cb76dfedf">00127</a> <span class="preprocessor">#define PMC_PCER0_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 17 Enable */</span>
<a name="l00128"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga26ffd6621b0af52c4472d3c36e446cd5">00128</a> <span class="preprocessor">#define PMC_PCER0_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 18 Enable */</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga5abd1e01358b05a90ad9b9adbe752b8a">00129</a> <span class="preprocessor">#define PMC_PCER0_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 19 Enable */</span>
<a name="l00130"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa43417148b073c33fb18fd616349c2b5">00130</a> <span class="preprocessor">#define PMC_PCER0_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 20 Enable */</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9218ee3952c7faf08fcf57dcdb048dc4">00131</a> <span class="preprocessor">#define PMC_PCER0_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 21 Enable */</span>
<a name="l00132"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gadd9a53ca98b106c89b2030db798f552a">00132</a> <span class="preprocessor">#define PMC_PCER0_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 22 Enable */</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6074e54836382f35b5c9395216721a99">00133</a> <span class="preprocessor">#define PMC_PCER0_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 23 Enable */</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga80fc1f134d2e50a72f6a57051916d292">00134</a> <span class="preprocessor">#define PMC_PCER0_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 24 Enable */</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga54a55914b35bcefbd742d2d195680159">00135</a> <span class="preprocessor">#define PMC_PCER0_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 25 Enable */</span>
<a name="l00136"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1a3ea1a1ccd31883a7f21a25ad988deb">00136</a> <span class="preprocessor">#define PMC_PCER0_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 26 Enable */</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8e4d278157b4876dfae3a3219188c267">00137</a> <span class="preprocessor">#define PMC_PCER0_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 27 Enable */</span>
<a name="l00138"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3941f6eb675de75097b0324b62f6f23f">00138</a> <span class="preprocessor">#define PMC_PCER0_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 28 Enable */</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9427ce030d0f8e9f86f64bf9678422e3">00139</a> <span class="preprocessor">#define PMC_PCER0_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 29 Enable */</span>
<a name="l00140"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6cf8e6dd627939d699ac9d52591d07b1">00140</a> <span class="preprocessor">#define PMC_PCER0_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 30 Enable */</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6610934096cd9e4f8a23008eaf04cd14">00141</a> <span class="preprocessor">#define PMC_PCER0_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 31 Enable */</span>
<a name="l00142"></a>00142 <span class="comment">/* -------- PMC_PCDR0 : (PMC Offset: 0x0014) Peripheral Clock Disable Register 0 -------- */</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga007a9be3093ab69525848e66e294a2cb">00143</a> <span class="preprocessor">#define PMC_PCDR0_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 7 Disable */</span>
<a name="l00144"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad51b57c4777549ebbfdf58083d35ca51">00144</a> <span class="preprocessor">#define PMC_PCDR0_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 8 Disable */</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaee7c6613e881c945c7eaf34adfe2d135">00145</a> <span class="preprocessor">#define PMC_PCDR0_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 9 Disable */</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf5392fde667e854ed58e3a72a8b19b66">00146</a> <span class="preprocessor">#define PMC_PCDR0_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 10 Disable */</span>
<a name="l00147"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga051069f82e9c06bf6619a7fa8a25cb6e">00147</a> <span class="preprocessor">#define PMC_PCDR0_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 11 Disable */</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad2fcc7f49522909d0106d76a63d1b12f">00148</a> <span class="preprocessor">#define PMC_PCDR0_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 12 Disable */</span>
<a name="l00149"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac04c996cfaec7ab9e5518f4780882300">00149</a> <span class="preprocessor">#define PMC_PCDR0_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 13 Disable */</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga30a0e016edb59302453ffd1fb0ce1960">00150</a> <span class="preprocessor">#define PMC_PCDR0_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 14 Disable */</span>
<a name="l00151"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae7739b10f4ea282433695fdcdcfefd2f">00151</a> <span class="preprocessor">#define PMC_PCDR0_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 15 Disable */</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1eed6205a0bc82ecfe67ebd13b87aef6">00152</a> <span class="preprocessor">#define PMC_PCDR0_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 16 Disable */</span>
<a name="l00153"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga974498919696992853b770e0964d67a1">00153</a> <span class="preprocessor">#define PMC_PCDR0_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 17 Disable */</span>
<a name="l00154"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga814f727de74d228f9867629151bed75b">00154</a> <span class="preprocessor">#define PMC_PCDR0_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 18 Disable */</span>
<a name="l00155"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga29a26637a1fdeebb00f4bcfa73b5febd">00155</a> <span class="preprocessor">#define PMC_PCDR0_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 19 Disable */</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaba1d7adee6dd0218f0460abe8f92b49d">00156</a> <span class="preprocessor">#define PMC_PCDR0_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 20 Disable */</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gada72b4a586589df146915a903e3123c3">00157</a> <span class="preprocessor">#define PMC_PCDR0_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 21 Disable */</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0adbf36c7daec359873b705fb066c366">00158</a> <span class="preprocessor">#define PMC_PCDR0_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 22 Disable */</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad2563764739c10422a7051bee751da88">00159</a> <span class="preprocessor">#define PMC_PCDR0_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 23 Disable */</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3e3e3730708d08656a1d6b2c35a96970">00160</a> <span class="preprocessor">#define PMC_PCDR0_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 24 Disable */</span>
<a name="l00161"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga5388a9602d3a894175478b7b06e71d76">00161</a> <span class="preprocessor">#define PMC_PCDR0_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 25 Disable */</span>
<a name="l00162"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad50968f0a06aa7996f16c45b27677d0f">00162</a> <span class="preprocessor">#define PMC_PCDR0_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 26 Disable */</span>
<a name="l00163"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga4f9c57c50a8ed27f7ef2e66cfc882904">00163</a> <span class="preprocessor">#define PMC_PCDR0_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 27 Disable */</span>
<a name="l00164"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6077450b98a779a6571f10d81a03c969">00164</a> <span class="preprocessor">#define PMC_PCDR0_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 28 Disable */</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga45862a0e2479a91173b9a590d9551ae6">00165</a> <span class="preprocessor">#define PMC_PCDR0_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 29 Disable */</span>
<a name="l00166"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga768994204340beaecd1e260a78f31f89">00166</a> <span class="preprocessor">#define PMC_PCDR0_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 30 Disable */</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga402a2d5157dcf2d1aef78715c8e09e1e">00167</a> <span class="preprocessor">#define PMC_PCDR0_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 31 Disable */</span>
<a name="l00168"></a>00168 <span class="comment">/* -------- PMC_PCSR0 : (PMC Offset: 0x0018) Peripheral Clock Status Register 0 -------- */</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf0489b06cf0cb06ef115099fdf56fc3e">00169</a> <span class="preprocessor">#define PMC_PCSR0_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 7 Status */</span>
<a name="l00170"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaaa314397c89a5ab032c464267b2d99ed">00170</a> <span class="preprocessor">#define PMC_PCSR0_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 8 Status */</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga2211d038ad027c64e82e69ff1ee493b1">00171</a> <span class="preprocessor">#define PMC_PCSR0_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 9 Status */</span>
<a name="l00172"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae545f7dc0353b4cf88af68fa9485ef68">00172</a> <span class="preprocessor">#define PMC_PCSR0_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 10 Status */</span>
<a name="l00173"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga50a5281db7e153aba3eb684fa9ed8c08">00173</a> <span class="preprocessor">#define PMC_PCSR0_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 11 Status */</span>
<a name="l00174"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9aca76ffce362c706493978431ce1106">00174</a> <span class="preprocessor">#define PMC_PCSR0_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 12 Status */</span>
<a name="l00175"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga01eac87ecf73e7ee98d611510a8837f0">00175</a> <span class="preprocessor">#define PMC_PCSR0_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 13 Status */</span>
<a name="l00176"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3d29d6cfbb023335de514a64a26c1ee4">00176</a> <span class="preprocessor">#define PMC_PCSR0_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 14 Status */</span>
<a name="l00177"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gacb793429ed63936101432afe9641d310">00177</a> <span class="preprocessor">#define PMC_PCSR0_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 15 Status */</span>
<a name="l00178"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae1dd25d22f25f8d536fc793f9ba7cacd">00178</a> <span class="preprocessor">#define PMC_PCSR0_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 16 Status */</span>
<a name="l00179"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga5f42d67ad6601e60109af27d2eb91f2f">00179</a> <span class="preprocessor">#define PMC_PCSR0_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 17 Status */</span>
<a name="l00180"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga703eff24f099c4efae05d4a0506798a8">00180</a> <span class="preprocessor">#define PMC_PCSR0_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 18 Status */</span>
<a name="l00181"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaee2fed0a8f85d8b1d61d2f39548705f8">00181</a> <span class="preprocessor">#define PMC_PCSR0_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 19 Status */</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga2ac7444ae97845536c9af7cd365c3289">00182</a> <span class="preprocessor">#define PMC_PCSR0_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 20 Status */</span>
<a name="l00183"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga00f250bdc8809d1c713a62a87af554bf">00183</a> <span class="preprocessor">#define PMC_PCSR0_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 21 Status */</span>
<a name="l00184"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9f9e1312fdc6c1b4306a64364fb85ab1">00184</a> <span class="preprocessor">#define PMC_PCSR0_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 22 Status */</span>
<a name="l00185"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad403672a67189b08f3b0107c98acf5f9">00185</a> <span class="preprocessor">#define PMC_PCSR0_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 23 Status */</span>
<a name="l00186"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa120bcc76213cd738ad4554e68551aa7">00186</a> <span class="preprocessor">#define PMC_PCSR0_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 24 Status */</span>
<a name="l00187"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga2f3f0a6002b2c947f21b638d92ba3254">00187</a> <span class="preprocessor">#define PMC_PCSR0_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 25 Status */</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga75bd60df10907917a4c8f6d1b8c64bbe">00188</a> <span class="preprocessor">#define PMC_PCSR0_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 26 Status */</span>
<a name="l00189"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf258aa130d9c532be355c183873e67a2">00189</a> <span class="preprocessor">#define PMC_PCSR0_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 27 Status */</span>
<a name="l00190"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3f6889a313e24f63fb6c479534539535">00190</a> <span class="preprocessor">#define PMC_PCSR0_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 28 Status */</span>
<a name="l00191"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gabe1ff287c30c03e44cd9e76ae90bdf02">00191</a> <span class="preprocessor">#define PMC_PCSR0_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 29 Status */</span>
<a name="l00192"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9fab50748c6e80609be228b4a39a7486">00192</a> <span class="preprocessor">#define PMC_PCSR0_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 30 Status */</span>
<a name="l00193"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga737a1566079f4040ca78725ec7a8c660">00193</a> <span class="preprocessor">#define PMC_PCSR0_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 31 Status */</span>
<a name="l00194"></a>00194 <span class="comment">/* -------- CKGR_UCKR : (PMC Offset: 0x001C) UTMI Clock Register -------- */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac7013a00c3320706c12c78df0f4ff60b">00195</a> <span class="preprocessor">#define CKGR_UCKR_UPLLEN (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CKGR_UCKR) UTMI PLL Enable */</span>
<a name="l00196"></a>00196 <span class="preprocessor">#define CKGR_UCKR_UPLLCOUNT_Pos 20</span>
<a name="l00197"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga61f75d9c80b8106bfab1d3a066decf1f">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_UCKR_UPLLCOUNT_Msk (0xfu &lt;&lt; CKGR_UCKR_UPLLCOUNT_Pos) </span><span class="comment">/**&lt; \brief (CKGR_UCKR) UTMI PLL Start-up Time */</span>
<a name="l00198"></a>00198 <span class="preprocessor">#define CKGR_UCKR_UPLLCOUNT(value) ((CKGR_UCKR_UPLLCOUNT_Msk &amp; ((value) &lt;&lt; CKGR_UCKR_UPLLCOUNT_Pos)))</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="comment">/* -------- CKGR_MOR : (PMC Offset: 0x0020) Main Oscillator Register -------- */</span>
<a name="l00200"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab26d4c9e71b22e36955d8cf672d2b5ce">00200</a> <span class="preprocessor">#define CKGR_MOR_MOSCXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CKGR_MOR) 3 to 20 MHz Crystal Oscillator Enable */</span>
<a name="l00201"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae14b847f323d0724a35baa93f5ed7933">00201</a> <span class="preprocessor">#define CKGR_MOR_MOSCXTBY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (CKGR_MOR) 3 to 20 MHz Crystal Oscillator Bypass */</span>
<a name="l00202"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0d4e91e3f7fa4bb51841ac6d9776a639">00202</a> <span class="preprocessor">#define CKGR_MOR_WAITMODE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Wait Mode Command (Write-only) */</span>
<a name="l00203"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf83c14c0c2fc1939f462489c9e7ff28c">00203</a> <span class="preprocessor">#define CKGR_MOR_MOSCRCEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (CKGR_MOR) 4/8/12 MHz On-Chip RC Oscillator Enable */</span>
<a name="l00204"></a>00204 <span class="preprocessor">#define CKGR_MOR_MOSCRCF_Pos 4</span>
<a name="l00205"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga47c8566caa7fc1d692a8000a5e4c08ad">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCRCF_Msk (0x7u &lt;&lt; CKGR_MOR_MOSCRCF_Pos) </span><span class="comment">/**&lt; \brief (CKGR_MOR) 4/8/12 MHz RC Oscillator Frequency Selection */</span>
<a name="l00206"></a>00206 <span class="preprocessor">#define CKGR_MOR_MOSCRCF(value) ((CKGR_MOR_MOSCRCF_Msk &amp; ((value) &lt;&lt; CKGR_MOR_MOSCRCF_Pos)))</span>
<a name="l00207"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga537fab2d22074bcb009fcf2201aa6ab1">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define   CKGR_MOR_MOSCRCF_4_MHz (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (CKGR_MOR) The RC oscillator frequency is at 4 MHz (default) */</span>
<a name="l00208"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1f689250243e92d6e635f265e6ff1951">00208</a> <span class="preprocessor">#define   CKGR_MOR_MOSCRCF_8_MHz (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (CKGR_MOR) The RC oscillator frequency is at 8 MHz */</span>
<a name="l00209"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaaeb3752f6e7cfeb60df9fd3821614451">00209</a> <span class="preprocessor">#define   CKGR_MOR_MOSCRCF_12_MHz (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (CKGR_MOR) The RC oscillator frequency is at 12 MHz */</span>
<a name="l00210"></a>00210 <span class="preprocessor">#define CKGR_MOR_MOSCXTST_Pos 8</span>
<a name="l00211"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga5ff66bbd6a365c48d29c17698727d42b">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCXTST_Msk (0xffu &lt;&lt; CKGR_MOR_MOSCXTST_Pos) </span><span class="comment">/**&lt; \brief (CKGR_MOR) 3 to 20 MHz Crystal Oscillator Start-up Time */</span>
<a name="l00212"></a>00212 <span class="preprocessor">#define CKGR_MOR_MOSCXTST(value) ((CKGR_MOR_MOSCXTST_Msk &amp; ((value) &lt;&lt; CKGR_MOR_MOSCXTST_Pos)))</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_KEY_Pos 16</span>
<a name="l00214"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga026bbc782ee33799a044b54036d1cecc">00214</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_KEY_Msk (0xffu &lt;&lt; CKGR_MOR_KEY_Pos) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Write Access Password */</span>
<a name="l00215"></a>00215 <span class="preprocessor">#define CKGR_MOR_KEY(value) ((CKGR_MOR_KEY_Msk &amp; ((value) &lt;&lt; CKGR_MOR_KEY_Pos)))</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3fcb32d94597c9f2af833c20fe64833d">00216</a> <span class="preprocessor"></span><span class="preprocessor">#define   CKGR_MOR_KEY_PASSWD (0x37u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Writing any other value in this field aborts the write operation.Always reads as 0. */</span>
<a name="l00217"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa1d09a0e1aea4606def1a71287833035">00217</a> <span class="preprocessor">#define CKGR_MOR_MOSCSEL (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Main Clock Oscillator Selection */</span>
<a name="l00218"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gadb0661f3af5679f457c07a3a3ace4af4">00218</a> <span class="preprocessor">#define CKGR_MOR_CFDEN (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Clock Failure Detector Enable */</span>
<a name="l00219"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8f908a11bf0b0c5974ae028099037327">00219</a> <span class="preprocessor">#define CKGR_MOR_XT32KFME (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (CKGR_MOR) 32.768 kHz Crystal Oscillator Frequency Monitoring Enable */</span>
<a name="l00220"></a>00220 <span class="comment">/* -------- CKGR_MCFR : (PMC Offset: 0x0024) Main Clock Frequency Register -------- */</span>
<a name="l00221"></a>00221 <span class="preprocessor">#define CKGR_MCFR_MAINF_Pos 0</span>
<a name="l00222"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga57b367ae43ea4e0e406c54672607eaf8">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MCFR_MAINF_Msk (0xffffu &lt;&lt; CKGR_MCFR_MAINF_Pos) </span><span class="comment">/**&lt; \brief (CKGR_MCFR) Main Clock Frequency */</span>
<a name="l00223"></a>00223 <span class="preprocessor">#define CKGR_MCFR_MAINF(value) ((CKGR_MCFR_MAINF_Msk &amp; ((value) &lt;&lt; CKGR_MCFR_MAINF_Pos)))</span>
<a name="l00224"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7e1266d112bc784de35e25c613f827eb">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MCFR_MAINFRDY (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CKGR_MCFR) Main Clock Frequency Measure Ready */</span>
<a name="l00225"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8b91c852701958cc82ad83c6ab1930f9">00225</a> <span class="preprocessor">#define CKGR_MCFR_RCMEAS (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CKGR_MCFR) RC Oscillator Frequency Measure (write-only) */</span>
<a name="l00226"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9d97f5615199f9d8c084da0841e5292b">00226</a> <span class="preprocessor">#define CKGR_MCFR_CCSS (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (CKGR_MCFR) Counter Clock Source Selection */</span>
<a name="l00227"></a>00227 <span class="comment">/* -------- CKGR_PLLAR : (PMC Offset: 0x0028) PLLA Register -------- */</span>
<a name="l00228"></a>00228 <span class="preprocessor">#define CKGR_PLLAR_DIVA_Pos 0</span>
<a name="l00229"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab28dc8be7b52a0a8eb5031a21f1991d0">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_DIVA_Msk (0xffu &lt;&lt; CKGR_PLLAR_DIVA_Pos) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR) PLLA Front End Divider */</span>
<a name="l00230"></a>00230 <span class="preprocessor">#define CKGR_PLLAR_DIVA(value) ((CKGR_PLLAR_DIVA_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_DIVA_Pos)))</span>
<a name="l00231"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad605ace85fa67153f1682aeb90b1b5e5">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define   CKGR_PLLAR_DIVA_0 (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR) Divider output is 0 and PLLA is disabled. */</span>
<a name="l00232"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga20d7b7780216bc45bee25bec4438b4eb">00232</a> <span class="preprocessor">#define   CKGR_PLLAR_DIVA_BYPASS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR) Divider is bypassed (divide by 1) and PLLA is enabled. */</span>
<a name="l00233"></a>00233 <span class="preprocessor">#define CKGR_PLLAR_PLLACOUNT_Pos 8</span>
<a name="l00234"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1f07433c2360f33bb966516a27e485f1">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_PLLACOUNT_Msk (0x3fu &lt;&lt; CKGR_PLLAR_PLLACOUNT_Pos) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR) PLLA Counter */</span>
<a name="l00235"></a>00235 <span class="preprocessor">#define CKGR_PLLAR_PLLACOUNT(value) ((CKGR_PLLAR_PLLACOUNT_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_PLLACOUNT_Pos)))</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_MULA_Pos 16</span>
<a name="l00237"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac720bcb52bfadc5d76f43d76acce85c7">00237</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_MULA_Msk (0x7ffu &lt;&lt; CKGR_PLLAR_MULA_Pos) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR) PLLA Multiplier */</span>
<a name="l00238"></a>00238 <span class="preprocessor">#define CKGR_PLLAR_MULA(value) ((CKGR_PLLAR_MULA_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_MULA_Pos)))</span>
<a name="l00239"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaed80bc1a380b51a350df524311967a3e">00239</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_ONE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR) Must Be Set to 1 */</span>
<a name="l00240"></a>00240 <span class="comment">/* -------- PMC_MCKR : (PMC Offset: 0x0030) Master Clock Register -------- */</span>
<a name="l00241"></a>00241 <span class="preprocessor">#define PMC_MCKR_CSS_Pos 0</span>
<a name="l00242"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf5490e2702410b788902efcf7fc1876c">00242</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_MCKR_CSS_Msk (0x3u &lt;&lt; PMC_MCKR_CSS_Pos) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Master Clock Source Selection */</span>
<a name="l00243"></a>00243 <span class="preprocessor">#define PMC_MCKR_CSS(value) ((PMC_MCKR_CSS_Msk &amp; ((value) &lt;&lt; PMC_MCKR_CSS_Pos)))</span>
<a name="l00244"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac30f30d82aa0a8e6ffd94e278d561b84">00244</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_CSS_SLOW_CLK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Slow Clock is selected */</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1083253fbc37fcfcc9aa078dbc35f067">00245</a> <span class="preprocessor">#define   PMC_MCKR_CSS_MAIN_CLK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Main Clock is selected */</span>
<a name="l00246"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga87abdef35a28f8c1adc1167682ad875f">00246</a> <span class="preprocessor">#define   PMC_MCKR_CSS_PLLA_CLK (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_MCKR) PLLA Clock is selected */</span>
<a name="l00247"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga53f178db8b1b9ca8eaac6e2475ff1ec2">00247</a> <span class="preprocessor">#define   PMC_MCKR_CSS_UPLL_CLK (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Divided UPLL Clock is selected */</span>
<a name="l00248"></a>00248 <span class="preprocessor">#define PMC_MCKR_PRES_Pos 4</span>
<a name="l00249"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gadc14167dbb6ea635a41df3b41c8b9e84">00249</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_MCKR_PRES_Msk (0x7u &lt;&lt; PMC_MCKR_PRES_Pos) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Processor Clock Prescaler */</span>
<a name="l00250"></a>00250 <span class="preprocessor">#define PMC_MCKR_PRES(value) ((PMC_MCKR_PRES_Msk &amp; ((value) &lt;&lt; PMC_MCKR_PRES_Pos)))</span>
<a name="l00251"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga87c51808043d0df9e79baf64dcd172df">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_PRES_CLK_1 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock */</span>
<a name="l00252"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1e304039640aaab4c22e5226c0b21f41">00252</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK_2 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 2 */</span>
<a name="l00253"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0e5f5657a40b36bdb8cf9c194d071b78">00253</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK_4 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 4 */</span>
<a name="l00254"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac6733179b1d3014df5d1a5e39faebf3c">00254</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK_8 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 8 */</span>
<a name="l00255"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0d7ab99a5fd4c91a6b9d73c60cabdb51">00255</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK_16 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 16 */</span>
<a name="l00256"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6fc17a93badac7dbfd366a583312c04f">00256</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK_32 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 32 */</span>
<a name="l00257"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad808a234a1b8256c9849e73ce629c087">00257</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK_64 (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 64 */</span>
<a name="l00258"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8e626b5b53297fc7304e8ca9a74e0778">00258</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK_3 (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 3 */</span>
<a name="l00259"></a>00259 <span class="preprocessor">#define PMC_MCKR_MDIV_Pos 8</span>
<a name="l00260"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga26ddee9ede0a35704832ea79e0390de8">00260</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_MCKR_MDIV_Msk (0x3u &lt;&lt; PMC_MCKR_MDIV_Pos) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Master Clock Division */</span>
<a name="l00261"></a>00261 <span class="preprocessor">#define PMC_MCKR_MDIV(value) ((PMC_MCKR_MDIV_Msk &amp; ((value) &lt;&lt; PMC_MCKR_MDIV_Pos)))</span>
<a name="l00262"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga42b6cb019bd36310f8ed4838902914b1">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_MDIV_EQ_PCK (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Master Clock is Prescaler Output Clock divided by 1. */</span>
<a name="l00263"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab35c4e98c54074212c4532403ab1b7d1">00263</a> <span class="preprocessor">#define   PMC_MCKR_MDIV_PCK_DIV2 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Master Clock is Prescaler Output Clock divided by 2. */</span>
<a name="l00264"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga4ed8e742c769b58b5f38b3f675c64bee">00264</a> <span class="preprocessor">#define   PMC_MCKR_MDIV_PCK_DIV4 (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Master Clock is Prescaler Output Clock divided by 4. */</span>
<a name="l00265"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga146ebfb5b80c79b85bb42a912d95801f">00265</a> <span class="preprocessor">#define   PMC_MCKR_MDIV_PCK_DIV3 (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Master Clock is Prescaler Output Clock divided by 3. */</span>
<a name="l00266"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga81cf9541c8611091050ddd024ef47e62">00266</a> <span class="preprocessor">#define PMC_MCKR_UPLLDIV2 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_MCKR) UPLL Divisor by 2 */</span>
<a name="l00267"></a>00267 <span class="comment">/* -------- PMC_USB : (PMC Offset: 0x0038) USB Clock Register -------- */</span>
<a name="l00268"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0c8663e766b5d400fbd2e36964217aba">00268</a> <span class="preprocessor">#define PMC_USB_USBS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_USB) USB Input Clock Selection */</span>
<a name="l00269"></a>00269 <span class="preprocessor">#define PMC_USB_USBDIV_Pos 8</span>
<a name="l00270"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gabb062c3f15ab096e8ea86a30d4ba7293">00270</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_USB_USBDIV_Msk (0xfu &lt;&lt; PMC_USB_USBDIV_Pos) </span><span class="comment">/**&lt; \brief (PMC_USB) Divider for USB Clock */</span>
<a name="l00271"></a>00271 <span class="preprocessor">#define PMC_USB_USBDIV(value) ((PMC_USB_USBDIV_Msk &amp; ((value) &lt;&lt; PMC_USB_USBDIV_Pos)))</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="comment">/* -------- PMC_PCK[7] : (PMC Offset: 0x0040) Programmable Clock 0 Register -------- */</span>
<a name="l00273"></a>00273 <span class="preprocessor">#define PMC_PCK_CSS_Pos 0</span>
<a name="l00274"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga674cfaca042723467fab0808cc17fa46">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCK_CSS_Msk (0x7u &lt;&lt; PMC_PCK_CSS_Pos) </span><span class="comment">/**&lt; \brief (PMC_PCK[7]) Master Clock Source Selection */</span>
<a name="l00275"></a>00275 <span class="preprocessor">#define PMC_PCK_CSS(value) ((PMC_PCK_CSS_Msk &amp; ((value) &lt;&lt; PMC_PCK_CSS_Pos)))</span>
<a name="l00276"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga82909c82066c3acdf728698a4136265c">00276</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_PCK_CSS_SLOW_CLK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[7]) Slow Clock is selected */</span>
<a name="l00277"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9d28f7ac2092e8157abf6e51a2b4dd8d">00277</a> <span class="preprocessor">#define   PMC_PCK_CSS_MAIN_CLK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[7]) Main Clock is selected */</span>
<a name="l00278"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac5e3d2765373040015ea301e7b0fee2b">00278</a> <span class="preprocessor">#define   PMC_PCK_CSS_PLLA_CLK (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[7]) PLLA Clock is selected */</span>
<a name="l00279"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaeb21991bf625a3dad555154dcec09e5f">00279</a> <span class="preprocessor">#define   PMC_PCK_CSS_UPLL_CLK (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[7]) Divided UPLL Clock is selected */</span>
<a name="l00280"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga34161a5c27e914a675d3d0d99be23f6c">00280</a> <span class="preprocessor">#define   PMC_PCK_CSS_MCK (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[7]) Master Clock is selected */</span>
<a name="l00281"></a>00281 <span class="preprocessor">#define PMC_PCK_PRES_Pos 4</span>
<a name="l00282"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga439054fdd388062e467306a8eb85f3b4">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCK_PRES_Msk (0xffu &lt;&lt; PMC_PCK_PRES_Pos) </span><span class="comment">/**&lt; \brief (PMC_PCK[7]) Programmable Clock Prescaler */</span>
<a name="l00283"></a>00283 <span class="preprocessor">#define PMC_PCK_PRES(value) ((PMC_PCK_PRES_Msk &amp; ((value) &lt;&lt; PMC_PCK_PRES_Pos)))</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="comment">/* -------- PMC_IER : (PMC Offset: 0x0060) Interrupt Enable Register -------- */</span>
<a name="l00285"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga335fb6de7476031032d6ed677216309a">00285</a> <span class="preprocessor">#define PMC_IER_MOSCXTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_IER) 3 to 20 MHz Crystal Oscillator Status Interrupt Enable */</span>
<a name="l00286"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1da390828a1550403f3d5e2024d32907">00286</a> <span class="preprocessor">#define PMC_IER_LOCKA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_IER) PLLA Lock Interrupt Enable */</span>
<a name="l00287"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga253504df313ab46d981bfb0658fce97b">00287</a> <span class="preprocessor">#define PMC_IER_MCKRDY (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_IER) Master Clock Ready Interrupt Enable */</span>
<a name="l00288"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gabf9d65e372bbce8affd7f28278d3e2d4">00288</a> <span class="preprocessor">#define PMC_IER_LOCKU (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_IER) UTMI PLL Lock Interrupt Enable */</span>
<a name="l00289"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf4dc63611af547b0f83ab274c2d4752e">00289</a> <span class="preprocessor">#define PMC_IER_PCKRDY0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_IER) Programmable Clock Ready 0 Interrupt Enable */</span>
<a name="l00290"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaeeab0f98979c5b8f870eeee57982c244">00290</a> <span class="preprocessor">#define PMC_IER_PCKRDY1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_IER) Programmable Clock Ready 1 Interrupt Enable */</span>
<a name="l00291"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga24a074ed0f89ac6b1509943b02659d3b">00291</a> <span class="preprocessor">#define PMC_IER_PCKRDY2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_IER) Programmable Clock Ready 2 Interrupt Enable */</span>
<a name="l00292"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gacae87261dc9fb52ec79a1a380fcdf8fd">00292</a> <span class="preprocessor">#define PMC_IER_PCKRDY3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_IER) Programmable Clock Ready 3 Interrupt Enable */</span>
<a name="l00293"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga31be9f0cda08e0f5d90c39f9a45e3401">00293</a> <span class="preprocessor">#define PMC_IER_PCKRDY4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_IER) Programmable Clock Ready 4 Interrupt Enable */</span>
<a name="l00294"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gafabc6471c503bf8f0a248d24663a7025">00294</a> <span class="preprocessor">#define PMC_IER_PCKRDY5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_IER) Programmable Clock Ready 5 Interrupt Enable */</span>
<a name="l00295"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7c5d0e3f5c33aee7b1daad878b63e145">00295</a> <span class="preprocessor">#define PMC_IER_PCKRDY6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_IER) Programmable Clock Ready 6 Interrupt Enable */</span>
<a name="l00296"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga49fddd4922d096f93940f1315798b2f0">00296</a> <span class="preprocessor">#define PMC_IER_MOSCSELS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_IER) Main Clock Source Oscillator Selection Status Interrupt Enable */</span>
<a name="l00297"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7be59432ed75edc559d72c9c76105086">00297</a> <span class="preprocessor">#define PMC_IER_MOSCRCS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_IER) 4/8/12 MHz RC Oscillator Status Interrupt Enable */</span>
<a name="l00298"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa104b6a188d4891de1fab952412f6493">00298</a> <span class="preprocessor">#define PMC_IER_CFDEV (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_IER) Clock Failure Detector Event Interrupt Enable */</span>
<a name="l00299"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga033a544ee79dbc09e9b5eec554543c76">00299</a> <span class="preprocessor">#define PMC_IER_XT32KERR (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_IER) 32.768 kHz Crystal Oscillator Error Interrupt Enable */</span>
<a name="l00300"></a>00300 <span class="comment">/* -------- PMC_IDR : (PMC Offset: 0x0064) Interrupt Disable Register -------- */</span>
<a name="l00301"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga091e3936658c1e6f5c29d7b58c956b85">00301</a> <span class="preprocessor">#define PMC_IDR_MOSCXTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_IDR) 3 to 20 MHz Crystal Oscillator Status Interrupt Disable */</span>
<a name="l00302"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0379bad346c549e83793fb36f3705cd1">00302</a> <span class="preprocessor">#define PMC_IDR_LOCKA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_IDR) PLLA Lock Interrupt Disable */</span>
<a name="l00303"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad923488932cac3d9d6f156b7ccc78e52">00303</a> <span class="preprocessor">#define PMC_IDR_MCKRDY (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_IDR) Master Clock Ready Interrupt Disable */</span>
<a name="l00304"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga313fb194776f6a326f91150df714f990">00304</a> <span class="preprocessor">#define PMC_IDR_LOCKU (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_IDR) UTMI PLL Lock Interrupt Disable */</span>
<a name="l00305"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac6c95ab23e8b9ad179d3db96fa6c5d7b">00305</a> <span class="preprocessor">#define PMC_IDR_PCKRDY0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_IDR) Programmable Clock Ready 0 Interrupt Disable */</span>
<a name="l00306"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga41d50baa84ca59665f79584f6c769f54">00306</a> <span class="preprocessor">#define PMC_IDR_PCKRDY1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_IDR) Programmable Clock Ready 1 Interrupt Disable */</span>
<a name="l00307"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3b5f0b5c79321b5b99ab7f2fdeda0ed1">00307</a> <span class="preprocessor">#define PMC_IDR_PCKRDY2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_IDR) Programmable Clock Ready 2 Interrupt Disable */</span>
<a name="l00308"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga03a07ac60c6f4bcfa4b7d6aaafa462eb">00308</a> <span class="preprocessor">#define PMC_IDR_PCKRDY3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_IDR) Programmable Clock Ready 3 Interrupt Disable */</span>
<a name="l00309"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga4885669f3403d30b978a24b457e1fcaa">00309</a> <span class="preprocessor">#define PMC_IDR_PCKRDY4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_IDR) Programmable Clock Ready 4 Interrupt Disable */</span>
<a name="l00310"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga007d893a3831b046444c9b76414a98bf">00310</a> <span class="preprocessor">#define PMC_IDR_PCKRDY5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_IDR) Programmable Clock Ready 5 Interrupt Disable */</span>
<a name="l00311"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6eed458a2a8634478178ca6d5cb65f05">00311</a> <span class="preprocessor">#define PMC_IDR_PCKRDY6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_IDR) Programmable Clock Ready 6 Interrupt Disable */</span>
<a name="l00312"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga4b8f0026fb52e9ef54f6fa9711251a47">00312</a> <span class="preprocessor">#define PMC_IDR_MOSCSELS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_IDR) Main Clock Source Oscillator Selection Status Interrupt Disable */</span>
<a name="l00313"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0f474ee8ee020e8615af78dc15a94f4f">00313</a> <span class="preprocessor">#define PMC_IDR_MOSCRCS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_IDR) 4/8/12 MHz RC Status Interrupt Disable */</span>
<a name="l00314"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad5c4de338e4ef9731b57b234acc8aec2">00314</a> <span class="preprocessor">#define PMC_IDR_CFDEV (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_IDR) Clock Failure Detector Event Interrupt Disable */</span>
<a name="l00315"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gabc264dea503c055150f54375910cc7ce">00315</a> <span class="preprocessor">#define PMC_IDR_XT32KERR (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_IDR) 32.768 kHz Crystal Oscillator Error Interrupt Disable */</span>
<a name="l00316"></a>00316 <span class="comment">/* -------- PMC_SR : (PMC Offset: 0x0068) Status Register -------- */</span>
<a name="l00317"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8fc9ea4663e676dba2f1ce4025589743">00317</a> <span class="preprocessor">#define PMC_SR_MOSCXTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_SR) 3 to 20 MHz Crystal Oscillator Status */</span>
<a name="l00318"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga67cebbfa3dfaf290083553d717b48101">00318</a> <span class="preprocessor">#define PMC_SR_LOCKA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_SR) PLLA Lock Status */</span>
<a name="l00319"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae742c07d37e3011571a705ca768a5fee">00319</a> <span class="preprocessor">#define PMC_SR_MCKRDY (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_SR) Master Clock Status */</span>
<a name="l00320"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad6d4d9511d87b4e9375d3773c2bf6715">00320</a> <span class="preprocessor">#define PMC_SR_LOCKU (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_SR) UTMI PLL Lock Status */</span>
<a name="l00321"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3457d80fc8da68f5e954ab338f49fa22">00321</a> <span class="preprocessor">#define PMC_SR_OSCSELS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SR) Slow Clock Source Oscillator Selection */</span>
<a name="l00322"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga93e796516593a50d41d0aed02d2f0a27">00322</a> <span class="preprocessor">#define PMC_SR_PCKRDY0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SR) Programmable Clock Ready Status */</span>
<a name="l00323"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga02a40065bfafdb6c76cb8618e00091c1">00323</a> <span class="preprocessor">#define PMC_SR_PCKRDY1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SR) Programmable Clock Ready Status */</span>
<a name="l00324"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga838da836c3f0f5774e9ecae5138efe5c">00324</a> <span class="preprocessor">#define PMC_SR_PCKRDY2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SR) Programmable Clock Ready Status */</span>
<a name="l00325"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7d8e14b8ea36ca7d98d9fd0ff18a6c83">00325</a> <span class="preprocessor">#define PMC_SR_PCKRDY3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_SR) Programmable Clock Ready Status */</span>
<a name="l00326"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga54086c63b4e84de54118e37c10e7aba6">00326</a> <span class="preprocessor">#define PMC_SR_PCKRDY4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_SR) Programmable Clock Ready Status */</span>
<a name="l00327"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab47739b3be3d3ba28e0cbf94f2021210">00327</a> <span class="preprocessor">#define PMC_SR_PCKRDY5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_SR) Programmable Clock Ready Status */</span>
<a name="l00328"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6511c53db107f1553ce903d6c386398a">00328</a> <span class="preprocessor">#define PMC_SR_PCKRDY6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_SR) Programmable Clock Ready Status */</span>
<a name="l00329"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac975de9eb7b93e8ad0b11e7cd6241c4e">00329</a> <span class="preprocessor">#define PMC_SR_MOSCSELS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_SR) Main Clock Source Oscillator Selection Status */</span>
<a name="l00330"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae3934311ed8c252aa3a4e4efe277988a">00330</a> <span class="preprocessor">#define PMC_SR_MOSCRCS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_SR) 4/8/12 MHz RC Oscillator Status */</span>
<a name="l00331"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3adcbc5d4ac14b059a8fa1bdc190b0b0">00331</a> <span class="preprocessor">#define PMC_SR_CFDEV (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_SR) Clock Failure Detector Event */</span>
<a name="l00332"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga76baf0ac10e0387d96168f44b4580dff">00332</a> <span class="preprocessor">#define PMC_SR_CFDS (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_SR) Clock Failure Detector Status */</span>
<a name="l00333"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga643598dc51cd165a73738e4de195df0e">00333</a> <span class="preprocessor">#define PMC_SR_FOS (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_SR) Clock Failure Detector Fault Output Status */</span>
<a name="l00334"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga160b82a2230bb8ae6b2a9c821d7f0234">00334</a> <span class="preprocessor">#define PMC_SR_XT32KERR (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_SR) Slow Crystal Oscillator Error */</span>
<a name="l00335"></a>00335 <span class="comment">/* -------- PMC_IMR : (PMC Offset: 0x006C) Interrupt Mask Register -------- */</span>
<a name="l00336"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gafb541277a0491ee6609499bd2ad386a5">00336</a> <span class="preprocessor">#define PMC_IMR_MOSCXTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_IMR) 3 to 20 MHz Crystal Oscillator Status Interrupt Mask */</span>
<a name="l00337"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9e55e86c417c7f7886ba379e13bde6e9">00337</a> <span class="preprocessor">#define PMC_IMR_LOCKA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_IMR) PLLA Lock Interrupt Mask */</span>
<a name="l00338"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga10cbc612871c8036495de27989a24a82">00338</a> <span class="preprocessor">#define PMC_IMR_MCKRDY (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_IMR) Master Clock Ready Interrupt Mask */</span>
<a name="l00339"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7d5e62937cfdd130411b5d257da309a5">00339</a> <span class="preprocessor">#define PMC_IMR_LOCKU (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_IMR) UTMI PLL Lock Interrupt Mask */</span>
<a name="l00340"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga31f003d970a773e7eb1649c26aed0a68">00340</a> <span class="preprocessor">#define PMC_IMR_PCKRDY0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_IMR) Programmable Clock Ready 0 Interrupt Mask */</span>
<a name="l00341"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac34959a795514620271d158871cf835d">00341</a> <span class="preprocessor">#define PMC_IMR_PCKRDY1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_IMR) Programmable Clock Ready 1 Interrupt Mask */</span>
<a name="l00342"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga900f4f1c6b07e3713ce4a4935eea5fee">00342</a> <span class="preprocessor">#define PMC_IMR_PCKRDY2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_IMR) Programmable Clock Ready 2 Interrupt Mask */</span>
<a name="l00343"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaaeeb62343adc85408c5d94b90934b297">00343</a> <span class="preprocessor">#define PMC_IMR_PCKRDY3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_IMR) Programmable Clock Ready 3 Interrupt Mask */</span>
<a name="l00344"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0223426b2d009e27a00a9da99dfa5670">00344</a> <span class="preprocessor">#define PMC_IMR_PCKRDY4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_IMR) Programmable Clock Ready 4 Interrupt Mask */</span>
<a name="l00345"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac8dd9beb3bea0c92044df7cd1ace2e8a">00345</a> <span class="preprocessor">#define PMC_IMR_PCKRDY5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_IMR) Programmable Clock Ready 5 Interrupt Mask */</span>
<a name="l00346"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac043064df5f0c7977b0a99b34b1a186a">00346</a> <span class="preprocessor">#define PMC_IMR_PCKRDY6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_IMR) Programmable Clock Ready 6 Interrupt Mask */</span>
<a name="l00347"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga42aecdc82c4cbec841e4d8a23fdc8bcb">00347</a> <span class="preprocessor">#define PMC_IMR_MOSCSELS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_IMR) Main Clock Source Oscillator Selection Status Interrupt Mask */</span>
<a name="l00348"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3af16d5749c9d5fccbd0a6f736b1b431">00348</a> <span class="preprocessor">#define PMC_IMR_MOSCRCS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_IMR) 4/8/12 MHz RC Status Interrupt Mask */</span>
<a name="l00349"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gabc35a7393eef5393b500fc89a154cafc">00349</a> <span class="preprocessor">#define PMC_IMR_CFDEV (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_IMR) Clock Failure Detector Event Interrupt Mask */</span>
<a name="l00350"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac242edfc1b1b6849dedc4287484ae341">00350</a> <span class="preprocessor">#define PMC_IMR_XT32KERR (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_IMR) 32.768 kHz Crystal Oscillator Error Interrupt Mask */</span>
<a name="l00351"></a>00351 <span class="comment">/* -------- PMC_FSMR : (PMC Offset: 0x0070) Fast Startup Mode Register -------- */</span>
<a name="l00352"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga12706f73e66ce05cbb86fcc4a90ffcb2">00352</a> <span class="preprocessor">#define PMC_FSMR_FSTT0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 0 */</span>
<a name="l00353"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9ea2a7647ca3147fd349b666b3da4a3a">00353</a> <span class="preprocessor">#define PMC_FSMR_FSTT1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 1 */</span>
<a name="l00354"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gabfc48683196af6e41928ef97958820bc">00354</a> <span class="preprocessor">#define PMC_FSMR_FSTT2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 2 */</span>
<a name="l00355"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga209ebf830fe0d38dec72a4157c8c0285">00355</a> <span class="preprocessor">#define PMC_FSMR_FSTT3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 3 */</span>
<a name="l00356"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6ca1b1aa6cc30dfe611abc2f68c1225f">00356</a> <span class="preprocessor">#define PMC_FSMR_FSTT4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 4 */</span>
<a name="l00357"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9bac35f07a6ff0faaf033f61b161f936">00357</a> <span class="preprocessor">#define PMC_FSMR_FSTT5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 5 */</span>
<a name="l00358"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3b6da1895ec35cc9df97901ed644ecdb">00358</a> <span class="preprocessor">#define PMC_FSMR_FSTT6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 6 */</span>
<a name="l00359"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf4ff7e1da5eae4aac4516b218b6c82b3">00359</a> <span class="preprocessor">#define PMC_FSMR_FSTT7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 7 */</span>
<a name="l00360"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3fd561c6fba11d73551dafa5258d3f9a">00360</a> <span class="preprocessor">#define PMC_FSMR_FSTT8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 8 */</span>
<a name="l00361"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga2257ec0dcad9ff51bda665ecbb7aea49">00361</a> <span class="preprocessor">#define PMC_FSMR_FSTT9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 9 */</span>
<a name="l00362"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga5003254f665d4a31d5cf8868f3d75d4c">00362</a> <span class="preprocessor">#define PMC_FSMR_FSTT10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 10 */</span>
<a name="l00363"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga56915eed4e2722adbf69dd25a728251e">00363</a> <span class="preprocessor">#define PMC_FSMR_FSTT11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 11 */</span>
<a name="l00364"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf32ce4526f38defc5cf83c0f03befa2e">00364</a> <span class="preprocessor">#define PMC_FSMR_FSTT12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 12 */</span>
<a name="l00365"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga965c157ebdda78a7ed073b5babd25c33">00365</a> <span class="preprocessor">#define PMC_FSMR_FSTT13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 13 */</span>
<a name="l00366"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga105482e512c6b4f25b3f3b94226b173b">00366</a> <span class="preprocessor">#define PMC_FSMR_FSTT14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 14 */</span>
<a name="l00367"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8a3c7b207ee6621a33cd069df0a57575">00367</a> <span class="preprocessor">#define PMC_FSMR_FSTT15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 15 */</span>
<a name="l00368"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3dbc26d096503b7121ca9e3fa7f94174">00368</a> <span class="preprocessor">#define PMC_FSMR_RTTAL (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_FSMR) RTT Alarm Enable */</span>
<a name="l00369"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga369c2d741e5ae3b191e5c7d37c9c6537">00369</a> <span class="preprocessor">#define PMC_FSMR_RTCAL (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_FSMR) RTC Alarm Enable */</span>
<a name="l00370"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga2205d0a70bd2d92ff7c5e0316e132d0d">00370</a> <span class="preprocessor">#define PMC_FSMR_USBAL (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_FSMR) USB Alarm Enable */</span>
<a name="l00371"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac6c8b1159a9727ccc4ebf3cc2adb7e76">00371</a> <span class="preprocessor">#define PMC_FSMR_LPM (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Low-power Mode */</span>
<a name="l00372"></a>00372 <span class="preprocessor">#define PMC_FSMR_FLPM_Pos 21</span>
<a name="l00373"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6545a6b5481a528e0636a0058e5bad37">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FLPM_Msk (0x3u &lt;&lt; PMC_FSMR_FLPM_Pos) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Flash Low-power Mode */</span>
<a name="l00374"></a>00374 <span class="preprocessor">#define PMC_FSMR_FLPM(value) ((PMC_FSMR_FLPM_Msk &amp; ((value) &lt;&lt; PMC_FSMR_FLPM_Pos)))</span>
<a name="l00375"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga98a94870551cef98a26c7cad1c4748e0">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_FSMR_FLPM_FLASH_STANDBY (0x0u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Flash is in Standby Mode when system enters Wait Mode */</span>
<a name="l00376"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac9ac32beca66e3facdd728f767c05947">00376</a> <span class="preprocessor">#define   PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Flash is in Deep-power-down mode when system enters Wait Mode */</span>
<a name="l00377"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae770c6c0b02343c3c8f0f3adb16ef28f">00377</a> <span class="preprocessor">#define   PMC_FSMR_FLPM_FLASH_IDLE (0x2u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Idle mode */</span>
<a name="l00378"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaecef669ce38e5456c894881c59b6e904">00378</a> <span class="preprocessor">#define PMC_FSMR_FFLPM (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Force Flash Low-power Mode */</span>
<a name="l00379"></a>00379 <span class="comment">/* -------- PMC_FSPR : (PMC Offset: 0x0074) Fast Startup Polarity Register -------- */</span>
<a name="l00380"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga813b8b86e05864b604df5c1285ba13da">00380</a> <span class="preprocessor">#define PMC_FSPR_FSTP0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 0 */</span>
<a name="l00381"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8e7974990c3071500c1e5fab42781591">00381</a> <span class="preprocessor">#define PMC_FSPR_FSTP1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 1 */</span>
<a name="l00382"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf932ab6bc83c9041e57bf1670f477385">00382</a> <span class="preprocessor">#define PMC_FSPR_FSTP2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 2 */</span>
<a name="l00383"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1d8ee2db1a6fdb081cb43a505f13f69e">00383</a> <span class="preprocessor">#define PMC_FSPR_FSTP3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 3 */</span>
<a name="l00384"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gace394bf7a6669894004a5686b22314ee">00384</a> <span class="preprocessor">#define PMC_FSPR_FSTP4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 4 */</span>
<a name="l00385"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gafe90d4e41210a882dd735eb1805cc6ca">00385</a> <span class="preprocessor">#define PMC_FSPR_FSTP5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 5 */</span>
<a name="l00386"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7ba8d250dfcbbb84f799bcdd3e90e241">00386</a> <span class="preprocessor">#define PMC_FSPR_FSTP6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 6 */</span>
<a name="l00387"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gacd1d93773f32f90714a2bbc198389259">00387</a> <span class="preprocessor">#define PMC_FSPR_FSTP7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 7 */</span>
<a name="l00388"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga013fa142ef5a0c3688621ff0a61e00cf">00388</a> <span class="preprocessor">#define PMC_FSPR_FSTP8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 8 */</span>
<a name="l00389"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad69238d377d7efe27c2037844a09b1ba">00389</a> <span class="preprocessor">#define PMC_FSPR_FSTP9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 9 */</span>
<a name="l00390"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaeb1604c6625a840d69f9b5f00448434a">00390</a> <span class="preprocessor">#define PMC_FSPR_FSTP10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 10 */</span>
<a name="l00391"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf2c300cdc4856c2dd7d1e1969886cb9b">00391</a> <span class="preprocessor">#define PMC_FSPR_FSTP11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 11 */</span>
<a name="l00392"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga687949a08c29554e21890356c019e2d8">00392</a> <span class="preprocessor">#define PMC_FSPR_FSTP12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 12 */</span>
<a name="l00393"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab0cb8b39ace8a891b00b8bc8d961acdd">00393</a> <span class="preprocessor">#define PMC_FSPR_FSTP13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 13 */</span>
<a name="l00394"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga4d6fe77d7d37e36ab3e289aaa9b9ab31">00394</a> <span class="preprocessor">#define PMC_FSPR_FSTP14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 14 */</span>
<a name="l00395"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaeb71bc909c4ed234066c0acbe8aa2452">00395</a> <span class="preprocessor">#define PMC_FSPR_FSTP15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarity 15 */</span>
<a name="l00396"></a>00396 <span class="comment">/* -------- PMC_FOCR : (PMC Offset: 0x0078) Fault Output Clear Register -------- */</span>
<a name="l00397"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga45165c3f02e78973fb1943d7300c05dd">00397</a> <span class="preprocessor">#define PMC_FOCR_FOCLR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_FOCR) Fault Output Clear */</span>
<a name="l00398"></a>00398 <span class="comment">/* -------- PMC_WPMR : (PMC Offset: 0x00E4) Write Protection Mode Register -------- */</span>
<a name="l00399"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga48aab300f7348660f60362ea150d8785">00399</a> <span class="preprocessor">#define PMC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_WPMR) Write Protection Enable */</span>
<a name="l00400"></a>00400 <span class="preprocessor">#define PMC_WPMR_WPKEY_Pos 8</span>
<a name="l00401"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7993dd58082347fe479bc9f11305dd0d">00401</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; PMC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (PMC_WPMR) Write Protection Key */</span>
<a name="l00402"></a>00402 <span class="preprocessor">#define PMC_WPMR_WPKEY(value) ((PMC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; PMC_WPMR_WPKEY_Pos)))</span>
<a name="l00403"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa24710a462c985473ea03186d664db06">00403</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_WPMR_WPKEY_PASSWD (0x504D43u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0. */</span>
<a name="l00404"></a>00404 <span class="comment">/* -------- PMC_WPSR : (PMC Offset: 0x00E8) Write Protection Status Register -------- */</span>
<a name="l00405"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga4eb4746cafdee36e702df0223bb3c640">00405</a> <span class="preprocessor">#define PMC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_WPSR) Write Protection Violation Status */</span>
<a name="l00406"></a>00406 <span class="preprocessor">#define PMC_WPSR_WPVSRC_Pos 8</span>
<a name="l00407"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa6e7c3d8111b1ec2f9a121a57567cb3d">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; PMC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (PMC_WPSR) Write Protection Violation Source */</span>
<a name="l00408"></a>00408 <span class="comment">/* -------- PMC_PCER1 : (PMC Offset: 0x0100) Peripheral Clock Enable Register 1 -------- */</span>
<a name="l00409"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga66cb47558a79d06f4ccb4b4fbb957092">00409</a> <span class="preprocessor">#define PMC_PCER1_PID32 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 32 Enable */</span>
<a name="l00410"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga2b289cda9d73d1dc89f77652c47d07e3">00410</a> <span class="preprocessor">#define PMC_PCER1_PID33 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 33 Enable */</span>
<a name="l00411"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga667300685def2feb8fc59e4f697b5303">00411</a> <span class="preprocessor">#define PMC_PCER1_PID34 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 34 Enable */</span>
<a name="l00412"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1b948b248ef5e094e651f27189438e31">00412</a> <span class="preprocessor">#define PMC_PCER1_PID35 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 35 Enable */</span>
<a name="l00413"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga583fd8155a9f5bc35ab5b04dd96e80cf">00413</a> <span class="preprocessor">#define PMC_PCER1_PID37 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 37 Enable */</span>
<a name="l00414"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1c7216243d711d21942db3dc40e13a37">00414</a> <span class="preprocessor">#define PMC_PCER1_PID39 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 39 Enable */</span>
<a name="l00415"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaffc82d0968fe793572be10036edb19ac">00415</a> <span class="preprocessor">#define PMC_PCER1_PID40 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 40 Enable */</span>
<a name="l00416"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1fc7447315dc95102828c4e6e1dd8019">00416</a> <span class="preprocessor">#define PMC_PCER1_PID41 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 41 Enable */</span>
<a name="l00417"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga675b4fb7ad79afa1f77aee029fdf6a8e">00417</a> <span class="preprocessor">#define PMC_PCER1_PID42 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 42 Enable */</span>
<a name="l00418"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga31ba26a0baa8670c5e0d577215519597">00418</a> <span class="preprocessor">#define PMC_PCER1_PID43 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 43 Enable */</span>
<a name="l00419"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3a00699253fb906fe0afed7b8521b7fa">00419</a> <span class="preprocessor">#define PMC_PCER1_PID44 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 44 Enable */</span>
<a name="l00420"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1a86e4b55b50ae5c4581317c9f0e60ee">00420</a> <span class="preprocessor">#define PMC_PCER1_PID45 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 45 Enable */</span>
<a name="l00421"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaec1d90cc6834c57a2b806752e27e1c45">00421</a> <span class="preprocessor">#define PMC_PCER1_PID46 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 46 Enable */</span>
<a name="l00422"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1bee0e58f8d69bf9f29c66c1bdcccfeb">00422</a> <span class="preprocessor">#define PMC_PCER1_PID47 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 47 Enable */</span>
<a name="l00423"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gacc98ea344c1c9adf59a12515da64a412">00423</a> <span class="preprocessor">#define PMC_PCER1_PID48 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 48 Enable */</span>
<a name="l00424"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga5f889f32d57d062c07525a11a062bdc3">00424</a> <span class="preprocessor">#define PMC_PCER1_PID49 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 49 Enable */</span>
<a name="l00425"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga800982648678f1a581f2f930ea1eddf8">00425</a> <span class="preprocessor">#define PMC_PCER1_PID50 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 50 Enable */</span>
<a name="l00426"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae2daae0c6d3921f358e5ff5322e7afc4">00426</a> <span class="preprocessor">#define PMC_PCER1_PID51 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 51 Enable */</span>
<a name="l00427"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaeb901f7df5ece868c18ca3639243d086">00427</a> <span class="preprocessor">#define PMC_PCER1_PID52 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 52 Enable */</span>
<a name="l00428"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8b8a346dd4009ecfef9c1575ecffd890">00428</a> <span class="preprocessor">#define PMC_PCER1_PID53 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 53 Enable */</span>
<a name="l00429"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga30b2500985269dae733e4d36b1e725cb">00429</a> <span class="preprocessor">#define PMC_PCER1_PID56 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 56 Enable */</span>
<a name="l00430"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga745b950a0d2ffe63529fc9c9ebed2ac6">00430</a> <span class="preprocessor">#define PMC_PCER1_PID57 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 57 Enable */</span>
<a name="l00431"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga59642f0dc0deae066913275e09f98978">00431</a> <span class="preprocessor">#define PMC_PCER1_PID58 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 58 Enable */</span>
<a name="l00432"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0289711f5b8d5882c554862dab2c3ade">00432</a> <span class="preprocessor">#define PMC_PCER1_PID59 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 59 Enable */</span>
<a name="l00433"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf6868434897a6b8e2570442654959dab">00433</a> <span class="preprocessor">#define PMC_PCER1_PID60 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 60 Enable */</span>
<a name="l00434"></a>00434 <span class="comment">/* -------- PMC_PCDR1 : (PMC Offset: 0x0104) Peripheral Clock Disable Register 1 -------- */</span>
<a name="l00435"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga08dc38fb4008717cfc5b7b7543c4c111">00435</a> <span class="preprocessor">#define PMC_PCDR1_PID32 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 32 Disable */</span>
<a name="l00436"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga2f67bfc10261d8258d34bab378a218c9">00436</a> <span class="preprocessor">#define PMC_PCDR1_PID33 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 33 Disable */</span>
<a name="l00437"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gafc8c916c52c1485f8425208b606399fc">00437</a> <span class="preprocessor">#define PMC_PCDR1_PID34 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 34 Disable */</span>
<a name="l00438"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab1fd1c1d986befa79913baf342cd3e72">00438</a> <span class="preprocessor">#define PMC_PCDR1_PID35 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 35 Disable */</span>
<a name="l00439"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga710106c0e561196af743f9c85af4b78e">00439</a> <span class="preprocessor">#define PMC_PCDR1_PID37 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 37 Disable */</span>
<a name="l00440"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa857e9321c2268a3cef83b1bb0db20d7">00440</a> <span class="preprocessor">#define PMC_PCDR1_PID39 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 39 Disable */</span>
<a name="l00441"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gadab304c1c9edb8155d57794c47cbd685">00441</a> <span class="preprocessor">#define PMC_PCDR1_PID40 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 40 Disable */</span>
<a name="l00442"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga52fe068b9d6fd474e5f1707b56c7883a">00442</a> <span class="preprocessor">#define PMC_PCDR1_PID41 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 41 Disable */</span>
<a name="l00443"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6328fea6a1498e418929236d13559ce5">00443</a> <span class="preprocessor">#define PMC_PCDR1_PID42 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 42 Disable */</span>
<a name="l00444"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8ed300dd920a60d2423d86a29169bdb3">00444</a> <span class="preprocessor">#define PMC_PCDR1_PID43 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 43 Disable */</span>
<a name="l00445"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac2ab1d5927f0583554980a304862ad5b">00445</a> <span class="preprocessor">#define PMC_PCDR1_PID44 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 44 Disable */</span>
<a name="l00446"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga836ea506c5b2bd2110a515564f989232">00446</a> <span class="preprocessor">#define PMC_PCDR1_PID45 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 45 Disable */</span>
<a name="l00447"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga597041ea11a6404f635cd6ec7ebe3fee">00447</a> <span class="preprocessor">#define PMC_PCDR1_PID46 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 46 Disable */</span>
<a name="l00448"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3cc4b2e7791a7ea64566ff7b440994f1">00448</a> <span class="preprocessor">#define PMC_PCDR1_PID47 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 47 Disable */</span>
<a name="l00449"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7f62bb05429b3a59e986799ab0e41e35">00449</a> <span class="preprocessor">#define PMC_PCDR1_PID48 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 48 Disable */</span>
<a name="l00450"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gacdeac0f755374592760006417379d589">00450</a> <span class="preprocessor">#define PMC_PCDR1_PID49 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 49 Disable */</span>
<a name="l00451"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae06b0c5224137b0fe2386637f32a2ec1">00451</a> <span class="preprocessor">#define PMC_PCDR1_PID50 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 50 Disable */</span>
<a name="l00452"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga68543bfbfe3db34ff6747473419ef92d">00452</a> <span class="preprocessor">#define PMC_PCDR1_PID51 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 51 Disable */</span>
<a name="l00453"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga941f94c19fb4cec71100e8e6ec9dec73">00453</a> <span class="preprocessor">#define PMC_PCDR1_PID52 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 52 Disable */</span>
<a name="l00454"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga94bb946182ab685e24188d9659ce68e9">00454</a> <span class="preprocessor">#define PMC_PCDR1_PID53 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 53 Disable */</span>
<a name="l00455"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1414162da28a66ccdc1aa05f2ab96785">00455</a> <span class="preprocessor">#define PMC_PCDR1_PID56 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 56 Disable */</span>
<a name="l00456"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3397f5f77ce2e10aab46be29842bc052">00456</a> <span class="preprocessor">#define PMC_PCDR1_PID57 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 57 Disable */</span>
<a name="l00457"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga00743b75a6a146d4f3fbec30e4b02d25">00457</a> <span class="preprocessor">#define PMC_PCDR1_PID58 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 58 Disable */</span>
<a name="l00458"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga644853bb7606a41cfa75dabbddd0b322">00458</a> <span class="preprocessor">#define PMC_PCDR1_PID59 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 59 Disable */</span>
<a name="l00459"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae56a89ab61dd2b17093818fb910ae4cb">00459</a> <span class="preprocessor">#define PMC_PCDR1_PID60 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 60 Disable */</span>
<a name="l00460"></a>00460 <span class="comment">/* -------- PMC_PCSR1 : (PMC Offset: 0x0108) Peripheral Clock Status Register 1 -------- */</span>
<a name="l00461"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac91dd4748028ff9dad647ff84b3acbbc">00461</a> <span class="preprocessor">#define PMC_PCSR1_PID32 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 32 Status */</span>
<a name="l00462"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaeff1666f3a8f372b6af6bc8af62dacc6">00462</a> <span class="preprocessor">#define PMC_PCSR1_PID33 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 33 Status */</span>
<a name="l00463"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8fe23cc1946583f4a447c6299cc61288">00463</a> <span class="preprocessor">#define PMC_PCSR1_PID34 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 34 Status */</span>
<a name="l00464"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga644183de00f6e592a704fb8a191c4933">00464</a> <span class="preprocessor">#define PMC_PCSR1_PID35 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 35 Status */</span>
<a name="l00465"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga09363ca3d3b19afa460a10b7b1e13519">00465</a> <span class="preprocessor">#define PMC_PCSR1_PID37 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 37 Status */</span>
<a name="l00466"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga178ad1f09dcf76d9589ecf5fe4b852cf">00466</a> <span class="preprocessor">#define PMC_PCSR1_PID39 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 39 Status */</span>
<a name="l00467"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gabc733017d6d15847ef4a5923cd440bee">00467</a> <span class="preprocessor">#define PMC_PCSR1_PID40 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 40 Status */</span>
<a name="l00468"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab818df8c851c2004e980467587acc827">00468</a> <span class="preprocessor">#define PMC_PCSR1_PID41 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 41 Status */</span>
<a name="l00469"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa9dabc6093c0bf2f44a76f602881e210">00469</a> <span class="preprocessor">#define PMC_PCSR1_PID42 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 42 Status */</span>
<a name="l00470"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga373fe9910cd34f16ddfe94f47b70b156">00470</a> <span class="preprocessor">#define PMC_PCSR1_PID43 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 43 Status */</span>
<a name="l00471"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga39088bffa9395fcc9a36b177be66f004">00471</a> <span class="preprocessor">#define PMC_PCSR1_PID44 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 44 Status */</span>
<a name="l00472"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa76b2bc1b35ecaa102bf67d62b2b8cc3">00472</a> <span class="preprocessor">#define PMC_PCSR1_PID45 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 45 Status */</span>
<a name="l00473"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0fefdfeff233dd72261c66e41433fb6d">00473</a> <span class="preprocessor">#define PMC_PCSR1_PID46 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 46 Status */</span>
<a name="l00474"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga209978730341ce903fa77f762577f15e">00474</a> <span class="preprocessor">#define PMC_PCSR1_PID47 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 47 Status */</span>
<a name="l00475"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8aa5098b04e4fccd48b7f81de0e33303">00475</a> <span class="preprocessor">#define PMC_PCSR1_PID48 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 48 Status */</span>
<a name="l00476"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga5775caea8a6b35a73eff793bfdbf446b">00476</a> <span class="preprocessor">#define PMC_PCSR1_PID49 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 49 Status */</span>
<a name="l00477"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga30d109c9815bd54cb90dbf6ab4042461">00477</a> <span class="preprocessor">#define PMC_PCSR1_PID50 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 50 Status */</span>
<a name="l00478"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7a19ee5cd6015270f035ec3ed95b306d">00478</a> <span class="preprocessor">#define PMC_PCSR1_PID51 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 51 Status */</span>
<a name="l00479"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga90e469e8c4092e40cf840c357a234820">00479</a> <span class="preprocessor">#define PMC_PCSR1_PID52 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 52 Status */</span>
<a name="l00480"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga428a2719b7cbbd3adf3df7ba2758c588">00480</a> <span class="preprocessor">#define PMC_PCSR1_PID53 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 53 Status */</span>
<a name="l00481"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga69d2ba5a72f50a7184e1c458c346dfc0">00481</a> <span class="preprocessor">#define PMC_PCSR1_PID56 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 56 Status */</span>
<a name="l00482"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga4c7b80912e938e0ce323d8761712eac5">00482</a> <span class="preprocessor">#define PMC_PCSR1_PID57 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 57 Status */</span>
<a name="l00483"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaddd97f663c080afc67880dba2e8fb242">00483</a> <span class="preprocessor">#define PMC_PCSR1_PID58 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 58 Status */</span>
<a name="l00484"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf0e6d9c06ea21552bbfb23424e3034fb">00484</a> <span class="preprocessor">#define PMC_PCSR1_PID59 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 59 Status */</span>
<a name="l00485"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7b667d54d768b54c6c1d8a63fe75fb7f">00485</a> <span class="preprocessor">#define PMC_PCSR1_PID60 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 60 Status */</span>
<a name="l00486"></a>00486 <span class="comment">/* -------- PMC_PCR : (PMC Offset: 0x010C) Peripheral Control Register -------- */</span>
<a name="l00487"></a>00487 <span class="preprocessor">#define PMC_PCR_PID_Pos 0</span>
<a name="l00488"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf039e52fe45d6ab29e9d68282bf9f46b">00488</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCR_PID_Msk (0x3fu &lt;&lt; PMC_PCR_PID_Pos) </span><span class="comment">/**&lt; \brief (PMC_PCR) Peripheral ID */</span>
<a name="l00489"></a>00489 <span class="preprocessor">#define PMC_PCR_PID(value) ((PMC_PCR_PID_Msk &amp; ((value) &lt;&lt; PMC_PCR_PID_Pos)))</span>
<a name="l00490"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gadf6b73be6a88b6a8351569abe3d56b14">00490</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCR_CMD (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCR) Command */</span>
<a name="l00491"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaad56a2b89ddb060b1438188ededa22f6">00491</a> <span class="preprocessor">#define PMC_PCR_EN (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCR) Enable */</span>
<a name="l00492"></a>00492 <span class="comment">/* -------- PMC_OCR : (PMC Offset: 0x0110) Oscillator Calibration Register -------- */</span>
<a name="l00493"></a>00493 <span class="preprocessor">#define PMC_OCR_CAL4_Pos 0</span>
<a name="l00494"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga235fcd9ef2280ab09e882e6feab2fcb4">00494</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_CAL4_Msk (0x7fu &lt;&lt; PMC_OCR_CAL4_Pos) </span><span class="comment">/**&lt; \brief (PMC_OCR) RC Oscillator Calibration bits for 4 MHz */</span>
<a name="l00495"></a>00495 <span class="preprocessor">#define PMC_OCR_CAL4(value) ((PMC_OCR_CAL4_Msk &amp; ((value) &lt;&lt; PMC_OCR_CAL4_Pos)))</span>
<a name="l00496"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga66f57c76dd065ade034713e42feb7f66">00496</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_SEL4 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_OCR) Selection of RC Oscillator Calibration bits for 4 MHz */</span>
<a name="l00497"></a>00497 <span class="preprocessor">#define PMC_OCR_CAL8_Pos 8</span>
<a name="l00498"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa11a6b2f86faf3641f789b99e88f3413">00498</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_CAL8_Msk (0x7fu &lt;&lt; PMC_OCR_CAL8_Pos) </span><span class="comment">/**&lt; \brief (PMC_OCR) RC Oscillator Calibration bits for 8 MHz */</span>
<a name="l00499"></a>00499 <span class="preprocessor">#define PMC_OCR_CAL8(value) ((PMC_OCR_CAL8_Msk &amp; ((value) &lt;&lt; PMC_OCR_CAL8_Pos)))</span>
<a name="l00500"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga78fbc712afb0e5fbacf4cf74ca649d5d">00500</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_SEL8 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_OCR) Selection of RC Oscillator Calibration bits for 8 MHz */</span>
<a name="l00501"></a>00501 <span class="preprocessor">#define PMC_OCR_CAL12_Pos 16</span>
<a name="l00502"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaebcde6b9f684f22e620db9673ab3131a">00502</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_CAL12_Msk (0x7fu &lt;&lt; PMC_OCR_CAL12_Pos) </span><span class="comment">/**&lt; \brief (PMC_OCR) RC Oscillator Calibration bits for 12 MHz */</span>
<a name="l00503"></a>00503 <span class="preprocessor">#define PMC_OCR_CAL12(value) ((PMC_OCR_CAL12_Msk &amp; ((value) &lt;&lt; PMC_OCR_CAL12_Pos)))</span>
<a name="l00504"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga2dd373794cde6eef1c27f9a73d54f470">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_SEL12 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_OCR) Selection of RC Oscillator Calibration bits for 12 MHz */</span>
<a name="l00505"></a>00505 <span class="comment">/* -------- PMC_SLPWK_ER0 : (PMC Offset: 0x0114) SleepWalking Enable Register 0 -------- */</span>
<a name="l00506"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa59839bba436544207971815c2c11e56">00506</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 7 SleepWalking Enable */</span>
<a name="l00507"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad5f6db0f89c81394a149de9b818d26ca">00507</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 8 SleepWalking Enable */</span>
<a name="l00508"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga216d70ec1d38b2c139dd82ed58325b4b">00508</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 9 SleepWalking Enable */</span>
<a name="l00509"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa3254bdb469467e8be356a3e2cef9c66">00509</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 10 SleepWalking Enable */</span>
<a name="l00510"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae55e54d3d5bd094640b454ca8d1c98b0">00510</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 11 SleepWalking Enable */</span>
<a name="l00511"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab99d5a098cec46eeb93f3b0d3e60f903">00511</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 12 SleepWalking Enable */</span>
<a name="l00512"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae9789fa783a825734e8a5e5838a7163f">00512</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 13 SleepWalking Enable */</span>
<a name="l00513"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga51dadb6e66fadd3861e8928d4ae38e2a">00513</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 14 SleepWalking Enable */</span>
<a name="l00514"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga87b3b759b1c541a1812078d3fabbd40e">00514</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 15 SleepWalking Enable */</span>
<a name="l00515"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga13c2d732fdc323eb6082969ce7dd1787">00515</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 16 SleepWalking Enable */</span>
<a name="l00516"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0edf786eabc0ca3cf5b8b583f7a59ff8">00516</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 17 SleepWalking Enable */</span>
<a name="l00517"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga00c98e4030fb34cad748b3008bd1d66e">00517</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 18 SleepWalking Enable */</span>
<a name="l00518"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab43119eba8c2f4ab723c00849169523f">00518</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 19 SleepWalking Enable */</span>
<a name="l00519"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab09575cb5cad6e76033ba550f6eba4cf">00519</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 20 SleepWalking Enable */</span>
<a name="l00520"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6018bba1ff61d49b66340adeb558032c">00520</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 21 SleepWalking Enable */</span>
<a name="l00521"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8ea037282e75cc5c046a45f91d309049">00521</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 22 SleepWalking Enable */</span>
<a name="l00522"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae947d98d4be38826f4eaeab7c87c417d">00522</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 23 SleepWalking Enable */</span>
<a name="l00523"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga021bdd48209a17f9b61ed4db29bf8a71">00523</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 24 SleepWalking Enable */</span>
<a name="l00524"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8d2368decccafef61d1daa9ab1feb649">00524</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 25 SleepWalking Enable */</span>
<a name="l00525"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad28342fb568f2a89babcb83021c75245">00525</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 26 SleepWalking Enable */</span>
<a name="l00526"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf58524972c6cb494e1e9983d12ef2869">00526</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 27 SleepWalking Enable */</span>
<a name="l00527"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga5e4fa30789761f2e895b754db1a0d356">00527</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 28 SleepWalking Enable */</span>
<a name="l00528"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga77723a5cda09894ce392e37ddb1b33a6">00528</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 29 SleepWalking Enable */</span>
<a name="l00529"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3c37cd7a0efb23f7c29c24cb14e929b9">00529</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 30 SleepWalking Enable */</span>
<a name="l00530"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga841bcbcd6464fffb8949804f8574657c">00530</a> <span class="preprocessor">#define PMC_SLPWK_ER0_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER0) Peripheral 31 SleepWalking Enable */</span>
<a name="l00531"></a>00531 <span class="comment">/* -------- PMC_SLPWK_DR0 : (PMC Offset: 0x0118) SleepWalking Disable Register 0 -------- */</span>
<a name="l00532"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga5e9bbfee49bb688f4eeb710fa44fca20">00532</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 7 SleepWalking Disable */</span>
<a name="l00533"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga67953823b700e33d87338bf8a352e4fc">00533</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 8 SleepWalking Disable */</span>
<a name="l00534"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga948db235629c0041ccb47c795aa37ffc">00534</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 9 SleepWalking Disable */</span>
<a name="l00535"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf464ad11065a7306faad9bd70430b4ea">00535</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 10 SleepWalking Disable */</span>
<a name="l00536"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga07869d56d5406e7d90408c1a23aa5e6c">00536</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 11 SleepWalking Disable */</span>
<a name="l00537"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga5190bf95bc37a6b05d1a669664b3d4fd">00537</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 12 SleepWalking Disable */</span>
<a name="l00538"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga5a77c1b7943aa2544f0543c6e9a39e28">00538</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 13 SleepWalking Disable */</span>
<a name="l00539"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga2fda27a3f63352ad94ffa139e673ce3b">00539</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 14 SleepWalking Disable */</span>
<a name="l00540"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa01d43dceb9334f103ded15534d67f73">00540</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 15 SleepWalking Disable */</span>
<a name="l00541"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6b9a8c51ed8298f8ba49da09ab55980d">00541</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 16 SleepWalking Disable */</span>
<a name="l00542"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9c7b0537891b5a26ce3aae68f8361f8b">00542</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 17 SleepWalking Disable */</span>
<a name="l00543"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae431248a1b54f05c70cf150aa56d5be0">00543</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 18 SleepWalking Disable */</span>
<a name="l00544"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga46b1f041e09c78500bbd2f5d429646b8">00544</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 19 SleepWalking Disable */</span>
<a name="l00545"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad37e76fde9d7b6ab401d75cb5111a185">00545</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 20 SleepWalking Disable */</span>
<a name="l00546"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa653b0184fa468e90caf6982afb6922c">00546</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 21 SleepWalking Disable */</span>
<a name="l00547"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga215351fa253cc0b4327c6f7efa3f6ef6">00547</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 22 SleepWalking Disable */</span>
<a name="l00548"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac28d299c5abfb5b926058e08847fa81d">00548</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 23 SleepWalking Disable */</span>
<a name="l00549"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga329e5bf2ae42407a3abce01e22b8f7ab">00549</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 24 SleepWalking Disable */</span>
<a name="l00550"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7f86af4e4352b0feb90001d327f003f4">00550</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 25 SleepWalking Disable */</span>
<a name="l00551"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac30ab55e859fff38f4d947cbbe2ede8a">00551</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 26 SleepWalking Disable */</span>
<a name="l00552"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac05c9ac4acc0d89d111dad66b29678ad">00552</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 27 SleepWalking Disable */</span>
<a name="l00553"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga101ebe9b346860a4308e825640c16ae0">00553</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 28 SleepWalking Disable */</span>
<a name="l00554"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gabbf17fd219ae47df8d9adfc09818b8ff">00554</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 29 SleepWalking Disable */</span>
<a name="l00555"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gadb8361edd29501c31639b29d439a7442">00555</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 30 SleepWalking Disable */</span>
<a name="l00556"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga535a859388caa8385073eb68e7150bb7">00556</a> <span class="preprocessor">#define PMC_SLPWK_DR0_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR0) Peripheral 31 SleepWalking Disable */</span>
<a name="l00557"></a>00557 <span class="comment">/* -------- PMC_SLPWK_SR0 : (PMC Offset: 0x011C) SleepWalking Status Register 0 -------- */</span>
<a name="l00558"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6771914b09a260b40845efd5c09dc42b">00558</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 7 SleepWalking Status */</span>
<a name="l00559"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf31c268accd1f5da86d29d6f74809f38">00559</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 8 SleepWalking Status */</span>
<a name="l00560"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga39fb1a078476fd3389bf9b7b05295ba9">00560</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 9 SleepWalking Status */</span>
<a name="l00561"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf3e10aad30b975b83c02bc0a4fd41e6a">00561</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 10 SleepWalking Status */</span>
<a name="l00562"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab170fb2d87dc08f96dca72a28e08e1a4">00562</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 11 SleepWalking Status */</span>
<a name="l00563"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaddd10e42c31cca89bd6cc642c447abe7">00563</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 12 SleepWalking Status */</span>
<a name="l00564"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae06b8e2c022086f2155f5c1a2365222c">00564</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 13 SleepWalking Status */</span>
<a name="l00565"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga033d34c607752681043496b7b127bcaf">00565</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 14 SleepWalking Status */</span>
<a name="l00566"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga262e0e49fe37b5254beb847151d1b185">00566</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 15 SleepWalking Status */</span>
<a name="l00567"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6e2e58201b8aef990492bed2a1bdc1db">00567</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 16 SleepWalking Status */</span>
<a name="l00568"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga2662e927c76b108955331e8e4c4b896b">00568</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 17 SleepWalking Status */</span>
<a name="l00569"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga013a82b5c2815f2e52d14b6f6dc2b666">00569</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 18 SleepWalking Status */</span>
<a name="l00570"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9fcc0ae06dfed9fc15d2e33f7e4ca0da">00570</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 19 SleepWalking Status */</span>
<a name="l00571"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf4e8c136943976671775a545e578f501">00571</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 20 SleepWalking Status */</span>
<a name="l00572"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga4c4c2814c433de0b3ae83e8cd1aa08c6">00572</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 21 SleepWalking Status */</span>
<a name="l00573"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa5f77da184e5175a64fd9dd93e0adc7b">00573</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 22 SleepWalking Status */</span>
<a name="l00574"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga81ac1e46ee8c5b920e9b400ef630c459">00574</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 23 SleepWalking Status */</span>
<a name="l00575"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9489805fde5c17ca52b5cecbe55b2b8b">00575</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 24 SleepWalking Status */</span>
<a name="l00576"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7e24a1f1f3d0136da4d8c6b22c6e3383">00576</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 25 SleepWalking Status */</span>
<a name="l00577"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7a175554db3d8af248c9e9b39b12d96b">00577</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 26 SleepWalking Status */</span>
<a name="l00578"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9f64b43b4a4f49e0a4a4f4f4d6fa86ee">00578</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 27 SleepWalking Status */</span>
<a name="l00579"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gabb7e4cf074b6b79a47eba08e04da2f93">00579</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 28 SleepWalking Status */</span>
<a name="l00580"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaea8bbba6d0cd1f54272855707b096612">00580</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 29 SleepWalking Status */</span>
<a name="l00581"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad3ecd712cd531f248678bee23b6ad70b">00581</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 30 SleepWalking Status */</span>
<a name="l00582"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9dbdd9d1aa5bd57d07732811bfac0a76">00582</a> <span class="preprocessor">#define PMC_SLPWK_SR0_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR0) Peripheral 31 SleepWalking Status */</span>
<a name="l00583"></a>00583 <span class="comment">/* -------- PMC_SLPWK_ASR0 : (PMC Offset: 0x0120) SleepWalking Activity Status Register 0 -------- */</span>
<a name="l00584"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gacd5e99e838b4534e5eb5122fba31f81d">00584</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 7 Activity Status */</span>
<a name="l00585"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga4eac4b4695f4014900430a730bc6b9e2">00585</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 8 Activity Status */</span>
<a name="l00586"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga828ad958720d1dc480f3213d547b9884">00586</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 9 Activity Status */</span>
<a name="l00587"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1cf698e56267c5e9ff42dbf6981ed7db">00587</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 10 Activity Status */</span>
<a name="l00588"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3b1e8f4286a4b59be3dfd1fc943ba8bc">00588</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 11 Activity Status */</span>
<a name="l00589"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaedffc46071d316bb36e854eff5d0156e">00589</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 12 Activity Status */</span>
<a name="l00590"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga682c66ee149768ea3d0d7e5d2865b39a">00590</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 13 Activity Status */</span>
<a name="l00591"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf9d68e9ff1d3e5f08176860aa8c36a46">00591</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 14 Activity Status */</span>
<a name="l00592"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga17bb92cb5f3622e05eec01c3fca207f3">00592</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 15 Activity Status */</span>
<a name="l00593"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8152787ef2359f80ad8c2d2f4db429db">00593</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 16 Activity Status */</span>
<a name="l00594"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa659ed2d3895acf83e0efcfd9bb561c1">00594</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 17 Activity Status */</span>
<a name="l00595"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8c5ef4dc4783f64e8b0801b824993449">00595</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 18 Activity Status */</span>
<a name="l00596"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gafa8d37c0c66e77cba10ba30705e84c0f">00596</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 19 Activity Status */</span>
<a name="l00597"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga114081446573726684cd5acd66fda51d">00597</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 20 Activity Status */</span>
<a name="l00598"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga75d4248a5966ada2b663e99db0b6deed">00598</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 21 Activity Status */</span>
<a name="l00599"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga07cd7b45d0754d92ba6a1e96aaed2e88">00599</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 22 Activity Status */</span>
<a name="l00600"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7b8d2e279446264608373dac7d017f1f">00600</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 23 Activity Status */</span>
<a name="l00601"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9a62b30b829cb319a2dce62df09e024d">00601</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 24 Activity Status */</span>
<a name="l00602"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gabbf23af8eadc307ee1bebfb83e4d8d4b">00602</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 25 Activity Status */</span>
<a name="l00603"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3daeab1de1d5ed29cafa566df5d3776e">00603</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 26 Activity Status */</span>
<a name="l00604"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga413b2f1918c600717d1bbc4d4e8018ce">00604</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 27 Activity Status */</span>
<a name="l00605"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9fe54756fc91d85c706b725f405b47ec">00605</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 28 Activity Status */</span>
<a name="l00606"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaade9c863351e946fbb65ca740530d96b">00606</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 29 Activity Status */</span>
<a name="l00607"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gafdc5a98b12be110e23239c61caa66d52">00607</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 30 Activity Status */</span>
<a name="l00608"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab23c1221c3773c42011247533325c5f7">00608</a> <span class="preprocessor">#define PMC_SLPWK_ASR0_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR0) Peripheral 31 Activity Status */</span>
<a name="l00609"></a>00609 <span class="comment">/* -------- PMC_PMMR : (PMC Offset: 0x0130) PLL Maximum Multiplier Value Register -------- */</span>
<a name="l00610"></a>00610 <span class="preprocessor">#define PMC_PMMR_PLLA_MMAX_Pos 0</span>
<a name="l00611"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga953c032e7a1789cfd1c988f1b8714fe3">00611</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PMMR_PLLA_MMAX_Msk (0x7ffu &lt;&lt; PMC_PMMR_PLLA_MMAX_Pos) </span><span class="comment">/**&lt; \brief (PMC_PMMR) PLLA Maximum Allowed Multiplier Value */</span>
<a name="l00612"></a>00612 <span class="preprocessor">#define PMC_PMMR_PLLA_MMAX(value) ((PMC_PMMR_PLLA_MMAX_Msk &amp; ((value) &lt;&lt; PMC_PMMR_PLLA_MMAX_Pos)))</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span><span class="comment">/* -------- PMC_SLPWK_ER1 : (PMC Offset: 0x0134) SleepWalking Enable Register 1 -------- */</span>
<a name="l00614"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3f5ae5306da2d67e62c5d04420d98b28">00614</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID32 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 32 SleepWalking Enable */</span>
<a name="l00615"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaddc5483c142f6d61017e04bd4200127a">00615</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID33 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 33 SleepWalking Enable */</span>
<a name="l00616"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga57cf107ae4124dc8bc11b3e62133e557">00616</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID34 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 34 SleepWalking Enable */</span>
<a name="l00617"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac123c4d2d4b85497660215a4691910cf">00617</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID35 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 35 SleepWalking Enable */</span>
<a name="l00618"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga69f970e7ea026d4b22a1ca182c755bb8">00618</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID37 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 37 SleepWalking Enable */</span>
<a name="l00619"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf0e4fb57be2f5ebbe3e27183a3ed8c40">00619</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID39 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 39 SleepWalking Enable */</span>
<a name="l00620"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gabef08907d93b2e1f0bc8706673cf5075">00620</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID40 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 40 SleepWalking Enable */</span>
<a name="l00621"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga5e45794d9cd85a7239f619bd39719ec3">00621</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID41 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 41 SleepWalking Enable */</span>
<a name="l00622"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga69395c66e87ccc2b25a2981d6be95608">00622</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID42 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 42 SleepWalking Enable */</span>
<a name="l00623"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaffcb06d3de9a6278945958242405e697">00623</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID43 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 43 SleepWalking Enable */</span>
<a name="l00624"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gadc4b869dd2ff4e0747366b7ecd899030">00624</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID44 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 44 SleepWalking Enable */</span>
<a name="l00625"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga2c33d900df47863b45c96ff87f614336">00625</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID45 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 45 SleepWalking Enable */</span>
<a name="l00626"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac90b10829936f98e7eef0f511ee31d56">00626</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID46 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 46 SleepWalking Enable */</span>
<a name="l00627"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaebf377e04fd5a6eefcd3099b18dd4e3c">00627</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID47 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 47 SleepWalking Enable */</span>
<a name="l00628"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaedb7d4351ce7ffc23279859d4eabc460">00628</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID48 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 48 SleepWalking Enable */</span>
<a name="l00629"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gafc6b3a3343b4d8f5d2bd89eecbde0200">00629</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID49 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 49 SleepWalking Enable */</span>
<a name="l00630"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga2204375d48ed2e8796182a8c5d7ea0b6">00630</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID50 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 50 SleepWalking Enable */</span>
<a name="l00631"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7d4f43decce1ab022ad97379705cd05b">00631</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID51 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 51 SleepWalking Enable */</span>
<a name="l00632"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga86c00b4ba113acdbff47547443c88252">00632</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID52 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 52 SleepWalking Enable */</span>
<a name="l00633"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf34707cc2f73df5e1a0d681c342273ef">00633</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID53 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 53 SleepWalking Enable */</span>
<a name="l00634"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9792ce89c425d8a5f48138e4c2d9207a">00634</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID56 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 56 SleepWalking Enable */</span>
<a name="l00635"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab571b69744492177d28d2cd369fc9557">00635</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID57 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 57 SleepWalking Enable */</span>
<a name="l00636"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7fdf8770dbdad26596591bc1cee4dcbd">00636</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID58 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 58 SleepWalking Enable */</span>
<a name="l00637"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1519c9318deeedd834662d5ad7374bf1">00637</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID59 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 59 SleepWalking Enable */</span>
<a name="l00638"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga780fe16c095a2bc0502c5a43bebea374">00638</a> <span class="preprocessor">#define PMC_SLPWK_ER1_PID60 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ER1) Peripheral 60 SleepWalking Enable */</span>
<a name="l00639"></a>00639 <span class="comment">/* -------- PMC_SLPWK_DR1 : (PMC Offset: 0x0138) SleepWalking Disable Register 1 -------- */</span>
<a name="l00640"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac3df64c7f8916cf9325762a80fd9ee80">00640</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID32 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 32 SleepWalking Disable */</span>
<a name="l00641"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga707ff967774e6bb8804d0fbaad7cee81">00641</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID33 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 33 SleepWalking Disable */</span>
<a name="l00642"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad756ecdc6dcc517ec72b462eb3126480">00642</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID34 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 34 SleepWalking Disable */</span>
<a name="l00643"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga971bfbb1c353f0d6b5c3dc2996849113">00643</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID35 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 35 SleepWalking Disable */</span>
<a name="l00644"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa24df900c562d8599d9a1e93cfe7768a">00644</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID37 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 37 SleepWalking Disable */</span>
<a name="l00645"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0cc12f8d0d826fd8ca3d2c43d7daea8f">00645</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID39 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 39 SleepWalking Disable */</span>
<a name="l00646"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0e2fc3b41930f8488c1b4c02e508db17">00646</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID40 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 40 SleepWalking Disable */</span>
<a name="l00647"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6c62a73714d2ece7ef85e3f5b312f2ab">00647</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID41 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 41 SleepWalking Disable */</span>
<a name="l00648"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9c3af32a2b4879f6556a0a21563340a5">00648</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID42 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 42 SleepWalking Disable */</span>
<a name="l00649"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1ceeb837db278ec8d1ef2f60bf87cef1">00649</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID43 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 43 SleepWalking Disable */</span>
<a name="l00650"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga60b5b21abf5e51bf745b1cd41afe93dd">00650</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID44 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 44 SleepWalking Disable */</span>
<a name="l00651"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad070a6e877cf1a5db6f28d65a5aeb067">00651</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID45 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 45 SleepWalking Disable */</span>
<a name="l00652"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7e9a3273aacfe6cce7bd9c1b7839e00d">00652</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID46 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 46 SleepWalking Disable */</span>
<a name="l00653"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae32fd6bbbae61bc66c0e49f82fb51440">00653</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID47 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 47 SleepWalking Disable */</span>
<a name="l00654"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga71fcb7b9c9f1d45cbf20671232affec3">00654</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID48 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 48 SleepWalking Disable */</span>
<a name="l00655"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf486f7e217b7465f8dbdac9d83d50ffd">00655</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID49 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 49 SleepWalking Disable */</span>
<a name="l00656"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9ac2b90f28a4c61bb37a6fa7dff3ac06">00656</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID50 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 50 SleepWalking Disable */</span>
<a name="l00657"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa0ca00032c84b2ac985009d303b9a492">00657</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID51 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 51 SleepWalking Disable */</span>
<a name="l00658"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab88c17991c3799f2ac218ae9bb32fe4f">00658</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID52 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 52 SleepWalking Disable */</span>
<a name="l00659"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga05d44f982b76fd967b0d503d96cff30d">00659</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID53 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 53 SleepWalking Disable */</span>
<a name="l00660"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga31daa36136a4d235eee7080bebb2d3b9">00660</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID56 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 56 SleepWalking Disable */</span>
<a name="l00661"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf9d93f3531c9ebc04435a0d859f49076">00661</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID57 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 57 SleepWalking Disable */</span>
<a name="l00662"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad5416a3a7ce1d228a7ec63fa70e2856a">00662</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID58 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 58 SleepWalking Disable */</span>
<a name="l00663"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga00141d4b1cdec8a3240a5f425c09bff9">00663</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID59 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 59 SleepWalking Disable */</span>
<a name="l00664"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab17973a87a2d3aca8fac066257e19773">00664</a> <span class="preprocessor">#define PMC_SLPWK_DR1_PID60 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_DR1) Peripheral 60 SleepWalking Disable */</span>
<a name="l00665"></a>00665 <span class="comment">/* -------- PMC_SLPWK_SR1 : (PMC Offset: 0x013C) SleepWalking Status Register 1 -------- */</span>
<a name="l00666"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab35f2fed32d7a36856ec50b1670b43ed">00666</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID32 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 32 SleepWalking Status */</span>
<a name="l00667"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae1c7dcd09385fe4ef73d1b7b043672ca">00667</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID33 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 33 SleepWalking Status */</span>
<a name="l00668"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga8822fe4c11dc208c63594d9b5c6613df">00668</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID34 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 34 SleepWalking Status */</span>
<a name="l00669"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7f6b767906dbe36607ff26bf0b021b3a">00669</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID35 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 35 SleepWalking Status */</span>
<a name="l00670"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gac4237fa239f3feb2e392c03e6dc5ee25">00670</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID37 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 37 SleepWalking Status */</span>
<a name="l00671"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga21c2dae73b4a4c28ecf39daa50391f67">00671</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID39 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 39 SleepWalking Status */</span>
<a name="l00672"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf6c8dbbddcffcae7dc4dfe25953829d3">00672</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID40 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 40 SleepWalking Status */</span>
<a name="l00673"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga70b657db5cb6144083d30b99c43de6ee">00673</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID41 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 41 SleepWalking Status */</span>
<a name="l00674"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga6d4a43241f683a33688eff8f4879729d">00674</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID42 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 42 SleepWalking Status */</span>
<a name="l00675"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad720766db8b402dbf29662afb9f13a75">00675</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID43 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 43 SleepWalking Status */</span>
<a name="l00676"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad69d384d0755e302da023e0af787c654">00676</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID44 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 44 SleepWalking Status */</span>
<a name="l00677"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga666904d2a504e68517ea35babee3e10f">00677</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID45 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 45 SleepWalking Status */</span>
<a name="l00678"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga29aaa8fd35ed53437f572636b1a252db">00678</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID46 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 46 SleepWalking Status */</span>
<a name="l00679"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga43b60427ff7b970a4f0f9ae6e0fdc6f5">00679</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID47 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 47 SleepWalking Status */</span>
<a name="l00680"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga47fb4f294882413720eda1a7d8132ce4">00680</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID48 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 48 SleepWalking Status */</span>
<a name="l00681"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaf6cdcc6c7d609f1397e11b3f298353f8">00681</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID49 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 49 SleepWalking Status */</span>
<a name="l00682"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaccab4d438abeeff2b50a23175777b540">00682</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID50 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 50 SleepWalking Status */</span>
<a name="l00683"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga458110316103fc91fe6403e77597d6d1">00683</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID51 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 51 SleepWalking Status */</span>
<a name="l00684"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7c2521b9c9aa2c147ef0bfad83db4eec">00684</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID52 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 52 SleepWalking Status */</span>
<a name="l00685"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga679e38c2428b7163671f3b22eea0fe17">00685</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID53 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 53 SleepWalking Status */</span>
<a name="l00686"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga7b61d0e37abe1df3f48d029ce16a91a5">00686</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID56 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 56 SleepWalking Status */</span>
<a name="l00687"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gab0cfc6c8f2bfb153f07f78341efa69a0">00687</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID57 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 57 SleepWalking Status */</span>
<a name="l00688"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaa52b4dbc91552c8cd37ef2797917e933">00688</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID58 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 58 SleepWalking Status */</span>
<a name="l00689"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga37ee13ef18e767c49075089e51f626f9">00689</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID59 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 59 SleepWalking Status */</span>
<a name="l00690"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0fba1f8f21ab792628bcfbadf8414caf">00690</a> <span class="preprocessor">#define PMC_SLPWK_SR1_PID60 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_SR1) Peripheral 60 SleepWalking Status */</span>
<a name="l00691"></a>00691 <span class="comment">/* -------- PMC_SLPWK_ASR1 : (PMC Offset: 0x0140) SleepWalking Activity Status Register 1 -------- */</span>
<a name="l00692"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaed7cd2ef02c6f1713bdccbe5129452e6">00692</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID32 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 32 Activity Status */</span>
<a name="l00693"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaab6384d4de4c6b740e9b296fcf8a9843">00693</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID33 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 33 Activity Status */</span>
<a name="l00694"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga90ef4c6d673fd5ed2b74616a0490df94">00694</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID34 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 34 Activity Status */</span>
<a name="l00695"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9dc24631242c68111df9bb4e8b075060">00695</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID35 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 35 Activity Status */</span>
<a name="l00696"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gad32f9c6f78963b498f7d6c8105d86f5e">00696</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID37 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 37 Activity Status */</span>
<a name="l00697"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga17d9236f48a1f6ee42bc8287a286c525">00697</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID39 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 39 Activity Status */</span>
<a name="l00698"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga909ddaeb2c153579d27fad70e565db68">00698</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID40 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 40 Activity Status */</span>
<a name="l00699"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga4a882462e5986c62b3ad8043f299fdbf">00699</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID41 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 41 Activity Status */</span>
<a name="l00700"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3446c2a27da78ebc47614981ba86f632">00700</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID42 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 42 Activity Status */</span>
<a name="l00701"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga0a27c707131ddaa56cc370bc51b8b230">00701</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID43 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 43 Activity Status */</span>
<a name="l00702"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga39830db10e3c07e603316ea6631b4c89">00702</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID44 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 44 Activity Status */</span>
<a name="l00703"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga01f7bcf21496e08635f0d60a2e6ba8e8">00703</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID45 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 45 Activity Status */</span>
<a name="l00704"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga9f4f9b9add2475e4bb93ece7b40a94dc">00704</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID46 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 46 Activity Status */</span>
<a name="l00705"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gafd5500661fca372780b20522df467df9">00705</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID47 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 47 Activity Status */</span>
<a name="l00706"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga887198bce049df748759d1c3f9041ad3">00706</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID48 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 48 Activity Status */</span>
<a name="l00707"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga3268f328d48ae9a3b9e16a46614695f1">00707</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID49 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 49 Activity Status */</span>
<a name="l00708"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga2d2d99e2b2bfd6f7d495d9117a5104a4">00708</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID50 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 50 Activity Status */</span>
<a name="l00709"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga79d9a2e4a1cebaf4c5e2fa569cdba3a7">00709</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID51 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 51 Activity Status */</span>
<a name="l00710"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga59f5331fe305469aa38139c0cf95b61e">00710</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID52 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 52 Activity Status */</span>
<a name="l00711"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga65d68f06f2edea6a4d2b5cfa62c37227">00711</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID53 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 53 Activity Status */</span>
<a name="l00712"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga2676e54cd88cce57d6b1ba09f7c3c866">00712</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID56 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 56 Activity Status */</span>
<a name="l00713"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga67274aa2482ed51d2cd0e0cc6d41a1d5">00713</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID57 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 57 Activity Status */</span>
<a name="l00714"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga1291144e3aa0588181e47e24603781c1">00714</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID58 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 58 Activity Status */</span>
<a name="l00715"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gaae9a7012faa614368ff01d54ab17e1cd">00715</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID59 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 59 Activity Status */</span>
<a name="l00716"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#gae4b62b287f34278901ce3303868eae7f">00716</a> <span class="preprocessor">#define PMC_SLPWK_ASR1_PID60 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_ASR1) Peripheral 60 Activity Status */</span>
<a name="l00717"></a>00717 <span class="comment">/* -------- PMC_SLPWK_AIPR : (PMC Offset: 0x0144) SleepWalking Activity In Progress Register -------- */</span>
<a name="l00718"></a><a class="code" href="group___s_a_m_e70___p_m_c.html#ga4f6a2967a383e21724097248327fd43f">00718</a> <span class="preprocessor">#define PMC_SLPWK_AIPR_AIP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_SLPWK_AIPR) Activity In Progress */</span>
<a name="l00719"></a>00719 <span class="comment"></span>
<a name="l00720"></a>00720 <span class="comment">/*@}*/</span>
<a name="l00721"></a>00721 
<a name="l00722"></a>00722 
<a name="l00723"></a>00723 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_PMC_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
