// Seed: 2232362871
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply0 id_1,
    output uwire   id_2,
    inout  supply0 id_3
);
  wire id_5;
  supply0 id_6;
  wire id_7;
  id_8(
      .id_0(id_0), .id_1(1), .id_2(id_0), .id_3(id_5), .id_4(1'b0), .id_5(id_2), .id_6(1)
  );
  assign id_6 = id_3;
  module_0(
      id_7, id_7, id_5, id_7, id_7, id_5, id_7, id_7, id_7
  );
  tri1 id_9 = 1;
endmodule
