
*** Running vivado
    with args -log design_1_s02_mmu_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_s02_mmu_0.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Sep  4 16:23:55 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_s02_mmu_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1655.020 ; gain = 20.836 ; free physical = 13025 ; free virtual = 92911
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/faciraci/Modules/ipLib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_s02_mmu_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d71e4d447562533d to dir: /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/design_1_s02_mmu_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.cache/ip/2024.1/d/7/d71e4d447562533d/design_1_s01_mmu_0.dcp to /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/design_1_s02_mmu_0_synth_1/design_1_s02_mmu_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.cache/ip/2024.1/d/7/d71e4d447562533d/design_1_s01_mmu_0_stub.v to /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/design_1_s02_mmu_0_synth_1/design_1_s02_mmu_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.cache/ip/2024.1/d/7/d71e4d447562533d/design_1_s01_mmu_0_stub.vhdl to /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/design_1_s02_mmu_0_synth_1/design_1_s02_mmu_0_stub.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.cache/ip/2024.1/d/7/d71e4d447562533d/design_1_s01_mmu_0_sim_netlist.v to /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/design_1_s02_mmu_0_synth_1/design_1_s02_mmu_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.cache/ip/2024.1/d/7/d71e4d447562533d/design_1_s01_mmu_0_sim_netlist.vhdl to /home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.runs/design_1_s02_mmu_0_synth_1/design_1_s02_mmu_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_s02_mmu_0, cache-ID = d71e4d447562533d.
INFO: [Common 17-206] Exiting Vivado at Wed Sep  4 16:24:04 2024...
