read_verilog ../top.v
proc
ice40_dsp
synth_ice40 -top top
design -reset
read_verilog ../top.v
synth -top top
write_verilog synth.v
