

================================================================
== Vivado HLS Report for 'convolution2D'
================================================================
* Date:           Wed Dec  4 15:48:43 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Convolution2D
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   29|   29|   29|   29|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   27|   27|        12|          8|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     42|       0|   1289|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    282|
|Register         |        -|      -|    1199|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     42|    1199|   1571|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     19|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_346_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_352_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_357_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_363_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_368_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_374_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_379_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_385_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_390_p2          |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_0_1_fu_614_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_0_2_fu_694_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_2_1_fu_699_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_2_2_fu_736_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_2_fu_669_p2    |     *    |      3|  0|  20|          32|          32|
    |grp_fu_431_p2          |     +    |      0|  0|  39|          32|          32|
    |grp_fu_437_p2          |     +    |      0|  0|  32|          32|          32|
    |grp_fu_447_p2          |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_463_p2          |     +    |      0|  0|  10|           2|           1|
    |sum_2_0_2_2_fu_730_p2  |     +    |      0|  0|  32|          32|          32|
    |sum_2_1_2_2_fu_777_p2  |     +    |      0|  0|  32|          32|          32|
    |sum_2_2_2_2_fu_814_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp10_fu_756_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp11_fu_771_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp12_fu_762_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp13_fu_766_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp17_fu_792_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp18_fu_809_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp19_fu_797_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp20_fu_803_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_725_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_664_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp6_fu_719_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_714_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_747_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_639_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp_10_fu_820_p2       |     +    |      0|  0|  15|           5|           2|
    |tmp_12_fu_547_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp_13_fu_558_p2       |     +    |      0|  0|  15|           5|           1|
    |tmp_14_fu_568_p2       |     +    |      0|  0|  15|           5|           2|
    |tmp_15_fu_644_p2       |     +    |      0|  0|  15|           5|           2|
    |tmp_16_fu_684_p2       |     +    |      0|  0|  15|           5|           3|
    |tmp_18_fu_592_p2       |     +    |      0|  0|  15|           6|           6|
    |tmp_19_fu_603_p2       |     +    |      0|  0|  15|           6|           1|
    |tmp_20_fu_629_p2       |     +    |      0|  0|  15|           6|           2|
    |tmp_21_fu_654_p2       |     +    |      0|  0|  15|           6|           2|
    |tmp_22_fu_704_p2       |     +    |      0|  0|  15|           6|           3|
    |tmp_3_fu_489_p2        |     +    |      0|  0|  15|           5|           5|
    |tmp_4_0_2_fu_517_p2    |     +    |      0|  0|  12|           3|           2|
    |tmp_4_fu_500_p2        |     +    |      0|  0|  15|           5|           1|
    |tmp_5_fu_523_p2        |     +    |      0|  0|  15|           5|           2|
    |tmp_6_fu_619_p2        |     +    |      0|  0|  15|           5|           2|
    |tmp_7_fu_674_p2        |     +    |      0|  0|  15|           5|           3|
    |tmp_8_fu_782_p2        |     +    |      0|  0|  15|           5|           1|
    |tmp_fu_742_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp_9_fu_511_p2        |     -    |      0|  0|  15|           5|           5|
    |exitcond3_fu_457_p2    |   icmp   |      0|  0|   8|           2|           2|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     42|  0|1289|        1223|        1175|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_317_p4  |   9|          2|    2|          4|
    |i_reg_313                   |   9|          2|    2|          4|
    |input_r_address0            |  44|          9|    5|         45|
    |input_r_address1            |  41|          8|    5|         40|
    |kernel_address0             |  33|          6|    4|         24|
    |kernel_address1             |  27|          5|    4|         20|
    |output_r_address0           |  21|          4|    4|         16|
    |output_r_d0                 |  21|          4|   32|        128|
    |reg_332                     |   9|          2|   32|         64|
    |reg_337                     |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 282|         57|  124|        422|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |exitcond3_reg_875                |   1|   0|    1|          0|
    |exitcond3_reg_875_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_879                      |   2|   0|    2|          0|
    |i_reg_313                        |   2|   0|    2|          0|
    |kernel_load_1_reg_921            |  32|   0|   32|          0|
    |kernel_load_2_reg_940            |  32|   0|   32|          0|
    |kernel_load_5_reg_956            |  32|   0|   32|          0|
    |kernel_load_6_reg_998            |  32|   0|   32|          0|
    |kernel_load_7_reg_1004           |  32|   0|   32|          0|
    |reg_324                          |  32|   0|   32|          0|
    |reg_328                          |  32|   0|   32|          0|
    |reg_332                          |  32|   0|   32|          0|
    |reg_337                          |  32|   0|   32|          0|
    |reg_342                          |  32|   0|   32|          0|
    |reg_395                          |  32|   0|   32|          0|
    |reg_399                          |  32|   0|   32|          0|
    |reg_403                          |  32|   0|   32|          0|
    |reg_407                          |  32|   0|   32|          0|
    |reg_411                          |  32|   0|   32|          0|
    |reg_415                          |  32|   0|   32|          0|
    |reg_419                          |  32|   0|   32|          0|
    |reg_423                          |  32|   0|   32|          0|
    |reg_427                          |  32|   0|   32|          0|
    |reg_443                          |  32|   0|   32|          0|
    |reg_453                          |  32|   0|   32|          0|
    |sum_2_0_2_2_reg_1065             |  32|   0|   32|          0|
    |sum_2_1_2_2_reg_1085             |  32|   0|   32|          0|
    |sum_2_2_2_2_reg_1095             |  32|   0|   32|          0|
    |tmp17_reg_1090                   |  32|   0|   32|          0|
    |tmp5_reg_1025                    |  32|   0|   32|          0|
    |tmp8_reg_1075                    |  32|   0|   32|          0|
    |tmp9_reg_1010                    |  32|   0|   32|          0|
    |tmp_12_reg_927                   |   5|   0|    5|          0|
    |tmp_18_reg_961                   |   6|   0|    6|          0|
    |tmp_1_0_1_1_reg_988              |  32|   0|   32|          0|
    |tmp_1_0_2_2_reg_1045             |  32|   0|   32|          0|
    |tmp_1_1_0_1_reg_978              |  32|   0|   32|          0|
    |tmp_1_1_0_2_reg_1050             |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_1055             |  32|   0|   32|          0|
    |tmp_1_1_2_2_reg_1070             |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1030               |  32|   0|   32|          0|
    |tmp_1_2_1_1_reg_1080             |  32|   0|   32|          0|
    |tmp_3_reg_886                    |   5|   0|    5|          0|
    |tmp_4_0_2_reg_910                |   3|   0|    3|          0|
    |tmp_9_reg_903                    |   5|   0|    5|          0|
    |tmp_9_reg_903_pp0_iter1_reg      |   5|   0|    5|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1199|   0| 1199|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_start           |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_done            | out |    1| ap_ctrl_hs | convolution2D | return value |
|ap_idle            | out |    1| ap_ctrl_hs | convolution2D | return value |
|ap_ready           | out |    1| ap_ctrl_hs | convolution2D | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r    |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r    |     array    |
|input_r_address1   | out |    5|  ap_memory |    input_r    |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r    |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r    |     array    |
|kernel_address0    | out |    4|  ap_memory |     kernel    |     array    |
|kernel_ce0         | out |    1|  ap_memory |     kernel    |     array    |
|kernel_q0          |  in |   32|  ap_memory |     kernel    |     array    |
|kernel_address1    | out |    4|  ap_memory |     kernel    |     array    |
|kernel_ce1         | out |    1|  ap_memory |     kernel    |     array    |
|kernel_q1          |  in |   32|  ap_memory |     kernel    |     array    |
|output_r_address0  | out |    4|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

