================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Thu Feb 05 05:12:38 EST 2026
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         project_1
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu3eg-sbva484-1-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              20160
FF:               21158
DSP:              1
BRAM:             66
URAM:             0
SRL:              659


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 3.468       |
| Post-Route     | 4.567       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                  | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                  | 20160 | 21158 | 1   | 66   |      |     |        |      |         |          |        |
|   (inst)                                                              | 1     | 153   |     |      |      |     |        |      |         |          |        |
|   A_m_axi_U                                                           | 526   | 741   |     | 1    |      |     |        |      |         |          |        |
|   C_m_axi_U                                                           | 698   | 998   |     |      |      |     |        |      |         |          |        |
|   col_sum_1_U                                                         | 68    | 48    |     |      |      |     |        |      |         |          |        |
|   col_sum_2_U                                                         | 67    | 48    |     |      |      |     |        |      |         |          |        |
|   col_sum_3_U                                                         | 67    | 48    |     |      |      |     |        |      |         |          |        |
|   col_sum_4_U                                                         |       |       |     |      |      |     |        |      |         |          |        |
|   col_sum_5_U                                                         |       |       |     |      |      |     |        |      |         |          |        |
|   col_sum_6_U                                                         |       |       |     |      |      |     |        |      |         |          |        |
|   col_sum_7_U                                                         |       |       |     |      |      |     |        |      |         |          |        |
|   col_sum_U                                                           | 68    | 48    |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                                     | 162   | 181   |     |      |      |     |        |      |         |          |        |
|   denom_row_U                                                         |       |       |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_VITIS_LOOP_38_1_fu_195                      |       |       |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215      | 142   | 84    |     |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215)  | 119   | 82    |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240      | 17802 | 18679 |     |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240)  | 76    | 241   |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U20                                         | 2164  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U21                                         | 2164  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U22                                         | 2164  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U23                                         | 2317  | 2339  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U24                                         | 2334  | 2363  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U25                                         | 2183  | 2301  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U26                                         | 2183  | 2301  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U27                                         | 2183  | 2301  |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_VITIS_LOOP_75_7_fu_286                      |       |       |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                          |       |       |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314     | 206   | 111   | 1   |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314) | 109   | 109   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                          | 60    | 2     |     |      |      |     |        |      |         |          |        |
|     mul_24s_17s_41_5_1_U72                                            |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U                |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U                |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U                |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U                |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U                |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U                |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U                |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U                  |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U        |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U        |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U        |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U        |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U        |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U        |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U        |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U          |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U              |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U              |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U              |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U              |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U              |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U              |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U              |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U                |       |       |     |      |      |     |        |      |         |          |        |
+-----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 28.57% | OK     |
| FD                                                        | 50%       | 14.99% | OK     |
| LUTRAM+SRL                                                | 25%       | 2.62%  | OK     |
| CARRY8                                                    | 25%       | 19.09% | OK     |
| MUXF7                                                     | 15%       | 0.12%  | OK     |
| DSP                                                       | 80%       | 0.28%  | OK     |
| RAMB/FIFO                                                 | 80%       | 15.28% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 7.78%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1323      | 120    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.86   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                    | ENDPOINT PIN                                                                       | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                   |                                                                                    |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 5.433 | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]/C | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ram_reg_bram_0/ADDRARDADDR[4] |            2 |         96 |          4.165 |          0.412 |        3.753 |
| Path2 | 5.793 | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C | denom_row_U/ram_reg/DINADIN[4]                                                     |            8 |         47 |          3.881 |          1.295 |        2.586 |
| Path3 | 5.813 | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C | denom_row_U/ram_reg/DINADIN[7]                                                     |            8 |         47 |          3.886 |          1.304 |        2.582 |
| Path4 | 5.832 | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C | denom_row_U/ram_reg/DINADIN[5]                                                     |            8 |         47 |          3.859 |          1.284 |        2.575 |
| Path5 | 5.859 | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C | denom_row_U/ram_reg/DINADIN[12]                                                    |            8 |         47 |          3.814 |          1.281 |        2.533 |
+-------+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]                                               | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_i_36          | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_3__3 | CLB.LUT.LUT5           |
    | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ram_reg_bram_0                                                           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_21                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_18                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_20                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_13                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]                                               | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_i_36          | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_3__3 | CLB.LUT.LUT5           |
    | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ram_reg_bram_0                                                           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_21                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_18                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_20                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_13                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]                                               | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_i_36          | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_3__3 | CLB.LUT.LUT5           |
    | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ram_reg_bram_0                                                           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_21                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_18                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_20                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_13                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]                                               | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_i_36          | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_3__3 | CLB.LUT.LUT5           |
    | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ram_reg_bram_0                                                           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_21                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_18                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_20                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_13                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]                                               | REGISTER.SDR.FDSE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_i_36          | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_3__3 | CLB.LUT.LUT5           |
    | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ram_reg_bram_0                                                           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_21                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_18                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_20                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]                                               | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51                                                   | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41                                                   | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_13                                                   | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                                                                           | BLOCKRAM.BRAM.RAMB18E2 |
    +-------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/top_kernel_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/top_kernel_failfast_routed.rpt                 |
| power                    | impl/verilog/report/top_kernel_power_routed.rpt                    |
| status                   | impl/verilog/report/top_kernel_status_routed.rpt                   |
| timing                   | impl/verilog/report/top_kernel_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/top_kernel_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/top_kernel_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/top_kernel_utilization_hierarchical_routed.rpt |
+--------------------------+--------------------------------------------------------------------+


