Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 18 12:55:58 2018
| Host         : DESKTOP-GI6NB51 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/digitRecognizer_timing_synth.rpt
| Design       : digitRecognizer
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 4.266ns (71.485%)  route 1.702ns (28.515%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1380, unset)         0.973     0.973    Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
                         DSP48E1                                      r  Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.500     3.473 r  Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.000     3.473    Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[41])
                                                      1.518     4.991 r  Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[41]
                         net (fo=1, unplaced)         0.800     5.791    Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[41]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.915 r  Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_REG.NORMAL.exp_op[0]_i_2/O
                         net (fo=1, unplaced)         0.902     6.817    Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/exp_rnd[0]
                         LUT5 (Prop_lut5_I0_O)        0.124     6.941 r  Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.941    Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]_0[0]
                         FDRE                                         r  Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1380, unset)         0.924     8.924    Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
                         FDRE                                         r  Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_D)       -0.064     8.825    Loop_ho_loop_proc_U0/digitRecognizer_fdEe_x_U7/digitRecognizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  1.884    




