<profile>
    <ReportVersion>
        <Version>2025.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>kintexu</ProductFamily>
        <Part>xcku115-flva1517-3-e</Part>
        <TopModelName>pyramidal_hs</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>17.823</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1412689</Best-caseLatency>
            <Average-caseLatency>1412689</Average-caseLatency>
            <Worst-caseLatency>1412689</Worst-caseLatency>
            <Best-caseRealTimeLatency>25.178 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>25.178 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>25.178 ms</Worst-caseRealTimeLatency>
            <Interval-min>1412690</Interval-min>
            <Interval-max>1412690</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../HS_hls/src/pyramidal_hs.cpp:6</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>42</BRAM_18K>
            <DSP>53</DSP>
            <FF>28641</FF>
            <LUT>32450</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>5520</DSP>
            <FF>1326720</FF>
            <LUT>663360</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>pyramidal_hs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>pyramidal_hs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>pyramidal_hs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>pyramidal_hs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>pyramidal_hs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>pyramidal_hs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>img1_address0</name>
            <Object>img1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img1_ce0</name>
            <Object>img1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img1_q0</name>
            <Object>img1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img1_address1</name>
            <Object>img1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img1_ce1</name>
            <Object>img1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img1_q1</name>
            <Object>img1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img2_address0</name>
            <Object>img2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img2_ce0</name>
            <Object>img2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img2_q0</name>
            <Object>img2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img2_address1</name>
            <Object>img2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img2_ce1</name>
            <Object>img2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img2_q1</name>
            <Object>img2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_address0</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_ce0</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_we0</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_d0</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_q0</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_address1</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_ce1</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_we1</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_d1</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_q1</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_address0</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_ce0</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_we0</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_d0</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_q0</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_address1</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_ce1</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_we1</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_d1</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_q1</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>pyramidal_hs</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164</InstName>
                    <ModuleName>pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>164</ID>
                    <BindInstances>icmp_ln6_fu_285_p2 add_ln6_2_fu_291_p2 add_ln6_fu_303_p2 icmp_ln7_fu_309_p2 select_ln6_fu_343_p3 select_ln6_1_fu_315_p3 mul_6ns_8ns_13_1_1_U3 mac_muladd_5ns_4ns_5ns_7_4_1_U5 urem_6ns_3ns_2_10_1_U1 mul_6ns_8ns_13_1_1_U4 mac_muladd_5ns_4ns_5ns_7_4_1_U5 urem_6ns_3ns_2_10_1_U2 add_ln9_fu_457_p2 sub_ln10_fu_549_p2 sub_ln10_1_fu_565_p2 select_ln10_fu_581_p3 add_ln7_fu_359_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188</InstName>
                    <ModuleName>pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>188</ID>
                    <BindInstances>icmp_ln6_fu_163_p2 add_ln6_fu_169_p2 add_ln6_1_fu_181_p2 icmp_ln7_fu_187_p2 select_ln6_fu_193_p3 select_ln6_1_fu_201_p3 add_ln9_fu_294_p2 sub_ln10_fu_373_p2 sub_ln10_1_fu_389_p2 select_ln10_fu_405_p3 add_ln7_fu_265_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198</InstName>
                    <ModuleName>pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>198</ID>
                    <BindInstances>icmp_ln17_fu_753_p2 add_ln17_2_fu_759_p2 add_ln17_fu_771_p2 icmp_ln18_fu_777_p2 select_ln17_fu_783_p3 select_ln17_1_fu_791_p3 mul_5ns_7ns_11_1_1_U30 urem_5ns_3ns_2_9_1_U28 mul_5ns_7ns_11_1_1_U31 mul_4ns_5ns_7_1_1_U32 mul_5ns_7ns_11_1_1_U33 mul_4ns_5ns_7_1_1_U34 mul_5ns_7ns_11_1_1_U35 urem_5ns_3ns_2_9_1_U29 mul_5ns_7ns_11_1_1_U36 add_ln20_5_fu_1042_p2 add_ln20_6_fu_1061_p2 sparsemux_7_2_16_1_1_U22 sparsemux_7_2_16_1_1_U23 sparsemux_7_2_16_1_1_U24 sparsemux_7_2_16_1_1_U38 sparsemux_7_2_16_1_1_U22 sparsemux_7_2_16_1_1_U23 sparsemux_7_2_16_1_1_U24 sparsemux_7_2_16_1_1_U39 add_ln20_fu_1169_p2 mul_5ns_7ns_11_1_1_U37 add_ln20_7_fu_1111_p2 add_ln21_1_fu_1117_p2 sparsemux_7_2_16_1_1_U25 sparsemux_7_2_16_1_1_U26 sparsemux_7_2_16_1_1_U27 sparsemux_7_2_16_1_1_U40 sparsemux_7_2_16_1_1_U25 sparsemux_7_2_16_1_1_U26 sparsemux_7_2_16_1_1_U27 sparsemux_7_2_16_1_1_U41 sub_ln21_fu_1280_p2 sub_ln21_1_fu_1296_p2 select_ln21_fu_1312_p3 add_ln18_fu_819_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238</InstName>
                    <ModuleName>pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>238</ID>
                    <BindInstances>icmp_ln17_fu_149_p2 add_ln17_fu_155_p2 add_ln17_1_fu_167_p2 icmp_ln18_fu_173_p2 select_ln17_fu_179_p3 select_ln17_1_fu_187_p3 add_ln20_fu_223_p2 add_ln20_1_fu_242_p2 add_ln20_2_fu_282_p2 sub_ln21_fu_323_p2 sub_ln21_1_fu_339_p2 select_ln21_fu_355_p3 add_ln18_fu_253_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_derivatives_fu_248</InstName>
                    <ModuleName>compute_derivatives</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>248</ID>
                    <BindInstances>icmp_ln12_fu_209_p2 add_ln12_fu_215_p2 icmp_ln13_fu_231_p2 select_ln12_fu_237_p3 add_ln29_fu_245_p2 add_ln29_3_fu_251_p2 select_ln12_1_fu_261_p3 icmp_ln19_fu_281_p2 icmp_ln19_1_fu_287_p2 select_ln29_2_fu_293_p3 add_ln29_2_fu_309_p2 add_ln32_fu_327_p2 add_ln29_4_fu_342_p2 add_ln29_5_fu_353_p2 icmp_ln19_2_fu_368_p2 icmp_ln19_3_fu_374_p2 or_ln19_fu_380_p2 or_ln19_1_fu_386_p2 or_ln19_2_fu_392_p2 add_ln28_fu_398_p2 add_ln28_1_fu_417_p2 sub_ln28_fu_465_p2 sub_ln28_1_fu_479_p2 sub_ln28_2_fu_505_p2 select_ln28_fu_511_p3 sub_ln29_fu_528_p2 sub_ln29_1_fu_542_p2 sub_ln29_2_fu_568_p2 select_ln29_fu_574_p3 sub_ln32_fu_583_p2 add_ln13_fu_436_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_derivatives_16_fu_262</InstName>
                    <ModuleName>compute_derivatives_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>262</ID>
                    <BindInstances>icmp_ln70_fu_705_p2 add_ln70_fu_711_p2 icmp_ln71_fu_723_p2 select_ln70_fu_729_p3 add_ln79_fu_737_p2 add_ln79_2_fu_743_p2 select_ln70_1_fu_749_p3 select_ln70_2_fu_757_p3 mul_5ns_7ns_11_1_1_U75 sub_ln70_fu_956_p2 urem_5ns_3ns_2_9_1_U72 icmp_ln73_fu_783_p2 icmp_ln73_1_fu_789_p2 mul_5ns_7ns_11_1_1_U76 add_ln79_1_fu_898_p2 mul_64ns_66ns_129_1_1_U68 add_ln80_fu_799_p2 mul_5ns_7ns_11_1_1_U73 add_ln80_1_fu_1108_p2 urem_5ns_3ns_2_9_1_U74 icmp_ln73_2_fu_843_p2 icmp_ln73_3_fu_849_p2 or_ln73_fu_855_p2 or_ln73_1_fu_861_p2 or_ln73_2_fu_867_p2 add_ln78_fu_1127_p2 mul_4ns_6ns_9_1_1_U77 add_ln78_2_fu_1156_p2 add_ln78_1_fu_1175_p2 mul_4ns_6ns_9_1_1_U78 add_ln78_3_fu_1204_p2 sparsemux_7_2_16_1_1_x_U79 sparsemux_7_2_16_1_1_x_U80 sparsemux_7_2_16_1_1_x_U81 sparsemux_7_2_16_1_1_U82 sparsemux_7_2_16_1_1_U83 sparsemux_7_2_16_1_1_U84 sparsemux_7_2_16_1_1_U85 sparsemux_7_2_16_1_1_U86 sub_ln78_fu_1383_p2 sub_ln78_1_fu_1397_p2 sub_ln78_2_fu_1423_p2 select_ln78_fu_1429_p3 sparsemux_7_2_16_1_1_U69 sparsemux_7_2_16_1_1_U70 sparsemux_7_2_16_1_1_U71 sparsemux_7_2_16_1_1_x_U87 sparsemux_7_2_16_1_1_U69 sparsemux_7_2_16_1_1_U70 sparsemux_7_2_16_1_1_U71 sparsemux_7_2_16_1_1_U88 sub_ln79_fu_1484_p2 sub_ln79_1_fu_1498_p2 sub_ln79_2_fu_1524_p2 select_ln79_fu_1530_p3 sparsemux_7_2_16_1_1_U69 sparsemux_7_2_16_1_1_U70 sparsemux_7_2_16_1_1_U71 sparsemux_7_2_16_1_1_U89 sub_ln80_fu_1558_p2 add_ln71_fu_873_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_derivatives_32_fu_292</InstName>
                    <ModuleName>compute_derivatives_32</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>292</ID>
                    <BindInstances>icmp_ln46_fu_711_p2 add_ln46_fu_717_p2 icmp_ln47_fu_729_p2 select_ln46_fu_735_p3 add_ln55_fu_743_p2 add_ln55_2_fu_749_p2 select_ln46_3_fu_755_p3 select_ln46_4_fu_763_p3 mul_6ns_8ns_13_1_1_U235 mul_5ns_5ns_7_1_1_U236 urem_6ns_3ns_2_10_1_U231 icmp_ln49_fu_789_p2 icmp_ln49_1_fu_795_p2 mul_6ns_8ns_13_1_1_U232 mac_muladd_5ns_4ns_5ns_7_4_1_U250 add_ln55_1_fu_952_p2 mul_64ns_66ns_129_1_1_U227 mac_muladd_7s_4ns_5ns_7_4_1_U251 add_ln56_fu_825_p2 mul_6ns_8ns_13_1_1_U233 mac_muladd_5ns_4ns_5ns_7_4_1_U250 mac_muladd_7s_4ns_5ns_7_4_1_U251 add_ln56_1_fu_1022_p2 urem_6ns_3ns_2_10_1_U234 icmp_ln49_2_fu_882_p2 icmp_ln49_3_fu_888_p2 or_ln49_fu_894_p2 or_ln49_1_fu_900_p2 or_ln49_2_fu_906_p2 add_ln54_fu_1052_p2 mul_5ns_7ns_11_1_1_U237 add_ln54_2_fu_1081_p2 add_ln54_1_fu_1100_p2 mul_5ns_7ns_11_1_1_U238 add_ln54_3_fu_1129_p2 sparsemux_7_2_16_1_1_x_U239 sparsemux_7_2_16_1_1_x_U240 sparsemux_7_2_16_1_1_x_U241 sparsemux_7_2_16_1_1_U242 sparsemux_7_2_16_1_1_U243 sparsemux_7_2_16_1_1_U244 sparsemux_7_2_16_1_1_U245 sparsemux_7_2_16_1_1_U246 sub_ln54_fu_1308_p2 sub_ln54_1_fu_1322_p2 sub_ln54_2_fu_1348_p2 select_ln54_fu_1354_p3 sparsemux_7_2_16_1_1_U228 sparsemux_7_2_16_1_1_U229 sparsemux_7_2_16_1_1_U230 sparsemux_7_2_16_1_1_x_U247 sparsemux_7_2_16_1_1_U228 sparsemux_7_2_16_1_1_U229 sparsemux_7_2_16_1_1_U230 sparsemux_7_2_16_1_1_U248 sub_ln55_fu_1408_p2 sub_ln55_1_fu_1422_p2 sub_ln55_2_fu_1448_p2 select_ln55_fu_1454_p3 select_ln56_fu_1462_p3 sparsemux_7_2_16_1_1_U228 sparsemux_7_2_16_1_1_U229 sparsemux_7_2_16_1_1_U230 sparsemux_7_2_16_1_1_U249 sub_ln56_fu_1488_p2 add_ln47_fu_912_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_horn_schunck_16_fu_324</InstName>
                    <ModuleName>horn_schunck_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>324</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54</InstName>
                            <ModuleName>horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>54</ID>
                            <BindInstances>icmp_ln110_fu_276_p2 add_ln110_1_fu_282_p2 add_ln110_fu_294_p2 icmp_ln112_fu_300_p2 select_ln110_fu_306_p3 select_ln110_1_fu_314_p3 mul_5ns_7ns_11_1_1_U106 urem_5ns_3ns_2_9_1_U107 add_ln112_fu_362_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5_fu_82</InstName>
                            <ModuleName>horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <BindInstances>icmp_ln123_fu_733_p2 add_ln123_fu_739_p2 icmp_ln125_fu_751_p2 select_ln123_fu_757_p3 add_ln129_1_fu_765_p2 add_ln129_6_fu_771_p2 select_ln123_1_fu_777_p3 select_ln123_2_fu_785_p3 first_iter_1_fu_793_p2 mul_4ns_6ns_9_1_1_U120 urem_4ns_3ns_2_8_1_U121 sparsemux_7_2_16_1_1_U124 sparsemux_7_2_16_1_1_U125 add_ln129_fu_908_p2 mul_4ns_6ns_9_1_1_U122 mul_4ns_6ns_9_1_1_U123 add_ln129_2_fu_858_p2 tmp_27_fu_1244_p2 tmp_27_fu_1244_p4 tmp_27_fu_1244_p6 sparsemux_7_2_16_1_1_U130 add_ln129_3_fu_1267_p2 select_ln129_3_fu_1019_p3 select_ln129_4_fu_1026_p3 select_ln129_5_fu_1033_p3 sparsemux_7_2_16_1_1_U126 tmp_29_fu_1295_p2 tmp_29_fu_1295_p4 tmp_29_fu_1295_p6 sparsemux_7_2_16_1_1_x_U131 sub_ln129_fu_1338_p2 sub_ln129_1_fu_1354_p2 u_avg_fu_1370_p3 tmp_30_fu_1137_p2 tmp_30_fu_1137_p4 tmp_30_fu_1137_p6 sparsemux_7_2_16_1_1_U127 add_ln130_fu_1385_p2 select_ln130_3_fu_1040_p3 select_ln130_4_fu_1047_p3 select_ln130_5_fu_1054_p3 sparsemux_7_2_16_1_1_U128 tmp_32_fu_1189_p2 tmp_32_fu_1189_p4 tmp_32_fu_1189_p6 sparsemux_7_2_16_1_1_x_U129 sub_ln130_fu_1421_p2 sub_ln130_1_fu_1437_p2 v_avg_fu_1453_p3 mac_muladd_16s_16s_33s_33_1_1_U135 mac_muladd_16s_16s_26s_33_1_1_U136 mac_muladd_16s_16s_33s_33_1_1_U135 mac_muladd_16s_16s_26s_33_1_1_U136 mac_muladd_16s_16s_26s_33_1_1_U136 mac_muladd_16s_16s_33s_33_1_1_U135 mac_muladd_16s_16s_21ns_32_4_1_U133 mac_muladd_16s_16s_21ns_32_4_1_U133 mac_muladd_16s_16s_32s_33_4_1_U134 mac_muladd_16s_16s_32s_33_4_1_U134 mac_muladd_16s_16s_32s_33_4_1_U134 sdiv_53ns_33s_53_57_1_U132 mac_mulsub_16s_16s_26s_26_1_1_U137 mac_mulsub_16s_16s_26s_26_1_1_U137 mac_mulsub_16s_16s_26s_26_1_1_U138 mac_mulsub_16s_16s_26s_26_1_1_U138</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln121_fu_124_p2 iter_6_fu_130_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358</InstName>
                    <ModuleName>pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>358</ID>
                    <BindInstances>icmp_ln29_fu_284_p2 add_ln29_2_fu_290_p2 add_ln29_fu_302_p2 icmp_ln30_fu_308_p2 select_ln29_fu_314_p3 select_ln29_1_fu_322_p3 mul_6ns_8ns_13_1_1_U176 urem_6ns_3ns_2_10_1_U177 mul_4ns_6ns_9_1_1_U178 urem_4ns_3ns_2_8_1_U179 tmp_15_fu_504_p2 tmp_15_fu_504_p4 tmp_15_fu_504_p6 sparsemux_7_2_16_1_1_U180 add_ln30_fu_398_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386</InstName>
                    <ModuleName>pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>386</ID>
                    <BindInstances>icmp_ln29_fu_284_p2 add_ln29_fu_290_p2 add_ln29_1_fu_302_p2 icmp_ln30_fu_308_p2 select_ln29_fu_314_p3 select_ln29_1_fu_322_p3 mul_6ns_8ns_13_1_1_U193 urem_6ns_3ns_2_10_1_U194 mul_4ns_6ns_9_1_1_U195 urem_4ns_3ns_2_8_1_U196 tmp_15_fu_504_p2 tmp_15_fu_504_p4 tmp_15_fu_504_p6 sparsemux_7_2_16_1_1_U197 add_ln30_fu_398_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414</InstName>
                    <ModuleName>pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>414</ID>
                    <BindInstances>icmp_ln41_fu_320_p2 add_ln41_1_fu_326_p2 add_ln41_fu_338_p2 icmp_ln43_fu_344_p2 select_ln41_fu_350_p3 select_ln41_1_fu_358_p3 mul_6ns_8ns_13_1_1_U210 urem_6ns_3ns_2_10_1_U211 tmp_8_fu_498_p2 tmp_8_fu_498_p4 tmp_8_fu_498_p6 sparsemux_7_2_15_1_1_U212 tmp_9_fu_577_p2 tmp_9_fu_577_p4 tmp_9_fu_577_p6 sparsemux_7_2_15_1_1_U213 add_ln43_fu_406_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_horn_schunck_32_fu_442</InstName>
                    <ModuleName>horn_schunck_32</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>442</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5_fu_52</InstName>
                            <ModuleName>horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>52</ID>
                            <BindInstances>icmp_ln78_fu_729_p2 add_ln78_fu_735_p2 icmp_ln80_fu_747_p2 select_ln78_fu_753_p3 add_ln84_1_fu_761_p2 add_ln84_6_fu_767_p2 select_ln78_1_fu_773_p3 select_ln78_2_fu_781_p3 first_iter_0_fu_789_p2 mul_5ns_7ns_11_1_1_U268 urem_5ns_3ns_2_9_1_U269 sparsemux_7_2_16_1_1_U272 sparsemux_7_2_16_1_1_U273 add_ln84_fu_909_p2 mul_5ns_7ns_11_1_1_U270 mul_5ns_7ns_11_1_1_U271 add_ln84_2_fu_854_p2 tmp_21_fu_1117_p2 tmp_21_fu_1117_p4 tmp_21_fu_1117_p6 sparsemux_7_2_16_1_1_U274 add_ln84_3_fu_1299_p2 select_ln84_3_fu_1016_p3 select_ln84_4_fu_1023_p3 select_ln84_5_fu_1030_p3 sparsemux_7_2_16_1_1_U275 tmp_23_fu_1169_p2 tmp_23_fu_1169_p4 tmp_23_fu_1169_p6 sparsemux_7_2_16_1_1_x_U276 sub_ln84_fu_1335_p2 sub_ln84_1_fu_1351_p2 u_avg_fu_1367_p3 tmp_24_fu_1204_p2 tmp_24_fu_1204_p4 tmp_24_fu_1204_p6 sparsemux_7_2_16_1_1_U277 add_ln85_fu_1382_p2 select_ln85_3_fu_1037_p3 select_ln85_4_fu_1044_p3 select_ln85_5_fu_1051_p3 sparsemux_7_2_16_1_1_U278 tmp_26_fu_1256_p2 tmp_26_fu_1256_p4 tmp_26_fu_1256_p6 sparsemux_7_2_16_1_1_x_U279 sub_ln85_fu_1418_p2 sub_ln85_1_fu_1434_p2 v_avg_fu_1450_p3 mac_muladd_16s_16s_33s_33_1_1_U283 mac_muladd_16s_16s_26s_33_1_1_U284 mac_muladd_16s_16s_33s_33_1_1_U283 mac_muladd_16s_16s_26s_33_1_1_U284 mac_muladd_16s_16s_26s_33_1_1_U284 mac_muladd_16s_16s_33s_33_1_1_U283 mac_muladd_16s_16s_21ns_32_4_1_U281 mac_muladd_16s_16s_21ns_32_4_1_U281 mac_muladd_16s_16s_32s_33_4_1_U282 mac_muladd_16s_16s_32s_33_4_1_U282 mac_muladd_16s_16s_32s_33_4_1_U282 sdiv_53ns_33s_53_57_1_U280 mac_mulsub_16s_16s_26s_26_1_1_U285 mac_mulsub_16s_16s_26s_26_1_1_U285 mac_mulsub_16s_16s_26s_26_1_1_U286 mac_mulsub_16s_16s_26s_26_1_1_U286</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln76_fu_94_p2 iter_4_fu_100_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476</InstName>
                    <ModuleName>pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>476</ID>
                    <BindInstances>icmp_ln39_fu_207_p2 add_ln39_2_fu_213_p2 add_ln39_fu_225_p2 icmp_ln40_fu_231_p2 select_ln39_fu_237_p3 select_ln39_1_fu_245_p3 mul_5ns_7ns_11_1_1_U317 urem_5ns_3ns_2_9_1_U318 add_ln42_fu_295_p2 tmp_13_fu_395_p2 tmp_13_fu_395_p4 tmp_13_fu_395_p6 sparsemux_7_2_16_1_1_U319 add_ln40_fu_329_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494</InstName>
                    <ModuleName>pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>494</ID>
                    <BindInstances>icmp_ln39_fu_207_p2 add_ln39_fu_213_p2 add_ln39_1_fu_225_p2 icmp_ln40_fu_231_p2 select_ln39_fu_237_p3 select_ln39_1_fu_245_p3 mul_5ns_7ns_11_1_1_U327 urem_5ns_3ns_2_9_1_U328 add_ln42_fu_295_p2 tmp_11_fu_395_p2 tmp_11_fu_395_p4 tmp_11_fu_395_p6 sparsemux_7_2_16_1_1_U329 add_ln40_fu_329_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512</InstName>
                    <ModuleName>pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>512</ID>
                    <BindInstances>icmp_ln58_fu_110_p2 add_ln58_1_fu_116_p2 add_ln58_fu_128_p2 icmp_ln60_fu_134_p2 select_ln58_fu_140_p3 select_ln58_1_fu_148_p3 add_ln63_fu_172_p2 add_ln60_fu_184_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_horn_schunck_64_fu_520</InstName>
                    <ModuleName>horn_schunck_64</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>520</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94</InstName>
                            <ModuleName>horn_schunck_64_Pipeline_VITIS_LOOP_33_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>94</ID>
                            <BindInstances>icmp_ln33_fu_265_p2 add_ln37_2_fu_300_p2 add_ln37_3_fu_360_p2 sub_ln37_fu_396_p2 sub_ln37_1_fu_412_p2 u_avg_fu_428_p3 add_ln38_fu_443_p2 sub_ln38_fu_479_p2 sub_ln38_1_fu_495_p2 v_avg_fu_511_p3 mac_muladd_16s_16s_26s_33_1_1_U347 mac_muladd_16s_16s_33s_33_1_1_U348 mac_muladd_16s_16s_26s_33_1_1_U347 mac_muladd_16s_16s_33s_33_1_1_U348 mac_muladd_16s_16s_26s_33_1_1_U347 mac_muladd_16s_16s_33s_33_1_1_U348 mac_muladd_16s_16s_21ns_32_4_1_U345 mac_muladd_16s_16s_21ns_32_4_1_U345 mac_muladd_16s_16s_32s_33_4_1_U346 mac_muladd_16s_16s_32s_33_4_1_U346 mac_muladd_16s_16s_32s_33_4_1_U346 sdiv_53ns_33s_53_57_1_U344 mac_mulsub_16s_16s_26s_26_1_1_U349 mac_mulsub_16s_16s_26s_26_1_1_U349 mac_mulsub_16s_16s_26s_26_1_1_U350 mac_mulsub_16s_16s_26s_26_1_1_U350</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln29_fu_122_p2 iter_2_fu_128_p2 icmp_ln31_fu_134_p2 add_ln37_fu_158_p2 add_ln37_1_fu_165_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_U pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_U pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_U img2_16_U Ix16_U Iy16_U It16_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_U p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_U Ix32_U Iy32_U It32_U Ix64_U Iy64_U It64_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2</Name>
            <Loops>
                <VITIS_LOOP_6_1_VITIS_LOOP_7_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.212</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2058</Best-caseLatency>
                    <Average-caseLatency>2058</Average-caseLatency>
                    <Worst-caseLatency>2058</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_6_1_VITIS_LOOP_7_2>
                        <Name>VITIS_LOOP_6_1_VITIS_LOOP_7_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2056</Latency>
                        <AbsoluteTimeLatency>20.560 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_6_1_VITIS_LOOP_7_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/pyramid_hls.cpp:7~../HS_hls/src/pyramidal_hs.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_6_1_VITIS_LOOP_7_2>
                            <Name>VITIS_LOOP_6_1_VITIS_LOOP_7_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/pyramid_hls.cpp:6~../HS_hls/src/pyramidal_hs.cpp:28</SourceLocation>
                        </VITIS_LOOP_6_1_VITIS_LOOP_7_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>666</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>759</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln6_fu_285_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_2_fu_291_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_303_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln7_fu_309_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln6_fu_343_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln6_1_fu_315_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln6_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U3" SOURCE="../HS_hls/src/pyramid_hls.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_4ns_5ns_7_4_1_U5" SOURCE="../HS_hls/src/pyramid_hls.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="9" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_6ns_3ns_2_10_1_U1" SOURCE="../HS_hls/src/pyramid_hls.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U4" SOURCE="../HS_hls/src/pyramid_hls.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_4ns_5ns_7_4_1_U5" SOURCE="../HS_hls/src/pyramid_hls.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="9" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_6ns_3ns_2_10_1_U2" SOURCE="../HS_hls/src/pyramid_hls.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_457_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln10_fu_549_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln10_1_fu_565_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln10_fu_581_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_359_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23</Name>
            <Loops>
                <VITIS_LOOP_6_1_VITIS_LOOP_7_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.212</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_6_1_VITIS_LOOP_7_2>
                        <Name>VITIS_LOOP_6_1_VITIS_LOOP_7_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_6_1_VITIS_LOOP_7_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/pyramid_hls.cpp:7~../HS_hls/src/pyramidal_hs.cpp:29</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_6_1_VITIS_LOOP_7_2>
                            <Name>VITIS_LOOP_6_1_VITIS_LOOP_7_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/pyramid_hls.cpp:6~../HS_hls/src/pyramidal_hs.cpp:29</SourceLocation>
                        </VITIS_LOOP_6_1_VITIS_LOOP_7_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>60</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>347</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln6_fu_163_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_169_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_1_fu_181_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln7_fu_187_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln6_fu_193_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln6_1_fu_201_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln6_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_294_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln10_fu_373_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln10_1_fu_389_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln10_fu_405_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_6_1_VITIS_LOOP_7_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_265_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2</Name>
            <Loops>
                <VITIS_LOOP_17_1_VITIS_LOOP_18_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.797</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>268</Best-caseLatency>
                    <Average-caseLatency>268</Average-caseLatency>
                    <Worst-caseLatency>268</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_1_VITIS_LOOP_18_2>
                        <Name>VITIS_LOOP_17_1_VITIS_LOOP_18_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>266</Latency>
                        <AbsoluteTimeLatency>2.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_17_1_VITIS_LOOP_18_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/pyramid_hls.cpp:18~../HS_hls/src/pyramidal_hs.cpp:30</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_17_1_VITIS_LOOP_18_2>
                            <Name>VITIS_LOOP_17_1_VITIS_LOOP_18_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/pyramid_hls.cpp:17~../HS_hls/src/pyramidal_hs.cpp:30</SourceLocation>
                        </VITIS_LOOP_17_1_VITIS_LOOP_18_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>687</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1230</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln17_fu_753_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_2_fu_759_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_771_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_777_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_fu_783_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_1_fu_791_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U30" SOURCE="../HS_hls/src/pyramid_hls.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="8" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_5ns_3ns_2_9_1_U28" SOURCE="../HS_hls/src/pyramid_hls.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U31" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U32" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln20_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U33" SOURCE="../HS_hls/src/pyramid_hls.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U34" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln20_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U35" SOURCE="../HS_hls/src/pyramid_hls.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="8" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_5ns_3ns_2_9_1_U29" SOURCE="../HS_hls/src/pyramid_hls.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U36" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln20_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_5_fu_1042_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_6_fu_1061_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U22" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U23" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U24" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U38" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U22" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U23" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U24" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U39" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_1169_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U37" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln20_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_7_fu_1111_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_1117_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U25" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U26" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U27" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U40" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U25" SOURCE="../HS_hls/src/pyramid_hls.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U26" SOURCE="../HS_hls/src/pyramid_hls.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U27" SOURCE="../HS_hls/src/pyramid_hls.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U41" SOURCE="../HS_hls/src/pyramid_hls.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_1280_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_1_fu_1296_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln21_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_1312_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_819_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24</Name>
            <Loops>
                <VITIS_LOOP_17_1_VITIS_LOOP_18_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.640</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_1_VITIS_LOOP_18_2>
                        <Name>VITIS_LOOP_17_1_VITIS_LOOP_18_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_17_1_VITIS_LOOP_18_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/pyramid_hls.cpp:18~../HS_hls/src/pyramidal_hs.cpp:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_17_1_VITIS_LOOP_18_2>
                            <Name>VITIS_LOOP_17_1_VITIS_LOOP_18_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/pyramid_hls.cpp:17~../HS_hls/src/pyramidal_hs.cpp:31</SourceLocation>
                        </VITIS_LOOP_17_1_VITIS_LOOP_18_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>75</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>309</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln17_fu_149_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_155_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_1_fu_167_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_173_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_fu_179_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_1_fu_187_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln17_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_223_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_242_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_2_fu_282_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_323_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_1_fu_339_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln21_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_355_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_253_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_derivatives_16</Name>
            <Loops>
                <VITIS_LOOP_70_1_VITIS_LOOP_71_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.261</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>267</Best-caseLatency>
                    <Average-caseLatency>267</Average-caseLatency>
                    <Worst-caseLatency>267</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_70_1_VITIS_LOOP_71_2>
                        <Name>VITIS_LOOP_70_1_VITIS_LOOP_71_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>265</Latency>
                        <AbsoluteTimeLatency>2.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_70_1_VITIS_LOOP_71_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/derivatives_hls.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_70_1_VITIS_LOOP_71_2>
                            <Name>VITIS_LOOP_70_1_VITIS_LOOP_71_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/derivatives_hls.cpp:70</SourceLocation>
                        </VITIS_LOOP_70_1_VITIS_LOOP_71_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1101</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1612</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln70_fu_705_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_711_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_723_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_fu_729_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_737_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_2_fu_743_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_1_fu_749_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_2_fu_757_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U75" SOURCE="../HS_hls/src/derivatives_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_fu_956_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="8" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_5ns_3ns_2_9_1_U72" SOURCE="../HS_hls/src/derivatives_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_fu_783_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_1_fu_789_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U76" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_898_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U68" SOURCE="../HS_hls/src/derivatives_hls.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_799_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U73" SOURCE="../HS_hls/src/derivatives_hls.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln71_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_1108_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="8" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_5ns_3ns_2_9_1_U74" SOURCE="../HS_hls/src/derivatives_hls.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_2_fu_843_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_3_fu_849_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_855_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_1_fu_861_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_2_fu_867_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_1127_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U77" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_2_fu_1156_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_1175_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U78" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln78_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_3_fu_1204_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_x_U79" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_x_U80" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_x_U81" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U82" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U83" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U84" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U85" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U86" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_fu_1383_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_1_fu_1397_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln78_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_2_fu_1423_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln78_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln78_fu_1429_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U69" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U70" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U71" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_x_U87" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U69" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U70" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U71" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U88" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln79_fu_1484_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln79_1_fu_1498_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln79_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln79_2_fu_1524_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln79_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_1530_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U69" SOURCE="../HS_hls/src/derivatives_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U70" SOURCE="../HS_hls/src/derivatives_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U71" SOURCE="../HS_hls/src/derivatives_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U89" SOURCE="../HS_hls/src/derivatives_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_fu_1558_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1_VITIS_LOOP_71_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_873_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2</Name>
            <Loops>
                <VITIS_LOOP_110_1_VITIS_LOOP_112_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.537</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_110_1_VITIS_LOOP_112_2>
                        <Name>VITIS_LOOP_110_1_VITIS_LOOP_112_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>263</Latency>
                        <AbsoluteTimeLatency>2.630 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_110_1_VITIS_LOOP_112_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:112</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_110_1_VITIS_LOOP_112_2>
                            <Name>VITIS_LOOP_110_1_VITIS_LOOP_112_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:110</SourceLocation>
                        </VITIS_LOOP_110_1_VITIS_LOOP_112_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>333</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>331</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_112_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_fu_276_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_112_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_1_fu_282_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_112_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_294_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_112_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_300_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_112_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_306_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_112_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_1_fu_314_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_112_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U106" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="8" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_112_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_5ns_3ns_2_9_1_U107" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_112_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_362_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5</Name>
            <Loops>
                <VITIS_LOOP_123_4_VITIS_LOOP_125_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>17.350</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10986</Best-caseLatency>
                    <Average-caseLatency>10986</Average-caseLatency>
                    <Worst-caseLatency>10986</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.191 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.191 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.191 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10985</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_123_4_VITIS_LOOP_125_5>
                        <Name>VITIS_LOOP_123_4_VITIS_LOOP_125_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>10984</Latency>
                        <AbsoluteTimeLatency>0.191 ms</AbsoluteTimeLatency>
                        <PipelineII>56</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_123_4_VITIS_LOOP_125_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:125</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_123_4_VITIS_LOOP_125_5>
                            <Name>VITIS_LOOP_123_4_VITIS_LOOP_125_5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:123</SourceLocation>
                        </VITIS_LOOP_123_4_VITIS_LOOP_125_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7154</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6187</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln123_fu_733_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_739_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln125_fu_751_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln123_fu_757_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_1_fu_765_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_6_fu_771_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln123_1_fu_777_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln123_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln123_2_fu_785_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln123_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_fu_793_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U120" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="7" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="urem" PRAGMA="" RTLNAME="urem_4ns_3ns_2_8_1_U121" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U124" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U125" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_908_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U122" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U123" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="mul14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_2_fu_858_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_27_fu_1244_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_27_fu_1244_p4" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln129_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_27_fu_1244_p6" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln129_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U130" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_3_fu_1267_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln129_3_fu_1019_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln129_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln129_4_fu_1026_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln129_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln129_5_fu_1033_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln129_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U126" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_29_fu_1295_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln129_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_29_fu_1295_p4" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln129_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_29_fu_1295_p6" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln129_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_x_U131" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_fu_1338_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_1_fu_1354_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln129_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="u_avg_fu_1370_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="u_avg" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_30_fu_1137_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_30_fu_1137_p4" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln130_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_30_fu_1137_p6" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln130_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U127" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_1385_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln130_3_fu_1040_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln130_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln130_4_fu_1047_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln130_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln130_5_fu_1054_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln130_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U128" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_32_fu_1189_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln130_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_32_fu_1189_p4" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln130_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_32_fu_1189_p6" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln130_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_x_U129" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln130_fu_1421_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln130_1_fu_1437_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln130_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="select" PRAGMA="" RTLNAME="v_avg_fu_1453_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="v_avg" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_33s_33_1_1_U135" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_33_1_1_U136" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln132_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_16s_33s_33_1_1_U135" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln132_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_33_1_1_U136" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln132_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_33_1_1_U136" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_33s_33_1_1_U135" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_21ns_32_4_1_U133" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_21ns_32_4_1_U133" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U134" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln133_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U134" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln133_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U134" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="56" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_53ns_33s_53_57_1_U132" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_26s_26_1_1_U137" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_26s_26_1_1_U137" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_26s_26_1_1_U138" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_123_4_VITIS_LOOP_125_5" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_26s_26_1_1_U138" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln136" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>horn_schunck_16</Name>
            <Loops>
                <VITIS_LOOP_121_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>17.350</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55207</Best-caseLatency>
                    <Average-caseLatency>55207</Average-caseLatency>
                    <Worst-caseLatency>55207</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.958 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.958 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.958 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55207</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_121_3>
                        <Name>VITIS_LOOP_121_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>54940</Latency>
                        <AbsoluteTimeLatency>0.953 ms</AbsoluteTimeLatency>
                        <IterationLatency>10988</IterationLatency>
                        <PipelineDepth>10988</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5_fu_82</Instance>
                        </InstanceList>
                    </VITIS_LOOP_121_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:121</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_121_3>
                            <Name>VITIS_LOOP_121_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:121</SourceLocation>
                        </VITIS_LOOP_121_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7496</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7299</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_121_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln121_fu_124_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_121_3" OPTYPE="add" PRAGMA="" RTLNAME="iter_6_fu_130_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="iter_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2</Name>
            <Loops>
                <VITIS_LOOP_29_1_VITIS_LOOP_30_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1034</Best-caseLatency>
                    <Average-caseLatency>1034</Average-caseLatency>
                    <Worst-caseLatency>1034</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1_VITIS_LOOP_30_2>
                        <Name>VITIS_LOOP_29_1_VITIS_LOOP_30_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1032</Latency>
                        <AbsoluteTimeLatency>10.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_29_1_VITIS_LOOP_30_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/pyramid_hls.cpp:30~../HS_hls/src/pyramidal_hs.cpp:38</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_29_1_VITIS_LOOP_30_2>
                            <Name>VITIS_LOOP_29_1_VITIS_LOOP_30_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/pyramid_hls.cpp:29~../HS_hls/src/pyramidal_hs.cpp:38</SourceLocation>
                        </VITIS_LOOP_29_1_VITIS_LOOP_30_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>706</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>605</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln29_fu_284_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_2_fu_290_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_302_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln30_fu_308_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln29_fu_314_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln29_1_fu_322_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln29_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U176" SOURCE="../HS_hls/src/pyramid_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="9" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_6ns_3ns_2_10_1_U177" SOURCE="../HS_hls/src/pyramid_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U178" SOURCE="../HS_hls/src/pyramid_hls.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="7" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_4ns_3ns_2_8_1_U179" SOURCE="../HS_hls/src/pyramid_hls.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_15_fu_504_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_15_fu_504_p4" SOURCE="../HS_hls/src/pyramid_hls.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln32_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_15_fu_504_p6" SOURCE="../HS_hls/src/pyramid_hls.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln32_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U180" SOURCE="../HS_hls/src/pyramid_hls.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_398_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25</Name>
            <Loops>
                <VITIS_LOOP_29_1_VITIS_LOOP_30_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1034</Best-caseLatency>
                    <Average-caseLatency>1034</Average-caseLatency>
                    <Worst-caseLatency>1034</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1_VITIS_LOOP_30_2>
                        <Name>VITIS_LOOP_29_1_VITIS_LOOP_30_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1032</Latency>
                        <AbsoluteTimeLatency>10.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_29_1_VITIS_LOOP_30_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/pyramid_hls.cpp:30~../HS_hls/src/pyramidal_hs.cpp:39</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_29_1_VITIS_LOOP_30_2>
                            <Name>VITIS_LOOP_29_1_VITIS_LOOP_30_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/pyramid_hls.cpp:29~../HS_hls/src/pyramidal_hs.cpp:39</SourceLocation>
                        </VITIS_LOOP_29_1_VITIS_LOOP_30_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>706</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>605</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln29_fu_284_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_290_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_1_fu_302_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln30_fu_308_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln29_fu_314_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln29_1_fu_322_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln29_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U193" SOURCE="../HS_hls/src/pyramid_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="9" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_6ns_3ns_2_10_1_U194" SOURCE="../HS_hls/src/pyramid_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U195" SOURCE="../HS_hls/src/pyramid_hls.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="7" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_4ns_3ns_2_8_1_U196" SOURCE="../HS_hls/src/pyramid_hls.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_15_fu_504_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_15_fu_504_p4" SOURCE="../HS_hls/src/pyramid_hls.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln32_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_15_fu_504_p6" SOURCE="../HS_hls/src/pyramid_hls.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln32_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U197" SOURCE="../HS_hls/src/pyramid_hls.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1_VITIS_LOOP_30_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_398_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2</Name>
            <Loops>
                <VITIS_LOOP_41_1_VITIS_LOOP_43_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.731</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1034</Best-caseLatency>
                    <Average-caseLatency>1034</Average-caseLatency>
                    <Worst-caseLatency>1034</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_1_VITIS_LOOP_43_2>
                        <Name>VITIS_LOOP_41_1_VITIS_LOOP_43_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1032</Latency>
                        <AbsoluteTimeLatency>10.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_41_1_VITIS_LOOP_43_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/pyramidal_hs.cpp:43</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_41_1_VITIS_LOOP_43_2>
                            <Name>VITIS_LOOP_41_1_VITIS_LOOP_43_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/pyramidal_hs.cpp:41</SourceLocation>
                        </VITIS_LOOP_41_1_VITIS_LOOP_43_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>467</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>475</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_320_p2" SOURCE="../HS_hls/src/pyramidal_hs.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_326_p2" SOURCE="../HS_hls/src/pyramidal_hs.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_338_p2" SOURCE="../HS_hls/src/pyramidal_hs.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_fu_344_p2" SOURCE="../HS_hls/src/pyramidal_hs.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_fu_350_p3" SOURCE="../HS_hls/src/pyramidal_hs.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_1_fu_358_p3" SOURCE="../HS_hls/src/pyramidal_hs.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U210" SOURCE="../HS_hls/src/pyramidal_hs.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="9" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_6ns_3ns_2_10_1_U211" SOURCE="../HS_hls/src/pyramidal_hs.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_8_fu_498_p2" SOURCE="../HS_hls/src/pyramidal_hs.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_8_fu_498_p4" SOURCE="../HS_hls/src/pyramidal_hs.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_8_fu_498_p6" SOURCE="../HS_hls/src/pyramidal_hs.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_15_1_1_U212" SOURCE="../HS_hls/src/pyramidal_hs.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_9_fu_577_p2" SOURCE="../HS_hls/src/pyramidal_hs.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_9_fu_577_p4" SOURCE="../HS_hls/src/pyramidal_hs.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln47_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_9_fu_577_p6" SOURCE="../HS_hls/src/pyramidal_hs.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln47_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_15_1_1_U213" SOURCE="../HS_hls/src/pyramidal_hs.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_406_p2" SOURCE="../HS_hls/src/pyramidal_hs.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_derivatives_32</Name>
            <Loops>
                <VITIS_LOOP_46_1_VITIS_LOOP_47_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.765</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1037</Best-caseLatency>
                    <Average-caseLatency>1037</Average-caseLatency>
                    <Worst-caseLatency>1037</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_46_1_VITIS_LOOP_47_2>
                        <Name>VITIS_LOOP_46_1_VITIS_LOOP_47_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1035</Latency>
                        <AbsoluteTimeLatency>10.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_46_1_VITIS_LOOP_47_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/derivatives_hls.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_46_1_VITIS_LOOP_47_2>
                            <Name>VITIS_LOOP_46_1_VITIS_LOOP_47_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/derivatives_hls.cpp:46</SourceLocation>
                        </VITIS_LOOP_46_1_VITIS_LOOP_47_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1431</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1779</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_fu_711_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_717_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln47_fu_729_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_fu_735_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_743_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_2_fu_749_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_3_fu_755_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_4_fu_763_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U235" SOURCE="../HS_hls/src/derivatives_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_5ns_7_1_1_U236" SOURCE="../HS_hls/src/derivatives_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln46_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="9" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_6ns_3ns_2_10_1_U231" SOURCE="../HS_hls/src/derivatives_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_fu_789_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_1_fu_795_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U232" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_4ns_5ns_7_4_1_U250" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_952_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U227" SOURCE="../HS_hls/src/derivatives_hls.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7s_4ns_5ns_7_4_1_U251" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_825_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U233" SOURCE="../HS_hls/src/derivatives_hls.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln47_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_4ns_5ns_7_4_1_U250" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7s_4ns_5ns_7_4_1_U251" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_1022_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="9" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_6ns_3ns_2_10_1_U234" SOURCE="../HS_hls/src/derivatives_hls.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_2_fu_882_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_3_fu_888_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln49_fu_894_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln49_1_fu_900_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln49_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln49_2_fu_906_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln49_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1052_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U237" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_1081_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_1100_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U238" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_3_fu_1129_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_x_U239" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_x_U240" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_x_U241" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U242" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U243" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U244" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U245" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U246" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_fu_1308_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_1_fu_1322_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln54_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_2_fu_1348_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln54_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_fu_1354_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U228" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U229" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U230" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_x_U247" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U228" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U229" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U230" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U248" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_fu_1408_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_1_fu_1422_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln55_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_2_fu_1448_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln55_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_fu_1454_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln56_fu_1462_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U228" SOURCE="../HS_hls/src/derivatives_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U229" SOURCE="../HS_hls/src/derivatives_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U230" SOURCE="../HS_hls/src/derivatives_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U249" SOURCE="../HS_hls/src/derivatives_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_fu_1488_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_912_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5</Name>
            <Loops>
                <VITIS_LOOP_78_4_VITIS_LOOP_80_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>17.350</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50411</Best-caseLatency>
                    <Average-caseLatency>50411</Average-caseLatency>
                    <Worst-caseLatency>50411</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.875 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.875 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.875 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50410</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_78_4_VITIS_LOOP_80_5>
                        <Name>VITIS_LOOP_78_4_VITIS_LOOP_80_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>900</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>50409</Latency>
                        <AbsoluteTimeLatency>0.875 ms</AbsoluteTimeLatency>
                        <PipelineII>56</PipelineII>
                        <PipelineDepth>66</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_78_4_VITIS_LOOP_80_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:80</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_78_4_VITIS_LOOP_80_5>
                            <Name>VITIS_LOOP_78_4_VITIS_LOOP_80_5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:78</SourceLocation>
                        </VITIS_LOOP_78_4_VITIS_LOOP_80_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7227</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6242</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln78_fu_729_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_735_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln80_fu_747_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln78_fu_753_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_761_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_6_fu_767_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln78_1_fu_773_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln78_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln78_2_fu_781_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln78_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_789_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U268" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="8" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="urem" PRAGMA="" RTLNAME="urem_5ns_3ns_2_9_1_U269" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U272" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U273" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_909_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U270" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U271" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_2_fu_854_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_21_fu_1117_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_21_fu_1117_p4" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_21_fu_1117_p6" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U274" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_3_fu_1299_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_3_fu_1016_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_4_fu_1023_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_5_fu_1030_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U275" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_23_fu_1169_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_23_fu_1169_p4" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_23_fu_1169_p6" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_x_U276" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln84_fu_1335_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln84_1_fu_1351_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln84_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="u_avg_fu_1367_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="u_avg" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_24_fu_1204_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_24_fu_1204_p4" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln85_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_24_fu_1204_p6" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln85_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U277" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_1382_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln85_3_fu_1037_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln85_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln85_4_fu_1044_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln85_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln85_5_fu_1051_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln85_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U278" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_26_fu_1256_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln85_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_26_fu_1256_p4" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln85_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="tmp_26_fu_1256_p6" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln85_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_x_U279" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_fu_1418_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_1_fu_1434_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln85_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="select" PRAGMA="" RTLNAME="v_avg_fu_1450_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="v_avg" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_33s_33_1_1_U283" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_33_1_1_U284" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_16s_33s_33_1_1_U283" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln87_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_33_1_1_U284" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln87_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_33_1_1_U284" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_33s_33_1_1_U283" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_21ns_32_4_1_U281" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_21ns_32_4_1_U281" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U282" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln88_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U282" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln88_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U282" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="56" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_53ns_33s_53_57_1_U280" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_26s_26_1_1_U285" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_26s_26_1_1_U285" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_26s_26_1_1_U286" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_78_4_VITIS_LOOP_80_5" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_26s_26_1_1_U286" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>horn_schunck_32</Name>
            <Loops>
                <VITIS_LOOP_76_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>17.350</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>252066</Best-caseLatency>
                    <Average-caseLatency>252066</Average-caseLatency>
                    <Worst-caseLatency>252066</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.373 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.373 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.373 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>252066</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_3>
                        <Name>VITIS_LOOP_76_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>252065</Latency>
                        <AbsoluteTimeLatency>4.373 ms</AbsoluteTimeLatency>
                        <IterationLatency>50413</IterationLatency>
                        <PipelineDepth>50413</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5_fu_52</Instance>
                        </InstanceList>
                    </VITIS_LOOP_76_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_76_3>
                            <Name>VITIS_LOOP_76_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:76</SourceLocation>
                        </VITIS_LOOP_76_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7234</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6291</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_94_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_3" OPTYPE="add" PRAGMA="" RTLNAME="iter_4_fu_100_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="iter_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2</Name>
            <Loops>
                <VITIS_LOOP_39_1_VITIS_LOOP_40_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.736</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4105</Best-caseLatency>
                    <Average-caseLatency>4105</Average-caseLatency>
                    <Worst-caseLatency>4105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_1_VITIS_LOOP_40_2>
                        <Name>VITIS_LOOP_39_1_VITIS_LOOP_40_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4103</Latency>
                        <AbsoluteTimeLatency>41.030 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_39_1_VITIS_LOOP_40_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/pyramid_hls.cpp:40~../HS_hls/src/pyramidal_hs.cpp:55</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_39_1_VITIS_LOOP_40_2>
                            <Name>VITIS_LOOP_39_1_VITIS_LOOP_40_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/pyramid_hls.cpp:39~../HS_hls/src/pyramidal_hs.cpp:55</SourceLocation>
                        </VITIS_LOOP_39_1_VITIS_LOOP_40_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>419</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>457</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_207_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_2_fu_213_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_225_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_231_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_fu_237_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_1_fu_245_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U317" SOURCE="../HS_hls/src/pyramid_hls.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="8" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_5ns_3ns_2_9_1_U318" SOURCE="../HS_hls/src/pyramid_hls.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_295_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_13_fu_395_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_13_fu_395_p4" SOURCE="../HS_hls/src/pyramid_hls.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln42_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_13_fu_395_p6" SOURCE="../HS_hls/src/pyramid_hls.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln42_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U319" SOURCE="../HS_hls/src/pyramid_hls.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_329_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26</Name>
            <Loops>
                <VITIS_LOOP_39_1_VITIS_LOOP_40_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.736</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4105</Best-caseLatency>
                    <Average-caseLatency>4105</Average-caseLatency>
                    <Worst-caseLatency>4105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_1_VITIS_LOOP_40_2>
                        <Name>VITIS_LOOP_39_1_VITIS_LOOP_40_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4103</Latency>
                        <AbsoluteTimeLatency>41.030 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_39_1_VITIS_LOOP_40_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/pyramid_hls.cpp:40~../HS_hls/src/pyramidal_hs.cpp:56</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_39_1_VITIS_LOOP_40_2>
                            <Name>VITIS_LOOP_39_1_VITIS_LOOP_40_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/pyramid_hls.cpp:39~../HS_hls/src/pyramidal_hs.cpp:56</SourceLocation>
                        </VITIS_LOOP_39_1_VITIS_LOOP_40_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>419</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>457</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_207_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_213_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_225_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_231_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_fu_237_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_1_fu_245_p3" SOURCE="../HS_hls/src/pyramid_hls.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U327" SOURCE="../HS_hls/src/pyramid_hls.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="8" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_5ns_3ns_2_9_1_U328" SOURCE="../HS_hls/src/pyramid_hls.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_295_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_11_fu_395_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_11_fu_395_p4" SOURCE="../HS_hls/src/pyramid_hls.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln42_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="select" PRAGMA="" RTLNAME="tmp_11_fu_395_p6" SOURCE="../HS_hls/src/pyramid_hls.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln42_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U329" SOURCE="../HS_hls/src/pyramid_hls.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_329_p2" SOURCE="../HS_hls/src/pyramid_hls.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4</Name>
            <Loops>
                <VITIS_LOOP_58_3_VITIS_LOOP_60_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_3_VITIS_LOOP_60_4>
                        <Name>VITIS_LOOP_58_3_VITIS_LOOP_60_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>40.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_58_3_VITIS_LOOP_60_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/pyramidal_hs.cpp:60</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_58_3_VITIS_LOOP_60_4>
                            <Name>VITIS_LOOP_58_3_VITIS_LOOP_60_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/pyramidal_hs.cpp:58</SourceLocation>
                        </VITIS_LOOP_58_3_VITIS_LOOP_60_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>54</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>191</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_60_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln58_fu_110_p2" SOURCE="../HS_hls/src/pyramidal_hs.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_116_p2" SOURCE="../HS_hls/src/pyramidal_hs.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_128_p2" SOURCE="../HS_hls/src/pyramidal_hs.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_60_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_134_p2" SOURCE="../HS_hls/src/pyramidal_hs.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_60_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_fu_140_p3" SOURCE="../HS_hls/src/pyramidal_hs.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_60_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_1_fu_148_p3" SOURCE="../HS_hls/src/pyramidal_hs.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_172_p2" SOURCE="../HS_hls/src/pyramidal_hs.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_184_p2" SOURCE="../HS_hls/src/pyramidal_hs.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_derivatives</Name>
            <Loops>
                <VITIS_LOOP_12_1_VITIS_LOOP_13_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12290</Best-caseLatency>
                    <Average-caseLatency>12290</Average-caseLatency>
                    <Worst-caseLatency>12290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.123 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.123 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.123 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12289</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1_VITIS_LOOP_13_2>
                        <Name>VITIS_LOOP_12_1_VITIS_LOOP_13_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>12288</Latency>
                        <AbsoluteTimeLatency>0.123 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_12_1_VITIS_LOOP_13_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/derivatives_hls.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_12_1_VITIS_LOOP_13_2>
                            <Name>VITIS_LOOP_12_1_VITIS_LOOP_13_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/derivatives_hls.cpp:12</SourceLocation>
                        </VITIS_LOOP_12_1_VITIS_LOOP_13_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>683</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_fu_209_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_215_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln13_fu_231_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_fu_237_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_245_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_3_fu_251_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_1_fu_261_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln19_fu_281_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln19_1_fu_287_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln29_2_fu_293_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln29_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_2_fu_309_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_327_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_4_fu_342_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_5_fu_353_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln19_2_fu_368_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln19_3_fu_374_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_fu_380_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_1_fu_386_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_2_fu_392_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln19_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_398_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_417_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln28_fu_465_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln28_1_fu_479_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln28_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln28_2_fu_505_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln28_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_fu_511_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln29_fu_528_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln29_1_fu_542_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln29_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln29_2_fu_568_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln29_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln29_fu_574_p3" SOURCE="../HS_hls/src/derivatives_hls.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln32_fu_583_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_436_p2" SOURCE="../HS_hls/src/derivatives_hls.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>horn_schunck_64_Pipeline_VITIS_LOOP_33_5</Name>
            <Loops>
                <VITIS_LOOP_33_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>17.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3479</Best-caseLatency>
                    <Average-caseLatency>3479</Average-caseLatency>
                    <Worst-caseLatency>3479</Worst-caseLatency>
                    <Best-caseRealTimeLatency>62.006 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>62.006 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>62.006 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3478</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_5>
                        <Name>VITIS_LOOP_33_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>3477</Latency>
                        <AbsoluteTimeLatency>61.971 us</AbsoluteTimeLatency>
                        <PipelineII>56</PipelineII>
                        <PipelineDepth>62</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_33_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:33</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_33_5>
                            <Name>VITIS_LOOP_33_5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:37</SourceLocation>
                        </VITIS_LOOP_33_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6466</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5302</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln33_fu_265_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_300_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_3_fu_360_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_fu_396_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_1_fu_412_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln37_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="select" PRAGMA="" RTLNAME="u_avg_fu_428_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="u_avg" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_443_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_fu_479_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_1_fu_495_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln38_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="select" PRAGMA="" RTLNAME="v_avg_fu_511_p3" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="v_avg" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_33_1_1_U347" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_33s_33_1_1_U348" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_33_1_1_U347" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln40_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_16s_33s_33_1_1_U348" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln40_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_33_1_1_U347" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_33s_33_1_1_U348" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_21ns_32_4_1_U345" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_21ns_32_4_1_U345" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U346" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U346" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln41_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U346" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="56" LOOP="VITIS_LOOP_33_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_53ns_33s_53_57_1_U344" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_26s_26_1_1_U349" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_26s_26_1_1_U349" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_26s_26_1_1_U350" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_33_5" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_26s_26_1_1_U350" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln44" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>horn_schunck_64</Name>
            <Loops>
                <VITIS_LOOP_29_3>
                    <VITIS_LOOP_31_4/>
                </VITIS_LOOP_29_3>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>17.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1079741</Best-caseLatency>
                    <Average-caseLatency>1079741</Average-caseLatency>
                    <Worst-caseLatency>1079741</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.244 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.244 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.244 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1079741</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_3>
                        <Name>VITIS_LOOP_29_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1079740</Latency>
                        <AbsoluteTimeLatency>19.244 ms</AbsoluteTimeLatency>
                        <IterationLatency>215948</IterationLatency>
                        <PipelineDepth>215948</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                        <VITIS_LOOP_31_4>
                            <Name>VITIS_LOOP_31_4</Name>
                            <Slack>7.30</Slack>
                            <TripCount>62</TripCount>
                            <isPerfectNested>1</isPerfectNested>
                            <Latency>215946</Latency>
                            <AbsoluteTimeLatency>3.849 ms</AbsoluteTimeLatency>
                            <IterationLatency>3483</IterationLatency>
                            <PipelineDepth>3483</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList>
                                <Instance>grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94</Instance>
                            </InstanceList>
                        </VITIS_LOOP_31_4>
                    </VITIS_LOOP_29_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:29</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_29_3>
                            <Name>VITIS_LOOP_29_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:29</SourceLocation>
                            <VITIS_LOOP_31_4>
                                <Name>VITIS_LOOP_31_4</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../HS_hls/src/horn_schunck_hsl.cpp:37</SourceLocation>
                            </VITIS_LOOP_31_4>
                        </VITIS_LOOP_29_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6529</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5488</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln29_fu_122_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="add" PRAGMA="" RTLNAME="iter_2_fu_128_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="iter_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_134_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_158_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_165_p2" SOURCE="../HS_hls/src/horn_schunck_hsl.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pyramidal_hs</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>17.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1412689</Best-caseLatency>
                    <Average-caseLatency>1412689</Average-caseLatency>
                    <Worst-caseLatency>1412689</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.178 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.178 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.178 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1412690</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../HS_hls/src/pyramidal_hs.cpp:6</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>42</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>53</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>28641</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>32450</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_U" SOURCE="" STORAGESIZE="16 121 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_U" SOURCE="" STORAGESIZE="16 121 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_U" SOURCE="" STORAGESIZE="16 121 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_U" SOURCE="" STORAGESIZE="16 121 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_U" SOURCE="" STORAGESIZE="16 121 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_U" SOURCE="" STORAGESIZE="16 121 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_U" SOURCE="" STORAGESIZE="16 121 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_U" SOURCE="" STORAGESIZE="16 121 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_U" SOURCE="" STORAGESIZE="16 121 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_U" SOURCE="" STORAGESIZE="16 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_U" SOURCE="" STORAGESIZE="16 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_U" SOURCE="" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_U" SOURCE="" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_U" SOURCE="" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_U" SOURCE="" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_U" SOURCE="" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_U" SOURCE="" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_U" SOURCE="" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_U" SOURCE="" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_U" SOURCE="" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="img2_16_U" SOURCE="" STORAGESIZE="16 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="img2_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Ix16_U" SOURCE="" STORAGESIZE="16 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="Ix16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Iy16_U" SOURCE="" STORAGESIZE="16 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="Iy16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="It16_U" SOURCE="" STORAGESIZE="16 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="It16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_U" SOURCE="" STORAGESIZE="16 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_U" SOURCE="" STORAGESIZE="16 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_U" SOURCE="" STORAGESIZE="16 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_U" SOURCE="" STORAGESIZE="16 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_U" SOURCE="" STORAGESIZE="16 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_U" SOURCE="" STORAGESIZE="16 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_U" SOURCE="" STORAGESIZE="16 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_U" SOURCE="" STORAGESIZE="16 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_U" SOURCE="" STORAGESIZE="16 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_U" SOURCE="" STORAGESIZE="16 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_U" SOURCE="" STORAGESIZE="16 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_U" SOURCE="" STORAGESIZE="16 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_U" SOURCE="" STORAGESIZE="16 176 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_U" SOURCE="" STORAGESIZE="16 176 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_U" SOURCE="" STORAGESIZE="16 176 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_U" SOURCE="" STORAGESIZE="16 176 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_U" SOURCE="" STORAGESIZE="16 176 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_U" SOURCE="" STORAGESIZE="16 176 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_U" SOURCE="" STORAGESIZE="16 176 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_U" SOURCE="" STORAGESIZE="16 176 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_U" SOURCE="" STORAGESIZE="16 176 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_U" SOURCE="" STORAGESIZE="16 176 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_U" SOURCE="" STORAGESIZE="16 176 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_U" SOURCE="" STORAGESIZE="16 176 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Ix32_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="Ix32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Iy32_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="Iy32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="It32_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="It32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Ix64_U" SOURCE="" STORAGESIZE="16 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="Ix64" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Iy64_U" SOURCE="" STORAGESIZE="16 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="Iy64" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="It64_U" SOURCE="" STORAGESIZE="16 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="It64" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_csim setup="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="img1" index="0" direction="in" srcType="ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="img1_address0" name="img1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img1_ce0" name="img1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img1_q0" name="img1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="img1_address1" name="img1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="img1_ce1" name="img1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="img1_q1" name="img1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img2" index="1" direction="in" srcType="ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="img2_address0" name="img2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img2_ce0" name="img2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img2_q0" name="img2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="img2_address1" name="img2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="img2_ce1" name="img2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="img2_q1" name="img2_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="u" index="2" direction="inout" srcType="ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="u_address0" name="u_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="u_ce0" name="u_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="u_we0" name="u_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="u_d0" name="u_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="u_q0" name="u_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="u_address1" name="u_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="u_ce1" name="u_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="u_we1" name="u_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="u_d1" name="u_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="u_q1" name="u_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v" index="3" direction="inout" srcType="ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="v_address0" name="v_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v_ce0" name="v_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v_we0" name="v_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v_d0" name="v_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v_q0" name="v_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v_address1" name="v_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v_ce1" name="v_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v_we1" name="v_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v_d1" name="v_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v_q1" name="v_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="img1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="img1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="img1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="img1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>img1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="img1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>img1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="img2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="img2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="img2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>img2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="img2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>img2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="u_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="u_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>u_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="u_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="u_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>u_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="u_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="u_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>u_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="u_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="u_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>u_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="u_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="u_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>u_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="u_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="u_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>u_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="v_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="v_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="img1_address0">out, 12</column>
                    <column name="img1_address1">out, 12</column>
                    <column name="img1_q0">in, 16</column>
                    <column name="img1_q1">in, 16</column>
                    <column name="img2_address0">out, 12</column>
                    <column name="img2_address1">out, 12</column>
                    <column name="img2_q0">in, 16</column>
                    <column name="img2_q1">in, 16</column>
                    <column name="u_address0">out, 12</column>
                    <column name="u_address1">out, 12</column>
                    <column name="u_d0">out, 16</column>
                    <column name="u_d1">out, 16</column>
                    <column name="u_q0">in, 16</column>
                    <column name="u_q1">in, 16</column>
                    <column name="v_address0">out, 12</column>
                    <column name="v_address1">out, 12</column>
                    <column name="v_d0">out, 16</column>
                    <column name="v_d1">out, 16</column>
                    <column name="v_q0">in, 16</column>
                    <column name="v_q1">in, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img1">in, ap_fixed&lt;16 6 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                    <column name="img2">in, ap_fixed&lt;16 6 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                    <column name="u">inout, ap_fixed&lt;16 6 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                    <column name="v">inout, ap_fixed&lt;16 6 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="img1">img1_address0, port, offset</column>
                    <column name="img1">img1_ce0, port, </column>
                    <column name="img1">img1_q0, port, </column>
                    <column name="img1">img1_address1, port, offset</column>
                    <column name="img1">img1_ce1, port, </column>
                    <column name="img1">img1_q1, port, </column>
                    <column name="img2">img2_address0, port, offset</column>
                    <column name="img2">img2_ce0, port, </column>
                    <column name="img2">img2_q0, port, </column>
                    <column name="img2">img2_address1, port, offset</column>
                    <column name="img2">img2_ce1, port, </column>
                    <column name="img2">img2_q1, port, </column>
                    <column name="u">u_address0, port, offset</column>
                    <column name="u">u_ce0, port, </column>
                    <column name="u">u_we0, port, </column>
                    <column name="u">u_d0, port, </column>
                    <column name="u">u_q0, port, </column>
                    <column name="u">u_address1, port, offset</column>
                    <column name="u">u_ce1, port, </column>
                    <column name="u">u_we1, port, </column>
                    <column name="u">u_d1, port, </column>
                    <column name="u">u_q1, port, </column>
                    <column name="v">v_address0, port, offset</column>
                    <column name="v">v_ce0, port, </column>
                    <column name="v">v_we0, port, </column>
                    <column name="v">v_d0, port, </column>
                    <column name="v">v_q0, port, </column>
                    <column name="v">v_address1, port, offset</column>
                    <column name="v">v_ce1, port, </column>
                    <column name="v">v_we1, port, </column>
                    <column name="v">v_d1, port, </column>
                    <column name="v">v_q1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="../HS_hls/src/derivatives_hls.cpp:10" status="valid" parentFunction="compute_derivatives" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../HS_hls/src/derivatives_hls.cpp:14" status="valid" parentFunction="compute_derivatives" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="../HS_hls/src/derivatives_hls.cpp:45" status="valid" parentFunction="compute_derivatives_32" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../HS_hls/src/derivatives_hls.cpp:48" status="valid" parentFunction="compute_derivatives_32" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="../HS_hls/src/derivatives_hls.cpp:69" status="valid" parentFunction="compute_derivatives_16" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../HS_hls/src/derivatives_hls.cpp:72" status="valid" parentFunction="compute_derivatives_16" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="../HS_hls/src/horn_schunck_hsl.cpp:11" status="valid" parentFunction="horn_schunck_64" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../HS_hls/src/horn_schunck_hsl.cpp:22" status="valid" parentFunction="horn_schunck_64" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../HS_hls/src/horn_schunck_hsl.cpp:35" status="valid" parentFunction="horn_schunck_64" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../HS_hls/src/horn_schunck_hsl.cpp:58" status="valid" parentFunction="horn_schunck_32" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../HS_hls/src/horn_schunck_hsl.cpp:69" status="valid" parentFunction="horn_schunck_32" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../HS_hls/src/horn_schunck_hsl.cpp:82" status="valid" parentFunction="horn_schunck_32" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../HS_hls/src/horn_schunck_hsl.cpp:105" status="valid" parentFunction="horn_schunck_16" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../HS_hls/src/horn_schunck_hsl.cpp:114" status="valid" parentFunction="horn_schunck_16" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../HS_hls/src/horn_schunck_hsl.cpp:127" status="valid" parentFunction="horn_schunck_16" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../HS_hls/src/pyramid_hls.cpp:8" status="valid" parentFunction="downsample2x_64_to_32" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../HS_hls/src/pyramid_hls.cpp:19" status="valid" parentFunction="downsample2x_32_to_16" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../HS_hls/src/pyramid_hls.cpp:31" status="valid" parentFunction="upsample2x_16_to_32" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../HS_hls/src/pyramid_hls.cpp:41" status="valid" parentFunction="upsample2x_32_to_64" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="../HS_hls/src/pyramidal_hs.cpp:12" status="valid" parentFunction="pyramidal_hs" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../HS_hls/src/pyramidal_hs.cpp:45" status="valid" parentFunction="pyramidal_hs" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../HS_hls/src/pyramidal_hs.cpp:62" status="valid" parentFunction="pyramidal_hs" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="compute_derivatives" variable="" isDirective="0" options=" "/>
        <Pragma type="array_partition" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="pyramidal_hs" variable="pyramidal_hs(ap_fixed&lt;16," isDirective="0" options="dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::img1_32"/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="compute_derivatives_32" variable="" isDirective="0" options=" "/>
        <Pragma type="array_partition" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="pyramidal_hs" variable="pyramidal_hs(ap_fixed&lt;16," isDirective="0" options="dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::img1_16"/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="compute_derivatives_16" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="horn_schunck_64" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="horn_schunck_32" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="pyramidal_hs" variable="pyramidal_hs(ap_fixed&lt;16," isDirective="0" options="dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::u32"/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="horn_schunck_32" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="horn_schunck_16" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="horn_schunck_16" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="pyramidal_hs" variable="pyramidal_hs(ap_fixed&lt;16," isDirective="0" options="dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::u16"/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="horn_schunck_16" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="pyramidal_hs" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="pyramidal_hs" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="pyramidal_hs" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="pyramidal_hs" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="pyramidal_hs" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="../HS_hls/src/derivatives_hls.cpp:12" status="valid" parentFunction="pyramidal_hs" variable="" isDirective="0" options=" "/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="loop_flatten" parentFunction="compute_derivatives" options=" " pragmaLocId="../HS_hls/src/derivatives_hls.cpp:12:0" pragmaLocOpt="compute_derivatives/VITIS_LOOP_12_1" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/derivatives_hls.cpp:14" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/derivatives_hls.cpp:14" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=compute_derivatives/VITIS_LOOP_12_1  " loopName="VITIS_LOOP_12_1" loopLoc="../HS_hls/src/derivatives_hls.cpp:12:22"/>
        <AutoPragma type="array_partition" parentFunction="pyramidal_hs" options="dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::img1_32" pragmaLocId="../HS_hls/src/pyramidal_hs.cpp:15:0" pragmaLocOpt="pyramidal_hs/pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::img1_32" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/derivatives_hls.cpp:48" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/derivatives_hls.cpp:48" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.array_partition=pyramidal_hs/pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::img1_32 dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::img1_32" variable="pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::img1_32" varLoc="../HS_hls/src/pyramidal_hs.cpp:15"/>
        <AutoPragma type="loop_flatten" parentFunction="compute_derivatives_32" options=" " pragmaLocId="../HS_hls/src/derivatives_hls.cpp:46:0" pragmaLocOpt="compute_derivatives_32/VITIS_LOOP_46_1" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/derivatives_hls.cpp:48" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/derivatives_hls.cpp:48" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=compute_derivatives_32/VITIS_LOOP_46_1  " loopName="VITIS_LOOP_46_1" loopLoc="../HS_hls/src/derivatives_hls.cpp:46:22"/>
        <AutoPragma type="array_partition" parentFunction="pyramidal_hs" options="dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::img1_16" pragmaLocId="../HS_hls/src/pyramidal_hs.cpp:16:0" pragmaLocOpt="pyramidal_hs/pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::img1_16" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/derivatives_hls.cpp:72" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/derivatives_hls.cpp:72" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.array_partition=pyramidal_hs/pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::img1_16 dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::img1_16" variable="pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::img1_16" varLoc="../HS_hls/src/pyramidal_hs.cpp:16"/>
        <AutoPragma type="loop_flatten" parentFunction="compute_derivatives_16" options=" " pragmaLocId="../HS_hls/src/derivatives_hls.cpp:70:0" pragmaLocOpt="compute_derivatives_16/VITIS_LOOP_70_1" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/derivatives_hls.cpp:72" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/derivatives_hls.cpp:72" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=compute_derivatives_16/VITIS_LOOP_70_1  " loopName="VITIS_LOOP_70_1" loopLoc="../HS_hls/src/derivatives_hls.cpp:70:22"/>
        <AutoPragma type="loop_flatten" parentFunction="horn_schunck_64" options="off" pragmaLocId="../HS_hls/src/horn_schunck_hsl.cpp:31:0" pragmaLocOpt="horn_schunck_64/VITIS_LOOP_31_4" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/horn_schunck_hsl.cpp:35" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/horn_schunck_hsl.cpp:35" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=horn_schunck_64/VITIS_LOOP_31_4 off" loopName="VITIS_LOOP_31_4" loopLoc="../HS_hls/src/horn_schunck_hsl.cpp:31:26"/>
        <AutoPragma type="loop_flatten" parentFunction="horn_schunck_32" options="off" pragmaLocId="../HS_hls/src/horn_schunck_hsl.cpp:76:0" pragmaLocOpt="horn_schunck_32/VITIS_LOOP_76_3" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/horn_schunck_hsl.cpp:82" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/horn_schunck_hsl.cpp:82" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=horn_schunck_32/VITIS_LOOP_76_3 off" loopName="VITIS_LOOP_76_3" loopLoc="../HS_hls/src/horn_schunck_hsl.cpp:76:22"/>
        <AutoPragma type="array_partition" parentFunction="pyramidal_hs" options="dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::u32" pragmaLocId="../HS_hls/src/pyramidal_hs.cpp:24:0" pragmaLocOpt="pyramidal_hs/pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::u32" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/horn_schunck_hsl.cpp:82" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/horn_schunck_hsl.cpp:82" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.array_partition=pyramidal_hs/pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::u32 dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::u32" variable="pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::u32" varLoc="../HS_hls/src/pyramidal_hs.cpp:24"/>
        <AutoPragma type="loop_flatten" parentFunction="horn_schunck_32" options=" " pragmaLocId="../HS_hls/src/horn_schunck_hsl.cpp:78:0" pragmaLocOpt="horn_schunck_32/VITIS_LOOP_78_4" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/horn_schunck_hsl.cpp:82" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/horn_schunck_hsl.cpp:82" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=horn_schunck_32/VITIS_LOOP_78_4  " loopName="VITIS_LOOP_78_4" loopLoc="../HS_hls/src/horn_schunck_hsl.cpp:78:26"/>
        <AutoPragma type="loop_flatten" parentFunction="horn_schunck_16" options=" " pragmaLocId="../HS_hls/src/horn_schunck_hsl.cpp:110:0" pragmaLocOpt="horn_schunck_16/VITIS_LOOP_110_1" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/horn_schunck_hsl.cpp:114" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/horn_schunck_hsl.cpp:114" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=horn_schunck_16/VITIS_LOOP_110_1  " loopName="VITIS_LOOP_110_1" loopLoc="../HS_hls/src/horn_schunck_hsl.cpp:110:27"/>
        <AutoPragma type="loop_flatten" parentFunction="horn_schunck_16" options="off" pragmaLocId="../HS_hls/src/horn_schunck_hsl.cpp:121:0" pragmaLocOpt="horn_schunck_16/VITIS_LOOP_121_3" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/horn_schunck_hsl.cpp:127" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/horn_schunck_hsl.cpp:127" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=horn_schunck_16/VITIS_LOOP_121_3 off" loopName="VITIS_LOOP_121_3" loopLoc="../HS_hls/src/horn_schunck_hsl.cpp:121:23"/>
        <AutoPragma type="array_partition" parentFunction="pyramidal_hs" options="dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::u16" pragmaLocId="../HS_hls/src/pyramidal_hs.cpp:25:0" pragmaLocOpt="pyramidal_hs/pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::u16" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/horn_schunck_hsl.cpp:127" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/horn_schunck_hsl.cpp:127" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.array_partition=pyramidal_hs/pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::u16 dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::u16" variable="pyramidal_hs(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])::u16" varLoc="../HS_hls/src/pyramidal_hs.cpp:25"/>
        <AutoPragma type="loop_flatten" parentFunction="horn_schunck_16" options=" " pragmaLocId="../HS_hls/src/horn_schunck_hsl.cpp:123:0" pragmaLocOpt="horn_schunck_16/VITIS_LOOP_123_4" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/horn_schunck_hsl.cpp:127" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/horn_schunck_hsl.cpp:127" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=horn_schunck_16/VITIS_LOOP_123_4  " loopName="VITIS_LOOP_123_4" loopLoc="../HS_hls/src/horn_schunck_hsl.cpp:123:27"/>
        <AutoPragma type="loop_flatten" parentFunction="pyramidal_hs" options=" " pragmaLocId="../HS_hls/src/pyramid_hls.cpp:6:0" pragmaLocOpt="pyramidal_hs/VITIS_LOOP_6_1" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/pyramid_hls.cpp:8" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/pyramid_hls.cpp:8" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=pyramidal_hs/VITIS_LOOP_6_1  " loopName="VITIS_LOOP_6_1" loopLoc="../HS_hls/src/pyramid_hls.cpp:6:21"/>
        <AutoPragma type="loop_flatten" parentFunction="pyramidal_hs" options=" " pragmaLocId="../HS_hls/src/pyramid_hls.cpp:17:0" pragmaLocOpt="pyramidal_hs/VITIS_LOOP_17_1" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/pyramid_hls.cpp:19" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/pyramid_hls.cpp:19" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=pyramidal_hs/VITIS_LOOP_17_1  " loopName="VITIS_LOOP_17_1" loopLoc="../HS_hls/src/pyramid_hls.cpp:17:22"/>
        <AutoPragma type="loop_flatten" parentFunction="pyramidal_hs" options=" " pragmaLocId="../HS_hls/src/pyramid_hls.cpp:29:0" pragmaLocOpt="pyramidal_hs/VITIS_LOOP_29_1" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/pyramid_hls.cpp:31" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/pyramid_hls.cpp:31" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=pyramidal_hs/VITIS_LOOP_29_1  " loopName="VITIS_LOOP_29_1" loopLoc="../HS_hls/src/pyramid_hls.cpp:29:22"/>
        <AutoPragma type="loop_flatten" parentFunction="pyramidal_hs" options=" " pragmaLocId="../HS_hls/src/pyramid_hls.cpp:39:0" pragmaLocOpt="pyramidal_hs/VITIS_LOOP_39_1" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/pyramid_hls.cpp:41" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/pyramid_hls.cpp:41" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=pyramidal_hs/VITIS_LOOP_39_1  " loopName="VITIS_LOOP_39_1" loopLoc="../HS_hls/src/pyramid_hls.cpp:39:22"/>
        <AutoPragma type="loop_flatten" parentFunction="pyramidal_hs" options=" " pragmaLocId="../HS_hls/src/pyramidal_hs.cpp:41:0" pragmaLocOpt="pyramidal_hs/VITIS_LOOP_41_1" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/pyramidal_hs.cpp:45" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/pyramidal_hs.cpp:45" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=pyramidal_hs/VITIS_LOOP_41_1  " loopName="VITIS_LOOP_41_1" loopLoc="../HS_hls/src/pyramidal_hs.cpp:41:20"/>
        <AutoPragma type="loop_flatten" parentFunction="pyramidal_hs" options=" " pragmaLocId="../HS_hls/src/pyramidal_hs.cpp:58:0" pragmaLocOpt="pyramidal_hs/VITIS_LOOP_58_3" srcPragmaType="pipeline" srcPragmaLoc="../HS_hls/src/pyramidal_hs.cpp:62" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../HS_hls/src/pyramidal_hs.cpp:62" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=pyramidal_hs/VITIS_LOOP_58_3  " loopName="VITIS_LOOP_58_3" loopLoc="../HS_hls/src/pyramidal_hs.cpp:58:20"/>
    </AutoPragmaReport>
</profile>
