<!DOCTYPE html>
<html>
  <title>HiPChips at ISCA-2022</title>
  <meta charset="UTF-8">  
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <link rel="stylesheet" href="https://www.w3schools.com/w3css/4/w3.css">
  <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Inconsolata"> 
  <style>
    body, html {
      height: 100%;  
      font-family: "Inconsolata", sans-serif; 
    }
    .bgimg {
      height: 15%;
      background-position: center 0;  
      background-size: cover;
      -webkit-background-size: cover;
      -o-background-size: cover;
    }     
    h1 {
        font-size: 36px;
    }
    h2 {
        font-size: 32px;
        border-bottom: 1px solid #cccccc;
        color: black;
    }
    .menu {  
      display: none;
    }
    
    .bold { font-weight: bold; }
    .red { color: #FF0000; }
    
    </style>
<body>
    <!-- Navbar -->
<div class="w3-top">
  <div class="w3-sidebar w3-black w3-card w3-left-align w3-large" style="width:min-content; opacity:90%; ">
    <a class="w3-bar-item w3-button w3-hide-medium w3-hide-large w3-right w3-padding-large w3-hover-white w3-large w3-black" href="javascript:void(0);" onclick="myFunction()" title="Toggle Navigation Menu"><i class="fa fa-bars"></i></a>
    <a href="#home" class="w3-bar-item w3-button w3-padding-large w3-hover-blue">Home</a>
    <a href="#intro" class="w3-bar-item w3-button w3-hide-small w3-padding-large w3-hover-blue">Introduction</a>
    <a href="#organizers" class="w3-bar-item w3-button w3-hide-small w3-padding-large w3-hover-blue">Organizers</a>
    <a href="#committee" class="w3-bar-item w3-button w3-hide-small w3-padding-large w3-hover-blue">Committees</a>
    <a href="#speakers" class="w3-bar-item w3-button w3-hide-small w3-padding-large w3-hover-blue">Speakers</a>
    <a href="#venue" class="w3-bar-item w3-button w3-hide-small w3-padding-large w3-hover-blue">Venue</a>
 </div>
</div>
  
<!-- Header with image -->
<header class= "bgimg w3-display-container w3-grayscale-min" style="background-color:lightgray" id="home">
  <div class="w3-display-middle w3-center">
    <h1 style="text-align: center;" id="t1">The HiPChips Conference</h1>
  </div>
</header>
  
    <h4 style="text-align: center;">The first International Workshop on</h4>
    <h3 style="text-align: center;">High Performance Chiplet and Interconnnect Architectures (<strong>HiPChips</strong>) </h3>
    <h4 style="text-align: center;">Co-located with &nbsp;<a href="https://iscaconf.org/isca2022/" style="color: blue">ISCA 2022</a> at New York City, New York</h4>
    <h4 style="text-align: center;">June 19th, 2022</h4>
  <center><img src="./images/hipchips2.jpg" width="20%" height="auto"> </center>

  <div class="w3-row-padding w3-padding-16 w3-container" id="intro">
  <div class="w3-content">          
      <h2>Introduction</h2>
    <h5 class="w3-text-black">The 1st International Workshop on High Performance Chiplet and Interconnect Architectures (HiPChips), 
      sponsored by the Open Domain Specific
      Architecture (ODSA) Sub-Project, was held on June 19th, 2022, in conjunction 
      with the 49th International Symposium on Computer Architecture (ISCA) in New York City, New York, USA  (Attendee information).
    </h5>
    <h5 class="w3-text-black">The major objective of this workshop was to bring researchers from academia and industry together to communicate their ideas, 
      share knowledge of advanced technologies and new development on but not limited to the following topics:
    </h5>
    <h5 class="w3-text-black">
      <p>
        <li> Chiplet-based accelerator level parallelism (ALP) </li>
        <li> Chiplet architecture for large scale system design </li>
        <li> Physical and logical inter-die interface design for heterogeneous architectures </li>
        <li> Coherent and non-coherent data sharing protocols via fast chiplet interconnection </li>
        <li> Chiplet architectures for in-memory computing and other emerging technologies </li>
        <li> ODSA-based 3D architecture for efficient ML acceleration</li>
        <li> Chiplet-based secure computing</li>
        <li> Power evaluation and performance modeling of chiplet architecture</li>
        <li> Software optimization framework with fast inter-chiplet network</li>
        <li> Chiplet topology aware ML optimizations</li>
        <li> Scheduling for massive heterogeneous chiplet-based processors</li>
      </p>    
    </h5>
    <h5 class="w3-text-black"> Machine learning (ML), high performance computing (HPC), and the convergence of both are becoming the major driving force to 
      define future computer architectures in both data center and edge. As performance requirements of workloads have catapulted, 
      heterogeneous computing with domain-specific accelerators (DSA) is deemed as a new computing paradigm to meet 
      the computation demand in the post-Moore era.
    </h5>
    <h5 class="w3-text-black"> While an accelerator architecture is still evolving to continuously integrate more components to boost its computing horsepower, 
        the increasing cost of silicon results in the rise of chiplet architectures.
    </h5>
    <h5 class="w3-text-black"> As a promising alternative to advance a chip design, chiplets take advantages of the recent development of packaging 
      technologies to reduce the complexity of traditional monolithic system-on-a-chip (SoC) design by improving system-level 
      interconnection density and reducing power consumption via mix-and-matching existing or new components and integrating 
      them into a single package. The modularized approach presumably can shorten the development time and improve yield to 
      lower the manufacturing costs. However, one of the biggest challenges industry currently faces is lack of standards and 
      tools to allow different pieces of silicon across vendors to be tied together and work seamlessly through a common interface.
    </h5>
    <h5 class="w3-text-black"> At the same time, as individual devices continue to shrink and more heterogeneous chiplets are integrated, innovations on 
      chiplet-based computing architectures will be required. Though communication between chiplets is typically slower 
      than on-chip communication, distances are shorter and there might be more conduits for inter -chip signals.
      Thus, collectively inter-chiplet communication may be faster with less energy consumption. So how to distribute 
      data among chiplets and optimize data movement for efficient spatial parallel processing is another key to success.
    </h5>

    <h5 class="w3-text-black"> The Open Compute Project Foundation (OCP) is a global industrial consortium with the mission to enable mainstream 
      delivery of open and efficient designs for scalable computing. Its Open Domain-Specific Architecture (ODSA) 
      working group was incubated to define the standards for a coherent cross-industry open ecosystem of chiplets and 
      make a viable chiplet market a reality. ODSA is situated strategically to address challenges of chiplet interoperability 
      due to inherent limitations of proprietary designs, including physical interfaces, chiplet base functionalities for 
      top software stack, as well as packaging and testing of products across vendors.
    </h5>

    <h5 class="w3-text-black"> ODSA's goal is to create an open chiplet marketplace that allows systems in packages to be built from building blocks    
      from multiple vendors with speed and simplicity to enable shipping new solutions faster. To achieve this, 
      ODSA strategy is centered on following three core areas:
    </h5>
    <h5 class="w3-text-black">
      <p>
        <li> Area 1: Enable open die to die interfaces to reduce barrier for interoperation </li>
        <li> Area 2: Create reference designs as starting points for allowing technology development </li>
        <li> Area 3: Define business reference workflows for enabling reusable, open practices </li>
      </p>
    </h5>
    <h5 class="w3-text-black"> The 1st International workshop on the High Performance Chiplet and Interconnect Architectures (HiPChips-2022), 
      endorsed by OCP/ODSA working group, is a new workshop targeting on researches with an interpenetration effect 
      between academia and industry: on one hand, this workshop helps researchers understand the latest progress on 
      chiplet-powered architectures for data-intensive applications and ML/HPC-motivated chiplet designs; on the other hand, 
      it helps promote the open chiplet standards to foster collaborations on further development of the chiplet ecosystem. 
      The major objective of this workshop is to bring researchers from academia and industry together to communicate their ideas, 
      share knowledge of advanced technologies and new development on but not limited to the following topics:
    </h5>
    <h5 class="w3-text-black"> 
      <p>
        <li> Chiplet-based accelerator level parallelism (ALP) </li>
        <li> Chiplet architecture for large scale system design </li>
        <li> Physical and logical inter-die interface design for heterogeneous architectures </li>
        <li> Coherent and non-coherent data sharing protocols via fast chiplet interconnection </li>
        <li> Chiplet architectures for in-memory computing and other emerging technologies </li>
        <li> ODSA-based 3D architecture for efficient ML acceleration </li>
        <li> Chiplet-based secure computing </li>
        <li> Power evaluation and performance modeling of chiplet architecture </li>
        <li> Software optimization framework with fast inter-chiplet network </li>
        <li> Chiplet topology aware ML optimizations </li>
      </p>
    </h5>
  </div>
  </div>
  
  <div class="w3-row-padding w3-padding-16 w3-container" id="organizers">
    <div class="w3-content">
      <h2>Organizers</h2>
        <h5 class="w3-text-black">
          <p> <strong>Weifeng Zhang, Alibaba Cloud</strong> </p>
          Dr. Weifeng Zhang is a fellow of Alibaba Cloud Intelligence and the Chief Scientist of Heterogeneous Computing 
          at Alibaba Cloud Infrastructure. He is also a member of the Board of Directors at MLCommons&#8482; (MLPerf&#8482;). 
          At Alibaba, Weifeng is in charge of heterogeneous computing technology ranging from AI accelerators and systems, 
          benchmarking, AI compiler, performance co-optimizations, and the unified scalable heterogeneous acceleration platform 
          for IoT, edge and datacenter. Weifeng received his PhD in Computer Science from University of California, San Diego (UCSD).
        </h5>
        <h5 class="w3-text-black">
          <p><strong>Dharmesh Jani, Meta Platforms</strong></p>
          Dharmesh Jani (‘DJ’) is Open Ecosystem lead at Meta and has been an active member of OCP since 2012. 
          He is also co-chair of the OCP Incubation Committee and involved in multiple OCP projects such as 
          Open Domain Specific Accelerator (ODSA) and Sustainability. Prior to Meta, he has worked in 
          Fortune 500 companies leading product development as well as in startups building zero to one businesses. 
          He has BTech from IIT-Bombay, MS from UCLA and MBA from UC-Berkeley (Haas). 
        </h5>
        <h5 class="w3-text-black">
          <p><strong>Michael Taylor, University of Washington</strong></p>
          Dr. Michael Taylor is a professor at Paul Allen School of Computer Science and Engineering,
          University of Washington.  Prior to joining UW, he was a Visiting Research Scientist at Google 
          and a tenured professor at the University of California San Diego. Dr. Taylor received a Ph.D. in 
          Electrical Engineering and Computer Science from MIT, and was lead architect of the 16-core 
          MIT Raw tiled multicore processor, one of the earliest multicore processors. His scalable mesh of cores architecture
          was adopted by Intel Skylake SP recently, and his research on dark silicon and the utilization wall fed into 
          the ITRS 2008 report that led Mike Mueller of ARM to coin the term “dark silicon”.
        </h5>
        <h5 class="w3-text-black">
          <p><strong>Yuan Xie, DAMO Academy, Alibaba Group</strong></p>
          Dr. Yuan Xie is a professor at University of California, Santa Barbara and the founder of the SEAL lab. 
          He received his Ph.D. degree from Princeton University and was with IBM Microelectronics Division's Worldwide Design Center,  
          Pennsylvania State University,  AMD Research,  and UCSB. He is a Fellow of IEEE, a Fellow of ACM, and a Fellow of AAAS, 
          and a recipient of NSF CAREER Award and IEEE Computer Society Edward J. McCluskey Technical Achievement Award in 2020.
        </h5>
    </div>
  </div>   
    
  <div class="w3-row-padding w3-padding-16 w3-container" id="committee">
    <div class="w3-content">
      <h2>Committees</h2>
        <h5 class="w3-text-black">
          <p>
		  Program Committee:
		  <li> Michael Taylor, University of Washington </li>
          <li> Rakesh Kumar, UIUC </li>
          <li> Yuan Xie, University of California, Santa Barbara </li>
          <li> Kevin Cao, Arizona State University </li>
          <li> Tushar Krishna, Georgia Tech </li>
          <li> Weifeng Zhang, OCP / Alibaba Cloud </li>
          <li> Guoyang Chen, Alibaba Group </li>
          <li> Rohit Mittal, Google </li>
          <li> Dharmesh Jani, OCP / Meta (Facebook)  </li>
          <li> Ravi Aggarwal, Meta (Facebook)  </li>
          <li> Halil Cirit, Meta (Facebook) </li>
          <li> Carole-Jean Wu, Meta and Arizona State University </li>
		</p>

		<p> Publicity Committee: 
          <li> Archna Haylock, OCP</li>
          <li> Cliff Grossner, OCP </li>
	  <li> Dirk Van Slyke, OCP </li>
          </p>
        </h5>
    </div>
  </div>   

  <div class="w3-row-padding w3-padding-16 w3-container" id="speakers">
    <div class="w3-content">
      <h2>Speakers</h2>
        <h5 class="w3-text-black">
          <p>
<table border="1" cellpadding="0" cellspacing="0" style="width:100%">
	<tbody>
		<tr>
			<th>Track</th>
			<th>Title</th>
			<th>Speaker(Company)</th>
			<th>Presentation</th>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">&nbsp;</td>
			<td align="left" style="vertical-align:middle">Opening Remarks</td>
			<td align="left" style="vertical-align:middle">HipChips Program Committee:
			<ul>
				<li>Dharmesh Jani (Meta)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/b7315165aeca5158c93a5b8bd3b6d6c18cb2e6bc.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="background-color:aqua; vertical-align:middle"><strong>Keynote</strong></td>
			<td align="left" style="background-color:aqua; vertical-align:middle"><strong>Memory Centric Computing</strong></td>
			<td align="left" style="background-color:aqua; vertical-align:middle">
			<ul>
				<li><strong>Prof. Onur Mutlu (ETH Zurich)</strong></li>
			</ul>
			</td>
			<td align="center" style="background-color:aqua; vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/5af458c1c5513ed55bdde223b0c722708621408a.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Chiplet Design &amp; Architecure</td>
			<td align="left" style="vertical-align:middle">Chiplet-based Waferscale Computing</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Dr. Rakesh Kumar (UIUC)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/60700962b8de3bc8cb9d03326576a9d9b554cf9c.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Standards and ECO</td>
			<td align="left" style="vertical-align:middle">OCP Open Domain Specific Architecture(ODSA): Approach to Creating Open Chiplet Ecosystem under OCP</td>
			<td align="left" style="vertical-align:middle">OCP ODSA Leads:
			<ul>
				<li>Bapi Vinnikota (BRCM)</li>
				<li>Dharmesh Jani (Meta)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/3722d624941e9d4e44e7be560fe13643d4521c35.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Standards and ECO</td>
			<td align="left" style="vertical-align:middle">OCP Open Domain Specific Architecture (ODSA)&#39;s Bunch of Wire (BoW) Interface for Die to Die Applications</td>
			<td align="left" style="vertical-align:middle">OCP ODSA Leads:
			<ul>
				<li>Bapi Vinnikota (BRCM)</li>
				<li>Elad Alon(BCA)</li>
				<li>Jayaprakash B. (Cisco)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/b5e0a3d48f1f7bce054b797f0475ac7ca75fadab.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Standards and ECO</td>
			<td align="left" style="vertical-align:middle">Redefining Computing Architecture Boundaries with Off-Package Chiplets - An Energy Centric Computing Perspective</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Allan Cantle (Nallasway)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/f7a3d16070938fadb63aa1b905273070da4ab9dd.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">SW for Chiplets</td>
			<td align="left" style="vertical-align:middle">HALO: a compiler framework for heterogeneous chiplet architectures with near-zero interconnect latencies</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Weiming Zhao (Alibaba)</li>
				<li>Weifeng Zhang (Alibaba)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/7d9cb85e733ead93aac0fea993f81ef2ddddf0ea.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="background-color:aqua; vertical-align:middle"><strong>Keynote</strong></td>
			<td align="left" style="background-color:aqua; vertical-align:middle"><strong>The Case for a Universal Chiplet Revolution</strong></td>
			<td align="left" style="background-color:aqua; vertical-align:middle">
			<ul>
				<li><strong>Cliff Young (Google</strong></li>
				<li><strong>Rohit Mittal (Google)</strong></li>
			</ul>
			</td>
			<td align="center" style="background-color:aqua; vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/4733857feab057067f8bc9c54087e7d71c07c529.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Chiplet Design &amp; Architecure</td>
			<td align="left" style="vertical-align:middle">HPC/AI system opportunity with integrated photonics chiplets</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Eduard Roytman (Intel)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/255860f037ec62cab53c10ec0a8a37cefd554f27.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Standards and ECO</td>
			<td align="left" style="vertical-align:middle">What is the right Die-to-Die Interface? A Comparison Study</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Shahab Ardalan</li>
				<li>Bapi Vinnikota (BRCM)</li>
				<li>Tawfik Arabi (AMD)</li>
				<li>Elad Alon (BCA)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/2de35416aa2ea0d6e8d66e82d8577b61c8e09646.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Chiplet Design &amp; Architecure</td>
			<td align="left" style="vertical-align:middle">Heterogeneous Chiplet-based Architecture for In-Memory Acceleration of DNNs</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Gokul Krishnan (ASU)</li>
				<li>Kevin Cao (ASU)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/5de1d95e86f8e978cc45fabc5c30cc2fa4342f1d.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Chiplet Design &amp; Architecure</td>
			<td align="left" style="vertical-align:middle">Dual-Stripline Configuration for Efficient Signal Routing in the Bunch-of-Wires (BOW) Interface</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Shalabh Gupta (IIT Bombay)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/c971e348a3e3abf9fdffb9080b192c702f272ac9.pdf">Slides</a><br />
			<a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/610f3ce845598eb471e83e1745342ae42affcffb.mp4">Video</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Chiplet IO</td>
			<td align="left" style="vertical-align:middle">Design Space for Chiplet IO</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Ken Chang (Cadence)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/d4e58f6cb60f7c94123126171df5228c227cffd8.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">SW for Chiplets</td>
			<td align="left" style="vertical-align:middle">Software-defined Design for Systems of Chiplets</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Duncan Haldane (JTIX)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/e128a7a5eda310d8d1d2f42b9c712157bd69887e.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="background-color:aqua; vertical-align:middle"><strong>Keynote</strong></td>
			<td align="left" style="background-color:aqua; vertical-align:middle"><strong>Chiplet&rsquo;s March to the 3D V-Cache&trade; and Beyond</strong></td>
			<td align="left" style="background-color:aqua; vertical-align:middle">
			<ul>
				<li><strong>Dr. John Wuu (AMD)</strong></li>
				<li><strong>Raja Swaminathan (AMD)</strong></li>
			</ul>
			</td>
			<td align="center" style="background-color:aqua; vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/6efde77330aee4ac8e541fb7f800b1f00b36e0c8.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Chiplet Design &amp; Architecure</td>
			<td align="left" style="vertical-align:middle">Configurable IO Chiplet Architecture</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Rishi Chugh (Cadence)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/184a39d2c63cb0cd7be7dabc4188de3b9f004d75.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Chiplet Design &amp; Architecure</td>
			<td align="left" style="vertical-align:middle">Hyperscaler use cases and challnges for hetergeneous integration</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Ravi Agarwal (Meta)</li>
				<li>Dharmesh Jani (Meta)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/44bb941b9ebe0b46cea136ea2f37648c5098b972.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Chiplet Design &amp; Architecure</td>
			<td align="left" style="vertical-align:middle">Glass Interposer Integration of Logic and Memory Chiplets: PPA and Power/Signal Integrity Benefits</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Sung-Kyu Lim (GATech)</li>
				<li>Ravi Agarwal (Meta)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/de5cca8500d86bfa7cc3f5073911bc35a7fa6371.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Standards and ECO</td>
			<td align="left" style="vertical-align:middle">Chiplets and Sustainability</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Srilatha (Bobbie) Mann (Meta)</li>
				<li>Carole Jean Wu (Meta)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/b9f526fde5d89cd30c6dac5b7eec422ae0b886dc.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="background-color:aqua; vertical-align:middle"><strong>Keynote</strong></td>
			<td align="left" style="background-color:aqua; vertical-align:middle"><strong>Chiplets open the world of collaboration</strong></td>
			<td align="left" style="background-color:aqua; vertical-align:middle">
			<ul>
				<li><strong>Bob Brennan (Intel)</strong></li>
			</ul>
			</td>
			<td align="center" style="background-color:aqua; vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/9747da0bdc523eea1e60cae89a82779ba28d2ef5.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Chiplet Design &amp; Architecure</td>
			<td align="left" style="vertical-align:middle">Cost-Aware Exploration for Chiplet-Based Architecture with Advanced Packaging Technologies</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Tianqi Tang (UCSB)</li>
				<li>Yuan Xie (UCSB)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/ded80bf950aa0f5051ee325c29b1e5d056bbaca3.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Chiplet Design &amp; Architecure</td>
			<td align="left" style="vertical-align:middle">Designing and Pathfinding Scale-out Chiplet Based Systems</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Puneet Gupta (UCLA)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/b6d9167d0c742847e3039eb5ee3b0d2b39ebc37f.pdf">Slides</a><br />
			<a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/def5c98bf799f247340a00d8ce05086208197043.mp4">Video</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Chiplet Design &amp; Architecure</td>
			<td align="left" style="vertical-align:middle">Using In-Chip Monitoring and Deep Data Analytics for High Bandwidth Die-to-Die Characterization</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Alex Burlak (proteanTecs)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/aca30dd5033e1a98a38eecc591d6e76a3c0d040f.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Chiplet Design &amp; Architecure</td>
			<td align="left" style="vertical-align:middle">High-Bandwidth Density, Energy-Efficient, Short-Reach Signaling that Enables Massively Scalable Parallelism</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>John Wilson (NVidia)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/94e27439a2cc83b564aca856fa9065c6da5c16db.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">Chiplet Design &amp; Architecure</td>
			<td align="left" style="vertical-align:middle">The Road to Data Center Power Efficiency</td>
			<td align="left" style="vertical-align:middle">
			<ul>
				<li>Tawfik Arabi (AMD)</li>
				<li>Anshuman Mittal (AMD)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/a76bdc9d31a416bd6c11a878ef250c80a363dcbe.pdf">Slides</a></td>
		</tr>
		<tr>
			<td align="left" style="vertical-align:middle">&nbsp;&nbsp;</td>
			<td align="left" style="vertical-align:middle">&nbsp;Closing Remarks</td>
			<td align="left" style="vertical-align:middle">HipChips Program Committee:
			<ul>
				<li>Weifeng Zhang (Alibaba)</li>
			</ul>
			</td>
			<td align="center" style="vertical-align:middle"><a href="https://146a55aca6f00848c565-a7635525d40ac1c70300198708936b4e.ssl.cf1.rackcdn.com/images/f0be08d097c0373af209eedff150ec8ef1bc9d55.pdf">Slides</a></td>
		</tr>
	</tbody>
</table>
          </p>
        </h5>
    </div>
  </div>   
    <div class="w3-row-padding w3-padding-16 w3-container" id="venue">
    <div class="w3-content">
      <h2>Venue</h2>
        <h5 class="w3-text-black">
          <p>HiPChips Conference is colocated with &nbsp;<a href="https://iscaconf.org/isca2022/" style="color: blue">ISCA 2022</a><br>
            The International Symposium on Computer Architecture (ISCA) is the premier forum for new ideas and research results in computer architecture.
            In 2022, the 49th edition of ISCA will be held in New York City, New York, USA.<br>
          </p>
        </h5>
    </div>
  </div>   
  </body>
</html>
