/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ufe_oob.h $
 * $brcm_Revision: Hydra_Software_Devel/5 $
 * $brcm_Date: 2/21/12 10:39a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 21 10:23:32 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7552/rdb/b0/bchp_ufe_oob.h $
 * 
 * Hydra_Software_Devel/5   2/21/12 10:39a pntruong
 * SW7552-89: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_UFE_OOB_H__
#define BCHP_UFE_OOB_H__

/***************************************************************************
 *UFE_OOB - UFE core registers OOB
 ***************************************************************************/
#define BCHP_UFE_OOB_CTRL                        0x00c00e00 /* clock/misc control register */
#define BCHP_UFE_OOB_BYP                         0x00c00e04 /* bypass register */
#define BCHP_UFE_OOB_RST                         0x00c00e08 /* reset control register */
#define BCHP_UFE_OOB_FRZ                         0x00c00e0c /* freeze control register */
#define BCHP_UFE_OOB_AGC1                        0x00c00e10 /* AGC1 control register */
#define BCHP_UFE_OOB_AGC2                        0x00c00e14 /* AGC2 control register */
#define BCHP_UFE_OOB_AGC3                        0x00c00e18 /* AGC3 control register */
#define BCHP_UFE_OOB_AGC1_THRESH                 0x00c00e1c /* AGC1 threshold register */
#define BCHP_UFE_OOB_AGC2_THRESH                 0x00c00e20 /* AGC2 threshold register */
#define BCHP_UFE_OOB_AGC3_THRESH                 0x00c00e24 /* AGC3 threshold register */
#define BCHP_UFE_OOB_AGC1_LF                     0x00c00e28 /* AGC1 loop filter register */
#define BCHP_UFE_OOB_AGC2_LF                     0x00c00e2c /* AGC2 loop filter register */
#define BCHP_UFE_OOB_AGC3_LF                     0x00c00e30 /* AGC3 loop filter register */
#define BCHP_UFE_OOB_IQIMB_AMP_CTRL              0x00c00e34 /* IQ-Imbalance amplitude correction control register */
#define BCHP_UFE_OOB_IQIMB_PHS_CTRL              0x00c00e38 /* IQ-Imbalance phase     correction control register */
#define BCHP_UFE_OOB_IQIMB_AMP_LF                0x00c00e3c /* IQ-Imbalance amplitude loop filter register */
#define BCHP_UFE_OOB_IQIMB_PHS_LF                0x00c00e40 /* IQ-Imbalance phase     loop filter register */
#define BCHP_UFE_OOB_DCO_CTRL                    0x00c00e44 /* DCO canceller control register */
#define BCHP_UFE_OOB_DCOINTI                     0x00c00e48 /* DCO integrator I */
#define BCHP_UFE_OOB_DCOINTQ                     0x00c00e4c /* DCO integrator Q */
#define BCHP_UFE_OOB_BMIX_FCW                    0x00c00e50 /* FCW register for back mixer */
#define BCHP_UFE_OOB_FMIX_FCW                    0x00c00e54 /* FCW register for front mixer */
#define BCHP_UFE_OOB_CRC_EN                      0x00c00e58 /* CRC enable register */
#define BCHP_UFE_OOB_CRC                         0x00c00e5c /* CRC signature analyzer register */
#define BCHP_UFE_OOB_LFSR_SEED                   0x00c00e60 /* LFSR initial seed */
#define BCHP_UFE_OOB_TP                          0x00c00e64 /* Testport register */
#define BCHP_UFE_OOB_SPARE                       0x00c00e68 /* Software spare register */

/***************************************************************************
 *CTRL - clock/misc control register
 ***************************************************************************/
/* UFE_OOB :: CTRL :: INPUT_FMT [31:31] */
#define BCHP_UFE_OOB_CTRL_INPUT_FMT_MASK                           0x80000000
#define BCHP_UFE_OOB_CTRL_INPUT_FMT_SHIFT                          31
#define BCHP_UFE_OOB_CTRL_INPUT_FMT_DEFAULT                        0x00000000

/* UFE_OOB :: CTRL :: INPUT_EDGE [30:30] */
#define BCHP_UFE_OOB_CTRL_INPUT_EDGE_MASK                          0x40000000
#define BCHP_UFE_OOB_CTRL_INPUT_EDGE_SHIFT                         30
#define BCHP_UFE_OOB_CTRL_INPUT_EDGE_DEFAULT                       0x00000000

/* UFE_OOB :: CTRL :: IQ_SWAP [29:29] */
#define BCHP_UFE_OOB_CTRL_IQ_SWAP_MASK                             0x20000000
#define BCHP_UFE_OOB_CTRL_IQ_SWAP_SHIFT                            29
#define BCHP_UFE_OOB_CTRL_IQ_SWAP_DEFAULT                          0x00000000

/* UFE_OOB :: CTRL :: ZERO_Q [28:28] */
#define BCHP_UFE_OOB_CTRL_ZERO_Q_MASK                              0x10000000
#define BCHP_UFE_OOB_CTRL_ZERO_Q_SHIFT                             28
#define BCHP_UFE_OOB_CTRL_ZERO_Q_DEFAULT                           0x00000000

/* UFE_OOB :: CTRL :: NEGATE_I [27:27] */
#define BCHP_UFE_OOB_CTRL_NEGATE_I_MASK                            0x08000000
#define BCHP_UFE_OOB_CTRL_NEGATE_I_SHIFT                           27
#define BCHP_UFE_OOB_CTRL_NEGATE_I_DEFAULT                         0x00000000

/* UFE_OOB :: CTRL :: NEGATE_Q [26:26] */
#define BCHP_UFE_OOB_CTRL_NEGATE_Q_MASK                            0x04000000
#define BCHP_UFE_OOB_CTRL_NEGATE_Q_SHIFT                           26
#define BCHP_UFE_OOB_CTRL_NEGATE_Q_DEFAULT                         0x00000000

/* UFE_OOB :: CTRL :: SPINV_FRONT [25:25] */
#define BCHP_UFE_OOB_CTRL_SPINV_FRONT_MASK                         0x02000000
#define BCHP_UFE_OOB_CTRL_SPINV_FRONT_SHIFT                        25
#define BCHP_UFE_OOB_CTRL_SPINV_FRONT_DEFAULT                      0x00000000

/* UFE_OOB :: CTRL :: SPINV_BACK [24:24] */
#define BCHP_UFE_OOB_CTRL_SPINV_BACK_MASK                          0x01000000
#define BCHP_UFE_OOB_CTRL_SPINV_BACK_SHIFT                         24
#define BCHP_UFE_OOB_CTRL_SPINV_BACK_DEFAULT                       0x00000000

/* UFE_OOB :: CTRL :: LO_IF [23:23] */
#define BCHP_UFE_OOB_CTRL_LO_IF_MASK                               0x00800000
#define BCHP_UFE_OOB_CTRL_LO_IF_SHIFT                              23
#define BCHP_UFE_OOB_CTRL_LO_IF_DEFAULT                            0x00000000

/* UFE_OOB :: CTRL :: ZERO_I [22:22] */
#define BCHP_UFE_OOB_CTRL_ZERO_I_MASK                              0x00400000
#define BCHP_UFE_OOB_CTRL_ZERO_I_SHIFT                             22
#define BCHP_UFE_OOB_CTRL_ZERO_I_DEFAULT                           0x00000000

/* UFE_OOB :: CTRL :: reserved0 [21:21] */
#define BCHP_UFE_OOB_CTRL_reserved0_MASK                           0x00200000
#define BCHP_UFE_OOB_CTRL_reserved0_SHIFT                          21

/* UFE_OOB :: CTRL :: VID_QUANT [20:18] */
#define BCHP_UFE_OOB_CTRL_VID_QUANT_MASK                           0x001c0000
#define BCHP_UFE_OOB_CTRL_VID_QUANT_SHIFT                          18
#define BCHP_UFE_OOB_CTRL_VID_QUANT_DEFAULT                        0x00000006

/* UFE_OOB :: CTRL :: CIC_DEC_RATIO [17:16] */
#define BCHP_UFE_OOB_CTRL_CIC_DEC_RATIO_MASK                       0x00030000
#define BCHP_UFE_OOB_CTRL_CIC_DEC_RATIO_SHIFT                      16
#define BCHP_UFE_OOB_CTRL_CIC_DEC_RATIO_DEFAULT                    0x00000000

/* UFE_OOB :: CTRL :: reserved1 [15:15] */
#define BCHP_UFE_OOB_CTRL_reserved1_MASK                           0x00008000
#define BCHP_UFE_OOB_CTRL_reserved1_SHIFT                          15

/* UFE_OOB :: CTRL :: reserved_for_eco2 [14:11] */
#define BCHP_UFE_OOB_CTRL_reserved_for_eco2_MASK                   0x00007800
#define BCHP_UFE_OOB_CTRL_reserved_for_eco2_SHIFT                  11
#define BCHP_UFE_OOB_CTRL_reserved_for_eco2_DEFAULT                0x00000000

/* UFE_OOB :: CTRL :: USE_EXT_VID_FREQ [10:10] */
#define BCHP_UFE_OOB_CTRL_USE_EXT_VID_FREQ_MASK                    0x00000400
#define BCHP_UFE_OOB_CTRL_USE_EXT_VID_FREQ_SHIFT                   10
#define BCHP_UFE_OOB_CTRL_USE_EXT_VID_FREQ_DEFAULT                 0x00000001

/* UFE_OOB :: CTRL :: VID_DIV [09:00] */
#define BCHP_UFE_OOB_CTRL_VID_DIV_MASK                             0x000003ff
#define BCHP_UFE_OOB_CTRL_VID_DIV_SHIFT                            0
#define BCHP_UFE_OOB_CTRL_VID_DIV_DEFAULT                          0x00000020

/***************************************************************************
 *BYP - bypass register
 ***************************************************************************/
/* UFE_OOB :: BYP :: reserved0 [31:13] */
#define BCHP_UFE_OOB_BYP_reserved0_MASK                            0xffffe000
#define BCHP_UFE_OOB_BYP_reserved0_SHIFT                           13

/* UFE_OOB :: BYP :: BACK_MIX [12:12] */
#define BCHP_UFE_OOB_BYP_BACK_MIX_MASK                             0x00001000
#define BCHP_UFE_OOB_BYP_BACK_MIX_SHIFT                            12
#define BCHP_UFE_OOB_BYP_BACK_MIX_DEFAULT                          0x00000001

/* UFE_OOB :: BYP :: DCO [11:11] */
#define BCHP_UFE_OOB_BYP_DCO_MASK                                  0x00000800
#define BCHP_UFE_OOB_BYP_DCO_SHIFT                                 11
#define BCHP_UFE_OOB_BYP_DCO_DEFAULT                               0x00000000

/* UFE_OOB :: BYP :: IQ_PHS [10:10] */
#define BCHP_UFE_OOB_BYP_IQ_PHS_MASK                               0x00000400
#define BCHP_UFE_OOB_BYP_IQ_PHS_SHIFT                              10
#define BCHP_UFE_OOB_BYP_IQ_PHS_DEFAULT                            0x00000000

/* UFE_OOB :: BYP :: IQ_AMP [09:09] */
#define BCHP_UFE_OOB_BYP_IQ_AMP_MASK                               0x00000200
#define BCHP_UFE_OOB_BYP_IQ_AMP_SHIFT                              9
#define BCHP_UFE_OOB_BYP_IQ_AMP_DEFAULT                            0x00000000

/* UFE_OOB :: BYP :: HBU [08:08] */
#define BCHP_UFE_OOB_BYP_HBU_MASK                                  0x00000100
#define BCHP_UFE_OOB_BYP_HBU_SHIFT                                 8
#define BCHP_UFE_OOB_BYP_HBU_DEFAULT                               0x00000000

/* UFE_OOB :: BYP :: VID [07:07] */
#define BCHP_UFE_OOB_BYP_VID_MASK                                  0x00000080
#define BCHP_UFE_OOB_BYP_VID_SHIFT                                 7
#define BCHP_UFE_OOB_BYP_VID_DEFAULT                               0x00000000

/* UFE_OOB :: BYP :: AGC [06:04] */
#define BCHP_UFE_OOB_BYP_AGC_MASK                                  0x00000070
#define BCHP_UFE_OOB_BYP_AGC_SHIFT                                 4
#define BCHP_UFE_OOB_BYP_AGC_DEFAULT                               0x00000000

/* UFE_OOB :: BYP :: reserved1 [03:03] */
#define BCHP_UFE_OOB_BYP_reserved1_MASK                            0x00000008
#define BCHP_UFE_OOB_BYP_reserved1_SHIFT                           3

/* UFE_OOB :: BYP :: HB [02:01] */
#define BCHP_UFE_OOB_BYP_HB_MASK                                   0x00000006
#define BCHP_UFE_OOB_BYP_HB_SHIFT                                  1
#define BCHP_UFE_OOB_BYP_HB_DEFAULT                                0x00000000

/* UFE_OOB :: BYP :: CIC [00:00] */
#define BCHP_UFE_OOB_BYP_CIC_MASK                                  0x00000001
#define BCHP_UFE_OOB_BYP_CIC_SHIFT                                 0
#define BCHP_UFE_OOB_BYP_CIC_DEFAULT                               0x00000001

/***************************************************************************
 *RST - reset control register
 ***************************************************************************/
/* UFE_OOB :: RST :: CLKGEN_RESET [31:31] */
#define BCHP_UFE_OOB_RST_CLKGEN_RESET_MASK                         0x80000000
#define BCHP_UFE_OOB_RST_CLKGEN_RESET_SHIFT                        31
#define BCHP_UFE_OOB_RST_CLKGEN_RESET_DEFAULT                      0x00000000

/* UFE_OOB :: RST :: DATA_RESET [30:30] */
#define BCHP_UFE_OOB_RST_DATA_RESET_MASK                           0x40000000
#define BCHP_UFE_OOB_RST_DATA_RESET_SHIFT                          30
#define BCHP_UFE_OOB_RST_DATA_RESET_DEFAULT                        0x00000001

/* UFE_OOB :: RST :: reserved0 [29:12] */
#define BCHP_UFE_OOB_RST_reserved0_MASK                            0x3ffff000
#define BCHP_UFE_OOB_RST_reserved0_SHIFT                           12

/* UFE_OOB :: RST :: DCO [11:11] */
#define BCHP_UFE_OOB_RST_DCO_MASK                                  0x00000800
#define BCHP_UFE_OOB_RST_DCO_SHIFT                                 11
#define BCHP_UFE_OOB_RST_DCO_DEFAULT                               0x00000001

/* UFE_OOB :: RST :: IQ_PHS [10:10] */
#define BCHP_UFE_OOB_RST_IQ_PHS_MASK                               0x00000400
#define BCHP_UFE_OOB_RST_IQ_PHS_SHIFT                              10
#define BCHP_UFE_OOB_RST_IQ_PHS_DEFAULT                            0x00000001

/* UFE_OOB :: RST :: IQ_AMP [09:09] */
#define BCHP_UFE_OOB_RST_IQ_AMP_MASK                               0x00000200
#define BCHP_UFE_OOB_RST_IQ_AMP_SHIFT                              9
#define BCHP_UFE_OOB_RST_IQ_AMP_DEFAULT                            0x00000001

/* UFE_OOB :: RST :: reserved1 [08:07] */
#define BCHP_UFE_OOB_RST_reserved1_MASK                            0x00000180
#define BCHP_UFE_OOB_RST_reserved1_SHIFT                           7

/* UFE_OOB :: RST :: AGC [06:04] */
#define BCHP_UFE_OOB_RST_AGC_MASK                                  0x00000070
#define BCHP_UFE_OOB_RST_AGC_SHIFT                                 4
#define BCHP_UFE_OOB_RST_AGC_DEFAULT                               0x00000007

/* UFE_OOB :: RST :: reserved2 [03:00] */
#define BCHP_UFE_OOB_RST_reserved2_MASK                            0x0000000f
#define BCHP_UFE_OOB_RST_reserved2_SHIFT                           0

/***************************************************************************
 *FRZ - freeze control register
 ***************************************************************************/
/* UFE_OOB :: FRZ :: reserved0 [31:13] */
#define BCHP_UFE_OOB_FRZ_reserved0_MASK                            0xffffe000
#define BCHP_UFE_OOB_FRZ_reserved0_SHIFT                           13

/* UFE_OOB :: FRZ :: DCO [12:12] */
#define BCHP_UFE_OOB_FRZ_DCO_MASK                                  0x00001000
#define BCHP_UFE_OOB_FRZ_DCO_SHIFT                                 12
#define BCHP_UFE_OOB_FRZ_DCO_DEFAULT                               0x00000001

/* UFE_OOB :: FRZ :: IQ_PHS [11:11] */
#define BCHP_UFE_OOB_FRZ_IQ_PHS_MASK                               0x00000800
#define BCHP_UFE_OOB_FRZ_IQ_PHS_SHIFT                              11
#define BCHP_UFE_OOB_FRZ_IQ_PHS_DEFAULT                            0x00000001

/* UFE_OOB :: FRZ :: IQ_AMP [10:10] */
#define BCHP_UFE_OOB_FRZ_IQ_AMP_MASK                               0x00000400
#define BCHP_UFE_OOB_FRZ_IQ_AMP_SHIFT                              10
#define BCHP_UFE_OOB_FRZ_IQ_AMP_DEFAULT                            0x00000001

/* UFE_OOB :: FRZ :: reserved1 [09:07] */
#define BCHP_UFE_OOB_FRZ_reserved1_MASK                            0x00000380
#define BCHP_UFE_OOB_FRZ_reserved1_SHIFT                           7

/* UFE_OOB :: FRZ :: AGC [06:04] */
#define BCHP_UFE_OOB_FRZ_AGC_MASK                                  0x00000070
#define BCHP_UFE_OOB_FRZ_AGC_SHIFT                                 4
#define BCHP_UFE_OOB_FRZ_AGC_DEFAULT                               0x00000007

/* UFE_OOB :: FRZ :: reserved2 [03:00] */
#define BCHP_UFE_OOB_FRZ_reserved2_MASK                            0x0000000f
#define BCHP_UFE_OOB_FRZ_reserved2_SHIFT                           0

/***************************************************************************
 *AGC1 - AGC1 control register
 ***************************************************************************/
/* UFE_OOB :: AGC1 :: USE_EXT_GAIN [31:31] */
#define BCHP_UFE_OOB_AGC1_USE_EXT_GAIN_MASK                        0x80000000
#define BCHP_UFE_OOB_AGC1_USE_EXT_GAIN_SHIFT                       31
#define BCHP_UFE_OOB_AGC1_USE_EXT_GAIN_DEFAULT                     0x00000000

/* UFE_OOB :: AGC1 :: reserved0 [30:06] */
#define BCHP_UFE_OOB_AGC1_reserved0_MASK                           0x7fffffc0
#define BCHP_UFE_OOB_AGC1_reserved0_SHIFT                          6

/* UFE_OOB :: AGC1 :: reserved_for_eco1 [05:04] */
#define BCHP_UFE_OOB_AGC1_reserved_for_eco1_MASK                   0x00000030
#define BCHP_UFE_OOB_AGC1_reserved_for_eco1_SHIFT                  4
#define BCHP_UFE_OOB_AGC1_reserved_for_eco1_DEFAULT                0x00000000

/* UFE_OOB :: AGC1 :: BW [03:00] */
#define BCHP_UFE_OOB_AGC1_BW_MASK                                  0x0000000f
#define BCHP_UFE_OOB_AGC1_BW_SHIFT                                 0
#define BCHP_UFE_OOB_AGC1_BW_DEFAULT                               0x00000000

/***************************************************************************
 *AGC2 - AGC2 control register
 ***************************************************************************/
/* UFE_OOB :: AGC2 :: USE_EXT_GAIN [31:31] */
#define BCHP_UFE_OOB_AGC2_USE_EXT_GAIN_MASK                        0x80000000
#define BCHP_UFE_OOB_AGC2_USE_EXT_GAIN_SHIFT                       31
#define BCHP_UFE_OOB_AGC2_USE_EXT_GAIN_DEFAULT                     0x00000000

/* UFE_OOB :: AGC2 :: reserved0 [30:06] */
#define BCHP_UFE_OOB_AGC2_reserved0_MASK                           0x7fffffc0
#define BCHP_UFE_OOB_AGC2_reserved0_SHIFT                          6

/* UFE_OOB :: AGC2 :: reserved_for_eco1 [05:04] */
#define BCHP_UFE_OOB_AGC2_reserved_for_eco1_MASK                   0x00000030
#define BCHP_UFE_OOB_AGC2_reserved_for_eco1_SHIFT                  4
#define BCHP_UFE_OOB_AGC2_reserved_for_eco1_DEFAULT                0x00000000

/* UFE_OOB :: AGC2 :: BW [03:00] */
#define BCHP_UFE_OOB_AGC2_BW_MASK                                  0x0000000f
#define BCHP_UFE_OOB_AGC2_BW_SHIFT                                 0
#define BCHP_UFE_OOB_AGC2_BW_DEFAULT                               0x00000000

/***************************************************************************
 *AGC3 - AGC3 control register
 ***************************************************************************/
/* UFE_OOB :: AGC3 :: USE_EXT_GAIN [31:31] */
#define BCHP_UFE_OOB_AGC3_USE_EXT_GAIN_MASK                        0x80000000
#define BCHP_UFE_OOB_AGC3_USE_EXT_GAIN_SHIFT                       31
#define BCHP_UFE_OOB_AGC3_USE_EXT_GAIN_DEFAULT                     0x00000000

/* UFE_OOB :: AGC3 :: reserved0 [30:06] */
#define BCHP_UFE_OOB_AGC3_reserved0_MASK                           0x7fffffc0
#define BCHP_UFE_OOB_AGC3_reserved0_SHIFT                          6

/* UFE_OOB :: AGC3 :: reserved_for_eco1 [05:04] */
#define BCHP_UFE_OOB_AGC3_reserved_for_eco1_MASK                   0x00000030
#define BCHP_UFE_OOB_AGC3_reserved_for_eco1_SHIFT                  4
#define BCHP_UFE_OOB_AGC3_reserved_for_eco1_DEFAULT                0x00000000

/* UFE_OOB :: AGC3 :: BW [03:00] */
#define BCHP_UFE_OOB_AGC3_BW_MASK                                  0x0000000f
#define BCHP_UFE_OOB_AGC3_BW_SHIFT                                 0
#define BCHP_UFE_OOB_AGC3_BW_DEFAULT                               0x00000000

/***************************************************************************
 *AGC1_THRESH - AGC1 threshold register
 ***************************************************************************/
/* UFE_OOB :: AGC1_THRESH :: reserved0 [31:22] */
#define BCHP_UFE_OOB_AGC1_THRESH_reserved0_MASK                    0xffc00000
#define BCHP_UFE_OOB_AGC1_THRESH_reserved0_SHIFT                   22

/* UFE_OOB :: AGC1_THRESH :: THRESHOLD [21:00] */
#define BCHP_UFE_OOB_AGC1_THRESH_THRESHOLD_MASK                    0x003fffff
#define BCHP_UFE_OOB_AGC1_THRESH_THRESHOLD_SHIFT                   0
#define BCHP_UFE_OOB_AGC1_THRESH_THRESHOLD_DEFAULT                 0x00000000

/***************************************************************************
 *AGC2_THRESH - AGC2 threshold register
 ***************************************************************************/
/* UFE_OOB :: AGC2_THRESH :: reserved0 [31:22] */
#define BCHP_UFE_OOB_AGC2_THRESH_reserved0_MASK                    0xffc00000
#define BCHP_UFE_OOB_AGC2_THRESH_reserved0_SHIFT                   22

/* UFE_OOB :: AGC2_THRESH :: THRESHOLD [21:00] */
#define BCHP_UFE_OOB_AGC2_THRESH_THRESHOLD_MASK                    0x003fffff
#define BCHP_UFE_OOB_AGC2_THRESH_THRESHOLD_SHIFT                   0
#define BCHP_UFE_OOB_AGC2_THRESH_THRESHOLD_DEFAULT                 0x00000000

/***************************************************************************
 *AGC3_THRESH - AGC3 threshold register
 ***************************************************************************/
/* UFE_OOB :: AGC3_THRESH :: reserved0 [31:22] */
#define BCHP_UFE_OOB_AGC3_THRESH_reserved0_MASK                    0xffc00000
#define BCHP_UFE_OOB_AGC3_THRESH_reserved0_SHIFT                   22

/* UFE_OOB :: AGC3_THRESH :: THRESHOLD [21:00] */
#define BCHP_UFE_OOB_AGC3_THRESH_THRESHOLD_MASK                    0x003fffff
#define BCHP_UFE_OOB_AGC3_THRESH_THRESHOLD_SHIFT                   0
#define BCHP_UFE_OOB_AGC3_THRESH_THRESHOLD_DEFAULT                 0x00000000

/***************************************************************************
 *AGC1_LF - AGC1 loop filter register
 ***************************************************************************/
/* UFE_OOB :: AGC1_LF :: LF [31:00] */
#define BCHP_UFE_OOB_AGC1_LF_LF_MASK                               0xffffffff
#define BCHP_UFE_OOB_AGC1_LF_LF_SHIFT                              0
#define BCHP_UFE_OOB_AGC1_LF_LF_DEFAULT                            0x02000000

/***************************************************************************
 *AGC2_LF - AGC2 loop filter register
 ***************************************************************************/
/* UFE_OOB :: AGC2_LF :: LF [31:00] */
#define BCHP_UFE_OOB_AGC2_LF_LF_MASK                               0xffffffff
#define BCHP_UFE_OOB_AGC2_LF_LF_SHIFT                              0
#define BCHP_UFE_OOB_AGC2_LF_LF_DEFAULT                            0x02000000

/***************************************************************************
 *AGC3_LF - AGC3 loop filter register
 ***************************************************************************/
/* UFE_OOB :: AGC3_LF :: LF [31:00] */
#define BCHP_UFE_OOB_AGC3_LF_LF_MASK                               0xffffffff
#define BCHP_UFE_OOB_AGC3_LF_LF_SHIFT                              0
#define BCHP_UFE_OOB_AGC3_LF_LF_DEFAULT                            0x02000000

/***************************************************************************
 *IQIMB_AMP_CTRL - IQ-Imbalance amplitude correction control register
 ***************************************************************************/
/* UFE_OOB :: IQIMB_AMP_CTRL :: reserved0 [31:04] */
#define BCHP_UFE_OOB_IQIMB_AMP_CTRL_reserved0_MASK                 0xfffffff0
#define BCHP_UFE_OOB_IQIMB_AMP_CTRL_reserved0_SHIFT                4

/* UFE_OOB :: IQIMB_AMP_CTRL :: BW [03:00] */
#define BCHP_UFE_OOB_IQIMB_AMP_CTRL_BW_MASK                        0x0000000f
#define BCHP_UFE_OOB_IQIMB_AMP_CTRL_BW_SHIFT                       0
#define BCHP_UFE_OOB_IQIMB_AMP_CTRL_BW_DEFAULT                     0x00000000

/***************************************************************************
 *IQIMB_PHS_CTRL - IQ-Imbalance phase     correction control register
 ***************************************************************************/
/* UFE_OOB :: IQIMB_PHS_CTRL :: reserved0 [31:04] */
#define BCHP_UFE_OOB_IQIMB_PHS_CTRL_reserved0_MASK                 0xfffffff0
#define BCHP_UFE_OOB_IQIMB_PHS_CTRL_reserved0_SHIFT                4

/* UFE_OOB :: IQIMB_PHS_CTRL :: BW [03:00] */
#define BCHP_UFE_OOB_IQIMB_PHS_CTRL_BW_MASK                        0x0000000f
#define BCHP_UFE_OOB_IQIMB_PHS_CTRL_BW_SHIFT                       0
#define BCHP_UFE_OOB_IQIMB_PHS_CTRL_BW_DEFAULT                     0x00000000

/***************************************************************************
 *IQIMB_AMP_LF - IQ-Imbalance amplitude loop filter register
 ***************************************************************************/
/* UFE_OOB :: IQIMB_AMP_LF :: LF [31:00] */
#define BCHP_UFE_OOB_IQIMB_AMP_LF_LF_MASK                          0xffffffff
#define BCHP_UFE_OOB_IQIMB_AMP_LF_LF_SHIFT                         0
#define BCHP_UFE_OOB_IQIMB_AMP_LF_LF_DEFAULT                       0x00000000

/***************************************************************************
 *IQIMB_PHS_LF - IQ-Imbalance phase     loop filter register
 ***************************************************************************/
/* UFE_OOB :: IQIMB_PHS_LF :: LF [31:00] */
#define BCHP_UFE_OOB_IQIMB_PHS_LF_LF_MASK                          0xffffffff
#define BCHP_UFE_OOB_IQIMB_PHS_LF_LF_SHIFT                         0
#define BCHP_UFE_OOB_IQIMB_PHS_LF_LF_DEFAULT                       0x00000000

/***************************************************************************
 *DCO_CTRL - DCO canceller control register
 ***************************************************************************/
/* UFE_OOB :: DCO_CTRL :: reserved0 [31:06] */
#define BCHP_UFE_OOB_DCO_CTRL_reserved0_MASK                       0xffffffc0
#define BCHP_UFE_OOB_DCO_CTRL_reserved0_SHIFT                      6

/* UFE_OOB :: DCO_CTRL :: BW [05:00] */
#define BCHP_UFE_OOB_DCO_CTRL_BW_MASK                              0x0000003f
#define BCHP_UFE_OOB_DCO_CTRL_BW_SHIFT                             0
#define BCHP_UFE_OOB_DCO_CTRL_BW_DEFAULT                           0x00000000

/***************************************************************************
 *DCOINTI - DCO integrator I
 ***************************************************************************/
/* UFE_OOB :: DCOINTI :: INT [31:00] */
#define BCHP_UFE_OOB_DCOINTI_INT_MASK                              0xffffffff
#define BCHP_UFE_OOB_DCOINTI_INT_SHIFT                             0
#define BCHP_UFE_OOB_DCOINTI_INT_DEFAULT                           0x00000000

/***************************************************************************
 *DCOINTQ - DCO integrator Q
 ***************************************************************************/
/* UFE_OOB :: DCOINTQ :: INT [31:00] */
#define BCHP_UFE_OOB_DCOINTQ_INT_MASK                              0xffffffff
#define BCHP_UFE_OOB_DCOINTQ_INT_SHIFT                             0
#define BCHP_UFE_OOB_DCOINTQ_INT_DEFAULT                           0x00000000

/***************************************************************************
 *BMIX_FCW - FCW register for back mixer
 ***************************************************************************/
/* UFE_OOB :: BMIX_FCW :: FCW [31:00] */
#define BCHP_UFE_OOB_BMIX_FCW_FCW_MASK                             0xffffffff
#define BCHP_UFE_OOB_BMIX_FCW_FCW_SHIFT                            0
#define BCHP_UFE_OOB_BMIX_FCW_FCW_DEFAULT                          0x00000000

/***************************************************************************
 *FMIX_FCW - FCW register for front mixer
 ***************************************************************************/
/* UFE_OOB :: FMIX_FCW :: FCW [31:00] */
#define BCHP_UFE_OOB_FMIX_FCW_FCW_MASK                             0xffffffff
#define BCHP_UFE_OOB_FMIX_FCW_FCW_SHIFT                            0
#define BCHP_UFE_OOB_FMIX_FCW_FCW_DEFAULT                          0x00000000

/***************************************************************************
 *CRC_EN - CRC enable register
 ***************************************************************************/
/* UFE_OOB :: CRC_EN :: ENABLE [31:31] */
#define BCHP_UFE_OOB_CRC_EN_ENABLE_MASK                            0x80000000
#define BCHP_UFE_OOB_CRC_EN_ENABLE_SHIFT                           31
#define BCHP_UFE_OOB_CRC_EN_ENABLE_DEFAULT                         0x00000000

/* UFE_OOB :: CRC_EN :: COUNT [30:00] */
#define BCHP_UFE_OOB_CRC_EN_COUNT_MASK                             0x7fffffff
#define BCHP_UFE_OOB_CRC_EN_COUNT_SHIFT                            0
#define BCHP_UFE_OOB_CRC_EN_COUNT_DEFAULT                          0x00000000

/***************************************************************************
 *CRC - CRC signature analyzer register
 ***************************************************************************/
/* UFE_OOB :: CRC :: VALUE [31:00] */
#define BCHP_UFE_OOB_CRC_VALUE_MASK                                0xffffffff
#define BCHP_UFE_OOB_CRC_VALUE_SHIFT                               0
#define BCHP_UFE_OOB_CRC_VALUE_DEFAULT                             0x55555555

/***************************************************************************
 *LFSR_SEED - LFSR initial seed
 ***************************************************************************/
/* UFE_OOB :: LFSR_SEED :: SEED [31:00] */
#define BCHP_UFE_OOB_LFSR_SEED_SEED_MASK                           0xffffffff
#define BCHP_UFE_OOB_LFSR_SEED_SEED_SHIFT                          0
#define BCHP_UFE_OOB_LFSR_SEED_SEED_DEFAULT                        0x00000001

/***************************************************************************
 *TP - Testport register
 ***************************************************************************/
/* UFE_OOB :: TP :: TPOUT_EN [31:31] */
#define BCHP_UFE_OOB_TP_TPOUT_EN_MASK                              0x80000000
#define BCHP_UFE_OOB_TP_TPOUT_EN_SHIFT                             31
#define BCHP_UFE_OOB_TP_TPOUT_EN_DEFAULT                           0x00000000

/* UFE_OOB :: TP :: TPOUT_SEL [30:26] */
#define BCHP_UFE_OOB_TP_TPOUT_SEL_MASK                             0x7c000000
#define BCHP_UFE_OOB_TP_TPOUT_SEL_SHIFT                            26
#define BCHP_UFE_OOB_TP_TPOUT_SEL_DEFAULT                          0x00000000

/* UFE_OOB :: TP :: reserved0 [25:08] */
#define BCHP_UFE_OOB_TP_reserved0_MASK                             0x03ffff00
#define BCHP_UFE_OOB_TP_reserved0_SHIFT                            8

/* UFE_OOB :: TP :: AI_CHK_I [07:07] */
#define BCHP_UFE_OOB_TP_AI_CHK_I_MASK                              0x00000080
#define BCHP_UFE_OOB_TP_AI_CHK_I_SHIFT                             7
#define BCHP_UFE_OOB_TP_AI_CHK_I_DEFAULT                           0x00000000

/* UFE_OOB :: TP :: AI_CHK_Q [06:06] */
#define BCHP_UFE_OOB_TP_AI_CHK_Q_MASK                              0x00000040
#define BCHP_UFE_OOB_TP_AI_CHK_Q_SHIFT                             6
#define BCHP_UFE_OOB_TP_AI_CHK_Q_DEFAULT                           0x00000000

/* UFE_OOB :: TP :: RECORD_ADC_SEL [05:04] */
#define BCHP_UFE_OOB_TP_RECORD_ADC_SEL_MASK                        0x00000030
#define BCHP_UFE_OOB_TP_RECORD_ADC_SEL_SHIFT                       4
#define BCHP_UFE_OOB_TP_RECORD_ADC_SEL_DEFAULT                     0x00000000

/* UFE_OOB :: TP :: RECORD_ADC [03:03] */
#define BCHP_UFE_OOB_TP_RECORD_ADC_MASK                            0x00000008
#define BCHP_UFE_OOB_TP_RECORD_ADC_SHIFT                           3
#define BCHP_UFE_OOB_TP_RECORD_ADC_DEFAULT                         0x00000000

/* UFE_OOB :: TP :: FIXED_RECORD_ADC [02:02] */
#define BCHP_UFE_OOB_TP_FIXED_RECORD_ADC_MASK                      0x00000004
#define BCHP_UFE_OOB_TP_FIXED_RECORD_ADC_SHIFT                     2
#define BCHP_UFE_OOB_TP_FIXED_RECORD_ADC_DEFAULT                   0x00000000

/* UFE_OOB :: TP :: LFSR_EN [01:01] */
#define BCHP_UFE_OOB_TP_LFSR_EN_MASK                               0x00000002
#define BCHP_UFE_OOB_TP_LFSR_EN_SHIFT                              1
#define BCHP_UFE_OOB_TP_LFSR_EN_DEFAULT                            0x00000000

/* UFE_OOB :: TP :: reserved1 [00:00] */
#define BCHP_UFE_OOB_TP_reserved1_MASK                             0x00000001
#define BCHP_UFE_OOB_TP_reserved1_SHIFT                            0

/***************************************************************************
 *SPARE - Software spare register
 ***************************************************************************/
/* UFE_OOB :: SPARE :: spare [31:00] */
#define BCHP_UFE_OOB_SPARE_spare_MASK                              0xffffffff
#define BCHP_UFE_OOB_SPARE_spare_SHIFT                             0
#define BCHP_UFE_OOB_SPARE_spare_DEFAULT                           0x00000000

#endif /* #ifndef BCHP_UFE_OOB_H__ */

/* End of File */
