.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000100
000000000000001000
001100000000000000
000000000000000000
000010000000000000
000110010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000001000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000100000000000000
000010111000000000
110000111000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000011110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
010000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
110000000000000000
110000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000111000000010110100100000000
000000000000000000000000000000000000010110100000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000000000100000000
000000000100000000
000001110100000001
000000000100000010
000000000100110000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000101000000
000000000100100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000001000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000011000110010
000000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
100000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000011100001100000100000000
000000000000000000000000000000001111001100000000000000
010000000000000101000000001111000000000000000100000001
100000000000000000100000001101100000010110100010000000
000000000000000101000110000000001010010100000100000000
000000000000000000100000001111000000101000000000000000
000000000000000001100000001111000000000000000100000000
000000000000000000000000000101100000010110100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010111001100010100000100000000
000000000000000000000011000000100000010100000010000000
010000000000000000000000000000000000001001000100000000
100000000000000000000000001001001111000110000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011111000000001010100000000
100000000000000000000000000000010000000001010010000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010000000000000000000000101000000000000000100000000
100001000000000000000000000000100000000001000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000010000100000000001
000000000000000000000000001111001110100000010010000100
000000000000000000000110000000001110000100000100000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
100000000100001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000001011000010100000100000000
000000000000000000000000000000010000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011100010100000100000000
000000000000001111000000000000000000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000100000000011000
000000000000000000
000000000000000001
000000011000010010
000000001000110000
001110000000000000
000010110000100000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000111000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000000000000000000000011011000000000000000100000000
000000000000000000000010000001000000010110100000000000
111000000000001000000110000000000001010000100100000000
000000000000000001000000000011001110100000010000000000
010000000000000101000000000011000000000000000100000000
100000000000000000100000000101000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000011011000010100000100000000
000000000000000000000000000000010000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000001000000001001000100000000
100000000000000101000000000000101100001001000000000000

.logic_tile 2 8
100000000000001101000010110000000000000000000000000000
000000000000000101100110000000000000000000000000000000
111000000000000000000000000000001000001100000100000000
000000000000000000000000000000011000001100000000000000
010000000000000101100000000001000001010000100100000000
100000000000000000000000000000001011010000100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001000010100000100000000
000000000000000000000000000000010000010100000000000000
000000000000000000000000000000001010010100000100000000
000000000000000000000000000001000000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001000000001001000100000000
100000000000000000000000000000001000001001000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001100000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000000101100000000000000100000000
000000000000000000100000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000001000
000000000000000000
000000000000001000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000100010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
100000000000000000000000010111000000001001000100000000
000000000000000000000011110000101110001001000000000000
111000000000001000000010100101001110000001010100000000
000000000000000111000110110000100000000001010000000000
010000000000000000000110001011011000000000000100000000
100000000000000000000000001001111001100000110000000000
000000000000000000000000000111000001010000100100000000
000000000000000000000000000000001101010000100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000001111001000001010100000000
000000000000000000000000001011011001001000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000001100000000111101110000001010100000000
100000000000000000000000000000000000000001010000000000

.logic_tile 2 9
100000000000001000000010100000011010010100000100000000
000000000000000101000100000101000000101000000000000000
111000000000000000000000000000011100101010100000100000
000000000000000000000000001001010000010101010010000101
010000000000001001100000000000000000010000100100000000
100000000000000001000000000101001000100000010000000000
000000000000001000000000000000001011000000110100000000
000000000000000001000000000000001111000000110000000000
000000000000000000000000000111000000001001000100000000
000000000000000000000000000000101010001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000010000001010001100000100000000
000000000000000000000010000000001010001100000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000001100000000000000100000000
110000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000111100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000100000000000000001000000000000000100000001
000000000000010000000000000000000000000001000000000101
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000001000110000000000000
000000000000000000000000000000101011000110000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000100000
011000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111010001101101011100100100000000
000000000000000000000010011111011010001100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100010100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000000000000000111011010000011110000000000
000000000000000000000000000111000000010111110000000100

.logic_tile 8 9
000000000000000000000010100000001000000100000100000000
000000000000000000000000000000010000000000000000000000
011000000000000000000000000011000000000000000100000000
100000000000000000000000000000000000000001000000000000
000000000000000000000000000000001010000011110010000000
000000000000000001000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000001000000000000001100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000001001000000110011000100000000
000001000100000011100000000000000000000000000000000000
000010000000000000100010110000000000000000000000000000
000000000000000000000000001000011010001100110100000000
000000000000000000000000000001010000110011000100000000
000000000000000000000000000001101001100000000000000100
000000000000000000000000000000011011100000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001101001100001000000000000
110000001100000000000000000000011011100001000000100000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000001110000100110
000000001000010100
001100000000000000
000000000000100000
000000111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
100000000000100000000110000111111010010101010000000000
000000000001010000000011111111011110101011100000000000
111000000000000101000110000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
010000000000000001100000001001100001100000010000000000
010000000000000000100000001111001000000000000000000000
000000000000000101000000011001111010100110010000000000
000000000000000000100010001101001101011001110000000000
000000000000001000000110100001101001101000010001000000
000000000000000001000000000011111111100100010000100000
000010100000000000000000000000001111001111110000000000
000000000000000000000000000000011011001111110000100000
000000000000000101000110100000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000000000000000000110100001111010101000000000000000
000000000000001101000000000000000000101000000000000000

.logic_tile 2 10
100000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011000001100000000000000
100000000000000000000000000000011001001100000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001001100110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000101100000000000000100000000
000000000000000000000000000000100000000001000000000001
000000000000000000000000001011111011011100000000000000
000000000000000000000000000111001010000011000001100000
010000000000000101000000001101111110101011110000000000
010000000000000000000000000011000000111111110000000000

.logic_tile 5 10
000000000000000000000000010000011011111100110000000100
000000000000000000000010010000011001111100110000000000
011000000000000101000110110000000000000000000000000000
100000000000000000100010000000000000000000000000000000
010010100000000000000111000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000101100110000011100000000000000000000000
000000000000001101000010110000000000000001000000000000
000000000000000000000000000000000001010000100000000000
000000000000000000000000001001001011100000010000000000
000000000000001001100000001001001111101110000100000100
000000000000000001000000000101111001000110000000000000
000000000000000000000011100001100000001001000000000000
000000000000000000000100000000101001001001000000000000
000000000000000000000000001000011011000001000000000000
000000000000000000000000000011001000000010000000000000

.logic_tile 6 10
000000000000001101000000010000011010000100000100000000
000000000000000001100011110000000000000000000000000000
011010100000001000000010100101111100011110100010000000
100001000000000001000100000000011101011110100000000010
010000000000000000000000000001000000000000000100000000
010000000000000000000000000000000000000001000000000000
000000000000000101000000000001101100000000100000000000
000000000000001101000000000000001101000000100000000000
000000000000000000000110110111011100100000000000000000
000000000000000101000010000001111101110100000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000001000000100100000000
110000000000000000000000000000001001000000000000000000

.logic_tile 7 10
000000000000001001100110000011100000000000001000000000
000000000000001001100000000000100000000000000000001000
011000000010001000000110100111000000000000001000000000
100000000000000001000010110000101001000000000000000000
010000000000000101000011100000001000001100110100000000
110000000000000000100000001011001111110011001000000000
000001000000000011100000000111000001001100110100000000
000000100000000000000000001001101101110011001000000000
000000000000000000000000010011111001100000010000000000
000000000000000000000010001011111001101000000000000000
000000100000000000000110000001101010000010100000000000
000001000000000000000000001001000000000000000000000000
000000000000000000000010000001011100000000000000000000
000000000000000000000100000001011101000010000000000000
010000000000000000000000001000000000010110100100000000
110000000000000000000000001011000000101001010000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001100000000000000100000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000001011000000101001010100000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000000111000000000
000000000000000000
011100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
100000000000000000000010110000000001000000001000000000
000000000000000000000010000000001111000000000000001000
111000000000000000000000000011000001000000001000000000
000000000000000000000000000000001111000000000000000000
110000000000000000000010100101001000010010000100000000
110000000000000000000010101101101001010110100000000000
000000000000000001100000000111111100010100100100000000
000000000000000000000000001101111001100001010000000000
000000000000001000000110000011001110101000000000000000
000000000000001011000010000000110000101000000000000000
000000000000000000000000010011011010101011110100000000
000000000000000000000010000000100000101011110000000000
000000000000000000000011110000001100000011110000000000
000000000000000000000010000000010000000011110000000000
010000000000000000000110010101100000010110100000000000
100000000000000000000010000000000000010110100000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011000111101010000000000
000000000000000000000000000111000000111110100000000000
000010000000000101100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000001101000000010001111101010111110000000000
100000000000001111000010101111101100010011110000000000
010000000000000001100000001000000000010110100010000001
010000000000000000000000000011000000101001010000000000
000000000000000001100000001000001010010100000000000000
000000000000000000000010101101000000101000000000000000
000000000000000000000000001001111100101010100000000000
000000000000000000000000000101000000111111110000000000
000000000000000001100000001000000000000000000100000000
000000000000000001100000000111000000000010000000000000
000000000000000000000000001000011101000001000000000000
000000000000000000000010100011001001000010000000100010
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 6 11
000000000010000111000111100101100000000000000100000000
000000000000000000100000000000000000000001000000000000
011000000000000111000011100000000000000000100100000000
100000000000000000100100000000001101000000000000000010
110000000000000000000000000000000000000000100100000000
110000000000010000000000000000001110000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001000000000000000000000
000000000010100000000010000001100000000000000100000000
000000000001010000000000000000100000000001000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000000000001000110000011100000000000000100000000
000000000000010000100100000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.logic_tile 7 11
000000000000000000000000000101111001000001110000000000
000000000000000000000010101001011110000000010000000000
011000000000000101100010111101101000010000000000000000
100000000000000000000010101011111111010010100000000000
110000000000001000000110110000000001000000100100000000
110000001010000101000010100000001001000000000000000000
000000000000001111100010100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000110000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000001010000000011110001100000000000000100000000
000000000000000000000010000000000000000001000000000000
010000000000000001100000000000000000000000000100000000
110000000000000000000000001101000000000010000000000000

.logic_tile 8 11
000000000000000000000011100011000000000000000100000000
000000000000000000000100000000100000000001000000000000
001000000000001001100000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000001000000110000000000001000000100100000000
000000000000000001000000000000001001000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000010000000000000000000000000000
001000000000100000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001010000000000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000001010000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000001010000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000001111100000000
000000001100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
011000000000000001100000000000000000000000000000000000
100000000000000000100010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001111011010000111010000000000
001000000000000111000000000001101111011001110000100000
000000000000000000000010000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
110000000000000000000000000000011000000100000100000000
011000000000000000000000000000010000000000000000000000

.logic_tile 5 12
010000000000000000000011100000000000000000000000000000
001000000000000000000011100000000000000000000000000000
011000000000000101000110000001001011000000000000000000
100000000000000000000000001001101000100000000000000101
010000000000000001000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000111011001000000010000000000
001000000000000000000000000000011011000000010010000001
000000000000100000000000010000000000000000000000000000
001000000001010000000010010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
110000000001010111100000000000011100111110100100000110
111000000000100000100000001001010000111101010000000010

.logic_tile 6 12
010000000000000000000000010000000000001001000110000011
001000000000000000000011110111001100000110000000000001
011000000000000000000000000000000001100000010000000001
100000000000000000000000000111001010010000100001000000
010000000000000000000000000011100000000000000000000000
011000000000000000000000000000100000000001000000000000
000000100000001000000000000000000000000000000000000000
001001000000000101000000000000000000000000000000000000
000000000000000000000000000000000000010000100100000100
001000000000000101000000000111001100100000010000000001
000000000000100000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
110000000000000101100000000011001110101000000100000101
111000000000000000000000000000000000101000000000000000

.logic_tile 7 12
010000000000000101000000010000001010000100000100000000
001000000000001101100011010000000000000000000000000000
001001000000000001100110010000000001000000100100000000
000000000000000000100110010000001010000000000000000000
010000000000001000000000000000011000000100000100000000
011000000000001001000000000000010000000000000000000000
000000000000001000000000000001100000000000000100000000
001000000000001001000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000110000000000100
001000001100000000000000000000001000000110000000000000
000000000000000000000000000000011000000100000100000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000001000000000001001000010000001
001000000000000000000010111101001011000110000000000000
011000000000000000000000001011001001111110110110000000
100000000000001111000010111111011100111110100000000000
110000000010001000000111001000001110010111110100000000
111000000000000001000000001001000000101011110000000001
000000000000000011100010000000000000000000100000000000
001000000000000000100011100000001010000000000000000000
000000000000001000000000000000000000000000000000000000
001010100000001011000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000
000000000000001000000111001101111111111111010100000100
001000000000000011000000000101101100111111000000000000
010000000000000000000000000000000000000000000000000000
011000000000000001000010000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000100
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
001000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100110000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000011000110010
000000001000010000
000010000000000000
000000110000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000001100000100000110000000
001000000000000000000000000000010000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000010
001000000000000000000000000000000000000000000011000001
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000110010000011110110000000000000000
001000000000000000000010000000011101110000000010000000
011000000000010000000000010001100000000000000100000001
100000000000100101000011010000100000000001000000000000
010000000000000000000010100000001001110000000000000000
011000000000000000000100000000011000110000000000000001
000000000000001000000000000000001101000000110010000000
001000000000001001000000000000011111000000110000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000010101101000000000010000010000000
000000000000000000000000000000000001001111000000000000
001000000000000000000000000000001010001111000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000

.logic_tile 6 13
010000000000000000000000001000000000000000000100000000
001000000000000000000010111001000000000010000000000001
011000000000000000000000010000011010000100000100000000
100000000000000000000011010000010000000000000000000001
110000000000000000000000001000011010100000000010000000
111000000000000000000000001011011001010000000000000000
000000000000000000000111000000011110000100000110000000
001000000000000000000110110000010000000000000000000000
000000000000100000000010100000001100000100000100000000
001000000001010000000100000000010000000000000000000000
000000000000000101000000011000000000000000000100000000
001000000000000000100010001111000000000010000000000000
000000000000000000000111100000011110000100000100000000
001000000000000000000100000000000000000000000000000000
000000000000010000000010101000000000000000000100000000
001000000000101101000110000011000000000010000010000000

.logic_tile 7 13
010000000000000000000010100000000000000000100100000001
001000000000000000000010100000001010000000000000000000
011000000000000000000000000000000000000000100100000001
100000000000000000000010100000001001000000000000000000
010000001100000101000111101111011110010100000000000000
111000000000000101000100001111001110000010110000000000
000000000000000000000000000000001110000000100010000000
001000000000000000000000001111011100000000010000000000
000000000000001101000000001111111100111001010000000000
001000000000001001100000000011011100111110110000000100
000001000000000000000110000000000000000000000110000000
001000000000001101000100000101000000000010000000000000
000000000000001011000010100000000001000000100100000000
001000000000001001000110110000001001000000000000000000
000000000000001000000110000001000000000000000100000000
001000000010001001000100000000100000000001000000100010

.logic_tile 8 13
010010000000000000000110100000000001000000100100000000
001000000000000000000000000000001101000000000000100000
011000000000000000000000000000000000000000100100000001
100000000000000000000000000000001111000000000000000000
110000000000000111100000001111111010000000000000000000
011000000000000000100000000011000000010100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000010000000001101000000000000000000000000000000000000
001001000000000111100010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000001000010100000000000000000000000000000
000001000000010001000000011111111110010111110000000000
001010000000100000000010100011011110101111010000000000
000000000000000000000000010011001010100000000000000000
001000000000000001000011100011001001101000000000100000

.logic_tile 9 13
010010000000000000000000010000000000000000000000000000
001001000000001001000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000000000111000000000000000100000000
011000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010001110010000000000000000000000000000000100000000
001001000000100000000010000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000001010100000000
000000001100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000101000111111001001111011111100000000000
000000000000000000000111010101011101101111100000000000
011000000000001000000000000011111001010111110000000000
100000000000001001000011101111101010011111100000000000
010000000000001111100000010000011100000100000100000000
010001000000001111100011110000010000000000000010000001
000000000000000001100000000000000000000000000100000001
000000000000000101100000000101000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000001010000000111010000000000000000000100000000
000000000000100000000110101001000000000010000010000000
000000000000000000000000011111101110101011110000000000
000000000000000001000010101001100000000011110010000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010010000001011000000000000100000

.logic_tile 6 14
000000000000000000000000000101000000000000000100000000
000000000000100000000000000000000000000001000000000000
011000000000000001100000010101111110000010000000000000
100000000000000000100010010000011110000010000000000000
110000100000001000000000000000011010000100000110000001
110000000000000011000000000000010000000000000000000000
000000000000000001100000010111100000000000000100000000
000000000000000000000011110000000000000001000000000000
000000000000000000000110000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000010000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000101000000111001011001111000000000000000001
000000000001000001000010000101101111000001000010000000
000000000000000111000110000001100000000000000100000000
000000000000000000100000000000100000000001000000000000

.logic_tile 7 14
000000000000001000000110101000001110101000000100100000
000000000000000101000010100011010000010100000000000000
111000000000000101100111001111100000010110100000000000
100000000000000101000000001101000000000000000000000001
110001000000000111000011100101111100000000000100100000
010010100000000000000100001001011010010110001000000000
000000000000001000000110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000101111000000000000000000000
000000000000000000000010111101011010000010000000000000
000000000000001101000011100001011011000000000010000001
000000000000000001100000001001011000000001000000000000
000000000000000000000000011000011110101000000100000000
000000000000100000000011010011000000010100000000100000
010000000000000001100111001111111100101001010100000000
010000000000000001000000000011100000111110100000100000

.logic_tile 8 14
000000000000000101000000001001101101010110110000100000
000000000000000000000000001011011100011111110000000000
011000000000000101100010000000000000000000000100000000
100000000000000000000100000001000000000010000001100001
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000100100000000000010000000001000000100110000000
000000000000000000000011010000001011000000000001100000
000000000000000101100110111001101101010110110000000000
000000000000000000000010101111001100011111110000100000
000001000010001000000000001000000000000000000110000100
000000000000001111000011001111000000000010000000000000
000010000000000000000111100001111001010111110000000000
000010000000000000000000001011101100100111110000100000
000000000000000000000010010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000001100000000000010000000000000000000000000000000
011000000001001000000010100000011001001101000110000000
100000000000001111000110110111001111001110000000000000
010000000000000101000010100111101111101001110100000001
010000001010001101100100000000101001101001110000000000
000000100000000101000000000111001010011100100100000000
000000000000000000100000000101101110001100000010000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101101110011001010100000000
000000000000100000000000000011011110101001100010000000
000010000000000101000111000001101110011001010100000000
000001001110000001100000001111101110100101010000000010
000000100000000000000000000111001010101100010100000100
000000001000010000000010110101111110111100110000000010

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000000000000000000
000000000000011001
000000000000100010
000000000000110000
001101111000000000
000000001000000000
000000000000000000
000100000000000000
000001111000010010
000000001000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000001111100000000111101111010110110000000000
100000000000000111100000000111001000011111110000000000
110000000000001001100000001101001100111111100110000000
010000000000001001000000000101001010011111100000000000
000000000000000111100111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101100000011001011000111111100100000000
000000000000000000000010101101001111011111100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000

.logic_tile 5 15
000000000000000001100110010000000000000000100100000000
000000000000000000100111010000001010000000000000000000
011000000000000111100010100000011010001000000000000000
100000000000001101000011100001011001000100000000000000
010000000000000111100010111001001101100000000000000000
010000000000000000100010010111001001110000000000100000
000000000000000000000011100111111001010111110000000000
000000000000000000000100001101001101011111100000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001001000000000010000000
000001000000000000000000000000011000000100000100000000
000010100010000000000000000000000000000000000010000000
000000000000000111000000000101000000000000000100000000
000000001110000000000000000000100000000001000000000000

.logic_tile 6 15
000000000000000101000111000011111011111001010100100000
000000000000000000000110100000001100111001010000000000
111000000000000011100000001000000001100000010100100000
100000000000000101000000001111001010010000100000000000
110000001110000000000010101001011000000110100000000000
010000000000000000000000000001101111000011000000000000
000000000001011111100000000000001101110000000100100000
000000000000101001000000000000001010110000000000000000
000000000000001000000000011101111100111101010100000000
000000000000000111000010000101000000111100000000100000
000000000000001001100000001111011000000000100000000000
000000000000001111000000000001101001000000000000000000
000000001110000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000111100000000001001010000001010000000000
110001000000000000000010100001110000000000000000000000

.logic_tile 7 15
000000000000100111100000001111011001011111110000000000
000000000001010000100000000011101010001111010000000001
011001000110100111100110100000011110010000000000100000
100000000000000000000000001011011100100000000000000000
110000000000000101000110000001000000000000000110000000
110000000000010000000100000000000000000001000000000000
000000000001010101000111100111100000010110100010000000
000000000000000000000100000111100000000000000000000000
000000000000000001100110000000000000000000000100000000
000000000000000000100100000111000000000010000000000001
000000000000111000000000000101000001001001000000000000
000000000110000111000000000000001001001001000010000000
000000000000001111100110110000000000000000000110000000
000000000000000101000010011101000000000010000000000000
000000000000000000000010100000011011110000000000000000
000000000000000000000100000000011001110000000010100000

.logic_tile 8 15
000000000000000000000010100000000000000000000100000000
000000000000000000000000000101000000000010000000000000
011000000000000001100111100000011010000100000100000000
100010000000000000100000000000000000000000000000100000
110000000000001101000110101101111001010110110000000000
110000000000001111000000000111001011101111110000000000
000000000010000101000111101111111100101000000000000000
000000000000001101000000001001000000000000000000000000
000000000000000000000000001000011001000000010000000000
000000000000000000000000000011011110000000100001000000
000000000000000001100000000000000000000000100100000000
000000000000000001000000000000001001000000000001000000
000000000000000001100011100011101010100000100000000000
000000000000000000000100000111001011110000110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 9 15
000000000000000101100000001001000000010110100000000000
000000000000000000000000000101000000000000000000000000
011001000000000000000000000011100000000000000100000000
100000000110000000000000000000100000000001000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101100000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000011100000100000100000000
000000000000000111100011010000000000000000000000000000
000000000000000001100000000000000001000000100100000000
000000001100000000100000000000001110000000000000000000
000000000000000111000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000

.ramb_tile 10 15
000000000000100000000000000000000000000000
000000010001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000011110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000010000000000000
000101110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000000000000000101111110111100110100000000
100000000000000000000000001111011110011100100000100000
010001000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111101110010101010100000000
000000000000000000000010101011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000010000000000001000000100110000000
110000000000000000000000000000001010000000000000000001
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.logic_tile 7 16
000000000000000001100000011111011000000111110000000000
000000000000001111100010010111001000011111110000000000
011000000000001011100000000111101101101111110100000100
100000000000000001000000000101101110001111111000000000
110000000000001001100000010000000000000000000000000000
110000000000001001100010100000000000000000000000000000
000000000000001101000110100101011010000011110011000000
000000000000001011000000000101011011000011100000000000
000000000000001000000000001101111000011111110000000000
000000000000000001000011100111001101000111110000000000
000000000000000000000110010001101111110111110100000000
000000000000000000000110100001001101010111110000100000
000000000000100101100011101101011100111111100100000000
000000000001010111000100001011111001101111010000000000
010000000000000111000110000000000000000000000000000000
110000000000000001000100000000000000000000000000000000

.logic_tile 8 16
000000000000000001000010000000000000000000000000000000
000000000000000000100111100000000000000000000000000000
011000000000000000000000011111101010010111110000000000
100010000000000000000011111111111011100111110000000000
110000000000000000000111000000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000001000000000011000000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000000000000000000000000000000000000100000010
000000000000001001000000000001000000000010000000000000
000000000000001000000110101101001111001111100000000000
000000000000000011000000000011101001101111110000000000
000000000000000000000110000001000000000000000100000000
000000000000000000000010000000100000000001000000000000

.logic_tile 9 16
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000001000000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000100000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000001010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000100000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 17
000000000000011000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000011000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000011000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 3 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 4 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]_$glb_ce
.sym 6 r_counter[0]_$glb_clk
.sym 7 io_pmod[0]$SB_IO_OUT
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 746 w_rx_09_fifo_data[15]
.sym 747 w_rx_09_fifo_data[16]
.sym 748 w_rx_09_fifo_data[9]
.sym 750 w_rx_09_fifo_data[13]
.sym 753 w_rx_09_fifo_data[11]
.sym 830 lvds_clock
.sym 845 lvds_clock
.sym 860 w_rx_09_fifo_data[2]
.sym 861 w_rx_09_fifo_data[7]
.sym 862 w_rx_09_fifo_data[0]
.sym 863 w_rx_09_fifo_data[5]
.sym 865 w_rx_09_fifo_data[1]
.sym 867 w_rx_09_fifo_data[3]
.sym 893 lvds_clock
.sym 940 lvds_clock
.sym 944 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 966 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 974 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 976 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[2]
.sym 977 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 978 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 979 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 980 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 981 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 1007 w_lvds_rx_09_d0
.sym 1051 w_lvds_rx_09_d1
.sym 1054 w_lvds_rx_09_d0
.sym 1055 w_lvds_rx_09_d1
.sym 1090 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 1091 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 1092 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[0]
.sym 1093 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[1]
.sym 1094 lvds_rx_09_inst.r_phase_count[1]
.sym 1095 lvds_rx_09_inst.r_phase_count[0]
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 io_pmod[0]$SB_IO_OUT
.sym 1191 $PACKER_VCC_NET
.sym 1277 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1305 $PACKER_VCC_NET
.sym 1388 $PACKER_VCC_NET
.sym 1773 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 2775 w_rx_09_fifo_data[22]
.sym 2776 io_pmod[4]$SB_IO_OUT
.sym 2777 w_rx_09_fifo_data[23]
.sym 2778 w_rx_09_fifo_data[20]
.sym 2780 w_rx_09_fifo_data[24]
.sym 2781 w_rx_09_fifo_data[25]
.sym 2801 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2819 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 2821 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 2910 w_rx_09_fifo_data[21]
.sym 2911 w_rx_09_fifo_data[19]
.sym 2913 w_rx_09_fifo_data[14]
.sym 2914 w_rx_09_fifo_data[18]
.sym 2916 w_rx_09_fifo_data[17]
.sym 2922 w_rx_09_fifo_data[24]
.sym 2964 w_rx_09_fifo_data[9]
.sym 2966 w_rx_09_fifo_data[13]
.sym 2969 w_rx_09_fifo_data[11]
.sym 2971 w_rx_09_fifo_data[7]
.sym 2979 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2990 w_rx_09_fifo_data[14]
.sym 2995 w_rx_09_fifo_data[13]
.sym 2996 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3001 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3003 w_rx_09_fifo_data[14]
.sym 3007 w_rx_09_fifo_data[7]
.sym 3008 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3020 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3022 w_rx_09_fifo_data[11]
.sym 3038 w_rx_09_fifo_data[9]
.sym 3039 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3041 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]_$glb_ce
.sym 3042 io_pmod[0]$SB_IO_OUT
.sym 3043 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 3044 w_rx_09_fifo_data[8]
.sym 3045 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3046 w_rx_09_fifo_data[4]
.sym 3047 w_rx_09_fifo_data[12]
.sym 3048 w_rx_09_fifo_data[6]
.sym 3050 w_rx_09_fifo_data[10]
.sym 3079 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3099 w_lvds_rx_09_d1
.sym 3101 w_lvds_rx_09_d0
.sym 3103 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 3104 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3108 w_rx_09_fifo_data[5]
.sym 3116 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 3120 w_rx_09_fifo_data[3]
.sym 3122 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3123 w_rx_09_fifo_data[0]
.sym 3126 w_rx_09_fifo_data[1]
.sym 3131 w_rx_09_fifo_data[0]
.sym 3132 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3137 w_rx_09_fifo_data[5]
.sym 3139 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3142 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 3143 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 3144 w_lvds_rx_09_d1
.sym 3145 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3149 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3150 w_rx_09_fifo_data[3]
.sym 3160 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 3161 w_lvds_rx_09_d0
.sym 3162 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3163 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 3173 w_rx_09_fifo_data[1]
.sym 3175 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3176 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]_$glb_ce
.sym 3177 io_pmod[0]$SB_IO_OUT
.sym 3178 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 3182 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 3186 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3224 $PACKER_VCC_NET
.sym 3234 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3235 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3236 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[0]
.sym 3237 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[1]
.sym 3239 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3241 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3245 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[1]
.sym 3246 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 3248 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3251 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 3257 w_lvds_rx_09_d1
.sym 3259 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 3260 w_lvds_rx_09_d0
.sym 3263 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3265 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 3266 w_lvds_rx_09_d0
.sym 3267 w_lvds_rx_09_d1
.sym 3268 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 3277 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3278 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[1]
.sym 3279 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[0]
.sym 3283 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 3284 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[0]
.sym 3285 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 3286 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[1]
.sym 3289 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3290 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3291 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3292 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3297 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 3298 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 3301 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3308 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[0]
.sym 3310 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[1]
.sym 3311 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3312 io_pmod[0]$SB_IO_OUT
.sym 3322 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3330 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3337 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 3357 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3369 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3370 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3377 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[2]
.sym 3378 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3380 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[1]
.sym 3383 $PACKER_VCC_NET
.sym 3385 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3386 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3389 lvds_rx_09_inst.r_phase_count[1]
.sym 3393 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3394 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3397 lvds_rx_09_inst.r_phase_count[1]
.sym 3398 lvds_rx_09_inst.r_phase_count[0]
.sym 3399 $nextpnr_ICESTORM_LC_0$O
.sym 3402 lvds_rx_09_inst.r_phase_count[0]
.sym 3405 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3407 $PACKER_VCC_NET
.sym 3408 lvds_rx_09_inst.r_phase_count[1]
.sym 3412 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3413 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[2]
.sym 3414 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3415 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3418 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[2]
.sym 3419 lvds_rx_09_inst.r_phase_count[0]
.sym 3420 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3421 lvds_rx_09_inst.r_phase_count[1]
.sym 3425 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3427 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3431 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3433 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[1]
.sym 3439 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3443 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[1]
.sym 3446 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3447 io_pmod[0]$SB_IO_OUT
.sym 3448 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 3606 $PACKER_VCC_NET
.sym 3736 $PACKER_VCC_NET
.sym 4208 o_shdn_tx_lna$SB_IO_OUT
.sym 4926 io_pmod[4]$SB_IO_OUT
.sym 5060 w_rx_09_fifo_data[23]
.sym 5066 w_rx_09_fifo_data[21]
.sym 5070 w_rx_09_fifo_data[18]
.sym 5072 w_rx_09_fifo_data[25]
.sym 5074 w_rx_09_fifo_data[22]
.sym 5077 w_rx_09_fifo_data[20]
.sym 5083 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5098 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5099 w_rx_09_fifo_data[20]
.sym 5102 w_rx_09_fifo_data[25]
.sym 5103 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5108 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5111 w_rx_09_fifo_data[21]
.sym 5114 w_rx_09_fifo_data[18]
.sym 5115 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5127 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5129 w_rx_09_fifo_data[22]
.sym 5132 w_rx_09_fifo_data[23]
.sym 5134 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5136 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]_$glb_ce
.sym 5137 io_pmod[0]$SB_IO_OUT
.sym 5138 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 5157 io_pmod[4]$SB_IO_OUT
.sym 5180 w_rx_09_fifo_data[15]
.sym 5181 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5182 w_rx_09_fifo_data[19]
.sym 5183 w_rx_09_fifo_data[12]
.sym 5189 w_rx_09_fifo_data[16]
.sym 5195 w_rx_09_fifo_data[17]
.sym 5221 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5222 w_rx_09_fifo_data[19]
.sym 5226 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5227 w_rx_09_fifo_data[17]
.sym 5238 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5240 w_rx_09_fifo_data[12]
.sym 5243 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5246 w_rx_09_fifo_data[16]
.sym 5256 w_rx_09_fifo_data[15]
.sym 5257 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5259 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]_$glb_ce
.sym 5260 io_pmod[0]$SB_IO_OUT
.sym 5261 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 5296 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5303 w_rx_09_fifo_data[2]
.sym 5306 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 5311 w_rx_09_fifo_data[8]
.sym 5312 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5315 w_rx_09_fifo_data[6]
.sym 5325 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 5329 w_rx_09_fifo_data[4]
.sym 5333 w_rx_09_fifo_data[10]
.sym 5336 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5339 w_rx_09_fifo_data[6]
.sym 5342 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 5345 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 5348 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5350 w_rx_09_fifo_data[2]
.sym 5356 w_rx_09_fifo_data[10]
.sym 5357 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5361 w_rx_09_fifo_data[4]
.sym 5362 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5374 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5375 w_rx_09_fifo_data[8]
.sym 5382 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]_$glb_ce
.sym 5383 io_pmod[0]$SB_IO_OUT
.sym 5384 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 5401 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5429 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 5432 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 5437 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 5449 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 5479 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 5503 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 5504 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 5505 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 5506 io_pmod[0]$SB_IO_OUT
.sym 5507 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 5776 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6305 o_shdn_tx_lna$SB_IO_OUT
.sym 6807 io_pmod[4]$SB_IO_OUT
.sym 6975 io_pmod[3]$SB_IO_OUT
.sym 7115 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7117 io_pmod[3]$SB_IO_OUT
.sym 7226 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 7279 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 7280 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 7281 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 7339 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 7382 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 7419 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 7423 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 7483 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 7485 w_load
.sym 7539 w_tx_data_smi_SB_DFFESR_Q_E
.sym 7580 w_tx_data_smi
.sym 7583 $PACKER_VCC_NET
.sym 7622 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 7642 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 7644 $PACKER_VCC_NET
.sym 7731 w_tx_data_smi
.sym 7732 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 7785 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[2]
.sym 7786 w_tx_data_io[2]
.sym 7788 w_tx_data_io[1]
.sym 7928 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 7929 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 7932 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 7938 i_button_SB_LUT4_I3_I2[2]
.sym 7939 w_tx_data_io[2]
.sym 8944 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8958 w_rx_09_fifo_data[24]
.sym 9014 w_rx_09_fifo_data[24]
.sym 9016 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9017 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]_$glb_ce
.sym 9018 io_pmod[0]$SB_IO_OUT
.sym 9019 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 9046 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9145 spi_if_ins.r_tx_data_valid
.sym 9266 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 9269 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 9270 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 9271 spi_if_ins.state_if[1]
.sym 9272 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9273 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 9290 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 9311 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 9318 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9319 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 9320 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9322 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 9328 spi_if_ins.state_if[1]
.sym 9336 spi_if_ins.state_if[0]
.sym 9371 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 9376 spi_if_ins.state_if[0]
.sym 9377 spi_if_ins.state_if[1]
.sym 9378 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9379 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 9382 spi_if_ins.state_if[1]
.sym 9383 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9385 spi_if_ins.state_if[0]
.sym 9386 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9387 r_counter[0]_$glb_clk
.sym 9388 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 9390 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9391 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 9392 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9393 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 9394 spi_if_ins.state_if[0]
.sym 9395 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 9419 spi_if_ins.state_if[1]
.sym 9420 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9435 spi_if_ins.state_if[1]
.sym 9459 spi_if_ins.state_if[0]
.sym 9499 spi_if_ins.state_if[0]
.sym 9502 spi_if_ins.state_if[1]
.sym 9513 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9516 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 9519 w_fetch
.sym 9533 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9535 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 9538 w_rx_data[2]
.sym 9547 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9555 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9558 spi_if_ins.state_if[0]
.sym 9559 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9566 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 9573 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 9579 spi_if_ins.state_if[1]
.sym 9580 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9616 spi_if_ins.state_if[0]
.sym 9617 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9618 spi_if_ins.state_if[1]
.sym 9619 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 9631 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9632 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9633 r_counter[0]_$glb_clk
.sym 9634 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 9635 i_button_SB_LUT4_I3_O[1]
.sym 9636 o_ldo_2v8_en$SB_IO_OUT
.sym 9637 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 9638 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 9639 o_led1$SB_IO_OUT
.sym 9640 w_tx_data_smi_SB_DFFESR_Q_R
.sym 9645 $PACKER_VCC_NET
.sym 9649 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 9661 w_rx_data[7]
.sym 9669 w_fetch
.sym 9670 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 9687 w_tx_data_smi_SB_DFFESR_Q_E
.sym 9695 $PACKER_VCC_NET
.sym 9705 w_tx_data_smi_SB_DFFESR_Q_R
.sym 9712 $PACKER_VCC_NET
.sym 9755 w_tx_data_smi_SB_DFFESR_Q_E
.sym 9756 r_counter[0]_$glb_clk
.sym 9757 w_tx_data_smi_SB_DFFESR_Q_R
.sym 9758 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[3]
.sym 9759 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 9760 w_rx_data[3]
.sym 9761 w_rx_data[1]
.sym 9762 w_rx_data[6]
.sym 9763 w_rx_data[5]
.sym 9764 w_tx_data_smi_SB_DFFESR_Q_E
.sym 9765 w_rx_data[7]
.sym 9773 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 9778 $PACKER_VCC_NET
.sym 9785 $PACKER_VCC_NET
.sym 9790 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9792 w_cs[1]
.sym 9881 io_ctrl_ins.o_pmod[2]
.sym 9882 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 9883 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9884 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 9886 io_ctrl_ins.o_pmod[7]
.sym 9887 io_ctrl_ins.o_pmod[0]
.sym 9888 io_ctrl_ins.o_pmod[1]
.sym 9894 w_tx_data_smi_SB_DFFESR_Q_E
.sym 9899 spi_if_ins.w_rx_data[6]
.sym 9900 spi_if_ins.w_rx_data[1]
.sym 9901 spi_if_ins.w_rx_data[5]
.sym 9902 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 9908 spi_if_ins.w_rx_data[3]
.sym 9911 o_shdn_tx_lna$SB_IO_OUT
.sym 9923 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 9926 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9927 i_button_SB_LUT4_I3_I2[2]
.sym 9930 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[3]
.sym 9931 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[2]
.sym 9935 i_button_SB_LUT4_I3_I2[2]
.sym 9937 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 9939 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 9940 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9946 io_ctrl_ins.o_pmod[2]
.sym 9947 o_shdn_tx_lna$SB_IO_OUT
.sym 9949 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 9951 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 9961 io_ctrl_ins.o_pmod[2]
.sym 9962 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 9963 i_button_SB_LUT4_I3_I2[2]
.sym 9964 o_shdn_tx_lna$SB_IO_OUT
.sym 9967 i_button_SB_LUT4_I3_I2[2]
.sym 9968 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[3]
.sym 9969 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[2]
.sym 9970 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 9979 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 9980 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 9981 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 9982 i_button_SB_LUT4_I3_I2[2]
.sym 10001 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 10002 r_counter[0]_$glb_clk
.sym 10003 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 10005 o_shdn_tx_lna$SB_IO_OUT
.sym 10008 o_shdn_rx_lna$SB_IO_OUT
.sym 10016 w_rx_data[0]
.sym 10017 io_ctrl_ins.o_pmod[0]
.sym 10022 w_rx_data[2]
.sym 10026 w_tx_data_io[1]
.sym 10037 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 10135 io_ctrl_ins.rf_mode[2]
.sym 10158 io_ctrl_ins.rf_pin_state[2]
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10185 o_shdn_rx_lna$SB_IO_OUT
.sym 10226 r_counter[0]
.sym 10245 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11130 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 11138 w_fetch
.sym 11253 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11256 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 11278 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 11299 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11312 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11319 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11338 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11371 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11374 spi_if_ins.spi.r_tx_byte[3]
.sym 11375 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 11376 spi_if_ins.spi.r_tx_byte[7]
.sym 11377 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 11378 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 11381 spi_if_ins.spi.r_tx_byte[1]
.sym 11391 i_ss$SB_IO_IN
.sym 11392 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 11398 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11399 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 11407 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11417 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11420 spi_if_ins.state_if[0]
.sym 11421 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11422 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 11426 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11427 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 11428 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11429 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 11430 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11435 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11436 spi_if_ins.state_if[1]
.sym 11442 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 11450 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11451 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 11467 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11472 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11474 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11478 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 11479 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11480 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 11481 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 11485 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 11486 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11490 spi_if_ins.state_if[1]
.sym 11492 spi_if_ins.state_if[0]
.sym 11493 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11494 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11495 r_counter[0]_$glb_clk
.sym 11497 spi_if_ins.r_tx_byte[6]
.sym 11498 spi_if_ins.r_tx_byte[7]
.sym 11499 spi_if_ins.r_tx_byte[0]
.sym 11500 spi_if_ins.r_tx_byte[2]
.sym 11501 spi_if_ins.r_tx_byte[3]
.sym 11502 spi_if_ins.r_tx_byte[5]
.sym 11503 spi_if_ins.r_tx_byte[4]
.sym 11504 spi_if_ins.r_tx_byte[1]
.sym 11518 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 11524 w_fetch
.sym 11540 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11542 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11543 spi_if_ins.state_if[1]
.sym 11544 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11547 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 11551 spi_if_ins.state_if[0]
.sym 11552 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11558 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11559 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11564 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 11566 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 11577 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 11578 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11579 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11580 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11583 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11589 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11592 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 11595 spi_if_ins.state_if[0]
.sym 11596 spi_if_ins.state_if[1]
.sym 11598 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11601 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 11607 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11609 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11610 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11617 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11618 r_counter[0]_$glb_clk
.sym 11619 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11620 w_cs[1]
.sym 11621 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 11622 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 11624 w_cs[2]
.sym 11627 w_cs[3]
.sym 11645 spi_if_ins.w_rx_data[2]
.sym 11646 w_rx_data[0]
.sym 11647 w_rx_data[4]
.sym 11651 o_ldo_2v8_en$SB_IO_OUT
.sym 11654 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11663 spi_if_ins.state_if[1]
.sym 11664 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11666 spi_if_ins.state_if[0]
.sym 11668 w_fetch
.sym 11670 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11672 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11676 w_load
.sym 11683 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11685 w_cs[1]
.sym 11690 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11700 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11701 spi_if_ins.state_if[1]
.sym 11702 spi_if_ins.state_if[0]
.sym 11703 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11719 w_cs[1]
.sym 11720 w_load
.sym 11721 w_fetch
.sym 11736 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11739 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11740 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11741 r_counter[0]_$glb_clk
.sym 11742 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11743 io_ctrl_ins.pmod_dir_state[0]
.sym 11744 io_ctrl_ins.pmod_dir_state[4]
.sym 11745 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 11746 i_button_SB_LUT4_I3_O[0]
.sym 11747 io_ctrl_ins.pmod_dir_state[1]
.sym 11748 i_button_SB_LUT4_I3_I2[1]
.sym 11749 io_ctrl_ins.pmod_dir_state[6]
.sym 11750 io_ctrl_ins.pmod_dir_state[5]
.sym 11762 w_cs[1]
.sym 11764 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 11765 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 11768 r_tx_data[2]
.sym 11770 r_tx_data[3]
.sym 11771 w_cs[2]
.sym 11772 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 11774 r_tx_data[1]
.sym 11776 r_tx_data[5]
.sym 11777 w_cs[3]
.sym 11778 w_rx_data[1]
.sym 11786 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 11787 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 11788 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 11790 w_rx_data[2]
.sym 11795 w_rx_data[1]
.sym 11796 w_cs[2]
.sym 11802 i_button_SB_LUT4_I3_I2[2]
.sym 11814 i_button_SB_LUT4_I3_I2[3]
.sym 11819 i_button_SB_LUT4_I3_I2[2]
.sym 11820 i_button_SB_LUT4_I3_I2[3]
.sym 11824 w_rx_data[2]
.sym 11831 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 11832 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 11837 i_button_SB_LUT4_I3_I2[3]
.sym 11838 i_button_SB_LUT4_I3_I2[2]
.sym 11841 w_rx_data[1]
.sym 11849 w_cs[2]
.sym 11863 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 11864 r_counter[0]_$glb_clk
.sym 11866 w_ioc[2]
.sym 11867 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 11868 i_button_SB_LUT4_I3_I2[2]
.sym 11869 w_ioc[1]
.sym 11870 w_cs[0]
.sym 11871 w_ioc[3]
.sym 11872 i_button_SB_LUT4_I3_I2[3]
.sym 11873 w_ioc[4]
.sym 11878 i_button_SB_LUT4_I3_O[1]
.sym 11881 i_button_SB_LUT4_I3_O[0]
.sym 11882 spi_if_ins.w_rx_data[3]
.sym 11883 io_ctrl_ins.pmod_dir_state[5]
.sym 11888 o_led1$SB_IO_OUT
.sym 11889 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 11891 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 11892 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 11908 o_ldo_2v8_en$SB_IO_OUT
.sym 11909 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11910 spi_if_ins.w_rx_data[5]
.sym 11911 io_ctrl_ins.pmod_dir_state[1]
.sym 11913 w_fetch
.sym 11915 spi_if_ins.w_rx_data[1]
.sym 11916 spi_if_ins.w_rx_data[6]
.sym 11917 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 11919 o_led1$SB_IO_OUT
.sym 11920 i_button_SB_LUT4_I3_I2[1]
.sym 11929 i_button_SB_LUT4_I3_I2[3]
.sym 11930 spi_if_ins.w_rx_data[3]
.sym 11931 w_cs[2]
.sym 11933 i_button_SB_LUT4_I3_I2[2]
.sym 11937 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11940 i_button_SB_LUT4_I3_I2[1]
.sym 11941 o_ldo_2v8_en$SB_IO_OUT
.sym 11942 i_button_SB_LUT4_I3_I2[3]
.sym 11943 i_button_SB_LUT4_I3_I2[2]
.sym 11946 i_button_SB_LUT4_I3_I2[2]
.sym 11947 i_button_SB_LUT4_I3_I2[3]
.sym 11948 o_led1$SB_IO_OUT
.sym 11949 io_ctrl_ins.pmod_dir_state[1]
.sym 11955 spi_if_ins.w_rx_data[3]
.sym 11958 spi_if_ins.w_rx_data[1]
.sym 11964 spi_if_ins.w_rx_data[6]
.sym 11970 spi_if_ins.w_rx_data[5]
.sym 11976 w_fetch
.sym 11977 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11979 w_cs[2]
.sym 11984 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 11986 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11987 r_counter[0]_$glb_clk
.sym 11989 r_tx_data[2]
.sym 11990 r_tx_data[3]
.sym 11991 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 11992 r_tx_data[1]
.sym 11993 r_tx_data[5]
.sym 11994 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 11996 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 12002 i_button_SB_LUT4_I3_I2[3]
.sym 12003 w_rx_data[5]
.sym 12004 spi_if_ins.w_rx_data[0]
.sym 12005 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 12006 w_rx_data[2]
.sym 12007 w_rx_data[3]
.sym 12011 w_rx_data[6]
.sym 12012 i_button_SB_LUT4_I3_I2[2]
.sym 12014 w_rx_data[3]
.sym 12016 w_rx_data[1]
.sym 12023 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 12031 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 12032 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 12033 w_ioc[1]
.sym 12034 o_shdn_rx_lna$SB_IO_OUT
.sym 12035 w_rx_data[0]
.sym 12036 w_cs[1]
.sym 12037 w_rx_data[7]
.sym 12039 w_rx_data[2]
.sym 12040 i_button_SB_LUT4_I3_I2[2]
.sym 12041 w_rx_data[1]
.sym 12045 io_ctrl_ins.rf_mode[0]
.sym 12047 w_fetch
.sym 12053 io_ctrl_ins.o_pmod[1]
.sym 12059 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 12065 w_rx_data[2]
.sym 12069 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 12071 w_ioc[1]
.sym 12072 io_ctrl_ins.rf_mode[0]
.sym 12075 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 12076 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 12077 w_cs[1]
.sym 12078 w_fetch
.sym 12081 i_button_SB_LUT4_I3_I2[2]
.sym 12082 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 12083 io_ctrl_ins.o_pmod[1]
.sym 12084 o_shdn_rx_lna$SB_IO_OUT
.sym 12095 w_rx_data[7]
.sym 12102 w_rx_data[0]
.sym 12106 w_rx_data[1]
.sym 12109 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 12110 r_counter[0]_$glb_clk
.sym 12114 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 12119 io_ctrl_ins.debug_mode[1]
.sym 12124 w_tx_data_io[5]
.sym 12126 io_ctrl_ins.o_pmod[7]
.sym 12130 io_ctrl_ins.rf_pin_state[2]
.sym 12131 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 12133 io_ctrl_ins.rf_mode[0]
.sym 12135 w_rx_data[7]
.sym 12143 o_ldo_2v8_en$SB_IO_OUT
.sym 12155 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 12166 io_ctrl_ins.rf_mode[2]
.sym 12171 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 12177 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 12179 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 12181 io_ctrl_ins.rf_pin_state[1]
.sym 12184 io_ctrl_ins.rf_pin_state[2]
.sym 12192 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 12193 io_ctrl_ins.rf_mode[2]
.sym 12194 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 12195 io_ctrl_ins.rf_pin_state[2]
.sym 12210 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 12211 io_ctrl_ins.rf_pin_state[1]
.sym 12213 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 12232 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 12233 r_counter[0]_$glb_clk
.sym 12248 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 12254 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 12259 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 12263 io_ctrl_ins.rf_pin_state[1]
.sym 12309 r_counter[0]
.sym 12327 r_counter[0]
.sym 12367 i_sck$SB_IO_IN
.sym 12401 r_counter[0]
.sym 12411 r_counter[0]
.sym 12457 i_glob_clock$SB_IO_IN_$glb_clk
.sym 12656 int_miso
.sym 13147 int_miso
.sym 13255 io_pmod[4]$SB_IO_OUT
.sym 13263 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13265 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 13270 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13309 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 13323 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 13360 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 13364 int_miso
.sym 13367 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 13371 w_cs[1]
.sym 13386 spi_if_ins.r_tx_byte[7]
.sym 13389 r_tx_data[6]
.sym 13391 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 13394 r_tx_data[7]
.sym 13402 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13403 spi_if_ins.r_tx_data_valid
.sym 13415 i_ss$SB_IO_IN
.sym 13447 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13465 spi_if_ins.r_tx_data_valid
.sym 13466 i_ss$SB_IO_IN
.sym 13481 r_counter[0]_$glb_clk
.sym 13485 spi_if_ins.spi.r_tx_bit_count[2]
.sym 13486 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13487 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13488 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13489 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 13490 spi_if_ins.spi.r_tx_bit_count[0]
.sym 13502 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13508 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13518 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 13524 spi_if_ins.spi.r_tx_byte[3]
.sym 13525 spi_if_ins.r_tx_byte[7]
.sym 13526 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13528 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 13531 spi_if_ins.r_tx_byte[1]
.sym 13536 spi_if_ins.r_tx_byte[3]
.sym 13537 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13540 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13542 spi_if_ins.spi.r_tx_byte[7]
.sym 13543 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13546 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 13547 spi_if_ins.spi.r_tx_bit_count[0]
.sym 13550 spi_if_ins.spi.r_tx_bit_count[2]
.sym 13560 spi_if_ins.r_tx_byte[3]
.sym 13564 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13565 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13566 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 13570 spi_if_ins.r_tx_byte[7]
.sym 13576 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 13577 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13578 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13581 spi_if_ins.spi.r_tx_byte[3]
.sym 13582 spi_if_ins.spi.r_tx_bit_count[2]
.sym 13583 spi_if_ins.spi.r_tx_byte[7]
.sym 13584 spi_if_ins.spi.r_tx_bit_count[0]
.sym 13601 spi_if_ins.r_tx_byte[1]
.sym 13603 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13604 r_counter[0]_$glb_clk
.sym 13605 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13606 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13607 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13608 spi_if_ins.spi.r_tx_byte[4]
.sym 13610 spi_if_ins.spi.r_tx_byte[6]
.sym 13611 spi_if_ins.spi.r_tx_byte[2]
.sym 13612 spi_if_ins.spi.r_tx_byte[5]
.sym 13613 spi_if_ins.spi.r_tx_byte[0]
.sym 13626 spi_if_ins.w_rx_data[2]
.sym 13635 w_cs[1]
.sym 13637 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 13648 r_tx_data[5]
.sym 13650 r_tx_data[1]
.sym 13652 r_tx_data[2]
.sym 13654 r_tx_data[3]
.sym 13659 r_tx_data[6]
.sym 13666 r_tx_data[7]
.sym 13668 r_tx_data[4]
.sym 13672 r_tx_data[0]
.sym 13674 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13681 r_tx_data[6]
.sym 13688 r_tx_data[7]
.sym 13694 r_tx_data[0]
.sym 13700 r_tx_data[2]
.sym 13705 r_tx_data[3]
.sym 13710 r_tx_data[5]
.sym 13717 r_tx_data[4]
.sym 13722 r_tx_data[1]
.sym 13726 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13727 r_counter[0]_$glb_clk
.sym 13729 spi_if_ins.spi.r_rx_byte[3]
.sym 13730 spi_if_ins.spi.r_rx_byte[6]
.sym 13731 spi_if_ins.spi.r_rx_byte[7]
.sym 13732 spi_if_ins.spi.r_rx_byte[5]
.sym 13734 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13735 spi_if_ins.spi.r_rx_byte[4]
.sym 13742 r_tx_data[5]
.sym 13744 r_tx_data[1]
.sym 13748 r_tx_data[2]
.sym 13750 r_tx_data[3]
.sym 13751 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13754 r_tx_data[4]
.sym 13755 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 13758 r_tx_data[0]
.sym 13759 w_cs[3]
.sym 13760 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13761 w_cs[1]
.sym 13763 w_rx_data[2]
.sym 13772 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 13782 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 13786 spi_if_ins.w_rx_data[6]
.sym 13793 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 13794 i_button_SB_LUT4_I3_O[1]
.sym 13795 spi_if_ins.w_rx_data[5]
.sym 13799 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13803 spi_if_ins.w_rx_data[5]
.sym 13805 spi_if_ins.w_rx_data[6]
.sym 13809 i_button_SB_LUT4_I3_O[1]
.sym 13811 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 13816 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 13827 spi_if_ins.w_rx_data[5]
.sym 13829 spi_if_ins.w_rx_data[6]
.sym 13846 spi_if_ins.w_rx_data[6]
.sym 13848 spi_if_ins.w_rx_data[5]
.sym 13849 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 13850 r_counter[0]_$glb_clk
.sym 13851 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13852 spi_if_ins.w_rx_data[6]
.sym 13853 spi_if_ins.w_rx_data[5]
.sym 13854 w_tx_data_smi_SB_LUT4_I0_I3[3]
.sym 13855 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13856 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 13857 spi_if_ins.w_rx_data[3]
.sym 13858 spi_if_ins.w_rx_data[4]
.sym 13859 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 13876 r_tx_data[6]
.sym 13877 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 13878 r_tx_data[7]
.sym 13879 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 13881 w_cs[2]
.sym 13882 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13884 io_ctrl_ins.pmod_dir_state[0]
.sym 13885 i_button_SB_LUT4_I3_I2[2]
.sym 13886 io_ctrl_ins.pmod_dir_state[4]
.sym 13895 i_button_SB_LUT4_I3_I2[2]
.sym 13899 w_rx_data[0]
.sym 13907 i_button_SB_LUT4_I3_I2[3]
.sym 13908 w_rx_data[4]
.sym 13912 w_rx_data[1]
.sym 13914 w_rx_data[5]
.sym 13915 io_ctrl_ins.pmod_dir_state[6]
.sym 13920 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 13921 w_rx_data[6]
.sym 13923 w_rx_data[2]
.sym 13924 w_rx_data[7]
.sym 13926 w_rx_data[0]
.sym 13935 w_rx_data[4]
.sym 13938 io_ctrl_ins.pmod_dir_state[6]
.sym 13940 i_button_SB_LUT4_I3_I2[2]
.sym 13941 i_button_SB_LUT4_I3_I2[3]
.sym 13947 w_rx_data[7]
.sym 13953 w_rx_data[1]
.sym 13956 w_rx_data[2]
.sym 13965 w_rx_data[6]
.sym 13968 w_rx_data[5]
.sym 13972 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 13973 r_counter[0]_$glb_clk
.sym 13975 r_tx_data[4]
.sym 13976 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13977 r_tx_data[0]
.sym 13979 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 13980 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 13981 r_tx_data[6]
.sym 13982 r_tx_data[7]
.sym 13990 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13995 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13997 w_fetch
.sym 14001 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 14003 i_button_SB_LUT4_I3_I2[3]
.sym 14005 w_tx_data_io[7]
.sym 14010 w_tx_data_io[4]
.sym 14021 spi_if_ins.w_rx_data[3]
.sym 14022 spi_if_ins.w_rx_data[4]
.sym 14024 spi_if_ins.w_rx_data[2]
.sym 14029 w_ioc[3]
.sym 14030 spi_if_ins.w_rx_data[0]
.sym 14035 w_ioc[1]
.sym 14040 w_ioc[2]
.sym 14042 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 14043 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 14045 spi_if_ins.w_rx_data[1]
.sym 14047 w_ioc[4]
.sym 14050 spi_if_ins.w_rx_data[2]
.sym 14056 w_ioc[3]
.sym 14057 w_ioc[2]
.sym 14058 w_ioc[4]
.sym 14064 spi_if_ins.w_rx_data[0]
.sym 14068 spi_if_ins.w_rx_data[1]
.sym 14074 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 14081 spi_if_ins.w_rx_data[3]
.sym 14085 w_ioc[3]
.sym 14086 w_ioc[1]
.sym 14087 w_ioc[4]
.sym 14088 w_ioc[2]
.sym 14092 spi_if_ins.w_rx_data[4]
.sym 14095 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 14096 r_counter[0]_$glb_clk
.sym 14098 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 14099 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 14100 io_ctrl_ins.rf_pin_state[1]
.sym 14101 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14102 io_ctrl_ins.rf_pin_state[7]
.sym 14103 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 14104 io_ctrl_ins.rf_pin_state[2]
.sym 14105 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 14112 w_rx_data[0]
.sym 14113 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 14114 w_rx_data[4]
.sym 14122 i_config[1]$SB_IO_IN
.sym 14133 w_tx_data_smi
.sym 14140 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 14141 i_button_SB_LUT4_I3_I2[2]
.sym 14142 w_cs[3]
.sym 14143 w_cs[0]
.sym 14144 w_cs[2]
.sym 14150 w_ioc[1]
.sym 14151 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 14152 w_tx_data_io[5]
.sym 14155 w_tx_data_io[1]
.sym 14157 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 14159 w_tx_data_io[2]
.sym 14160 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 14166 w_cs[1]
.sym 14168 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 14169 w_tx_data_io[3]
.sym 14173 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 14174 w_tx_data_io[2]
.sym 14175 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 14178 w_tx_data_io[3]
.sym 14180 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 14184 w_cs[0]
.sym 14185 w_cs[3]
.sym 14186 w_cs[1]
.sym 14187 w_cs[2]
.sym 14192 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 14193 w_tx_data_io[1]
.sym 14196 w_tx_data_io[5]
.sym 14197 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 14199 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 14202 w_cs[2]
.sym 14203 w_cs[1]
.sym 14204 w_cs[3]
.sym 14205 w_cs[0]
.sym 14214 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 14215 i_button_SB_LUT4_I3_I2[2]
.sym 14217 w_ioc[1]
.sym 14218 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 14219 i_glob_clock$SB_IO_IN_$glb_clk
.sym 14220 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 14221 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 14222 w_tx_data_io[0]
.sym 14224 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 14225 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 14226 w_tx_data_io[4]
.sym 14227 w_tx_data_io[3]
.sym 14233 io_ctrl_ins.mixer_en_state
.sym 14235 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 14236 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14238 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 14239 w_rx_data[1]
.sym 14244 io_ctrl_ins.rf_pin_state[1]
.sym 14269 w_rx_data[1]
.sym 14273 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 14275 w_rx_data[3]
.sym 14309 w_rx_data[3]
.sym 14337 w_rx_data[1]
.sym 14341 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 14342 r_counter[0]_$glb_clk
.sym 14355 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 14360 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 14365 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 14368 io_ctrl_ins.pmod_dir_state[0]
.sym 14370 io_ctrl_ins.pmod_dir_state[4]
.sym 14373 i_button_SB_LUT4_I3_I2[2]
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14401 o_ldo_2v8_en$SB_IO_OUT
.sym 14418 i_sck$SB_IO_IN
.sym 14440 i_sck$SB_IO_IN
.sym 14587 int_miso
.sym 14995 io_pmod[4]$SB_IO_OUT
.sym 15110 w_tx_data_io[0]
.sym 15129 i_sck$SB_IO_IN
.sym 15349 spi_if_ins.spi.SCKr[0]
.sym 15362 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 15363 io_pmod[3]$SB_IO_OUT
.sym 15469 spi_if_ins.spi.SCKr[1]
.sym 15470 spi_if_ins.spi.SCKr[2]
.sym 15471 i_ss_SB_LUT4_I3_O
.sym 15495 spi_if_ins.w_rx_data[2]
.sym 15499 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15515 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15523 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15528 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15529 spi_if_ins.r_tx_byte[7]
.sym 15534 spi_if_ins.spi.SCKr[1]
.sym 15535 spi_if_ins.spi.SCKr[2]
.sym 15537 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15545 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15567 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15568 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15569 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15570 spi_if_ins.r_tx_byte[7]
.sym 15585 spi_if_ins.spi.SCKr[1]
.sym 15586 spi_if_ins.spi.SCKr[2]
.sym 15588 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15589 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15590 r_counter[0]_$glb_clk
.sym 15595 i_ss_SB_LUT4_I3_O
.sym 15599 spi_if_ins.w_rx_data[2]
.sym 15615 i_ss_SB_LUT4_I3_O
.sym 15618 i_ss$SB_IO_IN
.sym 15633 spi_if_ins.spi.SCKr[1]
.sym 15634 spi_if_ins.spi.SCKr[2]
.sym 15636 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15637 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 15639 spi_if_ins.spi.r_tx_byte[5]
.sym 15640 spi_if_ins.spi.r_tx_byte[1]
.sym 15642 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 15644 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15646 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15651 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15656 spi_if_ins.spi.r_tx_bit_count[0]
.sym 15660 $PACKER_VCC_NET
.sym 15665 $nextpnr_ICESTORM_LC_2$O
.sym 15667 spi_if_ins.spi.r_tx_bit_count[0]
.sym 15671 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 15673 $PACKER_VCC_NET
.sym 15674 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15678 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15680 $PACKER_VCC_NET
.sym 15681 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 15684 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15685 $PACKER_VCC_NET
.sym 15686 spi_if_ins.spi.r_tx_bit_count[0]
.sym 15690 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15691 spi_if_ins.spi.r_tx_bit_count[0]
.sym 15692 spi_if_ins.spi.r_tx_byte[5]
.sym 15693 spi_if_ins.spi.r_tx_byte[1]
.sym 15696 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15697 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 15699 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 15702 spi_if_ins.spi.SCKr[1]
.sym 15703 spi_if_ins.spi.SCKr[2]
.sym 15704 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15705 spi_if_ins.spi.r_tx_bit_count[0]
.sym 15708 spi_if_ins.spi.r_tx_bit_count[0]
.sym 15712 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15713 r_counter[0]_$glb_clk
.sym 15714 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15715 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 15718 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 15719 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15720 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 15721 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15722 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 15740 i_config[3]$SB_IO_IN
.sym 15746 $PACKER_VCC_NET
.sym 15749 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 15758 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15761 spi_if_ins.r_tx_byte[5]
.sym 15762 spi_if_ins.r_tx_byte[4]
.sym 15763 spi_if_ins.spi.r_tx_bit_count[0]
.sym 15764 spi_if_ins.r_tx_byte[6]
.sym 15766 spi_if_ins.r_tx_byte[0]
.sym 15767 spi_if_ins.r_tx_byte[2]
.sym 15768 spi_if_ins.spi.r_tx_byte[6]
.sym 15769 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15771 spi_if_ins.spi.r_tx_bit_count[0]
.sym 15779 spi_if_ins.spi.r_tx_byte[0]
.sym 15782 spi_if_ins.spi.r_tx_byte[4]
.sym 15783 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15785 spi_if_ins.spi.r_tx_byte[2]
.sym 15789 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15790 spi_if_ins.spi.r_tx_byte[6]
.sym 15791 spi_if_ins.spi.r_tx_byte[2]
.sym 15792 spi_if_ins.spi.r_tx_bit_count[0]
.sym 15795 spi_if_ins.spi.r_tx_byte[0]
.sym 15796 spi_if_ins.spi.r_tx_bit_count[0]
.sym 15797 spi_if_ins.spi.r_tx_byte[4]
.sym 15798 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15803 spi_if_ins.r_tx_byte[4]
.sym 15814 spi_if_ins.r_tx_byte[6]
.sym 15820 spi_if_ins.r_tx_byte[2]
.sym 15826 spi_if_ins.r_tx_byte[5]
.sym 15831 spi_if_ins.r_tx_byte[0]
.sym 15835 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15836 r_counter[0]_$glb_clk
.sym 15837 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15838 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15839 w_tx_data_io[7]
.sym 15840 w_tx_data_io[5]
.sym 15841 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15844 w_tx_data_io[6]
.sym 15863 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 15864 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15865 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 15866 spi_if_ins.w_rx_data[1]
.sym 15867 spi_if_ins.w_rx_data[6]
.sym 15869 spi_if_ins.w_rx_data[5]
.sym 15870 i_button$SB_IO_IN
.sym 15871 i_button_SB_LUT4_I3_O[3]
.sym 15879 spi_if_ins.w_rx_data[6]
.sym 15880 spi_if_ins.w_rx_data[5]
.sym 15881 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15884 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 15885 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15886 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 15887 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 15891 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15915 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 15920 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15927 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 15931 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15943 spi_if_ins.w_rx_data[6]
.sym 15944 spi_if_ins.w_rx_data[5]
.sym 15951 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 15958 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15959 i_sck$SB_IO_IN_$glb_clk
.sym 15961 spi_if_ins.w_rx_data[1]
.sym 15962 spi_if_ins.w_rx_data[0]
.sym 15963 i_button_SB_LUT4_I3_O[2]
.sym 15967 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 15968 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15980 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15982 w_tx_data_io[7]
.sym 15985 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 15987 spi_if_ins.w_rx_data[2]
.sym 15991 w_rx_data[0]
.sym 15993 w_tx_data_io[6]
.sym 15995 w_rx_data[2]
.sym 16004 spi_if_ins.spi.r_rx_byte[7]
.sym 16005 spi_if_ins.spi.r_rx_byte[5]
.sym 16008 spi_if_ins.spi.r_rx_byte[4]
.sym 16010 spi_if_ins.spi.r_rx_byte[3]
.sym 16011 spi_if_ins.spi.r_rx_byte[6]
.sym 16013 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16018 w_cs[1]
.sym 16019 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 16022 w_cs[0]
.sym 16025 w_cs[3]
.sym 16026 w_cs[1]
.sym 16027 w_tx_data_io[0]
.sym 16028 i_button_SB_LUT4_I3_I2[2]
.sym 16029 w_ioc[1]
.sym 16030 w_cs[2]
.sym 16033 w_cs[3]
.sym 16037 spi_if_ins.spi.r_rx_byte[6]
.sym 16043 spi_if_ins.spi.r_rx_byte[5]
.sym 16047 w_cs[3]
.sym 16048 w_cs[1]
.sym 16049 w_tx_data_io[0]
.sym 16050 w_cs[2]
.sym 16053 i_button_SB_LUT4_I3_I2[2]
.sym 16055 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 16056 w_ioc[1]
.sym 16059 w_cs[0]
.sym 16060 w_cs[2]
.sym 16061 w_cs[1]
.sym 16062 w_cs[3]
.sym 16065 spi_if_ins.spi.r_rx_byte[3]
.sym 16073 spi_if_ins.spi.r_rx_byte[4]
.sym 16078 spi_if_ins.spi.r_rx_byte[7]
.sym 16081 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16082 r_counter[0]_$glb_clk
.sym 16084 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 16085 w_rx_data[0]
.sym 16087 w_rx_data[2]
.sym 16088 i_button_SB_LUT4_I3_O[3]
.sym 16089 w_rx_data[4]
.sym 16090 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 16102 w_cs[1]
.sym 16110 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 16114 io_ctrl_ins.rf_mode[2]
.sym 16118 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 16125 w_ioc[2]
.sym 16127 w_tx_data_smi_SB_LUT4_I0_I3[3]
.sym 16128 w_ioc[1]
.sym 16129 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 16130 w_ioc[3]
.sym 16132 w_cs[3]
.sym 16134 w_cs[2]
.sym 16136 w_cs[1]
.sym 16137 w_cs[0]
.sym 16139 i_button_SB_LUT4_I3_I2[3]
.sym 16140 w_ioc[4]
.sym 16143 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 16145 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 16146 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 16148 w_tx_data_smi
.sym 16151 w_tx_data_io[4]
.sym 16153 w_tx_data_io[6]
.sym 16154 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 16156 w_tx_data_io[7]
.sym 16158 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 16161 w_tx_data_io[4]
.sym 16164 i_button_SB_LUT4_I3_I2[3]
.sym 16165 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 16170 w_tx_data_smi_SB_LUT4_I0_I3[3]
.sym 16171 w_cs[0]
.sym 16172 w_cs[2]
.sym 16173 w_tx_data_smi
.sym 16182 w_cs[1]
.sym 16183 w_cs[0]
.sym 16184 w_cs[2]
.sym 16185 w_cs[3]
.sym 16188 w_ioc[1]
.sym 16189 w_ioc[2]
.sym 16190 w_ioc[3]
.sym 16191 w_ioc[4]
.sym 16194 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 16197 w_tx_data_io[6]
.sym 16200 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 16201 w_tx_data_io[7]
.sym 16203 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 16204 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 16205 i_glob_clock$SB_IO_IN_$glb_clk
.sym 16206 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 16207 io_ctrl_ins.debug_mode[0]
.sym 16208 io_ctrl_ins.rf_mode[2]
.sym 16209 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16210 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16211 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16212 io_ctrl_ins.rf_mode[0]
.sym 16213 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16222 w_rx_data[2]
.sym 16224 w_cs[1]
.sym 16232 i_config[3]$SB_IO_IN
.sym 16237 w_rx_data[4]
.sym 16239 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 16249 w_rx_data[1]
.sym 16253 io_ctrl_ins.mixer_en_state
.sym 16255 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 16257 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 16259 w_rx_data[2]
.sym 16261 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 16263 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 16265 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 16267 w_ioc[1]
.sym 16268 io_ctrl_ins.o_pmod[0]
.sym 16272 io_ctrl_ins.debug_mode[0]
.sym 16273 w_rx_data[7]
.sym 16274 i_button_SB_LUT4_I3_I2[2]
.sym 16275 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16279 io_ctrl_ins.debug_mode[1]
.sym 16281 io_ctrl_ins.o_pmod[0]
.sym 16282 i_button_SB_LUT4_I3_I2[2]
.sym 16283 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 16284 io_ctrl_ins.mixer_en_state
.sym 16287 w_ioc[1]
.sym 16289 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 16290 io_ctrl_ins.debug_mode[1]
.sym 16294 w_rx_data[1]
.sym 16299 io_ctrl_ins.debug_mode[0]
.sym 16300 io_ctrl_ins.debug_mode[1]
.sym 16305 w_rx_data[7]
.sym 16312 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 16313 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 16317 w_rx_data[2]
.sym 16325 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 16326 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 16327 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16328 r_counter[0]_$glb_clk
.sym 16331 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16333 io_ctrl_ins.o_pmod[6]
.sym 16334 io_ctrl_ins.o_pmod[3]
.sym 16335 io_ctrl_ins.o_pmod[5]
.sym 16336 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16337 io_ctrl_ins.o_pmod[4]
.sym 16344 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16346 i_button_SB_LUT4_I3_I2[2]
.sym 16349 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16355 i_config[0]$SB_IO_IN
.sym 16359 io_ctrl_ins.rf_pin_state[7]
.sym 16362 i_button$SB_IO_IN
.sym 16371 o_led0$SB_IO_OUT
.sym 16372 io_ctrl_ins.rf_mode[2]
.sym 16373 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16375 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16376 i_button_SB_LUT4_I3_I2[3]
.sym 16379 io_ctrl_ins.debug_mode[0]
.sym 16380 io_ctrl_ins.rf_mode[2]
.sym 16381 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16383 i_config[1]$SB_IO_IN
.sym 16384 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16386 io_ctrl_ins.debug_mode[1]
.sym 16387 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 16389 io_ctrl_ins.pmod_dir_state[4]
.sym 16393 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16394 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 16395 io_ctrl_ins.pmod_dir_state[0]
.sym 16396 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16398 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16399 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 16400 i_button_SB_LUT4_I3_I2[2]
.sym 16402 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 16404 i_button_SB_LUT4_I3_I2[2]
.sym 16405 io_ctrl_ins.pmod_dir_state[0]
.sym 16406 o_led0$SB_IO_OUT
.sym 16407 i_button_SB_LUT4_I3_I2[3]
.sym 16410 io_ctrl_ins.debug_mode[0]
.sym 16411 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 16412 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 16413 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 16422 io_ctrl_ins.debug_mode[0]
.sym 16423 io_ctrl_ins.rf_mode[2]
.sym 16424 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16425 io_ctrl_ins.debug_mode[1]
.sym 16428 i_button_SB_LUT4_I3_I2[2]
.sym 16429 i_config[1]$SB_IO_IN
.sym 16430 io_ctrl_ins.pmod_dir_state[4]
.sym 16431 i_button_SB_LUT4_I3_I2[3]
.sym 16434 io_ctrl_ins.rf_mode[2]
.sym 16435 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16436 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 16437 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16440 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16441 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16442 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16443 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 16450 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16451 r_counter[0]_$glb_clk
.sym 16452 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16461 o_led0$SB_IO_OUT
.sym 16464 i_button_SB_LUT4_I3_I2[3]
.sym 16523 i_config[1]$SB_IO_IN
.sym 17100 i_sck$SB_IO_IN
.sym 17333 spi_if_ins.spi.r2_rx_done
.sym 17338 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17339 spi_if_ins.spi.r3_rx_done
.sym 17357 i_ss$SB_IO_IN
.sym 17361 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17458 spi_if_ins.spi.r_rx_done
.sym 17468 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17480 i_ss$SB_IO_IN
.sym 17481 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17500 i_sck$SB_IO_IN
.sym 17548 i_sck$SB_IO_IN
.sym 17576 r_counter[0]_$glb_clk
.sym 17580 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17582 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17583 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17585 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17601 i_ss$SB_IO_IN
.sym 17603 i_ss$SB_IO_IN
.sym 17622 spi_if_ins.spi.SCKr[0]
.sym 17627 i_ss$SB_IO_IN
.sym 17635 spi_if_ins.spi.SCKr[1]
.sym 17655 spi_if_ins.spi.SCKr[0]
.sym 17659 spi_if_ins.spi.SCKr[1]
.sym 17667 i_ss$SB_IO_IN
.sym 17699 r_counter[0]_$glb_clk
.sym 17707 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17711 io_ctrl_ins.o_pmod[5]
.sym 17731 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17744 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17752 i_ss_SB_LUT4_I3_O
.sym 17759 spi_if_ins.spi.r_rx_byte[2]
.sym 17793 i_ss_SB_LUT4_I3_O
.sym 17819 spi_if_ins.spi.r_rx_byte[2]
.sym 17821 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17822 r_counter[0]_$glb_clk
.sym 17825 spi_if_ins.spi.r_rx_byte[2]
.sym 17849 i_button_SB_LUT4_I3_O[1]
.sym 17853 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17856 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 17858 i_button_SB_LUT4_I3_O[0]
.sym 17859 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17868 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17869 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17870 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17871 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17876 i_ss_SB_LUT4_I3_O
.sym 17881 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17884 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17899 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17916 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17924 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17929 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17935 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17943 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17944 i_ss_SB_LUT4_I3_O
.sym 17945 i_sck$SB_IO_IN_$glb_clk
.sym 17951 io_ctrl_ins.pmod_dir_state[3]
.sym 17964 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17971 i_button_SB_LUT4_I3_I2[3]
.sym 17976 i_config[2]$SB_IO_IN
.sym 17978 spi_if_ins.w_rx_data[0]
.sym 17979 i_button_SB_LUT4_I3_I2[2]
.sym 17982 w_rx_data[3]
.sym 17990 i_button_SB_LUT4_I3_O[2]
.sym 17992 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 17994 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 17996 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17999 i_ss$SB_IO_IN
.sym 18001 i_config[3]$SB_IO_IN
.sym 18002 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 18003 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 18004 i_button_SB_LUT4_I3_O[3]
.sym 18008 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 18009 i_button_SB_LUT4_I3_O[1]
.sym 18012 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 18015 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 18016 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 18018 i_button_SB_LUT4_I3_O[0]
.sym 18021 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 18023 i_ss$SB_IO_IN
.sym 18027 i_button_SB_LUT4_I3_O[0]
.sym 18028 i_button_SB_LUT4_I3_O[3]
.sym 18029 i_button_SB_LUT4_I3_O[1]
.sym 18030 i_button_SB_LUT4_I3_O[2]
.sym 18033 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 18036 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 18041 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 18057 i_config[3]$SB_IO_IN
.sym 18058 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 18059 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 18060 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 18067 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 18068 r_counter[0]_$glb_clk
.sym 18069 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 18072 spi_if_ins.spi.r_rx_byte[0]
.sym 18076 spi_if_ins.spi.r_rx_byte[1]
.sym 18088 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 18090 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 18095 w_tx_data_io[5]
.sym 18098 io_ctrl_ins.pmod_dir_state[3]
.sym 18105 io_ctrl_ins.o_pmod[7]
.sym 18114 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 18120 w_cs[1]
.sym 18123 i_button$SB_IO_IN
.sym 18127 w_fetch
.sym 18128 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 18129 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18131 i_button_SB_LUT4_I3_I2[3]
.sym 18133 spi_if_ins.spi.r_rx_byte[1]
.sym 18136 i_config[2]$SB_IO_IN
.sym 18137 spi_if_ins.spi.r_rx_byte[0]
.sym 18139 i_button_SB_LUT4_I3_I2[2]
.sym 18141 io_ctrl_ins.pmod_dir_state[5]
.sym 18146 spi_if_ins.spi.r_rx_byte[1]
.sym 18152 spi_if_ins.spi.r_rx_byte[0]
.sym 18156 i_button_SB_LUT4_I3_I2[3]
.sym 18157 i_button_SB_LUT4_I3_I2[2]
.sym 18159 i_button$SB_IO_IN
.sym 18180 i_button_SB_LUT4_I3_I2[3]
.sym 18181 i_button_SB_LUT4_I3_I2[2]
.sym 18182 i_config[2]$SB_IO_IN
.sym 18183 io_ctrl_ins.pmod_dir_state[5]
.sym 18186 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 18187 w_fetch
.sym 18188 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 18189 w_cs[1]
.sym 18190 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18191 r_counter[0]_$glb_clk
.sym 18194 o_rx_h_tx_l$SB_IO_OUT
.sym 18195 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18196 o_tr_vc1$SB_IO_OUT
.sym 18198 o_tr_vc2$SB_IO_OUT
.sym 18199 io_ctrl_ins.mixer_en_state
.sym 18200 o_tr_vc1_b$SB_IO_OUT
.sym 18216 $PACKER_VCC_NET
.sym 18217 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 18219 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18223 io_ctrl_ins.o_pmod[6]
.sym 18227 w_rx_data[0]
.sym 18235 spi_if_ins.w_rx_data[0]
.sym 18239 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 18241 io_ctrl_ins.o_pmod[6]
.sym 18248 spi_if_ins.w_rx_data[2]
.sym 18251 o_rx_h_tx_l$SB_IO_OUT
.sym 18252 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18253 o_tr_vc1$SB_IO_OUT
.sym 18254 i_button_SB_LUT4_I3_I2[2]
.sym 18256 io_ctrl_ins.o_pmod[5]
.sym 18261 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 18264 spi_if_ins.w_rx_data[4]
.sym 18265 io_ctrl_ins.o_pmod[7]
.sym 18267 io_ctrl_ins.o_pmod[5]
.sym 18268 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 18269 i_button_SB_LUT4_I3_I2[2]
.sym 18270 o_tr_vc1$SB_IO_OUT
.sym 18273 spi_if_ins.w_rx_data[0]
.sym 18287 spi_if_ins.w_rx_data[2]
.sym 18291 io_ctrl_ins.o_pmod[7]
.sym 18292 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 18293 i_button_SB_LUT4_I3_I2[2]
.sym 18294 o_rx_h_tx_l$SB_IO_OUT
.sym 18297 spi_if_ins.w_rx_data[4]
.sym 18303 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18304 io_ctrl_ins.o_pmod[6]
.sym 18305 i_button_SB_LUT4_I3_I2[2]
.sym 18306 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 18313 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 18314 r_counter[0]_$glb_clk
.sym 18316 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18317 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18319 io_ctrl_ins.rf_pin_state[4]
.sym 18321 io_ctrl_ins.rf_pin_state[3]
.sym 18322 io_ctrl_ins.rf_pin_state[6]
.sym 18323 io_ctrl_ins.rf_pin_state[0]
.sym 18337 o_rx_h_tx_l$SB_IO_OUT
.sym 18339 io_ctrl_ins.rf_pin_state[7]
.sym 18340 o_led1$SB_IO_OUT
.sym 18350 o_tr_vc1_b$SB_IO_OUT
.sym 18360 w_rx_data[2]
.sym 18362 o_tr_vc2$SB_IO_OUT
.sym 18364 i_button_SB_LUT4_I3_I2[2]
.sym 18365 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18366 w_rx_data[0]
.sym 18368 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18369 io_ctrl_ins.o_pmod[3]
.sym 18370 w_rx_data[4]
.sym 18372 i_button_SB_LUT4_I3_I2[2]
.sym 18377 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 18378 io_ctrl_ins.rf_mode[0]
.sym 18382 io_ctrl_ins.rf_mode[2]
.sym 18384 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 18386 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 18390 w_rx_data[0]
.sym 18399 w_rx_data[4]
.sym 18402 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 18403 io_ctrl_ins.o_pmod[3]
.sym 18404 i_button_SB_LUT4_I3_I2[2]
.sym 18405 o_tr_vc2$SB_IO_OUT
.sym 18408 i_button_SB_LUT4_I3_I2[2]
.sym 18409 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 18411 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 18414 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 18416 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 18417 i_button_SB_LUT4_I3_I2[2]
.sym 18422 w_rx_data[2]
.sym 18426 io_ctrl_ins.rf_mode[2]
.sym 18427 io_ctrl_ins.rf_mode[0]
.sym 18428 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18429 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18436 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 18437 r_counter[0]_$glb_clk
.sym 18442 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 18443 o_led0$SB_IO_OUT
.sym 18463 i_config[2]$SB_IO_IN
.sym 18465 w_rx_data[5]
.sym 18466 i_button_SB_LUT4_I3_I2[2]
.sym 18471 w_rx_data[3]
.sym 18472 w_rx_data[6]
.sym 18474 w_rx_data[5]
.sym 18481 w_rx_data[5]
.sym 18482 w_rx_data[4]
.sym 18483 w_rx_data[6]
.sym 18486 i_button_SB_LUT4_I3_I2[3]
.sym 18490 i_button_SB_LUT4_I3_I2[2]
.sym 18491 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 18497 w_rx_data[3]
.sym 18500 io_ctrl_ins.pmod_dir_state[3]
.sym 18504 i_config[0]$SB_IO_IN
.sym 18507 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 18510 o_tr_vc1_b$SB_IO_OUT
.sym 18511 io_ctrl_ins.o_pmod[4]
.sym 18519 o_tr_vc1_b$SB_IO_OUT
.sym 18520 io_ctrl_ins.o_pmod[4]
.sym 18521 i_button_SB_LUT4_I3_I2[2]
.sym 18522 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 18531 w_rx_data[6]
.sym 18538 w_rx_data[3]
.sym 18543 w_rx_data[5]
.sym 18549 io_ctrl_ins.pmod_dir_state[3]
.sym 18550 i_button_SB_LUT4_I3_I2[2]
.sym 18551 i_button_SB_LUT4_I3_I2[3]
.sym 18552 i_config[0]$SB_IO_IN
.sym 18556 w_rx_data[4]
.sym 18559 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 18560 r_counter[0]_$glb_clk
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18582 io_ctrl_ins.pmod_dir_state[3]
.sym 18633 i_config[0]$SB_IO_IN
.sym 19329 i_ss$SB_IO_IN
.sym 19452 i_ss$SB_IO_IN
.sym 19468 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19492 spi_if_ins.spi.r_rx_done
.sym 19506 spi_if_ins.spi.r2_rx_done
.sym 19512 spi_if_ins.spi.r3_rx_done
.sym 19521 spi_if_ins.spi.r_rx_done
.sym 19550 spi_if_ins.spi.r3_rx_done
.sym 19552 spi_if_ins.spi.r2_rx_done
.sym 19559 spi_if_ins.spi.r2_rx_done
.sym 19561 r_counter[0]_$glb_clk
.sym 19575 i_ss$SB_IO_IN
.sym 19608 i_ss$SB_IO_IN
.sym 19617 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19631 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19656 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19683 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19684 i_sck$SB_IO_IN_$glb_clk
.sym 19685 i_ss$SB_IO_IN
.sym 19729 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19731 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19740 i_ss$SB_IO_IN
.sym 19741 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19759 $nextpnr_ICESTORM_LC_1$O
.sym 19761 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19765 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19767 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19772 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19775 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19784 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19787 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19791 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19792 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19793 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19803 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19804 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19805 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19807 i_sck$SB_IO_IN_$glb_clk
.sym 19808 i_ss$SB_IO_IN
.sym 19821 i_ss$SB_IO_IN
.sym 19823 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19863 i_ss$SB_IO_IN
.sym 19872 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19919 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19930 i_sck$SB_IO_IN_$glb_clk
.sym 19931 i_ss$SB_IO_IN
.sym 19956 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19976 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 20000 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 20012 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 20052 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 20053 i_sck$SB_IO_IN_$glb_clk
.sym 20085 i_mosi$SB_IO_IN
.sym 20107 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20122 w_rx_data[3]
.sym 20156 w_rx_data[3]
.sym 20175 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20176 r_counter[0]_$glb_clk
.sym 20203 io_ctrl_ins.mixer_en_state
.sym 20205 o_tr_vc1_b$SB_IO_OUT
.sym 20206 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20211 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20212 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 20219 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 20221 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 20245 i_mosi$SB_IO_IN
.sym 20265 i_mosi$SB_IO_IN
.sym 20288 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 20298 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 20299 i_sck$SB_IO_IN_$glb_clk
.sym 20315 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 20328 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20344 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20346 io_ctrl_ins.rf_pin_state[7]
.sym 20348 io_ctrl_ins.rf_pin_state[6]
.sym 20349 io_ctrl_ins.rf_pin_state[0]
.sym 20350 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20351 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20353 io_ctrl_ins.rf_pin_state[4]
.sym 20355 io_ctrl_ins.rf_pin_state[3]
.sym 20359 io_ctrl_ins.rf_mode[2]
.sym 20366 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20367 io_ctrl_ins.rf_mode[2]
.sym 20369 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20372 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20381 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20383 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20384 io_ctrl_ins.rf_pin_state[7]
.sym 20388 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20389 io_ctrl_ins.rf_pin_state[6]
.sym 20390 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20393 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20394 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20395 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20396 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20405 io_ctrl_ins.rf_mode[2]
.sym 20406 io_ctrl_ins.rf_pin_state[3]
.sym 20407 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20408 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20411 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20412 io_ctrl_ins.rf_pin_state[0]
.sym 20413 io_ctrl_ins.rf_mode[2]
.sym 20414 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20417 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20418 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20419 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20420 io_ctrl_ins.rf_pin_state[4]
.sym 20421 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20422 r_counter[0]_$glb_clk
.sym 20438 o_tr_vc2$SB_IO_OUT
.sym 20444 o_tr_vc1$SB_IO_OUT
.sym 20466 io_ctrl_ins.rf_mode[2]
.sym 20476 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20478 io_ctrl_ins.rf_mode[0]
.sym 20485 w_rx_data[3]
.sym 20486 w_rx_data[4]
.sym 20487 w_rx_data[5]
.sym 20490 w_rx_data[0]
.sym 20494 w_rx_data[6]
.sym 20498 io_ctrl_ins.rf_mode[0]
.sym 20499 io_ctrl_ins.rf_mode[2]
.sym 20505 w_rx_data[5]
.sym 20516 w_rx_data[4]
.sym 20531 w_rx_data[3]
.sym 20536 w_rx_data[6]
.sym 20541 w_rx_data[0]
.sym 20544 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20545 r_counter[0]_$glb_clk
.sym 20591 w_rx_data[0]
.sym 20608 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 20615 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 20640 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 20648 w_rx_data[0]
.sym 20667 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 20668 r_counter[0]_$glb_clk
.sym 20672 i_config[0]$SB_IO_IN
.sym 20740 o_led1$SB_IO_OUT
.sym 20802 i_sck$SB_IO_IN
.sym 20804 i_ss$SB_IO_IN
.sym 20842 i_mosi$SB_IO_IN
.sym 20903 int_miso
.sym 20912 i_ss_SB_LUT4_I3_O
.sym 20935 i_mosi$SB_IO_IN
.sym 21048 i_ss_SB_LUT4_I3_O
.sym 21348 i_mosi$SB_IO_IN
.sym 21448 i_ss_SB_LUT4_I3_O
.sym 21542 io_pmod[4]$SB_IO_OUT
.sym 21747 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 21756 i_mosi$SB_IO_IN
.sym 21803 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 21843 i_mosi$SB_IO_IN
.sym 21857 i_ss_SB_LUT4_I3_O
.sym 21947 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 22356 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22362 o_tr_vc1_b$SB_IO_OUT
.sym 22454 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 22487 o_led1$SB_IO_OUT
.sym 22500 o_led1$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 i_ss_SB_LUT4_I3_O
.sym 22528 i_ss_SB_LUT4_I3_O
.sym 22529 int_miso
.sym 22574 i_mosi$SB_IO_IN
.sym 22576 i_ss$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22729 i_sck$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 23096 io_pmod[4]$SB_IO_OUT
.sym 23230 i_ss$SB_IO_IN
.sym 23324 io_pmod[5]$SB_IO_OUT
.sym 23326 io_pmod[6]$SB_IO_OUT
.sym 23461 io_pmod[3]$SB_IO_OUT
.sym 23463 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23591 $PACKER_GND_NET
.sym 23696 $PACKER_GND_NET
.sym 23719 $PACKER_GND_NET
.sym 23845 $PACKER_VCC_NET
.sym 23862 i_mosi$SB_IO_IN
.sym 23872 i_ss_SB_LUT4_I3_O
.sym 23907 i_mosi$SB_IO_IN
.sym 23933 i_ss_SB_LUT4_I3_O
.sym 23934 i_sck$SB_IO_IN_$glb_clk
.sym 23939 io_pmod[0]$SB_IO_OUT
.sym 24584 o_led0$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24618 o_led0$SB_IO_OUT
.sym 24677 i_ss$SB_IO_IN
.sym 25627 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25633 io_pmod[3]$SB_IO_OUT
.sym 25647 io_pmod[4]$SB_IO_OUT
.sym 25679 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25681 io_pmod[3]$SB_IO_OUT
.sym 25691 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25693 io_pmod[4]$SB_IO_OUT
.sym 25706 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]_$glb_ce
.sym 25707 io_pmod[0]$SB_IO_OUT
.sym 25708 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25718 $PACKER_GND_NET
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26038 $PACKER_VCC_NET
.sym 26401 io_pmod[0]$SB_IO_OUT
.sym 26409 io_pmod[0]$SB_IO_OUT
.sym 26455 io_pmod[0]$SB_IO_OUT
.sym 26498 $PACKER_GND_NET
.sym 26811 o_rx_h_tx_l$SB_IO_OUT
.sym 27247 i_ss$SB_IO_IN
.sym 27275 i_mosi$SB_IO_IN
.sym 27277 i_ss$SB_IO_IN
.sym 27305 $PACKER_GND_NET
.sym 27307 i_ss$SB_IO_IN
.sym 27310 io_pmod[4]$SB_IO_OUT
.sym 27321 io_pmod[4]$SB_IO_OUT
.sym 27367 i_ss$SB_IO_IN
.sym 27370 io_pmod[5]$SB_IO_OUT
.sym 27373 $PACKER_GND_NET
.sym 27390 io_pmod[5]$SB_IO_OUT
.sym 27391 $PACKER_GND_NET
.sym 27395 i_mosi$SB_IO_IN
.sym 27400 io_pmod[3]$SB_IO_OUT
.sym 27403 io_pmod[6]$SB_IO_OUT
.sym 27414 io_pmod[6]$SB_IO_OUT
.sym 27415 io_pmod[3]$SB_IO_OUT
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27459 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27460 $PACKER_VCC_NET
.sym 27474 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27478 $PACKER_VCC_NET
.sym 27515 o_rx_h_tx_l$SB_IO_OUT
.sym 27519 $PACKER_GND_NET
.sym 27522 $PACKER_GND_NET
.sym 27534 $PACKER_GND_NET
.sym 27542 $PACKER_GND_NET
.sym 27549 io_pmod[0]$SB_IO_OUT
.sym 27552 $PACKER_GND_NET
.sym 27569 io_pmod[0]$SB_IO_OUT
.sym 27570 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27593 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27621 o_tr_vc2$SB_IO_OUT
.sym 27625 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27642 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27648 o_tr_vc1_b$SB_IO_OUT
.sym 27908 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27909 w_rx_09_fifo_data[13]
.sym 27912 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27913 w_rx_09_fifo_data[14]
.sym 27916 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27917 w_rx_09_fifo_data[7]
.sym 27924 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27925 w_rx_09_fifo_data[11]
.sym 27936 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27937 w_rx_09_fifo_data[9]
.sym 27940 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27941 w_rx_09_fifo_data[0]
.sym 27944 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27945 w_rx_09_fifo_data[5]
.sym 27946 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 27947 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 27948 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 27949 w_lvds_rx_09_d1
.sym 27952 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27953 w_rx_09_fifo_data[3]
.sym 27958 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 27959 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 27960 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 27961 w_lvds_rx_09_d0
.sym 27968 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27969 w_rx_09_fifo_data[1]
.sym 27970 w_lvds_rx_09_d1
.sym 27971 w_lvds_rx_09_d0
.sym 27972 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 27973 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 27979 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 27980 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[0]
.sym 27981 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[1]
.sym 27982 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[1]
.sym 27983 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[0]
.sym 27984 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 27985 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 27986 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27987 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27988 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 27989 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 27992 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 27993 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 27994 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28000 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[0]
.sym 28001 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[1]
.sym 28003 lvds_rx_09_inst.r_phase_count[0]
.sym 28007 lvds_rx_09_inst.r_phase_count[1]
.sym 28008 $PACKER_VCC_NET
.sym 28010 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28011 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28012 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[2]
.sym 28013 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28014 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28015 lvds_rx_09_inst.r_phase_count[1]
.sym 28016 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[2]
.sym 28017 lvds_rx_09_inst.r_phase_count[0]
.sym 28020 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28021 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28024 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28025 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[1]
.sym 28029 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28033 w_lvds_rx_09_d1_SB_LUT4_I3_I0_SB_LUT4_O_I2[1]
.sym 28392 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28393 w_rx_09_fifo_data[20]
.sym 28396 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28397 w_rx_09_fifo_data[25]
.sym 28400 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28401 w_rx_09_fifo_data[21]
.sym 28404 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28405 w_rx_09_fifo_data[18]
.sym 28412 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28413 w_rx_09_fifo_data[22]
.sym 28416 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28417 w_rx_09_fifo_data[23]
.sym 28424 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28425 w_rx_09_fifo_data[19]
.sym 28428 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28429 w_rx_09_fifo_data[17]
.sym 28436 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28437 w_rx_09_fifo_data[12]
.sym 28440 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28441 w_rx_09_fifo_data[16]
.sym 28448 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28449 w_rx_09_fifo_data[15]
.sym 28452 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28453 w_rx_09_fifo_data[6]
.sym 28456 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 28457 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 28460 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28461 w_rx_09_fifo_data[2]
.sym 28464 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28465 w_rx_09_fifo_data[10]
.sym 28468 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28469 w_rx_09_fifo_data[4]
.sym 28476 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28477 w_rx_09_fifo_data[8]
.sym 28494 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 28512 w_lvds_rx_09_d1_SB_LUT4_I3_I0[1]
.sym 28513 w_lvds_rx_09_d1_SB_LUT4_I3_I0[2]
.sym 28928 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28929 w_rx_09_fifo_data[24]
.sym 29014 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 29018 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29019 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29020 spi_if_ins.state_if[0]
.sym 29021 spi_if_ins.state_if[1]
.sym 29023 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29024 spi_if_ins.state_if[1]
.sym 29025 spi_if_ins.state_if[0]
.sym 29052 spi_if_ins.state_if[0]
.sym 29053 spi_if_ins.state_if[1]
.sym 29078 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29079 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29080 spi_if_ins.state_if[0]
.sym 29081 spi_if_ins.state_if[1]
.sym 29086 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29090 $PACKER_VCC_NET
.sym 29158 io_ctrl_ins.o_pmod[2]
.sym 29159 o_shdn_tx_lna$SB_IO_OUT
.sym 29160 i_button_SB_LUT4_I3_I2[2]
.sym 29161 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 29162 i_button_SB_LUT4_I3_I2[2]
.sym 29163 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 29164 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[2]
.sym 29165 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[3]
.sym 29170 i_button_SB_LUT4_I3_I2[2]
.sym 29171 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 29172 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 29173 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 29482 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29508 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 29509 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29521 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 29524 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29525 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29526 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 29527 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 29528 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 29529 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29532 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29533 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 29535 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29536 spi_if_ins.state_if[0]
.sym 29537 spi_if_ins.state_if[1]
.sym 29542 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29543 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 29544 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29545 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29549 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29552 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29553 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 29555 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29556 spi_if_ins.state_if[0]
.sym 29557 spi_if_ins.state_if[1]
.sym 29558 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 29563 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29564 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29565 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29574 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29575 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29576 spi_if_ins.state_if[0]
.sym 29577 spi_if_ins.state_if[1]
.sym 29587 w_fetch
.sym 29588 w_cs[1]
.sym 29589 w_load
.sym 29600 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29601 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29604 i_button_SB_LUT4_I3_I2[3]
.sym 29605 i_button_SB_LUT4_I3_I2[2]
.sym 29606 w_rx_data[2]
.sym 29612 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 29613 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 29616 i_button_SB_LUT4_I3_I2[2]
.sym 29617 i_button_SB_LUT4_I3_I2[3]
.sym 29618 w_rx_data[1]
.sym 29625 w_cs[2]
.sym 29634 o_ldo_2v8_en$SB_IO_OUT
.sym 29635 i_button_SB_LUT4_I3_I2[1]
.sym 29636 i_button_SB_LUT4_I3_I2[2]
.sym 29637 i_button_SB_LUT4_I3_I2[3]
.sym 29638 o_led1$SB_IO_OUT
.sym 29639 io_ctrl_ins.pmod_dir_state[1]
.sym 29640 i_button_SB_LUT4_I3_I2[2]
.sym 29641 i_button_SB_LUT4_I3_I2[3]
.sym 29642 spi_if_ins.w_rx_data[3]
.sym 29646 spi_if_ins.w_rx_data[1]
.sym 29650 spi_if_ins.w_rx_data[6]
.sym 29654 spi_if_ins.w_rx_data[5]
.sym 29659 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29660 w_fetch
.sym 29661 w_cs[2]
.sym 29662 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 29666 w_rx_data[2]
.sym 29671 w_ioc[1]
.sym 29672 io_ctrl_ins.rf_mode[0]
.sym 29673 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 29674 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 29675 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 29676 w_cs[1]
.sym 29677 w_fetch
.sym 29678 io_ctrl_ins.o_pmod[1]
.sym 29679 o_shdn_rx_lna$SB_IO_OUT
.sym 29680 i_button_SB_LUT4_I3_I2[2]
.sym 29681 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 29686 w_rx_data[7]
.sym 29690 w_rx_data[0]
.sym 29694 w_rx_data[1]
.sym 29702 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 29703 io_ctrl_ins.rf_mode[2]
.sym 29704 io_ctrl_ins.rf_pin_state[2]
.sym 29705 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 29715 io_ctrl_ins.rf_pin_state[1]
.sym 29716 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 29717 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 29733 r_counter[0]
.sym 29965 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 29994 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30008 i_ss$SB_IO_IN
.sym 30009 spi_if_ins.r_tx_data_valid
.sym 30018 spi_if_ins.r_tx_byte[3]
.sym 30023 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30024 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30025 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30026 spi_if_ins.r_tx_byte[7]
.sym 30031 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 30032 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 30033 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30034 spi_if_ins.spi.r_tx_byte[3]
.sym 30035 spi_if_ins.spi.r_tx_byte[7]
.sym 30036 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30037 spi_if_ins.spi.r_tx_bit_count[0]
.sym 30046 spi_if_ins.r_tx_byte[1]
.sym 30050 r_tx_data[6]
.sym 30054 r_tx_data[7]
.sym 30058 r_tx_data[0]
.sym 30062 r_tx_data[2]
.sym 30066 r_tx_data[3]
.sym 30070 r_tx_data[5]
.sym 30074 r_tx_data[4]
.sym 30078 r_tx_data[1]
.sym 30084 spi_if_ins.w_rx_data[6]
.sym 30085 spi_if_ins.w_rx_data[5]
.sym 30088 i_button_SB_LUT4_I3_O[1]
.sym 30089 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 30093 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 30100 spi_if_ins.w_rx_data[5]
.sym 30101 spi_if_ins.w_rx_data[6]
.sym 30112 spi_if_ins.w_rx_data[5]
.sym 30113 spi_if_ins.w_rx_data[6]
.sym 30114 w_rx_data[0]
.sym 30118 w_rx_data[4]
.sym 30123 i_button_SB_LUT4_I3_I2[3]
.sym 30124 i_button_SB_LUT4_I3_I2[2]
.sym 30125 io_ctrl_ins.pmod_dir_state[6]
.sym 30126 w_rx_data[7]
.sym 30130 w_rx_data[1]
.sym 30134 w_rx_data[2]
.sym 30138 w_rx_data[6]
.sym 30142 w_rx_data[5]
.sym 30146 spi_if_ins.w_rx_data[2]
.sym 30151 w_ioc[2]
.sym 30152 w_ioc[4]
.sym 30153 w_ioc[3]
.sym 30154 spi_if_ins.w_rx_data[0]
.sym 30158 spi_if_ins.w_rx_data[1]
.sym 30162 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30166 spi_if_ins.w_rx_data[3]
.sym 30170 w_ioc[2]
.sym 30171 w_ioc[4]
.sym 30172 w_ioc[3]
.sym 30173 w_ioc[1]
.sym 30174 spi_if_ins.w_rx_data[4]
.sym 30179 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 30180 w_tx_data_io[2]
.sym 30181 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 30184 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 30185 w_tx_data_io[3]
.sym 30186 w_cs[2]
.sym 30187 w_cs[0]
.sym 30188 w_cs[1]
.sym 30189 w_cs[3]
.sym 30192 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 30193 w_tx_data_io[1]
.sym 30195 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 30196 w_tx_data_io[5]
.sym 30197 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 30198 w_cs[2]
.sym 30199 w_cs[0]
.sym 30200 w_cs[1]
.sym 30201 w_cs[3]
.sym 30207 w_ioc[1]
.sym 30208 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 30209 i_button_SB_LUT4_I3_I2[2]
.sym 30218 w_rx_data[3]
.sym 30238 w_rx_data[1]
.sym 30501 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30514 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30515 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30516 spi_if_ins.r_tx_byte[7]
.sym 30517 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30527 spi_if_ins.spi.SCKr[2]
.sym 30528 spi_if_ins.spi.SCKr[1]
.sym 30529 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30531 spi_if_ins.spi.r_tx_bit_count[0]
.sym 30535 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30536 $PACKER_VCC_NET
.sym 30539 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30540 $PACKER_VCC_NET
.sym 30541 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 30543 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30544 $PACKER_VCC_NET
.sym 30545 spi_if_ins.spi.r_tx_bit_count[0]
.sym 30546 spi_if_ins.spi.r_tx_byte[1]
.sym 30547 spi_if_ins.spi.r_tx_byte[5]
.sym 30548 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30549 spi_if_ins.spi.r_tx_bit_count[0]
.sym 30551 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 30552 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 30553 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30554 spi_if_ins.spi.SCKr[2]
.sym 30555 spi_if_ins.spi.r_tx_bit_count[0]
.sym 30556 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30557 spi_if_ins.spi.SCKr[1]
.sym 30561 spi_if_ins.spi.r_tx_bit_count[0]
.sym 30562 spi_if_ins.spi.r_tx_byte[2]
.sym 30563 spi_if_ins.spi.r_tx_byte[6]
.sym 30564 spi_if_ins.spi.r_tx_bit_count[0]
.sym 30565 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30566 spi_if_ins.spi.r_tx_byte[0]
.sym 30567 spi_if_ins.spi.r_tx_byte[4]
.sym 30568 spi_if_ins.spi.r_tx_bit_count[0]
.sym 30569 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30570 spi_if_ins.r_tx_byte[4]
.sym 30578 spi_if_ins.r_tx_byte[6]
.sym 30582 spi_if_ins.r_tx_byte[2]
.sym 30586 spi_if_ins.r_tx_byte[5]
.sym 30590 spi_if_ins.r_tx_byte[0]
.sym 30594 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30598 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30602 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30606 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30616 spi_if_ins.w_rx_data[5]
.sym 30617 spi_if_ins.w_rx_data[6]
.sym 30618 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30626 spi_if_ins.spi.r_rx_byte[6]
.sym 30630 spi_if_ins.spi.r_rx_byte[5]
.sym 30634 w_tx_data_io[0]
.sym 30635 w_cs[2]
.sym 30636 w_cs[3]
.sym 30637 w_cs[1]
.sym 30639 w_ioc[1]
.sym 30640 i_button_SB_LUT4_I3_I2[2]
.sym 30641 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 30642 w_cs[2]
.sym 30643 w_cs[1]
.sym 30644 w_cs[3]
.sym 30645 w_cs[0]
.sym 30646 spi_if_ins.spi.r_rx_byte[3]
.sym 30650 spi_if_ins.spi.r_rx_byte[4]
.sym 30654 spi_if_ins.spi.r_rx_byte[7]
.sym 30660 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 30661 w_tx_data_io[4]
.sym 30664 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 30665 i_button_SB_LUT4_I3_I2[3]
.sym 30666 w_tx_data_smi
.sym 30667 w_cs[2]
.sym 30668 w_cs[0]
.sym 30669 w_tx_data_smi_SB_LUT4_I0_I3[3]
.sym 30674 w_cs[2]
.sym 30675 w_cs[0]
.sym 30676 w_cs[3]
.sym 30677 w_cs[1]
.sym 30678 w_ioc[1]
.sym 30679 w_ioc[4]
.sym 30680 w_ioc[3]
.sym 30681 w_ioc[2]
.sym 30684 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 30685 w_tx_data_io[6]
.sym 30687 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 30688 w_tx_data_io[7]
.sym 30689 w_tx_data_smi_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 30690 io_ctrl_ins.o_pmod[0]
.sym 30691 io_ctrl_ins.mixer_en_state
.sym 30692 i_button_SB_LUT4_I3_I2[2]
.sym 30693 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 30695 w_ioc[1]
.sym 30696 io_ctrl_ins.debug_mode[1]
.sym 30697 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 30698 w_rx_data[1]
.sym 30704 io_ctrl_ins.debug_mode[0]
.sym 30705 io_ctrl_ins.debug_mode[1]
.sym 30706 w_rx_data[7]
.sym 30712 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 30713 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30714 w_rx_data[2]
.sym 30720 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 30721 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 30722 o_led0$SB_IO_OUT
.sym 30723 io_ctrl_ins.pmod_dir_state[0]
.sym 30724 i_button_SB_LUT4_I3_I2[2]
.sym 30725 i_button_SB_LUT4_I3_I2[3]
.sym 30726 io_ctrl_ins.debug_mode[0]
.sym 30727 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 30728 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 30729 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 30734 io_ctrl_ins.debug_mode[0]
.sym 30735 io_ctrl_ins.rf_mode[2]
.sym 30736 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30737 io_ctrl_ins.debug_mode[1]
.sym 30738 i_config[1]$SB_IO_IN
.sym 30739 io_ctrl_ins.pmod_dir_state[4]
.sym 30740 i_button_SB_LUT4_I3_I2[2]
.sym 30741 i_button_SB_LUT4_I3_I2[3]
.sym 30742 io_ctrl_ins.rf_mode[2]
.sym 30743 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 30744 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 30745 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 30746 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30747 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 30748 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 30749 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 30990 i_sck$SB_IO_IN
.sym 31010 spi_if_ins.spi.SCKr[0]
.sym 31014 spi_if_ins.spi.SCKr[1]
.sym 31021 i_ss$SB_IO_IN
.sym 31057 i_ss_SB_LUT4_I3_O
.sym 31070 spi_if_ins.spi.r_rx_byte[2]
.sym 31074 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31086 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31090 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31094 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31098 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31102 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31108 i_ss$SB_IO_IN
.sym 31109 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31110 i_button_SB_LUT4_I3_O[0]
.sym 31111 i_button_SB_LUT4_I3_O[1]
.sym 31112 i_button_SB_LUT4_I3_O[2]
.sym 31113 i_button_SB_LUT4_I3_O[3]
.sym 31116 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 31117 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 31121 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 31130 i_config[3]$SB_IO_IN
.sym 31131 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 31132 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 31133 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 31138 spi_if_ins.spi.r_rx_byte[1]
.sym 31142 spi_if_ins.spi.r_rx_byte[0]
.sym 31147 i_button_SB_LUT4_I3_I2[2]
.sym 31148 i_button_SB_LUT4_I3_I2[3]
.sym 31149 i_button$SB_IO_IN
.sym 31162 i_config[2]$SB_IO_IN
.sym 31163 io_ctrl_ins.pmod_dir_state[5]
.sym 31164 i_button_SB_LUT4_I3_I2[2]
.sym 31165 i_button_SB_LUT4_I3_I2[3]
.sym 31166 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 31167 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 31168 w_cs[1]
.sym 31169 w_fetch
.sym 31170 io_ctrl_ins.o_pmod[5]
.sym 31171 o_tr_vc1$SB_IO_OUT
.sym 31172 i_button_SB_LUT4_I3_I2[2]
.sym 31173 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 31174 spi_if_ins.w_rx_data[0]
.sym 31182 spi_if_ins.w_rx_data[2]
.sym 31186 io_ctrl_ins.o_pmod[7]
.sym 31187 o_rx_h_tx_l$SB_IO_OUT
.sym 31188 i_button_SB_LUT4_I3_I2[2]
.sym 31189 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 31190 spi_if_ins.w_rx_data[4]
.sym 31194 io_ctrl_ins.o_pmod[6]
.sym 31195 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31196 i_button_SB_LUT4_I3_I2[2]
.sym 31197 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 31202 w_rx_data[0]
.sym 31206 w_rx_data[4]
.sym 31210 io_ctrl_ins.o_pmod[3]
.sym 31211 o_tr_vc2$SB_IO_OUT
.sym 31212 i_button_SB_LUT4_I3_I2[2]
.sym 31213 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 31215 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 31216 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 31217 i_button_SB_LUT4_I3_I2[2]
.sym 31219 i_button_SB_LUT4_I3_I2[2]
.sym 31220 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
.sym 31221 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 31222 w_rx_data[2]
.sym 31226 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31227 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31228 io_ctrl_ins.rf_mode[0]
.sym 31229 io_ctrl_ins.rf_mode[2]
.sym 31238 io_ctrl_ins.o_pmod[4]
.sym 31239 o_tr_vc1_b$SB_IO_OUT
.sym 31240 i_button_SB_LUT4_I3_I2[2]
.sym 31241 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_I0[0]
.sym 31246 w_rx_data[6]
.sym 31250 w_rx_data[3]
.sym 31254 w_rx_data[5]
.sym 31258 i_config[0]$SB_IO_IN
.sym 31259 io_ctrl_ins.pmod_dir_state[3]
.sym 31260 i_button_SB_LUT4_I3_I2[2]
.sym 31261 i_button_SB_LUT4_I3_I2[3]
.sym 31262 w_rx_data[4]
.sym 31462 spi_if_ins.spi.r_rx_done
.sym 31484 spi_if_ins.spi.r3_rx_done
.sym 31485 spi_if_ins.spi.r2_rx_done
.sym 31486 spi_if_ins.spi.r2_rx_done
.sym 31502 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31523 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31528 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31532 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31533 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31540 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31541 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31543 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31544 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31545 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31551 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31552 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31553 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31581 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31590 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31634 w_rx_data[3]
.sym 31658 i_mosi$SB_IO_IN
.sym 31674 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31687 io_ctrl_ins.rf_pin_state[7]
.sym 31688 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31689 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31691 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31692 io_ctrl_ins.rf_pin_state[6]
.sym 31693 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31694 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31695 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31696 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31697 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31702 io_ctrl_ins.rf_pin_state[3]
.sym 31703 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31704 io_ctrl_ins.rf_mode[2]
.sym 31705 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31706 io_ctrl_ins.rf_pin_state[0]
.sym 31707 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31708 io_ctrl_ins.rf_mode[2]
.sym 31709 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31710 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31711 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31712 io_ctrl_ins.rf_pin_state[4]
.sym 31713 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31716 io_ctrl_ins.rf_mode[0]
.sym 31717 io_ctrl_ins.rf_mode[2]
.sym 31718 w_rx_data[5]
.sym 31726 w_rx_data[4]
.sym 31734 w_rx_data[3]
.sym 31738 w_rx_data[6]
.sym 31742 w_rx_data[0]
.sym 31761 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 31762 w_rx_data[0]
.sym 32110 i_mosi$SB_IO_IN
.sym 32496 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 32497 io_pmod[3]$SB_IO_OUT
.sym 32504 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 32505 io_pmod[4]$SB_IO_OUT
.sym 32657 io_pmod[0]$SB_IO_OUT
