Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr  3 10:38:52 2019
| Host         : DESKTOP-I4IGBI9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file textlcd_control_sets_placed.rpt
| Design       : textlcd
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              11 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------+--------------------------+------------------+----------------+
|    Clock Signal   |    Enable Signal    |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-------------------+---------------------+--------------------------+------------------+----------------+
|  lcdclk_IBUF_BUFG | lcd_en0             | count_lcdclk[10]_i_2_n_0 |                1 |              1 |
|  lcdclk_IBUF_BUFG | lcd_mode[3]_i_1_n_0 | count_lcdclk[10]_i_2_n_0 |                2 |              4 |
|  lcdclk_IBUF_BUFG | count_mode          | count_lcdclk[10]_i_2_n_0 |                2 |              6 |
|  lcdclk_IBUF_BUFG |                     | count_lcdclk[10]_i_2_n_0 |                4 |             11 |
+-------------------+---------------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 6      |                     1 |
| 11     |                     1 |
+--------+-----------------------+


