// Seed: 1897035131
module module_0 #(
    parameter id_15 = 32'd0,
    parameter id_23 = 32'd38
) (
    input  supply1 id_0,
    output uwire   id_1
);
  assign id_1 = -1;
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  _id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  _id_23  ,  id_24  ,  id_25  ;
  wire module_0[id_15  -  id_23 : 1];
  ;
  logic id_26;
  ;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1
    , id_12,
    input wor id_2,
    input supply1 id_3,
    input wor id_4
    , id_13,
    input uwire id_5,
    input wor id_6,
    input tri id_7,
    input wor id_8,
    input wor id_9,
    output tri1 id_10
);
  tri1 id_14 = 1 ? id_14 : 1;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  assign modCall_1.id_23 = 0;
  always @(posedge 1'b0) force id_12 = ~id_6;
endmodule
