

================================================================
== Vitis HLS Report for 'process_phase_Pipeline_VITIS_LOOP_44_1'
================================================================
* Date:           Fri Feb 27 17:36:35 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        ml_kem_pqc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.380 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      264|      264|  0.879 us|  0.879 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |      262|      262|         8|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     3|       -|       -|    -|
|Expression       |        -|     -|       0|      36|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      77|    -|
|Register         |        -|     -|     511|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     7|     511|     197|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_12ns_28_1_1_U18  |mul_16s_12ns_28_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_13ns_29_1_1_U17  |mul_16s_13ns_29_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_13s_16_1_1_U19   |mul_16s_13s_16_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_13s_16_1_1_U20   |mul_16s_13s_16_1_1   |        0|   1|  0|   5|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   4|  0|  20|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_13s_26s_29_4_1_U21  |mac_muladd_16s_13s_26s_29_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_13s_28s_29_4_1_U23  |mac_muladd_16s_13s_28s_29_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_13s_29s_29_4_1_U22  |mac_muladd_16s_13s_29s_29_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |i_fu_102_p2                  |         +|   0|  0|  15|           8|           1|
    |ap_predicate_pred190_state4  |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_118_p2          |      icmp|   0|  0|  15|           8|           2|
    |ap_block_pp0_stage0_01001    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|  36|          19|           7|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg            |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter4_result_1_in_in_reg_83  |   9|          2|   29|         58|
    |ap_phi_reg_pp0_iter7_result_1_in_in_reg_83  |  14|          3|   29|         87|
    |ap_sig_allocacmp_i1_load                    |   9|          2|    8|         16|
    |coeff_stream_blk_n                          |   9|          2|    1|          2|
    |i1_fu_60                                    |   9|          2|    8|         16|
    |result_stream_blk_n                         |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  77|         17|   78|        185|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |a_1_reg_260                                 |  28|   0|   28|          0|
    |a_2_reg_250                                 |  29|   0|   29|          0|
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_result_1_in_in_reg_83  |  29|   0|   29|          0|
    |ap_phi_reg_pp0_iter2_result_1_in_in_reg_83  |  29|   0|   29|          0|
    |ap_phi_reg_pp0_iter3_result_1_in_in_reg_83  |  29|   0|   29|          0|
    |ap_phi_reg_pp0_iter4_result_1_in_in_reg_83  |  29|   0|   29|          0|
    |ap_phi_reg_pp0_iter5_result_1_in_in_reg_83  |  29|   0|   29|          0|
    |ap_phi_reg_pp0_iter6_result_1_in_in_reg_83  |  29|   0|   29|          0|
    |ap_phi_reg_pp0_iter7_result_1_in_in_reg_83  |  29|   0|   29|          0|
    |ap_predicate_pred178_state7                 |   1|   0|    1|          0|
    |ap_predicate_pred184_state7                 |   1|   0|    1|          0|
    |ap_predicate_pred190_state4                 |   1|   0|    1|          0|
    |i1_fu_60                                    |   8|   0|    8|          0|
    |trunc_ln51_1_reg_255                        |  16|   0|   16|          0|
    |trunc_ln51_reg_265                          |  16|   0|   16|          0|
    |u_1_reg_275                                 |  16|   0|   16|          0|
    |u_2_reg_270                                 |  16|   0|   16|          0|
    |val_reg_234                                 |  16|   0|   16|          0|
    |val_reg_234_pp0_iter1_reg                   |  16|   0|   16|          0|
    |a_1_reg_260                                 |  64|  32|   28|          0|
    |a_2_reg_250                                 |  64|  32|   29|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 511|  64|  440|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  process_phase_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  process_phase_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  process_phase_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  process_phase_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  process_phase_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  process_phase_Pipeline_VITIS_LOOP_44_1|  return value|
|coeff_stream_dout             |   in|   16|     ap_fifo|                            coeff_stream|       pointer|
|coeff_stream_num_data_valid   |   in|    9|     ap_fifo|                            coeff_stream|       pointer|
|coeff_stream_fifo_cap         |   in|    9|     ap_fifo|                            coeff_stream|       pointer|
|coeff_stream_empty_n          |   in|    1|     ap_fifo|                            coeff_stream|       pointer|
|coeff_stream_read             |  out|    1|     ap_fifo|                            coeff_stream|       pointer|
|result_stream_din             |  out|   16|     ap_fifo|                           result_stream|       pointer|
|result_stream_num_data_valid  |   in|    9|     ap_fifo|                           result_stream|       pointer|
|result_stream_fifo_cap        |   in|    9|     ap_fifo|                           result_stream|       pointer|
|result_stream_full_n          |   in|    1|     ap_fifo|                           result_stream|       pointer|
|result_stream_write           |  out|    1|     ap_fifo|                           result_stream|       pointer|
|mode_1                        |   in|   32|     ap_none|                                  mode_1|        scalar|
+------------------------------+-----+-----+------------+----------------------------------------+--------------+

