-- generated by newgenasym Wed Sep 12 10:23:27 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity cn120p_v4 is
    port (    
	BMODE1:    INOUT  STD_LOGIC;    
	CLKOUT:    INOUT  STD_LOGIC;    
	EEPROM_A0: INOUT  STD_LOGIC;    
	GND1:      INOUT  STD_LOGIC;    
	GND10:     INOUT  STD_LOGIC;    
	GND11:     INOUT  STD_LOGIC;    
	GND12:     INOUT  STD_LOGIC;    
	GND13:     INOUT  STD_LOGIC;    
	GND14:     INOUT  STD_LOGIC;    
	GND15:     INOUT  STD_LOGIC;    
	GND16:     INOUT  STD_LOGIC;    
	GND17:     INOUT  STD_LOGIC;    
	GND18:     INOUT  STD_LOGIC;    
	GND19:     INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC;    
	GND20:     INOUT  STD_LOGIC;    
	GND21:     INOUT  STD_LOGIC;    
	GND22:     INOUT  STD_LOGIC;    
	GND23:     INOUT  STD_LOGIC;    
	GND24:     INOUT  STD_LOGIC;    
	GND3:      INOUT  STD_LOGIC;    
	GND4:      INOUT  STD_LOGIC;    
	GND5:      INOUT  STD_LOGIC;    
	GND6:      INOUT  STD_LOGIC;    
	GND7:      INOUT  STD_LOGIC;    
	GND8:      INOUT  STD_LOGIC;    
	GND9:      INOUT  STD_LOGIC;    
	GPIO0:     INOUT  STD_LOGIC;    
	GPIO1:     INOUT  STD_LOGIC;    
	GPIO2:     INOUT  STD_LOGIC;    
	GPIO3:     INOUT  STD_LOGIC;    
	GPIO4:     INOUT  STD_LOGIC;    
	GPIO5:     INOUT  STD_LOGIC;    
	GPIO6:     INOUT  STD_LOGIC;    
	GPIO7:     INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC10:      INOUT  STD_LOGIC;    
	NC12:      INOUT  STD_LOGIC;    
	NC13:      INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC3:       INOUT  STD_LOGIC;    
	NC4:       INOUT  STD_LOGIC;    
	NC5:       INOUT  STD_LOGIC;    
	NC6:       INOUT  STD_LOGIC;    
	NC7:       INOUT  STD_LOGIC;    
	NC8:       INOUT  STD_LOGIC;    
	NC9:       INOUT  STD_LOGIC;    
	PAR_A0:    INOUT  STD_LOGIC;    
	PAR_A1:    INOUT  STD_LOGIC;    
	PAR_A2:    INOUT  STD_LOGIC;    
	PAR_A3:    INOUT  STD_LOGIC;    
	PAR_CLK:   INOUT  STD_LOGIC;    
	PAR_CS_N:  INOUT  STD_LOGIC;    
	PAR_D0:    INOUT  STD_LOGIC;    
	PAR_D1:    INOUT  STD_LOGIC;    
	PAR_D10:   INOUT  STD_LOGIC;    
	PAR_D11:   INOUT  STD_LOGIC;    
	PAR_D12:   INOUT  STD_LOGIC;    
	PAR_D13:   INOUT  STD_LOGIC;    
	PAR_D14:   INOUT  STD_LOGIC;    
	PAR_D15:   INOUT  STD_LOGIC;    
	PAR_D16:   INOUT  STD_LOGIC;    
	PAR_D17:   INOUT  STD_LOGIC;    
	PAR_D18:   INOUT  STD_LOGIC;    
	PAR_D19:   INOUT  STD_LOGIC;    
	PAR_D2:    INOUT  STD_LOGIC;    
	PAR_D20:   INOUT  STD_LOGIC;    
	PAR_D21:   INOUT  STD_LOGIC;    
	PAR_D22:   INOUT  STD_LOGIC;    
	PAR_D23:   INOUT  STD_LOGIC;    
	PAR_D3:    INOUT  STD_LOGIC;    
	PAR_D4:    INOUT  STD_LOGIC;    
	PAR_D5:    INOUT  STD_LOGIC;    
	PAR_D6:    INOUT  STD_LOGIC;    
	PAR_D7:    INOUT  STD_LOGIC;    
	PAR_D8:    INOUT  STD_LOGIC;    
	PAR_D9:    INOUT  STD_LOGIC;    
	PAR_FS1:   INOUT  STD_LOGIC;    
	PAR_FS2:   INOUT  STD_LOGIC;    
	PAR_FS3:   INOUT  STD_LOGIC;    
	PAR_INT:   INOUT  STD_LOGIC;    
	PAR_RD_N:  INOUT  STD_LOGIC;    
	PAR_WR_N:  INOUT  STD_LOGIC;    
	RESET_IN_N: INOUT  STD_LOGIC;    
	RESET_OUT_N: INOUT  STD_LOGIC;    
	SCL_0:     INOUT  STD_LOGIC;    
	SCL_1:     INOUT  STD_LOGIC;    
	SDA_0:     INOUT  STD_LOGIC;    
	SDA_1:     INOUT  STD_LOGIC;    
	SERIAL_INT: INOUT  STD_LOGIC;    
	SLEEP_N:   INOUT  STD_LOGIC;    
	SPI_CLK:   INOUT  STD_LOGIC;    
	SPI_D2:    INOUT  STD_LOGIC;    
	SPI_D3:    INOUT  STD_LOGIC;    
	SPI_MISO:  INOUT  STD_LOGIC;    
	SPI_MOSI:  INOUT  STD_LOGIC;    
	\spi_sel1/spi_ss_n\: INOUT  STD_LOGIC;    
	SPI_SEL_A: INOUT  STD_LOGIC;    
	SPI_SEL_B_N: INOUT  STD_LOGIC;    
	SPI_SEL_C_N: INOUT  STD_LOGIC;    
	SPORT_DR0: INOUT  STD_LOGIC;    
	SPORT_DR1: INOUT  STD_LOGIC;    
	SPORT_DT0: INOUT  STD_LOGIC;    
	SPORT_DT1: INOUT  STD_LOGIC;    
	SPORT_RFS: INOUT  STD_LOGIC;    
	SPORT_RSCLK: INOUT  STD_LOGIC;    
	SPORT_TDV0: INOUT  STD_LOGIC;    
	SPORT_TDV1: INOUT  STD_LOGIC;    
	SPORT_TFS: INOUT  STD_LOGIC;    
	SPORT_TSCLK: INOUT  STD_LOGIC;    
	TMR_A:     INOUT  STD_LOGIC;    
	TMR_B:     INOUT  STD_LOGIC;    
	TMR_C:     INOUT  STD_LOGIC;    
	TMR_D:     INOUT  STD_LOGIC;    
	UART_RX:   INOUT  STD_LOGIC;    
	UART_TX:   INOUT  STD_LOGIC;    
	USB_VBUS:  INOUT  STD_LOGIC;    
	VIN:       INOUT  STD_LOGIC;    
	\vio(+3.3v)\: INOUT  STD_LOGIC;    
	WAKE_N:    INOUT  STD_LOGIC);
end cn120p_v4;
