module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
    wire i1,i2,i3,i4,i5,i6;
    assign i1 = p2a&p2b;
    assign i2 = p2c&p2d;
    assign i3 =p1a&p1c&p1b;
    assign i4 =p1f&p1e&p1d;
    assign i5= i1||i2;
    assign i6 = i3||i4;
    assign p2y=i5;
    assign p1y = i6;
endmodule

