#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fad44006630 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fad440067a0 .scope module, "uart_tb" "uart_tb" 3 3;
 .timescale -9 -12;
v0x7fad44019620_0 .var "data_in", 7 0;
v0x7fad44019710_0 .var "pclk", 0 0;
v0x7fad440197a0_0 .var "reset", 0 0;
v0x7fad440198b0_0 .net "rx_data", 7 0, v0x7fad44017f50_0;  1 drivers
v0x7fad44019940_0 .net "rx_done", 0 0, v0x7fad44018020_0;  1 drivers
v0x7fad44019a50_0 .var "rx_serial", 0 0;
v0x7fad44019b20_0 .net "tx_busy", 0 0, v0x7fad44018af0_0;  1 drivers
v0x7fad44019bf0_0 .net "tx_line", 0 0, v0x7fad44018b80_0;  1 drivers
v0x7fad44019cc0_0 .var "tx_start", 0 0;
E_0x7fad44006530 .event anyedge, v0x7fad44018020_0;
E_0x7fad440063d0 .event anyedge, v0x7fad44018b80_0;
S_0x7fad44006910 .scope module, "uart" "uart" 3 16, 4 3 0, S_0x7fad440067a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "tx_line";
    .port_info 5 /OUTPUT 1 "tx_busy";
    .port_info 6 /INPUT 1 "rx_serial";
    .port_info 7 /OUTPUT 8 "rx_data";
    .port_info 8 /OUTPUT 1 "rx_done";
    .port_info 9 /OUTPUT 1 "framing_error";
P_0x7fad44006ad0 .param/l "BAUD_RATE" 0 4 5, +C4<00000000000000000010010110000000>;
P_0x7fad44006b10 .param/l "CLOCK_RATE" 0 4 4, +C4<00000101111101011110000100000000>;
v0x7fad44018d50_0 .net "clk_rcvr", 0 0, v0x7fad440174f0_0;  1 drivers
v0x7fad44018e20_0 .net "clk_tx", 0 0, v0x7fad44017590_0;  1 drivers
v0x7fad44018ef0_0 .net "data_in", 7 0, v0x7fad44019620_0;  1 drivers
v0x7fad44018f80_0 .net "framing_error", 0 0, v0x7fad44017d90_0;  1 drivers
v0x7fad44019010_0 .net "pclk", 0 0, v0x7fad44019710_0;  1 drivers
v0x7fad440190e0_0 .net "reset", 0 0, v0x7fad440197a0_0;  1 drivers
v0x7fad44019170_0 .net "rx_data", 7 0, v0x7fad44017f50_0;  alias, 1 drivers
v0x7fad44019220_0 .net "rx_done", 0 0, v0x7fad44018020_0;  alias, 1 drivers
v0x7fad440192d0_0 .net "rx_serial", 0 0, v0x7fad44019a50_0;  1 drivers
v0x7fad44019400_0 .net "tx_busy", 0 0, v0x7fad44018af0_0;  alias, 1 drivers
v0x7fad44019490_0 .net "tx_line", 0 0, v0x7fad44018b80_0;  alias, 1 drivers
v0x7fad44019520_0 .net "tx_start", 0 0, v0x7fad44019cc0_0;  1 drivers
S_0x7fad44006d90 .scope module, "baud_gen" "baud_rate_generator" 4 29, 5 1 0, S_0x7fad44006910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clk_tx";
    .port_info 2 /OUTPUT 1 "clk_rcvr";
    .port_info 3 /INPUT 1 "reset";
P_0x7fad44006f60 .param/l "BAUD_RATE" 0 5 3, +C4<00000000000000000010010110000000>;
P_0x7fad44006fa0 .param/l "CLOCK_RATE" 0 5 2, +C4<00000101111101011110000100000000>;
P_0x7fad44006fe0 .param/l "MAX_RATE_RX" 1 5 14, +C4<0000000000000000000000000000000000000000000000000000000000000110>;
P_0x7fad44007020 .param/l "MAX_RATE_TX" 1 5 13, +C4<0000000000000000000000000000000000000000000000000000000001101000>;
P_0x7fad44007060 .param/l "RX_CNT_WIDTH" 1 5 15, +C4<00000000000000000000000000000011>;
P_0x7fad440070a0 .param/l "TX_CNT_WIDTH" 1 5 16, +C4<00000000000000000000000000000111>;
v0x7fad44007440_0 .net "clk", 0 0, v0x7fad44019710_0;  alias, 1 drivers
v0x7fad440174f0_0 .var "clk_rcvr", 0 0;
v0x7fad44017590_0 .var "clk_tx", 0 0;
v0x7fad44017620_0 .var "counter_rcvr", 2 0;
v0x7fad440176b0_0 .var "counter_tx", 6 0;
v0x7fad44017760_0 .net "reset", 0 0, v0x7fad440197a0_0;  alias, 1 drivers
E_0x7fad440073e0 .event posedge, v0x7fad44017760_0, v0x7fad44007440_0;
S_0x7fad44017840 .scope module, "rx_uut" "receiver" 4 47, 6 1 0, S_0x7fad44006910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rx_clk";
    .port_info 1 /INPUT 1 "rx_serial";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_done";
    .port_info 5 /OUTPUT 1 "framing_error";
P_0x7fad44017a10 .param/l "SAMPLES_PER_BIT" 1 6 20, +C4<00000000000000000000000000001111>;
P_0x7fad44017a50 .param/l "SAMPLE_POINT" 1 6 22, +C4<00000000000000000000000000000111>;
enum0x7fad44220550 .enum2/s (32)
   "Idle" 0,
   "Start" 1,
   "Rcv_Data" 2,
   "Stop" 3,
   "Error" 4
 ;
v0x7fad44017cd0_0 .var "bit_index", 3 0;
v0x7fad44017d90_0 .var "framing_error", 0 0;
v0x7fad44017e30_0 .net "reset", 0 0, v0x7fad440197a0_0;  alias, 1 drivers
v0x7fad44017ec0_0 .net "rx_clk", 0 0, v0x7fad440174f0_0;  alias, 1 drivers
v0x7fad44017f50_0 .var "rx_data", 7 0;
v0x7fad44018020_0 .var "rx_done", 0 0;
v0x7fad440180b0_0 .net "rx_serial", 0 0, v0x7fad44019a50_0;  alias, 1 drivers
v0x7fad44018140_0 .var "sample_count", 3 0;
v0x7fad440181e0_0 .var "shift_reg", 7 0;
v0x7fad440182f0_0 .var "state", 2 0;
E_0x7fad44017c70 .event posedge, v0x7fad44017760_0, v0x7fad440174f0_0;
S_0x7fad44018430 .scope module, "tx_uut" "transmitter" 4 37, 7 1 0, S_0x7fad44006910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "tx_line";
    .port_info 5 /OUTPUT 1 "tx_busy";
enum0x7fad4421f900 .enum2/s (32)
   "Idle" 0,
   "Start" 1,
   "Data" 2,
   "Stop" 3,
   "Cleanup" 4
 ;
v0x7fad44018720_0 .var "Dctr", 2 0;
v0x7fad440187e0_0 .net "clk", 0 0, v0x7fad44017590_0;  alias, 1 drivers
v0x7fad440188a0_0 .net "data_in", 7 0, v0x7fad44019620_0;  alias, 1 drivers
v0x7fad44018950_0 .net "reset", 0 0, v0x7fad440197a0_0;  alias, 1 drivers
v0x7fad44018a20_0 .var "state", 2 0;
v0x7fad44018af0_0 .var "tx_busy", 0 0;
v0x7fad44018b80_0 .var "tx_line", 0 0;
v0x7fad44018c20_0 .net "tx_start", 0 0, v0x7fad44019cc0_0;  alias, 1 drivers
E_0x7fad44018680 .event anyedge, v0x7fad44018720_0, v0x7fad44018c20_0, v0x7fad44018a20_0;
E_0x7fad440186c0 .event posedge, v0x7fad44017760_0, v0x7fad44017590_0;
    .scope S_0x7fad44006d90;
T_0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fad440176b0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fad44017620_0, 0, 3;
    %end;
    .thread T_0, $init;
    .scope S_0x7fad44006d90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad44017590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad440174f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fad44006d90;
T_2 ;
    %wait E_0x7fad440073e0;
    %load/vec4 v0x7fad44017760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fad440176b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fad44017620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fad44017590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fad440174f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fad440176b0_0;
    %cmpi/e 104, 0, 7;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fad440176b0_0, 0;
    %load/vec4 v0x7fad44017590_0;
    %inv;
    %assign/vec4 v0x7fad44017590_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fad44017620_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fad44017620_0, 0;
    %load/vec4 v0x7fad440174f0_0;
    %inv;
    %assign/vec4 v0x7fad440174f0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fad440176b0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7fad440176b0_0, 0;
    %load/vec4 v0x7fad44017620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fad44017620_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fad44018430;
T_3 ;
    %wait E_0x7fad440186c0;
    %load/vec4 v0x7fad44018950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fad44018a20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fad44018720_0, 0;
T_3.0 ;
    %load/vec4 v0x7fad44018a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7fad440187e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fad44018a20_0, 0, 3;
    %load/vec4 v0x7fad440188a0_0;
    %load/vec4 v0x7fad44018720_0;
    %part/u 1;
    %store/vec4 v0x7fad44018b80_0, 0, 1;
T_3.4 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fad44018a20_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7fad44018720_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fad44018a20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad44018b80_0, 0, 1;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fad44018a20_0, 0, 3;
    %load/vec4 v0x7fad44018720_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fad44018720_0, 0, 3;
    %load/vec4 v0x7fad440188a0_0;
    %load/vec4 v0x7fad44018720_0;
    %part/u 1;
    %store/vec4 v0x7fad44018b80_0, 0, 1;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fad44018a20_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x7fad440187e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fad44018a20_0, 0, 3;
T_3.12 ;
T_3.10 ;
T_3.7 ;
T_3.3 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fad44018430;
T_4 ;
    %wait E_0x7fad44018680;
    %load/vec4 v0x7fad44018a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad44018b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad44018af0_0, 0, 1;
    %load/vec4 v0x7fad44018c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fad44018a20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad44018b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad44018af0_0, 0, 1;
T_4.2 ;
    %jmp T_4.1;
T_4.1 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fad44017840;
T_5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fad440182f0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fad44017cd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fad44018140_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fad440181e0_0, 0, 8;
    %end;
    .thread T_5, $init;
    .scope S_0x7fad44017840;
T_6 ;
    %wait E_0x7fad44017c70;
    %load/vec4 v0x7fad44017e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fad44017d90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fad440182f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fad44017f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fad44018020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fad44017cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fad44018140_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fad440181e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fad440182f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x7fad440180b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fad440182f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fad44018140_0, 0;
T_6.8 ;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x7fad44018140_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fad44018140_0, 0;
    %load/vec4 v0x7fad44018140_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0x7fad440180b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fad440182f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fad44017cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fad44018140_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fad440182f0_0, 0;
T_6.13 ;
T_6.10 ;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x7fad44018140_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fad44018140_0, 0;
    %load/vec4 v0x7fad44018140_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %load/vec4 v0x7fad440180b0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fad44017cd0_0;
    %assign/vec4/off/d v0x7fad440181e0_0, 4, 5;
    %load/vec4 v0x7fad44017cd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fad44017cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fad44018140_0, 0;
    %load/vec4 v0x7fad44017cd0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fad44018140_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fad440182f0_0, 0;
T_6.16 ;
T_6.14 ;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x7fad44018140_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fad44018140_0, 0;
    %load/vec4 v0x7fad44018140_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %load/vec4 v0x7fad440180b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v0x7fad440181e0_0;
    %assign/vec4 v0x7fad44017f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fad44018020_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fad440182f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fad44017d90_0, 0;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fad440182f0_0, 0;
T_6.21 ;
T_6.18 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fad440182f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fad44017d90_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fad440067a0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad44019710_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7fad44019710_0;
    %inv;
    %store/vec4 v0x7fad44019710_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x7fad440067a0;
T_8 ;
    %wait E_0x7fad440063d0;
    %load/vec4 v0x7fad44019bf0_0;
    %assign/vec4 v0x7fad44019a50_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fad440067a0;
T_9 ;
    %vpi_call/w 3 42 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call/w 3 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fad44006910 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad440197a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad44019cc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fad44019620_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad44019a50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad440197a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x7fad44019620_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad44019cc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad44019cc0_0, 0, 1;
T_9.0 ;
    %load/vec4 v0x7fad44019940_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.1, 6;
    %wait E_0x7fad44006530;
    %jmp T_9.0;
T_9.1 ;
    %delay 30000, 0;
    %load/vec4 v0x7fad440198b0_0;
    %load/vec4 v0x7fad44019620_0;
    %cmp/e;
    %jmp/0xz  T_9.2, 4;
    %vpi_call/w 3 70 "$display", "Test Passed: Data transmitted and received correctly." {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 72 "$display", "Test Failed: Received data: %02h, Expected data: %02h", v0x7fad440198b0_0, v0x7fad44019620_0 {0 0 0};
T_9.3 ;
    %vpi_call/w 3 76 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "uart_tb.sv";
    "uart.sv";
    "baud_rate_generator.sv";
    "receiver.sv";
    "transmitter.sv";
