 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:50:14 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.38       0.38 r
  U682/Y (NBUFFX8_RVT)                     0.18       0.56 r
  U1292/Y (XNOR2X2_RVT)                    0.25       0.81 r
  U1293/Y (OR2X2_RVT)                      0.14       0.95 r
  U1294/Y (INVX2_RVT)                      0.04       0.99 f
  U1317/Y (OA21X1_RVT)                     0.17       1.16 f
  U1318/Y (INVX1_RVT)                      0.07       1.23 r
  U1138/Y (NAND2X0_RVT)                    0.07       1.30 f
  U1137/Y (AND2X1_RVT)                     0.13       1.42 f
  U1321/Y (OA21X1_RVT)                     0.15       1.57 f
  U1322/Y (OA21X1_RVT)                     0.15       1.73 f
  U1258/Y (OA21X1_RVT)                     0.21       1.94 f
  U1257/Y (INVX4_RVT)                      0.10       2.04 r
  U1063/Y (AO21X1_RVT)                     0.20       2.23 r
  U1062/Y (XNOR2X2_RVT)                    0.22       2.45 f
  U1398/Y (NAND2X0_RVT)                    0.10       2.55 r
  U1406/Y (NAND2X0_RVT)                    0.08       2.63 f
  Delay3_out1_reg[33]/D (DFFX1_RVT)        0.00       2.63 f
  data arrival time                                   2.63

  clock clk (rise edge)                    2.20       2.20
  clock network delay (ideal)              0.00       2.20
  Delay3_out1_reg[33]/CLK (DFFX1_RVT)      0.00       2.20 r
  library setup time                      -0.18       2.02
  data required time                                  2.02
  -----------------------------------------------------------
  data required time                                  2.02
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.61


1
