// 1x8 demux in gate level modelling
module demux_1x8 (
  input I, s2, s1, s0,
  output y0, y1, y2, y3, y4, y5, y6, y7
);

wire w2, w1, w0;
not (w2, s2);
not (w1, s1);
not (w0, s0);
and (y0, w2, w1, w0, I);
and (y1, w2, w1, s0, I);
and (y2, w2, s1, w0, I);
and (y3, w2, s1, s0, I);
and (y4, s2, w1, w0, I);
and (y5, s2, w1, s0, I);
and (y6, s2, s1, w0, I);
and (y7, s2, s1, s0, I);
endmodule
