Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Jul 10 18:18:50 2018
| Host         : faviouz running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.869        0.000                      0                 8189        0.089        0.000                      0                 8189        3.000        0.000                       0                  2048  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0                             {0.000 25.000}     50.000          20.000          
  clkfbout_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.957        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   235  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.037        0.000                      0                   47        0.270        0.000                      0                   47       16.166        0.000                       0                    40  
sys_clock                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                   2.869        0.000                      0                 7920        0.089        0.000                      0                 7920       23.750        0.000                       0                  1769  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.957ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.704ns (28.504%)  route 1.766ns (71.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 20.109 - 16.667 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818     3.850    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.456     4.306 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           1.130     5.436    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][6]
    SLICE_X16Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.560 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.161     5.721    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I0_O)        0.124     5.845 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.474     6.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X12Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.690    20.109    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X12Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.367    20.476    
                         clock uncertainty           -0.035    20.441    
    SLICE_X12Y47         FDRE (Setup_fdre_C_CE)      -0.164    20.277    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.277    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                 13.957    

Slack (MET) :             14.153ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.462ns  (logic 0.772ns (31.358%)  route 1.690ns (68.642%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.771 - 33.333 ) 
    Source Clock Delay      (SCD):    3.851ns = ( 20.517 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.819    20.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X12Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.524    21.041 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.458    21.499    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.623 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.232    22.855    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.124    22.979 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.979    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X16Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.367    37.139    
                         clock uncertainty           -0.035    37.103    
    SLICE_X16Y45         FDCE (Setup_fdce_C_D)        0.029    37.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.132    
                         arrival time                         -22.979    
  -------------------------------------------------------------------
                         slack                                 14.153    

Slack (MET) :             14.171ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.490ns  (logic 0.800ns (32.130%)  route 1.690ns (67.870%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.771 - 33.333 ) 
    Source Clock Delay      (SCD):    3.851ns = ( 20.517 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.819    20.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X12Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.524    21.041 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.458    21.499    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.623 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.232    22.855    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y45         LUT5 (Prop_lut5_I0_O)        0.152    23.007 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.007    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X16Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.367    37.139    
                         clock uncertainty           -0.035    37.103    
    SLICE_X16Y45         FDCE (Setup_fdce_C_D)        0.075    37.178    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.178    
                         arrival time                         -23.007    
  -------------------------------------------------------------------
                         slack                                 14.171    

Slack (MET) :             14.244ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.371ns  (logic 0.772ns (32.554%)  route 1.599ns (67.446%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.771 - 33.333 ) 
    Source Clock Delay      (SCD):    3.851ns = ( 20.517 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.819    20.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X12Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.524    21.041 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.458    21.499    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.623 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.141    22.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y43         LUT4 (Prop_lut4_I0_O)        0.124    22.888 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.888    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X16Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.367    37.139    
                         clock uncertainty           -0.035    37.103    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.029    37.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.132    
                         arrival time                         -22.888    
  -------------------------------------------------------------------
                         slack                                 14.244    

Slack (MET) :             14.262ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.399ns  (logic 0.800ns (33.341%)  route 1.599ns (66.659%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.771 - 33.333 ) 
    Source Clock Delay      (SCD):    3.851ns = ( 20.517 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.819    20.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X12Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.524    21.041 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.458    21.499    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.623 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.141    22.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y43         LUT5 (Prop_lut5_I0_O)        0.152    22.916 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.916    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X16Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.367    37.139    
                         clock uncertainty           -0.035    37.103    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.075    37.178    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.178    
                         arrival time                         -22.916    
  -------------------------------------------------------------------
                         slack                                 14.262    

Slack (MET) :             14.352ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.263ns  (logic 0.772ns (34.112%)  route 1.491ns (65.888%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.771 - 33.333 ) 
    Source Clock Delay      (SCD):    3.851ns = ( 20.517 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.819    20.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X12Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.524    21.041 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.458    21.499    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.623 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.033    22.656    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    22.780 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.780    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X17Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.367    37.139    
                         clock uncertainty           -0.035    37.103    
    SLICE_X17Y45         FDCE (Setup_fdce_C_D)        0.029    37.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.132    
                         arrival time                         -22.780    
  -------------------------------------------------------------------
                         slack                                 14.352    

Slack (MET) :             14.370ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.291ns  (logic 0.800ns (34.917%)  route 1.491ns (65.083%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.771 - 33.333 ) 
    Source Clock Delay      (SCD):    3.851ns = ( 20.517 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.819    20.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X12Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.524    21.041 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.458    21.499    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.623 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.033    22.656    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y45         LUT3 (Prop_lut3_I2_O)        0.152    22.808 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X17Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.367    37.139    
                         clock uncertainty           -0.035    37.103    
    SLICE_X17Y45         FDCE (Setup_fdce_C_D)        0.075    37.178    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.178    
                         arrival time                         -22.808    
  -------------------------------------------------------------------
                         slack                                 14.370    

Slack (MET) :             14.771ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.847ns  (logic 0.772ns (41.807%)  route 1.075ns (58.193%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.771 - 33.333 ) 
    Source Clock Delay      (SCD):    3.851ns = ( 20.517 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.819    20.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X12Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.524    21.041 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.458    21.499    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.623 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.616    22.240    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.124    22.364 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.364    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X16Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.367    37.139    
                         clock uncertainty           -0.035    37.103    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.031    37.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -22.364    
  -------------------------------------------------------------------
                         slack                                 14.771    

Slack (MET) :             14.900ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.734ns  (logic 0.772ns (44.512%)  route 0.962ns (55.488%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.774 - 33.333 ) 
    Source Clock Delay      (SCD):    3.851ns = ( 20.517 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.819    20.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X12Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.524    21.041 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.797    21.838    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.962 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.166    22.127    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X13Y45         LUT6 (Prop_lut6_I1_O)        0.124    22.251 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.251    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X13Y45         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.689    36.774    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X13Y45         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.383    37.158    
                         clock uncertainty           -0.035    37.122    
    SLICE_X13Y45         FDCE (Setup_fdce_C_D)        0.029    37.151    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.151    
                         arrival time                         -22.251    
  -------------------------------------------------------------------
                         slack                                 14.900    

Slack (MET) :             14.905ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.731ns  (logic 0.772ns (44.589%)  route 0.959ns (55.411%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.774 - 33.333 ) 
    Source Clock Delay      (SCD):    3.851ns = ( 20.517 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.819    20.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X12Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.524    21.041 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.797    21.838    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.962 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.163    22.124    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X13Y45         LUT6 (Prop_lut6_I1_O)        0.124    22.248 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.248    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X13Y45         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.689    36.774    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X13Y45         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.383    37.158    
                         clock uncertainty           -0.035    37.122    
    SLICE_X13Y45         FDCE (Setup_fdce_C_D)        0.031    37.153    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.153    
                         arrival time                         -22.248    
  -------------------------------------------------------------------
                         slack                                 14.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.570     1.372    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X31Y50         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     1.513 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.569    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X31Y50         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.841     1.767    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X31Y50         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.395     1.372    
    SLICE_X31Y50         FDPE (Hold_fdpe_C_D)         0.075     1.447    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.639     1.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X9Y45          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/Q
                         net (fo=2, routed)           0.098     1.681    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_0_[10]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.726 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     1.726    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X8Y45          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.914     1.840    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X8Y45          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                         clock pessimism             -0.385     1.454    
    SLICE_X8Y45          FDCE (Hold_fdce_C_D)         0.120     1.574    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.062%)  route 0.115ns (44.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.637     1.439    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X31Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.115     1.695    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X29Y48         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.912     1.838    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X29Y48         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.361     1.476    
    SLICE_X29Y48         FDPE (Hold_fdpe_C_D)         0.066     1.542    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.639     1.441    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X13Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.101     1.683    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X15Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.914     1.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.382     1.457    
    SLICE_X15Y43         FDCE (Hold_fdce_C_D)         0.070     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.014%)  route 0.125ns (46.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.637     1.439    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.125     1.705    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[3]
    SLICE_X21Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.913     1.839    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                         clock pessimism             -0.361     1.477    
    SLICE_X21Y40         FDCE (Hold_fdce_C_D)         0.070     1.547    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.638     1.440    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X18Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.128     1.568 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.059     1.628    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X19Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.914     1.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.386     1.453    
    SLICE_X19Y44         FDCE (Hold_fdce_C_D)         0.016     1.469    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.759%)  route 0.131ns (48.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.637     1.439    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X29Y48         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.580 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/Q
                         net (fo=1, routed)           0.131     1.712    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[1]
    SLICE_X26Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.914     1.840    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X26Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
                         clock pessimism             -0.361     1.478    
    SLICE_X26Y48         FDCE (Hold_fdce_C_D)         0.070     1.548    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.086%)  route 0.115ns (44.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.634     1.436    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X22Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.115     1.692    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[25]
    SLICE_X21Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.909     1.835    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.383     1.451    
    SLICE_X21Y36         FDCE (Hold_fdce_C_D)         0.071     1.522    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.991%)  route 0.130ns (48.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.629     1.431    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y31         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.130     1.703    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[30]
    SLICE_X32Y31         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.901     1.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y31         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.361     1.465    
    SLICE_X32Y31         FDCE (Hold_fdce_C_D)         0.066     1.531    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.572%)  route 0.138ns (49.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.629     1.431    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y31         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.138     1.710    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[14]
    SLICE_X32Y31         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.901     1.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y31         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.361     1.465    
    SLICE_X32Y31         FDCE (Hold_fdce_C_D)         0.070     1.535    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X12Y47   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X8Y47    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X8Y45    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X7Y45    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X7Y45    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X7Y45    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X7Y45    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X7Y45    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y43   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y43   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y44   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y44   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y44   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y44   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y43   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y45   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y43   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X14Y49   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X14Y49   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X14Y49   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X14Y49   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X14Y49   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.037ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.896ns  (logic 1.136ns (23.201%)  route 3.760ns (76.799%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 34.813 - 33.333 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 18.718 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.052    18.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X13Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.340    19.058 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.912    19.970    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I1_O)        0.118    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.560    21.648    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.352    22.000 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.328    22.328    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X19Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.654 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.961    23.615    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.480    34.813    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.172    34.985    
                         clock uncertainty           -0.035    34.950    
    SLICE_X22Y43         FDCE (Setup_fdce_C_CE)      -0.298    34.652    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.652    
                         arrival time                         -23.615    
  -------------------------------------------------------------------
                         slack                                 11.037    

Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.742ns  (logic 1.136ns (23.956%)  route 3.606ns (76.044%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 34.812 - 33.333 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 18.718 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.052    18.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X13Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.340    19.058 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.912    19.970    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I1_O)        0.118    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.560    21.648    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.352    22.000 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.328    22.328    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X19Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.654 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.806    23.460    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X20Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.479    34.812    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.172    34.984    
                         clock uncertainty           -0.035    34.949    
    SLICE_X20Y41         FDCE (Setup_fdce_C_CE)      -0.298    34.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         34.651    
                         arrival time                         -23.460    
  -------------------------------------------------------------------
                         slack                                 11.191    

Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.742ns  (logic 1.136ns (23.956%)  route 3.606ns (76.044%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 34.812 - 33.333 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 18.718 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.052    18.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X13Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.340    19.058 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.912    19.970    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I1_O)        0.118    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.560    21.648    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.352    22.000 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.328    22.328    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X19Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.654 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.806    23.460    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X20Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.479    34.812    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.172    34.984    
                         clock uncertainty           -0.035    34.949    
    SLICE_X20Y41         FDCE (Setup_fdce_C_CE)      -0.298    34.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.651    
                         arrival time                         -23.460    
  -------------------------------------------------------------------
                         slack                                 11.191    

Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.742ns  (logic 1.136ns (23.956%)  route 3.606ns (76.044%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 34.812 - 33.333 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 18.718 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.052    18.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X13Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.340    19.058 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.912    19.970    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I1_O)        0.118    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.560    21.648    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.352    22.000 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.328    22.328    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X19Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.654 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.806    23.460    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X20Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.479    34.812    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.172    34.984    
                         clock uncertainty           -0.035    34.949    
    SLICE_X20Y41         FDCE (Setup_fdce_C_CE)      -0.298    34.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.651    
                         arrival time                         -23.460    
  -------------------------------------------------------------------
                         slack                                 11.191    

Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.748ns  (logic 1.136ns (23.924%)  route 3.612ns (76.076%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 34.819 - 33.333 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 18.718 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.052    18.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X13Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.340    19.058 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.912    19.970    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I1_O)        0.118    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.560    21.648    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.352    22.000 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.328    22.328    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X19Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.654 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.813    23.467    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X20Y42         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.486    34.819    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y42         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.172    34.991    
                         clock uncertainty           -0.035    34.956    
    SLICE_X20Y42         FDCE (Setup_fdce_C_CE)      -0.298    34.658    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.658    
                         arrival time                         -23.467    
  -------------------------------------------------------------------
                         slack                                 11.191    

Slack (MET) :             11.245ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.799ns  (logic 1.136ns (23.670%)  route 3.663ns (76.330%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 34.924 - 33.333 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 18.718 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.052    18.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X13Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.340    19.058 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.912    19.970    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I1_O)        0.118    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.560    21.648    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.352    22.000 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.328    22.328    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X19Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.654 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.864    23.518    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.591    34.924    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.172    35.096    
                         clock uncertainty           -0.035    35.061    
    SLICE_X22Y41         FDCE (Setup_fdce_C_CE)      -0.298    34.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.763    
                         arrival time                         -23.518    
  -------------------------------------------------------------------
                         slack                                 11.245    

Slack (MET) :             11.792ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.280ns  (logic 1.136ns (26.544%)  route 3.144ns (73.456%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 34.951 - 33.333 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 18.718 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.052    18.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X13Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.340    19.058 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.912    19.970    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I1_O)        0.118    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.560    21.648    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.352    22.000 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.328    22.328    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X19Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.654 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.344    22.998    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X18Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.618    34.951    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.172    35.123    
                         clock uncertainty           -0.035    35.088    
    SLICE_X18Y43         FDCE (Setup_fdce_C_CE)      -0.298    34.790    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.790    
                         arrival time                         -22.998    
  -------------------------------------------------------------------
                         slack                                 11.792    

Slack (MET) :             12.008ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.729ns  (logic 1.136ns (24.024%)  route 3.593ns (75.976%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.191ns = ( 35.524 - 33.333 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 18.718 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.052    18.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X13Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.340    19.058 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.912    19.970    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I1_O)        0.118    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.560    21.648    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.352    22.000 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.445    22.445    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.326    22.771 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.676    23.447    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X16Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.191    35.524    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.264    35.788    
                         clock uncertainty           -0.035    35.753    
    SLICE_X16Y41         FDCE (Setup_fdce_C_CE)      -0.298    35.455    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.455    
                         arrival time                         -23.447    
  -------------------------------------------------------------------
                         slack                                 12.008    

Slack (MET) :             12.008ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.729ns  (logic 1.136ns (24.024%)  route 3.593ns (75.976%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.191ns = ( 35.524 - 33.333 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 18.718 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.052    18.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X13Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.340    19.058 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.912    19.970    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I1_O)        0.118    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.560    21.648    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.352    22.000 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.445    22.445    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.326    22.771 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.676    23.447    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X16Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.191    35.524    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.264    35.788    
                         clock uncertainty           -0.035    35.753    
    SLICE_X16Y41         FDCE (Setup_fdce_C_CE)      -0.298    35.455    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.455    
                         arrival time                         -23.447    
  -------------------------------------------------------------------
                         slack                                 12.008    

Slack (MET) :             12.029ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.452ns  (logic 1.136ns (25.517%)  route 3.316ns (74.483%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 35.360 - 33.333 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 18.718 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.052    18.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X13Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.340    19.058 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.912    19.970    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I1_O)        0.118    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.560    21.648    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.352    22.000 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.328    22.328    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X19Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.654 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.516    23.170    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X19Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.027    35.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.172    35.532    
                         clock uncertainty           -0.035    35.497    
    SLICE_X19Y41         FDCE (Setup_fdce_C_CE)      -0.298    35.199    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.199    
                         arrival time                         -23.170    
  -------------------------------------------------------------------
                         slack                                 12.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.157ns (48.272%)  route 0.168ns (51.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.758ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.758     0.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X17Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDCE (Prop_fdce_C_Q)         0.112     0.870 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.039    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.084 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.084    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X17Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.885     0.885    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X17Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.127     0.758    
    SLICE_X17Y49         FDCE (Hold_fdce_C_D)         0.055     0.813    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.325ns  (logic 0.157ns (48.272%)  route 0.168ns (51.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns = ( 17.647 - 16.667 ) 
    Source Clock Delay      (SCD):    0.844ns = ( 17.510 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.844    17.510    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X13Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.112    17.622 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.168    17.791    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.045    17.836 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    17.836    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X13Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.981    17.647    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X13Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.137    17.510    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.055    17.565    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.565    
                         arrival time                          17.836    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.201ns (55.468%)  route 0.161ns (44.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.758ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.758     0.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X17Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDCE (Prop_fdce_C_Q)         0.099     0.857 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.161     1.019    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.102     1.121 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.121    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X17Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.885     0.885    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X17Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.127     0.758    
    SLICE_X17Y49         FDCE (Hold_fdce_C_D)         0.071     0.829    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.543ns  (logic 0.157ns (28.910%)  route 0.386ns (71.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns = ( 17.709 - 16.667 ) 
    Source Clock Delay      (SCD):    0.847ns = ( 17.514 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.847    17.514    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.112    17.626 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.159    17.785    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X17Y47         LUT5 (Prop_lut5_I1_O)        0.045    17.830 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.227    18.057    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X16Y46         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.043    17.709    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y46         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.087    17.622    
    SLICE_X16Y46         FDCE (Hold_fdce_C_CE)       -0.075    17.547    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.547    
                         arrival time                          18.057    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.157ns (26.142%)  route 0.444ns (73.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.906     0.906    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y46         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.112     1.018 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.444     1.461    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.506 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.506    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X15Y46         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.051     1.051    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y46         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.145     0.906    
    SLICE_X15Y46         FDCE (Hold_fdce_C_D)         0.055     0.961    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.605ns  (logic 0.157ns (25.947%)  route 0.448ns (74.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns = ( 17.651 - 16.667 ) 
    Source Clock Delay      (SCD):    0.847ns = ( 17.514 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.847    17.514    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.112    17.626 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.159    17.785    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X17Y47         LUT5 (Prop_lut5_I1_O)        0.045    17.830 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.289    18.119    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.984    17.651    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.105    17.546    
    SLICE_X14Y47         FDCE (Hold_fdce_C_CE)       -0.073    17.473    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.473    
                         arrival time                          18.119    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.605ns  (logic 0.157ns (25.947%)  route 0.448ns (74.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns = ( 17.651 - 16.667 ) 
    Source Clock Delay      (SCD):    0.847ns = ( 17.514 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.847    17.514    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.112    17.626 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.159    17.785    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X17Y47         LUT5 (Prop_lut5_I1_O)        0.045    17.830 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.289    18.119    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.984    17.651    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.105    17.546    
    SLICE_X14Y47         FDCE (Hold_fdce_C_CE)       -0.073    17.473    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.473    
                         arrival time                          18.119    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.673ns  (logic 0.157ns (23.339%)  route 0.516ns (76.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 17.653 - 16.667 ) 
    Source Clock Delay      (SCD):    0.847ns = ( 17.514 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.847    17.514    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.112    17.626 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.159    17.785    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X17Y47         LUT5 (Prop_lut5_I1_O)        0.045    17.830 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.357    18.187    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.986    17.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.087    17.566    
    SLICE_X15Y48         FDCE (Hold_fdce_C_CE)       -0.075    17.491    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.491    
                         arrival time                          18.187    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.673ns  (logic 0.157ns (23.339%)  route 0.516ns (76.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 17.653 - 16.667 ) 
    Source Clock Delay      (SCD):    0.847ns = ( 17.514 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.847    17.514    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.112    17.626 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.159    17.785    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X17Y47         LUT5 (Prop_lut5_I1_O)        0.045    17.830 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.357    18.187    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.986    17.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.087    17.566    
    SLICE_X15Y48         FDCE (Hold_fdce_C_CE)       -0.075    17.491    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.491    
                         arrival time                          18.187    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.673ns  (logic 0.157ns (23.339%)  route 0.516ns (76.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 17.653 - 16.667 ) 
    Source Clock Delay      (SCD):    0.847ns = ( 17.514 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.847    17.514    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.112    17.626 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.159    17.785    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X17Y47         LUT5 (Prop_lut5_I1_O)        0.045    17.830 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.357    18.187    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.986    17.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.087    17.566    
    SLICE_X15Y48         FDCE (Hold_fdce_C_CE)       -0.075    17.491    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.491    
                         arrival time                          18.187    
  -------------------------------------------------------------------
                         slack                                  0.696    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X17Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X17Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X13Y47  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X16Y46  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X15Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y47  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X15Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X15Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X15Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X22Y43  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X22Y41  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y42  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y41  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X18Y41  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X17Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X17Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X13Y47  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X13Y47  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X16Y46  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X17Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X17Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X17Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X17Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X13Y47  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.653ns  (logic 24.343ns (52.179%)  route 22.310ns (47.821%))
  Logic Levels:           33  (CARRY4=16 DSP48E1=5 LUT1=1 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 48.575 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.608    -0.932    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X53Y77         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/Q
                         net (fo=22, routed)          2.705     2.192    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/Q[10]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      3.831     6.023 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           0.815     6.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X11Y112        LUT2 (Prop_lut2_I0_O)        0.124     6.962 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_88/O
                         net (fo=1, routed)           0.000     6.962    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_88_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.512 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.512    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_73_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_69/O[1]
                         net (fo=1, routed)           0.795     8.642    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/b[5]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.303     8.945 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_44/O
                         net (fo=1, routed)           0.000     8.945    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_1[2]
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.325 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.325    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_16_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.648 f  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_11/O[1]
                         net (fo=2, routed)           1.820    11.468    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/s_h[9]_10[13]
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.306    11.774 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_14/O
                         net (fo=1, routed)           0.000    11.774    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_14_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_2_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.526 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_1/O[0]
                         net (fo=4, routed)           2.514    15.040    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/element_subtract[16]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    19.062 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__73/PCOUT[47]
                         net (fo=1, routed)           0.002    19.064    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__73_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__74/P[0]
                         net (fo=2, routed)           0.807    21.389    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__74_n_105
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124    21.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_147/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_147_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.063 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_136/CO[3]
                         net (fo=1, routed)           0.000    22.063    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_136_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.397 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_273/O[1]
                         net (fo=2, routed)           1.284    23.681    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__74_0[1]
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.332    24.013 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_64/O
                         net (fo=2, routed)           0.679    24.692    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.331    25.023 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_68/O
                         net (fo=1, routed)           0.000    25.023    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__78_3[3]
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.399 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.399    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_40_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.638 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_70__0/O[2]
                         net (fo=3, routed)           2.838    28.477    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_70__0_n_5
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.301    28.778 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_36/O
                         net (fo=2, routed)           0.418    29.196    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_36_n_0
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.124    29.320 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_5/O
                         net (fo=2, routed)           0.617    29.936    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_5_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.060 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_9/O
                         net (fo=1, routed)           0.000    30.060    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_9_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.436 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.437    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.656 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           1.214    31.870    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_9[16]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    36.077 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    36.079    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.597 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.996    38.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.124    38.717 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    38.717    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.250 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    39.250    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.469 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           0.997    40.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_35[9]
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.295    40.761 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    40.761    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.294 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.294    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.609 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.358    41.967    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][15]
    SLICE_X55Y72         LUT3 (Prop_lut3_I0_O)        0.307    42.274 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__3_i_3__1/O
                         net (fo=21, routed)          3.447    45.721    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__77_1[15]
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.595    48.575    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/CLK
                         clock pessimism              0.480    49.055    
                         clock uncertainty           -0.103    48.952    
    DSP48_X0Y54          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    48.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75
  -------------------------------------------------------------------
                         required time                         48.590    
                         arrival time                         -45.721    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.580ns  (logic 24.352ns (52.280%)  route 22.228ns (47.720%))
  Logic Levels:           34  (CARRY4=17 DSP48E1=5 LUT1=1 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 48.575 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.608    -0.932    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X53Y77         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/Q
                         net (fo=22, routed)          2.705     2.192    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/Q[10]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      3.831     6.023 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           0.815     6.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X11Y112        LUT2 (Prop_lut2_I0_O)        0.124     6.962 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_88/O
                         net (fo=1, routed)           0.000     6.962    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_88_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.512 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.512    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_73_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_69/O[1]
                         net (fo=1, routed)           0.795     8.642    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/b[5]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.303     8.945 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_44/O
                         net (fo=1, routed)           0.000     8.945    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_1[2]
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.325 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.325    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_16_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.648 f  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_11/O[1]
                         net (fo=2, routed)           1.820    11.468    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/s_h[9]_10[13]
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.306    11.774 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_14/O
                         net (fo=1, routed)           0.000    11.774    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_14_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_2_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.526 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_1/O[0]
                         net (fo=4, routed)           2.514    15.040    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/element_subtract[16]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    19.062 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__73/PCOUT[47]
                         net (fo=1, routed)           0.002    19.064    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__73_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__74/P[0]
                         net (fo=2, routed)           0.807    21.389    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__74_n_105
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124    21.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_147/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_147_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.063 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_136/CO[3]
                         net (fo=1, routed)           0.000    22.063    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_136_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.397 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_273/O[1]
                         net (fo=2, routed)           1.284    23.681    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__74_0[1]
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.332    24.013 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_64/O
                         net (fo=2, routed)           0.679    24.692    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.331    25.023 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_68/O
                         net (fo=1, routed)           0.000    25.023    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__78_3[3]
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.399 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.399    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_40_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.638 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_70__0/O[2]
                         net (fo=3, routed)           2.838    28.477    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_70__0_n_5
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.301    28.778 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_36/O
                         net (fo=2, routed)           0.418    29.196    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_36_n_0
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.124    29.320 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_5/O
                         net (fo=2, routed)           0.617    29.936    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_5_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.060 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_9/O
                         net (fo=1, routed)           0.000    30.060    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_9_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.436 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.437    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.656 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           1.214    31.870    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_9[16]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    36.077 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    36.079    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.597 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.996    38.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.124    38.717 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    38.717    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.250 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    39.250    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.367 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    39.367    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.586 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_13/O[0]
                         net (fo=1, routed)           0.997    40.583    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_35[13]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.295    40.878 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[15]_i_10/O
                         net (fo=1, routed)           0.000    40.878    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[15]_i_10_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.411 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.411    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.630 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3/O[0]
                         net (fo=2, routed)           0.440    42.070    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][16]
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.295    42.365 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__3_i_2__1/O
                         net (fo=21, routed)          3.283    45.648    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__77_1[16]
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.595    48.575    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/CLK
                         clock pessimism              0.480    49.055    
                         clock uncertainty           -0.103    48.952    
    DSP48_X0Y54          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    48.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75
  -------------------------------------------------------------------
                         required time                         48.590    
                         arrival time                         -45.648    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.480ns  (logic 24.350ns (52.388%)  route 22.130ns (47.612%))
  Logic Levels:           33  (CARRY4=16 DSP48E1=5 LUT1=1 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 48.575 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.608    -0.932    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X53Y77         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/Q
                         net (fo=22, routed)          2.705     2.192    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/Q[10]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      3.831     6.023 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           0.815     6.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X11Y112        LUT2 (Prop_lut2_I0_O)        0.124     6.962 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_88/O
                         net (fo=1, routed)           0.000     6.962    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_88_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.512 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.512    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_73_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_69/O[1]
                         net (fo=1, routed)           0.795     8.642    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/b[5]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.303     8.945 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_44/O
                         net (fo=1, routed)           0.000     8.945    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_1[2]
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.325 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.325    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_16_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.648 f  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_11/O[1]
                         net (fo=2, routed)           1.820    11.468    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/s_h[9]_10[13]
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.306    11.774 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_14/O
                         net (fo=1, routed)           0.000    11.774    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_14_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_2_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.526 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_1/O[0]
                         net (fo=4, routed)           2.514    15.040    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/element_subtract[16]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    19.062 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__73/PCOUT[47]
                         net (fo=1, routed)           0.002    19.064    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__73_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__74/P[0]
                         net (fo=2, routed)           0.807    21.389    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__74_n_105
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124    21.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_147/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_147_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.063 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_136/CO[3]
                         net (fo=1, routed)           0.000    22.063    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_136_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.397 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_273/O[1]
                         net (fo=2, routed)           1.284    23.681    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__74_0[1]
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.332    24.013 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_64/O
                         net (fo=2, routed)           0.679    24.692    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.331    25.023 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_68/O
                         net (fo=1, routed)           0.000    25.023    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__78_3[3]
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.399 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.399    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_40_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.638 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_70__0/O[2]
                         net (fo=3, routed)           2.838    28.477    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_70__0_n_5
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.301    28.778 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_36/O
                         net (fo=2, routed)           0.418    29.196    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_36_n_0
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.124    29.320 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_5/O
                         net (fo=2, routed)           0.617    29.936    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_5_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.060 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_9/O
                         net (fo=1, routed)           0.000    30.060    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_9_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.436 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.437    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.656 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           1.214    31.870    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_9[16]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    36.077 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    36.079    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.597 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.996    38.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.124    38.717 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    38.717    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.250 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    39.250    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.469 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           0.997    40.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_35[9]
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.295    40.761 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    40.761    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.294 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.294    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.617 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.453    42.071    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][13]
    SLICE_X52Y73         LUT3 (Prop_lut3_I0_O)        0.306    42.377 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__3_i_5__1/O
                         net (fo=21, routed)          3.171    45.548    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__77_1[13]
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.595    48.575    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/CLK
                         clock pessimism              0.480    49.055    
                         clock uncertainty           -0.103    48.952    
    DSP48_X0Y54          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362    48.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75
  -------------------------------------------------------------------
                         required time                         48.590    
                         arrival time                         -45.548    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.461ns  (logic 24.067ns (51.800%)  route 22.394ns (48.200%))
  Logic Levels:           32  (CARRY4=15 DSP48E1=5 LUT1=1 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 48.575 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.608    -0.932    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X53Y77         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/Q
                         net (fo=22, routed)          2.705     2.192    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/Q[10]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      3.831     6.023 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           0.815     6.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X11Y112        LUT2 (Prop_lut2_I0_O)        0.124     6.962 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_88/O
                         net (fo=1, routed)           0.000     6.962    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_88_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.512 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.512    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_73_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_69/O[1]
                         net (fo=1, routed)           0.795     8.642    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/b[5]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.303     8.945 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_44/O
                         net (fo=1, routed)           0.000     8.945    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_1[2]
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.325 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.325    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_16_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.648 f  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_11/O[1]
                         net (fo=2, routed)           1.820    11.468    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/s_h[9]_10[13]
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.306    11.774 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_14/O
                         net (fo=1, routed)           0.000    11.774    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_14_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_2_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.526 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_1/O[0]
                         net (fo=4, routed)           2.514    15.040    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/element_subtract[16]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    19.062 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__73/PCOUT[47]
                         net (fo=1, routed)           0.002    19.064    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__73_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__74/P[0]
                         net (fo=2, routed)           0.807    21.389    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__74_n_105
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124    21.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_147/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_147_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.063 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_136/CO[3]
                         net (fo=1, routed)           0.000    22.063    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_136_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.397 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_273/O[1]
                         net (fo=2, routed)           1.284    23.681    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__74_0[1]
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.332    24.013 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_64/O
                         net (fo=2, routed)           0.679    24.692    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.331    25.023 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_68/O
                         net (fo=1, routed)           0.000    25.023    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__78_3[3]
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.399 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.399    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_40_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.638 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_70__0/O[2]
                         net (fo=3, routed)           2.838    28.477    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_70__0_n_5
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.301    28.778 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_36/O
                         net (fo=2, routed)           0.418    29.196    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_36_n_0
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.124    29.320 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_5/O
                         net (fo=2, routed)           0.617    29.936    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_5_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.060 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_9/O
                         net (fo=1, routed)           0.000    30.060    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_9_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.436 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.437    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.656 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           1.214    31.870    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_9[16]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    36.077 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    36.079    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.597 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.996    38.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.124    38.717 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    38.717    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.250 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    39.250    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.469 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           0.997    40.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_35[9]
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.295    40.761 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    40.761    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.339 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/O[2]
                         net (fo=2, routed)           0.449    41.789    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][10]
    SLICE_X53Y73         LUT3 (Prop_lut3_I0_O)        0.301    42.090 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__3_i_8__0/O
                         net (fo=21, routed)          3.440    45.530    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__77_1[10]
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.595    48.575    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/CLK
                         clock pessimism              0.480    49.055    
                         clock uncertainty           -0.103    48.952    
    DSP48_X0Y54          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362    48.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75
  -------------------------------------------------------------------
                         required time                         48.590    
                         arrival time                         -45.530    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.459ns  (logic 24.138ns (51.956%)  route 22.321ns (48.044%))
  Logic Levels:           32  (CARRY4=15 DSP48E1=5 LUT1=1 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 48.575 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.608    -0.932    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X53Y77         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/Q
                         net (fo=22, routed)          2.705     2.192    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/Q[10]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      3.831     6.023 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           0.815     6.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X11Y112        LUT2 (Prop_lut2_I0_O)        0.124     6.962 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_88/O
                         net (fo=1, routed)           0.000     6.962    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_88_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.512 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.512    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_73_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_69/O[1]
                         net (fo=1, routed)           0.795     8.642    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/b[5]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.303     8.945 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_44/O
                         net (fo=1, routed)           0.000     8.945    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_1[2]
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.325 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.325    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_16_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.648 f  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_11/O[1]
                         net (fo=2, routed)           1.820    11.468    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/s_h[9]_10[13]
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.306    11.774 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_14/O
                         net (fo=1, routed)           0.000    11.774    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_14_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_2_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.526 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_1/O[0]
                         net (fo=4, routed)           2.514    15.040    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/element_subtract[16]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    19.062 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__73/PCOUT[47]
                         net (fo=1, routed)           0.002    19.064    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__73_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__74/P[0]
                         net (fo=2, routed)           0.807    21.389    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__74_n_105
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124    21.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_147/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_147_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.063 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_136/CO[3]
                         net (fo=1, routed)           0.000    22.063    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_136_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.397 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_273/O[1]
                         net (fo=2, routed)           1.284    23.681    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__74_0[1]
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.332    24.013 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_64/O
                         net (fo=2, routed)           0.679    24.692    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.331    25.023 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_68/O
                         net (fo=1, routed)           0.000    25.023    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__78_3[3]
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.399 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.399    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_40_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.638 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_70__0/O[2]
                         net (fo=3, routed)           2.838    28.477    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_70__0_n_5
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.301    28.778 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_36/O
                         net (fo=2, routed)           0.418    29.196    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_36_n_0
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.124    29.320 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_5/O
                         net (fo=2, routed)           0.617    29.936    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_5_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.060 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_9/O
                         net (fo=1, routed)           0.000    30.060    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_9_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.436 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.437    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.656 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           1.214    31.870    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_9[16]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    36.077 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    36.079    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.597 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.996    38.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.124    38.717 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    38.717    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.250 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    39.250    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.469 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           0.997    40.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_35[9]
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.295    40.761 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    40.761    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    41.404 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/O[3]
                         net (fo=2, routed)           0.444    41.848    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][11]
    SLICE_X53Y73         LUT3 (Prop_lut3_I0_O)        0.307    42.155 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__3_i_7__0/O
                         net (fo=21, routed)          3.372    45.527    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__77_1[11]
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.595    48.575    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/CLK
                         clock pessimism              0.480    49.055    
                         clock uncertainty           -0.103    48.952    
    DSP48_X0Y54          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.362    48.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75
  -------------------------------------------------------------------
                         required time                         48.590    
                         arrival time                         -45.527    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__71/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.427ns  (logic 24.334ns (52.413%)  route 22.093ns (47.587%))
  Logic Levels:           31  (CARRY4=14 DSP48E1=5 LUT2=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 48.570 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.608    -0.932    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X53Y77         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/Q
                         net (fo=22, routed)          2.761     2.248    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/Q[10]
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      3.831     6.079 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/P[0]
                         net (fo=2, routed)           0.901     6.980    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42_n_105
    SLICE_X78Y106        LUT2 (Prop_lut2_I0_O)        0.124     7.104 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_88/O
                         net (fo=1, routed)           0.000     7.104    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_88_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.637 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_73_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.856 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_69/O[0]
                         net (fo=1, routed)           1.176     9.032    design_1_i/gradientdescent_0/U0_n_170
    SLICE_X77Y89         LUT2 (Prop_lut2_I1_O)        0.295     9.327 r  design_1_i/gradientdescent_0/ARG__11_i_45/O
                         net (fo=1, routed)           0.000     9.327    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__46_13[1]
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.877 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.877    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_16_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.211 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_11/O[1]
                         net (fo=2, routed)           0.604    10.815    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[4]_3[13]
    SLICE_X75Y90         LUT2 (Prop_lut2_I0_O)        0.303    11.118 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_14/O
                         net (fo=1, routed)           0.000    11.118    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_14_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.668 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.668    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_2_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.890 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_1/O[0]
                         net (fo=4, routed)           3.265    15.154    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[4]_27[16]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026    19.180 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__13/PCOUT[47]
                         net (fo=1, routed)           0.002    19.182    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__13_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.700 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__14/P[0]
                         net (fo=2, routed)           0.856    21.557    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__14_n_105
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124    21.681 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_150/O
                         net (fo=1, routed)           0.000    21.681    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_150_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.324 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_137/O[3]
                         net (fo=2, routed)           1.646    23.969    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__14[3]
    SLICE_X77Y19         LUT3 (Prop_lut3_I1_O)        0.333    24.302 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_i_66/O
                         net (fo=2, routed)           0.469    24.771    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_8[1]
    SLICE_X77Y19         LUT4 (Prop_lut4_I3_O)        0.326    25.097 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_i_70/O
                         net (fo=1, routed)           0.000    25.097    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__6_3[1]
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.737 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_40/O[3]
                         net (fo=2, routed)           2.104    27.841    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_40_n_4
    SLICE_X62Y47         LUT3 (Prop_lut3_I0_O)        0.306    28.147 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_38/O
                         net (fo=2, routed)           0.441    28.588    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_38_n_0
    SLICE_X62Y48         LUT5 (Prop_lut5_I3_O)        0.124    28.712 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_7/O
                         net (fo=2, routed)           0.900    29.612    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_7_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I0_O)        0.124    29.736 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_11/O
                         net (fo=1, routed)           0.000    29.736    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_11_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.269 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.270    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.489 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_4__0/O[0]
                         net (fo=1, routed)           1.097    31.586    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[1]_8[16]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    35.793 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002    35.795    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.313 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__2/P[0]
                         net (fo=2, routed)           0.961    38.274    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__2_n_105
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124    38.398 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_16/O
                         net (fo=1, routed)           0.000    38.398    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_16_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.948 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.948    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_12_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.282 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_12/O[1]
                         net (fo=1, routed)           0.995    40.277    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[1]_34[10]
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.303    40.580 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_5/O
                         net (fo=1, routed)           0.000    40.580    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_5_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    40.960 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.960    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_2_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.275 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.834    42.109    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[1][15]
    SLICE_X53Y83         LUT5 (Prop_lut5_I0_O)        0.307    42.416 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG_i_4__1/O
                         net (fo=21, routed)          3.079    45.496    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/A[15]
    DSP48_X0Y52          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__71/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.590    48.570    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y52          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__71/CLK
                         clock pessimism              0.480    49.050    
                         clock uncertainty           -0.103    48.947    
    DSP48_X0Y52          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    48.585    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__71
  -------------------------------------------------------------------
                         required time                         48.585    
                         arrival time                         -45.496    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__73/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.333ns  (logic 24.341ns (52.535%)  route 21.992ns (47.465%))
  Logic Levels:           31  (CARRY4=14 DSP48E1=5 LUT2=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 48.565 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.608    -0.932    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X53Y77         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/Q
                         net (fo=22, routed)          2.761     2.248    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/Q[10]
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      3.831     6.079 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/P[0]
                         net (fo=2, routed)           0.901     6.980    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42_n_105
    SLICE_X78Y106        LUT2 (Prop_lut2_I0_O)        0.124     7.104 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_88/O
                         net (fo=1, routed)           0.000     7.104    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_88_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.637 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_73_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.856 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_69/O[0]
                         net (fo=1, routed)           1.176     9.032    design_1_i/gradientdescent_0/U0_n_170
    SLICE_X77Y89         LUT2 (Prop_lut2_I1_O)        0.295     9.327 r  design_1_i/gradientdescent_0/ARG__11_i_45/O
                         net (fo=1, routed)           0.000     9.327    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__46_13[1]
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.877 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.877    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_16_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.211 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_11/O[1]
                         net (fo=2, routed)           0.604    10.815    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[4]_3[13]
    SLICE_X75Y90         LUT2 (Prop_lut2_I0_O)        0.303    11.118 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_14/O
                         net (fo=1, routed)           0.000    11.118    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_14_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.668 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.668    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_2_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.890 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_1/O[0]
                         net (fo=4, routed)           3.265    15.154    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[4]_27[16]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026    19.180 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__13/PCOUT[47]
                         net (fo=1, routed)           0.002    19.182    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__13_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.700 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__14/P[0]
                         net (fo=2, routed)           0.856    21.557    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__14_n_105
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124    21.681 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_150/O
                         net (fo=1, routed)           0.000    21.681    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_150_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.324 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_137/O[3]
                         net (fo=2, routed)           1.646    23.969    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__14[3]
    SLICE_X77Y19         LUT3 (Prop_lut3_I1_O)        0.333    24.302 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_i_66/O
                         net (fo=2, routed)           0.469    24.771    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_8[1]
    SLICE_X77Y19         LUT4 (Prop_lut4_I3_O)        0.326    25.097 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_i_70/O
                         net (fo=1, routed)           0.000    25.097    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__6_3[1]
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.737 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_40/O[3]
                         net (fo=2, routed)           2.104    27.841    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_40_n_4
    SLICE_X62Y47         LUT3 (Prop_lut3_I0_O)        0.306    28.147 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_38/O
                         net (fo=2, routed)           0.441    28.588    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_38_n_0
    SLICE_X62Y48         LUT5 (Prop_lut5_I3_O)        0.124    28.712 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_7/O
                         net (fo=2, routed)           0.900    29.612    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_7_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I0_O)        0.124    29.736 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_11/O
                         net (fo=1, routed)           0.000    29.736    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_11_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.269 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.270    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.489 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_4__0/O[0]
                         net (fo=1, routed)           1.097    31.586    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[1]_8[16]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    35.793 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002    35.795    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.313 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__2/P[0]
                         net (fo=2, routed)           0.961    38.274    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__2_n_105
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124    38.398 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_16/O
                         net (fo=1, routed)           0.000    38.398    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_16_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.948 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.948    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_12_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.282 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_12/O[1]
                         net (fo=1, routed)           0.995    40.277    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[1]_34[10]
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.303    40.580 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_5/O
                         net (fo=1, routed)           0.000    40.580    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_5_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    40.960 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.960    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_2_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.283 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.798    42.081    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[1][13]
    SLICE_X52Y78         LUT5 (Prop_lut5_I0_O)        0.306    42.387 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG_i_6__1/O
                         net (fo=21, routed)          3.014    45.401    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/A[13]
    DSP48_X0Y50          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__73/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.585    48.565    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y50          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__73/CLK
                         clock pessimism              0.480    49.045    
                         clock uncertainty           -0.103    48.942    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    48.492    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__73
  -------------------------------------------------------------------
                         required time                         48.492    
                         arrival time                         -45.401    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.416ns  (logic 24.261ns (52.269%)  route 22.155ns (47.731%))
  Logic Levels:           33  (CARRY4=16 DSP48E1=5 LUT1=1 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 48.575 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.608    -0.932    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X53Y77         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/Q
                         net (fo=22, routed)          2.705     2.192    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/Q[10]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      3.831     6.023 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           0.815     6.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X11Y112        LUT2 (Prop_lut2_I0_O)        0.124     6.962 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_88/O
                         net (fo=1, routed)           0.000     6.962    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_88_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.512 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.512    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_73_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_69/O[1]
                         net (fo=1, routed)           0.795     8.642    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/b[5]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.303     8.945 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_44/O
                         net (fo=1, routed)           0.000     8.945    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_1[2]
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.325 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.325    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_16_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.648 f  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_11/O[1]
                         net (fo=2, routed)           1.820    11.468    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/s_h[9]_10[13]
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.306    11.774 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_14/O
                         net (fo=1, routed)           0.000    11.774    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_14_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_2_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.526 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_1/O[0]
                         net (fo=4, routed)           2.514    15.040    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/element_subtract[16]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    19.062 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__73/PCOUT[47]
                         net (fo=1, routed)           0.002    19.064    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__73_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__74/P[0]
                         net (fo=2, routed)           0.807    21.389    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__74_n_105
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124    21.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_147/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_147_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.063 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_136/CO[3]
                         net (fo=1, routed)           0.000    22.063    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_136_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.397 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_273/O[1]
                         net (fo=2, routed)           1.284    23.681    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__74_0[1]
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.332    24.013 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_64/O
                         net (fo=2, routed)           0.679    24.692    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.331    25.023 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_68/O
                         net (fo=1, routed)           0.000    25.023    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__78_3[3]
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.399 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.399    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_40_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.638 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_70__0/O[2]
                         net (fo=3, routed)           2.838    28.477    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_70__0_n_5
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.301    28.778 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_36/O
                         net (fo=2, routed)           0.418    29.196    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_36_n_0
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.124    29.320 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_5/O
                         net (fo=2, routed)           0.617    29.936    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_5_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.060 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_9/O
                         net (fo=1, routed)           0.000    30.060    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_9_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.436 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.437    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.656 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           1.214    31.870    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_9[16]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    36.077 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    36.079    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.597 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.996    38.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.124    38.717 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    38.717    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.250 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    39.250    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.469 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           0.997    40.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_35[9]
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.295    40.761 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    40.761    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.294 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.294    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.533 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/O[2]
                         net (fo=2, routed)           0.353    41.886    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][14]
    SLICE_X55Y72         LUT3 (Prop_lut3_I0_O)        0.301    42.187 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__3_i_4__1/O
                         net (fo=21, routed)          3.297    45.484    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__77_1[14]
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.595    48.575    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/CLK
                         clock pessimism              0.480    49.055    
                         clock uncertainty           -0.103    48.952    
    DSP48_X0Y54          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    48.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75
  -------------------------------------------------------------------
                         required time                         48.590    
                         arrival time                         -45.484    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.376ns  (logic 24.235ns (52.258%)  route 22.141ns (47.742%))
  Logic Levels:           33  (CARRY4=16 DSP48E1=5 LUT1=1 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 48.575 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.608    -0.932    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X53Y77         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/Q
                         net (fo=22, routed)          2.705     2.192    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/Q[10]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      3.831     6.023 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           0.815     6.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X11Y112        LUT2 (Prop_lut2_I0_O)        0.124     6.962 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_88/O
                         net (fo=1, routed)           0.000     6.962    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_88_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.512 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.512    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_73_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_69/O[1]
                         net (fo=1, routed)           0.795     8.642    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/b[5]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.303     8.945 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_44/O
                         net (fo=1, routed)           0.000     8.945    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_1[2]
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.325 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.325    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_16_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.648 f  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__31_i_11/O[1]
                         net (fo=2, routed)           1.820    11.468    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/s_h[9]_10[13]
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.306    11.774 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_14/O
                         net (fo=1, routed)           0.000    11.774    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_14_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_2_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.526 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/e/ARG__31_i_1/O[0]
                         net (fo=4, routed)           2.514    15.040    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/element_subtract[16]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    19.062 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__73/PCOUT[47]
                         net (fo=1, routed)           0.002    19.064    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__73_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__74/P[0]
                         net (fo=2, routed)           0.807    21.389    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__74_n_105
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124    21.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_147/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_147_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.063 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_136/CO[3]
                         net (fo=1, routed)           0.000    22.063    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_136_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.397 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_273/O[1]
                         net (fo=2, routed)           1.284    23.681    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__74_0[1]
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.332    24.013 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_64/O
                         net (fo=2, routed)           0.679    24.692    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.331    25.023 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_68/O
                         net (fo=1, routed)           0.000    25.023    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__78_3[3]
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.399 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.399    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_40_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.638 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_70__0/O[2]
                         net (fo=3, routed)           2.838    28.477    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_70__0_n_5
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.301    28.778 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_36/O
                         net (fo=2, routed)           0.418    29.196    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_36_n_0
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.124    29.320 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_5/O
                         net (fo=2, routed)           0.617    29.936    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_5_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.060 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_9/O
                         net (fo=1, routed)           0.000    30.060    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_9_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.436 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.437    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.656 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           1.214    31.870    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_9[16]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    36.077 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    36.079    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.597 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.996    38.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.124    38.717 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    38.717    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.250 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    39.250    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.469 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           0.997    40.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_35[9]
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.295    40.761 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    40.761    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.294 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.294    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.443    41.956    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][12]
    SLICE_X53Y73         LUT3 (Prop_lut3_I0_O)        0.295    42.251 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__3_i_6__1/O
                         net (fo=21, routed)          3.193    45.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__77_1[12]
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.595    48.575    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75/CLK
                         clock pessimism              0.480    49.055    
                         clock uncertainty           -0.103    48.952    
    DSP48_X0Y54          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362    48.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__75
  -------------------------------------------------------------------
                         required time                         48.590    
                         arrival time                         -45.444    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__73/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.261ns  (logic 24.334ns (52.602%)  route 21.927ns (47.398%))
  Logic Levels:           31  (CARRY4=14 DSP48E1=5 LUT2=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 48.565 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.608    -0.932    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X53Y77         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.513 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_theta_reg[1][27]/Q
                         net (fo=22, routed)          2.761     2.248    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/Q[10]
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      3.831     6.079 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/P[0]
                         net (fo=2, routed)           0.901     6.980    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42_n_105
    SLICE_X78Y106        LUT2 (Prop_lut2_I0_O)        0.124     7.104 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_88/O
                         net (fo=1, routed)           0.000     7.104    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_88_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.637 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.637    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_73_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.856 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_69/O[0]
                         net (fo=1, routed)           1.176     9.032    design_1_i/gradientdescent_0/U0_n_170
    SLICE_X77Y89         LUT2 (Prop_lut2_I1_O)        0.295     9.327 r  design_1_i/gradientdescent_0/ARG__11_i_45/O
                         net (fo=1, routed)           0.000     9.327    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__46_13[1]
    SLICE_X77Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.877 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.877    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_16_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.211 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__11_i_11/O[1]
                         net (fo=2, routed)           0.604    10.815    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[4]_3[13]
    SLICE_X75Y90         LUT2 (Prop_lut2_I0_O)        0.303    11.118 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_14/O
                         net (fo=1, routed)           0.000    11.118    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_14_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.668 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.668    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_2_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.890 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__11_i_1/O[0]
                         net (fo=4, routed)           3.265    15.154    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[4]_27[16]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026    19.180 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__13/PCOUT[47]
                         net (fo=1, routed)           0.002    19.182    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__13_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.700 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__14/P[0]
                         net (fo=2, routed)           0.856    21.557    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__14_n_105
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124    21.681 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_150/O
                         net (fo=1, routed)           0.000    21.681    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_150_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.324 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_137/O[3]
                         net (fo=2, routed)           1.646    23.969    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__14[3]
    SLICE_X77Y19         LUT3 (Prop_lut3_I1_O)        0.333    24.302 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_i_66/O
                         net (fo=2, routed)           0.469    24.771    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_8[1]
    SLICE_X77Y19         LUT4 (Prop_lut4_I3_O)        0.326    25.097 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_i_70/O
                         net (fo=1, routed)           0.000    25.097    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__6_3[1]
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.737 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_40/O[3]
                         net (fo=2, routed)           2.104    27.841    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_40_n_4
    SLICE_X62Y47         LUT3 (Prop_lut3_I0_O)        0.306    28.147 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_38/O
                         net (fo=2, routed)           0.441    28.588    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_38_n_0
    SLICE_X62Y48         LUT5 (Prop_lut5_I3_O)        0.124    28.712 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_7/O
                         net (fo=2, routed)           0.900    29.612    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_7_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I0_O)        0.124    29.736 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_11/O
                         net (fo=1, routed)           0.000    29.736    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_11_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.269 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_1/CO[3]
                         net (fo=1, routed)           0.001    30.270    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.489 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_4__0/O[0]
                         net (fo=1, routed)           1.097    31.586    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[1]_8[16]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    35.793 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002    35.795    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.313 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__2/P[0]
                         net (fo=2, routed)           0.961    38.274    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__2_n_105
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124    38.398 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_16/O
                         net (fo=1, routed)           0.000    38.398    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_16_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.948 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.948    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_12_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.282 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_12/O[1]
                         net (fo=1, routed)           0.995    40.277    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[1]_34[10]
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.303    40.580 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_5/O
                         net (fo=1, routed)           0.000    40.580    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_5_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    40.960 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.960    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_2_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.275 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.834    42.109    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[1][15]
    SLICE_X53Y83         LUT5 (Prop_lut5_I0_O)        0.307    42.416 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG_i_4__1/O
                         net (fo=21, routed)          2.913    45.329    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/A[15]
    DSP48_X0Y50          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__73/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        1.585    48.565    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y50          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__73/CLK
                         clock pessimism              0.480    49.045    
                         clock uncertainty           -0.103    48.942    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    48.492    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__73
  -------------------------------------------------------------------
                         required time                         48.492    
                         arrival time                         -45.329    
  -------------------------------------------------------------------
                         slack                                  3.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.634    -0.530    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.078    -0.311    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X14Y31         SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.907    -0.766    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X14Y31         SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.250    -0.517    
    SLICE_X14Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.400    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.193%)  route 0.228ns (61.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.632    -0.532    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X47Y44         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[28]/Q
                         net (fo=76, routed)          0.228    -0.162    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_tdata[3]
    SLICE_X42Y50         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.839    -0.834    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X42Y50         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[3]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.053    -0.277    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[3]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.393%)  route 0.414ns (74.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.632    -0.532    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X49Y43         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[14]/Q
                         net (fo=76, routed)          0.414     0.024    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s00_axis_tdata[17]
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.994    -0.679    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s00_axis_aclk
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG/CLK
                         clock pessimism              0.501    -0.178    
    DSP48_X1Y18          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082    -0.096    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.637    -0.527    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y37         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.330    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X21Y37         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.912    -0.761    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y37         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.527    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.075    -0.452    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.635    -0.529    design_1_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X17Y33         FDRE                                         r  design_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  design_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.332    design_1_i/axi_intc_0/U0/INTC_CORE_I/intr_ff[0]
    SLICE_X17Y33         FDRE                                         r  design_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.909    -0.764    design_1_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X17Y33         FDRE                                         r  design_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[1]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X17Y33         FDRE (Hold_fdre_C_D)         0.075    -0.454    design_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.639    -0.525    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X17Y41         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.328    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/sync[1]
    SLICE_X17Y41         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.915    -0.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X17Y41         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.075    -0.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.639    -0.525    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X25Y45         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.328    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X25Y45         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.915    -0.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X25Y45         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X25Y45         FDRE (Hold_fdre_C_D)         0.075    -0.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.628    -0.536    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X21Y26         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.339    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X21Y26         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.901    -0.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X21Y26         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.237    -0.536    
    SLICE_X21Y26         FDRE (Hold_fdre_C_D)         0.075    -0.461    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.640    -0.524    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X23Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.327    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/sync[1]
    SLICE_X23Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.916    -0.757    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X23Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.234    -0.524    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.075    -0.449    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.640    -0.524    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X15Y41         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.327    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/sync[1]
    SLICE_X15Y41         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1903, routed)        0.915    -0.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X15Y41         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.235    -0.524    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.075    -0.449    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y10     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y10     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y8      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y8      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y37     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y37     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y37     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y37     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y37     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y37     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y37     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y37     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y38     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y38     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y38     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y38     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y38     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y38     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y38     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y38     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y37     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y37     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



