Simulator report for lab07
Thu Apr 25 09:25:17 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 163 nodes    ;
; Simulation Coverage         ;      50.31 % ;
; Total Number of Transitions ; 5660         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      50.31 % ;
; Total nodes checked                                 ; 163          ;
; Total output ports checked                          ; 163          ;
; Total output ports with complete 1/0-value coverage ; 82           ;
; Total output ports with no 1/0-value coverage       ; 64           ;
; Total output ports with no 1-value coverage         ; 81           ;
; Total output ports with no 0-value coverage         ; 64           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                  ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; Node Name                                                   ; Output Port Name                                            ; Output Port Type ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; |lab07|sel[0]                                               ; |lab07|sel[0]                                               ; out              ;
; |lab07|sel[1]                                               ; |lab07|sel[1]                                               ; out              ;
; |lab07|aluo[0]                                              ; |lab07|aluo[0]                                              ; pin_out          ;
; |lab07|aluo[1]                                              ; |lab07|aluo[1]                                              ; pin_out          ;
; |lab07|aluo[2]                                              ; |lab07|aluo[2]                                              ; pin_out          ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~0              ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~0              ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~1              ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~1              ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~3              ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~3              ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~4              ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~4              ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~5              ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~5              ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~6              ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~6              ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~7              ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~7              ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~8              ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~8              ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|result_node[0]~0 ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~9              ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~9              ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~11             ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~11             ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~12             ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~12             ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~13             ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~13             ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~14             ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~14             ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~15             ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~15             ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~16             ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~16             ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~17             ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~17             ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|result_node[0]~1 ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|result_node[0]   ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~1              ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~1              ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~3              ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~3              ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~4              ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~4              ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~5              ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~5              ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~6              ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~6              ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~7              ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~7              ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~8              ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~8              ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~9              ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~9              ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~11             ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~11             ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~12             ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~12             ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~13             ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~13             ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~14             ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~14             ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~15             ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~15             ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~16             ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~16             ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~17             ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~17             ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~1 ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]   ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~1              ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~1              ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~3              ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~3              ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~5              ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~5              ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~6              ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~6              ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~7              ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~7              ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~8              ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~8              ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~9              ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~9              ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~11             ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~11             ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~13             ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~13             ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~14             ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~14             ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~15             ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~15             ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~16             ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~16             ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~17             ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~17             ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~1 ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]   ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~1              ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~1              ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~3              ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~3              ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~5              ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~5              ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~6              ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~6              ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~7              ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~7              ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~8              ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~8              ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~9              ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~9              ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~11             ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~11             ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~13             ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~13             ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~14             ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~14             ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~15             ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~15             ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~16             ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~16             ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~17             ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~17             ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~1              ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~1              ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~3              ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~3              ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~5              ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~5              ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~6              ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~6              ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~7              ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~7              ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~8              ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~8              ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~9              ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~9              ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~11             ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~11             ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~13             ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~13             ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~14             ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~14             ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~15             ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~15             ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~16             ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~16             ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~17             ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~17             ; out0             ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; Node Name                                                   ; Output Port Name                                            ; Output Port Type ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; |lab07|aluo~0                                               ; |lab07|aluo~0                                               ; out0             ;
; |lab07|aluo~1                                               ; |lab07|aluo~1                                               ; out0             ;
; |lab07|aluo~2                                               ; |lab07|aluo~2                                               ; out0             ;
; |lab07|aluo~3                                               ; |lab07|aluo~3                                               ; out0             ;
; |lab07|aluo~4                                               ; |lab07|aluo~4                                               ; out0             ;
; |lab07|aluo~5                                               ; |lab07|aluo~5                                               ; out0             ;
; |lab07|aluo~6                                               ; |lab07|aluo~6                                               ; out0             ;
; |lab07|aluo~7                                               ; |lab07|aluo~7                                               ; out0             ;
; |lab07|A[0]                                                 ; |lab07|A[0]                                                 ; out              ;
; |lab07|A[1]                                                 ; |lab07|A[1]                                                 ; out              ;
; |lab07|A[2]                                                 ; |lab07|A[2]                                                 ; out              ;
; |lab07|A[3]                                                 ; |lab07|A[3]                                                 ; out              ;
; |lab07|B[0]                                                 ; |lab07|B[0]                                                 ; out              ;
; |lab07|B[1]                                                 ; |lab07|B[1]                                                 ; out              ;
; |lab07|B[2]                                                 ; |lab07|B[2]                                                 ; out              ;
; |lab07|B[3]                                                 ; |lab07|B[3]                                                 ; out              ;
; |lab07|aluo[3]                                              ; |lab07|aluo[3]                                              ; pin_out          ;
; |lab07|aluo[4]                                              ; |lab07|aluo[4]                                              ; pin_out          ;
; |lab07|Add0~0                                               ; |lab07|Add0~0                                               ; out0             ;
; |lab07|Add0~1                                               ; |lab07|Add0~1                                               ; out0             ;
; |lab07|Add0~2                                               ; |lab07|Add0~2                                               ; out0             ;
; |lab07|Add0~3                                               ; |lab07|Add0~3                                               ; out0             ;
; |lab07|Add0~4                                               ; |lab07|Add0~4                                               ; out0             ;
; |lab07|Add0~5                                               ; |lab07|Add0~5                                               ; out0             ;
; |lab07|Add0~6                                               ; |lab07|Add0~6                                               ; out0             ;
; |lab07|Add0~7                                               ; |lab07|Add0~7                                               ; out0             ;
; |lab07|Add0~8                                               ; |lab07|Add0~8                                               ; out0             ;
; |lab07|Add0~9                                               ; |lab07|Add0~9                                               ; out0             ;
; |lab07|Add0~10                                              ; |lab07|Add0~10                                              ; out0             ;
; |lab07|Add0~11                                              ; |lab07|Add0~11                                              ; out0             ;
; |lab07|Add0~12                                              ; |lab07|Add0~12                                              ; out0             ;
; |lab07|Add0~13                                              ; |lab07|Add0~13                                              ; out0             ;
; |lab07|Add0~14                                              ; |lab07|Add0~14                                              ; out0             ;
; |lab07|Add0~15                                              ; |lab07|Add0~15                                              ; out0             ;
; |lab07|Add0~16                                              ; |lab07|Add0~16                                              ; out0             ;
; |lab07|Add1~0                                               ; |lab07|Add1~0                                               ; out0             ;
; |lab07|Add1~1                                               ; |lab07|Add1~1                                               ; out0             ;
; |lab07|Add1~2                                               ; |lab07|Add1~2                                               ; out0             ;
; |lab07|Add1~3                                               ; |lab07|Add1~3                                               ; out0             ;
; |lab07|Add1~4                                               ; |lab07|Add1~4                                               ; out0             ;
; |lab07|Add1~5                                               ; |lab07|Add1~5                                               ; out0             ;
; |lab07|Add1~6                                               ; |lab07|Add1~6                                               ; out0             ;
; |lab07|Add1~7                                               ; |lab07|Add1~7                                               ; out0             ;
; |lab07|Add1~8                                               ; |lab07|Add1~8                                               ; out0             ;
; |lab07|Add1~9                                               ; |lab07|Add1~9                                               ; out0             ;
; |lab07|Add1~10                                              ; |lab07|Add1~10                                              ; out0             ;
; |lab07|Add1~11                                              ; |lab07|Add1~11                                              ; out0             ;
; |lab07|Add1~12                                              ; |lab07|Add1~12                                              ; out0             ;
; |lab07|Add1~13                                              ; |lab07|Add1~13                                              ; out0             ;
; |lab07|Add1~14                                              ; |lab07|Add1~14                                              ; out0             ;
; |lab07|Add1~15                                              ; |lab07|Add1~15                                              ; out0             ;
; |lab07|Add1~16                                              ; |lab07|Add1~16                                              ; out0             ;
; |lab07|Add1~17                                              ; |lab07|Add1~17                                              ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~2              ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~2              ; out0             ;
; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~10             ; |lab07|lpm_mux:Mux4|mux_7qc:auto_generated|_~10             ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~0              ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~0              ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~2              ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~2              ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~0 ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~10             ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~10             ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~0              ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~0              ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~2              ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~2              ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~4              ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~4              ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~0 ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~10             ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~10             ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~12             ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~12             ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~0              ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~0              ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~2              ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~2              ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~4              ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~4              ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~0 ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~10             ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~10             ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~12             ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~12             ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~1 ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]   ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~0              ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~0              ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~2              ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~2              ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~4              ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~4              ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~0 ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~10             ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~10             ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~12             ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~12             ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~1 ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]   ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]   ; out0             ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; Node Name                                                   ; Output Port Name                                            ; Output Port Type ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; |lab07|aluo~2                                               ; |lab07|aluo~2                                               ; out0             ;
; |lab07|aluo~3                                               ; |lab07|aluo~3                                               ; out0             ;
; |lab07|aluo~5                                               ; |lab07|aluo~5                                               ; out0             ;
; |lab07|aluo~6                                               ; |lab07|aluo~6                                               ; out0             ;
; |lab07|aluo~7                                               ; |lab07|aluo~7                                               ; out0             ;
; |lab07|A[2]                                                 ; |lab07|A[2]                                                 ; out              ;
; |lab07|A[3]                                                 ; |lab07|A[3]                                                 ; out              ;
; |lab07|B[1]                                                 ; |lab07|B[1]                                                 ; out              ;
; |lab07|B[2]                                                 ; |lab07|B[2]                                                 ; out              ;
; |lab07|B[3]                                                 ; |lab07|B[3]                                                 ; out              ;
; |lab07|aluo[3]                                              ; |lab07|aluo[3]                                              ; pin_out          ;
; |lab07|aluo[4]                                              ; |lab07|aluo[4]                                              ; pin_out          ;
; |lab07|Add0~0                                               ; |lab07|Add0~0                                               ; out0             ;
; |lab07|Add0~2                                               ; |lab07|Add0~2                                               ; out0             ;
; |lab07|Add0~5                                               ; |lab07|Add0~5                                               ; out0             ;
; |lab07|Add0~6                                               ; |lab07|Add0~6                                               ; out0             ;
; |lab07|Add0~8                                               ; |lab07|Add0~8                                               ; out0             ;
; |lab07|Add0~9                                               ; |lab07|Add0~9                                               ; out0             ;
; |lab07|Add0~10                                              ; |lab07|Add0~10                                              ; out0             ;
; |lab07|Add0~11                                              ; |lab07|Add0~11                                              ; out0             ;
; |lab07|Add0~12                                              ; |lab07|Add0~12                                              ; out0             ;
; |lab07|Add0~13                                              ; |lab07|Add0~13                                              ; out0             ;
; |lab07|Add0~14                                              ; |lab07|Add0~14                                              ; out0             ;
; |lab07|Add0~15                                              ; |lab07|Add0~15                                              ; out0             ;
; |lab07|Add0~16                                              ; |lab07|Add0~16                                              ; out0             ;
; |lab07|Add1~0                                               ; |lab07|Add1~0                                               ; out0             ;
; |lab07|Add1~1                                               ; |lab07|Add1~1                                               ; out0             ;
; |lab07|Add1~2                                               ; |lab07|Add1~2                                               ; out0             ;
; |lab07|Add1~4                                               ; |lab07|Add1~4                                               ; out0             ;
; |lab07|Add1~7                                               ; |lab07|Add1~7                                               ; out0             ;
; |lab07|Add1~8                                               ; |lab07|Add1~8                                               ; out0             ;
; |lab07|Add1~9                                               ; |lab07|Add1~9                                               ; out0             ;
; |lab07|Add1~10                                              ; |lab07|Add1~10                                              ; out0             ;
; |lab07|Add1~11                                              ; |lab07|Add1~11                                              ; out0             ;
; |lab07|Add1~12                                              ; |lab07|Add1~12                                              ; out0             ;
; |lab07|Add1~13                                              ; |lab07|Add1~13                                              ; out0             ;
; |lab07|Add1~14                                              ; |lab07|Add1~14                                              ; out0             ;
; |lab07|Add1~15                                              ; |lab07|Add1~15                                              ; out0             ;
; |lab07|Add1~16                                              ; |lab07|Add1~16                                              ; out0             ;
; |lab07|Add1~17                                              ; |lab07|Add1~17                                              ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~0              ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|_~0              ; out0             ;
; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~0 ; |lab07|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~0              ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~0              ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~2              ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~2              ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~4              ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~4              ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~0 ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~10             ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~10             ; out0             ;
; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~12             ; |lab07|lpm_mux:Mux2|mux_7qc:auto_generated|_~12             ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~0              ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~0              ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~2              ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~2              ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~4              ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~4              ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~0 ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~10             ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~10             ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~12             ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|_~12             ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~1 ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]   ; |lab07|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~0              ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~0              ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~2              ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~2              ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~4              ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~4              ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~0 ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~10             ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~10             ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~12             ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|_~12             ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~1 ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]   ; |lab07|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]   ; out0             ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 25 09:25:17 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab07 -c lab07
Info: Using vector source file "C:/Users/Administrator/Desktop/lab07/lab07.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      50.31 %
Info: Number of transitions in simulation is 5660
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 155 megabytes
    Info: Processing ended: Thu Apr 25 09:25:17 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


