<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › include › asm › mcfpit.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mcfpit.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	mcfpit.h -- ColdFire internal PIT timer support defines.</span>
<span class="cm"> *</span>
<span class="cm"> *	(C) Copyright 2003, Greg Ungerer (gerg@snapgear.com)</span>
<span class="cm"> */</span>

<span class="cm">/****************************************************************************/</span>
<span class="cp">#ifndef	mcfpit_h</span>
<span class="cp">#define	mcfpit_h</span>
<span class="cm">/****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Define the PIT timer register address offsets.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFPIT_PCSR		0x0		</span><span class="cm">/* PIT control register */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PMR		0x2		</span><span class="cm">/* PIT modulus register */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCNTR		0x4		</span><span class="cm">/* PIT count register */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	Bit definitions for the PIT Control and Status register.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFPIT_PCSR_CLK1	0x0000		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK2	0x0100		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK4	0x0200		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK8	0x0300		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK16	0x0400		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK32	0x0500		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK64	0x0600		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK128	0x0700		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK256	0x0800		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK512	0x0900		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK1024	0x0a00		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK2048	0x0b00		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK4096	0x0c00		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK8192	0x0d00		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK16384	0x0e00		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_CLK32768	0x0f00		</span><span class="cm">/* System clock divisor */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_DOZE	0x0040		</span><span class="cm">/* Clock run in doze mode */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_HALTED	0x0020		</span><span class="cm">/* Clock run in halt mode */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_OVW		0x0010		</span><span class="cm">/* Overwrite PIT counter now */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_PIE		0x0008		</span><span class="cm">/* Enable PIT interrupt */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_PIF		0x0004		</span><span class="cm">/* PIT interrupt flag */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_RLD		0x0002		</span><span class="cm">/* Reload counter */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_EN		0x0001		</span><span class="cm">/* Enable PIT */</span><span class="cp"></span>
<span class="cp">#define	MCFPIT_PCSR_DISABLE	0x0000		</span><span class="cm">/* Disable PIT */</span><span class="cp"></span>

<span class="cm">/****************************************************************************/</span>
<span class="cp">#endif	</span><span class="cm">/* mcfpit_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
