// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "xup_clk_divider,Vivado 2018.3" *)
module multiplexer_xup_clk_divider_15_3(clkin, clkout);
  input clkin;
  output clkout;
endmodule
