Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Sep 28 17:04:35 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Slave_SPI_timing_summary_routed.rpt -pb Slave_SPI_timing_summary_routed.pb -rpx Slave_SPI_timing_summary_routed.rpx -warn_on_violation
| Design       : Slave_SPI
| Device       : 7k70t-fbv484
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (11)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: sclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   48          inf        0.000                      0                   48           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            miso
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.002ns  (logic 2.595ns (64.844%)  route 1.407ns (35.156%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  miso_reg/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.223     0.223 r  miso_reg/Q
                         net (fo=1, routed)           1.407     1.630    miso_OBUF
    AA18                 OBUF (Prop_obuf_I_O)         2.372     4.002 r  miso_OBUF_inst/O
                         net (fo=0)                   0.000     4.002    miso
    AA18                                                              r  miso (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.885ns  (logic 2.609ns (67.158%)  route 1.276ns (32.842%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  data_out_reg[6]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  data_out_reg[6]/Q
                         net (fo=1, routed)           1.276     1.499    data_out_OBUF[6]
    AB16                 OBUF (Prop_obuf_I_O)         2.386     3.885 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.885    data_out[6]
    AB16                                                              r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.884ns  (logic 2.605ns (67.085%)  route 1.278ns (32.915%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  data_out_reg[3]/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.223     0.223 r  data_out_reg[3]/Q
                         net (fo=1, routed)           1.278     1.501    data_out_OBUF[3]
    AA14                 OBUF (Prop_obuf_I_O)         2.382     3.884 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.884    data_out[3]
    AA14                                                              r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.882ns  (logic 2.605ns (67.106%)  route 1.277ns (32.894%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  data_out_reg[7]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  data_out_reg[7]/Q
                         net (fo=1, routed)           1.277     1.500    data_out_OBUF[7]
    AB15                 OBUF (Prop_obuf_I_O)         2.382     3.882 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.882    data_out[7]
    AB15                                                              r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 2.599ns (67.101%)  route 1.274ns (32.899%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  done_reg/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  done_reg/Q
                         net (fo=1, routed)           1.274     1.497    done_OBUF
    AB18                 OBUF (Prop_obuf_I_O)         2.376     3.873 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.873    done
    AB18                                                              r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.782ns  (logic 2.597ns (68.679%)  route 1.185ns (31.321%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  data_out_reg[4]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  data_out_reg[4]/Q
                         net (fo=1, routed)           1.185     1.408    data_out_OBUF[4]
    AB17                 OBUF (Prop_obuf_I_O)         2.374     3.782 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.782    data_out[4]
    AB17                                                              r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.778ns  (logic 2.594ns (68.662%)  route 1.184ns (31.338%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  data_out_reg[5]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  data_out_reg[5]/Q
                         net (fo=1, routed)           1.184     1.407    data_out_OBUF[5]
    AA16                 OBUF (Prop_obuf_I_O)         2.371     3.778 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.778    data_out[5]
    AA16                                                              r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.777ns  (logic 2.593ns (68.656%)  route 1.184ns (31.344%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  data_out_reg[2]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  data_out_reg[2]/Q
                         net (fo=1, routed)           1.184     1.407    data_out_OBUF[2]
    AA15                 OBUF (Prop_obuf_I_O)         2.370     3.777 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.777    data_out[2]
    AA15                                                              r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.690ns  (logic 2.561ns (69.415%)  route 1.129ns (30.585%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  data_out_reg[0]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  data_out_reg[0]/Q
                         net (fo=1, routed)           1.129     1.352    data_out_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.338     3.690 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.690    data_out[0]
    V17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.688ns  (logic 2.554ns (69.255%)  route 1.134ns (30.745%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  data_out_reg[1]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  data_out_reg[1]/Q
                         net (fo=1, routed)           1.134     1.357    data_out_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         2.331     3.688 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.688    data_out[1]
    U16                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.128ns (45.123%)  route 0.156ns (54.877%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  bit_cnt_reg[0]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  bit_cnt_reg[0]/Q
                         net (fo=13, routed)          0.156     0.256    bit_cnt[0]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.028     0.284 r  bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.284    miso1[0]
    SLICE_X0Y7           FDCE                                         r  bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.128ns (44.772%)  route 0.158ns (55.228%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  bit_cnt_reg[0]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  bit_cnt_reg[0]/Q
                         net (fo=13, routed)          0.158     0.258    bit_cnt[0]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.028     0.286 r  bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.286    p_1_in[1]
    SLICE_X0Y7           FDCE                                         r  bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.129ns (44.965%)  route 0.158ns (55.035%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  bit_cnt_reg[0]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  bit_cnt_reg[0]/Q
                         net (fo=13, routed)          0.158     0.258    bit_cnt[0]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.029     0.287 r  bit_cnt[2]_i_2/O
                         net (fo=1, routed)           0.000     0.287    p_1_in[2]
    SLICE_X0Y7           FDCE                                         r  bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            miso_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.198ns (61.541%)  route 0.124ns (38.459%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  bit_cnt_reg[2]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.091     0.091 r  bit_cnt_reg[2]/Q
                         net (fo=10, routed)          0.124     0.215    bit_cnt[2]
    SLICE_X0Y7           MUXF7 (Prop_muxf7_S_O)       0.107     0.322 r  miso_reg_i_1/O
                         net (fo=1, routed)           0.000     0.322    miso0
    SLICE_X0Y7           FDCE                                         r  miso_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.059ns (14.846%)  route 0.336ns (85.154%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 f  reset_IBUF_inst/O
                         net (fo=13, routed)          0.336     0.395    reset_IBUF
    SLICE_X0Y9           FDCE                                         f  data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi
                            (input port)
  Destination:            data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.072ns (17.751%)  route 0.333ns (82.249%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  mosi (IN)
                         net (fo=0)                   0.000     0.000    mosi
    W16                  IBUF (Prop_ibuf_I_O)         0.072     0.072 r  mosi_IBUF_inst/O
                         net (fo=8, routed)           0.333     0.405    mosi_IBUF
    SLICE_X0Y9           FDCE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi
                            (input port)
  Destination:            data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.072ns (17.413%)  route 0.341ns (82.587%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  mosi (IN)
                         net (fo=0)                   0.000     0.000    mosi
    W16                  IBUF (Prop_ibuf_I_O)         0.072     0.072 r  mosi_IBUF_inst/O
                         net (fo=8, routed)           0.341     0.413    mosi_IBUF
    SLICE_X1Y10          FDCE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.059ns (13.426%)  route 0.378ns (86.574%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 f  reset_IBUF_inst/O
                         net (fo=13, routed)          0.378     0.436    reset_IBUF
    SLICE_X0Y7           FDCE                                         f  bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.059ns (13.426%)  route 0.378ns (86.574%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 f  reset_IBUF_inst/O
                         net (fo=13, routed)          0.378     0.436    reset_IBUF
    SLICE_X0Y7           FDCE                                         f  bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.059ns (13.426%)  route 0.378ns (86.574%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 f  reset_IBUF_inst/O
                         net (fo=13, routed)          0.378     0.436    reset_IBUF
    SLICE_X0Y7           FDCE                                         f  bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





