# CustomProcessor
RISC processor made from systemverilog

Contains all SystemVerilog and custom code to run three programs
16bit fix point decimal -> IEEE 16bit floating point number
IEEE 16bit floating point -> 16bit fix point decimal
IEEE 16bit floating point addition

Constraints: As per problem restrictions, we are constrained to:
8bit memory
9bit instruction memory

