#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 30 10:50:37 2019
# Process ID: 6033
# Current directory: /home/lsriw/HLS_STANISZ/HLS/FIR_AXI4/Solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/fir/xsim_script.tcl}
# Log file: /home/lsriw/HLS_STANISZ/HLS/FIR_AXI4/Solution1/sim/verilog/xsim.log
# Journal file: /home/lsriw/HLS_STANISZ/HLS/FIR_AXI4/Solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source fir.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "125000"
// RTL Simulation : 1 / 10 [0.00%] @ "1225000"
// RTL Simulation : 2 / 10 [0.00%] @ "2255000"
// RTL Simulation : 3 / 10 [0.00%] @ "3285000"
// RTL Simulation : 4 / 10 [0.00%] @ "4315000"
// RTL Simulation : 5 / 10 [0.00%] @ "5345000"
// RTL Simulation : 6 / 10 [0.00%] @ "6375000"
// RTL Simulation : 7 / 10 [0.00%] @ "7405000"
// RTL Simulation : 8 / 10 [0.00%] @ "8435000"
// RTL Simulation : 9 / 10 [0.00%] @ "9465000"
// RTL Simulation : 10 / 10 [100.00%] @ "10495000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10535 ns : File "/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4/Solution1/sim/verilog/fir.autotb.v" Line 515
## quit
INFO: [Common 17-206] Exiting xsim at Wed Oct 30 10:50:53 2019...
