<?xml version='1.0'?>
<island simulinkPath='final_project_1/txrx_fp/Symbol recovery' topLevelEntity='final_project_1_txrx_fp_Symbol_recovery'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_3_v' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_3_v' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelIn.stm' highLevelName='v' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_5_c' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_5_c' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelIn.stm' highLevelName='c' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_1_in_I' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_1_in_I' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelIn.stm' highLevelName='in_I' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_in_Q' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_2_in_Q' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelIn.stm' highLevelName='in_Q' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_4_sample_crement' clock='clk' reset='areset' width='2' dir='in' role='data' qsys_role='data_in_4_sample_crement' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelIn.stm' highLevelName='sample_crement' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_6_v_sample_update' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_6_v_sample_update' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelIn.stm' highLevelName='v_sample_update' highLevelIndex='6' vector='0' complex='0'/>
    <port name='out_3_qv' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_3_qv' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelOut.stm' highLevelName='qv' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_8_qc' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_8_qc' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelOut.stm' highLevelName='qc' highLevelIndex='8' vector='0' complex='0'/>
    <port name='out_1_left_I' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_out_1_left_I' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelOut.stm' highLevelName='left_I' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_left_Q' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_out_2_left_Q' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelOut.stm' highLevelName='left_Q' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_4_main_I' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_out_4_main_I' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelOut.stm' highLevelName='main_I' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_5_main_Q' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_out_5_main_Q' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelOut.stm' highLevelName='main_Q' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_6_right_I' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_out_6_right_I' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelOut.stm' highLevelName='right_I' highLevelIndex='6' vector='0' complex='0'/>
    <port name='out_7_right_Q' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_out_7_right_Q' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelOut.stm' highLevelName='right_Q' highLevelIndex='7' vector='0' complex='0'/>
    <port name='out_9_packet_trigger' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_9_packet_trigger' stm='final_project_1/final_project_1_txrx_fp_Symbol_recovery_ChannelOut.stm' highLevelName='packet_trigger' highLevelIndex='9' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
</island>
