$date
	Wed May 15 23:52:27 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module quadrature_emulator_tb $end
$var wire 1 ! phs_90 $end
$var wire 1 " phs_0 $end
$var reg 1 # clk $end
$var reg 1 $ nrst $end
$var integer 32 % test_case [31:0] $end
$scope module q_em_dut $end
$var wire 1 # clk $end
$var wire 1 & inv_clk $end
$var wire 1 $ nrst $end
$var wire 1 " phs_0 $end
$var wire 1 ! phs_90 $end
$var reg 1 ' phs_0_reg $end
$var reg 1 ( phs_90_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
1&
b0 %
0$
0#
0"
0!
$end
#5
1"
1'
0&
1$
1#
#10
1!
1(
1&
0#
#15
0"
0'
0&
1#
#20
0!
0(
1&
0#
#25
1"
1'
0&
1#
#30
1!
1(
1&
0#
#35
0"
0'
0&
1#
#40
0!
0(
1&
0#
#45
1"
1'
0&
1#
#50
1!
1(
1&
0#
#55
0"
0'
0&
1#
#60
0!
0(
1&
0#
#65
1"
1'
0&
1#
#70
1!
1(
1&
0#
#75
0"
0'
0&
1#
#80
0!
0(
1&
0#
#85
1"
1'
0&
1#
#90
1!
1(
1&
0#
#95
0"
0'
0&
1#
#100
0!
0(
1&
0#
#105
1"
1'
0&
1#
#110
1!
1(
1&
0#
#115
0"
0'
0&
1#
