Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Fri Apr  1 08:34:54 2016
| Host         : roba-OptiPlex-7010 running 64-bit Ubuntu 15.04
| Command      : report_timing_summary -file ./rpt/post_synth_timing_summary.rpt
| Design       : nanorv32_simpleahb
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: U_ADBG_TOP/i_dbg_wb/wb_biu_i/wr_reg_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[24]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[25]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[26]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[27]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[28]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[29]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[30]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[31]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/state_reg[0]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_DECODER/regfile_portw_sel_reg[0]/G (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_DECODER/regfile_portw_sel_reg[1]/G (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_DECODER/regfile_portw_sel_reg[2]/G (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/irq_bypass_inst_reg_r_reg/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[2]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[3]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[4]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[5]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][0]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][10]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][11]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][12]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][13]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][14]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][15]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][4]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][5]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][6]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][7]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][8]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][9]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][0]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][10]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][11]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][12]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][13]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][14]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][15]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][4]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][5]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][6]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][7]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][8]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][9]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][0]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][10]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][11]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][12]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][13]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][14]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][15]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][4]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][5]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][6]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][7]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][8]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][9]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][0]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][10]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][11]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][12]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][13]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][14]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][15]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][4]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][5]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][6]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][7]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][8]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][9]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][0]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][10]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][11]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][12]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][13]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][14]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][15]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][4]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][5]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][6]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][7]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][8]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][9]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][0]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][10]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][11]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][12]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][13]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][14]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][15]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][4]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][5]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][6]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][7]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][9]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][0]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][10]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][11]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][12]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][13]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][14]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][15]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][4]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][5]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][6]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][7]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][8]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][9]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][0]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][10]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][11]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][12]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][13]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][14]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][15]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][4]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][5]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][6]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][7]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][8]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][9]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[2]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: U_WB2AHB/flag_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiBus/R33_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiBus/R36_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiBus/R38_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiBus/skb_valid_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiSlaveMux/R26_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiSlaveMux/R47_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiSlaveMux_1/R26_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiSlaveMux_1/R47_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiSlaveMux_2/R26_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiSlaveMux_2/R47_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_tcm0/U_AHB_TO_SSRAM/HREADYOUT_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_tcm1/U_AHB_TO_SSRAM/HREADYOUT_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.023    -1212.593                   1024                 6564       -4.762     -194.221                     43                 6564        3.000        0.000                       0                  2862  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
TCK                   {0.000 25.000}     50.000          20.000          
clk_in                {0.000 5.000}      10.000          100.000         
  clk_50m_arty_mmcm   {0.000 12.500}     25.000          40.000          
  clkfbout_arty_mmcm  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                        16.790        0.000                      0                  942        0.139        0.000                      0                  942       24.500        0.000                       0                   503  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_50m_arty_mmcm        -2.023    -1212.593                   1024                 5011        0.074        0.000                      0                 5011       12.000        0.000                       0                  2355  
  clkfbout_arty_mmcm                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50m_arty_mmcm  TCK                     26.053        0.000                      0                   43       -4.762     -194.221                     43                   43  
TCK                clk_50m_arty_mmcm       15.639        0.000                      0                  142        1.932        0.000                      0                  142  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  TCK                TCK                     42.927        0.000                      0                  456        0.739        0.000                      0                  456  
**async_default**  TCK                clk_50m_arty_mmcm       12.706        0.000                      0                   74        2.517        0.000                      0                   74  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack       16.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.790ns  (required time - arrival time)
  Source:                 U_ADBG_TOP/i_dbg_cpu_or1k/bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_TAP_TOP/tdo_pad_o_reg/D
                            (falling edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TCK fall@25.000ns - TCK rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 2.032ns (25.205%)  route 6.030ns (74.795%))
  Logic Levels:           9  (LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 27.727 - 25.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.307    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.096     2.403 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=502, unplaced)       0.584     2.987    U_ADBG_TOP/i_dbg_cpu_or1k/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_cpu_or1k/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.443 f  U_ADBG_TOP/i_dbg_cpu_or1k/bit_count_reg[2]/Q
                         net (fo=6, unplaced)         0.997     4.440    U_ADBG_TOP/i_dbg_cpu_or1k/bit_count_reg__0[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.735 r  U_ADBG_TOP/i_dbg_cpu_or1k/FSM_sequential_module_state[1]_i_7/O
                         net (fo=3, unplaced)         0.920     5.655    U_ADBG_TOP/i_dbg_cpu_or1k/bit_count_32
                         LUT6 (Prop_lut6_I2_O)        0.124     5.779 r  U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_25/O
                         net (fo=2, unplaced)         0.913     6.692    U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_25_n_1
                         LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_20/O
                         net (fo=11, unplaced)        0.948     7.764    U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_20_n_1
                         LUT6 (Prop_lut6_I3_O)        0.124     7.888 r  U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_9/O
                         net (fo=1, unplaced)         0.000     7.888    U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_9_n_1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     8.133 r  U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_2/O
                         net (fo=1, unplaced)         0.452     8.585    U_ADBG_TOP/i_dbg_cpu_or1k/tdo_output_sel[1]
                         LUT6 (Prop_lut6_I2_O)        0.298     8.883 r  U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0/O
                         net (fo=1, unplaced)         0.902     9.785    U_ADBG_TOP/tdo_cpu0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.909 r  U_ADBG_TOP/tdo_o_INST_0/O
                         net (fo=1, unplaced)         0.449    10.358    U_TAP_TOP/debug_tdo_i
                         LUT5 (Prop_lut5_I0_O)        0.118    10.476 r  U_TAP_TOP/tdo_pad_o_i_3/O
                         net (fo=1, unplaced)         0.449    10.925    U_TAP_TOP/tdo_pad_o_i_3_n_1
                         LUT6 (Prop_lut6_I2_O)        0.124    11.049 r  U_TAP_TOP/tdo_pad_o_i_1/O
                         net (fo=1, unplaced)         0.000    11.049    U_TAP_TOP/tdo_pad_o_i_1_n_1
                         FDRE                                         r  U_TAP_TOP/tdo_pad_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK fall edge)       25.000    25.000 f  
    D15                                               0.000    25.000 f  TCK (IN)
                         net (fo=0)                   0.000    25.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         1.437    26.437 f  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    27.197    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.091    27.288 f  U_TOP_IO/U_TCK_BUF/O
                         net (fo=502, unplaced)       0.439    27.727    U_TAP_TOP/tck_pad_i
                         FDRE                                         r  U_TAP_TOP/tdo_pad_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.116    27.842    
                         clock uncertainty           -0.035    27.807    
                         FDRE (Setup_fdre_C_D)        0.032    27.839    U_TAP_TOP/tdo_pad_o_reg
  -------------------------------------------------------------------
                         required time                         27.839    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                 16.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg/C
                            (rising edge-triggered cell FDPE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg/D
                            (rising edge-triggered cell FDPE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.612    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.026     0.638 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=502, unplaced)       0.114     0.752    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/CLKB
                         FDPE                                         r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     0.893 f  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg/Q
                         net (fo=2, unplaced)         0.136     1.029    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle
                         LUT1 (Prop_lut1_I0_O)        0.098     1.127 r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_i_1/O
                         net (fo=1, unplaced)         0.000     1.127    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_i_1_n_1
                         FDPE                                         r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.818    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.029     0.847 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=502, unplaced)       0.259     1.106    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/CLKB
                         FDPE                                         r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg/C
                         clock pessimism             -0.209     0.897    
                         FDPE (Hold_fdpe_C_D)         0.091     0.988    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         50.000      47.845               U_TOP_IO/U_TCK_BUF/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500               U_ADBG_TOP/i_dbg_cpu_2/FSM_sequential_module_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500               U_TAP_TOP/latched_jtag_ir_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50m_arty_mmcm
  To Clock:  clk_50m_arty_mmcm

Setup :         1024  Failing Endpoints,  Worst Slack       -2.023ns,  Total Violation    -1212.593ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.023ns  (required time - arrival time)
  Source:                 U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50m_arty_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50m_arty_mmcm rise@25.000ns - clk_50m_arty_mmcm rise@0.000ns)
  Data Path Delay:        26.823ns  (logic 13.646ns (50.875%)  route 13.177ns (49.125%))
  Logic Levels:           41  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 22.769 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2353, unplaced)      0.584    -1.555    U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/clk
                         FDCE                                         r  U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -1.099 r  U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/Q
                         net (fo=70, unplaced)        0.832    -0.267    U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     0.028 r  U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[31]_INST_0_i_1/O
                         net (fo=16, unplaced)        0.529     0.557    U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[31]_INST_0_i_1_n_1
                         MUXF7 (Prop_muxf7_S_O)       0.296     0.853 r  U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[30]_INST_0/O
                         net (fo=2, unplaced)         0.463     1.316    U_NANORV32_PIL/U_CPU/inst_from_buffer[30]
                         LUT3 (Prop_lut3_I2_O)        0.298     1.614 r  U_NANORV32_PIL/U_CPU/U_DECODER_i_2/O
                         net (fo=23, unplaced)        0.965     2.579    U_NANORV32_PIL/U_CPU/U_DECODER/instruction_r[30]
                         LUT5 (Prop_lut5_I2_O)        0.150     2.729 r  U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.665     3.394    U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0_i_7_n_1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.518 f  U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0_i_5/O
                         net (fo=2, unplaced)         0.460     3.978    U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0_i_5_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     4.102 r  U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[3]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.551    U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[3]_INST_0_i_5_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124     4.675 r  U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.449     5.124    U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[3]_INST_0_i_1_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[3]_INST_0/O
                         net (fo=41, unplaced)        0.526     5.774    U_NANORV32_PIL/U_CPU/alu_portb_sel[3]
                         LUT4 (Prop_lut4_I2_O)        0.124     5.898 r  U_NANORV32_PIL/U_CPU/U_ALU_i_95/O
                         net (fo=2, unplaced)         0.913     6.811    U_NANORV32_PIL/U_CPU/U_ALU_i_95_n_1
                         LUT5 (Prop_lut5_I0_O)        0.124     6.935 r  U_NANORV32_PIL/U_CPU/U_ALU_i_114/O
                         net (fo=1, unplaced)         0.449     7.384    U_NANORV32_PIL/U_CPU/U_ALU_i_114_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     7.508 r  U_NANORV32_PIL/U_CPU/U_ALU_i_89/O
                         net (fo=1, unplaced)         0.449     7.957    U_NANORV32_PIL/U_CPU/U_ALU_i_89_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124     8.081 r  U_NANORV32_PIL/U_CPU/U_ALU_i_57/O
                         net (fo=26, unplaced)        0.515     8.596    U_NANORV32_PIL/U_CPU/U_ALU/alu_portb[7]
                         LUT6 (Prop_lut6_I0_O)        0.124     8.720 r  U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_38/O
                         net (fo=1, unplaced)         0.000     8.720    U_NANORV32_PIL/U_CPU/U_ALU/mul_b0[7]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.121 r  U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     9.121    U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_8_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.235 r  U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.235    U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_7_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.583 r  U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_6/O[1]
                         net (fo=2, unplaced)         0.800    10.383    U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_6_n_7
                         DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030    14.413 r  U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1/PCOUT[47]
                         net (fo=1, unplaced)         0.055    14.468    U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1_n_107
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.986 r  U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2/P[0]
                         net (fo=2, unplaced)         0.800    16.786    U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2_n_106
                         LUT2 (Prop_lut2_I0_O)        0.124    16.910 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_41/O
                         net (fo=1, unplaced)         0.000    16.910    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_41_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.460 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_27/CO[3]
                         net (fo=1, unplaced)         0.009    17.469    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_27_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.583 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23]_INST_0_i_26/CO[3]
                         net (fo=1, unplaced)         0.000    17.583    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23]_INST_0_i_26_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.697 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[27]_INST_0_i_26/CO[3]
                         net (fo=1, unplaced)         0.000    17.697    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[27]_INST_0_i_26_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.811 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[31]_INST_0_i_27/CO[3]
                         net (fo=1, unplaced)         0.000    17.811    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[31]_INST_0_i_27_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.925 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[3]_INST_0_i_28/CO[3]
                         net (fo=1, unplaced)         0.000    17.925    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[3]_INST_0_i_28_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.039 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[7]_INST_0_i_26/CO[3]
                         net (fo=1, unplaced)         0.000    18.039    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[7]_INST_0_i_26_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.153 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[11]_INST_0_i_26/CO[3]
                         net (fo=1, unplaced)         0.000    18.153    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[11]_INST_0_i_26_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.267 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[15]_INST_0_i_26/CO[3]
                         net (fo=1, unplaced)         0.000    18.267    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[15]_INST_0_i_26_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.381 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_26/CO[3]
                         net (fo=1, unplaced)         0.000    18.381    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_26_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.495 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23]_INST_0_i_25/CO[3]
                         net (fo=1, unplaced)         0.000    18.495    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23]_INST_0_i_25_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.843 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[27]_INST_0_i_25/O[1]
                         net (fo=1, unplaced)         0.611    19.454    U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__3[57]
                         LUT2 (Prop_lut2_I0_O)        0.306    19.760 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[27]_INST_0_i_16/O
                         net (fo=1, unplaced)         0.000    19.760    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[27]_INST_0_i_16_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.310 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[27]_INST_0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    20.310    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[27]_INST_0_i_7_n_1
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    20.566 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[31]_INST_0_i_9/O[2]
                         net (fo=3, unplaced)         0.470    21.036    U_NANORV32_PIL/U_CPU/U_ALU/data16[30]
                         LUT5 (Prop_lut5_I0_O)        0.301    21.337 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[30]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.449    21.786    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[30]_INST_0_i_10_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124    21.910 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[30]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.000    21.910    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[30]_INST_0_i_5_n_1
                         MUXF7 (Prop_muxf7_I1_O)      0.245    22.155 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[30]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.452    22.607    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[30]_INST_0_i_1_n_1
                         LUT6 (Prop_lut6_I0_O)        0.298    22.905 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[30]_INST_0/O
                         net (fo=1, unplaced)         0.449    23.354    U_NANORV32_PIL/U_CPU/alu_res[30]
                         LUT5 (Prop_lut5_I0_O)        0.124    23.478 r  U_NANORV32_PIL/U_CPU/U_REG_FILE_i_140/O
                         net (fo=1, unplaced)         0.449    23.927    U_NANORV32_PIL/U_CPU/U_REG_FILE_i_140_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124    24.051 r  U_NANORV32_PIL/U_CPU/U_REG_FILE_i_80/O
                         net (fo=1, unplaced)         0.449    24.500    U_NANORV32_PIL/U_CPU/U_REG_FILE_i_80_n_1
                         LUT5 (Prop_lut5_I4_O)        0.124    24.624 r  U_NANORV32_PIL/U_CPU/U_REG_FILE_i_12/O
                         net (fo=32, unplaced)        0.520    25.144    U_NANORV32_PIL/U_CPU/U_REG_FILE/rd[30]
                         LUT6 (Prop_lut6_I0_O)        0.124    25.268 r  U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile[0][30]_i_1/O
                         net (fo=1, unplaced)         0.000    25.268    U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile[0][30]_i_1_n_1
                         FDRE                                         r  U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.857    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.479 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.239    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.091    22.330 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2353, unplaced)      0.439    22.769    U_NANORV32_PIL/U_CPU/U_REG_FILE/clk
                         FDRE                                         r  U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile_reg[0][30]/C
                         clock pessimism              0.531    23.300    
                         clock uncertainty           -0.085    23.215    
                         FDRE (Setup_fdre_C_D)        0.029    23.244    U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile_reg[0][30]
  -------------------------------------------------------------------
                         required time                         23.244    
                         arrival time                         -25.268    
  -------------------------------------------------------------------
                         slack                                 -2.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 U_TIMER/U_TIMER/systick_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_TIMER/U_TIMER/systick_clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50m_arty_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_arty_mmcm rise@0.000ns - clk_50m_arty_mmcm rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.235ns (72.544%)  route 0.089ns (27.456%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2353, unplaced)      0.114    -0.928    U_TIMER/U_TIMER/clk_i
                         FDCE                                         r  U_TIMER/U_TIMER/systick_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -0.787 r  U_TIMER/U_TIMER/systick_clk_count_reg[0]/Q
                         net (fo=3, unplaced)         0.089    -0.698    U_TIMER/U_TIMER/systick_clk_count_reg[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094    -0.604 r  U_TIMER/U_TIMER/systick_clk_count_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.604    U_TIMER/U_TIMER/systick_clk_count_reg[0]_i_1_n_7
                         FDCE                                         r  U_TIMER/U_TIMER/systick_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2353, unplaced)      0.259    -1.063    U_TIMER/U_TIMER/clk_i
                         FDCE                                         r  U_TIMER/U_TIMER/systick_clk_count_reg[1]/C
                         clock pessimism              0.280    -0.783    
                         FDCE (Hold_fdce_C_D)         0.105    -0.678    U_TIMER/U_TIMER/systick_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50m_arty_mmcm
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424               u_tcm0/U_RAM/RAM_reg_1_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360              U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000               u_tcm1/U_AHB_TO_SSRAM/HREADYOUT_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000               u_tcm1/U_AHB_TO_SSRAM/HREADYOUT_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_arty_mmcm
  To Clock:  clkfbout_arty_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_arty_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                U_CLK_GEN/U_MCM/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_50m_arty_mmcm
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.053ns,  Total Violation        0.000ns
Hold  :           43  Failing Endpoints,  Worst Slack       -4.762ns,  Total Violation     -194.221ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.053ns  (required time - arrival time)
  Source:                 U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (TCK rise@50.000ns - clk_50m_arty_mmcm rise@25.000ns)
  Data Path Delay:        0.593ns  (logic 0.297ns (50.126%)  route 0.296ns (49.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 50.752 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.063ns = ( 23.937 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259    25.704    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    23.294 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    23.649    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.029    23.678 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2353, unplaced)      0.259    23.937    U_ADBG_TOP/i_dbg_wb/wb_biu_i/wb_clk_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175    24.112 r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.296    24.407    U_ADBG_TOP/i_dbg_wb/p_0_in[0]
                         LUT5 (Prop_lut5_I2_O)        0.122    24.529 r  U_ADBG_TOP/i_dbg_wb/data_out_shift_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000    24.529    U_ADBG_TOP/i_dbg_wb/data_out_shift_reg[0]_i_1_n_1
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       50.000    50.000 r  
    D15                                               0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         0.275    50.275 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    50.612    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.026    50.638 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=502, unplaced)       0.114    50.752    U_ADBG_TOP/i_dbg_wb/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[0]/C
                         clock pessimism              0.000    50.752    
                         clock uncertainty           -0.183    50.569    
                         FDCE (Setup_fdce_C_D)        0.013    50.582    U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.582    
                         arrival time                         -24.529    
  -------------------------------------------------------------------
                         slack                                 26.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.762ns  (arrival time - required time)
  Source:                 U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - clk_50m_arty_mmcm rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.367ns (52.753%)  route 0.329ns (47.247%))
  Logic Levels:           0  
  Clock Path Skew:        5.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    -2.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.521 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2353, unplaced)      0.439    -2.231    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/CLKA
                         FDCE                                         r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.864 r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA_reg[0]/Q
                         net (fo=2, unplaced)         0.329    -1.535    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA[0]
                         FDCE                                         r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.307    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.096     2.403 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=502, unplaced)       0.584     2.987    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/CLKB
                         FDCE                                         r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[0]/C
                         clock pessimism              0.000     2.987    
                         clock uncertainty            0.183     3.171    
                         FDCE (Hold_fdce_C_D)         0.056     3.227    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                 -4.762    





---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  clk_50m_arty_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       15.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.932ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.639ns  (required time - arrival time)
  Source:                 U_ADBG_TOP/i_dbg_wb/wb_biu_i/wr_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_tcm0/U_AHB_TO_SSRAM/write_en_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50m_arty_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50m_arty_mmcm rise@25.000ns - TCK rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.149ns (28.804%)  route 2.840ns (71.196%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -5.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 22.769 - 25.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.307    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.096     2.403 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=502, unplaced)       0.584     2.987    U_ADBG_TOP/i_dbg_wb/wb_biu_i/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/wr_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.443 r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/wr_reg_reg/Q
                         net (fo=8, unplaced)         0.349     3.792    u_ahbmatrix/xbar/HastiBus/io_master_hwrite
                         LUT3 (Prop_lut3_I2_O)        0.295     4.087 r  u_ahbmatrix/xbar/HastiBus/io_slaves_2_hwrite_INST_0/O
                         net (fo=3, unplaced)         1.129     5.216    u_ahbmatrix/xbar/HastiSlaveMux_1/io_ins_0_hwrite
                         LUT6 (Prop_lut6_I0_O)        0.124     5.340 r  u_ahbmatrix/xbar/HastiSlaveMux_1/io_out_hwrite_INST_0_i_2/O
                         net (fo=1, unplaced)         0.449     5.789    u_ahbmatrix/xbar/HastiSlaveMux_1/io_out_hwrite_INST_0_i_2_n_1
                         LUT3 (Prop_lut3_I2_O)        0.124     5.913 r  u_ahbmatrix/xbar/HastiSlaveMux_1/io_out_hwrite_INST_0/O
                         net (fo=2, unplaced)         0.913     6.826    u_tcm0/U_AHB_TO_SSRAM/HWRITE
                         LUT4 (Prop_lut4_I0_O)        0.150     6.976 r  u_tcm0/U_AHB_TO_SSRAM/write_en_r_i_1/O
                         net (fo=1, unplaced)         0.000     6.976    u_tcm0/U_AHB_TO_SSRAM/write_valid
                         FDCE                                         r  u_tcm0/U_AHB_TO_SSRAM/write_en_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.857    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.479 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.239    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.091    22.330 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2353, unplaced)      0.439    22.769    u_tcm0/U_AHB_TO_SSRAM/HCLK
                         FDCE                                         r  u_tcm0/U_AHB_TO_SSRAM/write_en_r_reg/C
                         clock pessimism              0.000    22.769    
                         clock uncertainty           -0.183    22.586    
                         FDCE (Setup_fdce_C_D)        0.029    22.615    u_tcm0/U_AHB_TO_SSRAM/write_en_r_reg
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                 15.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.932ns  (arrival time - required time)
  Source:                 U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_in_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_WB2AHB/hwdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50m_arty_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_arty_mmcm rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.963%)  route 0.141ns (50.037%))
  Logic Levels:           0  
  Clock Path Skew:        -1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.612    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.026     0.638 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=502, unplaced)       0.114     0.752    U_ADBG_TOP/i_dbg_wb/wb_biu_i/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.893 r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_in_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.141     1.035    U_WB2AHB/data_i[0]
                         FDRE                                         r  U_WB2AHB/hwdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2353, unplaced)      0.259    -1.063    U_WB2AHB/clk_i
                         FDRE                                         r  U_WB2AHB/hwdata_reg[0]/C
                         clock pessimism              0.000    -1.063    
                         clock uncertainty            0.183    -0.880    
                         FDRE (Hold_fdre_C_D)        -0.017    -0.897    U_WB2AHB/hwdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  1.932    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack       42.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.739ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.927ns  (required time - arrival time)
  Source:                 U_ADBG_TOP/i_dbg_wb/bit_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_ADBG_TOP/i_dbg_wb/wb_biu_i/addr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (TCK rise@50.000ns - TCK rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 1.371ns (21.144%)  route 5.113ns (78.856%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 52.727 - 50.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.307    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.096     2.403 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=502, unplaced)       0.584     2.987    U_ADBG_TOP/i_dbg_wb/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.443 r  U_ADBG_TOP/i_dbg_wb/bit_count_reg[1]/Q
                         net (fo=5, unplaced)         0.993     4.436    U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.731 f  U_ADBG_TOP/i_dbg_wb/FSM_sequential_module_state[1]_i_7/O
                         net (fo=3, unplaced)         0.920     5.651    U_ADBG_TOP/i_dbg_wb/bit_count_32
                         LUT6 (Prop_lut6_I2_O)        0.124     5.775 f  U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_21/O
                         net (fo=1, unplaced)         0.902     6.677    U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_21_n_1
                         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_12/O
                         net (fo=8, unplaced)         0.487     7.288    U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_12_n_1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.412 r  U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_9/O
                         net (fo=3, unplaced)         0.467     7.879    U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_9_n_1
                         LUT5 (Prop_lut5_I3_O)        0.124     8.003 f  U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_6/O
                         net (fo=3, unplaced)         0.467     8.470    U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_6_n_1
                         LUT4 (Prop_lut4_I1_O)        0.124     8.594 f  U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_1/O
                         net (fo=103, unplaced)       0.877     9.471    U_ADBG_TOP/i_dbg_wb/wb_biu_i/rst_i
                         FDCE                                         f  U_ADBG_TOP/i_dbg_wb/wb_biu_i/addr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       50.000    50.000 r  
    D15                                               0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         1.437    51.437 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    52.197    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.091    52.288 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=502, unplaced)       0.439    52.727    U_ADBG_TOP/i_dbg_wb/wb_biu_i/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/addr_reg_reg[0]/C
                         clock pessimism              0.116    52.842    
                         clock uncertainty           -0.035    52.807    
                         FDCE (Recov_fdce_C_CLR)     -0.409    52.398    U_ADBG_TOP/i_dbg_wb/wb_biu_i/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         52.398    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 42.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 U_TAP_TOP/FSM_sequential_TAP_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_ADBG_TOP/i_dbg_cpu_2/FSM_sequential_module_state_reg[0]/CLR
                            (removal check against rising-edge clock TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.239ns (30.256%)  route 0.551ns (69.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.612    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.026     0.638 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=502, unplaced)       0.114     0.752    U_TAP_TOP/tck_pad_i
                         FDCE                                         r  U_TAP_TOP/FSM_sequential_TAP_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.893 r  U_TAP_TOP/FSM_sequential_TAP_state_reg[1]/Q
                         net (fo=52, unplaced)        0.166     1.059    U_TAP_TOP/TAP_state[1]
                         LUT4 (Prop_lut4_I3_O)        0.098     1.157 f  U_TAP_TOP/test_logic_reset_o_INST_0/O
                         net (fo=429, unplaced)       0.385     1.542    U_ADBG_TOP/i_dbg_cpu_2/rst_i
                         FDCE                                         f  U_ADBG_TOP/i_dbg_cpu_2/FSM_sequential_module_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.818    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.029     0.847 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=502, unplaced)       0.259     1.106    U_ADBG_TOP/i_dbg_cpu_2/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_cpu_2/FSM_sequential_module_state_reg[0]/C
                         clock pessimism             -0.209     0.897    
                         FDCE (Remov_fdce_C_CLR)     -0.094     0.803    U_ADBG_TOP/i_dbg_cpu_2/FSM_sequential_module_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.739    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TCK
  To Clock:  clk_50m_arty_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       12.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.706ns  (required time - arrival time)
  Source:                 U_ADBG_TOP/i_dbg_wb/bit_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50m_arty_mmcm rise@25.000ns - TCK rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 1.371ns (21.144%)  route 5.113ns (78.856%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -5.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 22.769 - 25.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.307    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.096     2.403 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=502, unplaced)       0.584     2.987    U_ADBG_TOP/i_dbg_wb/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.443 r  U_ADBG_TOP/i_dbg_wb/bit_count_reg[1]/Q
                         net (fo=5, unplaced)         0.993     4.436    U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.731 f  U_ADBG_TOP/i_dbg_wb/FSM_sequential_module_state[1]_i_7/O
                         net (fo=3, unplaced)         0.920     5.651    U_ADBG_TOP/i_dbg_wb/bit_count_32
                         LUT6 (Prop_lut6_I2_O)        0.124     5.775 f  U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_21/O
                         net (fo=1, unplaced)         0.902     6.677    U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_21_n_1
                         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_12/O
                         net (fo=8, unplaced)         0.487     7.288    U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_12_n_1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.412 r  U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_9/O
                         net (fo=3, unplaced)         0.467     7.879    U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_9_n_1
                         LUT5 (Prop_lut5_I3_O)        0.124     8.003 f  U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_6/O
                         net (fo=3, unplaced)         0.467     8.470    U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_6_n_1
                         LUT4 (Prop_lut4_I1_O)        0.124     8.594 f  U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_1/O
                         net (fo=103, unplaced)       0.877     9.471    U_ADBG_TOP/i_dbg_wb/wb_biu_i/rst_i
                         FDCE                                         f  U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.857    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.479 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.239    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.091    22.330 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2353, unplaced)      0.439    22.769    U_ADBG_TOP/i_dbg_wb/wb_biu_i/wb_clk_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]/C
                         clock pessimism              0.000    22.769    
                         clock uncertainty           -0.183    22.586    
                         FDCE (Recov_fdce_C_CLR)     -0.409    22.177    U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.177    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 12.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.517ns  (arrival time - required time)
  Source:                 U_TAP_TOP/FSM_sequential_TAP_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_sff/srflop_reg/CLR
                            (removal check against rising-edge clock clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_arty_mmcm rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.239ns (30.256%)  route 0.551ns (69.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.612    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.026     0.638 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=502, unplaced)       0.114     0.752    U_TAP_TOP/tck_pad_i
                         FDCE                                         r  U_TAP_TOP/FSM_sequential_TAP_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.893 r  U_TAP_TOP/FSM_sequential_TAP_state_reg[1]/Q
                         net (fo=52, unplaced)        0.166     1.059    U_TAP_TOP/TAP_state[1]
                         LUT4 (Prop_lut4_I3_O)        0.098     1.157 f  U_TAP_TOP/test_logic_reset_o_INST_0/O
                         net (fo=429, unplaced)       0.385     1.542    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_sff/RESET
                         FDCE                                         f  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_sff/srflop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2353, unplaced)      0.259    -1.063    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_sff/DEST_CLK
                         FDCE                                         r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_sff/srflop_reg/C
                         clock pessimism              0.000    -1.063    
                         clock uncertainty            0.183    -0.880    
                         FDCE (Remov_fdce_C_CLR)     -0.094    -0.974    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_sff/srflop_reg
  -------------------------------------------------------------------
                         required time                          0.974    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  2.517    





