Command: vcs -sverilog -full64 -l vcs.log -notice -line -debug_acc+all -V +v2k +lint=TFIPC-L \
-P /opt/Synopsys/Verdi2018/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab \
/opt/Synopsys/Verdi2018/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -f \
rtl_list.f
/opt/Synopsys/VCS2018/vcs/O-2018.09-SP2/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ \
-Masflags= -Mcfl= -pipe -fPIC -O -I/opt/Synopsys/VCS2018/vcs/O-2018.09-SP2/include \
-Mxcflags= -pipe -fPIC -I/opt/Synopsys/VCS2018/vcs/O-2018.09-SP2/include -Mldflags= \
-rdynamic  -Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" /opt/Synopsys/VCS2018/vcs/O-2018.09-SP2/linux64/lib/libvirsim.so \
/opt/Synopsys/VCS2018/vcs/O-2018.09-SP2/linux64/lib/liberrorinf.so /opt/Synopsys/VCS2018/vcs/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so \
/opt/Synopsys/VCS2018/vcs/O-2018.09-SP2/linux64/lib/libvfs.so /opt/Synopsys/Verdi2018/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
" -Mexternalobj= -Msaverestoreobj=/opt/Synopsys/VCS2018/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-Mcrt0= -Mcrtn="" -Mcsrc="" -Msyslibs=-ldl -lm  -l vcs.log -full64 -Xnotice=1 -line \
-debug_acc+all +vpi +vcsd1 +itf+/opt/Synopsys/VCS2018/vcs/O-2018.09-SP2/linux64/lib/vcsdp_lite.tab \
-V +v2k +lint=TFIPC-L -P /opt/Synopsys/Verdi2018/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab \
-picarchive -sverilog -gen_obj -f rtl_list.f  
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Mon Mar 14 17:25:29 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


################# <-file/-f contents> ########################
-f rtl_list.f
        ../rtl/32bits_mul.v
        ../rtl/bits_mul.v
        ../rtl/tb_tssqrt.v
        ../rtl/sqrt.v
        ../rtl/ts_sqrt.v

################# <-file/-f ends> ########################

Parsing design file '../rtl/32bits_mul.v'
Parsing design file '../rtl/bits_mul.v'
Parsing design file '../rtl/tb_tssqrt.v'
Parsing design file '../rtl/sqrt.v'
Parsing design file '../rtl/ts_sqrt.v'
Top Level Modules:
       tb_tssqrt
No TimeScale specified

Lint-[TFIPC-L] Too few instance port connections
../rtl/ts_sqrt.v, 43
ts_sqrt, "sqrt u_sqrt( .clk (clk),  .rst_n (rst_n),  .sqrt_data (data),  .sqrt_st_o (sqrt_st),  .sqrt_en_o (sqrt_en),  .sqrt_t_wd_o (sqrt_t_wd));"
  The above instance has fewer port connections than the module definition,
  output port 'sqrt_o' is not connected,
  output port 'done' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../rtl/tb_tssqrt.v, 25
tb_tssqrt, "ts_sqrt u_ts_sqrt( .clk (clk),  .rst_n (rst_n),  .touch (touch));"
  The above instance has fewer port connections than the module definition,
  output port 'clk_o' is not connected,
  output port 'rst_n_o' is not connected,
  output port 'touch_o' is not connected,
  output port 'sqrt_st' is not connected,
  output port 'sqrt_en' is not connected,
  output port 'sqrt_t_wd' is not connected.

Starting vcs inline pass...
2 modules and 0 UDP read.
Generating code for _VCSgd_reYIK
Generating code for _VCSgd_BzZS6
Generating code for _VCSgd_JFZS1
recompiling module tb_tssqrt
	However, due to incremental compilation, only 1 module needs to be compiled. 
( cd csrc ; make -f Makefile SNPS_VCS_TMPDIR=/tmp/vcs_20220314092528_33931 product \
)
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/opt/Synopsys/VCS2018/vcs/O-2018.09-SP2/linux64/lib \
-L/opt/Synopsys/VCS2018/vcs/O-2018.09-SP2/linux64/lib     _34369_archive_1.so _prev_archive_1.so \
_csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs \
/opt/Synopsys/Verdi2018/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a    \
-lvcsnew -lsimprofile -luclinative /opt/Synopsys/VCS2018/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /opt/Synopsys/VCS2018/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .300 seconds to compile + .259 seconds to elab + .245 seconds to link
