// Seed: 1133801905
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  initial assume (id_1);
endmodule
module module_1 (
    input tri1 id_0
);
  wire id_2;
  module_0(
      id_2, id_2, id_2
  );
  always disable id_3;
endmodule
module module_2 (
    output uwire id_0
    , id_4,
    input  uwire id_1,
    input  tri   id_2
);
endmodule
module module_3 (
    input  tri1  id_0,
    input  logic id_1,
    output uwire id_2
);
  logic id_4, id_5;
  assign id_5 = id_1;
  module_2(
      id_2, id_0, id_0
  );
  initial begin
    #1 id_5 = (1'b0 == 1) & id_4;
    if (id_1) begin
      id_5 <= id_4;
    end else disable id_6;
  end
  nand (id_2, id_4, id_0, id_1);
endmodule
