
PwmTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003fc8  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00083fc8  00083fc8  0000bfc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a4  20070000  00083fd0  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000001cc  200709a4  00084974  000109a4  2**2
                  ALLOC
  4 .stack        00002000  20070b70  00084b40  000109a4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109a4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109cd  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000ede5  00000000  00000000  00010a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002749  00000000  00000000  0001f80d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004e8e  00000000  00000000  00021f56  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b48  00000000  00000000  00026de4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a10  00000000  00000000  0002792c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00018ad5  00000000  00000000  0002833c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00010e31  00000000  00000000  00040e11  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000613e7  00000000  00000000  00051c42  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000224c  00000000  00000000  000b302c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072b70 	.word	0x20072b70
   80004:	00080e75 	.word	0x00080e75
   80008:	00080e71 	.word	0x00080e71
   8000c:	00080e71 	.word	0x00080e71
   80010:	00080e71 	.word	0x00080e71
   80014:	00080e71 	.word	0x00080e71
   80018:	00080e71 	.word	0x00080e71
	...
   8002c:	00080e71 	.word	0x00080e71
   80030:	00080e71 	.word	0x00080e71
   80034:	00000000 	.word	0x00000000
   80038:	00080e71 	.word	0x00080e71
   8003c:	00080e71 	.word	0x00080e71
   80040:	00080e71 	.word	0x00080e71
   80044:	00080e71 	.word	0x00080e71
   80048:	00080e71 	.word	0x00080e71
   8004c:	00080e71 	.word	0x00080e71
   80050:	00080e71 	.word	0x00080e71
   80054:	00080e71 	.word	0x00080e71
   80058:	00080e71 	.word	0x00080e71
   8005c:	00080e71 	.word	0x00080e71
   80060:	00080e71 	.word	0x00080e71
   80064:	00080e71 	.word	0x00080e71
   80068:	00000000 	.word	0x00000000
   8006c:	00080bf1 	.word	0x00080bf1
   80070:	00080c05 	.word	0x00080c05
   80074:	00080c19 	.word	0x00080c19
   80078:	00080c2d 	.word	0x00080c2d
	...
   80084:	000803e1 	.word	0x000803e1
   80088:	00080e71 	.word	0x00080e71
   8008c:	00080e71 	.word	0x00080e71
   80090:	00080e71 	.word	0x00080e71
   80094:	00080e71 	.word	0x00080e71
   80098:	00080e71 	.word	0x00080e71
   8009c:	00080e71 	.word	0x00080e71
   800a0:	00080e71 	.word	0x00080e71
   800a4:	00000000 	.word	0x00000000
   800a8:	00080e71 	.word	0x00080e71
   800ac:	00080e71 	.word	0x00080e71
   800b0:	00080e71 	.word	0x00080e71
   800b4:	00080e71 	.word	0x00080e71
   800b8:	00080e71 	.word	0x00080e71
   800bc:	00080e71 	.word	0x00080e71
   800c0:	00080e71 	.word	0x00080e71
   800c4:	00080e71 	.word	0x00080e71
   800c8:	00080e71 	.word	0x00080e71
   800cc:	00080e71 	.word	0x00080e71
   800d0:	00080e71 	.word	0x00080e71
   800d4:	00080e71 	.word	0x00080e71
   800d8:	00080e71 	.word	0x00080e71
   800dc:	00080e71 	.word	0x00080e71
   800e0:	00080e71 	.word	0x00080e71
   800e4:	00080e71 	.word	0x00080e71
   800e8:	00080e71 	.word	0x00080e71
   800ec:	00080e71 	.word	0x00080e71
   800f0:	00080e71 	.word	0x00080e71

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709a4 	.word	0x200709a4
   80110:	00000000 	.word	0x00000000
   80114:	00083fd0 	.word	0x00083fd0

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00083fd0 	.word	0x00083fd0
   8013c:	200709a8 	.word	0x200709a8
   80140:	00083fd0 	.word	0x00083fd0
   80144:	00000000 	.word	0x00000000

00080148 <main>:

extern uint16_t counter_1;
extern uint16_t counter_2;

int main(void)
{
   80148:	b570      	push	{r4, r5, r6, lr}
	/* Initialize the SAM system */
	SystemInit();
   8014a:	4b1e      	ldr	r3, [pc, #120]	; (801c4 <main+0x7c>)
   8014c:	4798      	blx	r3
	/*Initialize the board configurations*/
	board_init();
   8014e:	4b1e      	ldr	r3, [pc, #120]	; (801c8 <main+0x80>)
   80150:	4798      	blx	r3
	configureConsole();
   80152:	4b1e      	ldr	r3, [pc, #120]	; (801cc <main+0x84>)
   80154:	4798      	blx	r3
	configInterrupts();
   80156:	4b1e      	ldr	r3, [pc, #120]	; (801d0 <main+0x88>)
   80158:	4798      	blx	r3
	PWM_init();
   8015a:	4b1e      	ldr	r3, [pc, #120]	; (801d4 <main+0x8c>)
   8015c:	4798      	blx	r3
	printf("Startar");
   8015e:	481e      	ldr	r0, [pc, #120]	; (801d8 <main+0x90>)
   80160:	4b1e      	ldr	r3, [pc, #120]	; (801dc <main+0x94>)
   80162:	4798      	blx	r3
	pwm_pin_22(1500);
   80164:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80168:	4b1d      	ldr	r3, [pc, #116]	; (801e0 <main+0x98>)
   8016a:	4798      	blx	r3
	while(counter_2 <= 183){
   8016c:	4b1d      	ldr	r3, [pc, #116]	; (801e4 <main+0x9c>)
   8016e:	881b      	ldrh	r3, [r3, #0]
   80170:	2bb7      	cmp	r3, #183	; 0xb7
   80172:	d808      	bhi.n	80186 <main+0x3e>
		
		pwm_pin_21(1700);
   80174:	f240 66a4 	movw	r6, #1700	; 0x6a4
   80178:	4d1b      	ldr	r5, [pc, #108]	; (801e8 <main+0xa0>)
	configureConsole();
	configInterrupts();
	PWM_init();
	printf("Startar");
	pwm_pin_22(1500);
	while(counter_2 <= 183){
   8017a:	4c1a      	ldr	r4, [pc, #104]	; (801e4 <main+0x9c>)
		
		pwm_pin_21(1700);
   8017c:	4630      	mov	r0, r6
   8017e:	47a8      	blx	r5
	configureConsole();
	configInterrupts();
	PWM_init();
	printf("Startar");
	pwm_pin_22(1500);
	while(counter_2 <= 183){
   80180:	8823      	ldrh	r3, [r4, #0]
   80182:	2bb7      	cmp	r3, #183	; 0xb7
   80184:	d9fa      	bls.n	8017c <main+0x34>
		
		pwm_pin_21(1700);
	}
	
	pwm_pin_21(1500);
   80186:	f240 50dc 	movw	r0, #1500	; 0x5dc
   8018a:	4b17      	ldr	r3, [pc, #92]	; (801e8 <main+0xa0>)
   8018c:	4798      	blx	r3
	delay_s(3);
   8018e:	4817      	ldr	r0, [pc, #92]	; (801ec <main+0xa4>)
   80190:	4b17      	ldr	r3, [pc, #92]	; (801f0 <main+0xa8>)
   80192:	4798      	blx	r3
	printf("\n");
   80194:	4817      	ldr	r0, [pc, #92]	; (801f4 <main+0xac>)
   80196:	4c11      	ldr	r4, [pc, #68]	; (801dc <main+0x94>)
   80198:	47a0      	blx	r4
	printf("Nästa\n");
   8019a:	4817      	ldr	r0, [pc, #92]	; (801f8 <main+0xb0>)
   8019c:	47a0      	blx	r4
	
	while (counter_1 <= 183)
   8019e:	4b17      	ldr	r3, [pc, #92]	; (801fc <main+0xb4>)
   801a0:	881b      	ldrh	r3, [r3, #0]
   801a2:	2bb7      	cmp	r3, #183	; 0xb7
   801a4:	d808      	bhi.n	801b8 <main+0x70>
	{
		pwm_pin_22(1700);
   801a6:	f240 66a4 	movw	r6, #1700	; 0x6a4
   801aa:	4d0d      	ldr	r5, [pc, #52]	; (801e0 <main+0x98>)
	pwm_pin_21(1500);
	delay_s(3);
	printf("\n");
	printf("Nästa\n");
	
	while (counter_1 <= 183)
   801ac:	4c13      	ldr	r4, [pc, #76]	; (801fc <main+0xb4>)
	{
		pwm_pin_22(1700);
   801ae:	4630      	mov	r0, r6
   801b0:	47a8      	blx	r5
	pwm_pin_21(1500);
	delay_s(3);
	printf("\n");
	printf("Nästa\n");
	
	while (counter_1 <= 183)
   801b2:	8823      	ldrh	r3, [r4, #0]
   801b4:	2bb7      	cmp	r3, #183	; 0xb7
   801b6:	d9fa      	bls.n	801ae <main+0x66>
	{
		pwm_pin_22(1700);
	}
	pwm_pin_22(1500);
   801b8:	f240 50dc 	movw	r0, #1500	; 0x5dc
   801bc:	4b08      	ldr	r3, [pc, #32]	; (801e0 <main+0x98>)
   801be:	4798      	blx	r3
	
}
   801c0:	2000      	movs	r0, #0
   801c2:	bd70      	pop	{r4, r5, r6, pc}
   801c4:	2007000d 	.word	0x2007000d
   801c8:	00080875 	.word	0x00080875
   801cc:	0008059d 	.word	0x0008059d
   801d0:	0008068d 	.word	0x0008068d
   801d4:	000807b9 	.word	0x000807b9
   801d8:	00083f08 	.word	0x00083f08
   801dc:	00080fc5 	.word	0x00080fc5
   801e0:	00080845 	.word	0x00080845
   801e4:	20070a60 	.word	0x20070a60
   801e8:	00080815 	.word	0x00080815
   801ec:	0112a880 	.word	0x0112a880
   801f0:	20070001 	.word	0x20070001
   801f4:	00083f10 	.word	0x00083f10
   801f8:	00083f14 	.word	0x00083f14
   801fc:	20070a5e 	.word	0x20070a5e

00080200 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   80200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80204:	b083      	sub	sp, #12
   80206:	4605      	mov	r5, r0
	while (len) {
   80208:	4690      	mov	r8, r2
   8020a:	2a00      	cmp	r2, #0
   8020c:	d047      	beq.n	8029e <usart_serial_read_packet+0x9e>
   8020e:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80210:	4f25      	ldr	r7, [pc, #148]	; (802a8 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   80212:	4c26      	ldr	r4, [pc, #152]	; (802ac <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80214:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 802c0 <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   80218:	f8df b094 	ldr.w	fp, [pc, #148]	; 802b0 <usart_serial_read_packet+0xb0>
   8021c:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   80220:	2300      	movs	r3, #0
   80222:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80224:	4b22      	ldr	r3, [pc, #136]	; (802b0 <usart_serial_read_packet+0xb0>)
   80226:	429d      	cmp	r5, r3
   80228:	d106      	bne.n	80238 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   8022a:	4658      	mov	r0, fp
   8022c:	4649      	mov	r1, r9
   8022e:	4b21      	ldr	r3, [pc, #132]	; (802b4 <usart_serial_read_packet+0xb4>)
   80230:	4798      	blx	r3
   80232:	2800      	cmp	r0, #0
   80234:	d1f9      	bne.n	8022a <usart_serial_read_packet+0x2a>
   80236:	e019      	b.n	8026c <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80238:	4b1f      	ldr	r3, [pc, #124]	; (802b8 <usart_serial_read_packet+0xb8>)
   8023a:	429d      	cmp	r5, r3
   8023c:	d109      	bne.n	80252 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   8023e:	4699      	mov	r9, r3
   80240:	4648      	mov	r0, r9
   80242:	a901      	add	r1, sp, #4
   80244:	47a0      	blx	r4
   80246:	2800      	cmp	r0, #0
   80248:	d1fa      	bne.n	80240 <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   8024a:	9b01      	ldr	r3, [sp, #4]
   8024c:	f806 3c01 	strb.w	r3, [r6, #-1]
   80250:	e017      	b.n	80282 <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80252:	4b1a      	ldr	r3, [pc, #104]	; (802bc <usart_serial_read_packet+0xbc>)
   80254:	429d      	cmp	r5, r3
   80256:	d109      	bne.n	8026c <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   80258:	4699      	mov	r9, r3
   8025a:	4648      	mov	r0, r9
   8025c:	a901      	add	r1, sp, #4
   8025e:	47a0      	blx	r4
   80260:	2800      	cmp	r0, #0
   80262:	d1fa      	bne.n	8025a <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   80264:	9b01      	ldr	r3, [sp, #4]
   80266:	f806 3c01 	strb.w	r3, [r6, #-1]
   8026a:	e014      	b.n	80296 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8026c:	4555      	cmp	r5, sl
   8026e:	d108      	bne.n	80282 <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   80270:	4650      	mov	r0, sl
   80272:	a901      	add	r1, sp, #4
   80274:	47a0      	blx	r4
   80276:	2800      	cmp	r0, #0
   80278:	d1fa      	bne.n	80270 <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   8027a:	9b01      	ldr	r3, [sp, #4]
   8027c:	f806 3c01 	strb.w	r3, [r6, #-1]
   80280:	e009      	b.n	80296 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80282:	42bd      	cmp	r5, r7
   80284:	d107      	bne.n	80296 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   80286:	4638      	mov	r0, r7
   80288:	a901      	add	r1, sp, #4
   8028a:	47a0      	blx	r4
   8028c:	2800      	cmp	r0, #0
   8028e:	d1fa      	bne.n	80286 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   80290:	9b01      	ldr	r3, [sp, #4]
   80292:	f806 3c01 	strb.w	r3, [r6, #-1]
   80296:	3601      	adds	r6, #1
   80298:	f1b8 0801 	subs.w	r8, r8, #1
   8029c:	d1be      	bne.n	8021c <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   8029e:	2000      	movs	r0, #0
   802a0:	b003      	add	sp, #12
   802a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   802a6:	bf00      	nop
   802a8:	400a4000 	.word	0x400a4000
   802ac:	000803c9 	.word	0x000803c9
   802b0:	400e0800 	.word	0x400e0800
   802b4:	000803a1 	.word	0x000803a1
   802b8:	40098000 	.word	0x40098000
   802bc:	4009c000 	.word	0x4009c000
   802c0:	400a0000 	.word	0x400a0000

000802c4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   802c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   802c8:	460c      	mov	r4, r1
   802ca:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   802cc:	b960      	cbnz	r0, 802e8 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   802ce:	2a00      	cmp	r2, #0
   802d0:	dd0e      	ble.n	802f0 <_read+0x2c>
   802d2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   802d4:	4e09      	ldr	r6, [pc, #36]	; (802fc <_read+0x38>)
   802d6:	4d0a      	ldr	r5, [pc, #40]	; (80300 <_read+0x3c>)
   802d8:	6830      	ldr	r0, [r6, #0]
   802da:	4621      	mov	r1, r4
   802dc:	682b      	ldr	r3, [r5, #0]
   802de:	4798      	blx	r3
		ptr++;
   802e0:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   802e2:	42bc      	cmp	r4, r7
   802e4:	d1f8      	bne.n	802d8 <_read+0x14>
   802e6:	e006      	b.n	802f6 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   802e8:	f04f 30ff 	mov.w	r0, #4294967295
   802ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   802f0:	2000      	movs	r0, #0
   802f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   802f6:	4640      	mov	r0, r8
	}
	return nChars;
}
   802f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   802fc:	20070b18 	.word	0x20070b18
   80300:	20070b10 	.word	0x20070b10

00080304 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80308:	460e      	mov	r6, r1
   8030a:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   8030c:	3801      	subs	r0, #1
   8030e:	2802      	cmp	r0, #2
   80310:	d80f      	bhi.n	80332 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   80312:	b192      	cbz	r2, 8033a <_write+0x36>
   80314:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80316:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80354 <_write+0x50>
   8031a:	4f0d      	ldr	r7, [pc, #52]	; (80350 <_write+0x4c>)
   8031c:	f8d8 0000 	ldr.w	r0, [r8]
   80320:	5d31      	ldrb	r1, [r6, r4]
   80322:	683b      	ldr	r3, [r7, #0]
   80324:	4798      	blx	r3
   80326:	2800      	cmp	r0, #0
   80328:	db0a      	blt.n	80340 <_write+0x3c>
			return -1;
		}
		++nChars;
   8032a:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   8032c:	42a5      	cmp	r5, r4
   8032e:	d1f5      	bne.n	8031c <_write+0x18>
   80330:	e00a      	b.n	80348 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   80332:	f04f 30ff 	mov.w	r0, #4294967295
   80336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   8033a:	2000      	movs	r0, #0
   8033c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80340:	f04f 30ff 	mov.w	r0, #4294967295
   80344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   80348:	4620      	mov	r0, r4
	}
	return nChars;
}
   8034a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8034e:	bf00      	nop
   80350:	20070b14 	.word	0x20070b14
   80354:	20070b18 	.word	0x20070b18

00080358 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80358:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   8035a:	23ac      	movs	r3, #172	; 0xac
   8035c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   8035e:	680a      	ldr	r2, [r1, #0]
   80360:	684b      	ldr	r3, [r1, #4]
   80362:	fbb2 f3f3 	udiv	r3, r2, r3
   80366:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80368:	1e5c      	subs	r4, r3, #1
   8036a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   8036e:	4294      	cmp	r4, r2
   80370:	d80a      	bhi.n	80388 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   80372:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80374:	688b      	ldr	r3, [r1, #8]
   80376:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80378:	f240 2302 	movw	r3, #514	; 0x202
   8037c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80380:	2350      	movs	r3, #80	; 0x50
   80382:	6003      	str	r3, [r0, #0]

	return 0;
   80384:	2000      	movs	r0, #0
   80386:	e000      	b.n	8038a <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80388:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   8038a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8038e:	4770      	bx	lr

00080390 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80390:	6943      	ldr	r3, [r0, #20]
   80392:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80396:	bf1a      	itte	ne
   80398:	61c1      	strne	r1, [r0, #28]
	return 0;
   8039a:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   8039c:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   8039e:	4770      	bx	lr

000803a0 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   803a0:	6943      	ldr	r3, [r0, #20]
   803a2:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   803a6:	bf1d      	ittte	ne
   803a8:	6983      	ldrne	r3, [r0, #24]
   803aa:	700b      	strbne	r3, [r1, #0]
	return 0;
   803ac:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   803ae:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   803b0:	4770      	bx	lr
   803b2:	bf00      	nop

000803b4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   803b4:	6943      	ldr	r3, [r0, #20]
   803b6:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   803ba:	bf1d      	ittte	ne
   803bc:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   803c0:	61c1      	strne	r1, [r0, #28]
	return 0;
   803c2:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   803c4:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   803c6:	4770      	bx	lr

000803c8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   803c8:	6943      	ldr	r3, [r0, #20]
   803ca:	f013 0f01 	tst.w	r3, #1
   803ce:	d005      	beq.n	803dc <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   803d0:	6983      	ldr	r3, [r0, #24]
   803d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
   803d6:	600b      	str	r3, [r1, #0]

	return 0;
   803d8:	2000      	movs	r0, #0
   803da:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   803dc:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   803de:	4770      	bx	lr

000803e0 <USART0_Handler>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   803e0:	b500      	push	{lr}
   803e2:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   803e4:	4813      	ldr	r0, [pc, #76]	; (80434 <USART0_Handler+0x54>)
   803e6:	f10d 0107 	add.w	r1, sp, #7
   803ea:	2201      	movs	r2, #1
   803ec:	4b12      	ldr	r3, [pc, #72]	; (80438 <USART0_Handler+0x58>)
   803ee:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   803f0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   803f2:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   803f6:	2200      	movs	r2, #0
   803f8:	4b10      	ldr	r3, [pc, #64]	; (8043c <USART0_Handler+0x5c>)
   803fa:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
   803fc:	4b10      	ldr	r3, [pc, #64]	; (80440 <USART0_Handler+0x60>)
   803fe:	781a      	ldrb	r2, [r3, #0]
   80400:	3201      	adds	r2, #1
   80402:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
   80404:	4b0f      	ldr	r3, [pc, #60]	; (80444 <USART0_Handler+0x64>)
   80406:	781b      	ldrb	r3, [r3, #0]
   80408:	f89d 1007 	ldrb.w	r1, [sp, #7]
   8040c:	4a0e      	ldr	r2, [pc, #56]	; (80448 <USART0_Handler+0x68>)
   8040e:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80410:	2b9b      	cmp	r3, #155	; 0x9b
   80412:	d103      	bne.n	8041c <USART0_Handler+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   80414:	2200      	movs	r2, #0
   80416:	4b0b      	ldr	r3, [pc, #44]	; (80444 <USART0_Handler+0x64>)
   80418:	701a      	strb	r2, [r3, #0]
   8041a:	e002      	b.n	80422 <USART0_Handler+0x42>
	} else {
		serial_rx_buf_tail++;
   8041c:	3301      	adds	r3, #1
   8041e:	4a09      	ldr	r2, [pc, #36]	; (80444 <USART0_Handler+0x64>)
   80420:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   80422:	2201      	movs	r2, #1
   80424:	4b05      	ldr	r3, [pc, #20]	; (8043c <USART0_Handler+0x5c>)
   80426:	701a      	strb	r2, [r3, #0]
   80428:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   8042c:	b662      	cpsie	i
}
   8042e:	b003      	add	sp, #12
   80430:	f85d fb04 	ldr.w	pc, [sp], #4
   80434:	40098000 	.word	0x40098000
   80438:	00080201 	.word	0x00080201
   8043c:	20070138 	.word	0x20070138
   80440:	20070a5d 	.word	0x20070a5d
   80444:	20070a5c 	.word	0x20070a5c
   80448:	200709c0 	.word	0x200709c0

0008044c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   8044c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8044e:	b083      	sub	sp, #12
   80450:	4604      	mov	r4, r0
   80452:	460d      	mov	r5, r1
	uint32_t val = 0;
   80454:	2300      	movs	r3, #0
   80456:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80458:	4b1f      	ldr	r3, [pc, #124]	; (804d8 <usart_serial_getchar+0x8c>)
   8045a:	4298      	cmp	r0, r3
   8045c:	d107      	bne.n	8046e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   8045e:	461f      	mov	r7, r3
   80460:	4e1e      	ldr	r6, [pc, #120]	; (804dc <usart_serial_getchar+0x90>)
   80462:	4638      	mov	r0, r7
   80464:	4629      	mov	r1, r5
   80466:	47b0      	blx	r6
   80468:	2800      	cmp	r0, #0
   8046a:	d1fa      	bne.n	80462 <usart_serial_getchar+0x16>
   8046c:	e019      	b.n	804a2 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8046e:	4b1c      	ldr	r3, [pc, #112]	; (804e0 <usart_serial_getchar+0x94>)
   80470:	4298      	cmp	r0, r3
   80472:	d109      	bne.n	80488 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80474:	461f      	mov	r7, r3
   80476:	4e1b      	ldr	r6, [pc, #108]	; (804e4 <usart_serial_getchar+0x98>)
   80478:	4638      	mov	r0, r7
   8047a:	a901      	add	r1, sp, #4
   8047c:	47b0      	blx	r6
   8047e:	2800      	cmp	r0, #0
   80480:	d1fa      	bne.n	80478 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80482:	9b01      	ldr	r3, [sp, #4]
   80484:	702b      	strb	r3, [r5, #0]
   80486:	e019      	b.n	804bc <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80488:	4b17      	ldr	r3, [pc, #92]	; (804e8 <usart_serial_getchar+0x9c>)
   8048a:	4298      	cmp	r0, r3
   8048c:	d109      	bne.n	804a2 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   8048e:	461e      	mov	r6, r3
   80490:	4c14      	ldr	r4, [pc, #80]	; (804e4 <usart_serial_getchar+0x98>)
   80492:	4630      	mov	r0, r6
   80494:	a901      	add	r1, sp, #4
   80496:	47a0      	blx	r4
   80498:	2800      	cmp	r0, #0
   8049a:	d1fa      	bne.n	80492 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   8049c:	9b01      	ldr	r3, [sp, #4]
   8049e:	702b      	strb	r3, [r5, #0]
   804a0:	e018      	b.n	804d4 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   804a2:	4b12      	ldr	r3, [pc, #72]	; (804ec <usart_serial_getchar+0xa0>)
   804a4:	429c      	cmp	r4, r3
   804a6:	d109      	bne.n	804bc <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   804a8:	461e      	mov	r6, r3
   804aa:	4c0e      	ldr	r4, [pc, #56]	; (804e4 <usart_serial_getchar+0x98>)
   804ac:	4630      	mov	r0, r6
   804ae:	a901      	add	r1, sp, #4
   804b0:	47a0      	blx	r4
   804b2:	2800      	cmp	r0, #0
   804b4:	d1fa      	bne.n	804ac <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   804b6:	9b01      	ldr	r3, [sp, #4]
   804b8:	702b      	strb	r3, [r5, #0]
   804ba:	e00b      	b.n	804d4 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   804bc:	4b0c      	ldr	r3, [pc, #48]	; (804f0 <usart_serial_getchar+0xa4>)
   804be:	429c      	cmp	r4, r3
   804c0:	d108      	bne.n	804d4 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   804c2:	461e      	mov	r6, r3
   804c4:	4c07      	ldr	r4, [pc, #28]	; (804e4 <usart_serial_getchar+0x98>)
   804c6:	4630      	mov	r0, r6
   804c8:	a901      	add	r1, sp, #4
   804ca:	47a0      	blx	r4
   804cc:	2800      	cmp	r0, #0
   804ce:	d1fa      	bne.n	804c6 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   804d0:	9b01      	ldr	r3, [sp, #4]
   804d2:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   804d4:	b003      	add	sp, #12
   804d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   804d8:	400e0800 	.word	0x400e0800
   804dc:	000803a1 	.word	0x000803a1
   804e0:	40098000 	.word	0x40098000
   804e4:	000803c9 	.word	0x000803c9
   804e8:	4009c000 	.word	0x4009c000
   804ec:	400a0000 	.word	0x400a0000
   804f0:	400a4000 	.word	0x400a4000

000804f4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   804f4:	b570      	push	{r4, r5, r6, lr}
   804f6:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   804f8:	4b21      	ldr	r3, [pc, #132]	; (80580 <usart_serial_putchar+0x8c>)
   804fa:	4298      	cmp	r0, r3
   804fc:	d107      	bne.n	8050e <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   804fe:	461e      	mov	r6, r3
   80500:	4d20      	ldr	r5, [pc, #128]	; (80584 <usart_serial_putchar+0x90>)
   80502:	4630      	mov	r0, r6
   80504:	4621      	mov	r1, r4
   80506:	47a8      	blx	r5
   80508:	2800      	cmp	r0, #0
   8050a:	d1fa      	bne.n	80502 <usart_serial_putchar+0xe>
   8050c:	e02b      	b.n	80566 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8050e:	4b1e      	ldr	r3, [pc, #120]	; (80588 <usart_serial_putchar+0x94>)
   80510:	4298      	cmp	r0, r3
   80512:	d107      	bne.n	80524 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80514:	461e      	mov	r6, r3
   80516:	4d1d      	ldr	r5, [pc, #116]	; (8058c <usart_serial_putchar+0x98>)
   80518:	4630      	mov	r0, r6
   8051a:	4621      	mov	r1, r4
   8051c:	47a8      	blx	r5
   8051e:	2800      	cmp	r0, #0
   80520:	d1fa      	bne.n	80518 <usart_serial_putchar+0x24>
   80522:	e022      	b.n	8056a <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80524:	4b1a      	ldr	r3, [pc, #104]	; (80590 <usart_serial_putchar+0x9c>)
   80526:	4298      	cmp	r0, r3
   80528:	d107      	bne.n	8053a <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   8052a:	461e      	mov	r6, r3
   8052c:	4d17      	ldr	r5, [pc, #92]	; (8058c <usart_serial_putchar+0x98>)
   8052e:	4630      	mov	r0, r6
   80530:	4621      	mov	r1, r4
   80532:	47a8      	blx	r5
   80534:	2800      	cmp	r0, #0
   80536:	d1fa      	bne.n	8052e <usart_serial_putchar+0x3a>
   80538:	e019      	b.n	8056e <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8053a:	4b16      	ldr	r3, [pc, #88]	; (80594 <usart_serial_putchar+0xa0>)
   8053c:	4298      	cmp	r0, r3
   8053e:	d107      	bne.n	80550 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80540:	461e      	mov	r6, r3
   80542:	4d12      	ldr	r5, [pc, #72]	; (8058c <usart_serial_putchar+0x98>)
   80544:	4630      	mov	r0, r6
   80546:	4621      	mov	r1, r4
   80548:	47a8      	blx	r5
   8054a:	2800      	cmp	r0, #0
   8054c:	d1fa      	bne.n	80544 <usart_serial_putchar+0x50>
   8054e:	e010      	b.n	80572 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80550:	4b11      	ldr	r3, [pc, #68]	; (80598 <usart_serial_putchar+0xa4>)
   80552:	4298      	cmp	r0, r3
   80554:	d10f      	bne.n	80576 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   80556:	461e      	mov	r6, r3
   80558:	4d0c      	ldr	r5, [pc, #48]	; (8058c <usart_serial_putchar+0x98>)
   8055a:	4630      	mov	r0, r6
   8055c:	4621      	mov	r1, r4
   8055e:	47a8      	blx	r5
   80560:	2800      	cmp	r0, #0
   80562:	d1fa      	bne.n	8055a <usart_serial_putchar+0x66>
   80564:	e009      	b.n	8057a <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   80566:	2001      	movs	r0, #1
   80568:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8056a:	2001      	movs	r0, #1
   8056c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8056e:	2001      	movs	r0, #1
   80570:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80572:	2001      	movs	r0, #1
   80574:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80576:	2000      	movs	r0, #0
   80578:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8057a:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   8057c:	bd70      	pop	{r4, r5, r6, pc}
   8057e:	bf00      	nop
   80580:	400e0800 	.word	0x400e0800
   80584:	00080391 	.word	0x00080391
   80588:	40098000 	.word	0x40098000
   8058c:	000803b5 	.word	0x000803b5
   80590:	4009c000 	.word	0x4009c000
   80594:	400a0000 	.word	0x400a0000
   80598:	400a4000 	.word	0x400a4000

0008059c <configureConsole>:
#include "conf_board.h"
#include "consoleFunctions.h"

int configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   8059c:	b530      	push	{r4, r5, lr}
   8059e:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   805a0:	2008      	movs	r0, #8
   805a2:	4d13      	ldr	r5, [pc, #76]	; (805f0 <configureConsole+0x54>)
   805a4:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   805a6:	4c13      	ldr	r4, [pc, #76]	; (805f4 <configureConsole+0x58>)
   805a8:	4b13      	ldr	r3, [pc, #76]	; (805f8 <configureConsole+0x5c>)
   805aa:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   805ac:	4a13      	ldr	r2, [pc, #76]	; (805fc <configureConsole+0x60>)
   805ae:	4b14      	ldr	r3, [pc, #80]	; (80600 <configureConsole+0x64>)
   805b0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   805b2:	4a14      	ldr	r2, [pc, #80]	; (80604 <configureConsole+0x68>)
   805b4:	4b14      	ldr	r3, [pc, #80]	; (80608 <configureConsole+0x6c>)
   805b6:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   805b8:	4b14      	ldr	r3, [pc, #80]	; (8060c <configureConsole+0x70>)
   805ba:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   805bc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   805c0:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   805c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   805c6:	9303      	str	r3, [sp, #12]
   805c8:	2008      	movs	r0, #8
   805ca:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   805cc:	4620      	mov	r0, r4
   805ce:	a901      	add	r1, sp, #4
   805d0:	4b0f      	ldr	r3, [pc, #60]	; (80610 <configureConsole+0x74>)
   805d2:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   805d4:	4d0f      	ldr	r5, [pc, #60]	; (80614 <configureConsole+0x78>)
   805d6:	682b      	ldr	r3, [r5, #0]
   805d8:	6898      	ldr	r0, [r3, #8]
   805da:	2100      	movs	r1, #0
   805dc:	4c0e      	ldr	r4, [pc, #56]	; (80618 <configureConsole+0x7c>)
   805de:	47a0      	blx	r4
	setbuf(stdin, NULL);
   805e0:	682b      	ldr	r3, [r5, #0]
   805e2:	6858      	ldr	r0, [r3, #4]
   805e4:	2100      	movs	r1, #0
   805e6:	47a0      	blx	r4
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	/* printf("Console ready\n"); */
	return 0;
   805e8:	2000      	movs	r0, #0
   805ea:	b005      	add	sp, #20
   805ec:	bd30      	pop	{r4, r5, pc}
   805ee:	bf00      	nop
   805f0:	00080c41 	.word	0x00080c41
   805f4:	400e0800 	.word	0x400e0800
   805f8:	20070b18 	.word	0x20070b18
   805fc:	000804f5 	.word	0x000804f5
   80600:	20070b14 	.word	0x20070b14
   80604:	0008044d 	.word	0x0008044d
   80608:	20070b10 	.word	0x20070b10
   8060c:	0501bd00 	.word	0x0501bd00
   80610:	00080359 	.word	0x00080359
   80614:	20070568 	.word	0x20070568
   80618:	00081081 	.word	0x00081081

0008061c <pin12_edge_handler>:
	

}

// Handler which calls when pin 53 is toggle.  
void pin12_edge_handler(const uint32_t id, const uint32_t index){
   8061c:	b508      	push	{r3, lr}
	// Check if pin 53 is high
	if (pio_get(PIOC, PIO_TYPE_PIO_INPUT, PIO_PC12)){
   8061e:	4808      	ldr	r0, [pc, #32]	; (80640 <pin12_edge_handler+0x24>)
   80620:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80624:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80628:	4b06      	ldr	r3, [pc, #24]	; (80644 <pin12_edge_handler+0x28>)
   8062a:	4798      	blx	r3
   8062c:	b138      	cbz	r0, 8063e <pin12_edge_handler+0x22>
		//increase the counter value
		counter_1++;
   8062e:	4b06      	ldr	r3, [pc, #24]	; (80648 <pin12_edge_handler+0x2c>)
   80630:	8819      	ldrh	r1, [r3, #0]
   80632:	3101      	adds	r1, #1
   80634:	b289      	uxth	r1, r1
   80636:	8019      	strh	r1, [r3, #0]
		printf("%d",counter_1);
   80638:	4804      	ldr	r0, [pc, #16]	; (8064c <pin12_edge_handler+0x30>)
   8063a:	4b05      	ldr	r3, [pc, #20]	; (80650 <pin12_edge_handler+0x34>)
   8063c:	4798      	blx	r3
   8063e:	bd08      	pop	{r3, pc}
   80640:	400e1200 	.word	0x400e1200
   80644:	000808f5 	.word	0x000808f5
   80648:	20070a5e 	.word	0x20070a5e
   8064c:	00083f1c 	.word	0x00083f1c
   80650:	00080fc5 	.word	0x00080fc5

00080654 <pin14_edge_handler>:
	}	
}

// Handler which calls when pin 51 is toggle. 
void pin14_edge_handler(const uint32_t id, const uint32_t index){
   80654:	b508      	push	{r3, lr}
	// Checks if pin 51 is high
	if (pio_get(PIOB, PIO_TYPE_PIO_INPUT, PIO_PB14)){
   80656:	4808      	ldr	r0, [pc, #32]	; (80678 <pin14_edge_handler+0x24>)
   80658:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8065c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80660:	4b06      	ldr	r3, [pc, #24]	; (8067c <pin14_edge_handler+0x28>)
   80662:	4798      	blx	r3
   80664:	b138      	cbz	r0, 80676 <pin14_edge_handler+0x22>
	//Increase the counter value
			counter_2++;
   80666:	4b06      	ldr	r3, [pc, #24]	; (80680 <pin14_edge_handler+0x2c>)
   80668:	8819      	ldrh	r1, [r3, #0]
   8066a:	3101      	adds	r1, #1
   8066c:	b289      	uxth	r1, r1
   8066e:	8019      	strh	r1, [r3, #0]
			printf("%d",counter_2);
   80670:	4804      	ldr	r0, [pc, #16]	; (80684 <pin14_edge_handler+0x30>)
   80672:	4b05      	ldr	r3, [pc, #20]	; (80688 <pin14_edge_handler+0x34>)
   80674:	4798      	blx	r3
   80676:	bd08      	pop	{r3, pc}
   80678:	400e1000 	.word	0x400e1000
   8067c:	000808f5 	.word	0x000808f5
   80680:	20070a60 	.word	0x20070a60
   80684:	00083f1c 	.word	0x00083f1c
   80688:	00080fc5 	.word	0x00080fc5

0008068c <configInterrupts>:
// Counter for Arlo Robot encoders for right and left wheel
 uint16_t counter_1 = 0;
 uint16_t counter_2 = 0;


void configInterrupts(void){
   8068c:	b570      	push	{r4, r5, r6, lr}
   8068e:	b082      	sub	sp, #8
	
	//Enable the module clock to the PIOB peripheral
	pmc_enable_periph_clk(ID_PIOB);
   80690:	200c      	movs	r0, #12
   80692:	4c1a      	ldr	r4, [pc, #104]	; (806fc <configInterrupts+0x70>)
   80694:	47a0      	blx	r4
	//Enable the module clock to the PIOC peripheral
	pmc_enable_periph_clk(ID_PIOC);	
   80696:	200d      	movs	r0, #13
   80698:	47a0      	blx	r4
	//Set pin 12 direction on PIOC as input, with pullup
	pio_set_input(PIOC,PIO_PC12,PIO_PULLUP);
   8069a:	4d19      	ldr	r5, [pc, #100]	; (80700 <configInterrupts+0x74>)
   8069c:	4628      	mov	r0, r5
   8069e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   806a2:	2201      	movs	r2, #1
   806a4:	4e17      	ldr	r6, [pc, #92]	; (80704 <configInterrupts+0x78>)
   806a6:	47b0      	blx	r6
	//Set pin 14 direction on PIOB as input, with pullup
	pio_set_input(PIOB,PIO_PB14,PIO_PULLUP);
   806a8:	4c17      	ldr	r4, [pc, #92]	; (80708 <configInterrupts+0x7c>)
   806aa:	4620      	mov	r0, r4
   806ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   806b0:	2201      	movs	r2, #1
   806b2:	47b0      	blx	r6
	//Configure the input pin 12 interrupt mode and handler
	pio_handler_set(PIOC, ID_PIOC, PIO_PC12, PIO_IT_EDGE, pin12_edge_handler);
   806b4:	4b15      	ldr	r3, [pc, #84]	; (8070c <configInterrupts+0x80>)
   806b6:	9300      	str	r3, [sp, #0]
   806b8:	4628      	mov	r0, r5
   806ba:	210d      	movs	r1, #13
   806bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   806c0:	2340      	movs	r3, #64	; 0x40
   806c2:	4e13      	ldr	r6, [pc, #76]	; (80710 <configInterrupts+0x84>)
   806c4:	47b0      	blx	r6
	//Configure the input pin 14 interrupt mode and handler
	pio_handler_set(PIOB, ID_PIOB, PIO_PB14, PIO_IT_EDGE, pin14_edge_handler);
   806c6:	4b13      	ldr	r3, [pc, #76]	; (80714 <configInterrupts+0x88>)
   806c8:	9300      	str	r3, [sp, #0]
   806ca:	4620      	mov	r0, r4
   806cc:	210c      	movs	r1, #12
   806ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   806d2:	2340      	movs	r3, #64	; 0x40
   806d4:	47b0      	blx	r6
	//Enable the interrupt for the configured input pin 12
	pio_enable_interrupt(PIOC,PIO_PC12);
   806d6:	4628      	mov	r0, r5
   806d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   806dc:	4d0e      	ldr	r5, [pc, #56]	; (80718 <configInterrupts+0x8c>)
   806de:	47a8      	blx	r5
	//Enable the interrupt for the configured input pin 12
	pio_enable_interrupt(PIOB,PIO_PB14);
   806e0:	4620      	mov	r0, r4
   806e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   806e6:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   806e8:	4b0c      	ldr	r3, [pc, #48]	; (8071c <configInterrupts+0x90>)
   806ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   806ee:	601a      	str	r2, [r3, #0]
   806f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   806f4:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
	//Enable interrupt handling from the PIOB module:
	NVIC_EnableIRQ(PIOB_IRQn);
	

}
   806f6:	b002      	add	sp, #8
   806f8:	bd70      	pop	{r4, r5, r6, pc}
   806fa:	bf00      	nop
   806fc:	00080c41 	.word	0x00080c41
   80700:	400e1200 	.word	0x400e1200
   80704:	0008094d 	.word	0x0008094d
   80708:	400e1000 	.word	0x400e1000
   8070c:	0008061d 	.word	0x0008061d
   80710:	00080bb5 	.word	0x00080bb5
   80714:	00080655 	.word	0x00080655
   80718:	000809d9 	.word	0x000809d9
   8071c:	e000e100 	.word	0xe000e100

00080720 <initPin21>:
	
}

/* This method initialize channel instance and configure PWM channel 4 for pin 9,
 selecting clock A as its source clock, setting the period at 8 ms and setting the duty cycle at 0% */
void initPin21(void){
   80720:	b538      	push	{r3, r4, r5, lr}
	
	    pio_configure_pin(PIN_21, PIO_TYPE_PIO_PERIPH_B);
   80722:	2055      	movs	r0, #85	; 0x55
   80724:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80728:	4b0b      	ldr	r3, [pc, #44]	; (80758 <initPin21+0x38>)
   8072a:	4798      	blx	r3
		/*Pwm channel configuration such as channel, alignments, period, duty etc...*/
		PWM_pin_21.channel = PWM_CHANNEL_4;
   8072c:	4b0b      	ldr	r3, [pc, #44]	; (8075c <initPin21+0x3c>)
   8072e:	2404      	movs	r4, #4
   80730:	601c      	str	r4, [r3, #0]
		PWM_pin_21.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80732:	220b      	movs	r2, #11
   80734:	605a      	str	r2, [r3, #4]
		PWM_pin_21.polarity = PWM_LOW;
   80736:	2200      	movs	r2, #0
   80738:	729a      	strb	r2, [r3, #10]
		PWM_pin_21.alignment = PWM_ALIGN_LEFT;
   8073a:	811a      	strh	r2, [r3, #8]
		PWM_pin_21.ul_period = 8000;
   8073c:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
   80740:	6119      	str	r1, [r3, #16]
		PWM_pin_21.ul_duty = 0;
   80742:	60da      	str	r2, [r3, #12]
		
	/*Initializing channel after setting things up*/
	pwm_channel_init(PWM, &PWM_pin_21);
   80744:	4d06      	ldr	r5, [pc, #24]	; (80760 <initPin21+0x40>)
   80746:	4628      	mov	r0, r5
   80748:	4619      	mov	r1, r3
   8074a:	4b06      	ldr	r3, [pc, #24]	; (80764 <initPin21+0x44>)
   8074c:	4798      	blx	r3
	
	/*Enabling pwm channel after initializing everything correct*/
	pwm_channel_enable(PWM, PWM_CHANNEL_4);
   8074e:	4628      	mov	r0, r5
   80750:	4621      	mov	r1, r4
   80752:	4b05      	ldr	r3, [pc, #20]	; (80768 <initPin21+0x48>)
   80754:	4798      	blx	r3
   80756:	bd38      	pop	{r3, r4, r5, pc}
   80758:	000809e9 	.word	0x000809e9
   8075c:	20070b44 	.word	0x20070b44
   80760:	40094000 	.word	0x40094000
   80764:	00080d31 	.word	0x00080d31
   80768:	00080e59 	.word	0x00080e59

0008076c <initPin22>:
}

/* This method initialize channel instance and configure PWM channel 5 for pin 8,
 selecting clock A as its source clock, setting the period at 8 ms and setting the duty cycle at 0% */
void initPin22(void){
   8076c:	b538      	push	{r3, r4, r5, lr}
	   
	    pio_configure_pin(PIN_22, PIO_TYPE_PIO_PERIPH_B);
   8076e:	2056      	movs	r0, #86	; 0x56
   80770:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80774:	4b0b      	ldr	r3, [pc, #44]	; (807a4 <initPin22+0x38>)
   80776:	4798      	blx	r3
		/*Pwm channel configuration such as channel, alignments, period, duty etc...*/
		PWM_pin_22.channel = PWM_CHANNEL_5;
   80778:	4b0b      	ldr	r3, [pc, #44]	; (807a8 <initPin22+0x3c>)
   8077a:	2405      	movs	r4, #5
   8077c:	601c      	str	r4, [r3, #0]
		PWM_pin_22.ul_prescaler = PWM_CMR_CPRE_CLKA;
   8077e:	220b      	movs	r2, #11
   80780:	605a      	str	r2, [r3, #4]
		PWM_pin_22.polarity = PWM_LOW;
   80782:	2200      	movs	r2, #0
   80784:	729a      	strb	r2, [r3, #10]
		PWM_pin_22.alignment = PWM_ALIGN_LEFT;
   80786:	811a      	strh	r2, [r3, #8]
		PWM_pin_22.ul_period = 8000;
   80788:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
   8078c:	6119      	str	r1, [r3, #16]
		PWM_pin_22.ul_duty = 0;
   8078e:	60da      	str	r2, [r3, #12]
		
		/*Initializing channel after setting things up*/
		pwm_channel_init(PWM, &PWM_pin_22);
   80790:	4d06      	ldr	r5, [pc, #24]	; (807ac <initPin22+0x40>)
   80792:	4628      	mov	r0, r5
   80794:	4619      	mov	r1, r3
   80796:	4b06      	ldr	r3, [pc, #24]	; (807b0 <initPin22+0x44>)
   80798:	4798      	blx	r3
		
		/*Enabling pwm channel after initializing everything correct*/
		pwm_channel_enable(PWM, PWM_CHANNEL_5);
   8079a:	4628      	mov	r0, r5
   8079c:	4621      	mov	r1, r4
   8079e:	4b05      	ldr	r3, [pc, #20]	; (807b4 <initPin22+0x48>)
   807a0:	4798      	blx	r3
   807a2:	bd38      	pop	{r3, r4, r5, pc}
   807a4:	000809e9 	.word	0x000809e9
   807a8:	20070b1c 	.word	0x20070b1c
   807ac:	40094000 	.word	0x40094000
   807b0:	00080d31 	.word	0x00080d31
   807b4:	00080e59 	.word	0x00080e59

000807b8 <PWM_init>:
pwm_channel_t PWM_pin_21;
pwm_channel_t PWM_pin_22;


/* This method configure PWM clock   */
void PWM_init(void){
   807b8:	b530      	push	{r4, r5, lr}
   807ba:	b085      	sub	sp, #20
	
	//Enable the module clock for the PWM peripheral
	pmc_enable_periph_clk(ID_PWM);
   807bc:	2024      	movs	r0, #36	; 0x24
   807be:	4b0d      	ldr	r3, [pc, #52]	; (807f4 <PWM_init+0x3c>)
   807c0:	4798      	blx	r3
	
	/*Disable PWM channels for appropriate configuration*/
	pwm_channel_disable(PWM,PWM_CHANNEL_4);
   807c2:	4c0d      	ldr	r4, [pc, #52]	; (807f8 <PWM_init+0x40>)
   807c4:	4620      	mov	r0, r4
   807c6:	2104      	movs	r1, #4
   807c8:	4d0c      	ldr	r5, [pc, #48]	; (807fc <PWM_init+0x44>)
   807ca:	47a8      	blx	r5
	pwm_channel_disable(PWM,PWM_CHANNEL_5);
   807cc:	4620      	mov	r0, r4
   807ce:	2105      	movs	r1, #5
   807d0:	47a8      	blx	r5
	
	/*Setup clock for PWM module*/
	pwm_clock_t PWMDAC_clock_config = {
   807d2:	4b0b      	ldr	r3, [pc, #44]	; (80800 <PWM_init+0x48>)
   807d4:	9301      	str	r3, [sp, #4]
   807d6:	2300      	movs	r3, #0
   807d8:	9302      	str	r3, [sp, #8]
   807da:	4b0a      	ldr	r3, [pc, #40]	; (80804 <PWM_init+0x4c>)
   807dc:	9303      	str	r3, [sp, #12]
		.ul_clka = 1000000,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &PWMDAC_clock_config);
   807de:	4620      	mov	r0, r4
   807e0:	a901      	add	r1, sp, #4
   807e2:	4b09      	ldr	r3, [pc, #36]	; (80808 <PWM_init+0x50>)
   807e4:	4798      	blx	r3
	
	//Methods for initializing PWM for pin 8 and 9
	initPin21();
   807e6:	4b09      	ldr	r3, [pc, #36]	; (8080c <PWM_init+0x54>)
   807e8:	4798      	blx	r3
	initPin22();
   807ea:	4b09      	ldr	r3, [pc, #36]	; (80810 <PWM_init+0x58>)
   807ec:	4798      	blx	r3
	
}
   807ee:	b005      	add	sp, #20
   807f0:	bd30      	pop	{r4, r5, pc}
   807f2:	bf00      	nop
   807f4:	00080c41 	.word	0x00080c41
   807f8:	40094000 	.word	0x40094000
   807fc:	00080e65 	.word	0x00080e65
   80800:	000f4240 	.word	0x000f4240
   80804:	0501bd00 	.word	0x0501bd00
   80808:	00080cf1 	.word	0x00080cf1
   8080c:	00080721 	.word	0x00080721
   80810:	0008076d 	.word	0x0008076d

00080814 <pwm_pin_21>:
		
		/*Enabling pwm channel after initializing everything correct*/
		pwm_channel_enable(PWM, PWM_CHANNEL_5);
}
 /* This method changes the duty cycle of PWM signal on pin 9. The duty cycle is limited between 0.8 ms and 2.2 ms  */
void pwm_pin_21(uint32_t duty){
   80814:	b508      	push	{r3, lr}
	if(duty<800){
   80816:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
   8081a:	d305      	bcc.n	80828 <pwm_pin_21+0x14>
   8081c:	f640 0298 	movw	r2, #2200	; 0x898
   80820:	4290      	cmp	r0, r2
   80822:	bf38      	it	cc
   80824:	4602      	movcc	r2, r0
   80826:	e001      	b.n	8082c <pwm_pin_21+0x18>
		duty=800;
   80828:	f44f 7248 	mov.w	r2, #800	; 0x320
	}
	else if(duty>2200){
		duty=2200;
	}
	// Change the duty cycle of the PWM channel
	pwm_channel_update_duty(PWM, &PWM_pin_21, duty );
   8082c:	4802      	ldr	r0, [pc, #8]	; (80838 <pwm_pin_21+0x24>)
   8082e:	4903      	ldr	r1, [pc, #12]	; (8083c <pwm_pin_21+0x28>)
   80830:	4b03      	ldr	r3, [pc, #12]	; (80840 <pwm_pin_21+0x2c>)
   80832:	4798      	blx	r3
   80834:	bd08      	pop	{r3, pc}
   80836:	bf00      	nop
   80838:	40094000 	.word	0x40094000
   8083c:	20070b44 	.word	0x20070b44
   80840:	00080e35 	.word	0x00080e35

00080844 <pwm_pin_22>:
}

 /* This method changes the duty cycle of PWM signal on pin 8. The duty cycle is limited between 0.8 ms and 2.2 ms  */
void pwm_pin_22(uint32_t duty){
   80844:	b508      	push	{r3, lr}
	
	if(duty<800){
   80846:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
   8084a:	d305      	bcc.n	80858 <pwm_pin_22+0x14>
   8084c:	f640 0298 	movw	r2, #2200	; 0x898
   80850:	4290      	cmp	r0, r2
   80852:	bf38      	it	cc
   80854:	4602      	movcc	r2, r0
   80856:	e001      	b.n	8085c <pwm_pin_22+0x18>
		duty=800;
   80858:	f44f 7248 	mov.w	r2, #800	; 0x320
	}
	else if(duty>2200){
		duty=2200;
	}
	// Change the duty cycle of the PWM channel
	pwm_channel_update_duty(PWM, &PWM_pin_22, duty );
   8085c:	4802      	ldr	r0, [pc, #8]	; (80868 <pwm_pin_22+0x24>)
   8085e:	4903      	ldr	r1, [pc, #12]	; (8086c <pwm_pin_22+0x28>)
   80860:	4b03      	ldr	r3, [pc, #12]	; (80870 <pwm_pin_22+0x2c>)
   80862:	4798      	blx	r3
   80864:	bd08      	pop	{r3, pc}
   80866:	bf00      	nop
   80868:	40094000 	.word	0x40094000
   8086c:	20070b1c 	.word	0x20070b1c
   80870:	00080e35 	.word	0x00080e35

00080874 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80874:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80876:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8087a:	4b17      	ldr	r3, [pc, #92]	; (808d8 <board_init+0x64>)
   8087c:	605a      	str	r2, [r3, #4]
   8087e:	200b      	movs	r0, #11
   80880:	4c16      	ldr	r4, [pc, #88]	; (808dc <board_init+0x68>)
   80882:	47a0      	blx	r4
   80884:	200c      	movs	r0, #12
   80886:	47a0      	blx	r4
   80888:	200d      	movs	r0, #13
   8088a:	47a0      	blx	r4
   8088c:	200e      	movs	r0, #14
   8088e:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80890:	203b      	movs	r0, #59	; 0x3b
   80892:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80896:	4c12      	ldr	r4, [pc, #72]	; (808e0 <board_init+0x6c>)
   80898:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8089a:	2055      	movs	r0, #85	; 0x55
   8089c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   808a0:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   808a2:	2056      	movs	r0, #86	; 0x56
   808a4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   808a8:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   808aa:	2068      	movs	r0, #104	; 0x68
   808ac:	490d      	ldr	r1, [pc, #52]	; (808e4 <board_init+0x70>)
   808ae:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   808b0:	205c      	movs	r0, #92	; 0x5c
   808b2:	490d      	ldr	r1, [pc, #52]	; (808e8 <board_init+0x74>)
   808b4:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   808b6:	480d      	ldr	r0, [pc, #52]	; (808ec <board_init+0x78>)
   808b8:	f44f 7140 	mov.w	r1, #768	; 0x300
   808bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   808c0:	4b0b      	ldr	r3, [pc, #44]	; (808f0 <board_init+0x7c>)
   808c2:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   808c4:	202b      	movs	r0, #43	; 0x2b
   808c6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   808ca:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   808cc:	202a      	movs	r0, #42	; 0x2a
   808ce:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   808d2:	47a0      	blx	r4
   808d4:	bd10      	pop	{r4, pc}
   808d6:	bf00      	nop
   808d8:	400e1a50 	.word	0x400e1a50
   808dc:	00080c41 	.word	0x00080c41
   808e0:	000809e9 	.word	0x000809e9
   808e4:	28000079 	.word	0x28000079
   808e8:	28000001 	.word	0x28000001
   808ec:	400e0e00 	.word	0x400e0e00
   808f0:	00080abd 	.word	0x00080abd

000808f4 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
   808f4:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
   808f8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
		ul_reg = p_pio->PIO_ODSR;
   808fc:	bf0c      	ite	eq
   808fe:	6b83      	ldreq	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
   80900:	6bc3      	ldrne	r3, [r0, #60]	; 0x3c
	}

	if ((ul_reg & ul_mask) == 0) {
   80902:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
   80904:	bf0c      	ite	eq
   80906:	2000      	moveq	r0, #0
   80908:	2001      	movne	r0, #1
   8090a:	4770      	bx	lr

0008090c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   8090c:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8090e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80912:	d016      	beq.n	80942 <pio_set_peripheral+0x36>
   80914:	d804      	bhi.n	80920 <pio_set_peripheral+0x14>
   80916:	b1c1      	cbz	r1, 8094a <pio_set_peripheral+0x3e>
   80918:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   8091c:	d00a      	beq.n	80934 <pio_set_peripheral+0x28>
   8091e:	e013      	b.n	80948 <pio_set_peripheral+0x3c>
   80920:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80924:	d011      	beq.n	8094a <pio_set_peripheral+0x3e>
   80926:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8092a:	d00e      	beq.n	8094a <pio_set_peripheral+0x3e>
   8092c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80930:	d10a      	bne.n	80948 <pio_set_peripheral+0x3c>
   80932:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80934:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80936:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80938:	400b      	ands	r3, r1
   8093a:	ea23 0302 	bic.w	r3, r3, r2
   8093e:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80940:	e002      	b.n	80948 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80942:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80944:	4313      	orrs	r3, r2
   80946:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80948:	6042      	str	r2, [r0, #4]
   8094a:	4770      	bx	lr

0008094c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8094c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8094e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80952:	bf14      	ite	ne
   80954:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80956:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80958:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   8095c:	bf14      	ite	ne
   8095e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80960:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80962:	f012 0f02 	tst.w	r2, #2
   80966:	d002      	beq.n	8096e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80968:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8096c:	e004      	b.n	80978 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8096e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80972:	bf18      	it	ne
   80974:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80978:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8097a:	6001      	str	r1, [r0, #0]
   8097c:	4770      	bx	lr
   8097e:	bf00      	nop

00080980 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80980:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80982:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80984:	9c01      	ldr	r4, [sp, #4]
   80986:	b10c      	cbz	r4, 8098c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80988:	6641      	str	r1, [r0, #100]	; 0x64
   8098a:	e000      	b.n	8098e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8098c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8098e:	b10b      	cbz	r3, 80994 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80990:	6501      	str	r1, [r0, #80]	; 0x50
   80992:	e000      	b.n	80996 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80994:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80996:	b10a      	cbz	r2, 8099c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80998:	6301      	str	r1, [r0, #48]	; 0x30
   8099a:	e000      	b.n	8099e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   8099c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   8099e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   809a0:	6001      	str	r1, [r0, #0]
}
   809a2:	f85d 4b04 	ldr.w	r4, [sp], #4
   809a6:	4770      	bx	lr

000809a8 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   809a8:	f012 0f10 	tst.w	r2, #16
   809ac:	d010      	beq.n	809d0 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   809ae:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   809b2:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   809b6:	bf14      	ite	ne
   809b8:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   809bc:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   809c0:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   809c4:	bf14      	ite	ne
   809c6:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   809ca:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   809ce:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   809d0:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   809d4:	4770      	bx	lr
   809d6:	bf00      	nop

000809d8 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   809d8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   809da:	6401      	str	r1, [r0, #64]	; 0x40
   809dc:	4770      	bx	lr
   809de:	bf00      	nop

000809e0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   809e0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   809e2:	4770      	bx	lr

000809e4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   809e4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   809e6:	4770      	bx	lr

000809e8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   809e8:	b570      	push	{r4, r5, r6, lr}
   809ea:	b082      	sub	sp, #8
   809ec:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   809ee:	0944      	lsrs	r4, r0, #5
   809f0:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   809f4:	f204 7407 	addw	r4, r4, #1799	; 0x707
   809f8:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   809fa:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   809fe:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80a02:	d030      	beq.n	80a66 <pio_configure_pin+0x7e>
   80a04:	d806      	bhi.n	80a14 <pio_configure_pin+0x2c>
   80a06:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80a0a:	d00a      	beq.n	80a22 <pio_configure_pin+0x3a>
   80a0c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80a10:	d018      	beq.n	80a44 <pio_configure_pin+0x5c>
   80a12:	e049      	b.n	80aa8 <pio_configure_pin+0xc0>
   80a14:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80a18:	d030      	beq.n	80a7c <pio_configure_pin+0x94>
   80a1a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80a1e:	d02d      	beq.n	80a7c <pio_configure_pin+0x94>
   80a20:	e042      	b.n	80aa8 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80a22:	f000 001f 	and.w	r0, r0, #31
   80a26:	2401      	movs	r4, #1
   80a28:	4084      	lsls	r4, r0
   80a2a:	4630      	mov	r0, r6
   80a2c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80a30:	4622      	mov	r2, r4
   80a32:	4b1f      	ldr	r3, [pc, #124]	; (80ab0 <pio_configure_pin+0xc8>)
   80a34:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80a36:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80a3a:	bf14      	ite	ne
   80a3c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80a3e:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80a40:	2001      	movs	r0, #1
   80a42:	e032      	b.n	80aaa <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80a44:	f000 001f 	and.w	r0, r0, #31
   80a48:	2401      	movs	r4, #1
   80a4a:	4084      	lsls	r4, r0
   80a4c:	4630      	mov	r0, r6
   80a4e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80a52:	4622      	mov	r2, r4
   80a54:	4b16      	ldr	r3, [pc, #88]	; (80ab0 <pio_configure_pin+0xc8>)
   80a56:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80a58:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80a5c:	bf14      	ite	ne
   80a5e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80a60:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80a62:	2001      	movs	r0, #1
   80a64:	e021      	b.n	80aaa <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80a66:	f000 011f 	and.w	r1, r0, #31
   80a6a:	2401      	movs	r4, #1
   80a6c:	4630      	mov	r0, r6
   80a6e:	fa04 f101 	lsl.w	r1, r4, r1
   80a72:	462a      	mov	r2, r5
   80a74:	4b0f      	ldr	r3, [pc, #60]	; (80ab4 <pio_configure_pin+0xcc>)
   80a76:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80a78:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80a7a:	e016      	b.n	80aaa <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80a7c:	f000 011f 	and.w	r1, r0, #31
   80a80:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80a82:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80a86:	ea05 0304 	and.w	r3, r5, r4
   80a8a:	9300      	str	r3, [sp, #0]
   80a8c:	4630      	mov	r0, r6
   80a8e:	fa04 f101 	lsl.w	r1, r4, r1
   80a92:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80a96:	bf14      	ite	ne
   80a98:	2200      	movne	r2, #0
   80a9a:	2201      	moveq	r2, #1
   80a9c:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80aa0:	4d05      	ldr	r5, [pc, #20]	; (80ab8 <pio_configure_pin+0xd0>)
   80aa2:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80aa4:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80aa6:	e000      	b.n	80aaa <pio_configure_pin+0xc2>

	default:
		return 0;
   80aa8:	2000      	movs	r0, #0
	}

	return 1;
}
   80aaa:	b002      	add	sp, #8
   80aac:	bd70      	pop	{r4, r5, r6, pc}
   80aae:	bf00      	nop
   80ab0:	0008090d 	.word	0x0008090d
   80ab4:	0008094d 	.word	0x0008094d
   80ab8:	00080981 	.word	0x00080981

00080abc <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80abc:	b5f0      	push	{r4, r5, r6, r7, lr}
   80abe:	b083      	sub	sp, #12
   80ac0:	4607      	mov	r7, r0
   80ac2:	460e      	mov	r6, r1
   80ac4:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80ac6:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   80aca:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80ace:	d026      	beq.n	80b1e <pio_configure_pin_group+0x62>
   80ad0:	d806      	bhi.n	80ae0 <pio_configure_pin_group+0x24>
   80ad2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80ad6:	d00a      	beq.n	80aee <pio_configure_pin_group+0x32>
   80ad8:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80adc:	d013      	beq.n	80b06 <pio_configure_pin_group+0x4a>
   80ade:	e034      	b.n	80b4a <pio_configure_pin_group+0x8e>
   80ae0:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80ae4:	d01f      	beq.n	80b26 <pio_configure_pin_group+0x6a>
   80ae6:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80aea:	d01c      	beq.n	80b26 <pio_configure_pin_group+0x6a>
   80aec:	e02d      	b.n	80b4a <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80aee:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80af2:	4632      	mov	r2, r6
   80af4:	4b16      	ldr	r3, [pc, #88]	; (80b50 <pio_configure_pin_group+0x94>)
   80af6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80af8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80afc:	bf14      	ite	ne
   80afe:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80b00:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80b02:	2001      	movs	r0, #1
   80b04:	e022      	b.n	80b4c <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80b06:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80b0a:	4632      	mov	r2, r6
   80b0c:	4b10      	ldr	r3, [pc, #64]	; (80b50 <pio_configure_pin_group+0x94>)
   80b0e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80b10:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80b14:	bf14      	ite	ne
   80b16:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80b18:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80b1a:	2001      	movs	r0, #1
   80b1c:	e016      	b.n	80b4c <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80b1e:	4b0d      	ldr	r3, [pc, #52]	; (80b54 <pio_configure_pin_group+0x98>)
   80b20:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80b22:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80b24:	e012      	b.n	80b4c <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80b26:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80b2a:	f005 0301 	and.w	r3, r5, #1
   80b2e:	9300      	str	r3, [sp, #0]
   80b30:	4638      	mov	r0, r7
   80b32:	4631      	mov	r1, r6
   80b34:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80b38:	bf14      	ite	ne
   80b3a:	2200      	movne	r2, #0
   80b3c:	2201      	moveq	r2, #1
   80b3e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80b42:	4c05      	ldr	r4, [pc, #20]	; (80b58 <pio_configure_pin_group+0x9c>)
   80b44:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80b46:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80b48:	e000      	b.n	80b4c <pio_configure_pin_group+0x90>

	default:
		return 0;
   80b4a:	2000      	movs	r0, #0
	}

	return 1;
}
   80b4c:	b003      	add	sp, #12
   80b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80b50:	0008090d 	.word	0x0008090d
   80b54:	0008094d 	.word	0x0008094d
   80b58:	00080981 	.word	0x00080981

00080b5c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80b60:	4604      	mov	r4, r0
   80b62:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80b64:	4b10      	ldr	r3, [pc, #64]	; (80ba8 <pio_handler_process+0x4c>)
   80b66:	4798      	blx	r3
   80b68:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80b6a:	4620      	mov	r0, r4
   80b6c:	4b0f      	ldr	r3, [pc, #60]	; (80bac <pio_handler_process+0x50>)
   80b6e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80b70:	4005      	ands	r5, r0
   80b72:	d017      	beq.n	80ba4 <pio_handler_process+0x48>
   80b74:	4f0e      	ldr	r7, [pc, #56]	; (80bb0 <pio_handler_process+0x54>)
   80b76:	f107 040c 	add.w	r4, r7, #12
   80b7a:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80b7c:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80b80:	42b3      	cmp	r3, r6
   80b82:	d10a      	bne.n	80b9a <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80b84:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80b88:	4229      	tst	r1, r5
   80b8a:	d006      	beq.n	80b9a <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80b8c:	6823      	ldr	r3, [r4, #0]
   80b8e:	4630      	mov	r0, r6
   80b90:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80b92:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80b96:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80b9a:	42bc      	cmp	r4, r7
   80b9c:	d002      	beq.n	80ba4 <pio_handler_process+0x48>
   80b9e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80ba0:	2d00      	cmp	r5, #0
   80ba2:	d1eb      	bne.n	80b7c <pio_handler_process+0x20>
   80ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80ba8:	000809e1 	.word	0x000809e1
   80bac:	000809e5 	.word	0x000809e5
   80bb0:	20070a68 	.word	0x20070a68

00080bb4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   80bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   80bb6:	4c0b      	ldr	r4, [pc, #44]	; (80be4 <pio_handler_set+0x30>)
   80bb8:	6824      	ldr	r4, [r4, #0]
   80bba:	2c06      	cmp	r4, #6
   80bbc:	d810      	bhi.n	80be0 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   80bbe:	4f0a      	ldr	r7, [pc, #40]	; (80be8 <pio_handler_set+0x34>)
   80bc0:	0126      	lsls	r6, r4, #4
   80bc2:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   80bc4:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   80bc6:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   80bc8:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   80bca:	9906      	ldr	r1, [sp, #24]
   80bcc:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   80bce:	3401      	adds	r4, #1
   80bd0:	4904      	ldr	r1, [pc, #16]	; (80be4 <pio_handler_set+0x30>)
   80bd2:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   80bd4:	4611      	mov	r1, r2
   80bd6:	461a      	mov	r2, r3
   80bd8:	4b04      	ldr	r3, [pc, #16]	; (80bec <pio_handler_set+0x38>)
   80bda:	4798      	blx	r3

	return 0;
   80bdc:	2000      	movs	r0, #0
   80bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   80be0:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   80be2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80be4:	20070a64 	.word	0x20070a64
   80be8:	20070a68 	.word	0x20070a68
   80bec:	000809a9 	.word	0x000809a9

00080bf0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80bf0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80bf2:	4802      	ldr	r0, [pc, #8]	; (80bfc <PIOA_Handler+0xc>)
   80bf4:	210b      	movs	r1, #11
   80bf6:	4b02      	ldr	r3, [pc, #8]	; (80c00 <PIOA_Handler+0x10>)
   80bf8:	4798      	blx	r3
   80bfa:	bd08      	pop	{r3, pc}
   80bfc:	400e0e00 	.word	0x400e0e00
   80c00:	00080b5d 	.word	0x00080b5d

00080c04 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80c04:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80c06:	4802      	ldr	r0, [pc, #8]	; (80c10 <PIOB_Handler+0xc>)
   80c08:	210c      	movs	r1, #12
   80c0a:	4b02      	ldr	r3, [pc, #8]	; (80c14 <PIOB_Handler+0x10>)
   80c0c:	4798      	blx	r3
   80c0e:	bd08      	pop	{r3, pc}
   80c10:	400e1000 	.word	0x400e1000
   80c14:	00080b5d 	.word	0x00080b5d

00080c18 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80c18:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80c1a:	4802      	ldr	r0, [pc, #8]	; (80c24 <PIOC_Handler+0xc>)
   80c1c:	210d      	movs	r1, #13
   80c1e:	4b02      	ldr	r3, [pc, #8]	; (80c28 <PIOC_Handler+0x10>)
   80c20:	4798      	blx	r3
   80c22:	bd08      	pop	{r3, pc}
   80c24:	400e1200 	.word	0x400e1200
   80c28:	00080b5d 	.word	0x00080b5d

00080c2c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80c2c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80c2e:	4802      	ldr	r0, [pc, #8]	; (80c38 <PIOD_Handler+0xc>)
   80c30:	210e      	movs	r1, #14
   80c32:	4b02      	ldr	r3, [pc, #8]	; (80c3c <PIOD_Handler+0x10>)
   80c34:	4798      	blx	r3
   80c36:	bd08      	pop	{r3, pc}
   80c38:	400e1400 	.word	0x400e1400
   80c3c:	00080b5d 	.word	0x00080b5d

00080c40 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80c40:	282c      	cmp	r0, #44	; 0x2c
   80c42:	d820      	bhi.n	80c86 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80c44:	281f      	cmp	r0, #31
   80c46:	d80d      	bhi.n	80c64 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80c48:	4b12      	ldr	r3, [pc, #72]	; (80c94 <pmc_enable_periph_clk+0x54>)
   80c4a:	699a      	ldr	r2, [r3, #24]
   80c4c:	2301      	movs	r3, #1
   80c4e:	4083      	lsls	r3, r0
   80c50:	401a      	ands	r2, r3
   80c52:	4293      	cmp	r3, r2
   80c54:	d019      	beq.n	80c8a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80c56:	2301      	movs	r3, #1
   80c58:	fa03 f000 	lsl.w	r0, r3, r0
   80c5c:	4b0d      	ldr	r3, [pc, #52]	; (80c94 <pmc_enable_periph_clk+0x54>)
   80c5e:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80c60:	2000      	movs	r0, #0
   80c62:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80c64:	4b0b      	ldr	r3, [pc, #44]	; (80c94 <pmc_enable_periph_clk+0x54>)
   80c66:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80c6a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80c6c:	2301      	movs	r3, #1
   80c6e:	4083      	lsls	r3, r0
   80c70:	401a      	ands	r2, r3
   80c72:	4293      	cmp	r3, r2
   80c74:	d00b      	beq.n	80c8e <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80c76:	2301      	movs	r3, #1
   80c78:	fa03 f000 	lsl.w	r0, r3, r0
   80c7c:	4b05      	ldr	r3, [pc, #20]	; (80c94 <pmc_enable_periph_clk+0x54>)
   80c7e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80c82:	2000      	movs	r0, #0
   80c84:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80c86:	2001      	movs	r0, #1
   80c88:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80c8a:	2000      	movs	r0, #0
   80c8c:	4770      	bx	lr
   80c8e:	2000      	movs	r0, #0
}
   80c90:	4770      	bx	lr
   80c92:	bf00      	nop
   80c94:	400e0600 	.word	0x400e0600

00080c98 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   80c98:	b4f0      	push	{r4, r5, r6, r7}
   80c9a:	b08c      	sub	sp, #48	; 0x30
   80c9c:	4607      	mov	r7, r0
   80c9e:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80ca0:	ac01      	add	r4, sp, #4
   80ca2:	4d12      	ldr	r5, [pc, #72]	; (80cec <pwm_clocks_generate+0x54>)
   80ca4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80ca6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80ca8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80caa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80cac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   80cb0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   80cb4:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   80cb6:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80cb8:	f852 4f04 	ldr.w	r4, [r2, #4]!
   80cbc:	fbb6 f4f4 	udiv	r4, r6, r4
   80cc0:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   80cc4:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   80cc8:	d903      	bls.n	80cd2 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   80cca:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   80ccc:	2b0b      	cmp	r3, #11
   80cce:	d1f3      	bne.n	80cb8 <pwm_clocks_generate+0x20>
   80cd0:	e004      	b.n	80cdc <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   80cd2:	2b0a      	cmp	r3, #10
   80cd4:	d805      	bhi.n	80ce2 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   80cd6:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   80cda:	e004      	b.n	80ce6 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   80cdc:	f64f 70ff 	movw	r0, #65535	; 0xffff
   80ce0:	e001      	b.n	80ce6 <pwm_clocks_generate+0x4e>
   80ce2:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   80ce6:	b00c      	add	sp, #48	; 0x30
   80ce8:	bcf0      	pop	{r4, r5, r6, r7}
   80cea:	4770      	bx	lr
   80cec:	00083f20 	.word	0x00083f20

00080cf0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   80cf0:	b570      	push	{r4, r5, r6, lr}
   80cf2:	4606      	mov	r6, r0
   80cf4:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   80cf6:	6808      	ldr	r0, [r1, #0]
   80cf8:	b140      	cbz	r0, 80d0c <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   80cfa:	6889      	ldr	r1, [r1, #8]
   80cfc:	4b0b      	ldr	r3, [pc, #44]	; (80d2c <pwm_init+0x3c>)
   80cfe:	4798      	blx	r3
   80d00:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   80d02:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80d06:	4298      	cmp	r0, r3
   80d08:	d101      	bne.n	80d0e <pwm_init+0x1e>
   80d0a:	e00e      	b.n	80d2a <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   80d0c:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   80d0e:	6860      	ldr	r0, [r4, #4]
   80d10:	b140      	cbz	r0, 80d24 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   80d12:	68a1      	ldr	r1, [r4, #8]
   80d14:	4b05      	ldr	r3, [pc, #20]	; (80d2c <pwm_init+0x3c>)
   80d16:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   80d18:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80d1c:	4298      	cmp	r0, r3
   80d1e:	d004      	beq.n	80d2a <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   80d20:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   80d24:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   80d26:	2000      	movs	r0, #0
   80d28:	bd70      	pop	{r4, r5, r6, pc}
}
   80d2a:	bd70      	pop	{r4, r5, r6, pc}
   80d2c:	00080c99 	.word	0x00080c99

00080d30 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80d30:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   80d32:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80d34:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80d36:	684a      	ldr	r2, [r1, #4]
   80d38:	f002 020f 	and.w	r2, r2, #15
   80d3c:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   80d3e:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80d40:	432c      	orrs	r4, r5
   80d42:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   80d44:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   80d48:	7d8a      	ldrb	r2, [r1, #22]
   80d4a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   80d4e:	7dca      	ldrb	r2, [r1, #23]
   80d50:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80d54:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80d56:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   80d5a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   80d5e:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   80d62:	68cc      	ldr	r4, [r1, #12]
   80d64:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80d68:	690c      	ldr	r4, [r1, #16]
   80d6a:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   80d6e:	7d8a      	ldrb	r2, [r1, #22]
   80d70:	b13a      	cbz	r2, 80d82 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   80d72:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80d74:	8b4a      	ldrh	r2, [r1, #26]
   80d76:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   80d7a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   80d7e:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   80d82:	6c85      	ldr	r5, [r0, #72]	; 0x48
   80d84:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   80d88:	409a      	lsls	r2, r3
   80d8a:	43d2      	mvns	r2, r2
   80d8c:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   80d8e:	7fce      	ldrb	r6, [r1, #31]
   80d90:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   80d92:	7f8c      	ldrb	r4, [r1, #30]
   80d94:	409c      	lsls	r4, r3
   80d96:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   80d9a:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   80d9c:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   80d9e:	6c44      	ldr	r4, [r0, #68]	; 0x44
   80da0:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   80da2:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   80da6:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   80da8:	f891 4020 	ldrb.w	r4, [r1, #32]
   80dac:	409c      	lsls	r4, r3
   80dae:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   80db2:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   80db4:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   80db6:	2201      	movs	r2, #1
   80db8:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   80dba:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   80dbe:	b11c      	cbz	r4, 80dc8 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   80dc0:	6a04      	ldr	r4, [r0, #32]
   80dc2:	4314      	orrs	r4, r2
   80dc4:	6204      	str	r4, [r0, #32]
   80dc6:	e003      	b.n	80dd0 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   80dc8:	6a04      	ldr	r4, [r0, #32]
   80dca:	ea24 0402 	bic.w	r4, r4, r2
   80dce:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   80dd0:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   80dd4:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   80dd6:	6e84      	ldr	r4, [r0, #104]	; 0x68
   80dd8:	bf0c      	ite	eq
   80dda:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   80ddc:	4394      	bicne	r4, r2
   80dde:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   80de0:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   80de4:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   80de6:	6e84      	ldr	r4, [r0, #104]	; 0x68
   80de8:	bf0c      	ite	eq
   80dea:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   80dee:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   80df2:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   80df4:	2b03      	cmp	r3, #3
   80df6:	d80c      	bhi.n	80e12 <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   80df8:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   80dfa:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   80dfc:	22ff      	movs	r2, #255	; 0xff
   80dfe:	409a      	lsls	r2, r3
   80e00:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80e04:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   80e08:	fa01 f303 	lsl.w	r3, r1, r3
   80e0c:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   80e0e:	66c3      	str	r3, [r0, #108]	; 0x6c
   80e10:	e00c      	b.n	80e2c <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   80e12:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   80e14:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   80e16:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   80e18:	22ff      	movs	r2, #255	; 0xff
   80e1a:	409a      	lsls	r2, r3
   80e1c:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80e20:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   80e24:	fa01 f303 	lsl.w	r3, r1, r3
   80e28:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   80e2a:	6703      	str	r3, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   80e2c:	2000      	movs	r0, #0
   80e2e:	bc70      	pop	{r4, r5, r6}
   80e30:	4770      	bx	lr
   80e32:	bf00      	nop

00080e34 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   80e34:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   80e36:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   80e38:	690b      	ldr	r3, [r1, #16]
   80e3a:	4293      	cmp	r3, r2
   80e3c:	d306      	bcc.n	80e4c <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   80e3e:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   80e40:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   80e44:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   80e48:	2000      	movs	r0, #0
   80e4a:	e001      	b.n	80e50 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   80e4c:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   80e50:	f85d 4b04 	ldr.w	r4, [sp], #4
   80e54:	4770      	bx	lr
   80e56:	bf00      	nop

00080e58 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   80e58:	2301      	movs	r3, #1
   80e5a:	fa03 f101 	lsl.w	r1, r3, r1
   80e5e:	6041      	str	r1, [r0, #4]
   80e60:	4770      	bx	lr
   80e62:	bf00      	nop

00080e64 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   80e64:	2301      	movs	r3, #1
   80e66:	fa03 f101 	lsl.w	r1, r3, r1
   80e6a:	6081      	str	r1, [r0, #8]
   80e6c:	4770      	bx	lr
   80e6e:	bf00      	nop

00080e70 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80e70:	e7fe      	b.n	80e70 <Dummy_Handler>
   80e72:	bf00      	nop

00080e74 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80e74:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80e76:	4b1e      	ldr	r3, [pc, #120]	; (80ef0 <Reset_Handler+0x7c>)
   80e78:	4a1e      	ldr	r2, [pc, #120]	; (80ef4 <Reset_Handler+0x80>)
   80e7a:	429a      	cmp	r2, r3
   80e7c:	d003      	beq.n	80e86 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80e7e:	4b1e      	ldr	r3, [pc, #120]	; (80ef8 <Reset_Handler+0x84>)
   80e80:	4a1b      	ldr	r2, [pc, #108]	; (80ef0 <Reset_Handler+0x7c>)
   80e82:	429a      	cmp	r2, r3
   80e84:	d304      	bcc.n	80e90 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80e86:	4b1d      	ldr	r3, [pc, #116]	; (80efc <Reset_Handler+0x88>)
   80e88:	4a1d      	ldr	r2, [pc, #116]	; (80f00 <Reset_Handler+0x8c>)
   80e8a:	429a      	cmp	r2, r3
   80e8c:	d30f      	bcc.n	80eae <Reset_Handler+0x3a>
   80e8e:	e01a      	b.n	80ec6 <Reset_Handler+0x52>
   80e90:	4b1c      	ldr	r3, [pc, #112]	; (80f04 <Reset_Handler+0x90>)
   80e92:	4c1d      	ldr	r4, [pc, #116]	; (80f08 <Reset_Handler+0x94>)
   80e94:	1ae4      	subs	r4, r4, r3
   80e96:	f024 0403 	bic.w	r4, r4, #3
   80e9a:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80e9c:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80e9e:	4814      	ldr	r0, [pc, #80]	; (80ef0 <Reset_Handler+0x7c>)
   80ea0:	4914      	ldr	r1, [pc, #80]	; (80ef4 <Reset_Handler+0x80>)
   80ea2:	585a      	ldr	r2, [r3, r1]
   80ea4:	501a      	str	r2, [r3, r0]
   80ea6:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80ea8:	42a3      	cmp	r3, r4
   80eaa:	d1fa      	bne.n	80ea2 <Reset_Handler+0x2e>
   80eac:	e7eb      	b.n	80e86 <Reset_Handler+0x12>
   80eae:	4b17      	ldr	r3, [pc, #92]	; (80f0c <Reset_Handler+0x98>)
   80eb0:	4917      	ldr	r1, [pc, #92]	; (80f10 <Reset_Handler+0x9c>)
   80eb2:	1ac9      	subs	r1, r1, r3
   80eb4:	f021 0103 	bic.w	r1, r1, #3
   80eb8:	1d1a      	adds	r2, r3, #4
   80eba:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80ebc:	2200      	movs	r2, #0
   80ebe:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80ec2:	428b      	cmp	r3, r1
   80ec4:	d1fb      	bne.n	80ebe <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80ec6:	4a13      	ldr	r2, [pc, #76]	; (80f14 <Reset_Handler+0xa0>)
   80ec8:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80ecc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80ed0:	4911      	ldr	r1, [pc, #68]	; (80f18 <Reset_Handler+0xa4>)
   80ed2:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80ed4:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80ed8:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80edc:	d203      	bcs.n	80ee6 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80ede:	688a      	ldr	r2, [r1, #8]
   80ee0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80ee4:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80ee6:	4b0d      	ldr	r3, [pc, #52]	; (80f1c <Reset_Handler+0xa8>)
   80ee8:	4798      	blx	r3

	/* Branch to main function */
	main();
   80eea:	4b0d      	ldr	r3, [pc, #52]	; (80f20 <Reset_Handler+0xac>)
   80eec:	4798      	blx	r3
   80eee:	e7fe      	b.n	80eee <Reset_Handler+0x7a>
   80ef0:	20070000 	.word	0x20070000
   80ef4:	00083fd0 	.word	0x00083fd0
   80ef8:	200709a4 	.word	0x200709a4
   80efc:	20070b70 	.word	0x20070b70
   80f00:	200709a4 	.word	0x200709a4
   80f04:	20070004 	.word	0x20070004
   80f08:	200709a7 	.word	0x200709a7
   80f0c:	200709a0 	.word	0x200709a0
   80f10:	20070b6b 	.word	0x20070b6b
   80f14:	00080000 	.word	0x00080000
   80f18:	e000ed00 	.word	0xe000ed00
   80f1c:	00080f75 	.word	0x00080f75
   80f20:	00080149 	.word	0x00080149

00080f24 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80f24:	4b09      	ldr	r3, [pc, #36]	; (80f4c <_sbrk+0x28>)
   80f26:	681b      	ldr	r3, [r3, #0]
   80f28:	b913      	cbnz	r3, 80f30 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80f2a:	4a09      	ldr	r2, [pc, #36]	; (80f50 <_sbrk+0x2c>)
   80f2c:	4b07      	ldr	r3, [pc, #28]	; (80f4c <_sbrk+0x28>)
   80f2e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80f30:	4b06      	ldr	r3, [pc, #24]	; (80f4c <_sbrk+0x28>)
   80f32:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80f34:	181a      	adds	r2, r3, r0
   80f36:	4907      	ldr	r1, [pc, #28]	; (80f54 <_sbrk+0x30>)
   80f38:	4291      	cmp	r1, r2
   80f3a:	db04      	blt.n	80f46 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80f3c:	4610      	mov	r0, r2
   80f3e:	4a03      	ldr	r2, [pc, #12]	; (80f4c <_sbrk+0x28>)
   80f40:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80f42:	4618      	mov	r0, r3
   80f44:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80f46:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80f4a:	4770      	bx	lr
   80f4c:	20070ad8 	.word	0x20070ad8
   80f50:	20072b70 	.word	0x20072b70
   80f54:	20087ffc 	.word	0x20087ffc

00080f58 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   80f58:	f04f 30ff 	mov.w	r0, #4294967295
   80f5c:	4770      	bx	lr
   80f5e:	bf00      	nop

00080f60 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   80f60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80f64:	604b      	str	r3, [r1, #4]

	return 0;
}
   80f66:	2000      	movs	r0, #0
   80f68:	4770      	bx	lr
   80f6a:	bf00      	nop

00080f6c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   80f6c:	2001      	movs	r0, #1
   80f6e:	4770      	bx	lr

00080f70 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   80f70:	2000      	movs	r0, #0
   80f72:	4770      	bx	lr

00080f74 <__libc_init_array>:
   80f74:	b570      	push	{r4, r5, r6, lr}
   80f76:	4e0f      	ldr	r6, [pc, #60]	; (80fb4 <__libc_init_array+0x40>)
   80f78:	4d0f      	ldr	r5, [pc, #60]	; (80fb8 <__libc_init_array+0x44>)
   80f7a:	1b76      	subs	r6, r6, r5
   80f7c:	10b6      	asrs	r6, r6, #2
   80f7e:	d007      	beq.n	80f90 <__libc_init_array+0x1c>
   80f80:	3d04      	subs	r5, #4
   80f82:	2400      	movs	r4, #0
   80f84:	3401      	adds	r4, #1
   80f86:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80f8a:	4798      	blx	r3
   80f8c:	42a6      	cmp	r6, r4
   80f8e:	d1f9      	bne.n	80f84 <__libc_init_array+0x10>
   80f90:	4e0a      	ldr	r6, [pc, #40]	; (80fbc <__libc_init_array+0x48>)
   80f92:	4d0b      	ldr	r5, [pc, #44]	; (80fc0 <__libc_init_array+0x4c>)
   80f94:	f003 f806 	bl	83fa4 <_init>
   80f98:	1b76      	subs	r6, r6, r5
   80f9a:	10b6      	asrs	r6, r6, #2
   80f9c:	d008      	beq.n	80fb0 <__libc_init_array+0x3c>
   80f9e:	3d04      	subs	r5, #4
   80fa0:	2400      	movs	r4, #0
   80fa2:	3401      	adds	r4, #1
   80fa4:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80fa8:	4798      	blx	r3
   80faa:	42a6      	cmp	r6, r4
   80fac:	d1f9      	bne.n	80fa2 <__libc_init_array+0x2e>
   80fae:	bd70      	pop	{r4, r5, r6, pc}
   80fb0:	bd70      	pop	{r4, r5, r6, pc}
   80fb2:	bf00      	nop
   80fb4:	00083fb0 	.word	0x00083fb0
   80fb8:	00083fb0 	.word	0x00083fb0
   80fbc:	00083fb8 	.word	0x00083fb8
   80fc0:	00083fb0 	.word	0x00083fb0

00080fc4 <iprintf>:
   80fc4:	b40f      	push	{r0, r1, r2, r3}
   80fc6:	b510      	push	{r4, lr}
   80fc8:	4b07      	ldr	r3, [pc, #28]	; (80fe8 <iprintf+0x24>)
   80fca:	b082      	sub	sp, #8
   80fcc:	ac04      	add	r4, sp, #16
   80fce:	f854 2b04 	ldr.w	r2, [r4], #4
   80fd2:	6818      	ldr	r0, [r3, #0]
   80fd4:	4623      	mov	r3, r4
   80fd6:	6881      	ldr	r1, [r0, #8]
   80fd8:	9401      	str	r4, [sp, #4]
   80fda:	f000 f945 	bl	81268 <_vfiprintf_r>
   80fde:	b002      	add	sp, #8
   80fe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80fe4:	b004      	add	sp, #16
   80fe6:	4770      	bx	lr
   80fe8:	20070568 	.word	0x20070568

00080fec <memset>:
   80fec:	b4f0      	push	{r4, r5, r6, r7}
   80fee:	0784      	lsls	r4, r0, #30
   80ff0:	d043      	beq.n	8107a <memset+0x8e>
   80ff2:	1e54      	subs	r4, r2, #1
   80ff4:	2a00      	cmp	r2, #0
   80ff6:	d03e      	beq.n	81076 <memset+0x8a>
   80ff8:	b2cd      	uxtb	r5, r1
   80ffa:	4603      	mov	r3, r0
   80ffc:	e003      	b.n	81006 <memset+0x1a>
   80ffe:	1e62      	subs	r2, r4, #1
   81000:	2c00      	cmp	r4, #0
   81002:	d038      	beq.n	81076 <memset+0x8a>
   81004:	4614      	mov	r4, r2
   81006:	f803 5b01 	strb.w	r5, [r3], #1
   8100a:	079a      	lsls	r2, r3, #30
   8100c:	d1f7      	bne.n	80ffe <memset+0x12>
   8100e:	2c03      	cmp	r4, #3
   81010:	d92a      	bls.n	81068 <memset+0x7c>
   81012:	b2cd      	uxtb	r5, r1
   81014:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81018:	2c0f      	cmp	r4, #15
   8101a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   8101e:	d915      	bls.n	8104c <memset+0x60>
   81020:	f1a4 0710 	sub.w	r7, r4, #16
   81024:	093f      	lsrs	r7, r7, #4
   81026:	f103 0610 	add.w	r6, r3, #16
   8102a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   8102e:	461a      	mov	r2, r3
   81030:	6015      	str	r5, [r2, #0]
   81032:	6055      	str	r5, [r2, #4]
   81034:	6095      	str	r5, [r2, #8]
   81036:	60d5      	str	r5, [r2, #12]
   81038:	3210      	adds	r2, #16
   8103a:	42b2      	cmp	r2, r6
   8103c:	d1f8      	bne.n	81030 <memset+0x44>
   8103e:	f004 040f 	and.w	r4, r4, #15
   81042:	3701      	adds	r7, #1
   81044:	2c03      	cmp	r4, #3
   81046:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   8104a:	d90d      	bls.n	81068 <memset+0x7c>
   8104c:	461e      	mov	r6, r3
   8104e:	4622      	mov	r2, r4
   81050:	3a04      	subs	r2, #4
   81052:	2a03      	cmp	r2, #3
   81054:	f846 5b04 	str.w	r5, [r6], #4
   81058:	d8fa      	bhi.n	81050 <memset+0x64>
   8105a:	1f22      	subs	r2, r4, #4
   8105c:	f022 0203 	bic.w	r2, r2, #3
   81060:	3204      	adds	r2, #4
   81062:	4413      	add	r3, r2
   81064:	f004 0403 	and.w	r4, r4, #3
   81068:	b12c      	cbz	r4, 81076 <memset+0x8a>
   8106a:	b2c9      	uxtb	r1, r1
   8106c:	441c      	add	r4, r3
   8106e:	f803 1b01 	strb.w	r1, [r3], #1
   81072:	42a3      	cmp	r3, r4
   81074:	d1fb      	bne.n	8106e <memset+0x82>
   81076:	bcf0      	pop	{r4, r5, r6, r7}
   81078:	4770      	bx	lr
   8107a:	4614      	mov	r4, r2
   8107c:	4603      	mov	r3, r0
   8107e:	e7c6      	b.n	8100e <memset+0x22>

00081080 <setbuf>:
   81080:	2900      	cmp	r1, #0
   81082:	bf0c      	ite	eq
   81084:	2202      	moveq	r2, #2
   81086:	2200      	movne	r2, #0
   81088:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8108c:	f000 b800 	b.w	81090 <setvbuf>

00081090 <setvbuf>:
   81090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81094:	4d3c      	ldr	r5, [pc, #240]	; (81188 <setvbuf+0xf8>)
   81096:	4604      	mov	r4, r0
   81098:	682d      	ldr	r5, [r5, #0]
   8109a:	4688      	mov	r8, r1
   8109c:	4616      	mov	r6, r2
   8109e:	461f      	mov	r7, r3
   810a0:	b115      	cbz	r5, 810a8 <setvbuf+0x18>
   810a2:	6bab      	ldr	r3, [r5, #56]	; 0x38
   810a4:	2b00      	cmp	r3, #0
   810a6:	d04f      	beq.n	81148 <setvbuf+0xb8>
   810a8:	2e02      	cmp	r6, #2
   810aa:	d830      	bhi.n	8110e <setvbuf+0x7e>
   810ac:	2f00      	cmp	r7, #0
   810ae:	db2e      	blt.n	8110e <setvbuf+0x7e>
   810b0:	4628      	mov	r0, r5
   810b2:	4621      	mov	r1, r4
   810b4:	f001 f856 	bl	82164 <_fflush_r>
   810b8:	89a3      	ldrh	r3, [r4, #12]
   810ba:	2200      	movs	r2, #0
   810bc:	6062      	str	r2, [r4, #4]
   810be:	61a2      	str	r2, [r4, #24]
   810c0:	061a      	lsls	r2, r3, #24
   810c2:	d428      	bmi.n	81116 <setvbuf+0x86>
   810c4:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   810c8:	b29b      	uxth	r3, r3
   810ca:	2e02      	cmp	r6, #2
   810cc:	81a3      	strh	r3, [r4, #12]
   810ce:	d02d      	beq.n	8112c <setvbuf+0x9c>
   810d0:	f1b8 0f00 	cmp.w	r8, #0
   810d4:	d03c      	beq.n	81150 <setvbuf+0xc0>
   810d6:	2e01      	cmp	r6, #1
   810d8:	d013      	beq.n	81102 <setvbuf+0x72>
   810da:	b29b      	uxth	r3, r3
   810dc:	f003 0008 	and.w	r0, r3, #8
   810e0:	4a2a      	ldr	r2, [pc, #168]	; (8118c <setvbuf+0xfc>)
   810e2:	b280      	uxth	r0, r0
   810e4:	63ea      	str	r2, [r5, #60]	; 0x3c
   810e6:	f8c4 8000 	str.w	r8, [r4]
   810ea:	f8c4 8010 	str.w	r8, [r4, #16]
   810ee:	6167      	str	r7, [r4, #20]
   810f0:	b178      	cbz	r0, 81112 <setvbuf+0x82>
   810f2:	f013 0f03 	tst.w	r3, #3
   810f6:	bf18      	it	ne
   810f8:	2700      	movne	r7, #0
   810fa:	60a7      	str	r7, [r4, #8]
   810fc:	2000      	movs	r0, #0
   810fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81102:	f043 0301 	orr.w	r3, r3, #1
   81106:	427a      	negs	r2, r7
   81108:	81a3      	strh	r3, [r4, #12]
   8110a:	61a2      	str	r2, [r4, #24]
   8110c:	e7e5      	b.n	810da <setvbuf+0x4a>
   8110e:	f04f 30ff 	mov.w	r0, #4294967295
   81112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81116:	4628      	mov	r0, r5
   81118:	6921      	ldr	r1, [r4, #16]
   8111a:	f001 f983 	bl	82424 <_free_r>
   8111e:	89a3      	ldrh	r3, [r4, #12]
   81120:	2e02      	cmp	r6, #2
   81122:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81126:	b29b      	uxth	r3, r3
   81128:	81a3      	strh	r3, [r4, #12]
   8112a:	d1d1      	bne.n	810d0 <setvbuf+0x40>
   8112c:	2000      	movs	r0, #0
   8112e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81132:	f043 0302 	orr.w	r3, r3, #2
   81136:	2500      	movs	r5, #0
   81138:	2101      	movs	r1, #1
   8113a:	81a3      	strh	r3, [r4, #12]
   8113c:	60a5      	str	r5, [r4, #8]
   8113e:	6022      	str	r2, [r4, #0]
   81140:	6122      	str	r2, [r4, #16]
   81142:	6161      	str	r1, [r4, #20]
   81144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81148:	4628      	mov	r0, r5
   8114a:	f001 f827 	bl	8219c <__sinit>
   8114e:	e7ab      	b.n	810a8 <setvbuf+0x18>
   81150:	2f00      	cmp	r7, #0
   81152:	bf08      	it	eq
   81154:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   81158:	4638      	mov	r0, r7
   8115a:	f001 fc59 	bl	82a10 <malloc>
   8115e:	4680      	mov	r8, r0
   81160:	b128      	cbz	r0, 8116e <setvbuf+0xde>
   81162:	89a3      	ldrh	r3, [r4, #12]
   81164:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81168:	b29b      	uxth	r3, r3
   8116a:	81a3      	strh	r3, [r4, #12]
   8116c:	e7b3      	b.n	810d6 <setvbuf+0x46>
   8116e:	f44f 6080 	mov.w	r0, #1024	; 0x400
   81172:	f001 fc4d 	bl	82a10 <malloc>
   81176:	4680      	mov	r8, r0
   81178:	b918      	cbnz	r0, 81182 <setvbuf+0xf2>
   8117a:	89a3      	ldrh	r3, [r4, #12]
   8117c:	f04f 30ff 	mov.w	r0, #4294967295
   81180:	e7d5      	b.n	8112e <setvbuf+0x9e>
   81182:	f44f 6780 	mov.w	r7, #1024	; 0x400
   81186:	e7ec      	b.n	81162 <setvbuf+0xd2>
   81188:	20070568 	.word	0x20070568
   8118c:	00082191 	.word	0x00082191

00081190 <strlen>:
   81190:	f020 0103 	bic.w	r1, r0, #3
   81194:	f010 0003 	ands.w	r0, r0, #3
   81198:	f1c0 0000 	rsb	r0, r0, #0
   8119c:	f851 3b04 	ldr.w	r3, [r1], #4
   811a0:	f100 0c04 	add.w	ip, r0, #4
   811a4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   811a8:	f06f 0200 	mvn.w	r2, #0
   811ac:	bf1c      	itt	ne
   811ae:	fa22 f20c 	lsrne.w	r2, r2, ip
   811b2:	4313      	orrne	r3, r2
   811b4:	f04f 0c01 	mov.w	ip, #1
   811b8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   811bc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   811c0:	eba3 020c 	sub.w	r2, r3, ip
   811c4:	ea22 0203 	bic.w	r2, r2, r3
   811c8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   811cc:	bf04      	itt	eq
   811ce:	f851 3b04 	ldreq.w	r3, [r1], #4
   811d2:	3004      	addeq	r0, #4
   811d4:	d0f4      	beq.n	811c0 <strlen+0x30>
   811d6:	f013 0fff 	tst.w	r3, #255	; 0xff
   811da:	bf1f      	itttt	ne
   811dc:	3001      	addne	r0, #1
   811de:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   811e2:	3001      	addne	r0, #1
   811e4:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   811e8:	bf18      	it	ne
   811ea:	3001      	addne	r0, #1
   811ec:	4770      	bx	lr
   811ee:	bf00      	nop

000811f0 <__sprint_r.part.0>:
   811f0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   811f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   811f6:	049c      	lsls	r4, r3, #18
   811f8:	460e      	mov	r6, r1
   811fa:	4680      	mov	r8, r0
   811fc:	4691      	mov	r9, r2
   811fe:	d52a      	bpl.n	81256 <__sprint_r.part.0+0x66>
   81200:	6893      	ldr	r3, [r2, #8]
   81202:	6812      	ldr	r2, [r2, #0]
   81204:	f102 0a08 	add.w	sl, r2, #8
   81208:	b31b      	cbz	r3, 81252 <__sprint_r.part.0+0x62>
   8120a:	e91a 00a0 	ldmdb	sl, {r5, r7}
   8120e:	08bf      	lsrs	r7, r7, #2
   81210:	d017      	beq.n	81242 <__sprint_r.part.0+0x52>
   81212:	3d04      	subs	r5, #4
   81214:	2400      	movs	r4, #0
   81216:	e001      	b.n	8121c <__sprint_r.part.0+0x2c>
   81218:	42a7      	cmp	r7, r4
   8121a:	d010      	beq.n	8123e <__sprint_r.part.0+0x4e>
   8121c:	4640      	mov	r0, r8
   8121e:	f855 1f04 	ldr.w	r1, [r5, #4]!
   81222:	4632      	mov	r2, r6
   81224:	f001 f850 	bl	822c8 <_fputwc_r>
   81228:	1c43      	adds	r3, r0, #1
   8122a:	f104 0401 	add.w	r4, r4, #1
   8122e:	d1f3      	bne.n	81218 <__sprint_r.part.0+0x28>
   81230:	2300      	movs	r3, #0
   81232:	f8c9 3008 	str.w	r3, [r9, #8]
   81236:	f8c9 3004 	str.w	r3, [r9, #4]
   8123a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8123e:	f8d9 3008 	ldr.w	r3, [r9, #8]
   81242:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   81246:	f8c9 3008 	str.w	r3, [r9, #8]
   8124a:	f10a 0a08 	add.w	sl, sl, #8
   8124e:	2b00      	cmp	r3, #0
   81250:	d1db      	bne.n	8120a <__sprint_r.part.0+0x1a>
   81252:	2000      	movs	r0, #0
   81254:	e7ec      	b.n	81230 <__sprint_r.part.0+0x40>
   81256:	f001 f9b1 	bl	825bc <__sfvwrite_r>
   8125a:	2300      	movs	r3, #0
   8125c:	f8c9 3008 	str.w	r3, [r9, #8]
   81260:	f8c9 3004 	str.w	r3, [r9, #4]
   81264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00081268 <_vfiprintf_r>:
   81268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8126c:	b0b1      	sub	sp, #196	; 0xc4
   8126e:	461c      	mov	r4, r3
   81270:	9102      	str	r1, [sp, #8]
   81272:	4690      	mov	r8, r2
   81274:	9308      	str	r3, [sp, #32]
   81276:	9006      	str	r0, [sp, #24]
   81278:	b118      	cbz	r0, 81282 <_vfiprintf_r+0x1a>
   8127a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8127c:	2b00      	cmp	r3, #0
   8127e:	f000 80e8 	beq.w	81452 <_vfiprintf_r+0x1ea>
   81282:	9d02      	ldr	r5, [sp, #8]
   81284:	89ab      	ldrh	r3, [r5, #12]
   81286:	b29a      	uxth	r2, r3
   81288:	0490      	lsls	r0, r2, #18
   8128a:	d407      	bmi.n	8129c <_vfiprintf_r+0x34>
   8128c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   8128e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   81292:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   81296:	81ab      	strh	r3, [r5, #12]
   81298:	b29a      	uxth	r2, r3
   8129a:	6669      	str	r1, [r5, #100]	; 0x64
   8129c:	0711      	lsls	r1, r2, #28
   8129e:	f140 80b7 	bpl.w	81410 <_vfiprintf_r+0x1a8>
   812a2:	f8dd b008 	ldr.w	fp, [sp, #8]
   812a6:	f8db 3010 	ldr.w	r3, [fp, #16]
   812aa:	2b00      	cmp	r3, #0
   812ac:	f000 80b0 	beq.w	81410 <_vfiprintf_r+0x1a8>
   812b0:	f002 021a 	and.w	r2, r2, #26
   812b4:	2a0a      	cmp	r2, #10
   812b6:	f000 80b7 	beq.w	81428 <_vfiprintf_r+0x1c0>
   812ba:	2300      	movs	r3, #0
   812bc:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   812c0:	930a      	str	r3, [sp, #40]	; 0x28
   812c2:	9315      	str	r3, [sp, #84]	; 0x54
   812c4:	9314      	str	r3, [sp, #80]	; 0x50
   812c6:	9309      	str	r3, [sp, #36]	; 0x24
   812c8:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   812cc:	464e      	mov	r6, r9
   812ce:	f898 3000 	ldrb.w	r3, [r8]
   812d2:	2b00      	cmp	r3, #0
   812d4:	f000 84c8 	beq.w	81c68 <_vfiprintf_r+0xa00>
   812d8:	2b25      	cmp	r3, #37	; 0x25
   812da:	f000 84c5 	beq.w	81c68 <_vfiprintf_r+0xa00>
   812de:	f108 0201 	add.w	r2, r8, #1
   812e2:	e001      	b.n	812e8 <_vfiprintf_r+0x80>
   812e4:	2b25      	cmp	r3, #37	; 0x25
   812e6:	d004      	beq.n	812f2 <_vfiprintf_r+0x8a>
   812e8:	7813      	ldrb	r3, [r2, #0]
   812ea:	4614      	mov	r4, r2
   812ec:	3201      	adds	r2, #1
   812ee:	2b00      	cmp	r3, #0
   812f0:	d1f8      	bne.n	812e4 <_vfiprintf_r+0x7c>
   812f2:	ebc8 0504 	rsb	r5, r8, r4
   812f6:	b195      	cbz	r5, 8131e <_vfiprintf_r+0xb6>
   812f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   812fa:	9a15      	ldr	r2, [sp, #84]	; 0x54
   812fc:	3301      	adds	r3, #1
   812fe:	442a      	add	r2, r5
   81300:	2b07      	cmp	r3, #7
   81302:	f8c6 8000 	str.w	r8, [r6]
   81306:	6075      	str	r5, [r6, #4]
   81308:	9215      	str	r2, [sp, #84]	; 0x54
   8130a:	9314      	str	r3, [sp, #80]	; 0x50
   8130c:	dd7b      	ble.n	81406 <_vfiprintf_r+0x19e>
   8130e:	2a00      	cmp	r2, #0
   81310:	f040 84d5 	bne.w	81cbe <_vfiprintf_r+0xa56>
   81314:	9809      	ldr	r0, [sp, #36]	; 0x24
   81316:	9214      	str	r2, [sp, #80]	; 0x50
   81318:	4428      	add	r0, r5
   8131a:	464e      	mov	r6, r9
   8131c:	9009      	str	r0, [sp, #36]	; 0x24
   8131e:	7823      	ldrb	r3, [r4, #0]
   81320:	2b00      	cmp	r3, #0
   81322:	f000 83ed 	beq.w	81b00 <_vfiprintf_r+0x898>
   81326:	2100      	movs	r1, #0
   81328:	f04f 0200 	mov.w	r2, #0
   8132c:	f04f 3cff 	mov.w	ip, #4294967295
   81330:	7863      	ldrb	r3, [r4, #1]
   81332:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   81336:	9104      	str	r1, [sp, #16]
   81338:	468a      	mov	sl, r1
   8133a:	f104 0801 	add.w	r8, r4, #1
   8133e:	4608      	mov	r0, r1
   81340:	4665      	mov	r5, ip
   81342:	f108 0801 	add.w	r8, r8, #1
   81346:	f1a3 0220 	sub.w	r2, r3, #32
   8134a:	2a58      	cmp	r2, #88	; 0x58
   8134c:	f200 82d9 	bhi.w	81902 <_vfiprintf_r+0x69a>
   81350:	e8df f012 	tbh	[pc, r2, lsl #1]
   81354:	02d702cb 	.word	0x02d702cb
   81358:	02d202d7 	.word	0x02d202d7
   8135c:	02d702d7 	.word	0x02d702d7
   81360:	02d702d7 	.word	0x02d702d7
   81364:	02d702d7 	.word	0x02d702d7
   81368:	028f0282 	.word	0x028f0282
   8136c:	008402d7 	.word	0x008402d7
   81370:	02d70293 	.word	0x02d70293
   81374:	0196012b 	.word	0x0196012b
   81378:	01960196 	.word	0x01960196
   8137c:	01960196 	.word	0x01960196
   81380:	01960196 	.word	0x01960196
   81384:	01960196 	.word	0x01960196
   81388:	02d702d7 	.word	0x02d702d7
   8138c:	02d702d7 	.word	0x02d702d7
   81390:	02d702d7 	.word	0x02d702d7
   81394:	02d702d7 	.word	0x02d702d7
   81398:	02d702d7 	.word	0x02d702d7
   8139c:	02d70130 	.word	0x02d70130
   813a0:	02d702d7 	.word	0x02d702d7
   813a4:	02d702d7 	.word	0x02d702d7
   813a8:	02d702d7 	.word	0x02d702d7
   813ac:	02d702d7 	.word	0x02d702d7
   813b0:	017b02d7 	.word	0x017b02d7
   813b4:	02d702d7 	.word	0x02d702d7
   813b8:	02d702d7 	.word	0x02d702d7
   813bc:	01a402d7 	.word	0x01a402d7
   813c0:	02d702d7 	.word	0x02d702d7
   813c4:	02d701bf 	.word	0x02d701bf
   813c8:	02d702d7 	.word	0x02d702d7
   813cc:	02d702d7 	.word	0x02d702d7
   813d0:	02d702d7 	.word	0x02d702d7
   813d4:	02d702d7 	.word	0x02d702d7
   813d8:	01e402d7 	.word	0x01e402d7
   813dc:	02d701fa 	.word	0x02d701fa
   813e0:	02d702d7 	.word	0x02d702d7
   813e4:	01fa0216 	.word	0x01fa0216
   813e8:	02d702d7 	.word	0x02d702d7
   813ec:	02d7021b 	.word	0x02d7021b
   813f0:	00890228 	.word	0x00890228
   813f4:	027d0266 	.word	0x027d0266
   813f8:	023a02d7 	.word	0x023a02d7
   813fc:	011902d7 	.word	0x011902d7
   81400:	02d702d7 	.word	0x02d702d7
   81404:	02af      	.short	0x02af
   81406:	3608      	adds	r6, #8
   81408:	9809      	ldr	r0, [sp, #36]	; 0x24
   8140a:	4428      	add	r0, r5
   8140c:	9009      	str	r0, [sp, #36]	; 0x24
   8140e:	e786      	b.n	8131e <_vfiprintf_r+0xb6>
   81410:	9806      	ldr	r0, [sp, #24]
   81412:	9902      	ldr	r1, [sp, #8]
   81414:	f000 fd90 	bl	81f38 <__swsetup_r>
   81418:	b9b0      	cbnz	r0, 81448 <_vfiprintf_r+0x1e0>
   8141a:	9d02      	ldr	r5, [sp, #8]
   8141c:	89aa      	ldrh	r2, [r5, #12]
   8141e:	f002 021a 	and.w	r2, r2, #26
   81422:	2a0a      	cmp	r2, #10
   81424:	f47f af49 	bne.w	812ba <_vfiprintf_r+0x52>
   81428:	f8dd b008 	ldr.w	fp, [sp, #8]
   8142c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   81430:	2b00      	cmp	r3, #0
   81432:	f6ff af42 	blt.w	812ba <_vfiprintf_r+0x52>
   81436:	9806      	ldr	r0, [sp, #24]
   81438:	4659      	mov	r1, fp
   8143a:	4642      	mov	r2, r8
   8143c:	4623      	mov	r3, r4
   8143e:	f000 fd3d 	bl	81ebc <__sbprintf>
   81442:	b031      	add	sp, #196	; 0xc4
   81444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81448:	f04f 30ff 	mov.w	r0, #4294967295
   8144c:	b031      	add	sp, #196	; 0xc4
   8144e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81452:	f000 fea3 	bl	8219c <__sinit>
   81456:	e714      	b.n	81282 <_vfiprintf_r+0x1a>
   81458:	4240      	negs	r0, r0
   8145a:	9308      	str	r3, [sp, #32]
   8145c:	f04a 0a04 	orr.w	sl, sl, #4
   81460:	f898 3000 	ldrb.w	r3, [r8]
   81464:	e76d      	b.n	81342 <_vfiprintf_r+0xda>
   81466:	f01a 0320 	ands.w	r3, sl, #32
   8146a:	9004      	str	r0, [sp, #16]
   8146c:	46ac      	mov	ip, r5
   8146e:	f000 80f4 	beq.w	8165a <_vfiprintf_r+0x3f2>
   81472:	f8dd b020 	ldr.w	fp, [sp, #32]
   81476:	f10b 0307 	add.w	r3, fp, #7
   8147a:	f023 0307 	bic.w	r3, r3, #7
   8147e:	f103 0408 	add.w	r4, r3, #8
   81482:	9408      	str	r4, [sp, #32]
   81484:	e9d3 4500 	ldrd	r4, r5, [r3]
   81488:	2300      	movs	r3, #0
   8148a:	f04f 0000 	mov.w	r0, #0
   8148e:	2100      	movs	r1, #0
   81490:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   81494:	f8cd c014 	str.w	ip, [sp, #20]
   81498:	9107      	str	r1, [sp, #28]
   8149a:	f1bc 0f00 	cmp.w	ip, #0
   8149e:	bfa8      	it	ge
   814a0:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   814a4:	ea54 0205 	orrs.w	r2, r4, r5
   814a8:	f040 80ad 	bne.w	81606 <_vfiprintf_r+0x39e>
   814ac:	f1bc 0f00 	cmp.w	ip, #0
   814b0:	f040 80a9 	bne.w	81606 <_vfiprintf_r+0x39e>
   814b4:	2b00      	cmp	r3, #0
   814b6:	f040 83c0 	bne.w	81c3a <_vfiprintf_r+0x9d2>
   814ba:	f01a 0f01 	tst.w	sl, #1
   814be:	f000 83bc 	beq.w	81c3a <_vfiprintf_r+0x9d2>
   814c2:	2330      	movs	r3, #48	; 0x30
   814c4:	af30      	add	r7, sp, #192	; 0xc0
   814c6:	f807 3d41 	strb.w	r3, [r7, #-65]!
   814ca:	ebc7 0409 	rsb	r4, r7, r9
   814ce:	9405      	str	r4, [sp, #20]
   814d0:	f8dd b014 	ldr.w	fp, [sp, #20]
   814d4:	9c07      	ldr	r4, [sp, #28]
   814d6:	45e3      	cmp	fp, ip
   814d8:	bfb8      	it	lt
   814da:	46e3      	movlt	fp, ip
   814dc:	f8cd b00c 	str.w	fp, [sp, #12]
   814e0:	b11c      	cbz	r4, 814ea <_vfiprintf_r+0x282>
   814e2:	f10b 0b01 	add.w	fp, fp, #1
   814e6:	f8cd b00c 	str.w	fp, [sp, #12]
   814ea:	f01a 0502 	ands.w	r5, sl, #2
   814ee:	9507      	str	r5, [sp, #28]
   814f0:	d005      	beq.n	814fe <_vfiprintf_r+0x296>
   814f2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   814f6:	f10b 0b02 	add.w	fp, fp, #2
   814fa:	f8cd b00c 	str.w	fp, [sp, #12]
   814fe:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   81502:	930b      	str	r3, [sp, #44]	; 0x2c
   81504:	f040 821b 	bne.w	8193e <_vfiprintf_r+0x6d6>
   81508:	9d04      	ldr	r5, [sp, #16]
   8150a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8150e:	ebcb 0405 	rsb	r4, fp, r5
   81512:	2c00      	cmp	r4, #0
   81514:	f340 8213 	ble.w	8193e <_vfiprintf_r+0x6d6>
   81518:	2c10      	cmp	r4, #16
   8151a:	f340 8489 	ble.w	81e30 <_vfiprintf_r+0xbc8>
   8151e:	4dbe      	ldr	r5, [pc, #760]	; (81818 <_vfiprintf_r+0x5b0>)
   81520:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81522:	462b      	mov	r3, r5
   81524:	9814      	ldr	r0, [sp, #80]	; 0x50
   81526:	4625      	mov	r5, r4
   81528:	f04f 0b10 	mov.w	fp, #16
   8152c:	4664      	mov	r4, ip
   8152e:	46b4      	mov	ip, r6
   81530:	461e      	mov	r6, r3
   81532:	e006      	b.n	81542 <_vfiprintf_r+0x2da>
   81534:	1c83      	adds	r3, r0, #2
   81536:	f10c 0c08 	add.w	ip, ip, #8
   8153a:	4608      	mov	r0, r1
   8153c:	3d10      	subs	r5, #16
   8153e:	2d10      	cmp	r5, #16
   81540:	dd11      	ble.n	81566 <_vfiprintf_r+0x2fe>
   81542:	1c41      	adds	r1, r0, #1
   81544:	3210      	adds	r2, #16
   81546:	2907      	cmp	r1, #7
   81548:	9215      	str	r2, [sp, #84]	; 0x54
   8154a:	e88c 0840 	stmia.w	ip, {r6, fp}
   8154e:	9114      	str	r1, [sp, #80]	; 0x50
   81550:	ddf0      	ble.n	81534 <_vfiprintf_r+0x2cc>
   81552:	2a00      	cmp	r2, #0
   81554:	f040 81e6 	bne.w	81924 <_vfiprintf_r+0x6bc>
   81558:	3d10      	subs	r5, #16
   8155a:	2d10      	cmp	r5, #16
   8155c:	f04f 0301 	mov.w	r3, #1
   81560:	4610      	mov	r0, r2
   81562:	46cc      	mov	ip, r9
   81564:	dced      	bgt.n	81542 <_vfiprintf_r+0x2da>
   81566:	4631      	mov	r1, r6
   81568:	4666      	mov	r6, ip
   8156a:	46a4      	mov	ip, r4
   8156c:	462c      	mov	r4, r5
   8156e:	460d      	mov	r5, r1
   81570:	4422      	add	r2, r4
   81572:	2b07      	cmp	r3, #7
   81574:	9215      	str	r2, [sp, #84]	; 0x54
   81576:	6035      	str	r5, [r6, #0]
   81578:	6074      	str	r4, [r6, #4]
   8157a:	9314      	str	r3, [sp, #80]	; 0x50
   8157c:	f300 836d 	bgt.w	81c5a <_vfiprintf_r+0x9f2>
   81580:	3608      	adds	r6, #8
   81582:	1c59      	adds	r1, r3, #1
   81584:	e1de      	b.n	81944 <_vfiprintf_r+0x6dc>
   81586:	f01a 0f20 	tst.w	sl, #32
   8158a:	9004      	str	r0, [sp, #16]
   8158c:	46ac      	mov	ip, r5
   8158e:	f000 808d 	beq.w	816ac <_vfiprintf_r+0x444>
   81592:	9d08      	ldr	r5, [sp, #32]
   81594:	1deb      	adds	r3, r5, #7
   81596:	f023 0307 	bic.w	r3, r3, #7
   8159a:	f103 0b08 	add.w	fp, r3, #8
   8159e:	e9d3 4500 	ldrd	r4, r5, [r3]
   815a2:	f8cd b020 	str.w	fp, [sp, #32]
   815a6:	2301      	movs	r3, #1
   815a8:	e76f      	b.n	8148a <_vfiprintf_r+0x222>
   815aa:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   815ae:	f898 3000 	ldrb.w	r3, [r8]
   815b2:	e6c6      	b.n	81342 <_vfiprintf_r+0xda>
   815b4:	f04a 0a10 	orr.w	sl, sl, #16
   815b8:	f01a 0f20 	tst.w	sl, #32
   815bc:	9004      	str	r0, [sp, #16]
   815be:	46ac      	mov	ip, r5
   815c0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   815c4:	f000 80c8 	beq.w	81758 <_vfiprintf_r+0x4f0>
   815c8:	9c08      	ldr	r4, [sp, #32]
   815ca:	1de1      	adds	r1, r4, #7
   815cc:	f021 0107 	bic.w	r1, r1, #7
   815d0:	e9d1 2300 	ldrd	r2, r3, [r1]
   815d4:	3108      	adds	r1, #8
   815d6:	9108      	str	r1, [sp, #32]
   815d8:	4614      	mov	r4, r2
   815da:	461d      	mov	r5, r3
   815dc:	2a00      	cmp	r2, #0
   815de:	f173 0b00 	sbcs.w	fp, r3, #0
   815e2:	f2c0 83ce 	blt.w	81d82 <_vfiprintf_r+0xb1a>
   815e6:	f1bc 0f00 	cmp.w	ip, #0
   815ea:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   815ee:	bfa8      	it	ge
   815f0:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   815f4:	ea54 0205 	orrs.w	r2, r4, r5
   815f8:	9007      	str	r0, [sp, #28]
   815fa:	f8cd c014 	str.w	ip, [sp, #20]
   815fe:	f04f 0301 	mov.w	r3, #1
   81602:	f43f af53 	beq.w	814ac <_vfiprintf_r+0x244>
   81606:	2b01      	cmp	r3, #1
   81608:	f000 8319 	beq.w	81c3e <_vfiprintf_r+0x9d6>
   8160c:	2b02      	cmp	r3, #2
   8160e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   81612:	f040 824c 	bne.w	81aae <_vfiprintf_r+0x846>
   81616:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   8161a:	4619      	mov	r1, r3
   8161c:	f004 000f 	and.w	r0, r4, #15
   81620:	0922      	lsrs	r2, r4, #4
   81622:	f81b 0000 	ldrb.w	r0, [fp, r0]
   81626:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   8162a:	092b      	lsrs	r3, r5, #4
   8162c:	7008      	strb	r0, [r1, #0]
   8162e:	ea52 0003 	orrs.w	r0, r2, r3
   81632:	460f      	mov	r7, r1
   81634:	4614      	mov	r4, r2
   81636:	461d      	mov	r5, r3
   81638:	f101 31ff 	add.w	r1, r1, #4294967295
   8163c:	d1ee      	bne.n	8161c <_vfiprintf_r+0x3b4>
   8163e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   81642:	ebc7 0309 	rsb	r3, r7, r9
   81646:	9305      	str	r3, [sp, #20]
   81648:	e742      	b.n	814d0 <_vfiprintf_r+0x268>
   8164a:	f04a 0a10 	orr.w	sl, sl, #16
   8164e:	f01a 0320 	ands.w	r3, sl, #32
   81652:	9004      	str	r0, [sp, #16]
   81654:	46ac      	mov	ip, r5
   81656:	f47f af0c 	bne.w	81472 <_vfiprintf_r+0x20a>
   8165a:	f01a 0210 	ands.w	r2, sl, #16
   8165e:	f040 8311 	bne.w	81c84 <_vfiprintf_r+0xa1c>
   81662:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   81666:	f000 830d 	beq.w	81c84 <_vfiprintf_r+0xa1c>
   8166a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8166e:	4613      	mov	r3, r2
   81670:	f8bb 4000 	ldrh.w	r4, [fp]
   81674:	f10b 0b04 	add.w	fp, fp, #4
   81678:	2500      	movs	r5, #0
   8167a:	f8cd b020 	str.w	fp, [sp, #32]
   8167e:	e704      	b.n	8148a <_vfiprintf_r+0x222>
   81680:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81684:	2000      	movs	r0, #0
   81686:	f818 3b01 	ldrb.w	r3, [r8], #1
   8168a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8168e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   81692:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81696:	2a09      	cmp	r2, #9
   81698:	d9f5      	bls.n	81686 <_vfiprintf_r+0x41e>
   8169a:	e654      	b.n	81346 <_vfiprintf_r+0xde>
   8169c:	f04a 0a10 	orr.w	sl, sl, #16
   816a0:	f01a 0f20 	tst.w	sl, #32
   816a4:	9004      	str	r0, [sp, #16]
   816a6:	46ac      	mov	ip, r5
   816a8:	f47f af73 	bne.w	81592 <_vfiprintf_r+0x32a>
   816ac:	f01a 0f10 	tst.w	sl, #16
   816b0:	f040 82ef 	bne.w	81c92 <_vfiprintf_r+0xa2a>
   816b4:	f01a 0f40 	tst.w	sl, #64	; 0x40
   816b8:	f000 82eb 	beq.w	81c92 <_vfiprintf_r+0xa2a>
   816bc:	f8dd b020 	ldr.w	fp, [sp, #32]
   816c0:	2500      	movs	r5, #0
   816c2:	f8bb 4000 	ldrh.w	r4, [fp]
   816c6:	f10b 0b04 	add.w	fp, fp, #4
   816ca:	2301      	movs	r3, #1
   816cc:	f8cd b020 	str.w	fp, [sp, #32]
   816d0:	e6db      	b.n	8148a <_vfiprintf_r+0x222>
   816d2:	46ac      	mov	ip, r5
   816d4:	4d51      	ldr	r5, [pc, #324]	; (8181c <_vfiprintf_r+0x5b4>)
   816d6:	f01a 0f20 	tst.w	sl, #32
   816da:	9004      	str	r0, [sp, #16]
   816dc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   816e0:	950a      	str	r5, [sp, #40]	; 0x28
   816e2:	f000 80f0 	beq.w	818c6 <_vfiprintf_r+0x65e>
   816e6:	9d08      	ldr	r5, [sp, #32]
   816e8:	1dea      	adds	r2, r5, #7
   816ea:	f022 0207 	bic.w	r2, r2, #7
   816ee:	f102 0b08 	add.w	fp, r2, #8
   816f2:	f8cd b020 	str.w	fp, [sp, #32]
   816f6:	e9d2 4500 	ldrd	r4, r5, [r2]
   816fa:	f01a 0f01 	tst.w	sl, #1
   816fe:	f000 82aa 	beq.w	81c56 <_vfiprintf_r+0x9ee>
   81702:	ea54 0b05 	orrs.w	fp, r4, r5
   81706:	f000 82a6 	beq.w	81c56 <_vfiprintf_r+0x9ee>
   8170a:	2230      	movs	r2, #48	; 0x30
   8170c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   81710:	f04a 0a02 	orr.w	sl, sl, #2
   81714:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81718:	2302      	movs	r3, #2
   8171a:	e6b6      	b.n	8148a <_vfiprintf_r+0x222>
   8171c:	9b08      	ldr	r3, [sp, #32]
   8171e:	f8dd b020 	ldr.w	fp, [sp, #32]
   81722:	681b      	ldr	r3, [r3, #0]
   81724:	2401      	movs	r4, #1
   81726:	f04f 0500 	mov.w	r5, #0
   8172a:	f10b 0b04 	add.w	fp, fp, #4
   8172e:	9004      	str	r0, [sp, #16]
   81730:	9403      	str	r4, [sp, #12]
   81732:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   81736:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8173a:	f8cd b020 	str.w	fp, [sp, #32]
   8173e:	9405      	str	r4, [sp, #20]
   81740:	af16      	add	r7, sp, #88	; 0x58
   81742:	f04f 0c00 	mov.w	ip, #0
   81746:	e6d0      	b.n	814ea <_vfiprintf_r+0x282>
   81748:	f01a 0f20 	tst.w	sl, #32
   8174c:	9004      	str	r0, [sp, #16]
   8174e:	46ac      	mov	ip, r5
   81750:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81754:	f47f af38 	bne.w	815c8 <_vfiprintf_r+0x360>
   81758:	f01a 0f10 	tst.w	sl, #16
   8175c:	f040 82a7 	bne.w	81cae <_vfiprintf_r+0xa46>
   81760:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81764:	f000 82a3 	beq.w	81cae <_vfiprintf_r+0xa46>
   81768:	f8dd b020 	ldr.w	fp, [sp, #32]
   8176c:	f9bb 4000 	ldrsh.w	r4, [fp]
   81770:	f10b 0b04 	add.w	fp, fp, #4
   81774:	17e5      	asrs	r5, r4, #31
   81776:	4622      	mov	r2, r4
   81778:	462b      	mov	r3, r5
   8177a:	f8cd b020 	str.w	fp, [sp, #32]
   8177e:	e72d      	b.n	815dc <_vfiprintf_r+0x374>
   81780:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   81784:	f898 3000 	ldrb.w	r3, [r8]
   81788:	e5db      	b.n	81342 <_vfiprintf_r+0xda>
   8178a:	f898 3000 	ldrb.w	r3, [r8]
   8178e:	4642      	mov	r2, r8
   81790:	2b6c      	cmp	r3, #108	; 0x6c
   81792:	bf03      	ittte	eq
   81794:	f108 0801 	addeq.w	r8, r8, #1
   81798:	f04a 0a20 	orreq.w	sl, sl, #32
   8179c:	7853      	ldrbeq	r3, [r2, #1]
   8179e:	f04a 0a10 	orrne.w	sl, sl, #16
   817a2:	e5ce      	b.n	81342 <_vfiprintf_r+0xda>
   817a4:	f01a 0f20 	tst.w	sl, #32
   817a8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   817ac:	f000 82f7 	beq.w	81d9e <_vfiprintf_r+0xb36>
   817b0:	9c08      	ldr	r4, [sp, #32]
   817b2:	6821      	ldr	r1, [r4, #0]
   817b4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   817b6:	17e5      	asrs	r5, r4, #31
   817b8:	462b      	mov	r3, r5
   817ba:	9d08      	ldr	r5, [sp, #32]
   817bc:	4622      	mov	r2, r4
   817be:	3504      	adds	r5, #4
   817c0:	9508      	str	r5, [sp, #32]
   817c2:	e9c1 2300 	strd	r2, r3, [r1]
   817c6:	e582      	b.n	812ce <_vfiprintf_r+0x66>
   817c8:	9c08      	ldr	r4, [sp, #32]
   817ca:	46ac      	mov	ip, r5
   817cc:	6827      	ldr	r7, [r4, #0]
   817ce:	f04f 0500 	mov.w	r5, #0
   817d2:	9004      	str	r0, [sp, #16]
   817d4:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   817d8:	3404      	adds	r4, #4
   817da:	2f00      	cmp	r7, #0
   817dc:	f000 8332 	beq.w	81e44 <_vfiprintf_r+0xbdc>
   817e0:	f1bc 0f00 	cmp.w	ip, #0
   817e4:	4638      	mov	r0, r7
   817e6:	f2c0 8307 	blt.w	81df8 <_vfiprintf_r+0xb90>
   817ea:	4662      	mov	r2, ip
   817ec:	2100      	movs	r1, #0
   817ee:	f8cd c004 	str.w	ip, [sp, #4]
   817f2:	f001 fbb1 	bl	82f58 <memchr>
   817f6:	f8dd c004 	ldr.w	ip, [sp, #4]
   817fa:	2800      	cmp	r0, #0
   817fc:	f000 833a 	beq.w	81e74 <_vfiprintf_r+0xc0c>
   81800:	1bc0      	subs	r0, r0, r7
   81802:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81806:	4560      	cmp	r0, ip
   81808:	bfa8      	it	ge
   8180a:	4660      	movge	r0, ip
   8180c:	9005      	str	r0, [sp, #20]
   8180e:	9408      	str	r4, [sp, #32]
   81810:	9507      	str	r5, [sp, #28]
   81812:	f04f 0c00 	mov.w	ip, #0
   81816:	e65b      	b.n	814d0 <_vfiprintf_r+0x268>
   81818:	00083f94 	.word	0x00083f94
   8181c:	00083f54 	.word	0x00083f54
   81820:	9b08      	ldr	r3, [sp, #32]
   81822:	f8dd b020 	ldr.w	fp, [sp, #32]
   81826:	9004      	str	r0, [sp, #16]
   81828:	48b2      	ldr	r0, [pc, #712]	; (81af4 <_vfiprintf_r+0x88c>)
   8182a:	681c      	ldr	r4, [r3, #0]
   8182c:	2230      	movs	r2, #48	; 0x30
   8182e:	2378      	movs	r3, #120	; 0x78
   81830:	f10b 0b04 	add.w	fp, fp, #4
   81834:	46ac      	mov	ip, r5
   81836:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   8183a:	f04a 0a02 	orr.w	sl, sl, #2
   8183e:	f8cd b020 	str.w	fp, [sp, #32]
   81842:	2500      	movs	r5, #0
   81844:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81848:	900a      	str	r0, [sp, #40]	; 0x28
   8184a:	2302      	movs	r3, #2
   8184c:	e61d      	b.n	8148a <_vfiprintf_r+0x222>
   8184e:	f04a 0a20 	orr.w	sl, sl, #32
   81852:	f898 3000 	ldrb.w	r3, [r8]
   81856:	e574      	b.n	81342 <_vfiprintf_r+0xda>
   81858:	f8dd b020 	ldr.w	fp, [sp, #32]
   8185c:	f8db 0000 	ldr.w	r0, [fp]
   81860:	f10b 0304 	add.w	r3, fp, #4
   81864:	2800      	cmp	r0, #0
   81866:	f6ff adf7 	blt.w	81458 <_vfiprintf_r+0x1f0>
   8186a:	9308      	str	r3, [sp, #32]
   8186c:	f898 3000 	ldrb.w	r3, [r8]
   81870:	e567      	b.n	81342 <_vfiprintf_r+0xda>
   81872:	f898 3000 	ldrb.w	r3, [r8]
   81876:	212b      	movs	r1, #43	; 0x2b
   81878:	e563      	b.n	81342 <_vfiprintf_r+0xda>
   8187a:	f898 3000 	ldrb.w	r3, [r8]
   8187e:	f108 0401 	add.w	r4, r8, #1
   81882:	2b2a      	cmp	r3, #42	; 0x2a
   81884:	f000 8305 	beq.w	81e92 <_vfiprintf_r+0xc2a>
   81888:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8188c:	2a09      	cmp	r2, #9
   8188e:	bf98      	it	ls
   81890:	2500      	movls	r5, #0
   81892:	f200 82fa 	bhi.w	81e8a <_vfiprintf_r+0xc22>
   81896:	f814 3b01 	ldrb.w	r3, [r4], #1
   8189a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8189e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   818a2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   818a6:	2a09      	cmp	r2, #9
   818a8:	d9f5      	bls.n	81896 <_vfiprintf_r+0x62e>
   818aa:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   818ae:	46a0      	mov	r8, r4
   818b0:	e549      	b.n	81346 <_vfiprintf_r+0xde>
   818b2:	4c90      	ldr	r4, [pc, #576]	; (81af4 <_vfiprintf_r+0x88c>)
   818b4:	f01a 0f20 	tst.w	sl, #32
   818b8:	9004      	str	r0, [sp, #16]
   818ba:	46ac      	mov	ip, r5
   818bc:	940a      	str	r4, [sp, #40]	; 0x28
   818be:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   818c2:	f47f af10 	bne.w	816e6 <_vfiprintf_r+0x47e>
   818c6:	f01a 0f10 	tst.w	sl, #16
   818ca:	f040 81ea 	bne.w	81ca2 <_vfiprintf_r+0xa3a>
   818ce:	f01a 0f40 	tst.w	sl, #64	; 0x40
   818d2:	f000 81e6 	beq.w	81ca2 <_vfiprintf_r+0xa3a>
   818d6:	f8dd b020 	ldr.w	fp, [sp, #32]
   818da:	2500      	movs	r5, #0
   818dc:	f8bb 4000 	ldrh.w	r4, [fp]
   818e0:	f10b 0b04 	add.w	fp, fp, #4
   818e4:	f8cd b020 	str.w	fp, [sp, #32]
   818e8:	e707      	b.n	816fa <_vfiprintf_r+0x492>
   818ea:	f898 3000 	ldrb.w	r3, [r8]
   818ee:	2900      	cmp	r1, #0
   818f0:	f47f ad27 	bne.w	81342 <_vfiprintf_r+0xda>
   818f4:	2120      	movs	r1, #32
   818f6:	e524      	b.n	81342 <_vfiprintf_r+0xda>
   818f8:	f04a 0a01 	orr.w	sl, sl, #1
   818fc:	f898 3000 	ldrb.w	r3, [r8]
   81900:	e51f      	b.n	81342 <_vfiprintf_r+0xda>
   81902:	9004      	str	r0, [sp, #16]
   81904:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81908:	2b00      	cmp	r3, #0
   8190a:	f000 80f9 	beq.w	81b00 <_vfiprintf_r+0x898>
   8190e:	2501      	movs	r5, #1
   81910:	f04f 0b00 	mov.w	fp, #0
   81914:	9503      	str	r5, [sp, #12]
   81916:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8191a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   8191e:	9505      	str	r5, [sp, #20]
   81920:	af16      	add	r7, sp, #88	; 0x58
   81922:	e70e      	b.n	81742 <_vfiprintf_r+0x4da>
   81924:	9806      	ldr	r0, [sp, #24]
   81926:	9902      	ldr	r1, [sp, #8]
   81928:	aa13      	add	r2, sp, #76	; 0x4c
   8192a:	f7ff fc61 	bl	811f0 <__sprint_r.part.0>
   8192e:	2800      	cmp	r0, #0
   81930:	f040 80ed 	bne.w	81b0e <_vfiprintf_r+0x8a6>
   81934:	9814      	ldr	r0, [sp, #80]	; 0x50
   81936:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81938:	1c43      	adds	r3, r0, #1
   8193a:	46cc      	mov	ip, r9
   8193c:	e5fe      	b.n	8153c <_vfiprintf_r+0x2d4>
   8193e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81940:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81942:	1c59      	adds	r1, r3, #1
   81944:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   81948:	b168      	cbz	r0, 81966 <_vfiprintf_r+0x6fe>
   8194a:	3201      	adds	r2, #1
   8194c:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   81950:	2301      	movs	r3, #1
   81952:	2907      	cmp	r1, #7
   81954:	9215      	str	r2, [sp, #84]	; 0x54
   81956:	9114      	str	r1, [sp, #80]	; 0x50
   81958:	e886 0009 	stmia.w	r6, {r0, r3}
   8195c:	f300 8160 	bgt.w	81c20 <_vfiprintf_r+0x9b8>
   81960:	460b      	mov	r3, r1
   81962:	3608      	adds	r6, #8
   81964:	3101      	adds	r1, #1
   81966:	9c07      	ldr	r4, [sp, #28]
   81968:	b164      	cbz	r4, 81984 <_vfiprintf_r+0x71c>
   8196a:	3202      	adds	r2, #2
   8196c:	a812      	add	r0, sp, #72	; 0x48
   8196e:	2302      	movs	r3, #2
   81970:	2907      	cmp	r1, #7
   81972:	9215      	str	r2, [sp, #84]	; 0x54
   81974:	9114      	str	r1, [sp, #80]	; 0x50
   81976:	e886 0009 	stmia.w	r6, {r0, r3}
   8197a:	f300 8157 	bgt.w	81c2c <_vfiprintf_r+0x9c4>
   8197e:	460b      	mov	r3, r1
   81980:	3608      	adds	r6, #8
   81982:	3101      	adds	r1, #1
   81984:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   81986:	2d80      	cmp	r5, #128	; 0x80
   81988:	f000 8101 	beq.w	81b8e <_vfiprintf_r+0x926>
   8198c:	9d05      	ldr	r5, [sp, #20]
   8198e:	ebc5 040c 	rsb	r4, r5, ip
   81992:	2c00      	cmp	r4, #0
   81994:	dd2f      	ble.n	819f6 <_vfiprintf_r+0x78e>
   81996:	2c10      	cmp	r4, #16
   81998:	4d57      	ldr	r5, [pc, #348]	; (81af8 <_vfiprintf_r+0x890>)
   8199a:	dd22      	ble.n	819e2 <_vfiprintf_r+0x77a>
   8199c:	4630      	mov	r0, r6
   8199e:	f04f 0b10 	mov.w	fp, #16
   819a2:	462e      	mov	r6, r5
   819a4:	4625      	mov	r5, r4
   819a6:	9c06      	ldr	r4, [sp, #24]
   819a8:	e006      	b.n	819b8 <_vfiprintf_r+0x750>
   819aa:	f103 0c02 	add.w	ip, r3, #2
   819ae:	3008      	adds	r0, #8
   819b0:	460b      	mov	r3, r1
   819b2:	3d10      	subs	r5, #16
   819b4:	2d10      	cmp	r5, #16
   819b6:	dd10      	ble.n	819da <_vfiprintf_r+0x772>
   819b8:	1c59      	adds	r1, r3, #1
   819ba:	3210      	adds	r2, #16
   819bc:	2907      	cmp	r1, #7
   819be:	9215      	str	r2, [sp, #84]	; 0x54
   819c0:	e880 0840 	stmia.w	r0, {r6, fp}
   819c4:	9114      	str	r1, [sp, #80]	; 0x50
   819c6:	ddf0      	ble.n	819aa <_vfiprintf_r+0x742>
   819c8:	2a00      	cmp	r2, #0
   819ca:	d163      	bne.n	81a94 <_vfiprintf_r+0x82c>
   819cc:	3d10      	subs	r5, #16
   819ce:	2d10      	cmp	r5, #16
   819d0:	f04f 0c01 	mov.w	ip, #1
   819d4:	4613      	mov	r3, r2
   819d6:	4648      	mov	r0, r9
   819d8:	dcee      	bgt.n	819b8 <_vfiprintf_r+0x750>
   819da:	462c      	mov	r4, r5
   819dc:	4661      	mov	r1, ip
   819de:	4635      	mov	r5, r6
   819e0:	4606      	mov	r6, r0
   819e2:	4422      	add	r2, r4
   819e4:	2907      	cmp	r1, #7
   819e6:	9215      	str	r2, [sp, #84]	; 0x54
   819e8:	6035      	str	r5, [r6, #0]
   819ea:	6074      	str	r4, [r6, #4]
   819ec:	9114      	str	r1, [sp, #80]	; 0x50
   819ee:	f300 80c1 	bgt.w	81b74 <_vfiprintf_r+0x90c>
   819f2:	3608      	adds	r6, #8
   819f4:	3101      	adds	r1, #1
   819f6:	9d05      	ldr	r5, [sp, #20]
   819f8:	2907      	cmp	r1, #7
   819fa:	442a      	add	r2, r5
   819fc:	9215      	str	r2, [sp, #84]	; 0x54
   819fe:	6037      	str	r7, [r6, #0]
   81a00:	6075      	str	r5, [r6, #4]
   81a02:	9114      	str	r1, [sp, #80]	; 0x50
   81a04:	f340 80c1 	ble.w	81b8a <_vfiprintf_r+0x922>
   81a08:	2a00      	cmp	r2, #0
   81a0a:	f040 8130 	bne.w	81c6e <_vfiprintf_r+0xa06>
   81a0e:	9214      	str	r2, [sp, #80]	; 0x50
   81a10:	464e      	mov	r6, r9
   81a12:	f01a 0f04 	tst.w	sl, #4
   81a16:	f000 808b 	beq.w	81b30 <_vfiprintf_r+0x8c8>
   81a1a:	9d04      	ldr	r5, [sp, #16]
   81a1c:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81a20:	ebcb 0405 	rsb	r4, fp, r5
   81a24:	2c00      	cmp	r4, #0
   81a26:	f340 8083 	ble.w	81b30 <_vfiprintf_r+0x8c8>
   81a2a:	2c10      	cmp	r4, #16
   81a2c:	f340 821e 	ble.w	81e6c <_vfiprintf_r+0xc04>
   81a30:	9914      	ldr	r1, [sp, #80]	; 0x50
   81a32:	4d32      	ldr	r5, [pc, #200]	; (81afc <_vfiprintf_r+0x894>)
   81a34:	2710      	movs	r7, #16
   81a36:	f8dd a018 	ldr.w	sl, [sp, #24]
   81a3a:	f8dd b008 	ldr.w	fp, [sp, #8]
   81a3e:	e005      	b.n	81a4c <_vfiprintf_r+0x7e4>
   81a40:	1c88      	adds	r0, r1, #2
   81a42:	3608      	adds	r6, #8
   81a44:	4619      	mov	r1, r3
   81a46:	3c10      	subs	r4, #16
   81a48:	2c10      	cmp	r4, #16
   81a4a:	dd10      	ble.n	81a6e <_vfiprintf_r+0x806>
   81a4c:	1c4b      	adds	r3, r1, #1
   81a4e:	3210      	adds	r2, #16
   81a50:	2b07      	cmp	r3, #7
   81a52:	9215      	str	r2, [sp, #84]	; 0x54
   81a54:	e886 00a0 	stmia.w	r6, {r5, r7}
   81a58:	9314      	str	r3, [sp, #80]	; 0x50
   81a5a:	ddf1      	ble.n	81a40 <_vfiprintf_r+0x7d8>
   81a5c:	2a00      	cmp	r2, #0
   81a5e:	d17d      	bne.n	81b5c <_vfiprintf_r+0x8f4>
   81a60:	3c10      	subs	r4, #16
   81a62:	2c10      	cmp	r4, #16
   81a64:	f04f 0001 	mov.w	r0, #1
   81a68:	4611      	mov	r1, r2
   81a6a:	464e      	mov	r6, r9
   81a6c:	dcee      	bgt.n	81a4c <_vfiprintf_r+0x7e4>
   81a6e:	4422      	add	r2, r4
   81a70:	2807      	cmp	r0, #7
   81a72:	9215      	str	r2, [sp, #84]	; 0x54
   81a74:	6035      	str	r5, [r6, #0]
   81a76:	6074      	str	r4, [r6, #4]
   81a78:	9014      	str	r0, [sp, #80]	; 0x50
   81a7a:	dd59      	ble.n	81b30 <_vfiprintf_r+0x8c8>
   81a7c:	2a00      	cmp	r2, #0
   81a7e:	d14f      	bne.n	81b20 <_vfiprintf_r+0x8b8>
   81a80:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81a82:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81a86:	9d04      	ldr	r5, [sp, #16]
   81a88:	45ab      	cmp	fp, r5
   81a8a:	bfac      	ite	ge
   81a8c:	445c      	addge	r4, fp
   81a8e:	1964      	addlt	r4, r4, r5
   81a90:	9409      	str	r4, [sp, #36]	; 0x24
   81a92:	e05e      	b.n	81b52 <_vfiprintf_r+0x8ea>
   81a94:	4620      	mov	r0, r4
   81a96:	9902      	ldr	r1, [sp, #8]
   81a98:	aa13      	add	r2, sp, #76	; 0x4c
   81a9a:	f7ff fba9 	bl	811f0 <__sprint_r.part.0>
   81a9e:	2800      	cmp	r0, #0
   81aa0:	d135      	bne.n	81b0e <_vfiprintf_r+0x8a6>
   81aa2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81aa4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81aa6:	f103 0c01 	add.w	ip, r3, #1
   81aaa:	4648      	mov	r0, r9
   81aac:	e781      	b.n	819b2 <_vfiprintf_r+0x74a>
   81aae:	08e0      	lsrs	r0, r4, #3
   81ab0:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   81ab4:	f004 0207 	and.w	r2, r4, #7
   81ab8:	08e9      	lsrs	r1, r5, #3
   81aba:	3230      	adds	r2, #48	; 0x30
   81abc:	ea50 0b01 	orrs.w	fp, r0, r1
   81ac0:	461f      	mov	r7, r3
   81ac2:	701a      	strb	r2, [r3, #0]
   81ac4:	4604      	mov	r4, r0
   81ac6:	460d      	mov	r5, r1
   81ac8:	f103 33ff 	add.w	r3, r3, #4294967295
   81acc:	d1ef      	bne.n	81aae <_vfiprintf_r+0x846>
   81ace:	f01a 0f01 	tst.w	sl, #1
   81ad2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   81ad6:	4639      	mov	r1, r7
   81ad8:	f000 80b9 	beq.w	81c4e <_vfiprintf_r+0x9e6>
   81adc:	2a30      	cmp	r2, #48	; 0x30
   81ade:	f43f acf4 	beq.w	814ca <_vfiprintf_r+0x262>
   81ae2:	461f      	mov	r7, r3
   81ae4:	ebc7 0509 	rsb	r5, r7, r9
   81ae8:	2330      	movs	r3, #48	; 0x30
   81aea:	9505      	str	r5, [sp, #20]
   81aec:	f801 3c01 	strb.w	r3, [r1, #-1]
   81af0:	e4ee      	b.n	814d0 <_vfiprintf_r+0x268>
   81af2:	bf00      	nop
   81af4:	00083f68 	.word	0x00083f68
   81af8:	00083f84 	.word	0x00083f84
   81afc:	00083f94 	.word	0x00083f94
   81b00:	9b15      	ldr	r3, [sp, #84]	; 0x54
   81b02:	b123      	cbz	r3, 81b0e <_vfiprintf_r+0x8a6>
   81b04:	9806      	ldr	r0, [sp, #24]
   81b06:	9902      	ldr	r1, [sp, #8]
   81b08:	aa13      	add	r2, sp, #76	; 0x4c
   81b0a:	f7ff fb71 	bl	811f0 <__sprint_r.part.0>
   81b0e:	9c02      	ldr	r4, [sp, #8]
   81b10:	89a3      	ldrh	r3, [r4, #12]
   81b12:	065b      	lsls	r3, r3, #25
   81b14:	f53f ac98 	bmi.w	81448 <_vfiprintf_r+0x1e0>
   81b18:	9809      	ldr	r0, [sp, #36]	; 0x24
   81b1a:	b031      	add	sp, #196	; 0xc4
   81b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81b20:	9806      	ldr	r0, [sp, #24]
   81b22:	9902      	ldr	r1, [sp, #8]
   81b24:	aa13      	add	r2, sp, #76	; 0x4c
   81b26:	f7ff fb63 	bl	811f0 <__sprint_r.part.0>
   81b2a:	2800      	cmp	r0, #0
   81b2c:	d1ef      	bne.n	81b0e <_vfiprintf_r+0x8a6>
   81b2e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81b30:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81b32:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81b36:	9d04      	ldr	r5, [sp, #16]
   81b38:	45ab      	cmp	fp, r5
   81b3a:	bfac      	ite	ge
   81b3c:	445c      	addge	r4, fp
   81b3e:	1964      	addlt	r4, r4, r5
   81b40:	9409      	str	r4, [sp, #36]	; 0x24
   81b42:	b132      	cbz	r2, 81b52 <_vfiprintf_r+0x8ea>
   81b44:	9806      	ldr	r0, [sp, #24]
   81b46:	9902      	ldr	r1, [sp, #8]
   81b48:	aa13      	add	r2, sp, #76	; 0x4c
   81b4a:	f7ff fb51 	bl	811f0 <__sprint_r.part.0>
   81b4e:	2800      	cmp	r0, #0
   81b50:	d1dd      	bne.n	81b0e <_vfiprintf_r+0x8a6>
   81b52:	2000      	movs	r0, #0
   81b54:	9014      	str	r0, [sp, #80]	; 0x50
   81b56:	464e      	mov	r6, r9
   81b58:	f7ff bbb9 	b.w	812ce <_vfiprintf_r+0x66>
   81b5c:	4650      	mov	r0, sl
   81b5e:	4659      	mov	r1, fp
   81b60:	aa13      	add	r2, sp, #76	; 0x4c
   81b62:	f7ff fb45 	bl	811f0 <__sprint_r.part.0>
   81b66:	2800      	cmp	r0, #0
   81b68:	d1d1      	bne.n	81b0e <_vfiprintf_r+0x8a6>
   81b6a:	9914      	ldr	r1, [sp, #80]	; 0x50
   81b6c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81b6e:	1c48      	adds	r0, r1, #1
   81b70:	464e      	mov	r6, r9
   81b72:	e768      	b.n	81a46 <_vfiprintf_r+0x7de>
   81b74:	2a00      	cmp	r2, #0
   81b76:	f040 80f7 	bne.w	81d68 <_vfiprintf_r+0xb00>
   81b7a:	9c05      	ldr	r4, [sp, #20]
   81b7c:	2301      	movs	r3, #1
   81b7e:	9720      	str	r7, [sp, #128]	; 0x80
   81b80:	9421      	str	r4, [sp, #132]	; 0x84
   81b82:	9415      	str	r4, [sp, #84]	; 0x54
   81b84:	4622      	mov	r2, r4
   81b86:	9314      	str	r3, [sp, #80]	; 0x50
   81b88:	464e      	mov	r6, r9
   81b8a:	3608      	adds	r6, #8
   81b8c:	e741      	b.n	81a12 <_vfiprintf_r+0x7aa>
   81b8e:	9d04      	ldr	r5, [sp, #16]
   81b90:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81b94:	ebcb 0405 	rsb	r4, fp, r5
   81b98:	2c00      	cmp	r4, #0
   81b9a:	f77f aef7 	ble.w	8198c <_vfiprintf_r+0x724>
   81b9e:	2c10      	cmp	r4, #16
   81ba0:	4da6      	ldr	r5, [pc, #664]	; (81e3c <_vfiprintf_r+0xbd4>)
   81ba2:	f340 8170 	ble.w	81e86 <_vfiprintf_r+0xc1e>
   81ba6:	4629      	mov	r1, r5
   81ba8:	f04f 0b10 	mov.w	fp, #16
   81bac:	4625      	mov	r5, r4
   81bae:	4664      	mov	r4, ip
   81bb0:	46b4      	mov	ip, r6
   81bb2:	460e      	mov	r6, r1
   81bb4:	e006      	b.n	81bc4 <_vfiprintf_r+0x95c>
   81bb6:	1c98      	adds	r0, r3, #2
   81bb8:	f10c 0c08 	add.w	ip, ip, #8
   81bbc:	460b      	mov	r3, r1
   81bbe:	3d10      	subs	r5, #16
   81bc0:	2d10      	cmp	r5, #16
   81bc2:	dd0f      	ble.n	81be4 <_vfiprintf_r+0x97c>
   81bc4:	1c59      	adds	r1, r3, #1
   81bc6:	3210      	adds	r2, #16
   81bc8:	2907      	cmp	r1, #7
   81bca:	9215      	str	r2, [sp, #84]	; 0x54
   81bcc:	e88c 0840 	stmia.w	ip, {r6, fp}
   81bd0:	9114      	str	r1, [sp, #80]	; 0x50
   81bd2:	ddf0      	ble.n	81bb6 <_vfiprintf_r+0x94e>
   81bd4:	b9ba      	cbnz	r2, 81c06 <_vfiprintf_r+0x99e>
   81bd6:	3d10      	subs	r5, #16
   81bd8:	2d10      	cmp	r5, #16
   81bda:	f04f 0001 	mov.w	r0, #1
   81bde:	4613      	mov	r3, r2
   81be0:	46cc      	mov	ip, r9
   81be2:	dcef      	bgt.n	81bc4 <_vfiprintf_r+0x95c>
   81be4:	4633      	mov	r3, r6
   81be6:	4666      	mov	r6, ip
   81be8:	46a4      	mov	ip, r4
   81bea:	462c      	mov	r4, r5
   81bec:	461d      	mov	r5, r3
   81bee:	4422      	add	r2, r4
   81bf0:	2807      	cmp	r0, #7
   81bf2:	9215      	str	r2, [sp, #84]	; 0x54
   81bf4:	6035      	str	r5, [r6, #0]
   81bf6:	6074      	str	r4, [r6, #4]
   81bf8:	9014      	str	r0, [sp, #80]	; 0x50
   81bfa:	f300 80af 	bgt.w	81d5c <_vfiprintf_r+0xaf4>
   81bfe:	3608      	adds	r6, #8
   81c00:	1c41      	adds	r1, r0, #1
   81c02:	4603      	mov	r3, r0
   81c04:	e6c2      	b.n	8198c <_vfiprintf_r+0x724>
   81c06:	9806      	ldr	r0, [sp, #24]
   81c08:	9902      	ldr	r1, [sp, #8]
   81c0a:	aa13      	add	r2, sp, #76	; 0x4c
   81c0c:	f7ff faf0 	bl	811f0 <__sprint_r.part.0>
   81c10:	2800      	cmp	r0, #0
   81c12:	f47f af7c 	bne.w	81b0e <_vfiprintf_r+0x8a6>
   81c16:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81c18:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81c1a:	1c58      	adds	r0, r3, #1
   81c1c:	46cc      	mov	ip, r9
   81c1e:	e7ce      	b.n	81bbe <_vfiprintf_r+0x956>
   81c20:	2a00      	cmp	r2, #0
   81c22:	d179      	bne.n	81d18 <_vfiprintf_r+0xab0>
   81c24:	4619      	mov	r1, r3
   81c26:	464e      	mov	r6, r9
   81c28:	4613      	mov	r3, r2
   81c2a:	e69c      	b.n	81966 <_vfiprintf_r+0x6fe>
   81c2c:	2a00      	cmp	r2, #0
   81c2e:	f040 8084 	bne.w	81d3a <_vfiprintf_r+0xad2>
   81c32:	2101      	movs	r1, #1
   81c34:	4613      	mov	r3, r2
   81c36:	464e      	mov	r6, r9
   81c38:	e6a4      	b.n	81984 <_vfiprintf_r+0x71c>
   81c3a:	464f      	mov	r7, r9
   81c3c:	e448      	b.n	814d0 <_vfiprintf_r+0x268>
   81c3e:	2d00      	cmp	r5, #0
   81c40:	bf08      	it	eq
   81c42:	2c0a      	cmpeq	r4, #10
   81c44:	d246      	bcs.n	81cd4 <_vfiprintf_r+0xa6c>
   81c46:	3430      	adds	r4, #48	; 0x30
   81c48:	af30      	add	r7, sp, #192	; 0xc0
   81c4a:	f807 4d41 	strb.w	r4, [r7, #-65]!
   81c4e:	ebc7 0309 	rsb	r3, r7, r9
   81c52:	9305      	str	r3, [sp, #20]
   81c54:	e43c      	b.n	814d0 <_vfiprintf_r+0x268>
   81c56:	2302      	movs	r3, #2
   81c58:	e417      	b.n	8148a <_vfiprintf_r+0x222>
   81c5a:	2a00      	cmp	r2, #0
   81c5c:	f040 80af 	bne.w	81dbe <_vfiprintf_r+0xb56>
   81c60:	4613      	mov	r3, r2
   81c62:	2101      	movs	r1, #1
   81c64:	464e      	mov	r6, r9
   81c66:	e66d      	b.n	81944 <_vfiprintf_r+0x6dc>
   81c68:	4644      	mov	r4, r8
   81c6a:	f7ff bb58 	b.w	8131e <_vfiprintf_r+0xb6>
   81c6e:	9806      	ldr	r0, [sp, #24]
   81c70:	9902      	ldr	r1, [sp, #8]
   81c72:	aa13      	add	r2, sp, #76	; 0x4c
   81c74:	f7ff fabc 	bl	811f0 <__sprint_r.part.0>
   81c78:	2800      	cmp	r0, #0
   81c7a:	f47f af48 	bne.w	81b0e <_vfiprintf_r+0x8a6>
   81c7e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81c80:	464e      	mov	r6, r9
   81c82:	e6c6      	b.n	81a12 <_vfiprintf_r+0x7aa>
   81c84:	9d08      	ldr	r5, [sp, #32]
   81c86:	682c      	ldr	r4, [r5, #0]
   81c88:	3504      	adds	r5, #4
   81c8a:	9508      	str	r5, [sp, #32]
   81c8c:	2500      	movs	r5, #0
   81c8e:	f7ff bbfc 	b.w	8148a <_vfiprintf_r+0x222>
   81c92:	9d08      	ldr	r5, [sp, #32]
   81c94:	2301      	movs	r3, #1
   81c96:	682c      	ldr	r4, [r5, #0]
   81c98:	3504      	adds	r5, #4
   81c9a:	9508      	str	r5, [sp, #32]
   81c9c:	2500      	movs	r5, #0
   81c9e:	f7ff bbf4 	b.w	8148a <_vfiprintf_r+0x222>
   81ca2:	9d08      	ldr	r5, [sp, #32]
   81ca4:	682c      	ldr	r4, [r5, #0]
   81ca6:	3504      	adds	r5, #4
   81ca8:	9508      	str	r5, [sp, #32]
   81caa:	2500      	movs	r5, #0
   81cac:	e525      	b.n	816fa <_vfiprintf_r+0x492>
   81cae:	9d08      	ldr	r5, [sp, #32]
   81cb0:	682c      	ldr	r4, [r5, #0]
   81cb2:	3504      	adds	r5, #4
   81cb4:	9508      	str	r5, [sp, #32]
   81cb6:	17e5      	asrs	r5, r4, #31
   81cb8:	4622      	mov	r2, r4
   81cba:	462b      	mov	r3, r5
   81cbc:	e48e      	b.n	815dc <_vfiprintf_r+0x374>
   81cbe:	9806      	ldr	r0, [sp, #24]
   81cc0:	9902      	ldr	r1, [sp, #8]
   81cc2:	aa13      	add	r2, sp, #76	; 0x4c
   81cc4:	f7ff fa94 	bl	811f0 <__sprint_r.part.0>
   81cc8:	2800      	cmp	r0, #0
   81cca:	f47f af20 	bne.w	81b0e <_vfiprintf_r+0x8a6>
   81cce:	464e      	mov	r6, r9
   81cd0:	f7ff bb9a 	b.w	81408 <_vfiprintf_r+0x1a0>
   81cd4:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   81cd8:	9603      	str	r6, [sp, #12]
   81cda:	465e      	mov	r6, fp
   81cdc:	46e3      	mov	fp, ip
   81cde:	4620      	mov	r0, r4
   81ce0:	4629      	mov	r1, r5
   81ce2:	220a      	movs	r2, #10
   81ce4:	2300      	movs	r3, #0
   81ce6:	f001 fe2f 	bl	83948 <__aeabi_uldivmod>
   81cea:	3230      	adds	r2, #48	; 0x30
   81cec:	7032      	strb	r2, [r6, #0]
   81cee:	4620      	mov	r0, r4
   81cf0:	4629      	mov	r1, r5
   81cf2:	220a      	movs	r2, #10
   81cf4:	2300      	movs	r3, #0
   81cf6:	f001 fe27 	bl	83948 <__aeabi_uldivmod>
   81cfa:	4604      	mov	r4, r0
   81cfc:	460d      	mov	r5, r1
   81cfe:	ea54 0005 	orrs.w	r0, r4, r5
   81d02:	4637      	mov	r7, r6
   81d04:	f106 36ff 	add.w	r6, r6, #4294967295
   81d08:	d1e9      	bne.n	81cde <_vfiprintf_r+0xa76>
   81d0a:	ebc7 0309 	rsb	r3, r7, r9
   81d0e:	46dc      	mov	ip, fp
   81d10:	9e03      	ldr	r6, [sp, #12]
   81d12:	9305      	str	r3, [sp, #20]
   81d14:	f7ff bbdc 	b.w	814d0 <_vfiprintf_r+0x268>
   81d18:	9806      	ldr	r0, [sp, #24]
   81d1a:	9902      	ldr	r1, [sp, #8]
   81d1c:	aa13      	add	r2, sp, #76	; 0x4c
   81d1e:	f8cd c004 	str.w	ip, [sp, #4]
   81d22:	f7ff fa65 	bl	811f0 <__sprint_r.part.0>
   81d26:	f8dd c004 	ldr.w	ip, [sp, #4]
   81d2a:	2800      	cmp	r0, #0
   81d2c:	f47f aeef 	bne.w	81b0e <_vfiprintf_r+0x8a6>
   81d30:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81d32:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d34:	1c59      	adds	r1, r3, #1
   81d36:	464e      	mov	r6, r9
   81d38:	e615      	b.n	81966 <_vfiprintf_r+0x6fe>
   81d3a:	9806      	ldr	r0, [sp, #24]
   81d3c:	9902      	ldr	r1, [sp, #8]
   81d3e:	aa13      	add	r2, sp, #76	; 0x4c
   81d40:	f8cd c004 	str.w	ip, [sp, #4]
   81d44:	f7ff fa54 	bl	811f0 <__sprint_r.part.0>
   81d48:	f8dd c004 	ldr.w	ip, [sp, #4]
   81d4c:	2800      	cmp	r0, #0
   81d4e:	f47f aede 	bne.w	81b0e <_vfiprintf_r+0x8a6>
   81d52:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81d54:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d56:	1c59      	adds	r1, r3, #1
   81d58:	464e      	mov	r6, r9
   81d5a:	e613      	b.n	81984 <_vfiprintf_r+0x71c>
   81d5c:	2a00      	cmp	r2, #0
   81d5e:	d156      	bne.n	81e0e <_vfiprintf_r+0xba6>
   81d60:	2101      	movs	r1, #1
   81d62:	4613      	mov	r3, r2
   81d64:	464e      	mov	r6, r9
   81d66:	e611      	b.n	8198c <_vfiprintf_r+0x724>
   81d68:	9806      	ldr	r0, [sp, #24]
   81d6a:	9902      	ldr	r1, [sp, #8]
   81d6c:	aa13      	add	r2, sp, #76	; 0x4c
   81d6e:	f7ff fa3f 	bl	811f0 <__sprint_r.part.0>
   81d72:	2800      	cmp	r0, #0
   81d74:	f47f aecb 	bne.w	81b0e <_vfiprintf_r+0x8a6>
   81d78:	9914      	ldr	r1, [sp, #80]	; 0x50
   81d7a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d7c:	3101      	adds	r1, #1
   81d7e:	464e      	mov	r6, r9
   81d80:	e639      	b.n	819f6 <_vfiprintf_r+0x78e>
   81d82:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   81d86:	4264      	negs	r4, r4
   81d88:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   81d8c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   81d90:	f8cd b01c 	str.w	fp, [sp, #28]
   81d94:	f8cd c014 	str.w	ip, [sp, #20]
   81d98:	2301      	movs	r3, #1
   81d9a:	f7ff bb7e 	b.w	8149a <_vfiprintf_r+0x232>
   81d9e:	f01a 0f10 	tst.w	sl, #16
   81da2:	d11d      	bne.n	81de0 <_vfiprintf_r+0xb78>
   81da4:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81da8:	d058      	beq.n	81e5c <_vfiprintf_r+0xbf4>
   81daa:	9d08      	ldr	r5, [sp, #32]
   81dac:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   81db0:	682b      	ldr	r3, [r5, #0]
   81db2:	3504      	adds	r5, #4
   81db4:	9508      	str	r5, [sp, #32]
   81db6:	f8a3 b000 	strh.w	fp, [r3]
   81dba:	f7ff ba88 	b.w	812ce <_vfiprintf_r+0x66>
   81dbe:	9806      	ldr	r0, [sp, #24]
   81dc0:	9902      	ldr	r1, [sp, #8]
   81dc2:	aa13      	add	r2, sp, #76	; 0x4c
   81dc4:	f8cd c004 	str.w	ip, [sp, #4]
   81dc8:	f7ff fa12 	bl	811f0 <__sprint_r.part.0>
   81dcc:	f8dd c004 	ldr.w	ip, [sp, #4]
   81dd0:	2800      	cmp	r0, #0
   81dd2:	f47f ae9c 	bne.w	81b0e <_vfiprintf_r+0x8a6>
   81dd6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81dd8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81dda:	1c59      	adds	r1, r3, #1
   81ddc:	464e      	mov	r6, r9
   81dde:	e5b1      	b.n	81944 <_vfiprintf_r+0x6dc>
   81de0:	f8dd b020 	ldr.w	fp, [sp, #32]
   81de4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81de6:	f8db 3000 	ldr.w	r3, [fp]
   81dea:	f10b 0b04 	add.w	fp, fp, #4
   81dee:	f8cd b020 	str.w	fp, [sp, #32]
   81df2:	601c      	str	r4, [r3, #0]
   81df4:	f7ff ba6b 	b.w	812ce <_vfiprintf_r+0x66>
   81df8:	9408      	str	r4, [sp, #32]
   81dfa:	f7ff f9c9 	bl	81190 <strlen>
   81dfe:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   81e02:	9005      	str	r0, [sp, #20]
   81e04:	9407      	str	r4, [sp, #28]
   81e06:	f04f 0c00 	mov.w	ip, #0
   81e0a:	f7ff bb61 	b.w	814d0 <_vfiprintf_r+0x268>
   81e0e:	9806      	ldr	r0, [sp, #24]
   81e10:	9902      	ldr	r1, [sp, #8]
   81e12:	aa13      	add	r2, sp, #76	; 0x4c
   81e14:	f8cd c004 	str.w	ip, [sp, #4]
   81e18:	f7ff f9ea 	bl	811f0 <__sprint_r.part.0>
   81e1c:	f8dd c004 	ldr.w	ip, [sp, #4]
   81e20:	2800      	cmp	r0, #0
   81e22:	f47f ae74 	bne.w	81b0e <_vfiprintf_r+0x8a6>
   81e26:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81e28:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81e2a:	1c59      	adds	r1, r3, #1
   81e2c:	464e      	mov	r6, r9
   81e2e:	e5ad      	b.n	8198c <_vfiprintf_r+0x724>
   81e30:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81e32:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81e34:	3301      	adds	r3, #1
   81e36:	4d02      	ldr	r5, [pc, #8]	; (81e40 <_vfiprintf_r+0xbd8>)
   81e38:	f7ff bb9a 	b.w	81570 <_vfiprintf_r+0x308>
   81e3c:	00083f84 	.word	0x00083f84
   81e40:	00083f94 	.word	0x00083f94
   81e44:	f1bc 0f06 	cmp.w	ip, #6
   81e48:	bf34      	ite	cc
   81e4a:	4663      	movcc	r3, ip
   81e4c:	2306      	movcs	r3, #6
   81e4e:	9408      	str	r4, [sp, #32]
   81e50:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   81e54:	9305      	str	r3, [sp, #20]
   81e56:	9403      	str	r4, [sp, #12]
   81e58:	4f16      	ldr	r7, [pc, #88]	; (81eb4 <_vfiprintf_r+0xc4c>)
   81e5a:	e472      	b.n	81742 <_vfiprintf_r+0x4da>
   81e5c:	9c08      	ldr	r4, [sp, #32]
   81e5e:	9d09      	ldr	r5, [sp, #36]	; 0x24
   81e60:	6823      	ldr	r3, [r4, #0]
   81e62:	3404      	adds	r4, #4
   81e64:	9408      	str	r4, [sp, #32]
   81e66:	601d      	str	r5, [r3, #0]
   81e68:	f7ff ba31 	b.w	812ce <_vfiprintf_r+0x66>
   81e6c:	9814      	ldr	r0, [sp, #80]	; 0x50
   81e6e:	4d12      	ldr	r5, [pc, #72]	; (81eb8 <_vfiprintf_r+0xc50>)
   81e70:	3001      	adds	r0, #1
   81e72:	e5fc      	b.n	81a6e <_vfiprintf_r+0x806>
   81e74:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81e78:	f8cd c014 	str.w	ip, [sp, #20]
   81e7c:	9507      	str	r5, [sp, #28]
   81e7e:	9408      	str	r4, [sp, #32]
   81e80:	4684      	mov	ip, r0
   81e82:	f7ff bb25 	b.w	814d0 <_vfiprintf_r+0x268>
   81e86:	4608      	mov	r0, r1
   81e88:	e6b1      	b.n	81bee <_vfiprintf_r+0x986>
   81e8a:	46a0      	mov	r8, r4
   81e8c:	2500      	movs	r5, #0
   81e8e:	f7ff ba5a 	b.w	81346 <_vfiprintf_r+0xde>
   81e92:	f8dd b020 	ldr.w	fp, [sp, #32]
   81e96:	f898 3001 	ldrb.w	r3, [r8, #1]
   81e9a:	f8db 5000 	ldr.w	r5, [fp]
   81e9e:	f10b 0204 	add.w	r2, fp, #4
   81ea2:	2d00      	cmp	r5, #0
   81ea4:	9208      	str	r2, [sp, #32]
   81ea6:	46a0      	mov	r8, r4
   81ea8:	f6bf aa4b 	bge.w	81342 <_vfiprintf_r+0xda>
   81eac:	f04f 35ff 	mov.w	r5, #4294967295
   81eb0:	f7ff ba47 	b.w	81342 <_vfiprintf_r+0xda>
   81eb4:	00083f7c 	.word	0x00083f7c
   81eb8:	00083f94 	.word	0x00083f94

00081ebc <__sbprintf>:
   81ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81ec0:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   81ec2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   81ec6:	4688      	mov	r8, r1
   81ec8:	9719      	str	r7, [sp, #100]	; 0x64
   81eca:	f8d8 701c 	ldr.w	r7, [r8, #28]
   81ece:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   81ed2:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   81ed6:	9707      	str	r7, [sp, #28]
   81ed8:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   81edc:	ac1a      	add	r4, sp, #104	; 0x68
   81ede:	f44f 6580 	mov.w	r5, #1024	; 0x400
   81ee2:	f02a 0a02 	bic.w	sl, sl, #2
   81ee6:	2600      	movs	r6, #0
   81ee8:	4669      	mov	r1, sp
   81eea:	9400      	str	r4, [sp, #0]
   81eec:	9404      	str	r4, [sp, #16]
   81eee:	9502      	str	r5, [sp, #8]
   81ef0:	9505      	str	r5, [sp, #20]
   81ef2:	f8ad a00c 	strh.w	sl, [sp, #12]
   81ef6:	f8ad 900e 	strh.w	r9, [sp, #14]
   81efa:	9709      	str	r7, [sp, #36]	; 0x24
   81efc:	9606      	str	r6, [sp, #24]
   81efe:	4605      	mov	r5, r0
   81f00:	f7ff f9b2 	bl	81268 <_vfiprintf_r>
   81f04:	1e04      	subs	r4, r0, #0
   81f06:	db07      	blt.n	81f18 <__sbprintf+0x5c>
   81f08:	4628      	mov	r0, r5
   81f0a:	4669      	mov	r1, sp
   81f0c:	f000 f92a 	bl	82164 <_fflush_r>
   81f10:	42b0      	cmp	r0, r6
   81f12:	bf18      	it	ne
   81f14:	f04f 34ff 	movne.w	r4, #4294967295
   81f18:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   81f1c:	065b      	lsls	r3, r3, #25
   81f1e:	d505      	bpl.n	81f2c <__sbprintf+0x70>
   81f20:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   81f24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81f28:	f8a8 300c 	strh.w	r3, [r8, #12]
   81f2c:	4620      	mov	r0, r4
   81f2e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   81f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81f36:	bf00      	nop

00081f38 <__swsetup_r>:
   81f38:	4b2f      	ldr	r3, [pc, #188]	; (81ff8 <__swsetup_r+0xc0>)
   81f3a:	b570      	push	{r4, r5, r6, lr}
   81f3c:	4606      	mov	r6, r0
   81f3e:	6818      	ldr	r0, [r3, #0]
   81f40:	460c      	mov	r4, r1
   81f42:	b110      	cbz	r0, 81f4a <__swsetup_r+0x12>
   81f44:	6b82      	ldr	r2, [r0, #56]	; 0x38
   81f46:	2a00      	cmp	r2, #0
   81f48:	d036      	beq.n	81fb8 <__swsetup_r+0x80>
   81f4a:	89a5      	ldrh	r5, [r4, #12]
   81f4c:	b2ab      	uxth	r3, r5
   81f4e:	0719      	lsls	r1, r3, #28
   81f50:	d50c      	bpl.n	81f6c <__swsetup_r+0x34>
   81f52:	6922      	ldr	r2, [r4, #16]
   81f54:	b1aa      	cbz	r2, 81f82 <__swsetup_r+0x4a>
   81f56:	f013 0101 	ands.w	r1, r3, #1
   81f5a:	d01e      	beq.n	81f9a <__swsetup_r+0x62>
   81f5c:	6963      	ldr	r3, [r4, #20]
   81f5e:	2100      	movs	r1, #0
   81f60:	425b      	negs	r3, r3
   81f62:	61a3      	str	r3, [r4, #24]
   81f64:	60a1      	str	r1, [r4, #8]
   81f66:	b1f2      	cbz	r2, 81fa6 <__swsetup_r+0x6e>
   81f68:	2000      	movs	r0, #0
   81f6a:	bd70      	pop	{r4, r5, r6, pc}
   81f6c:	06da      	lsls	r2, r3, #27
   81f6e:	d53a      	bpl.n	81fe6 <__swsetup_r+0xae>
   81f70:	075b      	lsls	r3, r3, #29
   81f72:	d424      	bmi.n	81fbe <__swsetup_r+0x86>
   81f74:	6922      	ldr	r2, [r4, #16]
   81f76:	f045 0308 	orr.w	r3, r5, #8
   81f7a:	81a3      	strh	r3, [r4, #12]
   81f7c:	b29b      	uxth	r3, r3
   81f7e:	2a00      	cmp	r2, #0
   81f80:	d1e9      	bne.n	81f56 <__swsetup_r+0x1e>
   81f82:	f403 7120 	and.w	r1, r3, #640	; 0x280
   81f86:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   81f8a:	d0e4      	beq.n	81f56 <__swsetup_r+0x1e>
   81f8c:	4630      	mov	r0, r6
   81f8e:	4621      	mov	r1, r4
   81f90:	f000 fcce 	bl	82930 <__smakebuf_r>
   81f94:	89a3      	ldrh	r3, [r4, #12]
   81f96:	6922      	ldr	r2, [r4, #16]
   81f98:	e7dd      	b.n	81f56 <__swsetup_r+0x1e>
   81f9a:	0798      	lsls	r0, r3, #30
   81f9c:	bf58      	it	pl
   81f9e:	6961      	ldrpl	r1, [r4, #20]
   81fa0:	60a1      	str	r1, [r4, #8]
   81fa2:	2a00      	cmp	r2, #0
   81fa4:	d1e0      	bne.n	81f68 <__swsetup_r+0x30>
   81fa6:	89a3      	ldrh	r3, [r4, #12]
   81fa8:	061a      	lsls	r2, r3, #24
   81faa:	d5dd      	bpl.n	81f68 <__swsetup_r+0x30>
   81fac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81fb0:	81a3      	strh	r3, [r4, #12]
   81fb2:	f04f 30ff 	mov.w	r0, #4294967295
   81fb6:	bd70      	pop	{r4, r5, r6, pc}
   81fb8:	f000 f8f0 	bl	8219c <__sinit>
   81fbc:	e7c5      	b.n	81f4a <__swsetup_r+0x12>
   81fbe:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81fc0:	b149      	cbz	r1, 81fd6 <__swsetup_r+0x9e>
   81fc2:	f104 0340 	add.w	r3, r4, #64	; 0x40
   81fc6:	4299      	cmp	r1, r3
   81fc8:	d003      	beq.n	81fd2 <__swsetup_r+0x9a>
   81fca:	4630      	mov	r0, r6
   81fcc:	f000 fa2a 	bl	82424 <_free_r>
   81fd0:	89a5      	ldrh	r5, [r4, #12]
   81fd2:	2300      	movs	r3, #0
   81fd4:	6323      	str	r3, [r4, #48]	; 0x30
   81fd6:	6922      	ldr	r2, [r4, #16]
   81fd8:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   81fdc:	2100      	movs	r1, #0
   81fde:	b2ad      	uxth	r5, r5
   81fe0:	6022      	str	r2, [r4, #0]
   81fe2:	6061      	str	r1, [r4, #4]
   81fe4:	e7c7      	b.n	81f76 <__swsetup_r+0x3e>
   81fe6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   81fea:	2309      	movs	r3, #9
   81fec:	6033      	str	r3, [r6, #0]
   81fee:	f04f 30ff 	mov.w	r0, #4294967295
   81ff2:	81a5      	strh	r5, [r4, #12]
   81ff4:	bd70      	pop	{r4, r5, r6, pc}
   81ff6:	bf00      	nop
   81ff8:	20070568 	.word	0x20070568

00081ffc <register_fini>:
   81ffc:	4b02      	ldr	r3, [pc, #8]	; (82008 <register_fini+0xc>)
   81ffe:	b113      	cbz	r3, 82006 <register_fini+0xa>
   82000:	4802      	ldr	r0, [pc, #8]	; (8200c <register_fini+0x10>)
   82002:	f000 b805 	b.w	82010 <atexit>
   82006:	4770      	bx	lr
   82008:	00000000 	.word	0x00000000
   8200c:	00082299 	.word	0x00082299

00082010 <atexit>:
   82010:	4601      	mov	r1, r0
   82012:	2000      	movs	r0, #0
   82014:	4602      	mov	r2, r0
   82016:	4603      	mov	r3, r0
   82018:	f001 bb9a 	b.w	83750 <__register_exitproc>

0008201c <__sflush_r>:
   8201c:	898b      	ldrh	r3, [r1, #12]
   8201e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82022:	b29a      	uxth	r2, r3
   82024:	460d      	mov	r5, r1
   82026:	0711      	lsls	r1, r2, #28
   82028:	4680      	mov	r8, r0
   8202a:	d43c      	bmi.n	820a6 <__sflush_r+0x8a>
   8202c:	686a      	ldr	r2, [r5, #4]
   8202e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82032:	2a00      	cmp	r2, #0
   82034:	81ab      	strh	r3, [r5, #12]
   82036:	dd59      	ble.n	820ec <__sflush_r+0xd0>
   82038:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8203a:	2c00      	cmp	r4, #0
   8203c:	d04b      	beq.n	820d6 <__sflush_r+0xba>
   8203e:	b29b      	uxth	r3, r3
   82040:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   82044:	2100      	movs	r1, #0
   82046:	b292      	uxth	r2, r2
   82048:	f8d8 6000 	ldr.w	r6, [r8]
   8204c:	f8c8 1000 	str.w	r1, [r8]
   82050:	2a00      	cmp	r2, #0
   82052:	d04f      	beq.n	820f4 <__sflush_r+0xd8>
   82054:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82056:	075f      	lsls	r7, r3, #29
   82058:	d505      	bpl.n	82066 <__sflush_r+0x4a>
   8205a:	6869      	ldr	r1, [r5, #4]
   8205c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8205e:	1a52      	subs	r2, r2, r1
   82060:	b10b      	cbz	r3, 82066 <__sflush_r+0x4a>
   82062:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82064:	1ad2      	subs	r2, r2, r3
   82066:	4640      	mov	r0, r8
   82068:	69e9      	ldr	r1, [r5, #28]
   8206a:	2300      	movs	r3, #0
   8206c:	47a0      	blx	r4
   8206e:	1c44      	adds	r4, r0, #1
   82070:	d04a      	beq.n	82108 <__sflush_r+0xec>
   82072:	89ab      	ldrh	r3, [r5, #12]
   82074:	692a      	ldr	r2, [r5, #16]
   82076:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8207a:	b29b      	uxth	r3, r3
   8207c:	2100      	movs	r1, #0
   8207e:	602a      	str	r2, [r5, #0]
   82080:	04da      	lsls	r2, r3, #19
   82082:	81ab      	strh	r3, [r5, #12]
   82084:	6069      	str	r1, [r5, #4]
   82086:	d44c      	bmi.n	82122 <__sflush_r+0x106>
   82088:	6b29      	ldr	r1, [r5, #48]	; 0x30
   8208a:	f8c8 6000 	str.w	r6, [r8]
   8208e:	b311      	cbz	r1, 820d6 <__sflush_r+0xba>
   82090:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82094:	4299      	cmp	r1, r3
   82096:	d002      	beq.n	8209e <__sflush_r+0x82>
   82098:	4640      	mov	r0, r8
   8209a:	f000 f9c3 	bl	82424 <_free_r>
   8209e:	2000      	movs	r0, #0
   820a0:	6328      	str	r0, [r5, #48]	; 0x30
   820a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   820a6:	692e      	ldr	r6, [r5, #16]
   820a8:	b1ae      	cbz	r6, 820d6 <__sflush_r+0xba>
   820aa:	0791      	lsls	r1, r2, #30
   820ac:	682c      	ldr	r4, [r5, #0]
   820ae:	bf0c      	ite	eq
   820b0:	696b      	ldreq	r3, [r5, #20]
   820b2:	2300      	movne	r3, #0
   820b4:	602e      	str	r6, [r5, #0]
   820b6:	1ba4      	subs	r4, r4, r6
   820b8:	60ab      	str	r3, [r5, #8]
   820ba:	e00a      	b.n	820d2 <__sflush_r+0xb6>
   820bc:	4632      	mov	r2, r6
   820be:	4623      	mov	r3, r4
   820c0:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   820c2:	4640      	mov	r0, r8
   820c4:	69e9      	ldr	r1, [r5, #28]
   820c6:	47b8      	blx	r7
   820c8:	2800      	cmp	r0, #0
   820ca:	ebc0 0404 	rsb	r4, r0, r4
   820ce:	4406      	add	r6, r0
   820d0:	dd04      	ble.n	820dc <__sflush_r+0xc0>
   820d2:	2c00      	cmp	r4, #0
   820d4:	dcf2      	bgt.n	820bc <__sflush_r+0xa0>
   820d6:	2000      	movs	r0, #0
   820d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   820dc:	89ab      	ldrh	r3, [r5, #12]
   820de:	f04f 30ff 	mov.w	r0, #4294967295
   820e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   820e6:	81ab      	strh	r3, [r5, #12]
   820e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   820ec:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   820ee:	2a00      	cmp	r2, #0
   820f0:	dca2      	bgt.n	82038 <__sflush_r+0x1c>
   820f2:	e7f0      	b.n	820d6 <__sflush_r+0xba>
   820f4:	2301      	movs	r3, #1
   820f6:	4640      	mov	r0, r8
   820f8:	69e9      	ldr	r1, [r5, #28]
   820fa:	47a0      	blx	r4
   820fc:	1c43      	adds	r3, r0, #1
   820fe:	4602      	mov	r2, r0
   82100:	d01e      	beq.n	82140 <__sflush_r+0x124>
   82102:	89ab      	ldrh	r3, [r5, #12]
   82104:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82106:	e7a6      	b.n	82056 <__sflush_r+0x3a>
   82108:	f8d8 3000 	ldr.w	r3, [r8]
   8210c:	b95b      	cbnz	r3, 82126 <__sflush_r+0x10a>
   8210e:	89aa      	ldrh	r2, [r5, #12]
   82110:	6929      	ldr	r1, [r5, #16]
   82112:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82116:	b292      	uxth	r2, r2
   82118:	606b      	str	r3, [r5, #4]
   8211a:	04d3      	lsls	r3, r2, #19
   8211c:	81aa      	strh	r2, [r5, #12]
   8211e:	6029      	str	r1, [r5, #0]
   82120:	d5b2      	bpl.n	82088 <__sflush_r+0x6c>
   82122:	6528      	str	r0, [r5, #80]	; 0x50
   82124:	e7b0      	b.n	82088 <__sflush_r+0x6c>
   82126:	2b1d      	cmp	r3, #29
   82128:	d001      	beq.n	8212e <__sflush_r+0x112>
   8212a:	2b16      	cmp	r3, #22
   8212c:	d113      	bne.n	82156 <__sflush_r+0x13a>
   8212e:	89a9      	ldrh	r1, [r5, #12]
   82130:	692b      	ldr	r3, [r5, #16]
   82132:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   82136:	2200      	movs	r2, #0
   82138:	81a9      	strh	r1, [r5, #12]
   8213a:	602b      	str	r3, [r5, #0]
   8213c:	606a      	str	r2, [r5, #4]
   8213e:	e7a3      	b.n	82088 <__sflush_r+0x6c>
   82140:	f8d8 3000 	ldr.w	r3, [r8]
   82144:	2b00      	cmp	r3, #0
   82146:	d0dc      	beq.n	82102 <__sflush_r+0xe6>
   82148:	2b1d      	cmp	r3, #29
   8214a:	d001      	beq.n	82150 <__sflush_r+0x134>
   8214c:	2b16      	cmp	r3, #22
   8214e:	d1c5      	bne.n	820dc <__sflush_r+0xc0>
   82150:	f8c8 6000 	str.w	r6, [r8]
   82154:	e7bf      	b.n	820d6 <__sflush_r+0xba>
   82156:	89ab      	ldrh	r3, [r5, #12]
   82158:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8215c:	81ab      	strh	r3, [r5, #12]
   8215e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82162:	bf00      	nop

00082164 <_fflush_r>:
   82164:	b510      	push	{r4, lr}
   82166:	4604      	mov	r4, r0
   82168:	b082      	sub	sp, #8
   8216a:	b108      	cbz	r0, 82170 <_fflush_r+0xc>
   8216c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8216e:	b153      	cbz	r3, 82186 <_fflush_r+0x22>
   82170:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   82174:	b908      	cbnz	r0, 8217a <_fflush_r+0x16>
   82176:	b002      	add	sp, #8
   82178:	bd10      	pop	{r4, pc}
   8217a:	4620      	mov	r0, r4
   8217c:	b002      	add	sp, #8
   8217e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82182:	f7ff bf4b 	b.w	8201c <__sflush_r>
   82186:	9101      	str	r1, [sp, #4]
   82188:	f000 f808 	bl	8219c <__sinit>
   8218c:	9901      	ldr	r1, [sp, #4]
   8218e:	e7ef      	b.n	82170 <_fflush_r+0xc>

00082190 <_cleanup_r>:
   82190:	4901      	ldr	r1, [pc, #4]	; (82198 <_cleanup_r+0x8>)
   82192:	f000 bb9f 	b.w	828d4 <_fwalk>
   82196:	bf00      	nop
   82198:	0008389d 	.word	0x0008389d

0008219c <__sinit>:
   8219c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   821a0:	6b84      	ldr	r4, [r0, #56]	; 0x38
   821a2:	b083      	sub	sp, #12
   821a4:	4607      	mov	r7, r0
   821a6:	2c00      	cmp	r4, #0
   821a8:	d165      	bne.n	82276 <__sinit+0xda>
   821aa:	687d      	ldr	r5, [r7, #4]
   821ac:	4833      	ldr	r0, [pc, #204]	; (8227c <__sinit+0xe0>)
   821ae:	2304      	movs	r3, #4
   821b0:	2103      	movs	r1, #3
   821b2:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   821b6:	63f8      	str	r0, [r7, #60]	; 0x3c
   821b8:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   821bc:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   821c0:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   821c4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   821c8:	81ab      	strh	r3, [r5, #12]
   821ca:	602c      	str	r4, [r5, #0]
   821cc:	606c      	str	r4, [r5, #4]
   821ce:	60ac      	str	r4, [r5, #8]
   821d0:	666c      	str	r4, [r5, #100]	; 0x64
   821d2:	81ec      	strh	r4, [r5, #14]
   821d4:	612c      	str	r4, [r5, #16]
   821d6:	616c      	str	r4, [r5, #20]
   821d8:	61ac      	str	r4, [r5, #24]
   821da:	4621      	mov	r1, r4
   821dc:	2208      	movs	r2, #8
   821de:	f7fe ff05 	bl	80fec <memset>
   821e2:	f8df b09c 	ldr.w	fp, [pc, #156]	; 82280 <__sinit+0xe4>
   821e6:	68be      	ldr	r6, [r7, #8]
   821e8:	f8df a098 	ldr.w	sl, [pc, #152]	; 82284 <__sinit+0xe8>
   821ec:	f8df 9098 	ldr.w	r9, [pc, #152]	; 82288 <__sinit+0xec>
   821f0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8228c <__sinit+0xf0>
   821f4:	2301      	movs	r3, #1
   821f6:	2209      	movs	r2, #9
   821f8:	61ed      	str	r5, [r5, #28]
   821fa:	f8c5 b020 	str.w	fp, [r5, #32]
   821fe:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82202:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82206:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   8220a:	4621      	mov	r1, r4
   8220c:	81f3      	strh	r3, [r6, #14]
   8220e:	81b2      	strh	r2, [r6, #12]
   82210:	6034      	str	r4, [r6, #0]
   82212:	6074      	str	r4, [r6, #4]
   82214:	60b4      	str	r4, [r6, #8]
   82216:	6674      	str	r4, [r6, #100]	; 0x64
   82218:	6134      	str	r4, [r6, #16]
   8221a:	6174      	str	r4, [r6, #20]
   8221c:	61b4      	str	r4, [r6, #24]
   8221e:	2208      	movs	r2, #8
   82220:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   82224:	9301      	str	r3, [sp, #4]
   82226:	f7fe fee1 	bl	80fec <memset>
   8222a:	68fd      	ldr	r5, [r7, #12]
   8222c:	2012      	movs	r0, #18
   8222e:	2202      	movs	r2, #2
   82230:	61f6      	str	r6, [r6, #28]
   82232:	f8c6 b020 	str.w	fp, [r6, #32]
   82236:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   8223a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   8223e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   82242:	4621      	mov	r1, r4
   82244:	81a8      	strh	r0, [r5, #12]
   82246:	81ea      	strh	r2, [r5, #14]
   82248:	602c      	str	r4, [r5, #0]
   8224a:	606c      	str	r4, [r5, #4]
   8224c:	60ac      	str	r4, [r5, #8]
   8224e:	666c      	str	r4, [r5, #100]	; 0x64
   82250:	612c      	str	r4, [r5, #16]
   82252:	616c      	str	r4, [r5, #20]
   82254:	61ac      	str	r4, [r5, #24]
   82256:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8225a:	2208      	movs	r2, #8
   8225c:	f7fe fec6 	bl	80fec <memset>
   82260:	9b01      	ldr	r3, [sp, #4]
   82262:	61ed      	str	r5, [r5, #28]
   82264:	f8c5 b020 	str.w	fp, [r5, #32]
   82268:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   8226c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82270:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82274:	63bb      	str	r3, [r7, #56]	; 0x38
   82276:	b003      	add	sp, #12
   82278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8227c:	00082191 	.word	0x00082191
   82280:	00083591 	.word	0x00083591
   82284:	000835b5 	.word	0x000835b5
   82288:	000835ed 	.word	0x000835ed
   8228c:	0008360d 	.word	0x0008360d

00082290 <__sfp_lock_acquire>:
   82290:	4770      	bx	lr
   82292:	bf00      	nop

00082294 <__sfp_lock_release>:
   82294:	4770      	bx	lr
   82296:	bf00      	nop

00082298 <__libc_fini_array>:
   82298:	b538      	push	{r3, r4, r5, lr}
   8229a:	4d09      	ldr	r5, [pc, #36]	; (822c0 <__libc_fini_array+0x28>)
   8229c:	4c09      	ldr	r4, [pc, #36]	; (822c4 <__libc_fini_array+0x2c>)
   8229e:	1b64      	subs	r4, r4, r5
   822a0:	10a4      	asrs	r4, r4, #2
   822a2:	bf18      	it	ne
   822a4:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   822a8:	d005      	beq.n	822b6 <__libc_fini_array+0x1e>
   822aa:	3c01      	subs	r4, #1
   822ac:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   822b0:	4798      	blx	r3
   822b2:	2c00      	cmp	r4, #0
   822b4:	d1f9      	bne.n	822aa <__libc_fini_array+0x12>
   822b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   822ba:	f001 be7d 	b.w	83fb8 <_fini>
   822be:	bf00      	nop
   822c0:	00083fc4 	.word	0x00083fc4
   822c4:	00083fc8 	.word	0x00083fc8

000822c8 <_fputwc_r>:
   822c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   822cc:	8993      	ldrh	r3, [r2, #12]
   822ce:	460f      	mov	r7, r1
   822d0:	0499      	lsls	r1, r3, #18
   822d2:	b082      	sub	sp, #8
   822d4:	4614      	mov	r4, r2
   822d6:	4680      	mov	r8, r0
   822d8:	d406      	bmi.n	822e8 <_fputwc_r+0x20>
   822da:	6e52      	ldr	r2, [r2, #100]	; 0x64
   822dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   822e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   822e4:	81a3      	strh	r3, [r4, #12]
   822e6:	6662      	str	r2, [r4, #100]	; 0x64
   822e8:	f000 fb1c 	bl	82924 <__locale_mb_cur_max>
   822ec:	2801      	cmp	r0, #1
   822ee:	d03e      	beq.n	8236e <_fputwc_r+0xa6>
   822f0:	463a      	mov	r2, r7
   822f2:	4640      	mov	r0, r8
   822f4:	a901      	add	r1, sp, #4
   822f6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   822fa:	f001 f9df 	bl	836bc <_wcrtomb_r>
   822fe:	1c42      	adds	r2, r0, #1
   82300:	4606      	mov	r6, r0
   82302:	d02d      	beq.n	82360 <_fputwc_r+0x98>
   82304:	2800      	cmp	r0, #0
   82306:	d03a      	beq.n	8237e <_fputwc_r+0xb6>
   82308:	f89d 1004 	ldrb.w	r1, [sp, #4]
   8230c:	2500      	movs	r5, #0
   8230e:	e009      	b.n	82324 <_fputwc_r+0x5c>
   82310:	6823      	ldr	r3, [r4, #0]
   82312:	7019      	strb	r1, [r3, #0]
   82314:	6823      	ldr	r3, [r4, #0]
   82316:	3301      	adds	r3, #1
   82318:	6023      	str	r3, [r4, #0]
   8231a:	3501      	adds	r5, #1
   8231c:	42b5      	cmp	r5, r6
   8231e:	d22e      	bcs.n	8237e <_fputwc_r+0xb6>
   82320:	ab01      	add	r3, sp, #4
   82322:	5ce9      	ldrb	r1, [r5, r3]
   82324:	68a3      	ldr	r3, [r4, #8]
   82326:	3b01      	subs	r3, #1
   82328:	2b00      	cmp	r3, #0
   8232a:	60a3      	str	r3, [r4, #8]
   8232c:	daf0      	bge.n	82310 <_fputwc_r+0x48>
   8232e:	69a2      	ldr	r2, [r4, #24]
   82330:	4293      	cmp	r3, r2
   82332:	db06      	blt.n	82342 <_fputwc_r+0x7a>
   82334:	6823      	ldr	r3, [r4, #0]
   82336:	7019      	strb	r1, [r3, #0]
   82338:	6823      	ldr	r3, [r4, #0]
   8233a:	7819      	ldrb	r1, [r3, #0]
   8233c:	3301      	adds	r3, #1
   8233e:	290a      	cmp	r1, #10
   82340:	d1ea      	bne.n	82318 <_fputwc_r+0x50>
   82342:	4640      	mov	r0, r8
   82344:	4622      	mov	r2, r4
   82346:	f001 f965 	bl	83614 <__swbuf_r>
   8234a:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   8234e:	4258      	negs	r0, r3
   82350:	4158      	adcs	r0, r3
   82352:	2800      	cmp	r0, #0
   82354:	d0e1      	beq.n	8231a <_fputwc_r+0x52>
   82356:	f04f 30ff 	mov.w	r0, #4294967295
   8235a:	b002      	add	sp, #8
   8235c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82360:	89a3      	ldrh	r3, [r4, #12]
   82362:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82366:	81a3      	strh	r3, [r4, #12]
   82368:	b002      	add	sp, #8
   8236a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8236e:	1e7b      	subs	r3, r7, #1
   82370:	2bfe      	cmp	r3, #254	; 0xfe
   82372:	d8bd      	bhi.n	822f0 <_fputwc_r+0x28>
   82374:	b2f9      	uxtb	r1, r7
   82376:	4606      	mov	r6, r0
   82378:	f88d 1004 	strb.w	r1, [sp, #4]
   8237c:	e7c6      	b.n	8230c <_fputwc_r+0x44>
   8237e:	4638      	mov	r0, r7
   82380:	b002      	add	sp, #8
   82382:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82386:	bf00      	nop

00082388 <_malloc_trim_r>:
   82388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8238a:	4d23      	ldr	r5, [pc, #140]	; (82418 <_malloc_trim_r+0x90>)
   8238c:	460f      	mov	r7, r1
   8238e:	4604      	mov	r4, r0
   82390:	f000 ff08 	bl	831a4 <__malloc_lock>
   82394:	68ab      	ldr	r3, [r5, #8]
   82396:	685e      	ldr	r6, [r3, #4]
   82398:	f026 0603 	bic.w	r6, r6, #3
   8239c:	1bf1      	subs	r1, r6, r7
   8239e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   823a2:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   823a6:	f021 010f 	bic.w	r1, r1, #15
   823aa:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   823ae:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   823b2:	db07      	blt.n	823c4 <_malloc_trim_r+0x3c>
   823b4:	4620      	mov	r0, r4
   823b6:	2100      	movs	r1, #0
   823b8:	f001 f8d8 	bl	8356c <_sbrk_r>
   823bc:	68ab      	ldr	r3, [r5, #8]
   823be:	4433      	add	r3, r6
   823c0:	4298      	cmp	r0, r3
   823c2:	d004      	beq.n	823ce <_malloc_trim_r+0x46>
   823c4:	4620      	mov	r0, r4
   823c6:	f000 feef 	bl	831a8 <__malloc_unlock>
   823ca:	2000      	movs	r0, #0
   823cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   823ce:	4620      	mov	r0, r4
   823d0:	4279      	negs	r1, r7
   823d2:	f001 f8cb 	bl	8356c <_sbrk_r>
   823d6:	3001      	adds	r0, #1
   823d8:	d00d      	beq.n	823f6 <_malloc_trim_r+0x6e>
   823da:	4b10      	ldr	r3, [pc, #64]	; (8241c <_malloc_trim_r+0x94>)
   823dc:	68aa      	ldr	r2, [r5, #8]
   823de:	6819      	ldr	r1, [r3, #0]
   823e0:	1bf6      	subs	r6, r6, r7
   823e2:	f046 0601 	orr.w	r6, r6, #1
   823e6:	4620      	mov	r0, r4
   823e8:	1bc9      	subs	r1, r1, r7
   823ea:	6056      	str	r6, [r2, #4]
   823ec:	6019      	str	r1, [r3, #0]
   823ee:	f000 fedb 	bl	831a8 <__malloc_unlock>
   823f2:	2001      	movs	r0, #1
   823f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   823f6:	4620      	mov	r0, r4
   823f8:	2100      	movs	r1, #0
   823fa:	f001 f8b7 	bl	8356c <_sbrk_r>
   823fe:	68ab      	ldr	r3, [r5, #8]
   82400:	1ac2      	subs	r2, r0, r3
   82402:	2a0f      	cmp	r2, #15
   82404:	ddde      	ble.n	823c4 <_malloc_trim_r+0x3c>
   82406:	4d06      	ldr	r5, [pc, #24]	; (82420 <_malloc_trim_r+0x98>)
   82408:	4904      	ldr	r1, [pc, #16]	; (8241c <_malloc_trim_r+0x94>)
   8240a:	682d      	ldr	r5, [r5, #0]
   8240c:	f042 0201 	orr.w	r2, r2, #1
   82410:	1b40      	subs	r0, r0, r5
   82412:	605a      	str	r2, [r3, #4]
   82414:	6008      	str	r0, [r1, #0]
   82416:	e7d5      	b.n	823c4 <_malloc_trim_r+0x3c>
   82418:	20070590 	.word	0x20070590
   8241c:	20070ae8 	.word	0x20070ae8
   82420:	2007099c 	.word	0x2007099c

00082424 <_free_r>:
   82424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82428:	460d      	mov	r5, r1
   8242a:	4606      	mov	r6, r0
   8242c:	2900      	cmp	r1, #0
   8242e:	d055      	beq.n	824dc <_free_r+0xb8>
   82430:	f000 feb8 	bl	831a4 <__malloc_lock>
   82434:	f855 1c04 	ldr.w	r1, [r5, #-4]
   82438:	f8df c170 	ldr.w	ip, [pc, #368]	; 825ac <_free_r+0x188>
   8243c:	f1a5 0408 	sub.w	r4, r5, #8
   82440:	f021 0301 	bic.w	r3, r1, #1
   82444:	18e2      	adds	r2, r4, r3
   82446:	f8dc 0008 	ldr.w	r0, [ip, #8]
   8244a:	6857      	ldr	r7, [r2, #4]
   8244c:	4290      	cmp	r0, r2
   8244e:	f027 0703 	bic.w	r7, r7, #3
   82452:	d068      	beq.n	82526 <_free_r+0x102>
   82454:	f011 0101 	ands.w	r1, r1, #1
   82458:	6057      	str	r7, [r2, #4]
   8245a:	d032      	beq.n	824c2 <_free_r+0x9e>
   8245c:	2100      	movs	r1, #0
   8245e:	19d0      	adds	r0, r2, r7
   82460:	6840      	ldr	r0, [r0, #4]
   82462:	07c0      	lsls	r0, r0, #31
   82464:	d406      	bmi.n	82474 <_free_r+0x50>
   82466:	443b      	add	r3, r7
   82468:	6890      	ldr	r0, [r2, #8]
   8246a:	2900      	cmp	r1, #0
   8246c:	d04d      	beq.n	8250a <_free_r+0xe6>
   8246e:	68d2      	ldr	r2, [r2, #12]
   82470:	60c2      	str	r2, [r0, #12]
   82472:	6090      	str	r0, [r2, #8]
   82474:	f043 0201 	orr.w	r2, r3, #1
   82478:	6062      	str	r2, [r4, #4]
   8247a:	50e3      	str	r3, [r4, r3]
   8247c:	b9e1      	cbnz	r1, 824b8 <_free_r+0x94>
   8247e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82482:	d32d      	bcc.n	824e0 <_free_r+0xbc>
   82484:	0a5a      	lsrs	r2, r3, #9
   82486:	2a04      	cmp	r2, #4
   82488:	d869      	bhi.n	8255e <_free_r+0x13a>
   8248a:	0998      	lsrs	r0, r3, #6
   8248c:	3038      	adds	r0, #56	; 0x38
   8248e:	0041      	lsls	r1, r0, #1
   82490:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   82494:	f8dc 2008 	ldr.w	r2, [ip, #8]
   82498:	4944      	ldr	r1, [pc, #272]	; (825ac <_free_r+0x188>)
   8249a:	4562      	cmp	r2, ip
   8249c:	d065      	beq.n	8256a <_free_r+0x146>
   8249e:	6851      	ldr	r1, [r2, #4]
   824a0:	f021 0103 	bic.w	r1, r1, #3
   824a4:	428b      	cmp	r3, r1
   824a6:	d202      	bcs.n	824ae <_free_r+0x8a>
   824a8:	6892      	ldr	r2, [r2, #8]
   824aa:	4594      	cmp	ip, r2
   824ac:	d1f7      	bne.n	8249e <_free_r+0x7a>
   824ae:	68d3      	ldr	r3, [r2, #12]
   824b0:	60e3      	str	r3, [r4, #12]
   824b2:	60a2      	str	r2, [r4, #8]
   824b4:	609c      	str	r4, [r3, #8]
   824b6:	60d4      	str	r4, [r2, #12]
   824b8:	4630      	mov	r0, r6
   824ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   824be:	f000 be73 	b.w	831a8 <__malloc_unlock>
   824c2:	f855 5c08 	ldr.w	r5, [r5, #-8]
   824c6:	f10c 0808 	add.w	r8, ip, #8
   824ca:	1b64      	subs	r4, r4, r5
   824cc:	68a0      	ldr	r0, [r4, #8]
   824ce:	442b      	add	r3, r5
   824d0:	4540      	cmp	r0, r8
   824d2:	d042      	beq.n	8255a <_free_r+0x136>
   824d4:	68e5      	ldr	r5, [r4, #12]
   824d6:	60c5      	str	r5, [r0, #12]
   824d8:	60a8      	str	r0, [r5, #8]
   824da:	e7c0      	b.n	8245e <_free_r+0x3a>
   824dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   824e0:	08db      	lsrs	r3, r3, #3
   824e2:	109a      	asrs	r2, r3, #2
   824e4:	2001      	movs	r0, #1
   824e6:	4090      	lsls	r0, r2
   824e8:	f8dc 1004 	ldr.w	r1, [ip, #4]
   824ec:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   824f0:	689a      	ldr	r2, [r3, #8]
   824f2:	4301      	orrs	r1, r0
   824f4:	60a2      	str	r2, [r4, #8]
   824f6:	60e3      	str	r3, [r4, #12]
   824f8:	f8cc 1004 	str.w	r1, [ip, #4]
   824fc:	4630      	mov	r0, r6
   824fe:	609c      	str	r4, [r3, #8]
   82500:	60d4      	str	r4, [r2, #12]
   82502:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82506:	f000 be4f 	b.w	831a8 <__malloc_unlock>
   8250a:	4d29      	ldr	r5, [pc, #164]	; (825b0 <_free_r+0x18c>)
   8250c:	42a8      	cmp	r0, r5
   8250e:	d1ae      	bne.n	8246e <_free_r+0x4a>
   82510:	f043 0201 	orr.w	r2, r3, #1
   82514:	f8cc 4014 	str.w	r4, [ip, #20]
   82518:	f8cc 4010 	str.w	r4, [ip, #16]
   8251c:	60e0      	str	r0, [r4, #12]
   8251e:	60a0      	str	r0, [r4, #8]
   82520:	6062      	str	r2, [r4, #4]
   82522:	50e3      	str	r3, [r4, r3]
   82524:	e7c8      	b.n	824b8 <_free_r+0x94>
   82526:	441f      	add	r7, r3
   82528:	07cb      	lsls	r3, r1, #31
   8252a:	d407      	bmi.n	8253c <_free_r+0x118>
   8252c:	f855 1c08 	ldr.w	r1, [r5, #-8]
   82530:	1a64      	subs	r4, r4, r1
   82532:	68e3      	ldr	r3, [r4, #12]
   82534:	68a2      	ldr	r2, [r4, #8]
   82536:	440f      	add	r7, r1
   82538:	60d3      	str	r3, [r2, #12]
   8253a:	609a      	str	r2, [r3, #8]
   8253c:	4b1d      	ldr	r3, [pc, #116]	; (825b4 <_free_r+0x190>)
   8253e:	f047 0201 	orr.w	r2, r7, #1
   82542:	681b      	ldr	r3, [r3, #0]
   82544:	6062      	str	r2, [r4, #4]
   82546:	429f      	cmp	r7, r3
   82548:	f8cc 4008 	str.w	r4, [ip, #8]
   8254c:	d3b4      	bcc.n	824b8 <_free_r+0x94>
   8254e:	4b1a      	ldr	r3, [pc, #104]	; (825b8 <_free_r+0x194>)
   82550:	4630      	mov	r0, r6
   82552:	6819      	ldr	r1, [r3, #0]
   82554:	f7ff ff18 	bl	82388 <_malloc_trim_r>
   82558:	e7ae      	b.n	824b8 <_free_r+0x94>
   8255a:	2101      	movs	r1, #1
   8255c:	e77f      	b.n	8245e <_free_r+0x3a>
   8255e:	2a14      	cmp	r2, #20
   82560:	d80b      	bhi.n	8257a <_free_r+0x156>
   82562:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   82566:	0041      	lsls	r1, r0, #1
   82568:	e792      	b.n	82490 <_free_r+0x6c>
   8256a:	1080      	asrs	r0, r0, #2
   8256c:	2501      	movs	r5, #1
   8256e:	4085      	lsls	r5, r0
   82570:	6848      	ldr	r0, [r1, #4]
   82572:	4613      	mov	r3, r2
   82574:	4328      	orrs	r0, r5
   82576:	6048      	str	r0, [r1, #4]
   82578:	e79a      	b.n	824b0 <_free_r+0x8c>
   8257a:	2a54      	cmp	r2, #84	; 0x54
   8257c:	d803      	bhi.n	82586 <_free_r+0x162>
   8257e:	0b18      	lsrs	r0, r3, #12
   82580:	306e      	adds	r0, #110	; 0x6e
   82582:	0041      	lsls	r1, r0, #1
   82584:	e784      	b.n	82490 <_free_r+0x6c>
   82586:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8258a:	d803      	bhi.n	82594 <_free_r+0x170>
   8258c:	0bd8      	lsrs	r0, r3, #15
   8258e:	3077      	adds	r0, #119	; 0x77
   82590:	0041      	lsls	r1, r0, #1
   82592:	e77d      	b.n	82490 <_free_r+0x6c>
   82594:	f240 5154 	movw	r1, #1364	; 0x554
   82598:	428a      	cmp	r2, r1
   8259a:	d803      	bhi.n	825a4 <_free_r+0x180>
   8259c:	0c98      	lsrs	r0, r3, #18
   8259e:	307c      	adds	r0, #124	; 0x7c
   825a0:	0041      	lsls	r1, r0, #1
   825a2:	e775      	b.n	82490 <_free_r+0x6c>
   825a4:	21fc      	movs	r1, #252	; 0xfc
   825a6:	207e      	movs	r0, #126	; 0x7e
   825a8:	e772      	b.n	82490 <_free_r+0x6c>
   825aa:	bf00      	nop
   825ac:	20070590 	.word	0x20070590
   825b0:	20070598 	.word	0x20070598
   825b4:	20070998 	.word	0x20070998
   825b8:	20070ae4 	.word	0x20070ae4

000825bc <__sfvwrite_r>:
   825bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   825c0:	6893      	ldr	r3, [r2, #8]
   825c2:	b083      	sub	sp, #12
   825c4:	4616      	mov	r6, r2
   825c6:	4681      	mov	r9, r0
   825c8:	460c      	mov	r4, r1
   825ca:	b32b      	cbz	r3, 82618 <__sfvwrite_r+0x5c>
   825cc:	898b      	ldrh	r3, [r1, #12]
   825ce:	0719      	lsls	r1, r3, #28
   825d0:	d526      	bpl.n	82620 <__sfvwrite_r+0x64>
   825d2:	6922      	ldr	r2, [r4, #16]
   825d4:	b322      	cbz	r2, 82620 <__sfvwrite_r+0x64>
   825d6:	f003 0202 	and.w	r2, r3, #2
   825da:	b292      	uxth	r2, r2
   825dc:	6835      	ldr	r5, [r6, #0]
   825de:	2a00      	cmp	r2, #0
   825e0:	d02c      	beq.n	8263c <__sfvwrite_r+0x80>
   825e2:	f04f 0a00 	mov.w	sl, #0
   825e6:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 828d0 <__sfvwrite_r+0x314>
   825ea:	46d0      	mov	r8, sl
   825ec:	45d8      	cmp	r8, fp
   825ee:	bf34      	ite	cc
   825f0:	4643      	movcc	r3, r8
   825f2:	465b      	movcs	r3, fp
   825f4:	4652      	mov	r2, sl
   825f6:	4648      	mov	r0, r9
   825f8:	f1b8 0f00 	cmp.w	r8, #0
   825fc:	d04f      	beq.n	8269e <__sfvwrite_r+0xe2>
   825fe:	69e1      	ldr	r1, [r4, #28]
   82600:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82602:	47b8      	blx	r7
   82604:	2800      	cmp	r0, #0
   82606:	dd56      	ble.n	826b6 <__sfvwrite_r+0xfa>
   82608:	68b3      	ldr	r3, [r6, #8]
   8260a:	4482      	add	sl, r0
   8260c:	1a1b      	subs	r3, r3, r0
   8260e:	ebc0 0808 	rsb	r8, r0, r8
   82612:	60b3      	str	r3, [r6, #8]
   82614:	2b00      	cmp	r3, #0
   82616:	d1e9      	bne.n	825ec <__sfvwrite_r+0x30>
   82618:	2000      	movs	r0, #0
   8261a:	b003      	add	sp, #12
   8261c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82620:	4648      	mov	r0, r9
   82622:	4621      	mov	r1, r4
   82624:	f7ff fc88 	bl	81f38 <__swsetup_r>
   82628:	2800      	cmp	r0, #0
   8262a:	f040 8148 	bne.w	828be <__sfvwrite_r+0x302>
   8262e:	89a3      	ldrh	r3, [r4, #12]
   82630:	6835      	ldr	r5, [r6, #0]
   82632:	f003 0202 	and.w	r2, r3, #2
   82636:	b292      	uxth	r2, r2
   82638:	2a00      	cmp	r2, #0
   8263a:	d1d2      	bne.n	825e2 <__sfvwrite_r+0x26>
   8263c:	f013 0a01 	ands.w	sl, r3, #1
   82640:	d142      	bne.n	826c8 <__sfvwrite_r+0x10c>
   82642:	46d0      	mov	r8, sl
   82644:	f1b8 0f00 	cmp.w	r8, #0
   82648:	d023      	beq.n	82692 <__sfvwrite_r+0xd6>
   8264a:	059a      	lsls	r2, r3, #22
   8264c:	68a7      	ldr	r7, [r4, #8]
   8264e:	d576      	bpl.n	8273e <__sfvwrite_r+0x182>
   82650:	45b8      	cmp	r8, r7
   82652:	f0c0 80a4 	bcc.w	8279e <__sfvwrite_r+0x1e2>
   82656:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8265a:	f040 80b2 	bne.w	827c2 <__sfvwrite_r+0x206>
   8265e:	6820      	ldr	r0, [r4, #0]
   82660:	46bb      	mov	fp, r7
   82662:	4651      	mov	r1, sl
   82664:	465a      	mov	r2, fp
   82666:	f000 fd37 	bl	830d8 <memmove>
   8266a:	68a2      	ldr	r2, [r4, #8]
   8266c:	6821      	ldr	r1, [r4, #0]
   8266e:	1bd2      	subs	r2, r2, r7
   82670:	eb01 030b 	add.w	r3, r1, fp
   82674:	60a2      	str	r2, [r4, #8]
   82676:	6023      	str	r3, [r4, #0]
   82678:	4642      	mov	r2, r8
   8267a:	68b3      	ldr	r3, [r6, #8]
   8267c:	4492      	add	sl, r2
   8267e:	1a9b      	subs	r3, r3, r2
   82680:	ebc2 0808 	rsb	r8, r2, r8
   82684:	60b3      	str	r3, [r6, #8]
   82686:	2b00      	cmp	r3, #0
   82688:	d0c6      	beq.n	82618 <__sfvwrite_r+0x5c>
   8268a:	89a3      	ldrh	r3, [r4, #12]
   8268c:	f1b8 0f00 	cmp.w	r8, #0
   82690:	d1db      	bne.n	8264a <__sfvwrite_r+0x8e>
   82692:	f8d5 a000 	ldr.w	sl, [r5]
   82696:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8269a:	3508      	adds	r5, #8
   8269c:	e7d2      	b.n	82644 <__sfvwrite_r+0x88>
   8269e:	f8d5 a000 	ldr.w	sl, [r5]
   826a2:	f8d5 8004 	ldr.w	r8, [r5, #4]
   826a6:	3508      	adds	r5, #8
   826a8:	e7a0      	b.n	825ec <__sfvwrite_r+0x30>
   826aa:	4648      	mov	r0, r9
   826ac:	4621      	mov	r1, r4
   826ae:	f7ff fd59 	bl	82164 <_fflush_r>
   826b2:	2800      	cmp	r0, #0
   826b4:	d059      	beq.n	8276a <__sfvwrite_r+0x1ae>
   826b6:	89a3      	ldrh	r3, [r4, #12]
   826b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   826bc:	f04f 30ff 	mov.w	r0, #4294967295
   826c0:	81a3      	strh	r3, [r4, #12]
   826c2:	b003      	add	sp, #12
   826c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   826c8:	4692      	mov	sl, r2
   826ca:	9201      	str	r2, [sp, #4]
   826cc:	4693      	mov	fp, r2
   826ce:	4690      	mov	r8, r2
   826d0:	f1b8 0f00 	cmp.w	r8, #0
   826d4:	d02b      	beq.n	8272e <__sfvwrite_r+0x172>
   826d6:	9f01      	ldr	r7, [sp, #4]
   826d8:	2f00      	cmp	r7, #0
   826da:	d064      	beq.n	827a6 <__sfvwrite_r+0x1ea>
   826dc:	6820      	ldr	r0, [r4, #0]
   826de:	6921      	ldr	r1, [r4, #16]
   826e0:	45c2      	cmp	sl, r8
   826e2:	bf34      	ite	cc
   826e4:	4653      	movcc	r3, sl
   826e6:	4643      	movcs	r3, r8
   826e8:	4288      	cmp	r0, r1
   826ea:	461f      	mov	r7, r3
   826ec:	f8d4 c008 	ldr.w	ip, [r4, #8]
   826f0:	6962      	ldr	r2, [r4, #20]
   826f2:	d903      	bls.n	826fc <__sfvwrite_r+0x140>
   826f4:	4494      	add	ip, r2
   826f6:	4563      	cmp	r3, ip
   826f8:	f300 80ae 	bgt.w	82858 <__sfvwrite_r+0x29c>
   826fc:	4293      	cmp	r3, r2
   826fe:	db36      	blt.n	8276e <__sfvwrite_r+0x1b2>
   82700:	4613      	mov	r3, r2
   82702:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82704:	4648      	mov	r0, r9
   82706:	69e1      	ldr	r1, [r4, #28]
   82708:	465a      	mov	r2, fp
   8270a:	47b8      	blx	r7
   8270c:	1e07      	subs	r7, r0, #0
   8270e:	ddd2      	ble.n	826b6 <__sfvwrite_r+0xfa>
   82710:	ebba 0a07 	subs.w	sl, sl, r7
   82714:	d03a      	beq.n	8278c <__sfvwrite_r+0x1d0>
   82716:	68b3      	ldr	r3, [r6, #8]
   82718:	44bb      	add	fp, r7
   8271a:	1bdb      	subs	r3, r3, r7
   8271c:	ebc7 0808 	rsb	r8, r7, r8
   82720:	60b3      	str	r3, [r6, #8]
   82722:	2b00      	cmp	r3, #0
   82724:	f43f af78 	beq.w	82618 <__sfvwrite_r+0x5c>
   82728:	f1b8 0f00 	cmp.w	r8, #0
   8272c:	d1d3      	bne.n	826d6 <__sfvwrite_r+0x11a>
   8272e:	2700      	movs	r7, #0
   82730:	f8d5 b000 	ldr.w	fp, [r5]
   82734:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82738:	9701      	str	r7, [sp, #4]
   8273a:	3508      	adds	r5, #8
   8273c:	e7c8      	b.n	826d0 <__sfvwrite_r+0x114>
   8273e:	6820      	ldr	r0, [r4, #0]
   82740:	6923      	ldr	r3, [r4, #16]
   82742:	4298      	cmp	r0, r3
   82744:	d802      	bhi.n	8274c <__sfvwrite_r+0x190>
   82746:	6963      	ldr	r3, [r4, #20]
   82748:	4598      	cmp	r8, r3
   8274a:	d272      	bcs.n	82832 <__sfvwrite_r+0x276>
   8274c:	45b8      	cmp	r8, r7
   8274e:	bf38      	it	cc
   82750:	4647      	movcc	r7, r8
   82752:	463a      	mov	r2, r7
   82754:	4651      	mov	r1, sl
   82756:	f000 fcbf 	bl	830d8 <memmove>
   8275a:	68a3      	ldr	r3, [r4, #8]
   8275c:	6822      	ldr	r2, [r4, #0]
   8275e:	1bdb      	subs	r3, r3, r7
   82760:	443a      	add	r2, r7
   82762:	60a3      	str	r3, [r4, #8]
   82764:	6022      	str	r2, [r4, #0]
   82766:	2b00      	cmp	r3, #0
   82768:	d09f      	beq.n	826aa <__sfvwrite_r+0xee>
   8276a:	463a      	mov	r2, r7
   8276c:	e785      	b.n	8267a <__sfvwrite_r+0xbe>
   8276e:	461a      	mov	r2, r3
   82770:	4659      	mov	r1, fp
   82772:	9300      	str	r3, [sp, #0]
   82774:	f000 fcb0 	bl	830d8 <memmove>
   82778:	9b00      	ldr	r3, [sp, #0]
   8277a:	68a1      	ldr	r1, [r4, #8]
   8277c:	6822      	ldr	r2, [r4, #0]
   8277e:	1ac9      	subs	r1, r1, r3
   82780:	ebba 0a07 	subs.w	sl, sl, r7
   82784:	4413      	add	r3, r2
   82786:	60a1      	str	r1, [r4, #8]
   82788:	6023      	str	r3, [r4, #0]
   8278a:	d1c4      	bne.n	82716 <__sfvwrite_r+0x15a>
   8278c:	4648      	mov	r0, r9
   8278e:	4621      	mov	r1, r4
   82790:	f7ff fce8 	bl	82164 <_fflush_r>
   82794:	2800      	cmp	r0, #0
   82796:	d18e      	bne.n	826b6 <__sfvwrite_r+0xfa>
   82798:	f8cd a004 	str.w	sl, [sp, #4]
   8279c:	e7bb      	b.n	82716 <__sfvwrite_r+0x15a>
   8279e:	6820      	ldr	r0, [r4, #0]
   827a0:	4647      	mov	r7, r8
   827a2:	46c3      	mov	fp, r8
   827a4:	e75d      	b.n	82662 <__sfvwrite_r+0xa6>
   827a6:	4658      	mov	r0, fp
   827a8:	210a      	movs	r1, #10
   827aa:	4642      	mov	r2, r8
   827ac:	f000 fbd4 	bl	82f58 <memchr>
   827b0:	2800      	cmp	r0, #0
   827b2:	d07f      	beq.n	828b4 <__sfvwrite_r+0x2f8>
   827b4:	f100 0a01 	add.w	sl, r0, #1
   827b8:	2701      	movs	r7, #1
   827ba:	ebcb 0a0a 	rsb	sl, fp, sl
   827be:	9701      	str	r7, [sp, #4]
   827c0:	e78c      	b.n	826dc <__sfvwrite_r+0x120>
   827c2:	6822      	ldr	r2, [r4, #0]
   827c4:	6921      	ldr	r1, [r4, #16]
   827c6:	6967      	ldr	r7, [r4, #20]
   827c8:	ebc1 0c02 	rsb	ip, r1, r2
   827cc:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   827d0:	f10c 0201 	add.w	r2, ip, #1
   827d4:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   827d8:	4442      	add	r2, r8
   827da:	107f      	asrs	r7, r7, #1
   827dc:	4297      	cmp	r7, r2
   827de:	bf34      	ite	cc
   827e0:	4617      	movcc	r7, r2
   827e2:	463a      	movcs	r2, r7
   827e4:	055b      	lsls	r3, r3, #21
   827e6:	d54f      	bpl.n	82888 <__sfvwrite_r+0x2cc>
   827e8:	4611      	mov	r1, r2
   827ea:	4648      	mov	r0, r9
   827ec:	f8cd c000 	str.w	ip, [sp]
   827f0:	f000 f916 	bl	82a20 <_malloc_r>
   827f4:	f8dd c000 	ldr.w	ip, [sp]
   827f8:	4683      	mov	fp, r0
   827fa:	2800      	cmp	r0, #0
   827fc:	d062      	beq.n	828c4 <__sfvwrite_r+0x308>
   827fe:	4662      	mov	r2, ip
   82800:	6921      	ldr	r1, [r4, #16]
   82802:	f8cd c000 	str.w	ip, [sp]
   82806:	f000 fbf1 	bl	82fec <memcpy>
   8280a:	89a2      	ldrh	r2, [r4, #12]
   8280c:	f8dd c000 	ldr.w	ip, [sp]
   82810:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   82814:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   82818:	81a2      	strh	r2, [r4, #12]
   8281a:	eb0b 000c 	add.w	r0, fp, ip
   8281e:	ebcc 0207 	rsb	r2, ip, r7
   82822:	f8c4 b010 	str.w	fp, [r4, #16]
   82826:	6167      	str	r7, [r4, #20]
   82828:	6020      	str	r0, [r4, #0]
   8282a:	60a2      	str	r2, [r4, #8]
   8282c:	4647      	mov	r7, r8
   8282e:	46c3      	mov	fp, r8
   82830:	e717      	b.n	82662 <__sfvwrite_r+0xa6>
   82832:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   82836:	4590      	cmp	r8, r2
   82838:	bf38      	it	cc
   8283a:	4642      	movcc	r2, r8
   8283c:	fb92 f2f3 	sdiv	r2, r2, r3
   82840:	fb02 f303 	mul.w	r3, r2, r3
   82844:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82846:	4648      	mov	r0, r9
   82848:	69e1      	ldr	r1, [r4, #28]
   8284a:	4652      	mov	r2, sl
   8284c:	47b8      	blx	r7
   8284e:	2800      	cmp	r0, #0
   82850:	f77f af31 	ble.w	826b6 <__sfvwrite_r+0xfa>
   82854:	4602      	mov	r2, r0
   82856:	e710      	b.n	8267a <__sfvwrite_r+0xbe>
   82858:	4662      	mov	r2, ip
   8285a:	4659      	mov	r1, fp
   8285c:	f8cd c000 	str.w	ip, [sp]
   82860:	f000 fc3a 	bl	830d8 <memmove>
   82864:	f8dd c000 	ldr.w	ip, [sp]
   82868:	6823      	ldr	r3, [r4, #0]
   8286a:	4648      	mov	r0, r9
   8286c:	4463      	add	r3, ip
   8286e:	6023      	str	r3, [r4, #0]
   82870:	4621      	mov	r1, r4
   82872:	f8cd c000 	str.w	ip, [sp]
   82876:	f7ff fc75 	bl	82164 <_fflush_r>
   8287a:	f8dd c000 	ldr.w	ip, [sp]
   8287e:	2800      	cmp	r0, #0
   82880:	f47f af19 	bne.w	826b6 <__sfvwrite_r+0xfa>
   82884:	4667      	mov	r7, ip
   82886:	e743      	b.n	82710 <__sfvwrite_r+0x154>
   82888:	4648      	mov	r0, r9
   8288a:	f8cd c000 	str.w	ip, [sp]
   8288e:	f000 fc8d 	bl	831ac <_realloc_r>
   82892:	f8dd c000 	ldr.w	ip, [sp]
   82896:	4683      	mov	fp, r0
   82898:	2800      	cmp	r0, #0
   8289a:	d1be      	bne.n	8281a <__sfvwrite_r+0x25e>
   8289c:	4648      	mov	r0, r9
   8289e:	6921      	ldr	r1, [r4, #16]
   828a0:	f7ff fdc0 	bl	82424 <_free_r>
   828a4:	89a3      	ldrh	r3, [r4, #12]
   828a6:	220c      	movs	r2, #12
   828a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   828ac:	b29b      	uxth	r3, r3
   828ae:	f8c9 2000 	str.w	r2, [r9]
   828b2:	e701      	b.n	826b8 <__sfvwrite_r+0xfc>
   828b4:	2701      	movs	r7, #1
   828b6:	f108 0a01 	add.w	sl, r8, #1
   828ba:	9701      	str	r7, [sp, #4]
   828bc:	e70e      	b.n	826dc <__sfvwrite_r+0x120>
   828be:	f04f 30ff 	mov.w	r0, #4294967295
   828c2:	e6aa      	b.n	8261a <__sfvwrite_r+0x5e>
   828c4:	230c      	movs	r3, #12
   828c6:	f8c9 3000 	str.w	r3, [r9]
   828ca:	89a3      	ldrh	r3, [r4, #12]
   828cc:	e6f4      	b.n	826b8 <__sfvwrite_r+0xfc>
   828ce:	bf00      	nop
   828d0:	7ffffc00 	.word	0x7ffffc00

000828d4 <_fwalk>:
   828d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   828d8:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   828dc:	4688      	mov	r8, r1
   828de:	d019      	beq.n	82914 <_fwalk+0x40>
   828e0:	2600      	movs	r6, #0
   828e2:	687d      	ldr	r5, [r7, #4]
   828e4:	68bc      	ldr	r4, [r7, #8]
   828e6:	3d01      	subs	r5, #1
   828e8:	d40e      	bmi.n	82908 <_fwalk+0x34>
   828ea:	89a3      	ldrh	r3, [r4, #12]
   828ec:	3d01      	subs	r5, #1
   828ee:	2b01      	cmp	r3, #1
   828f0:	d906      	bls.n	82900 <_fwalk+0x2c>
   828f2:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   828f6:	4620      	mov	r0, r4
   828f8:	3301      	adds	r3, #1
   828fa:	d001      	beq.n	82900 <_fwalk+0x2c>
   828fc:	47c0      	blx	r8
   828fe:	4306      	orrs	r6, r0
   82900:	1c6b      	adds	r3, r5, #1
   82902:	f104 0468 	add.w	r4, r4, #104	; 0x68
   82906:	d1f0      	bne.n	828ea <_fwalk+0x16>
   82908:	683f      	ldr	r7, [r7, #0]
   8290a:	2f00      	cmp	r7, #0
   8290c:	d1e9      	bne.n	828e2 <_fwalk+0xe>
   8290e:	4630      	mov	r0, r6
   82910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82914:	463e      	mov	r6, r7
   82916:	4630      	mov	r0, r6
   82918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0008291c <__locale_charset>:
   8291c:	4800      	ldr	r0, [pc, #0]	; (82920 <__locale_charset+0x4>)
   8291e:	4770      	bx	lr
   82920:	2007056c 	.word	0x2007056c

00082924 <__locale_mb_cur_max>:
   82924:	4b01      	ldr	r3, [pc, #4]	; (8292c <__locale_mb_cur_max+0x8>)
   82926:	6818      	ldr	r0, [r3, #0]
   82928:	4770      	bx	lr
   8292a:	bf00      	nop
   8292c:	2007058c 	.word	0x2007058c

00082930 <__smakebuf_r>:
   82930:	b5f0      	push	{r4, r5, r6, r7, lr}
   82932:	898b      	ldrh	r3, [r1, #12]
   82934:	b091      	sub	sp, #68	; 0x44
   82936:	b29a      	uxth	r2, r3
   82938:	0796      	lsls	r6, r2, #30
   8293a:	460c      	mov	r4, r1
   8293c:	4605      	mov	r5, r0
   8293e:	d437      	bmi.n	829b0 <__smakebuf_r+0x80>
   82940:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82944:	2900      	cmp	r1, #0
   82946:	db17      	blt.n	82978 <__smakebuf_r+0x48>
   82948:	aa01      	add	r2, sp, #4
   8294a:	f000 ffaf 	bl	838ac <_fstat_r>
   8294e:	2800      	cmp	r0, #0
   82950:	db10      	blt.n	82974 <__smakebuf_r+0x44>
   82952:	9b02      	ldr	r3, [sp, #8]
   82954:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   82958:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   8295c:	424f      	negs	r7, r1
   8295e:	414f      	adcs	r7, r1
   82960:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   82964:	d02c      	beq.n	829c0 <__smakebuf_r+0x90>
   82966:	89a3      	ldrh	r3, [r4, #12]
   82968:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8296c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82970:	81a3      	strh	r3, [r4, #12]
   82972:	e00b      	b.n	8298c <__smakebuf_r+0x5c>
   82974:	89a3      	ldrh	r3, [r4, #12]
   82976:	b29a      	uxth	r2, r3
   82978:	f012 0f80 	tst.w	r2, #128	; 0x80
   8297c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82980:	81a3      	strh	r3, [r4, #12]
   82982:	bf14      	ite	ne
   82984:	2640      	movne	r6, #64	; 0x40
   82986:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   8298a:	2700      	movs	r7, #0
   8298c:	4628      	mov	r0, r5
   8298e:	4631      	mov	r1, r6
   82990:	f000 f846 	bl	82a20 <_malloc_r>
   82994:	89a3      	ldrh	r3, [r4, #12]
   82996:	2800      	cmp	r0, #0
   82998:	d029      	beq.n	829ee <__smakebuf_r+0xbe>
   8299a:	4a1b      	ldr	r2, [pc, #108]	; (82a08 <__smakebuf_r+0xd8>)
   8299c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   829a0:	63ea      	str	r2, [r5, #60]	; 0x3c
   829a2:	81a3      	strh	r3, [r4, #12]
   829a4:	6020      	str	r0, [r4, #0]
   829a6:	6120      	str	r0, [r4, #16]
   829a8:	6166      	str	r6, [r4, #20]
   829aa:	b9a7      	cbnz	r7, 829d6 <__smakebuf_r+0xa6>
   829ac:	b011      	add	sp, #68	; 0x44
   829ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
   829b0:	f101 0343 	add.w	r3, r1, #67	; 0x43
   829b4:	2201      	movs	r2, #1
   829b6:	600b      	str	r3, [r1, #0]
   829b8:	610b      	str	r3, [r1, #16]
   829ba:	614a      	str	r2, [r1, #20]
   829bc:	b011      	add	sp, #68	; 0x44
   829be:	bdf0      	pop	{r4, r5, r6, r7, pc}
   829c0:	4a12      	ldr	r2, [pc, #72]	; (82a0c <__smakebuf_r+0xdc>)
   829c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   829c4:	4293      	cmp	r3, r2
   829c6:	d1ce      	bne.n	82966 <__smakebuf_r+0x36>
   829c8:	89a3      	ldrh	r3, [r4, #12]
   829ca:	f44f 6680 	mov.w	r6, #1024	; 0x400
   829ce:	4333      	orrs	r3, r6
   829d0:	81a3      	strh	r3, [r4, #12]
   829d2:	64e6      	str	r6, [r4, #76]	; 0x4c
   829d4:	e7da      	b.n	8298c <__smakebuf_r+0x5c>
   829d6:	4628      	mov	r0, r5
   829d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   829dc:	f000 ff7a 	bl	838d4 <_isatty_r>
   829e0:	2800      	cmp	r0, #0
   829e2:	d0e3      	beq.n	829ac <__smakebuf_r+0x7c>
   829e4:	89a3      	ldrh	r3, [r4, #12]
   829e6:	f043 0301 	orr.w	r3, r3, #1
   829ea:	81a3      	strh	r3, [r4, #12]
   829ec:	e7de      	b.n	829ac <__smakebuf_r+0x7c>
   829ee:	059a      	lsls	r2, r3, #22
   829f0:	d4dc      	bmi.n	829ac <__smakebuf_r+0x7c>
   829f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
   829f6:	f043 0302 	orr.w	r3, r3, #2
   829fa:	2101      	movs	r1, #1
   829fc:	81a3      	strh	r3, [r4, #12]
   829fe:	6022      	str	r2, [r4, #0]
   82a00:	6122      	str	r2, [r4, #16]
   82a02:	6161      	str	r1, [r4, #20]
   82a04:	e7d2      	b.n	829ac <__smakebuf_r+0x7c>
   82a06:	bf00      	nop
   82a08:	00082191 	.word	0x00082191
   82a0c:	000835ed 	.word	0x000835ed

00082a10 <malloc>:
   82a10:	4b02      	ldr	r3, [pc, #8]	; (82a1c <malloc+0xc>)
   82a12:	4601      	mov	r1, r0
   82a14:	6818      	ldr	r0, [r3, #0]
   82a16:	f000 b803 	b.w	82a20 <_malloc_r>
   82a1a:	bf00      	nop
   82a1c:	20070568 	.word	0x20070568

00082a20 <_malloc_r>:
   82a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82a24:	f101 050b 	add.w	r5, r1, #11
   82a28:	2d16      	cmp	r5, #22
   82a2a:	b083      	sub	sp, #12
   82a2c:	4606      	mov	r6, r0
   82a2e:	d927      	bls.n	82a80 <_malloc_r+0x60>
   82a30:	f035 0507 	bics.w	r5, r5, #7
   82a34:	d427      	bmi.n	82a86 <_malloc_r+0x66>
   82a36:	42a9      	cmp	r1, r5
   82a38:	d825      	bhi.n	82a86 <_malloc_r+0x66>
   82a3a:	4630      	mov	r0, r6
   82a3c:	f000 fbb2 	bl	831a4 <__malloc_lock>
   82a40:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   82a44:	d226      	bcs.n	82a94 <_malloc_r+0x74>
   82a46:	4fc1      	ldr	r7, [pc, #772]	; (82d4c <_malloc_r+0x32c>)
   82a48:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   82a4c:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   82a50:	68dc      	ldr	r4, [r3, #12]
   82a52:	429c      	cmp	r4, r3
   82a54:	f000 81d2 	beq.w	82dfc <_malloc_r+0x3dc>
   82a58:	6863      	ldr	r3, [r4, #4]
   82a5a:	68e2      	ldr	r2, [r4, #12]
   82a5c:	f023 0303 	bic.w	r3, r3, #3
   82a60:	4423      	add	r3, r4
   82a62:	6858      	ldr	r0, [r3, #4]
   82a64:	68a1      	ldr	r1, [r4, #8]
   82a66:	f040 0501 	orr.w	r5, r0, #1
   82a6a:	60ca      	str	r2, [r1, #12]
   82a6c:	4630      	mov	r0, r6
   82a6e:	6091      	str	r1, [r2, #8]
   82a70:	605d      	str	r5, [r3, #4]
   82a72:	f000 fb99 	bl	831a8 <__malloc_unlock>
   82a76:	3408      	adds	r4, #8
   82a78:	4620      	mov	r0, r4
   82a7a:	b003      	add	sp, #12
   82a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82a80:	2510      	movs	r5, #16
   82a82:	42a9      	cmp	r1, r5
   82a84:	d9d9      	bls.n	82a3a <_malloc_r+0x1a>
   82a86:	2400      	movs	r4, #0
   82a88:	230c      	movs	r3, #12
   82a8a:	4620      	mov	r0, r4
   82a8c:	6033      	str	r3, [r6, #0]
   82a8e:	b003      	add	sp, #12
   82a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82a94:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   82a98:	f000 8089 	beq.w	82bae <_malloc_r+0x18e>
   82a9c:	f1bc 0f04 	cmp.w	ip, #4
   82aa0:	f200 8160 	bhi.w	82d64 <_malloc_r+0x344>
   82aa4:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   82aa8:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   82aac:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82ab0:	4fa6      	ldr	r7, [pc, #664]	; (82d4c <_malloc_r+0x32c>)
   82ab2:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   82ab6:	68cc      	ldr	r4, [r1, #12]
   82ab8:	42a1      	cmp	r1, r4
   82aba:	d105      	bne.n	82ac8 <_malloc_r+0xa8>
   82abc:	e00c      	b.n	82ad8 <_malloc_r+0xb8>
   82abe:	2b00      	cmp	r3, #0
   82ac0:	da79      	bge.n	82bb6 <_malloc_r+0x196>
   82ac2:	68e4      	ldr	r4, [r4, #12]
   82ac4:	42a1      	cmp	r1, r4
   82ac6:	d007      	beq.n	82ad8 <_malloc_r+0xb8>
   82ac8:	6862      	ldr	r2, [r4, #4]
   82aca:	f022 0203 	bic.w	r2, r2, #3
   82ace:	1b53      	subs	r3, r2, r5
   82ad0:	2b0f      	cmp	r3, #15
   82ad2:	ddf4      	ble.n	82abe <_malloc_r+0x9e>
   82ad4:	f10c 3cff 	add.w	ip, ip, #4294967295
   82ad8:	f10c 0c01 	add.w	ip, ip, #1
   82adc:	4b9b      	ldr	r3, [pc, #620]	; (82d4c <_malloc_r+0x32c>)
   82ade:	693c      	ldr	r4, [r7, #16]
   82ae0:	f103 0e08 	add.w	lr, r3, #8
   82ae4:	4574      	cmp	r4, lr
   82ae6:	f000 817e 	beq.w	82de6 <_malloc_r+0x3c6>
   82aea:	6861      	ldr	r1, [r4, #4]
   82aec:	f021 0103 	bic.w	r1, r1, #3
   82af0:	1b4a      	subs	r2, r1, r5
   82af2:	2a0f      	cmp	r2, #15
   82af4:	f300 8164 	bgt.w	82dc0 <_malloc_r+0x3a0>
   82af8:	2a00      	cmp	r2, #0
   82afa:	f8c3 e014 	str.w	lr, [r3, #20]
   82afe:	f8c3 e010 	str.w	lr, [r3, #16]
   82b02:	da69      	bge.n	82bd8 <_malloc_r+0x1b8>
   82b04:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   82b08:	f080 813a 	bcs.w	82d80 <_malloc_r+0x360>
   82b0c:	08c9      	lsrs	r1, r1, #3
   82b0e:	108a      	asrs	r2, r1, #2
   82b10:	f04f 0801 	mov.w	r8, #1
   82b14:	fa08 f802 	lsl.w	r8, r8, r2
   82b18:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   82b1c:	685a      	ldr	r2, [r3, #4]
   82b1e:	6888      	ldr	r0, [r1, #8]
   82b20:	ea48 0202 	orr.w	r2, r8, r2
   82b24:	60a0      	str	r0, [r4, #8]
   82b26:	60e1      	str	r1, [r4, #12]
   82b28:	605a      	str	r2, [r3, #4]
   82b2a:	608c      	str	r4, [r1, #8]
   82b2c:	60c4      	str	r4, [r0, #12]
   82b2e:	ea4f 03ac 	mov.w	r3, ip, asr #2
   82b32:	2001      	movs	r0, #1
   82b34:	4098      	lsls	r0, r3
   82b36:	4290      	cmp	r0, r2
   82b38:	d85b      	bhi.n	82bf2 <_malloc_r+0x1d2>
   82b3a:	4202      	tst	r2, r0
   82b3c:	d106      	bne.n	82b4c <_malloc_r+0x12c>
   82b3e:	f02c 0c03 	bic.w	ip, ip, #3
   82b42:	0040      	lsls	r0, r0, #1
   82b44:	4202      	tst	r2, r0
   82b46:	f10c 0c04 	add.w	ip, ip, #4
   82b4a:	d0fa      	beq.n	82b42 <_malloc_r+0x122>
   82b4c:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   82b50:	4644      	mov	r4, r8
   82b52:	46e1      	mov	r9, ip
   82b54:	68e3      	ldr	r3, [r4, #12]
   82b56:	429c      	cmp	r4, r3
   82b58:	d107      	bne.n	82b6a <_malloc_r+0x14a>
   82b5a:	e146      	b.n	82dea <_malloc_r+0x3ca>
   82b5c:	2a00      	cmp	r2, #0
   82b5e:	f280 8157 	bge.w	82e10 <_malloc_r+0x3f0>
   82b62:	68db      	ldr	r3, [r3, #12]
   82b64:	429c      	cmp	r4, r3
   82b66:	f000 8140 	beq.w	82dea <_malloc_r+0x3ca>
   82b6a:	6859      	ldr	r1, [r3, #4]
   82b6c:	f021 0103 	bic.w	r1, r1, #3
   82b70:	1b4a      	subs	r2, r1, r5
   82b72:	2a0f      	cmp	r2, #15
   82b74:	ddf2      	ble.n	82b5c <_malloc_r+0x13c>
   82b76:	461c      	mov	r4, r3
   82b78:	f854 cf08 	ldr.w	ip, [r4, #8]!
   82b7c:	68d9      	ldr	r1, [r3, #12]
   82b7e:	f045 0901 	orr.w	r9, r5, #1
   82b82:	f042 0801 	orr.w	r8, r2, #1
   82b86:	441d      	add	r5, r3
   82b88:	f8c3 9004 	str.w	r9, [r3, #4]
   82b8c:	4630      	mov	r0, r6
   82b8e:	f8cc 100c 	str.w	r1, [ip, #12]
   82b92:	f8c1 c008 	str.w	ip, [r1, #8]
   82b96:	617d      	str	r5, [r7, #20]
   82b98:	613d      	str	r5, [r7, #16]
   82b9a:	f8c5 e00c 	str.w	lr, [r5, #12]
   82b9e:	f8c5 e008 	str.w	lr, [r5, #8]
   82ba2:	f8c5 8004 	str.w	r8, [r5, #4]
   82ba6:	50aa      	str	r2, [r5, r2]
   82ba8:	f000 fafe 	bl	831a8 <__malloc_unlock>
   82bac:	e764      	b.n	82a78 <_malloc_r+0x58>
   82bae:	217e      	movs	r1, #126	; 0x7e
   82bb0:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   82bb4:	e77c      	b.n	82ab0 <_malloc_r+0x90>
   82bb6:	4422      	add	r2, r4
   82bb8:	6850      	ldr	r0, [r2, #4]
   82bba:	68e3      	ldr	r3, [r4, #12]
   82bbc:	68a1      	ldr	r1, [r4, #8]
   82bbe:	f040 0501 	orr.w	r5, r0, #1
   82bc2:	60cb      	str	r3, [r1, #12]
   82bc4:	4630      	mov	r0, r6
   82bc6:	6099      	str	r1, [r3, #8]
   82bc8:	6055      	str	r5, [r2, #4]
   82bca:	f000 faed 	bl	831a8 <__malloc_unlock>
   82bce:	3408      	adds	r4, #8
   82bd0:	4620      	mov	r0, r4
   82bd2:	b003      	add	sp, #12
   82bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82bd8:	4421      	add	r1, r4
   82bda:	684b      	ldr	r3, [r1, #4]
   82bdc:	4630      	mov	r0, r6
   82bde:	f043 0301 	orr.w	r3, r3, #1
   82be2:	604b      	str	r3, [r1, #4]
   82be4:	f000 fae0 	bl	831a8 <__malloc_unlock>
   82be8:	3408      	adds	r4, #8
   82bea:	4620      	mov	r0, r4
   82bec:	b003      	add	sp, #12
   82bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82bf2:	68bc      	ldr	r4, [r7, #8]
   82bf4:	6863      	ldr	r3, [r4, #4]
   82bf6:	f023 0903 	bic.w	r9, r3, #3
   82bfa:	45a9      	cmp	r9, r5
   82bfc:	d304      	bcc.n	82c08 <_malloc_r+0x1e8>
   82bfe:	ebc5 0309 	rsb	r3, r5, r9
   82c02:	2b0f      	cmp	r3, #15
   82c04:	f300 8091 	bgt.w	82d2a <_malloc_r+0x30a>
   82c08:	4b51      	ldr	r3, [pc, #324]	; (82d50 <_malloc_r+0x330>)
   82c0a:	4a52      	ldr	r2, [pc, #328]	; (82d54 <_malloc_r+0x334>)
   82c0c:	6819      	ldr	r1, [r3, #0]
   82c0e:	6813      	ldr	r3, [r2, #0]
   82c10:	eb05 0a01 	add.w	sl, r5, r1
   82c14:	3301      	adds	r3, #1
   82c16:	eb04 0b09 	add.w	fp, r4, r9
   82c1a:	f000 8161 	beq.w	82ee0 <_malloc_r+0x4c0>
   82c1e:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   82c22:	f10a 0a0f 	add.w	sl, sl, #15
   82c26:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   82c2a:	f02a 0a0f 	bic.w	sl, sl, #15
   82c2e:	4630      	mov	r0, r6
   82c30:	4651      	mov	r1, sl
   82c32:	9201      	str	r2, [sp, #4]
   82c34:	f000 fc9a 	bl	8356c <_sbrk_r>
   82c38:	f1b0 3fff 	cmp.w	r0, #4294967295
   82c3c:	4680      	mov	r8, r0
   82c3e:	9a01      	ldr	r2, [sp, #4]
   82c40:	f000 8101 	beq.w	82e46 <_malloc_r+0x426>
   82c44:	4583      	cmp	fp, r0
   82c46:	f200 80fb 	bhi.w	82e40 <_malloc_r+0x420>
   82c4a:	f8df c114 	ldr.w	ip, [pc, #276]	; 82d60 <_malloc_r+0x340>
   82c4e:	45c3      	cmp	fp, r8
   82c50:	f8dc 3000 	ldr.w	r3, [ip]
   82c54:	4453      	add	r3, sl
   82c56:	f8cc 3000 	str.w	r3, [ip]
   82c5a:	f000 814a 	beq.w	82ef2 <_malloc_r+0x4d2>
   82c5e:	6812      	ldr	r2, [r2, #0]
   82c60:	493c      	ldr	r1, [pc, #240]	; (82d54 <_malloc_r+0x334>)
   82c62:	3201      	adds	r2, #1
   82c64:	bf1b      	ittet	ne
   82c66:	ebcb 0b08 	rsbne	fp, fp, r8
   82c6a:	445b      	addne	r3, fp
   82c6c:	f8c1 8000 	streq.w	r8, [r1]
   82c70:	f8cc 3000 	strne.w	r3, [ip]
   82c74:	f018 0307 	ands.w	r3, r8, #7
   82c78:	f000 8114 	beq.w	82ea4 <_malloc_r+0x484>
   82c7c:	f1c3 0208 	rsb	r2, r3, #8
   82c80:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   82c84:	4490      	add	r8, r2
   82c86:	3308      	adds	r3, #8
   82c88:	44c2      	add	sl, r8
   82c8a:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   82c8e:	ebca 0a03 	rsb	sl, sl, r3
   82c92:	4651      	mov	r1, sl
   82c94:	4630      	mov	r0, r6
   82c96:	f8cd c004 	str.w	ip, [sp, #4]
   82c9a:	f000 fc67 	bl	8356c <_sbrk_r>
   82c9e:	1c43      	adds	r3, r0, #1
   82ca0:	f8dd c004 	ldr.w	ip, [sp, #4]
   82ca4:	f000 8135 	beq.w	82f12 <_malloc_r+0x4f2>
   82ca8:	ebc8 0200 	rsb	r2, r8, r0
   82cac:	4452      	add	r2, sl
   82cae:	f042 0201 	orr.w	r2, r2, #1
   82cb2:	f8dc 3000 	ldr.w	r3, [ip]
   82cb6:	42bc      	cmp	r4, r7
   82cb8:	4453      	add	r3, sl
   82cba:	f8c7 8008 	str.w	r8, [r7, #8]
   82cbe:	f8cc 3000 	str.w	r3, [ip]
   82cc2:	f8c8 2004 	str.w	r2, [r8, #4]
   82cc6:	f8df a098 	ldr.w	sl, [pc, #152]	; 82d60 <_malloc_r+0x340>
   82cca:	d015      	beq.n	82cf8 <_malloc_r+0x2d8>
   82ccc:	f1b9 0f0f 	cmp.w	r9, #15
   82cd0:	f240 80eb 	bls.w	82eaa <_malloc_r+0x48a>
   82cd4:	6861      	ldr	r1, [r4, #4]
   82cd6:	f1a9 020c 	sub.w	r2, r9, #12
   82cda:	f022 0207 	bic.w	r2, r2, #7
   82cde:	f001 0101 	and.w	r1, r1, #1
   82ce2:	ea42 0e01 	orr.w	lr, r2, r1
   82ce6:	2005      	movs	r0, #5
   82ce8:	18a1      	adds	r1, r4, r2
   82cea:	2a0f      	cmp	r2, #15
   82cec:	f8c4 e004 	str.w	lr, [r4, #4]
   82cf0:	6048      	str	r0, [r1, #4]
   82cf2:	6088      	str	r0, [r1, #8]
   82cf4:	f200 8111 	bhi.w	82f1a <_malloc_r+0x4fa>
   82cf8:	4a17      	ldr	r2, [pc, #92]	; (82d58 <_malloc_r+0x338>)
   82cfa:	68bc      	ldr	r4, [r7, #8]
   82cfc:	6811      	ldr	r1, [r2, #0]
   82cfe:	428b      	cmp	r3, r1
   82d00:	bf88      	it	hi
   82d02:	6013      	strhi	r3, [r2, #0]
   82d04:	4a15      	ldr	r2, [pc, #84]	; (82d5c <_malloc_r+0x33c>)
   82d06:	6811      	ldr	r1, [r2, #0]
   82d08:	428b      	cmp	r3, r1
   82d0a:	bf88      	it	hi
   82d0c:	6013      	strhi	r3, [r2, #0]
   82d0e:	6862      	ldr	r2, [r4, #4]
   82d10:	f022 0203 	bic.w	r2, r2, #3
   82d14:	4295      	cmp	r5, r2
   82d16:	ebc5 0302 	rsb	r3, r5, r2
   82d1a:	d801      	bhi.n	82d20 <_malloc_r+0x300>
   82d1c:	2b0f      	cmp	r3, #15
   82d1e:	dc04      	bgt.n	82d2a <_malloc_r+0x30a>
   82d20:	4630      	mov	r0, r6
   82d22:	f000 fa41 	bl	831a8 <__malloc_unlock>
   82d26:	2400      	movs	r4, #0
   82d28:	e6a6      	b.n	82a78 <_malloc_r+0x58>
   82d2a:	f045 0201 	orr.w	r2, r5, #1
   82d2e:	f043 0301 	orr.w	r3, r3, #1
   82d32:	4425      	add	r5, r4
   82d34:	6062      	str	r2, [r4, #4]
   82d36:	4630      	mov	r0, r6
   82d38:	60bd      	str	r5, [r7, #8]
   82d3a:	606b      	str	r3, [r5, #4]
   82d3c:	f000 fa34 	bl	831a8 <__malloc_unlock>
   82d40:	3408      	adds	r4, #8
   82d42:	4620      	mov	r0, r4
   82d44:	b003      	add	sp, #12
   82d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d4a:	bf00      	nop
   82d4c:	20070590 	.word	0x20070590
   82d50:	20070ae4 	.word	0x20070ae4
   82d54:	2007099c 	.word	0x2007099c
   82d58:	20070ae0 	.word	0x20070ae0
   82d5c:	20070adc 	.word	0x20070adc
   82d60:	20070ae8 	.word	0x20070ae8
   82d64:	f1bc 0f14 	cmp.w	ip, #20
   82d68:	d961      	bls.n	82e2e <_malloc_r+0x40e>
   82d6a:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   82d6e:	f200 808f 	bhi.w	82e90 <_malloc_r+0x470>
   82d72:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   82d76:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   82d7a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82d7e:	e697      	b.n	82ab0 <_malloc_r+0x90>
   82d80:	0a4b      	lsrs	r3, r1, #9
   82d82:	2b04      	cmp	r3, #4
   82d84:	d958      	bls.n	82e38 <_malloc_r+0x418>
   82d86:	2b14      	cmp	r3, #20
   82d88:	f200 80ad 	bhi.w	82ee6 <_malloc_r+0x4c6>
   82d8c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   82d90:	0050      	lsls	r0, r2, #1
   82d92:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   82d96:	6883      	ldr	r3, [r0, #8]
   82d98:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 82f54 <_malloc_r+0x534>
   82d9c:	4283      	cmp	r3, r0
   82d9e:	f000 808a 	beq.w	82eb6 <_malloc_r+0x496>
   82da2:	685a      	ldr	r2, [r3, #4]
   82da4:	f022 0203 	bic.w	r2, r2, #3
   82da8:	4291      	cmp	r1, r2
   82daa:	d202      	bcs.n	82db2 <_malloc_r+0x392>
   82dac:	689b      	ldr	r3, [r3, #8]
   82dae:	4298      	cmp	r0, r3
   82db0:	d1f7      	bne.n	82da2 <_malloc_r+0x382>
   82db2:	68d9      	ldr	r1, [r3, #12]
   82db4:	687a      	ldr	r2, [r7, #4]
   82db6:	60e1      	str	r1, [r4, #12]
   82db8:	60a3      	str	r3, [r4, #8]
   82dba:	608c      	str	r4, [r1, #8]
   82dbc:	60dc      	str	r4, [r3, #12]
   82dbe:	e6b6      	b.n	82b2e <_malloc_r+0x10e>
   82dc0:	f045 0701 	orr.w	r7, r5, #1
   82dc4:	f042 0101 	orr.w	r1, r2, #1
   82dc8:	4425      	add	r5, r4
   82dca:	6067      	str	r7, [r4, #4]
   82dcc:	4630      	mov	r0, r6
   82dce:	615d      	str	r5, [r3, #20]
   82dd0:	611d      	str	r5, [r3, #16]
   82dd2:	f8c5 e00c 	str.w	lr, [r5, #12]
   82dd6:	f8c5 e008 	str.w	lr, [r5, #8]
   82dda:	6069      	str	r1, [r5, #4]
   82ddc:	50aa      	str	r2, [r5, r2]
   82dde:	3408      	adds	r4, #8
   82de0:	f000 f9e2 	bl	831a8 <__malloc_unlock>
   82de4:	e648      	b.n	82a78 <_malloc_r+0x58>
   82de6:	685a      	ldr	r2, [r3, #4]
   82de8:	e6a1      	b.n	82b2e <_malloc_r+0x10e>
   82dea:	f109 0901 	add.w	r9, r9, #1
   82dee:	f019 0f03 	tst.w	r9, #3
   82df2:	f104 0408 	add.w	r4, r4, #8
   82df6:	f47f aead 	bne.w	82b54 <_malloc_r+0x134>
   82dfa:	e02d      	b.n	82e58 <_malloc_r+0x438>
   82dfc:	f104 0308 	add.w	r3, r4, #8
   82e00:	6964      	ldr	r4, [r4, #20]
   82e02:	42a3      	cmp	r3, r4
   82e04:	bf08      	it	eq
   82e06:	f10c 0c02 	addeq.w	ip, ip, #2
   82e0a:	f43f ae67 	beq.w	82adc <_malloc_r+0xbc>
   82e0e:	e623      	b.n	82a58 <_malloc_r+0x38>
   82e10:	4419      	add	r1, r3
   82e12:	6848      	ldr	r0, [r1, #4]
   82e14:	461c      	mov	r4, r3
   82e16:	f854 2f08 	ldr.w	r2, [r4, #8]!
   82e1a:	68db      	ldr	r3, [r3, #12]
   82e1c:	f040 0501 	orr.w	r5, r0, #1
   82e20:	604d      	str	r5, [r1, #4]
   82e22:	4630      	mov	r0, r6
   82e24:	60d3      	str	r3, [r2, #12]
   82e26:	609a      	str	r2, [r3, #8]
   82e28:	f000 f9be 	bl	831a8 <__malloc_unlock>
   82e2c:	e624      	b.n	82a78 <_malloc_r+0x58>
   82e2e:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   82e32:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82e36:	e63b      	b.n	82ab0 <_malloc_r+0x90>
   82e38:	098a      	lsrs	r2, r1, #6
   82e3a:	3238      	adds	r2, #56	; 0x38
   82e3c:	0050      	lsls	r0, r2, #1
   82e3e:	e7a8      	b.n	82d92 <_malloc_r+0x372>
   82e40:	42bc      	cmp	r4, r7
   82e42:	f43f af02 	beq.w	82c4a <_malloc_r+0x22a>
   82e46:	68bc      	ldr	r4, [r7, #8]
   82e48:	6862      	ldr	r2, [r4, #4]
   82e4a:	f022 0203 	bic.w	r2, r2, #3
   82e4e:	e761      	b.n	82d14 <_malloc_r+0x2f4>
   82e50:	f8d8 8000 	ldr.w	r8, [r8]
   82e54:	4598      	cmp	r8, r3
   82e56:	d17a      	bne.n	82f4e <_malloc_r+0x52e>
   82e58:	f01c 0f03 	tst.w	ip, #3
   82e5c:	f1a8 0308 	sub.w	r3, r8, #8
   82e60:	f10c 3cff 	add.w	ip, ip, #4294967295
   82e64:	d1f4      	bne.n	82e50 <_malloc_r+0x430>
   82e66:	687b      	ldr	r3, [r7, #4]
   82e68:	ea23 0300 	bic.w	r3, r3, r0
   82e6c:	607b      	str	r3, [r7, #4]
   82e6e:	0040      	lsls	r0, r0, #1
   82e70:	4298      	cmp	r0, r3
   82e72:	f63f aebe 	bhi.w	82bf2 <_malloc_r+0x1d2>
   82e76:	2800      	cmp	r0, #0
   82e78:	f43f aebb 	beq.w	82bf2 <_malloc_r+0x1d2>
   82e7c:	4203      	tst	r3, r0
   82e7e:	46cc      	mov	ip, r9
   82e80:	f47f ae64 	bne.w	82b4c <_malloc_r+0x12c>
   82e84:	0040      	lsls	r0, r0, #1
   82e86:	4203      	tst	r3, r0
   82e88:	f10c 0c04 	add.w	ip, ip, #4
   82e8c:	d0fa      	beq.n	82e84 <_malloc_r+0x464>
   82e8e:	e65d      	b.n	82b4c <_malloc_r+0x12c>
   82e90:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   82e94:	d819      	bhi.n	82eca <_malloc_r+0x4aa>
   82e96:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   82e9a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   82e9e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82ea2:	e605      	b.n	82ab0 <_malloc_r+0x90>
   82ea4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   82ea8:	e6ee      	b.n	82c88 <_malloc_r+0x268>
   82eaa:	2301      	movs	r3, #1
   82eac:	f8c8 3004 	str.w	r3, [r8, #4]
   82eb0:	4644      	mov	r4, r8
   82eb2:	2200      	movs	r2, #0
   82eb4:	e72e      	b.n	82d14 <_malloc_r+0x2f4>
   82eb6:	1092      	asrs	r2, r2, #2
   82eb8:	2001      	movs	r0, #1
   82eba:	4090      	lsls	r0, r2
   82ebc:	f8d8 2004 	ldr.w	r2, [r8, #4]
   82ec0:	4619      	mov	r1, r3
   82ec2:	4302      	orrs	r2, r0
   82ec4:	f8c8 2004 	str.w	r2, [r8, #4]
   82ec8:	e775      	b.n	82db6 <_malloc_r+0x396>
   82eca:	f240 5354 	movw	r3, #1364	; 0x554
   82ece:	459c      	cmp	ip, r3
   82ed0:	d81b      	bhi.n	82f0a <_malloc_r+0x4ea>
   82ed2:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   82ed6:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   82eda:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82ede:	e5e7      	b.n	82ab0 <_malloc_r+0x90>
   82ee0:	f10a 0a10 	add.w	sl, sl, #16
   82ee4:	e6a3      	b.n	82c2e <_malloc_r+0x20e>
   82ee6:	2b54      	cmp	r3, #84	; 0x54
   82ee8:	d81f      	bhi.n	82f2a <_malloc_r+0x50a>
   82eea:	0b0a      	lsrs	r2, r1, #12
   82eec:	326e      	adds	r2, #110	; 0x6e
   82eee:	0050      	lsls	r0, r2, #1
   82ef0:	e74f      	b.n	82d92 <_malloc_r+0x372>
   82ef2:	f3cb 010b 	ubfx	r1, fp, #0, #12
   82ef6:	2900      	cmp	r1, #0
   82ef8:	f47f aeb1 	bne.w	82c5e <_malloc_r+0x23e>
   82efc:	eb0a 0109 	add.w	r1, sl, r9
   82f00:	68ba      	ldr	r2, [r7, #8]
   82f02:	f041 0101 	orr.w	r1, r1, #1
   82f06:	6051      	str	r1, [r2, #4]
   82f08:	e6f6      	b.n	82cf8 <_malloc_r+0x2d8>
   82f0a:	21fc      	movs	r1, #252	; 0xfc
   82f0c:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   82f10:	e5ce      	b.n	82ab0 <_malloc_r+0x90>
   82f12:	2201      	movs	r2, #1
   82f14:	f04f 0a00 	mov.w	sl, #0
   82f18:	e6cb      	b.n	82cb2 <_malloc_r+0x292>
   82f1a:	f104 0108 	add.w	r1, r4, #8
   82f1e:	4630      	mov	r0, r6
   82f20:	f7ff fa80 	bl	82424 <_free_r>
   82f24:	f8da 3000 	ldr.w	r3, [sl]
   82f28:	e6e6      	b.n	82cf8 <_malloc_r+0x2d8>
   82f2a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   82f2e:	d803      	bhi.n	82f38 <_malloc_r+0x518>
   82f30:	0bca      	lsrs	r2, r1, #15
   82f32:	3277      	adds	r2, #119	; 0x77
   82f34:	0050      	lsls	r0, r2, #1
   82f36:	e72c      	b.n	82d92 <_malloc_r+0x372>
   82f38:	f240 5254 	movw	r2, #1364	; 0x554
   82f3c:	4293      	cmp	r3, r2
   82f3e:	d803      	bhi.n	82f48 <_malloc_r+0x528>
   82f40:	0c8a      	lsrs	r2, r1, #18
   82f42:	327c      	adds	r2, #124	; 0x7c
   82f44:	0050      	lsls	r0, r2, #1
   82f46:	e724      	b.n	82d92 <_malloc_r+0x372>
   82f48:	20fc      	movs	r0, #252	; 0xfc
   82f4a:	227e      	movs	r2, #126	; 0x7e
   82f4c:	e721      	b.n	82d92 <_malloc_r+0x372>
   82f4e:	687b      	ldr	r3, [r7, #4]
   82f50:	e78d      	b.n	82e6e <_malloc_r+0x44e>
   82f52:	bf00      	nop
   82f54:	20070590 	.word	0x20070590

00082f58 <memchr>:
   82f58:	0783      	lsls	r3, r0, #30
   82f5a:	b470      	push	{r4, r5, r6}
   82f5c:	b2c9      	uxtb	r1, r1
   82f5e:	d040      	beq.n	82fe2 <memchr+0x8a>
   82f60:	1e54      	subs	r4, r2, #1
   82f62:	b32a      	cbz	r2, 82fb0 <memchr+0x58>
   82f64:	7803      	ldrb	r3, [r0, #0]
   82f66:	428b      	cmp	r3, r1
   82f68:	d023      	beq.n	82fb2 <memchr+0x5a>
   82f6a:	1c43      	adds	r3, r0, #1
   82f6c:	e004      	b.n	82f78 <memchr+0x20>
   82f6e:	b1fc      	cbz	r4, 82fb0 <memchr+0x58>
   82f70:	7805      	ldrb	r5, [r0, #0]
   82f72:	4614      	mov	r4, r2
   82f74:	428d      	cmp	r5, r1
   82f76:	d01c      	beq.n	82fb2 <memchr+0x5a>
   82f78:	f013 0f03 	tst.w	r3, #3
   82f7c:	4618      	mov	r0, r3
   82f7e:	f104 32ff 	add.w	r2, r4, #4294967295
   82f82:	f103 0301 	add.w	r3, r3, #1
   82f86:	d1f2      	bne.n	82f6e <memchr+0x16>
   82f88:	2c03      	cmp	r4, #3
   82f8a:	d814      	bhi.n	82fb6 <memchr+0x5e>
   82f8c:	1e65      	subs	r5, r4, #1
   82f8e:	b354      	cbz	r4, 82fe6 <memchr+0x8e>
   82f90:	7803      	ldrb	r3, [r0, #0]
   82f92:	428b      	cmp	r3, r1
   82f94:	d00d      	beq.n	82fb2 <memchr+0x5a>
   82f96:	1c42      	adds	r2, r0, #1
   82f98:	2300      	movs	r3, #0
   82f9a:	e002      	b.n	82fa2 <memchr+0x4a>
   82f9c:	7804      	ldrb	r4, [r0, #0]
   82f9e:	428c      	cmp	r4, r1
   82fa0:	d007      	beq.n	82fb2 <memchr+0x5a>
   82fa2:	42ab      	cmp	r3, r5
   82fa4:	4610      	mov	r0, r2
   82fa6:	f103 0301 	add.w	r3, r3, #1
   82faa:	f102 0201 	add.w	r2, r2, #1
   82fae:	d1f5      	bne.n	82f9c <memchr+0x44>
   82fb0:	2000      	movs	r0, #0
   82fb2:	bc70      	pop	{r4, r5, r6}
   82fb4:	4770      	bx	lr
   82fb6:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   82fba:	4603      	mov	r3, r0
   82fbc:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   82fc0:	681a      	ldr	r2, [r3, #0]
   82fc2:	4618      	mov	r0, r3
   82fc4:	4072      	eors	r2, r6
   82fc6:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   82fca:	ea25 0202 	bic.w	r2, r5, r2
   82fce:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   82fd2:	f103 0304 	add.w	r3, r3, #4
   82fd6:	d1d9      	bne.n	82f8c <memchr+0x34>
   82fd8:	3c04      	subs	r4, #4
   82fda:	2c03      	cmp	r4, #3
   82fdc:	4618      	mov	r0, r3
   82fde:	d8ef      	bhi.n	82fc0 <memchr+0x68>
   82fe0:	e7d4      	b.n	82f8c <memchr+0x34>
   82fe2:	4614      	mov	r4, r2
   82fe4:	e7d0      	b.n	82f88 <memchr+0x30>
   82fe6:	4620      	mov	r0, r4
   82fe8:	e7e3      	b.n	82fb2 <memchr+0x5a>
   82fea:	bf00      	nop

00082fec <memcpy>:
   82fec:	4684      	mov	ip, r0
   82fee:	ea41 0300 	orr.w	r3, r1, r0
   82ff2:	f013 0303 	ands.w	r3, r3, #3
   82ff6:	d149      	bne.n	8308c <memcpy+0xa0>
   82ff8:	3a40      	subs	r2, #64	; 0x40
   82ffa:	d323      	bcc.n	83044 <memcpy+0x58>
   82ffc:	680b      	ldr	r3, [r1, #0]
   82ffe:	6003      	str	r3, [r0, #0]
   83000:	684b      	ldr	r3, [r1, #4]
   83002:	6043      	str	r3, [r0, #4]
   83004:	688b      	ldr	r3, [r1, #8]
   83006:	6083      	str	r3, [r0, #8]
   83008:	68cb      	ldr	r3, [r1, #12]
   8300a:	60c3      	str	r3, [r0, #12]
   8300c:	690b      	ldr	r3, [r1, #16]
   8300e:	6103      	str	r3, [r0, #16]
   83010:	694b      	ldr	r3, [r1, #20]
   83012:	6143      	str	r3, [r0, #20]
   83014:	698b      	ldr	r3, [r1, #24]
   83016:	6183      	str	r3, [r0, #24]
   83018:	69cb      	ldr	r3, [r1, #28]
   8301a:	61c3      	str	r3, [r0, #28]
   8301c:	6a0b      	ldr	r3, [r1, #32]
   8301e:	6203      	str	r3, [r0, #32]
   83020:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   83022:	6243      	str	r3, [r0, #36]	; 0x24
   83024:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83026:	6283      	str	r3, [r0, #40]	; 0x28
   83028:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8302a:	62c3      	str	r3, [r0, #44]	; 0x2c
   8302c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8302e:	6303      	str	r3, [r0, #48]	; 0x30
   83030:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   83032:	6343      	str	r3, [r0, #52]	; 0x34
   83034:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   83036:	6383      	str	r3, [r0, #56]	; 0x38
   83038:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8303a:	63c3      	str	r3, [r0, #60]	; 0x3c
   8303c:	3040      	adds	r0, #64	; 0x40
   8303e:	3140      	adds	r1, #64	; 0x40
   83040:	3a40      	subs	r2, #64	; 0x40
   83042:	d2db      	bcs.n	82ffc <memcpy+0x10>
   83044:	3230      	adds	r2, #48	; 0x30
   83046:	d30b      	bcc.n	83060 <memcpy+0x74>
   83048:	680b      	ldr	r3, [r1, #0]
   8304a:	6003      	str	r3, [r0, #0]
   8304c:	684b      	ldr	r3, [r1, #4]
   8304e:	6043      	str	r3, [r0, #4]
   83050:	688b      	ldr	r3, [r1, #8]
   83052:	6083      	str	r3, [r0, #8]
   83054:	68cb      	ldr	r3, [r1, #12]
   83056:	60c3      	str	r3, [r0, #12]
   83058:	3010      	adds	r0, #16
   8305a:	3110      	adds	r1, #16
   8305c:	3a10      	subs	r2, #16
   8305e:	d2f3      	bcs.n	83048 <memcpy+0x5c>
   83060:	320c      	adds	r2, #12
   83062:	d305      	bcc.n	83070 <memcpy+0x84>
   83064:	f851 3b04 	ldr.w	r3, [r1], #4
   83068:	f840 3b04 	str.w	r3, [r0], #4
   8306c:	3a04      	subs	r2, #4
   8306e:	d2f9      	bcs.n	83064 <memcpy+0x78>
   83070:	3204      	adds	r2, #4
   83072:	d008      	beq.n	83086 <memcpy+0x9a>
   83074:	07d2      	lsls	r2, r2, #31
   83076:	bf1c      	itt	ne
   83078:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8307c:	f800 3b01 	strbne.w	r3, [r0], #1
   83080:	d301      	bcc.n	83086 <memcpy+0x9a>
   83082:	880b      	ldrh	r3, [r1, #0]
   83084:	8003      	strh	r3, [r0, #0]
   83086:	4660      	mov	r0, ip
   83088:	4770      	bx	lr
   8308a:	bf00      	nop
   8308c:	2a08      	cmp	r2, #8
   8308e:	d313      	bcc.n	830b8 <memcpy+0xcc>
   83090:	078b      	lsls	r3, r1, #30
   83092:	d0b1      	beq.n	82ff8 <memcpy+0xc>
   83094:	f010 0303 	ands.w	r3, r0, #3
   83098:	d0ae      	beq.n	82ff8 <memcpy+0xc>
   8309a:	f1c3 0304 	rsb	r3, r3, #4
   8309e:	1ad2      	subs	r2, r2, r3
   830a0:	07db      	lsls	r3, r3, #31
   830a2:	bf1c      	itt	ne
   830a4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   830a8:	f800 3b01 	strbne.w	r3, [r0], #1
   830ac:	d3a4      	bcc.n	82ff8 <memcpy+0xc>
   830ae:	f831 3b02 	ldrh.w	r3, [r1], #2
   830b2:	f820 3b02 	strh.w	r3, [r0], #2
   830b6:	e79f      	b.n	82ff8 <memcpy+0xc>
   830b8:	3a04      	subs	r2, #4
   830ba:	d3d9      	bcc.n	83070 <memcpy+0x84>
   830bc:	3a01      	subs	r2, #1
   830be:	f811 3b01 	ldrb.w	r3, [r1], #1
   830c2:	f800 3b01 	strb.w	r3, [r0], #1
   830c6:	d2f9      	bcs.n	830bc <memcpy+0xd0>
   830c8:	780b      	ldrb	r3, [r1, #0]
   830ca:	7003      	strb	r3, [r0, #0]
   830cc:	784b      	ldrb	r3, [r1, #1]
   830ce:	7043      	strb	r3, [r0, #1]
   830d0:	788b      	ldrb	r3, [r1, #2]
   830d2:	7083      	strb	r3, [r0, #2]
   830d4:	4660      	mov	r0, ip
   830d6:	4770      	bx	lr

000830d8 <memmove>:
   830d8:	4288      	cmp	r0, r1
   830da:	b4f0      	push	{r4, r5, r6, r7}
   830dc:	d910      	bls.n	83100 <memmove+0x28>
   830de:	188c      	adds	r4, r1, r2
   830e0:	42a0      	cmp	r0, r4
   830e2:	d20d      	bcs.n	83100 <memmove+0x28>
   830e4:	1885      	adds	r5, r0, r2
   830e6:	1e53      	subs	r3, r2, #1
   830e8:	b142      	cbz	r2, 830fc <memmove+0x24>
   830ea:	4621      	mov	r1, r4
   830ec:	462a      	mov	r2, r5
   830ee:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   830f2:	3b01      	subs	r3, #1
   830f4:	f802 4d01 	strb.w	r4, [r2, #-1]!
   830f8:	1c5c      	adds	r4, r3, #1
   830fa:	d1f8      	bne.n	830ee <memmove+0x16>
   830fc:	bcf0      	pop	{r4, r5, r6, r7}
   830fe:	4770      	bx	lr
   83100:	2a0f      	cmp	r2, #15
   83102:	d944      	bls.n	8318e <memmove+0xb6>
   83104:	ea40 0301 	orr.w	r3, r0, r1
   83108:	079b      	lsls	r3, r3, #30
   8310a:	d144      	bne.n	83196 <memmove+0xbe>
   8310c:	f1a2 0710 	sub.w	r7, r2, #16
   83110:	093f      	lsrs	r7, r7, #4
   83112:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   83116:	3610      	adds	r6, #16
   83118:	460c      	mov	r4, r1
   8311a:	4603      	mov	r3, r0
   8311c:	6825      	ldr	r5, [r4, #0]
   8311e:	3310      	adds	r3, #16
   83120:	f843 5c10 	str.w	r5, [r3, #-16]
   83124:	6865      	ldr	r5, [r4, #4]
   83126:	3410      	adds	r4, #16
   83128:	f843 5c0c 	str.w	r5, [r3, #-12]
   8312c:	f854 5c08 	ldr.w	r5, [r4, #-8]
   83130:	f843 5c08 	str.w	r5, [r3, #-8]
   83134:	f854 5c04 	ldr.w	r5, [r4, #-4]
   83138:	f843 5c04 	str.w	r5, [r3, #-4]
   8313c:	42b3      	cmp	r3, r6
   8313e:	d1ed      	bne.n	8311c <memmove+0x44>
   83140:	1c7b      	adds	r3, r7, #1
   83142:	f002 0c0f 	and.w	ip, r2, #15
   83146:	011b      	lsls	r3, r3, #4
   83148:	f1bc 0f03 	cmp.w	ip, #3
   8314c:	4419      	add	r1, r3
   8314e:	4403      	add	r3, r0
   83150:	d923      	bls.n	8319a <memmove+0xc2>
   83152:	460e      	mov	r6, r1
   83154:	461d      	mov	r5, r3
   83156:	4664      	mov	r4, ip
   83158:	f856 7b04 	ldr.w	r7, [r6], #4
   8315c:	3c04      	subs	r4, #4
   8315e:	2c03      	cmp	r4, #3
   83160:	f845 7b04 	str.w	r7, [r5], #4
   83164:	d8f8      	bhi.n	83158 <memmove+0x80>
   83166:	f1ac 0404 	sub.w	r4, ip, #4
   8316a:	f024 0403 	bic.w	r4, r4, #3
   8316e:	3404      	adds	r4, #4
   83170:	f002 0203 	and.w	r2, r2, #3
   83174:	4423      	add	r3, r4
   83176:	4421      	add	r1, r4
   83178:	2a00      	cmp	r2, #0
   8317a:	d0bf      	beq.n	830fc <memmove+0x24>
   8317c:	441a      	add	r2, r3
   8317e:	f811 4b01 	ldrb.w	r4, [r1], #1
   83182:	f803 4b01 	strb.w	r4, [r3], #1
   83186:	4293      	cmp	r3, r2
   83188:	d1f9      	bne.n	8317e <memmove+0xa6>
   8318a:	bcf0      	pop	{r4, r5, r6, r7}
   8318c:	4770      	bx	lr
   8318e:	4603      	mov	r3, r0
   83190:	2a00      	cmp	r2, #0
   83192:	d1f3      	bne.n	8317c <memmove+0xa4>
   83194:	e7b2      	b.n	830fc <memmove+0x24>
   83196:	4603      	mov	r3, r0
   83198:	e7f0      	b.n	8317c <memmove+0xa4>
   8319a:	4662      	mov	r2, ip
   8319c:	2a00      	cmp	r2, #0
   8319e:	d1ed      	bne.n	8317c <memmove+0xa4>
   831a0:	e7ac      	b.n	830fc <memmove+0x24>
   831a2:	bf00      	nop

000831a4 <__malloc_lock>:
   831a4:	4770      	bx	lr
   831a6:	bf00      	nop

000831a8 <__malloc_unlock>:
   831a8:	4770      	bx	lr
   831aa:	bf00      	nop

000831ac <_realloc_r>:
   831ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   831b0:	460c      	mov	r4, r1
   831b2:	b083      	sub	sp, #12
   831b4:	4690      	mov	r8, r2
   831b6:	4681      	mov	r9, r0
   831b8:	2900      	cmp	r1, #0
   831ba:	f000 80ba 	beq.w	83332 <_realloc_r+0x186>
   831be:	f7ff fff1 	bl	831a4 <__malloc_lock>
   831c2:	f108 060b 	add.w	r6, r8, #11
   831c6:	f854 3c04 	ldr.w	r3, [r4, #-4]
   831ca:	2e16      	cmp	r6, #22
   831cc:	f023 0503 	bic.w	r5, r3, #3
   831d0:	f1a4 0708 	sub.w	r7, r4, #8
   831d4:	d84b      	bhi.n	8326e <_realloc_r+0xc2>
   831d6:	2110      	movs	r1, #16
   831d8:	460e      	mov	r6, r1
   831da:	45b0      	cmp	r8, r6
   831dc:	d84c      	bhi.n	83278 <_realloc_r+0xcc>
   831de:	428d      	cmp	r5, r1
   831e0:	da51      	bge.n	83286 <_realloc_r+0xda>
   831e2:	f8df b384 	ldr.w	fp, [pc, #900]	; 83568 <_realloc_r+0x3bc>
   831e6:	1978      	adds	r0, r7, r5
   831e8:	f8db e008 	ldr.w	lr, [fp, #8]
   831ec:	4586      	cmp	lr, r0
   831ee:	f000 80a6 	beq.w	8333e <_realloc_r+0x192>
   831f2:	6842      	ldr	r2, [r0, #4]
   831f4:	f022 0c01 	bic.w	ip, r2, #1
   831f8:	4484      	add	ip, r0
   831fa:	f8dc c004 	ldr.w	ip, [ip, #4]
   831fe:	f01c 0f01 	tst.w	ip, #1
   83202:	d054      	beq.n	832ae <_realloc_r+0x102>
   83204:	2200      	movs	r2, #0
   83206:	4610      	mov	r0, r2
   83208:	07db      	lsls	r3, r3, #31
   8320a:	d46f      	bmi.n	832ec <_realloc_r+0x140>
   8320c:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83210:	ebc3 0a07 	rsb	sl, r3, r7
   83214:	f8da 3004 	ldr.w	r3, [sl, #4]
   83218:	f023 0303 	bic.w	r3, r3, #3
   8321c:	442b      	add	r3, r5
   8321e:	2800      	cmp	r0, #0
   83220:	d062      	beq.n	832e8 <_realloc_r+0x13c>
   83222:	4570      	cmp	r0, lr
   83224:	f000 80e9 	beq.w	833fa <_realloc_r+0x24e>
   83228:	eb02 0e03 	add.w	lr, r2, r3
   8322c:	458e      	cmp	lr, r1
   8322e:	db5b      	blt.n	832e8 <_realloc_r+0x13c>
   83230:	68c3      	ldr	r3, [r0, #12]
   83232:	6882      	ldr	r2, [r0, #8]
   83234:	46d0      	mov	r8, sl
   83236:	60d3      	str	r3, [r2, #12]
   83238:	609a      	str	r2, [r3, #8]
   8323a:	f858 1f08 	ldr.w	r1, [r8, #8]!
   8323e:	f8da 300c 	ldr.w	r3, [sl, #12]
   83242:	1f2a      	subs	r2, r5, #4
   83244:	2a24      	cmp	r2, #36	; 0x24
   83246:	60cb      	str	r3, [r1, #12]
   83248:	6099      	str	r1, [r3, #8]
   8324a:	f200 8123 	bhi.w	83494 <_realloc_r+0x2e8>
   8324e:	2a13      	cmp	r2, #19
   83250:	f240 80b0 	bls.w	833b4 <_realloc_r+0x208>
   83254:	6823      	ldr	r3, [r4, #0]
   83256:	2a1b      	cmp	r2, #27
   83258:	f8ca 3008 	str.w	r3, [sl, #8]
   8325c:	6863      	ldr	r3, [r4, #4]
   8325e:	f8ca 300c 	str.w	r3, [sl, #12]
   83262:	f200 812b 	bhi.w	834bc <_realloc_r+0x310>
   83266:	3408      	adds	r4, #8
   83268:	f10a 0310 	add.w	r3, sl, #16
   8326c:	e0a3      	b.n	833b6 <_realloc_r+0x20a>
   8326e:	f026 0607 	bic.w	r6, r6, #7
   83272:	2e00      	cmp	r6, #0
   83274:	4631      	mov	r1, r6
   83276:	dab0      	bge.n	831da <_realloc_r+0x2e>
   83278:	230c      	movs	r3, #12
   8327a:	2000      	movs	r0, #0
   8327c:	f8c9 3000 	str.w	r3, [r9]
   83280:	b003      	add	sp, #12
   83282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83286:	46a0      	mov	r8, r4
   83288:	1baa      	subs	r2, r5, r6
   8328a:	2a0f      	cmp	r2, #15
   8328c:	f003 0301 	and.w	r3, r3, #1
   83290:	d81a      	bhi.n	832c8 <_realloc_r+0x11c>
   83292:	432b      	orrs	r3, r5
   83294:	607b      	str	r3, [r7, #4]
   83296:	443d      	add	r5, r7
   83298:	686b      	ldr	r3, [r5, #4]
   8329a:	f043 0301 	orr.w	r3, r3, #1
   8329e:	606b      	str	r3, [r5, #4]
   832a0:	4648      	mov	r0, r9
   832a2:	f7ff ff81 	bl	831a8 <__malloc_unlock>
   832a6:	4640      	mov	r0, r8
   832a8:	b003      	add	sp, #12
   832aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   832ae:	f022 0203 	bic.w	r2, r2, #3
   832b2:	eb02 0c05 	add.w	ip, r2, r5
   832b6:	458c      	cmp	ip, r1
   832b8:	dba6      	blt.n	83208 <_realloc_r+0x5c>
   832ba:	68c2      	ldr	r2, [r0, #12]
   832bc:	6881      	ldr	r1, [r0, #8]
   832be:	46a0      	mov	r8, r4
   832c0:	60ca      	str	r2, [r1, #12]
   832c2:	4665      	mov	r5, ip
   832c4:	6091      	str	r1, [r2, #8]
   832c6:	e7df      	b.n	83288 <_realloc_r+0xdc>
   832c8:	19b9      	adds	r1, r7, r6
   832ca:	4333      	orrs	r3, r6
   832cc:	f042 0001 	orr.w	r0, r2, #1
   832d0:	607b      	str	r3, [r7, #4]
   832d2:	440a      	add	r2, r1
   832d4:	6048      	str	r0, [r1, #4]
   832d6:	6853      	ldr	r3, [r2, #4]
   832d8:	3108      	adds	r1, #8
   832da:	f043 0301 	orr.w	r3, r3, #1
   832de:	6053      	str	r3, [r2, #4]
   832e0:	4648      	mov	r0, r9
   832e2:	f7ff f89f 	bl	82424 <_free_r>
   832e6:	e7db      	b.n	832a0 <_realloc_r+0xf4>
   832e8:	428b      	cmp	r3, r1
   832ea:	da33      	bge.n	83354 <_realloc_r+0x1a8>
   832ec:	4641      	mov	r1, r8
   832ee:	4648      	mov	r0, r9
   832f0:	f7ff fb96 	bl	82a20 <_malloc_r>
   832f4:	4680      	mov	r8, r0
   832f6:	2800      	cmp	r0, #0
   832f8:	d0d2      	beq.n	832a0 <_realloc_r+0xf4>
   832fa:	f854 3c04 	ldr.w	r3, [r4, #-4]
   832fe:	f1a0 0108 	sub.w	r1, r0, #8
   83302:	f023 0201 	bic.w	r2, r3, #1
   83306:	443a      	add	r2, r7
   83308:	4291      	cmp	r1, r2
   8330a:	f000 80bc 	beq.w	83486 <_realloc_r+0x2da>
   8330e:	1f2a      	subs	r2, r5, #4
   83310:	2a24      	cmp	r2, #36	; 0x24
   83312:	d86e      	bhi.n	833f2 <_realloc_r+0x246>
   83314:	2a13      	cmp	r2, #19
   83316:	d842      	bhi.n	8339e <_realloc_r+0x1f2>
   83318:	4603      	mov	r3, r0
   8331a:	4622      	mov	r2, r4
   8331c:	6811      	ldr	r1, [r2, #0]
   8331e:	6019      	str	r1, [r3, #0]
   83320:	6851      	ldr	r1, [r2, #4]
   83322:	6059      	str	r1, [r3, #4]
   83324:	6892      	ldr	r2, [r2, #8]
   83326:	609a      	str	r2, [r3, #8]
   83328:	4621      	mov	r1, r4
   8332a:	4648      	mov	r0, r9
   8332c:	f7ff f87a 	bl	82424 <_free_r>
   83330:	e7b6      	b.n	832a0 <_realloc_r+0xf4>
   83332:	4611      	mov	r1, r2
   83334:	b003      	add	sp, #12
   83336:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8333a:	f7ff bb71 	b.w	82a20 <_malloc_r>
   8333e:	f8de 2004 	ldr.w	r2, [lr, #4]
   83342:	f106 0c10 	add.w	ip, r6, #16
   83346:	f022 0203 	bic.w	r2, r2, #3
   8334a:	1950      	adds	r0, r2, r5
   8334c:	4560      	cmp	r0, ip
   8334e:	da3d      	bge.n	833cc <_realloc_r+0x220>
   83350:	4670      	mov	r0, lr
   83352:	e759      	b.n	83208 <_realloc_r+0x5c>
   83354:	46d0      	mov	r8, sl
   83356:	f858 0f08 	ldr.w	r0, [r8, #8]!
   8335a:	f8da 100c 	ldr.w	r1, [sl, #12]
   8335e:	1f2a      	subs	r2, r5, #4
   83360:	2a24      	cmp	r2, #36	; 0x24
   83362:	60c1      	str	r1, [r0, #12]
   83364:	6088      	str	r0, [r1, #8]
   83366:	f200 80a0 	bhi.w	834aa <_realloc_r+0x2fe>
   8336a:	2a13      	cmp	r2, #19
   8336c:	f240 809b 	bls.w	834a6 <_realloc_r+0x2fa>
   83370:	6821      	ldr	r1, [r4, #0]
   83372:	2a1b      	cmp	r2, #27
   83374:	f8ca 1008 	str.w	r1, [sl, #8]
   83378:	6861      	ldr	r1, [r4, #4]
   8337a:	f8ca 100c 	str.w	r1, [sl, #12]
   8337e:	f200 80b2 	bhi.w	834e6 <_realloc_r+0x33a>
   83382:	3408      	adds	r4, #8
   83384:	f10a 0210 	add.w	r2, sl, #16
   83388:	6821      	ldr	r1, [r4, #0]
   8338a:	461d      	mov	r5, r3
   8338c:	6011      	str	r1, [r2, #0]
   8338e:	6861      	ldr	r1, [r4, #4]
   83390:	4657      	mov	r7, sl
   83392:	6051      	str	r1, [r2, #4]
   83394:	68a3      	ldr	r3, [r4, #8]
   83396:	6093      	str	r3, [r2, #8]
   83398:	f8da 3004 	ldr.w	r3, [sl, #4]
   8339c:	e774      	b.n	83288 <_realloc_r+0xdc>
   8339e:	6823      	ldr	r3, [r4, #0]
   833a0:	2a1b      	cmp	r2, #27
   833a2:	6003      	str	r3, [r0, #0]
   833a4:	6863      	ldr	r3, [r4, #4]
   833a6:	6043      	str	r3, [r0, #4]
   833a8:	d862      	bhi.n	83470 <_realloc_r+0x2c4>
   833aa:	f100 0308 	add.w	r3, r0, #8
   833ae:	f104 0208 	add.w	r2, r4, #8
   833b2:	e7b3      	b.n	8331c <_realloc_r+0x170>
   833b4:	4643      	mov	r3, r8
   833b6:	6822      	ldr	r2, [r4, #0]
   833b8:	4675      	mov	r5, lr
   833ba:	601a      	str	r2, [r3, #0]
   833bc:	6862      	ldr	r2, [r4, #4]
   833be:	4657      	mov	r7, sl
   833c0:	605a      	str	r2, [r3, #4]
   833c2:	68a2      	ldr	r2, [r4, #8]
   833c4:	609a      	str	r2, [r3, #8]
   833c6:	f8da 3004 	ldr.w	r3, [sl, #4]
   833ca:	e75d      	b.n	83288 <_realloc_r+0xdc>
   833cc:	1b83      	subs	r3, r0, r6
   833ce:	4437      	add	r7, r6
   833d0:	f043 0301 	orr.w	r3, r3, #1
   833d4:	f8cb 7008 	str.w	r7, [fp, #8]
   833d8:	607b      	str	r3, [r7, #4]
   833da:	f854 3c04 	ldr.w	r3, [r4, #-4]
   833de:	4648      	mov	r0, r9
   833e0:	f003 0301 	and.w	r3, r3, #1
   833e4:	431e      	orrs	r6, r3
   833e6:	f844 6c04 	str.w	r6, [r4, #-4]
   833ea:	f7ff fedd 	bl	831a8 <__malloc_unlock>
   833ee:	4620      	mov	r0, r4
   833f0:	e75a      	b.n	832a8 <_realloc_r+0xfc>
   833f2:	4621      	mov	r1, r4
   833f4:	f7ff fe70 	bl	830d8 <memmove>
   833f8:	e796      	b.n	83328 <_realloc_r+0x17c>
   833fa:	eb02 0c03 	add.w	ip, r2, r3
   833fe:	f106 0210 	add.w	r2, r6, #16
   83402:	4594      	cmp	ip, r2
   83404:	f6ff af70 	blt.w	832e8 <_realloc_r+0x13c>
   83408:	4657      	mov	r7, sl
   8340a:	f857 1f08 	ldr.w	r1, [r7, #8]!
   8340e:	f8da 300c 	ldr.w	r3, [sl, #12]
   83412:	1f2a      	subs	r2, r5, #4
   83414:	2a24      	cmp	r2, #36	; 0x24
   83416:	60cb      	str	r3, [r1, #12]
   83418:	6099      	str	r1, [r3, #8]
   8341a:	f200 8086 	bhi.w	8352a <_realloc_r+0x37e>
   8341e:	2a13      	cmp	r2, #19
   83420:	d977      	bls.n	83512 <_realloc_r+0x366>
   83422:	6823      	ldr	r3, [r4, #0]
   83424:	2a1b      	cmp	r2, #27
   83426:	f8ca 3008 	str.w	r3, [sl, #8]
   8342a:	6863      	ldr	r3, [r4, #4]
   8342c:	f8ca 300c 	str.w	r3, [sl, #12]
   83430:	f200 8084 	bhi.w	8353c <_realloc_r+0x390>
   83434:	3408      	adds	r4, #8
   83436:	f10a 0310 	add.w	r3, sl, #16
   8343a:	6822      	ldr	r2, [r4, #0]
   8343c:	601a      	str	r2, [r3, #0]
   8343e:	6862      	ldr	r2, [r4, #4]
   83440:	605a      	str	r2, [r3, #4]
   83442:	68a2      	ldr	r2, [r4, #8]
   83444:	609a      	str	r2, [r3, #8]
   83446:	ebc6 020c 	rsb	r2, r6, ip
   8344a:	eb0a 0306 	add.w	r3, sl, r6
   8344e:	f042 0201 	orr.w	r2, r2, #1
   83452:	f8cb 3008 	str.w	r3, [fp, #8]
   83456:	605a      	str	r2, [r3, #4]
   83458:	f8da 3004 	ldr.w	r3, [sl, #4]
   8345c:	4648      	mov	r0, r9
   8345e:	f003 0301 	and.w	r3, r3, #1
   83462:	431e      	orrs	r6, r3
   83464:	f8ca 6004 	str.w	r6, [sl, #4]
   83468:	f7ff fe9e 	bl	831a8 <__malloc_unlock>
   8346c:	4638      	mov	r0, r7
   8346e:	e71b      	b.n	832a8 <_realloc_r+0xfc>
   83470:	68a3      	ldr	r3, [r4, #8]
   83472:	2a24      	cmp	r2, #36	; 0x24
   83474:	6083      	str	r3, [r0, #8]
   83476:	68e3      	ldr	r3, [r4, #12]
   83478:	60c3      	str	r3, [r0, #12]
   8347a:	d02b      	beq.n	834d4 <_realloc_r+0x328>
   8347c:	f100 0310 	add.w	r3, r0, #16
   83480:	f104 0210 	add.w	r2, r4, #16
   83484:	e74a      	b.n	8331c <_realloc_r+0x170>
   83486:	f850 2c04 	ldr.w	r2, [r0, #-4]
   8348a:	46a0      	mov	r8, r4
   8348c:	f022 0203 	bic.w	r2, r2, #3
   83490:	4415      	add	r5, r2
   83492:	e6f9      	b.n	83288 <_realloc_r+0xdc>
   83494:	4621      	mov	r1, r4
   83496:	4640      	mov	r0, r8
   83498:	4675      	mov	r5, lr
   8349a:	4657      	mov	r7, sl
   8349c:	f7ff fe1c 	bl	830d8 <memmove>
   834a0:	f8da 3004 	ldr.w	r3, [sl, #4]
   834a4:	e6f0      	b.n	83288 <_realloc_r+0xdc>
   834a6:	4642      	mov	r2, r8
   834a8:	e76e      	b.n	83388 <_realloc_r+0x1dc>
   834aa:	4621      	mov	r1, r4
   834ac:	4640      	mov	r0, r8
   834ae:	461d      	mov	r5, r3
   834b0:	4657      	mov	r7, sl
   834b2:	f7ff fe11 	bl	830d8 <memmove>
   834b6:	f8da 3004 	ldr.w	r3, [sl, #4]
   834ba:	e6e5      	b.n	83288 <_realloc_r+0xdc>
   834bc:	68a3      	ldr	r3, [r4, #8]
   834be:	2a24      	cmp	r2, #36	; 0x24
   834c0:	f8ca 3010 	str.w	r3, [sl, #16]
   834c4:	68e3      	ldr	r3, [r4, #12]
   834c6:	f8ca 3014 	str.w	r3, [sl, #20]
   834ca:	d018      	beq.n	834fe <_realloc_r+0x352>
   834cc:	3410      	adds	r4, #16
   834ce:	f10a 0318 	add.w	r3, sl, #24
   834d2:	e770      	b.n	833b6 <_realloc_r+0x20a>
   834d4:	6922      	ldr	r2, [r4, #16]
   834d6:	f100 0318 	add.w	r3, r0, #24
   834da:	6102      	str	r2, [r0, #16]
   834dc:	6961      	ldr	r1, [r4, #20]
   834de:	f104 0218 	add.w	r2, r4, #24
   834e2:	6141      	str	r1, [r0, #20]
   834e4:	e71a      	b.n	8331c <_realloc_r+0x170>
   834e6:	68a1      	ldr	r1, [r4, #8]
   834e8:	2a24      	cmp	r2, #36	; 0x24
   834ea:	f8ca 1010 	str.w	r1, [sl, #16]
   834ee:	68e1      	ldr	r1, [r4, #12]
   834f0:	f8ca 1014 	str.w	r1, [sl, #20]
   834f4:	d00f      	beq.n	83516 <_realloc_r+0x36a>
   834f6:	3410      	adds	r4, #16
   834f8:	f10a 0218 	add.w	r2, sl, #24
   834fc:	e744      	b.n	83388 <_realloc_r+0x1dc>
   834fe:	6922      	ldr	r2, [r4, #16]
   83500:	f10a 0320 	add.w	r3, sl, #32
   83504:	f8ca 2018 	str.w	r2, [sl, #24]
   83508:	6962      	ldr	r2, [r4, #20]
   8350a:	3418      	adds	r4, #24
   8350c:	f8ca 201c 	str.w	r2, [sl, #28]
   83510:	e751      	b.n	833b6 <_realloc_r+0x20a>
   83512:	463b      	mov	r3, r7
   83514:	e791      	b.n	8343a <_realloc_r+0x28e>
   83516:	6921      	ldr	r1, [r4, #16]
   83518:	f10a 0220 	add.w	r2, sl, #32
   8351c:	f8ca 1018 	str.w	r1, [sl, #24]
   83520:	6961      	ldr	r1, [r4, #20]
   83522:	3418      	adds	r4, #24
   83524:	f8ca 101c 	str.w	r1, [sl, #28]
   83528:	e72e      	b.n	83388 <_realloc_r+0x1dc>
   8352a:	4621      	mov	r1, r4
   8352c:	4638      	mov	r0, r7
   8352e:	f8cd c004 	str.w	ip, [sp, #4]
   83532:	f7ff fdd1 	bl	830d8 <memmove>
   83536:	f8dd c004 	ldr.w	ip, [sp, #4]
   8353a:	e784      	b.n	83446 <_realloc_r+0x29a>
   8353c:	68a3      	ldr	r3, [r4, #8]
   8353e:	2a24      	cmp	r2, #36	; 0x24
   83540:	f8ca 3010 	str.w	r3, [sl, #16]
   83544:	68e3      	ldr	r3, [r4, #12]
   83546:	f8ca 3014 	str.w	r3, [sl, #20]
   8354a:	d003      	beq.n	83554 <_realloc_r+0x3a8>
   8354c:	3410      	adds	r4, #16
   8354e:	f10a 0318 	add.w	r3, sl, #24
   83552:	e772      	b.n	8343a <_realloc_r+0x28e>
   83554:	6922      	ldr	r2, [r4, #16]
   83556:	f10a 0320 	add.w	r3, sl, #32
   8355a:	f8ca 2018 	str.w	r2, [sl, #24]
   8355e:	6962      	ldr	r2, [r4, #20]
   83560:	3418      	adds	r4, #24
   83562:	f8ca 201c 	str.w	r2, [sl, #28]
   83566:	e768      	b.n	8343a <_realloc_r+0x28e>
   83568:	20070590 	.word	0x20070590

0008356c <_sbrk_r>:
   8356c:	b538      	push	{r3, r4, r5, lr}
   8356e:	4c07      	ldr	r4, [pc, #28]	; (8358c <_sbrk_r+0x20>)
   83570:	2300      	movs	r3, #0
   83572:	4605      	mov	r5, r0
   83574:	4608      	mov	r0, r1
   83576:	6023      	str	r3, [r4, #0]
   83578:	f7fd fcd4 	bl	80f24 <_sbrk>
   8357c:	1c43      	adds	r3, r0, #1
   8357e:	d000      	beq.n	83582 <_sbrk_r+0x16>
   83580:	bd38      	pop	{r3, r4, r5, pc}
   83582:	6823      	ldr	r3, [r4, #0]
   83584:	2b00      	cmp	r3, #0
   83586:	d0fb      	beq.n	83580 <_sbrk_r+0x14>
   83588:	602b      	str	r3, [r5, #0]
   8358a:	bd38      	pop	{r3, r4, r5, pc}
   8358c:	20070b6c 	.word	0x20070b6c

00083590 <__sread>:
   83590:	b510      	push	{r4, lr}
   83592:	460c      	mov	r4, r1
   83594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83598:	f000 f9c2 	bl	83920 <_read_r>
   8359c:	2800      	cmp	r0, #0
   8359e:	db03      	blt.n	835a8 <__sread+0x18>
   835a0:	6d23      	ldr	r3, [r4, #80]	; 0x50
   835a2:	4403      	add	r3, r0
   835a4:	6523      	str	r3, [r4, #80]	; 0x50
   835a6:	bd10      	pop	{r4, pc}
   835a8:	89a3      	ldrh	r3, [r4, #12]
   835aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   835ae:	81a3      	strh	r3, [r4, #12]
   835b0:	bd10      	pop	{r4, pc}
   835b2:	bf00      	nop

000835b4 <__swrite>:
   835b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   835b8:	460c      	mov	r4, r1
   835ba:	8989      	ldrh	r1, [r1, #12]
   835bc:	461d      	mov	r5, r3
   835be:	05cb      	lsls	r3, r1, #23
   835c0:	4616      	mov	r6, r2
   835c2:	4607      	mov	r7, r0
   835c4:	d506      	bpl.n	835d4 <__swrite+0x20>
   835c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   835ca:	2200      	movs	r2, #0
   835cc:	2302      	movs	r3, #2
   835ce:	f000 f993 	bl	838f8 <_lseek_r>
   835d2:	89a1      	ldrh	r1, [r4, #12]
   835d4:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   835d8:	81a1      	strh	r1, [r4, #12]
   835da:	4638      	mov	r0, r7
   835dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   835e0:	4632      	mov	r2, r6
   835e2:	462b      	mov	r3, r5
   835e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   835e8:	f000 b89e 	b.w	83728 <_write_r>

000835ec <__sseek>:
   835ec:	b510      	push	{r4, lr}
   835ee:	460c      	mov	r4, r1
   835f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   835f4:	f000 f980 	bl	838f8 <_lseek_r>
   835f8:	89a3      	ldrh	r3, [r4, #12]
   835fa:	1c42      	adds	r2, r0, #1
   835fc:	bf0e      	itee	eq
   835fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   83602:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83606:	6520      	strne	r0, [r4, #80]	; 0x50
   83608:	81a3      	strh	r3, [r4, #12]
   8360a:	bd10      	pop	{r4, pc}

0008360c <__sclose>:
   8360c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83610:	f000 b8f2 	b.w	837f8 <_close_r>

00083614 <__swbuf_r>:
   83614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83616:	460d      	mov	r5, r1
   83618:	4614      	mov	r4, r2
   8361a:	4607      	mov	r7, r0
   8361c:	b110      	cbz	r0, 83624 <__swbuf_r+0x10>
   8361e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83620:	2b00      	cmp	r3, #0
   83622:	d048      	beq.n	836b6 <__swbuf_r+0xa2>
   83624:	89a2      	ldrh	r2, [r4, #12]
   83626:	69a0      	ldr	r0, [r4, #24]
   83628:	b293      	uxth	r3, r2
   8362a:	60a0      	str	r0, [r4, #8]
   8362c:	0718      	lsls	r0, r3, #28
   8362e:	d538      	bpl.n	836a2 <__swbuf_r+0x8e>
   83630:	6926      	ldr	r6, [r4, #16]
   83632:	2e00      	cmp	r6, #0
   83634:	d035      	beq.n	836a2 <__swbuf_r+0x8e>
   83636:	0499      	lsls	r1, r3, #18
   83638:	b2ed      	uxtb	r5, r5
   8363a:	d515      	bpl.n	83668 <__swbuf_r+0x54>
   8363c:	6823      	ldr	r3, [r4, #0]
   8363e:	6962      	ldr	r2, [r4, #20]
   83640:	1b9e      	subs	r6, r3, r6
   83642:	4296      	cmp	r6, r2
   83644:	da1c      	bge.n	83680 <__swbuf_r+0x6c>
   83646:	3601      	adds	r6, #1
   83648:	68a2      	ldr	r2, [r4, #8]
   8364a:	1c59      	adds	r1, r3, #1
   8364c:	3a01      	subs	r2, #1
   8364e:	60a2      	str	r2, [r4, #8]
   83650:	6021      	str	r1, [r4, #0]
   83652:	701d      	strb	r5, [r3, #0]
   83654:	6963      	ldr	r3, [r4, #20]
   83656:	42b3      	cmp	r3, r6
   83658:	d01a      	beq.n	83690 <__swbuf_r+0x7c>
   8365a:	89a3      	ldrh	r3, [r4, #12]
   8365c:	07db      	lsls	r3, r3, #31
   8365e:	d501      	bpl.n	83664 <__swbuf_r+0x50>
   83660:	2d0a      	cmp	r5, #10
   83662:	d015      	beq.n	83690 <__swbuf_r+0x7c>
   83664:	4628      	mov	r0, r5
   83666:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83668:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8366a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8366e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   83672:	6663      	str	r3, [r4, #100]	; 0x64
   83674:	6823      	ldr	r3, [r4, #0]
   83676:	81a2      	strh	r2, [r4, #12]
   83678:	6962      	ldr	r2, [r4, #20]
   8367a:	1b9e      	subs	r6, r3, r6
   8367c:	4296      	cmp	r6, r2
   8367e:	dbe2      	blt.n	83646 <__swbuf_r+0x32>
   83680:	4638      	mov	r0, r7
   83682:	4621      	mov	r1, r4
   83684:	f7fe fd6e 	bl	82164 <_fflush_r>
   83688:	b940      	cbnz	r0, 8369c <__swbuf_r+0x88>
   8368a:	6823      	ldr	r3, [r4, #0]
   8368c:	2601      	movs	r6, #1
   8368e:	e7db      	b.n	83648 <__swbuf_r+0x34>
   83690:	4638      	mov	r0, r7
   83692:	4621      	mov	r1, r4
   83694:	f7fe fd66 	bl	82164 <_fflush_r>
   83698:	2800      	cmp	r0, #0
   8369a:	d0e3      	beq.n	83664 <__swbuf_r+0x50>
   8369c:	f04f 30ff 	mov.w	r0, #4294967295
   836a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   836a2:	4638      	mov	r0, r7
   836a4:	4621      	mov	r1, r4
   836a6:	f7fe fc47 	bl	81f38 <__swsetup_r>
   836aa:	2800      	cmp	r0, #0
   836ac:	d1f6      	bne.n	8369c <__swbuf_r+0x88>
   836ae:	89a2      	ldrh	r2, [r4, #12]
   836b0:	6926      	ldr	r6, [r4, #16]
   836b2:	b293      	uxth	r3, r2
   836b4:	e7bf      	b.n	83636 <__swbuf_r+0x22>
   836b6:	f7fe fd71 	bl	8219c <__sinit>
   836ba:	e7b3      	b.n	83624 <__swbuf_r+0x10>

000836bc <_wcrtomb_r>:
   836bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   836c0:	461e      	mov	r6, r3
   836c2:	b086      	sub	sp, #24
   836c4:	460c      	mov	r4, r1
   836c6:	4605      	mov	r5, r0
   836c8:	4617      	mov	r7, r2
   836ca:	4b0f      	ldr	r3, [pc, #60]	; (83708 <_wcrtomb_r+0x4c>)
   836cc:	b191      	cbz	r1, 836f4 <_wcrtomb_r+0x38>
   836ce:	f8d3 8000 	ldr.w	r8, [r3]
   836d2:	f7ff f923 	bl	8291c <__locale_charset>
   836d6:	9600      	str	r6, [sp, #0]
   836d8:	4603      	mov	r3, r0
   836da:	4621      	mov	r1, r4
   836dc:	463a      	mov	r2, r7
   836de:	4628      	mov	r0, r5
   836e0:	47c0      	blx	r8
   836e2:	1c43      	adds	r3, r0, #1
   836e4:	d103      	bne.n	836ee <_wcrtomb_r+0x32>
   836e6:	2200      	movs	r2, #0
   836e8:	238a      	movs	r3, #138	; 0x8a
   836ea:	6032      	str	r2, [r6, #0]
   836ec:	602b      	str	r3, [r5, #0]
   836ee:	b006      	add	sp, #24
   836f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   836f4:	681f      	ldr	r7, [r3, #0]
   836f6:	f7ff f911 	bl	8291c <__locale_charset>
   836fa:	9600      	str	r6, [sp, #0]
   836fc:	4603      	mov	r3, r0
   836fe:	4622      	mov	r2, r4
   83700:	4628      	mov	r0, r5
   83702:	a903      	add	r1, sp, #12
   83704:	47b8      	blx	r7
   83706:	e7ec      	b.n	836e2 <_wcrtomb_r+0x26>
   83708:	200709a0 	.word	0x200709a0

0008370c <__ascii_wctomb>:
   8370c:	b121      	cbz	r1, 83718 <__ascii_wctomb+0xc>
   8370e:	2aff      	cmp	r2, #255	; 0xff
   83710:	d804      	bhi.n	8371c <__ascii_wctomb+0x10>
   83712:	700a      	strb	r2, [r1, #0]
   83714:	2001      	movs	r0, #1
   83716:	4770      	bx	lr
   83718:	4608      	mov	r0, r1
   8371a:	4770      	bx	lr
   8371c:	238a      	movs	r3, #138	; 0x8a
   8371e:	6003      	str	r3, [r0, #0]
   83720:	f04f 30ff 	mov.w	r0, #4294967295
   83724:	4770      	bx	lr
   83726:	bf00      	nop

00083728 <_write_r>:
   83728:	b570      	push	{r4, r5, r6, lr}
   8372a:	4c08      	ldr	r4, [pc, #32]	; (8374c <_write_r+0x24>)
   8372c:	4606      	mov	r6, r0
   8372e:	2500      	movs	r5, #0
   83730:	4608      	mov	r0, r1
   83732:	4611      	mov	r1, r2
   83734:	461a      	mov	r2, r3
   83736:	6025      	str	r5, [r4, #0]
   83738:	f7fc fde4 	bl	80304 <_write>
   8373c:	1c43      	adds	r3, r0, #1
   8373e:	d000      	beq.n	83742 <_write_r+0x1a>
   83740:	bd70      	pop	{r4, r5, r6, pc}
   83742:	6823      	ldr	r3, [r4, #0]
   83744:	2b00      	cmp	r3, #0
   83746:	d0fb      	beq.n	83740 <_write_r+0x18>
   83748:	6033      	str	r3, [r6, #0]
   8374a:	bd70      	pop	{r4, r5, r6, pc}
   8374c:	20070b6c 	.word	0x20070b6c

00083750 <__register_exitproc>:
   83750:	b5f0      	push	{r4, r5, r6, r7, lr}
   83752:	4c27      	ldr	r4, [pc, #156]	; (837f0 <__register_exitproc+0xa0>)
   83754:	b085      	sub	sp, #20
   83756:	6826      	ldr	r6, [r4, #0]
   83758:	4607      	mov	r7, r0
   8375a:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   8375e:	2c00      	cmp	r4, #0
   83760:	d040      	beq.n	837e4 <__register_exitproc+0x94>
   83762:	6865      	ldr	r5, [r4, #4]
   83764:	2d1f      	cmp	r5, #31
   83766:	dd1e      	ble.n	837a6 <__register_exitproc+0x56>
   83768:	4822      	ldr	r0, [pc, #136]	; (837f4 <__register_exitproc+0xa4>)
   8376a:	b918      	cbnz	r0, 83774 <__register_exitproc+0x24>
   8376c:	f04f 30ff 	mov.w	r0, #4294967295
   83770:	b005      	add	sp, #20
   83772:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83774:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83778:	9103      	str	r1, [sp, #12]
   8377a:	9202      	str	r2, [sp, #8]
   8377c:	9301      	str	r3, [sp, #4]
   8377e:	f7ff f947 	bl	82a10 <malloc>
   83782:	9903      	ldr	r1, [sp, #12]
   83784:	4604      	mov	r4, r0
   83786:	9a02      	ldr	r2, [sp, #8]
   83788:	9b01      	ldr	r3, [sp, #4]
   8378a:	2800      	cmp	r0, #0
   8378c:	d0ee      	beq.n	8376c <__register_exitproc+0x1c>
   8378e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   83792:	2000      	movs	r0, #0
   83794:	6025      	str	r5, [r4, #0]
   83796:	6060      	str	r0, [r4, #4]
   83798:	4605      	mov	r5, r0
   8379a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8379e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   837a2:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   837a6:	b93f      	cbnz	r7, 837b8 <__register_exitproc+0x68>
   837a8:	1c6b      	adds	r3, r5, #1
   837aa:	2000      	movs	r0, #0
   837ac:	3502      	adds	r5, #2
   837ae:	6063      	str	r3, [r4, #4]
   837b0:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   837b4:	b005      	add	sp, #20
   837b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   837b8:	2601      	movs	r6, #1
   837ba:	40ae      	lsls	r6, r5
   837bc:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   837c0:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   837c4:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   837c8:	2f02      	cmp	r7, #2
   837ca:	ea42 0206 	orr.w	r2, r2, r6
   837ce:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   837d2:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   837d6:	d1e7      	bne.n	837a8 <__register_exitproc+0x58>
   837d8:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   837dc:	431e      	orrs	r6, r3
   837de:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   837e2:	e7e1      	b.n	837a8 <__register_exitproc+0x58>
   837e4:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   837e8:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   837ec:	e7b9      	b.n	83762 <__register_exitproc+0x12>
   837ee:	bf00      	nop
   837f0:	00083f50 	.word	0x00083f50
   837f4:	00082a11 	.word	0x00082a11

000837f8 <_close_r>:
   837f8:	b538      	push	{r3, r4, r5, lr}
   837fa:	4c07      	ldr	r4, [pc, #28]	; (83818 <_close_r+0x20>)
   837fc:	2300      	movs	r3, #0
   837fe:	4605      	mov	r5, r0
   83800:	4608      	mov	r0, r1
   83802:	6023      	str	r3, [r4, #0]
   83804:	f7fd fba8 	bl	80f58 <_close>
   83808:	1c43      	adds	r3, r0, #1
   8380a:	d000      	beq.n	8380e <_close_r+0x16>
   8380c:	bd38      	pop	{r3, r4, r5, pc}
   8380e:	6823      	ldr	r3, [r4, #0]
   83810:	2b00      	cmp	r3, #0
   83812:	d0fb      	beq.n	8380c <_close_r+0x14>
   83814:	602b      	str	r3, [r5, #0]
   83816:	bd38      	pop	{r3, r4, r5, pc}
   83818:	20070b6c 	.word	0x20070b6c

0008381c <_fclose_r>:
   8381c:	b570      	push	{r4, r5, r6, lr}
   8381e:	460c      	mov	r4, r1
   83820:	4605      	mov	r5, r0
   83822:	b131      	cbz	r1, 83832 <_fclose_r+0x16>
   83824:	b110      	cbz	r0, 8382c <_fclose_r+0x10>
   83826:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83828:	2b00      	cmp	r3, #0
   8382a:	d02f      	beq.n	8388c <_fclose_r+0x70>
   8382c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83830:	b90b      	cbnz	r3, 83836 <_fclose_r+0x1a>
   83832:	2000      	movs	r0, #0
   83834:	bd70      	pop	{r4, r5, r6, pc}
   83836:	4628      	mov	r0, r5
   83838:	4621      	mov	r1, r4
   8383a:	f7fe fc93 	bl	82164 <_fflush_r>
   8383e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   83840:	4606      	mov	r6, r0
   83842:	b133      	cbz	r3, 83852 <_fclose_r+0x36>
   83844:	4628      	mov	r0, r5
   83846:	69e1      	ldr	r1, [r4, #28]
   83848:	4798      	blx	r3
   8384a:	2800      	cmp	r0, #0
   8384c:	bfb8      	it	lt
   8384e:	f04f 36ff 	movlt.w	r6, #4294967295
   83852:	89a3      	ldrh	r3, [r4, #12]
   83854:	061b      	lsls	r3, r3, #24
   83856:	d41c      	bmi.n	83892 <_fclose_r+0x76>
   83858:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8385a:	b141      	cbz	r1, 8386e <_fclose_r+0x52>
   8385c:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83860:	4299      	cmp	r1, r3
   83862:	d002      	beq.n	8386a <_fclose_r+0x4e>
   83864:	4628      	mov	r0, r5
   83866:	f7fe fddd 	bl	82424 <_free_r>
   8386a:	2300      	movs	r3, #0
   8386c:	6323      	str	r3, [r4, #48]	; 0x30
   8386e:	6c61      	ldr	r1, [r4, #68]	; 0x44
   83870:	b121      	cbz	r1, 8387c <_fclose_r+0x60>
   83872:	4628      	mov	r0, r5
   83874:	f7fe fdd6 	bl	82424 <_free_r>
   83878:	2300      	movs	r3, #0
   8387a:	6463      	str	r3, [r4, #68]	; 0x44
   8387c:	f7fe fd08 	bl	82290 <__sfp_lock_acquire>
   83880:	2300      	movs	r3, #0
   83882:	81a3      	strh	r3, [r4, #12]
   83884:	f7fe fd06 	bl	82294 <__sfp_lock_release>
   83888:	4630      	mov	r0, r6
   8388a:	bd70      	pop	{r4, r5, r6, pc}
   8388c:	f7fe fc86 	bl	8219c <__sinit>
   83890:	e7cc      	b.n	8382c <_fclose_r+0x10>
   83892:	4628      	mov	r0, r5
   83894:	6921      	ldr	r1, [r4, #16]
   83896:	f7fe fdc5 	bl	82424 <_free_r>
   8389a:	e7dd      	b.n	83858 <_fclose_r+0x3c>

0008389c <fclose>:
   8389c:	4b02      	ldr	r3, [pc, #8]	; (838a8 <fclose+0xc>)
   8389e:	4601      	mov	r1, r0
   838a0:	6818      	ldr	r0, [r3, #0]
   838a2:	f7ff bfbb 	b.w	8381c <_fclose_r>
   838a6:	bf00      	nop
   838a8:	20070568 	.word	0x20070568

000838ac <_fstat_r>:
   838ac:	b538      	push	{r3, r4, r5, lr}
   838ae:	4c08      	ldr	r4, [pc, #32]	; (838d0 <_fstat_r+0x24>)
   838b0:	2300      	movs	r3, #0
   838b2:	4605      	mov	r5, r0
   838b4:	4608      	mov	r0, r1
   838b6:	4611      	mov	r1, r2
   838b8:	6023      	str	r3, [r4, #0]
   838ba:	f7fd fb51 	bl	80f60 <_fstat>
   838be:	1c43      	adds	r3, r0, #1
   838c0:	d000      	beq.n	838c4 <_fstat_r+0x18>
   838c2:	bd38      	pop	{r3, r4, r5, pc}
   838c4:	6823      	ldr	r3, [r4, #0]
   838c6:	2b00      	cmp	r3, #0
   838c8:	d0fb      	beq.n	838c2 <_fstat_r+0x16>
   838ca:	602b      	str	r3, [r5, #0]
   838cc:	bd38      	pop	{r3, r4, r5, pc}
   838ce:	bf00      	nop
   838d0:	20070b6c 	.word	0x20070b6c

000838d4 <_isatty_r>:
   838d4:	b538      	push	{r3, r4, r5, lr}
   838d6:	4c07      	ldr	r4, [pc, #28]	; (838f4 <_isatty_r+0x20>)
   838d8:	2300      	movs	r3, #0
   838da:	4605      	mov	r5, r0
   838dc:	4608      	mov	r0, r1
   838de:	6023      	str	r3, [r4, #0]
   838e0:	f7fd fb44 	bl	80f6c <_isatty>
   838e4:	1c43      	adds	r3, r0, #1
   838e6:	d000      	beq.n	838ea <_isatty_r+0x16>
   838e8:	bd38      	pop	{r3, r4, r5, pc}
   838ea:	6823      	ldr	r3, [r4, #0]
   838ec:	2b00      	cmp	r3, #0
   838ee:	d0fb      	beq.n	838e8 <_isatty_r+0x14>
   838f0:	602b      	str	r3, [r5, #0]
   838f2:	bd38      	pop	{r3, r4, r5, pc}
   838f4:	20070b6c 	.word	0x20070b6c

000838f8 <_lseek_r>:
   838f8:	b570      	push	{r4, r5, r6, lr}
   838fa:	4c08      	ldr	r4, [pc, #32]	; (8391c <_lseek_r+0x24>)
   838fc:	4606      	mov	r6, r0
   838fe:	2500      	movs	r5, #0
   83900:	4608      	mov	r0, r1
   83902:	4611      	mov	r1, r2
   83904:	461a      	mov	r2, r3
   83906:	6025      	str	r5, [r4, #0]
   83908:	f7fd fb32 	bl	80f70 <_lseek>
   8390c:	1c43      	adds	r3, r0, #1
   8390e:	d000      	beq.n	83912 <_lseek_r+0x1a>
   83910:	bd70      	pop	{r4, r5, r6, pc}
   83912:	6823      	ldr	r3, [r4, #0]
   83914:	2b00      	cmp	r3, #0
   83916:	d0fb      	beq.n	83910 <_lseek_r+0x18>
   83918:	6033      	str	r3, [r6, #0]
   8391a:	bd70      	pop	{r4, r5, r6, pc}
   8391c:	20070b6c 	.word	0x20070b6c

00083920 <_read_r>:
   83920:	b570      	push	{r4, r5, r6, lr}
   83922:	4c08      	ldr	r4, [pc, #32]	; (83944 <_read_r+0x24>)
   83924:	4606      	mov	r6, r0
   83926:	2500      	movs	r5, #0
   83928:	4608      	mov	r0, r1
   8392a:	4611      	mov	r1, r2
   8392c:	461a      	mov	r2, r3
   8392e:	6025      	str	r5, [r4, #0]
   83930:	f7fc fcc8 	bl	802c4 <_read>
   83934:	1c43      	adds	r3, r0, #1
   83936:	d000      	beq.n	8393a <_read_r+0x1a>
   83938:	bd70      	pop	{r4, r5, r6, pc}
   8393a:	6823      	ldr	r3, [r4, #0]
   8393c:	2b00      	cmp	r3, #0
   8393e:	d0fb      	beq.n	83938 <_read_r+0x18>
   83940:	6033      	str	r3, [r6, #0]
   83942:	bd70      	pop	{r4, r5, r6, pc}
   83944:	20070b6c 	.word	0x20070b6c

00083948 <__aeabi_uldivmod>:
   83948:	b94b      	cbnz	r3, 8395e <__aeabi_uldivmod+0x16>
   8394a:	b942      	cbnz	r2, 8395e <__aeabi_uldivmod+0x16>
   8394c:	2900      	cmp	r1, #0
   8394e:	bf08      	it	eq
   83950:	2800      	cmpeq	r0, #0
   83952:	d002      	beq.n	8395a <__aeabi_uldivmod+0x12>
   83954:	f04f 31ff 	mov.w	r1, #4294967295
   83958:	4608      	mov	r0, r1
   8395a:	f000 b83b 	b.w	839d4 <__aeabi_idiv0>
   8395e:	b082      	sub	sp, #8
   83960:	46ec      	mov	ip, sp
   83962:	e92d 5000 	stmdb	sp!, {ip, lr}
   83966:	f000 f81d 	bl	839a4 <__gnu_uldivmod_helper>
   8396a:	f8dd e004 	ldr.w	lr, [sp, #4]
   8396e:	b002      	add	sp, #8
   83970:	bc0c      	pop	{r2, r3}
   83972:	4770      	bx	lr

00083974 <__gnu_ldivmod_helper>:
   83974:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83978:	9e08      	ldr	r6, [sp, #32]
   8397a:	4614      	mov	r4, r2
   8397c:	461d      	mov	r5, r3
   8397e:	4680      	mov	r8, r0
   83980:	4689      	mov	r9, r1
   83982:	f000 f829 	bl	839d8 <__divdi3>
   83986:	fb04 f301 	mul.w	r3, r4, r1
   8398a:	fba4 ab00 	umull	sl, fp, r4, r0
   8398e:	fb00 3205 	mla	r2, r0, r5, r3
   83992:	4493      	add	fp, r2
   83994:	ebb8 080a 	subs.w	r8, r8, sl
   83998:	eb69 090b 	sbc.w	r9, r9, fp
   8399c:	e9c6 8900 	strd	r8, r9, [r6]
   839a0:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000839a4 <__gnu_uldivmod_helper>:
   839a4:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   839a8:	9e08      	ldr	r6, [sp, #32]
   839aa:	4614      	mov	r4, r2
   839ac:	461d      	mov	r5, r3
   839ae:	4680      	mov	r8, r0
   839b0:	4689      	mov	r9, r1
   839b2:	f000 f961 	bl	83c78 <__udivdi3>
   839b6:	fb00 f505 	mul.w	r5, r0, r5
   839ba:	fba0 ab04 	umull	sl, fp, r0, r4
   839be:	fb04 5401 	mla	r4, r4, r1, r5
   839c2:	44a3      	add	fp, r4
   839c4:	ebb8 080a 	subs.w	r8, r8, sl
   839c8:	eb69 090b 	sbc.w	r9, r9, fp
   839cc:	e9c6 8900 	strd	r8, r9, [r6]
   839d0:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000839d4 <__aeabi_idiv0>:
   839d4:	4770      	bx	lr
   839d6:	bf00      	nop

000839d8 <__divdi3>:
   839d8:	2900      	cmp	r1, #0
   839da:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   839de:	f2c0 80a1 	blt.w	83b24 <__divdi3+0x14c>
   839e2:	2400      	movs	r4, #0
   839e4:	2b00      	cmp	r3, #0
   839e6:	f2c0 8098 	blt.w	83b1a <__divdi3+0x142>
   839ea:	4615      	mov	r5, r2
   839ec:	4606      	mov	r6, r0
   839ee:	460f      	mov	r7, r1
   839f0:	2b00      	cmp	r3, #0
   839f2:	d13f      	bne.n	83a74 <__divdi3+0x9c>
   839f4:	428a      	cmp	r2, r1
   839f6:	d958      	bls.n	83aaa <__divdi3+0xd2>
   839f8:	fab2 f382 	clz	r3, r2
   839fc:	b14b      	cbz	r3, 83a12 <__divdi3+0x3a>
   839fe:	f1c3 0220 	rsb	r2, r3, #32
   83a02:	fa01 f703 	lsl.w	r7, r1, r3
   83a06:	fa20 f202 	lsr.w	r2, r0, r2
   83a0a:	409d      	lsls	r5, r3
   83a0c:	fa00 f603 	lsl.w	r6, r0, r3
   83a10:	4317      	orrs	r7, r2
   83a12:	0c29      	lsrs	r1, r5, #16
   83a14:	fbb7 f2f1 	udiv	r2, r7, r1
   83a18:	fb01 7712 	mls	r7, r1, r2, r7
   83a1c:	b2a8      	uxth	r0, r5
   83a1e:	fb00 f302 	mul.w	r3, r0, r2
   83a22:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   83a26:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   83a2a:	42bb      	cmp	r3, r7
   83a2c:	d909      	bls.n	83a42 <__divdi3+0x6a>
   83a2e:	197f      	adds	r7, r7, r5
   83a30:	f102 3cff 	add.w	ip, r2, #4294967295
   83a34:	f080 8105 	bcs.w	83c42 <__divdi3+0x26a>
   83a38:	42bb      	cmp	r3, r7
   83a3a:	f240 8102 	bls.w	83c42 <__divdi3+0x26a>
   83a3e:	3a02      	subs	r2, #2
   83a40:	442f      	add	r7, r5
   83a42:	1aff      	subs	r7, r7, r3
   83a44:	fbb7 f3f1 	udiv	r3, r7, r1
   83a48:	fb01 7113 	mls	r1, r1, r3, r7
   83a4c:	fb00 f003 	mul.w	r0, r0, r3
   83a50:	b2b6      	uxth	r6, r6
   83a52:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   83a56:	4288      	cmp	r0, r1
   83a58:	d908      	bls.n	83a6c <__divdi3+0x94>
   83a5a:	1949      	adds	r1, r1, r5
   83a5c:	f103 37ff 	add.w	r7, r3, #4294967295
   83a60:	f080 80f1 	bcs.w	83c46 <__divdi3+0x26e>
   83a64:	4288      	cmp	r0, r1
   83a66:	f240 80ee 	bls.w	83c46 <__divdi3+0x26e>
   83a6a:	3b02      	subs	r3, #2
   83a6c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83a70:	2300      	movs	r3, #0
   83a72:	e003      	b.n	83a7c <__divdi3+0xa4>
   83a74:	428b      	cmp	r3, r1
   83a76:	d90a      	bls.n	83a8e <__divdi3+0xb6>
   83a78:	2300      	movs	r3, #0
   83a7a:	461a      	mov	r2, r3
   83a7c:	4610      	mov	r0, r2
   83a7e:	4619      	mov	r1, r3
   83a80:	b114      	cbz	r4, 83a88 <__divdi3+0xb0>
   83a82:	4240      	negs	r0, r0
   83a84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83a88:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83a8c:	4770      	bx	lr
   83a8e:	fab3 f883 	clz	r8, r3
   83a92:	f1b8 0f00 	cmp.w	r8, #0
   83a96:	f040 8088 	bne.w	83baa <__divdi3+0x1d2>
   83a9a:	428b      	cmp	r3, r1
   83a9c:	d302      	bcc.n	83aa4 <__divdi3+0xcc>
   83a9e:	4282      	cmp	r2, r0
   83aa0:	f200 80e2 	bhi.w	83c68 <__divdi3+0x290>
   83aa4:	2300      	movs	r3, #0
   83aa6:	2201      	movs	r2, #1
   83aa8:	e7e8      	b.n	83a7c <__divdi3+0xa4>
   83aaa:	b912      	cbnz	r2, 83ab2 <__divdi3+0xda>
   83aac:	2301      	movs	r3, #1
   83aae:	fbb3 f5f2 	udiv	r5, r3, r2
   83ab2:	fab5 f285 	clz	r2, r5
   83ab6:	2a00      	cmp	r2, #0
   83ab8:	d13a      	bne.n	83b30 <__divdi3+0x158>
   83aba:	1b7f      	subs	r7, r7, r5
   83abc:	0c28      	lsrs	r0, r5, #16
   83abe:	fa1f fc85 	uxth.w	ip, r5
   83ac2:	2301      	movs	r3, #1
   83ac4:	fbb7 f1f0 	udiv	r1, r7, r0
   83ac8:	fb00 7711 	mls	r7, r0, r1, r7
   83acc:	fb0c f201 	mul.w	r2, ip, r1
   83ad0:	ea4f 4816 	mov.w	r8, r6, lsr #16
   83ad4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   83ad8:	42ba      	cmp	r2, r7
   83ada:	d907      	bls.n	83aec <__divdi3+0x114>
   83adc:	197f      	adds	r7, r7, r5
   83ade:	f101 38ff 	add.w	r8, r1, #4294967295
   83ae2:	d202      	bcs.n	83aea <__divdi3+0x112>
   83ae4:	42ba      	cmp	r2, r7
   83ae6:	f200 80c4 	bhi.w	83c72 <__divdi3+0x29a>
   83aea:	4641      	mov	r1, r8
   83aec:	1abf      	subs	r7, r7, r2
   83aee:	fbb7 f2f0 	udiv	r2, r7, r0
   83af2:	fb00 7012 	mls	r0, r0, r2, r7
   83af6:	fb0c fc02 	mul.w	ip, ip, r2
   83afa:	b2b6      	uxth	r6, r6
   83afc:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   83b00:	4584      	cmp	ip, r0
   83b02:	d907      	bls.n	83b14 <__divdi3+0x13c>
   83b04:	1940      	adds	r0, r0, r5
   83b06:	f102 37ff 	add.w	r7, r2, #4294967295
   83b0a:	d202      	bcs.n	83b12 <__divdi3+0x13a>
   83b0c:	4584      	cmp	ip, r0
   83b0e:	f200 80ae 	bhi.w	83c6e <__divdi3+0x296>
   83b12:	463a      	mov	r2, r7
   83b14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   83b18:	e7b0      	b.n	83a7c <__divdi3+0xa4>
   83b1a:	43e4      	mvns	r4, r4
   83b1c:	4252      	negs	r2, r2
   83b1e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   83b22:	e762      	b.n	839ea <__divdi3+0x12>
   83b24:	4240      	negs	r0, r0
   83b26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83b2a:	f04f 34ff 	mov.w	r4, #4294967295
   83b2e:	e759      	b.n	839e4 <__divdi3+0xc>
   83b30:	4095      	lsls	r5, r2
   83b32:	f1c2 0920 	rsb	r9, r2, #32
   83b36:	fa27 f109 	lsr.w	r1, r7, r9
   83b3a:	fa26 f909 	lsr.w	r9, r6, r9
   83b3e:	4097      	lsls	r7, r2
   83b40:	0c28      	lsrs	r0, r5, #16
   83b42:	fbb1 f8f0 	udiv	r8, r1, r0
   83b46:	fb00 1118 	mls	r1, r0, r8, r1
   83b4a:	fa1f fc85 	uxth.w	ip, r5
   83b4e:	fb0c f308 	mul.w	r3, ip, r8
   83b52:	ea49 0907 	orr.w	r9, r9, r7
   83b56:	ea4f 4719 	mov.w	r7, r9, lsr #16
   83b5a:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   83b5e:	428b      	cmp	r3, r1
   83b60:	fa06 f602 	lsl.w	r6, r6, r2
   83b64:	d908      	bls.n	83b78 <__divdi3+0x1a0>
   83b66:	1949      	adds	r1, r1, r5
   83b68:	f108 32ff 	add.w	r2, r8, #4294967295
   83b6c:	d27a      	bcs.n	83c64 <__divdi3+0x28c>
   83b6e:	428b      	cmp	r3, r1
   83b70:	d978      	bls.n	83c64 <__divdi3+0x28c>
   83b72:	f1a8 0802 	sub.w	r8, r8, #2
   83b76:	4429      	add	r1, r5
   83b78:	1ac9      	subs	r1, r1, r3
   83b7a:	fbb1 f3f0 	udiv	r3, r1, r0
   83b7e:	fb00 1713 	mls	r7, r0, r3, r1
   83b82:	fb0c f203 	mul.w	r2, ip, r3
   83b86:	fa1f f989 	uxth.w	r9, r9
   83b8a:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   83b8e:	42ba      	cmp	r2, r7
   83b90:	d907      	bls.n	83ba2 <__divdi3+0x1ca>
   83b92:	197f      	adds	r7, r7, r5
   83b94:	f103 31ff 	add.w	r1, r3, #4294967295
   83b98:	d260      	bcs.n	83c5c <__divdi3+0x284>
   83b9a:	42ba      	cmp	r2, r7
   83b9c:	d95e      	bls.n	83c5c <__divdi3+0x284>
   83b9e:	3b02      	subs	r3, #2
   83ba0:	442f      	add	r7, r5
   83ba2:	1abf      	subs	r7, r7, r2
   83ba4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83ba8:	e78c      	b.n	83ac4 <__divdi3+0xec>
   83baa:	f1c8 0220 	rsb	r2, r8, #32
   83bae:	fa25 f102 	lsr.w	r1, r5, r2
   83bb2:	fa03 fc08 	lsl.w	ip, r3, r8
   83bb6:	fa27 f302 	lsr.w	r3, r7, r2
   83bba:	fa20 f202 	lsr.w	r2, r0, r2
   83bbe:	fa07 f708 	lsl.w	r7, r7, r8
   83bc2:	ea41 0c0c 	orr.w	ip, r1, ip
   83bc6:	ea4f 491c 	mov.w	r9, ip, lsr #16
   83bca:	fbb3 f1f9 	udiv	r1, r3, r9
   83bce:	fb09 3311 	mls	r3, r9, r1, r3
   83bd2:	fa1f fa8c 	uxth.w	sl, ip
   83bd6:	fb0a fb01 	mul.w	fp, sl, r1
   83bda:	4317      	orrs	r7, r2
   83bdc:	0c3a      	lsrs	r2, r7, #16
   83bde:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   83be2:	459b      	cmp	fp, r3
   83be4:	fa05 f008 	lsl.w	r0, r5, r8
   83be8:	d908      	bls.n	83bfc <__divdi3+0x224>
   83bea:	eb13 030c 	adds.w	r3, r3, ip
   83bee:	f101 32ff 	add.w	r2, r1, #4294967295
   83bf2:	d235      	bcs.n	83c60 <__divdi3+0x288>
   83bf4:	459b      	cmp	fp, r3
   83bf6:	d933      	bls.n	83c60 <__divdi3+0x288>
   83bf8:	3902      	subs	r1, #2
   83bfa:	4463      	add	r3, ip
   83bfc:	ebcb 0303 	rsb	r3, fp, r3
   83c00:	fbb3 f2f9 	udiv	r2, r3, r9
   83c04:	fb09 3312 	mls	r3, r9, r2, r3
   83c08:	fb0a fa02 	mul.w	sl, sl, r2
   83c0c:	b2bf      	uxth	r7, r7
   83c0e:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   83c12:	45ba      	cmp	sl, r7
   83c14:	d908      	bls.n	83c28 <__divdi3+0x250>
   83c16:	eb17 070c 	adds.w	r7, r7, ip
   83c1a:	f102 33ff 	add.w	r3, r2, #4294967295
   83c1e:	d21b      	bcs.n	83c58 <__divdi3+0x280>
   83c20:	45ba      	cmp	sl, r7
   83c22:	d919      	bls.n	83c58 <__divdi3+0x280>
   83c24:	3a02      	subs	r2, #2
   83c26:	4467      	add	r7, ip
   83c28:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   83c2c:	fba5 0100 	umull	r0, r1, r5, r0
   83c30:	ebca 0707 	rsb	r7, sl, r7
   83c34:	428f      	cmp	r7, r1
   83c36:	f04f 0300 	mov.w	r3, #0
   83c3a:	d30a      	bcc.n	83c52 <__divdi3+0x27a>
   83c3c:	d005      	beq.n	83c4a <__divdi3+0x272>
   83c3e:	462a      	mov	r2, r5
   83c40:	e71c      	b.n	83a7c <__divdi3+0xa4>
   83c42:	4662      	mov	r2, ip
   83c44:	e6fd      	b.n	83a42 <__divdi3+0x6a>
   83c46:	463b      	mov	r3, r7
   83c48:	e710      	b.n	83a6c <__divdi3+0x94>
   83c4a:	fa06 f608 	lsl.w	r6, r6, r8
   83c4e:	4286      	cmp	r6, r0
   83c50:	d2f5      	bcs.n	83c3e <__divdi3+0x266>
   83c52:	1e6a      	subs	r2, r5, #1
   83c54:	2300      	movs	r3, #0
   83c56:	e711      	b.n	83a7c <__divdi3+0xa4>
   83c58:	461a      	mov	r2, r3
   83c5a:	e7e5      	b.n	83c28 <__divdi3+0x250>
   83c5c:	460b      	mov	r3, r1
   83c5e:	e7a0      	b.n	83ba2 <__divdi3+0x1ca>
   83c60:	4611      	mov	r1, r2
   83c62:	e7cb      	b.n	83bfc <__divdi3+0x224>
   83c64:	4690      	mov	r8, r2
   83c66:	e787      	b.n	83b78 <__divdi3+0x1a0>
   83c68:	4643      	mov	r3, r8
   83c6a:	4642      	mov	r2, r8
   83c6c:	e706      	b.n	83a7c <__divdi3+0xa4>
   83c6e:	3a02      	subs	r2, #2
   83c70:	e750      	b.n	83b14 <__divdi3+0x13c>
   83c72:	3902      	subs	r1, #2
   83c74:	442f      	add	r7, r5
   83c76:	e739      	b.n	83aec <__divdi3+0x114>

00083c78 <__udivdi3>:
   83c78:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83c7c:	4614      	mov	r4, r2
   83c7e:	4605      	mov	r5, r0
   83c80:	460e      	mov	r6, r1
   83c82:	2b00      	cmp	r3, #0
   83c84:	d143      	bne.n	83d0e <__udivdi3+0x96>
   83c86:	428a      	cmp	r2, r1
   83c88:	d953      	bls.n	83d32 <__udivdi3+0xba>
   83c8a:	fab2 f782 	clz	r7, r2
   83c8e:	b157      	cbz	r7, 83ca6 <__udivdi3+0x2e>
   83c90:	f1c7 0620 	rsb	r6, r7, #32
   83c94:	fa20 f606 	lsr.w	r6, r0, r6
   83c98:	fa01 f307 	lsl.w	r3, r1, r7
   83c9c:	fa02 f407 	lsl.w	r4, r2, r7
   83ca0:	fa00 f507 	lsl.w	r5, r0, r7
   83ca4:	431e      	orrs	r6, r3
   83ca6:	0c21      	lsrs	r1, r4, #16
   83ca8:	fbb6 f2f1 	udiv	r2, r6, r1
   83cac:	fb01 6612 	mls	r6, r1, r2, r6
   83cb0:	b2a0      	uxth	r0, r4
   83cb2:	fb00 f302 	mul.w	r3, r0, r2
   83cb6:	0c2f      	lsrs	r7, r5, #16
   83cb8:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   83cbc:	42b3      	cmp	r3, r6
   83cbe:	d909      	bls.n	83cd4 <__udivdi3+0x5c>
   83cc0:	1936      	adds	r6, r6, r4
   83cc2:	f102 37ff 	add.w	r7, r2, #4294967295
   83cc6:	f080 80fd 	bcs.w	83ec4 <__udivdi3+0x24c>
   83cca:	42b3      	cmp	r3, r6
   83ccc:	f240 80fa 	bls.w	83ec4 <__udivdi3+0x24c>
   83cd0:	3a02      	subs	r2, #2
   83cd2:	4426      	add	r6, r4
   83cd4:	1af6      	subs	r6, r6, r3
   83cd6:	fbb6 f3f1 	udiv	r3, r6, r1
   83cda:	fb01 6113 	mls	r1, r1, r3, r6
   83cde:	fb00 f003 	mul.w	r0, r0, r3
   83ce2:	b2ad      	uxth	r5, r5
   83ce4:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   83ce8:	4288      	cmp	r0, r1
   83cea:	d908      	bls.n	83cfe <__udivdi3+0x86>
   83cec:	1909      	adds	r1, r1, r4
   83cee:	f103 36ff 	add.w	r6, r3, #4294967295
   83cf2:	f080 80e9 	bcs.w	83ec8 <__udivdi3+0x250>
   83cf6:	4288      	cmp	r0, r1
   83cf8:	f240 80e6 	bls.w	83ec8 <__udivdi3+0x250>
   83cfc:	3b02      	subs	r3, #2
   83cfe:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83d02:	2300      	movs	r3, #0
   83d04:	4610      	mov	r0, r2
   83d06:	4619      	mov	r1, r3
   83d08:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83d0c:	4770      	bx	lr
   83d0e:	428b      	cmp	r3, r1
   83d10:	d84c      	bhi.n	83dac <__udivdi3+0x134>
   83d12:	fab3 f683 	clz	r6, r3
   83d16:	2e00      	cmp	r6, #0
   83d18:	d14f      	bne.n	83dba <__udivdi3+0x142>
   83d1a:	428b      	cmp	r3, r1
   83d1c:	d302      	bcc.n	83d24 <__udivdi3+0xac>
   83d1e:	4282      	cmp	r2, r0
   83d20:	f200 80dd 	bhi.w	83ede <__udivdi3+0x266>
   83d24:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83d28:	2300      	movs	r3, #0
   83d2a:	2201      	movs	r2, #1
   83d2c:	4610      	mov	r0, r2
   83d2e:	4619      	mov	r1, r3
   83d30:	4770      	bx	lr
   83d32:	b912      	cbnz	r2, 83d3a <__udivdi3+0xc2>
   83d34:	2401      	movs	r4, #1
   83d36:	fbb4 f4f2 	udiv	r4, r4, r2
   83d3a:	fab4 f284 	clz	r2, r4
   83d3e:	2a00      	cmp	r2, #0
   83d40:	f040 8082 	bne.w	83e48 <__udivdi3+0x1d0>
   83d44:	1b09      	subs	r1, r1, r4
   83d46:	0c26      	lsrs	r6, r4, #16
   83d48:	b2a7      	uxth	r7, r4
   83d4a:	2301      	movs	r3, #1
   83d4c:	fbb1 f0f6 	udiv	r0, r1, r6
   83d50:	fb06 1110 	mls	r1, r6, r0, r1
   83d54:	fb07 f200 	mul.w	r2, r7, r0
   83d58:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   83d5c:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   83d60:	428a      	cmp	r2, r1
   83d62:	d907      	bls.n	83d74 <__udivdi3+0xfc>
   83d64:	1909      	adds	r1, r1, r4
   83d66:	f100 3cff 	add.w	ip, r0, #4294967295
   83d6a:	d202      	bcs.n	83d72 <__udivdi3+0xfa>
   83d6c:	428a      	cmp	r2, r1
   83d6e:	f200 80c8 	bhi.w	83f02 <__udivdi3+0x28a>
   83d72:	4660      	mov	r0, ip
   83d74:	1a89      	subs	r1, r1, r2
   83d76:	fbb1 f2f6 	udiv	r2, r1, r6
   83d7a:	fb06 1112 	mls	r1, r6, r2, r1
   83d7e:	fb07 f702 	mul.w	r7, r7, r2
   83d82:	b2ad      	uxth	r5, r5
   83d84:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   83d88:	42af      	cmp	r7, r5
   83d8a:	d908      	bls.n	83d9e <__udivdi3+0x126>
   83d8c:	192c      	adds	r4, r5, r4
   83d8e:	f102 31ff 	add.w	r1, r2, #4294967295
   83d92:	f080 809b 	bcs.w	83ecc <__udivdi3+0x254>
   83d96:	42a7      	cmp	r7, r4
   83d98:	f240 8098 	bls.w	83ecc <__udivdi3+0x254>
   83d9c:	3a02      	subs	r2, #2
   83d9e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   83da2:	4610      	mov	r0, r2
   83da4:	4619      	mov	r1, r3
   83da6:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83daa:	4770      	bx	lr
   83dac:	2300      	movs	r3, #0
   83dae:	461a      	mov	r2, r3
   83db0:	4610      	mov	r0, r2
   83db2:	4619      	mov	r1, r3
   83db4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83db8:	4770      	bx	lr
   83dba:	f1c6 0520 	rsb	r5, r6, #32
   83dbe:	fa22 f705 	lsr.w	r7, r2, r5
   83dc2:	fa03 f406 	lsl.w	r4, r3, r6
   83dc6:	fa21 f305 	lsr.w	r3, r1, r5
   83dca:	fa01 fb06 	lsl.w	fp, r1, r6
   83dce:	fa20 f505 	lsr.w	r5, r0, r5
   83dd2:	433c      	orrs	r4, r7
   83dd4:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83dd8:	fbb3 fcf8 	udiv	ip, r3, r8
   83ddc:	fb08 331c 	mls	r3, r8, ip, r3
   83de0:	fa1f f984 	uxth.w	r9, r4
   83de4:	fb09 fa0c 	mul.w	sl, r9, ip
   83de8:	ea45 0b0b 	orr.w	fp, r5, fp
   83dec:	ea4f 451b 	mov.w	r5, fp, lsr #16
   83df0:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   83df4:	459a      	cmp	sl, r3
   83df6:	fa02 f206 	lsl.w	r2, r2, r6
   83dfa:	d904      	bls.n	83e06 <__udivdi3+0x18e>
   83dfc:	191b      	adds	r3, r3, r4
   83dfe:	f10c 35ff 	add.w	r5, ip, #4294967295
   83e02:	d36f      	bcc.n	83ee4 <__udivdi3+0x26c>
   83e04:	46ac      	mov	ip, r5
   83e06:	ebca 0303 	rsb	r3, sl, r3
   83e0a:	fbb3 f5f8 	udiv	r5, r3, r8
   83e0e:	fb08 3315 	mls	r3, r8, r5, r3
   83e12:	fb09 f905 	mul.w	r9, r9, r5
   83e16:	fa1f fb8b 	uxth.w	fp, fp
   83e1a:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   83e1e:	45b9      	cmp	r9, r7
   83e20:	d904      	bls.n	83e2c <__udivdi3+0x1b4>
   83e22:	193f      	adds	r7, r7, r4
   83e24:	f105 33ff 	add.w	r3, r5, #4294967295
   83e28:	d362      	bcc.n	83ef0 <__udivdi3+0x278>
   83e2a:	461d      	mov	r5, r3
   83e2c:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   83e30:	fbac 2302 	umull	r2, r3, ip, r2
   83e34:	ebc9 0707 	rsb	r7, r9, r7
   83e38:	429f      	cmp	r7, r3
   83e3a:	f04f 0500 	mov.w	r5, #0
   83e3e:	d34a      	bcc.n	83ed6 <__udivdi3+0x25e>
   83e40:	d046      	beq.n	83ed0 <__udivdi3+0x258>
   83e42:	4662      	mov	r2, ip
   83e44:	462b      	mov	r3, r5
   83e46:	e75d      	b.n	83d04 <__udivdi3+0x8c>
   83e48:	4094      	lsls	r4, r2
   83e4a:	f1c2 0920 	rsb	r9, r2, #32
   83e4e:	fa21 fc09 	lsr.w	ip, r1, r9
   83e52:	4091      	lsls	r1, r2
   83e54:	fa20 f909 	lsr.w	r9, r0, r9
   83e58:	0c26      	lsrs	r6, r4, #16
   83e5a:	fbbc f8f6 	udiv	r8, ip, r6
   83e5e:	fb06 cc18 	mls	ip, r6, r8, ip
   83e62:	b2a7      	uxth	r7, r4
   83e64:	fb07 f308 	mul.w	r3, r7, r8
   83e68:	ea49 0901 	orr.w	r9, r9, r1
   83e6c:	ea4f 4119 	mov.w	r1, r9, lsr #16
   83e70:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   83e74:	4563      	cmp	r3, ip
   83e76:	fa00 f502 	lsl.w	r5, r0, r2
   83e7a:	d909      	bls.n	83e90 <__udivdi3+0x218>
   83e7c:	eb1c 0c04 	adds.w	ip, ip, r4
   83e80:	f108 32ff 	add.w	r2, r8, #4294967295
   83e84:	d23b      	bcs.n	83efe <__udivdi3+0x286>
   83e86:	4563      	cmp	r3, ip
   83e88:	d939      	bls.n	83efe <__udivdi3+0x286>
   83e8a:	f1a8 0802 	sub.w	r8, r8, #2
   83e8e:	44a4      	add	ip, r4
   83e90:	ebc3 0c0c 	rsb	ip, r3, ip
   83e94:	fbbc f3f6 	udiv	r3, ip, r6
   83e98:	fb06 c113 	mls	r1, r6, r3, ip
   83e9c:	fb07 f203 	mul.w	r2, r7, r3
   83ea0:	fa1f f989 	uxth.w	r9, r9
   83ea4:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   83ea8:	428a      	cmp	r2, r1
   83eaa:	d907      	bls.n	83ebc <__udivdi3+0x244>
   83eac:	1909      	adds	r1, r1, r4
   83eae:	f103 30ff 	add.w	r0, r3, #4294967295
   83eb2:	d222      	bcs.n	83efa <__udivdi3+0x282>
   83eb4:	428a      	cmp	r2, r1
   83eb6:	d920      	bls.n	83efa <__udivdi3+0x282>
   83eb8:	3b02      	subs	r3, #2
   83eba:	4421      	add	r1, r4
   83ebc:	1a89      	subs	r1, r1, r2
   83ebe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83ec2:	e743      	b.n	83d4c <__udivdi3+0xd4>
   83ec4:	463a      	mov	r2, r7
   83ec6:	e705      	b.n	83cd4 <__udivdi3+0x5c>
   83ec8:	4633      	mov	r3, r6
   83eca:	e718      	b.n	83cfe <__udivdi3+0x86>
   83ecc:	460a      	mov	r2, r1
   83ece:	e766      	b.n	83d9e <__udivdi3+0x126>
   83ed0:	40b0      	lsls	r0, r6
   83ed2:	4290      	cmp	r0, r2
   83ed4:	d2b5      	bcs.n	83e42 <__udivdi3+0x1ca>
   83ed6:	f10c 32ff 	add.w	r2, ip, #4294967295
   83eda:	2300      	movs	r3, #0
   83edc:	e712      	b.n	83d04 <__udivdi3+0x8c>
   83ede:	4633      	mov	r3, r6
   83ee0:	4632      	mov	r2, r6
   83ee2:	e70f      	b.n	83d04 <__udivdi3+0x8c>
   83ee4:	459a      	cmp	sl, r3
   83ee6:	d98d      	bls.n	83e04 <__udivdi3+0x18c>
   83ee8:	f1ac 0c02 	sub.w	ip, ip, #2
   83eec:	4423      	add	r3, r4
   83eee:	e78a      	b.n	83e06 <__udivdi3+0x18e>
   83ef0:	45b9      	cmp	r9, r7
   83ef2:	d99a      	bls.n	83e2a <__udivdi3+0x1b2>
   83ef4:	3d02      	subs	r5, #2
   83ef6:	4427      	add	r7, r4
   83ef8:	e798      	b.n	83e2c <__udivdi3+0x1b4>
   83efa:	4603      	mov	r3, r0
   83efc:	e7de      	b.n	83ebc <__udivdi3+0x244>
   83efe:	4690      	mov	r8, r2
   83f00:	e7c6      	b.n	83e90 <__udivdi3+0x218>
   83f02:	3802      	subs	r0, #2
   83f04:	4421      	add	r1, r4
   83f06:	e735      	b.n	83d74 <__udivdi3+0xfc>
   83f08:	72617453 	.word	0x72617453
   83f0c:	00726174 	.word	0x00726174
   83f10:	0000000a 	.word	0x0000000a
   83f14:	7473e44e 	.word	0x7473e44e
   83f18:	00000a61 	.word	0x00000a61
   83f1c:	00006425 	.word	0x00006425
   83f20:	00000001 	.word	0x00000001
   83f24:	00000002 	.word	0x00000002
   83f28:	00000004 	.word	0x00000004
   83f2c:	00000008 	.word	0x00000008
   83f30:	00000010 	.word	0x00000010
   83f34:	00000020 	.word	0x00000020
   83f38:	00000040 	.word	0x00000040
   83f3c:	00000080 	.word	0x00000080
   83f40:	00000100 	.word	0x00000100
   83f44:	00000200 	.word	0x00000200
   83f48:	00000400 	.word	0x00000400
   83f4c:	00000043 	.word	0x00000043

00083f50 <_global_impure_ptr>:
   83f50:	20070140 33323130 37363534 42413938     @.. 0123456789AB
   83f60:	46454443 00000000 33323130 37363534     CDEF....01234567
   83f70:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   83f80:	0000296c                                l)..

00083f84 <zeroes.6721>:
   83f84:	30303030 30303030 30303030 30303030     0000000000000000

00083f94 <blanks.6720>:
   83f94:	20202020 20202020 20202020 20202020                     

00083fa4 <_init>:
   83fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83fa6:	bf00      	nop
   83fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83faa:	bc08      	pop	{r3}
   83fac:	469e      	mov	lr, r3
   83fae:	4770      	bx	lr

00083fb0 <__init_array_start>:
   83fb0:	00081ffd 	.word	0x00081ffd

00083fb4 <__frame_dummy_init_array_entry>:
   83fb4:	00080119                                ....

00083fb8 <_fini>:
   83fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83fba:	bf00      	nop
   83fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83fbe:	bc08      	pop	{r3}
   83fc0:	469e      	mov	lr, r3
   83fc2:	4770      	bx	lr

00083fc4 <__fini_array_start>:
   83fc4:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	2007013c 	.word	0x2007013c

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <g_interrupt_enabled>:
20070138:	00000001                                ....

2007013c <SystemCoreClock>:
2007013c:	003d0900                                ..=.

20070140 <impure_data>:
20070140:	00000000 2007042c 20070494 200704fc     ....,.. ... ... 
	...
20070174:	00083f4c 00000000 00000000 00000000     L?..............
	...
200701e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f8:	0005deec 0000000b 00000000 00000000     ................
	...

20070568 <_impure_ptr>:
20070568:	20070140                                @.. 

2007056c <lc_ctype_charset>:
2007056c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2007058c <__mb_cur_max>:
2007058c:	00000001                                ....

20070590 <__malloc_av_>:
	...
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 

20070998 <__malloc_trim_threshold>:
20070998:	00020000                                ....

2007099c <__malloc_sbrk_base>:
2007099c:	ffffffff                                ....

200709a0 <__wctomb>:
200709a0:	0008370d                                .7..
