# AMBA-APB-Controller-Design-Verification
A synthesizable AMBA APB Master/Slave implementation in Verilog HDL. It supports SETUP and ACCESS phases, wait-state logic via PREADY, and error signaling with PSLVERR. Includes a self-checking testbench for functional verification of PSEL, PENABLE, PWRITE, and data integrity.
