static inline T_1 F_1 ( T_1 V_1 , int V_2 )\r\n{\r\nreturn ( V_1 << V_2 ) | ( V_1 >> ( 32 - V_2 ) ) ;\r\n}\r\nstatic inline T_1 F_2 ( T_1 V_1 , int V_2 )\r\n{\r\nreturn ( V_1 >> V_2 ) | ( V_1 << ( 32 - V_2 ) ) ;\r\n}\r\nstatic inline T_1 F_3 ( T_1 V_1 )\r\n{\r\nreturn ( ( V_1 & 0x00ff00ff ) << 8 ) | ( ( V_1 & 0xff00ff00 ) >> 8 ) ;\r\n}\r\nstatic inline T_1 F_4 ( const T_2 * V_3 )\r\n{\r\nreturn V_3 [ 0 ] | ( V_3 [ 1 ] << 8 ) | ( V_3 [ 2 ] << 16 ) | ( V_3 [ 3 ] << 24 ) ;\r\n}\r\nstatic inline void F_5 ( T_2 * V_3 , T_1 V_4 )\r\n{\r\nV_3 [ 0 ] = V_4 ;\r\nV_3 [ 1 ] = V_4 >> 8 ;\r\nV_3 [ 2 ] = V_4 >> 16 ;\r\nV_3 [ 3 ] = V_4 >> 24 ;\r\n}\r\nstatic void F_6 ( void * V_5 )\r\n{\r\nstruct V_6 * V_7 = V_5 ;\r\nV_7 -> V_8 = 0 ;\r\n}\r\nstatic void F_7 ( void * V_5 , const T_2 * V_9 , unsigned int V_10 )\r\n{\r\nstruct V_6 * V_7 = V_5 ;\r\nif ( V_7 -> V_8 ) {\r\nint V_11 = 4 - V_7 -> V_8 ;\r\nif ( V_11 > V_10 )\r\nV_11 = V_10 ;\r\nmemcpy ( & V_7 -> V_12 [ V_7 -> V_8 ] , V_9 , V_11 ) ;\r\nV_7 -> V_8 += V_11 ;\r\nV_9 += V_11 ;\r\nV_10 -= V_11 ;\r\nif ( V_7 -> V_8 < 4 )\r\nreturn;\r\nV_7 -> V_13 ^= F_4 ( V_7 -> V_12 ) ;\r\nF_8 ( V_7 -> V_13 , V_7 -> V_14 ) ;\r\nV_7 -> V_8 = 0 ;\r\n}\r\nwhile ( V_10 >= 4 ) {\r\nV_7 -> V_13 ^= F_4 ( V_9 ) ;\r\nF_8 ( V_7 -> V_13 , V_7 -> V_14 ) ;\r\nV_9 += 4 ;\r\nV_10 -= 4 ;\r\n}\r\nif ( V_10 > 0 ) {\r\nV_7 -> V_8 = V_10 ;\r\nmemcpy ( V_7 -> V_12 , V_9 , V_10 ) ;\r\n}\r\n}\r\nstatic void F_9 ( void * V_5 , T_2 * V_15 )\r\n{\r\nstruct V_6 * V_7 = V_5 ;\r\nT_2 * V_9 = V_7 -> V_12 ;\r\nswitch ( V_7 -> V_8 ) {\r\ncase 0 :\r\nV_7 -> V_13 ^= 0x5a ;\r\nbreak;\r\ncase 1 :\r\nV_7 -> V_13 ^= V_9 [ 0 ] | 0x5a00 ;\r\nbreak;\r\ncase 2 :\r\nV_7 -> V_13 ^= V_9 [ 0 ] | ( V_9 [ 1 ] << 8 ) | 0x5a0000 ;\r\nbreak;\r\ncase 3 :\r\nV_7 -> V_13 ^= V_9 [ 0 ] | ( V_9 [ 1 ] << 8 ) | ( V_9 [ 2 ] << 16 ) |\r\n0x5a000000 ;\r\nbreak;\r\n}\r\nF_8 ( V_7 -> V_13 , V_7 -> V_14 ) ;\r\nF_8 ( V_7 -> V_13 , V_7 -> V_14 ) ;\r\nF_5 ( V_15 , V_7 -> V_13 ) ;\r\nF_5 ( V_15 + 4 , V_7 -> V_14 ) ;\r\n}\r\nstatic int F_10 ( void * V_5 , const T_2 * V_16 , unsigned int V_17 ,\r\nT_1 * V_18 )\r\n{\r\nstruct V_6 * V_7 = V_5 ;\r\nif ( V_17 != 8 ) {\r\nif ( V_18 )\r\n* V_18 = V_19 ;\r\nreturn - V_20 ;\r\n}\r\nV_7 -> V_13 = F_4 ( V_16 ) ;\r\nV_7 -> V_14 = F_4 ( V_16 + 4 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_11 ( void )\r\n{\r\nreturn F_12 ( & V_21 ) ;\r\n}\r\nstatic void T_4 F_13 ( void )\r\n{\r\nF_14 ( & V_21 ) ;\r\n}
