
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.704151                       # Number of seconds simulated
sim_ticks                                704151467000                       # Number of ticks simulated
final_tick                               1204480827500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 301976                       # Simulator instruction rate (inst/s)
host_op_rate                                   301976                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               70879021                       # Simulator tick rate (ticks/s)
host_mem_usage                                2203060                       # Number of bytes of host memory used
host_seconds                                  9934.55                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        49728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     33591936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33641664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        49728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     26537024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26537024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       524874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              525651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        414641                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             414641                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        70621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     47705554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47776175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        70621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            70621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37686528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37686528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37686528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        70621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     47705554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85462703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      525651                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     414641                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    525651                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   414641                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   33641664                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                26537024                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             33641664                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             26537024                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               32789                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               32732                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               32606                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               33310                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               32691                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               32961                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               32846                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               32441                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               33271                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               32862                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              32642                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              32773                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              33124                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              32852                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              32808                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              32909                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               26120                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               25929                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               25760                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               25987                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               25782                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               26055                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               25739                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               25450                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               26038                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               25765                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              25806                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              25975                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              26236                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              26045                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              25922                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              26032                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  704149012000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                525651                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               414641                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  517787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   17856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       906586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.375647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.627524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    13.703732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          874306     96.44%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          31684      3.49%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192            359      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             96      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             48      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             25      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             23      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512             10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       906586                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   7389267750                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             30693090250                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 2628085000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               20675737500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     14058.27                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  39336.13                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                58394.40                       # Average memory access latency
system.mem_ctrls.avgRdBW                        47.78                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        37.69                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                47.78                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                37.69                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.04                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.93                       # Average write queue length over time
system.mem_ctrls.readRowHits                    32422                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1230                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     748862.07                       # Average gap between requests
system.membus.throughput                     85462703                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              490373                       # Transaction distribution
system.membus.trans_dist::ReadResp             490373                       # Transaction distribution
system.membus.trans_dist::Writeback            414641                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35278                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35278                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1465943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1465943                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     60178688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            60178688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               60178688                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          2128710000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2495008750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       591353625                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    492726113                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     36039645                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    306437995                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       288101374                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.016205                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        27391734                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       364539                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            612957715                       # DTB read hits
system.switch_cpus.dtb.read_misses            2543270                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        615500985                       # DTB read accesses
system.switch_cpus.dtb.write_hits           184558317                       # DTB write hits
system.switch_cpus.dtb.write_misses           2250093                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       186808410                       # DTB write accesses
system.switch_cpus.dtb.data_hits            797516032                       # DTB hits
system.switch_cpus.dtb.data_misses            4793363                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        802309395                       # DTB accesses
system.switch_cpus.itb.fetch_hits           477707326                       # ITB hits
system.switch_cpus.itb.fetch_misses               252                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       477707578                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.switch_cpus.numCycles               1408302934                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    502899912                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3294285526                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           591353625                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    315493108                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             625087192                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       157750838                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      124950577                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2924                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         477707326                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      15521071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1373125018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.399116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.119358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        748037826     54.48%     54.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         56436187      4.11%     58.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         57924468      4.22%     62.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         37102718      2.70%     65.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        144098989     10.49%     76.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         33553605      2.44%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         37202009      2.71%     81.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26837514      1.95%     83.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        231931702     16.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1373125018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.419905                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.339188                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        534038577                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     116528327                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         593174039                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10384419                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      118999655                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     55941906                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1261143                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3171412707                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2485798                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      118999655                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        557648748                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        21246090                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     68504619                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         580218497                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      26507408                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3072148910                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         93958                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          55262                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      19681249                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2280590349                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3948012988                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3930795507                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     17217481                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1500908499                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        779681824                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3757982                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          203                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          79180751                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    691537741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    206245418                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10921218                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2568918                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2833084633                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          317                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2518038973                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8630713                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    813855366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    506442180                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          242                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1373125018                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.833802                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.896659                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    502313651     36.58%     36.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    203581581     14.83%     51.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    219281792     15.97%     67.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    155063829     11.29%     78.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    148022265     10.78%     89.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     73333616      5.34%     94.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     52787907      3.84%     98.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     14705277      1.07%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4035100      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1373125018                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12431632     26.97%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22604520     49.03%     76.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      11063892     24.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      1763554      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1676825084     66.59%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1048204      0.04%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      4408893      0.18%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      2645356      0.11%     66.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     66.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       881769      0.04%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    640359628     25.43%     92.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    190106483      7.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2518038973                       # Type of FU issued
system.switch_cpus.iq.rate                   1.787995                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            46100044                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018308                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6436831600                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3633444619                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2398798422                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     27102119                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     13578287                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     13314613                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2548665533                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        13709930                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     14723945                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    203556272                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       392891                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        87256                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     47973718                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          135                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         8157                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      118999655                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        10471484                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        341295                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2875086847                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     13827630                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     691537741                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    206245418                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          189                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          61446                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         32982                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        87256                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     23683041                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     18032706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     41715747                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2461007740                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     615505261                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     57031231                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42001897                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            802324812                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        425228831                       # Number of branches executed
system.switch_cpus.iew.exec_stores          186819551                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.747499                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2431103534                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2412113035                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1495685901                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1885975358                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.712780                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.793057                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    798339326                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           75                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     34854965                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1254125363                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.618759                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.388923                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    606582785     48.37%     48.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    264862499     21.12%     69.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    110806268      8.84%     78.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     46370296      3.70%     82.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     47407875      3.78%     85.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     42397320      3.38%     89.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     27449571      2.19%     91.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     27764109      2.21%     93.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     80484640      6.42%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1254125363                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2030127332                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2030127332                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              646253159                       # Number of memory references committed
system.switch_cpus.commit.loads             487981459                       # Number of loads committed
system.switch_cpus.commit.membars                  30                       # Number of memory barriers committed
system.switch_cpus.commit.branches          355694384                       # Number of branches committed
system.switch_cpus.commit.fp_insts           13226860                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1972407282                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16638159                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      80484640                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3983083389                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5776755210                       # The number of ROB writes
system.switch_cpus.timesIdled                  357639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                35177916                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.704151                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.704151                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.420149                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.420149                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3195749385                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1827120803                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           8970992                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8817745                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1764011                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         881828                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 0                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1                  0                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2                  0                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                          0                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                 2408960227                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2                    0                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3         650802.394901                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          650802.394901                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1677.560000                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    525761                       # number of replacements
system.l2.tags.tagsinuse                 32545.721592                       # Cycle average of tags in use
system.l2.tags.total_refs                     3034104                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    558317                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.434375                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3225.645856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    83.437381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 27796.387931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         50.431348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1389.819075                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.098439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.848278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.042414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993217                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       654221                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       564370                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1218591                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1398210                       # number of Writeback hits
system.l2.Writeback_hits::total               1398210                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       733679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                733679                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        654221                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1298049                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1952270                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       654221                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1298049                       # number of overall hits
system.l2.overall_hits::total                 1952270                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          777                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       489596                       # number of ReadReq misses
system.l2.ReadReq_misses::total                490373                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        35278                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35278                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          777                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       524874                       # number of demand (read+write) misses
system.l2.demand_misses::total                 525651                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          777                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       524874                       # number of overall misses
system.l2.overall_misses::total                525651                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     81197750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  47172859750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     47254057500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2621412250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2621412250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     81197750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  49794272000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      49875469750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     81197750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  49794272000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     49875469750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       654998                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1053966                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1708964                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1398210                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1398210                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       768957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            768957                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       654998                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1822923                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2477921                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       654998                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1822923                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2477921                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.001186                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.464527                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.286942                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.045878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.045878                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.001186                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.287930                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212134                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.001186                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.287930                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212134                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 104501.608752                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 96350.582419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 96363.497786                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 74307.280742                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74307.280742                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 104501.608752                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 94869.000941                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94883.239545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 104501.608752                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 94869.000941                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94883.239545                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               414641                       # number of writebacks
system.l2.writebacks::total                    414641                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          777                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       489596                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           490373                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        35278                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35278                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       524874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            525651                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       524874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           525651                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     72273250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  41545725250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  41617998500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2216151750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2216151750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     72273250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  43761877000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43834150250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     72273250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  43761877000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  43834150250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001186                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.464527                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.286942                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.045878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.045878                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.001186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.287930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212134                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.001186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.287930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212134                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 93015.765766                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 84857.158249                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 84870.085629                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 62819.653892                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62819.653892                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 93015.765766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 83375.966422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83390.215656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 93015.765766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 83375.966422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83390.215656                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   352299747                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            1708964                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1708964                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1398210                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           768957                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          768957                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1309996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5044056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6354052                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     41919872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    206152512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          248072384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             248072384                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3336275500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         982717186                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2863773000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2408961654                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 12038224.629938                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  12038224.629938                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      52.818200                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            654983                       # number of replacements
system.cpu.icache.tags.tagsinuse          1010.261122                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1318272177                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            655995                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2009.576562                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   268.240313                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   742.020809                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.261953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.724630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986583                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    477038939                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       477038939                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    477038939                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        477038939                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    477038939                       # number of overall hits
system.cpu.icache.overall_hits::total       477038939                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       668387                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668387                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       668387                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668387                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       668387                       # number of overall misses
system.cpu.icache.overall_misses::total        668387                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   5386955432                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5386955432                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   5386955432                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5386955432                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   5386955432                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5386955432                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    477707326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    477707326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    477707326                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    477707326                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    477707326                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    477707326                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001399                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001399                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001399                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001399                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001399                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001399                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  8059.635259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8059.635259                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  8059.635259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8059.635259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  8059.635259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8059.635259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1944                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          486                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        13389                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        13389                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        13389                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        13389                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        13389                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        13389                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       654998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       654998                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       654998                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       654998                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       654998                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       654998                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   4008720814                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4008720814                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   4008720814                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4008720814                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   4008720814                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4008720814                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001371                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001371                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001371                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001371                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001371                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001371                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  6120.203136                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6120.203136                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  6120.203136                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6120.203136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  6120.203136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6120.203136                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3         2408961655                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3 19063833.874863                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  19063833.874863                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      52.818200                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1822923                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           865823529                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1823947                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            474.697746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   976.670135                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    47.329865                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.953779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.046221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    596514171                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       596514171                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    155036763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      155036763                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           27                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    751550934                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        751550934                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    751550934                       # number of overall hits
system.cpu.dcache.overall_hits::total       751550934                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1715449                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1715449                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3234907                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3234907                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4950356                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4950356                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4950356                       # number of overall misses
system.cpu.dcache.overall_misses::total       4950356                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  91752031750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  91752031750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  32464151346                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32464151346                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       980250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       980250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 124216183096                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 124216183096                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 124216183096                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 124216183096                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    598229620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    598229620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    756501290                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    756501290                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    756501290                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    756501290                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.002868                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002868                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.020439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020439                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006544                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006544                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006544                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006544                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 53485.724000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53485.724000                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 10035.574855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10035.574855                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data       326750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       326750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 25092.373780                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25092.373780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 25092.373780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25092.373780                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        64115                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          975                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8398                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.634556                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          975                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1398210                       # number of writebacks
system.cpu.dcache.writebacks::total           1398210                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       661446                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       661446                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2465987                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2465987                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3127433                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3127433                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3127433                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3127433                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1054003                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1054003                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       768920                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       768920                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1822923                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1822923                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1822923                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1822923                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  51084026250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  51084026250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   7174761203                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7174761203                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  58258787453                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  58258787453                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  58258787453                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58258787453                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004858                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004858                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002410                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002410                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002410                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002410                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 48466.680123                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48466.680123                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  9330.959271                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9330.959271                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 31958.995225                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31958.995225                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 31958.995225                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31958.995225                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
