
ITI_AVR_Task2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000464  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  000004b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  000004b8  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000004e8  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000060  00000000  00000000  00000524  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000a84  00000000  00000000  00000584  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000061e  00000000  00000000  00001008  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000056c  00000000  00000000  00001626  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000098  00000000  00000000  00001b94  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005ae  00000000  00000000  00001c2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000069c  00000000  00000000  000021da  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000040  00000000  00000000  00002876  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 36 00 	call	0x6c	; 0x6c <main>
  64:	0c 94 30 02 	jmp	0x460	; 0x460 <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <main>:
#define LOW 	0



void main(void)
{
  6c:	cf 93       	push	r28
  6e:	df 93       	push	r29
  70:	1f 92       	push	r1
  72:	cd b7       	in	r28, 0x3d	; 61
  74:	de b7       	in	r29, 0x3e	; 62
	MDIO_enuSetPinConfigration(MDIO_PORTB, MDIO_PIN0, OUTPUT);
  76:	40 e0       	ldi	r20, 0x00	; 0
  78:	60 e0       	ldi	r22, 0x00	; 0
  7a:	81 e0       	ldi	r24, 0x01	; 1
  7c:	0e 94 5c 00 	call	0xb8	; 0xb8 <MDIO_enuSetPinConfigration>
	MDIO_enuSetPinConfigration(MDIO_PORTB, MDIO_PIN1, INPUT);
  80:	43 e0       	ldi	r20, 0x03	; 3
  82:	61 e0       	ldi	r22, 0x01	; 1
  84:	81 e0       	ldi	r24, 0x01	; 1
  86:	0e 94 5c 00 	call	0xb8	; 0xb8 <MDIO_enuSetPinConfigration>
	u8 button_state;
	while (TRUE)
	{
		MDIO_enuGetPinValue(MDIO_PORTB, MDIO_PIN1, &button_state);
  8a:	ae 01       	movw	r20, r28
  8c:	4f 5f       	subi	r20, 0xFF	; 255
  8e:	5f 4f       	sbci	r21, 0xFF	; 255
  90:	61 e0       	ldi	r22, 0x01	; 1
  92:	81 e0       	ldi	r24, 0x01	; 1
  94:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <MDIO_enuGetPinValue>
		if (button_state == HIGH)
  98:	89 81       	ldd	r24, Y+1	; 0x01
  9a:	81 30       	cpi	r24, 0x01	; 1
  9c:	29 f4       	brne	.+10     	; 0xa8 <main+0x3c>
		{
			MDIO_enuSetPinValue(MDIO_PORTB, MDIO_PIN0, HIGH);
  9e:	41 e0       	ldi	r20, 0x01	; 1
  a0:	60 e0       	ldi	r22, 0x00	; 0
  a2:	0e 94 52 01 	call	0x2a4	; 0x2a4 <MDIO_enuSetPinValue>
  a6:	f1 cf       	rjmp	.-30     	; 0x8a <main+0x1e>
		}
		else if (button_state == LOW)
  a8:	81 11       	cpse	r24, r1
  aa:	ef cf       	rjmp	.-34     	; 0x8a <main+0x1e>
		{
			MDIO_enuSetPinValue(MDIO_PORTB, MDIO_PIN0, LOW);
  ac:	40 e0       	ldi	r20, 0x00	; 0
  ae:	60 e0       	ldi	r22, 0x00	; 0
  b0:	81 e0       	ldi	r24, 0x01	; 1
  b2:	0e 94 52 01 	call	0x2a4	; 0x2a4 <MDIO_enuSetPinValue>
  b6:	e9 cf       	rjmp	.-46     	; 0x8a <main+0x1e>

000000b8 <MDIO_enuSetPinConfigration>:
		break;
	}

	out:
	return ret_enumStatus;
}
  b8:	88 30       	cpi	r24, 0x08	; 8
  ba:	08 f0       	brcs	.+2      	; 0xbe <MDIO_enuSetPinConfigration+0x6>
  bc:	e3 c0       	rjmp	.+454    	; 0x284 <MDIO_enuSetPinConfigration+0x1cc>
  be:	64 30       	cpi	r22, 0x04	; 4
  c0:	08 f0       	brcs	.+2      	; 0xc4 <MDIO_enuSetPinConfigration+0xc>
  c2:	e2 c0       	rjmp	.+452    	; 0x288 <MDIO_enuSetPinConfigration+0x1d0>
  c4:	43 30       	cpi	r20, 0x03	; 3
  c6:	08 f0       	brcs	.+2      	; 0xca <MDIO_enuSetPinConfigration+0x12>
  c8:	e1 c0       	rjmp	.+450    	; 0x28c <MDIO_enuSetPinConfigration+0x1d4>
  ca:	81 30       	cpi	r24, 0x01	; 1
  cc:	e9 f1       	breq	.+122    	; 0x148 <MDIO_enuSetPinConfigration+0x90>
  ce:	38 f0       	brcs	.+14     	; 0xde <MDIO_enuSetPinConfigration+0x26>
  d0:	82 30       	cpi	r24, 0x02	; 2
  d2:	09 f4       	brne	.+2      	; 0xd6 <MDIO_enuSetPinConfigration+0x1e>
  d4:	6e c0       	rjmp	.+220    	; 0x1b2 <MDIO_enuSetPinConfigration+0xfa>
  d6:	83 30       	cpi	r24, 0x03	; 3
  d8:	09 f4       	brne	.+2      	; 0xdc <MDIO_enuSetPinConfigration+0x24>
  da:	a0 c0       	rjmp	.+320    	; 0x21c <MDIO_enuSetPinConfigration+0x164>
  dc:	d9 c0       	rjmp	.+434    	; 0x290 <MDIO_enuSetPinConfigration+0x1d8>
  de:	41 11       	cpse	r20, r1
  e0:	0c c0       	rjmp	.+24     	; 0xfa <MDIO_enuSetPinConfigration+0x42>
  e2:	2a b3       	in	r18, 0x1a	; 26
  e4:	81 e0       	ldi	r24, 0x01	; 1
  e6:	90 e0       	ldi	r25, 0x00	; 0
  e8:	02 c0       	rjmp	.+4      	; 0xee <MDIO_enuSetPinConfigration+0x36>
  ea:	88 0f       	add	r24, r24
  ec:	99 1f       	adc	r25, r25
  ee:	6a 95       	dec	r22
  f0:	e2 f7       	brpl	.-8      	; 0xea <MDIO_enuSetPinConfigration+0x32>
  f2:	82 2b       	or	r24, r18
  f4:	8a bb       	out	0x1a, r24	; 26
  f6:	80 e0       	ldi	r24, 0x00	; 0
  f8:	08 95       	ret
  fa:	41 30       	cpi	r20, 0x01	; 1
  fc:	89 f4       	brne	.+34     	; 0x120 <MDIO_enuSetPinConfigration+0x68>
  fe:	2a b3       	in	r18, 0x1a	; 26
 100:	81 e0       	ldi	r24, 0x01	; 1
 102:	90 e0       	ldi	r25, 0x00	; 0
 104:	02 c0       	rjmp	.+4      	; 0x10a <MDIO_enuSetPinConfigration+0x52>
 106:	88 0f       	add	r24, r24
 108:	99 1f       	adc	r25, r25
 10a:	6a 95       	dec	r22
 10c:	e2 f7       	brpl	.-8      	; 0x106 <MDIO_enuSetPinConfigration+0x4e>
 10e:	98 2f       	mov	r25, r24
 110:	90 95       	com	r25
 112:	92 23       	and	r25, r18
 114:	9a bb       	out	0x1a, r25	; 26
 116:	9b b3       	in	r25, 0x1b	; 27
 118:	89 2b       	or	r24, r25
 11a:	8b bb       	out	0x1b, r24	; 27
 11c:	80 e0       	ldi	r24, 0x00	; 0
 11e:	08 95       	ret
 120:	42 30       	cpi	r20, 0x02	; 2
 122:	09 f0       	breq	.+2      	; 0x126 <MDIO_enuSetPinConfigration+0x6e>
 124:	b7 c0       	rjmp	.+366    	; 0x294 <MDIO_enuSetPinConfigration+0x1dc>
 126:	2a b3       	in	r18, 0x1a	; 26
 128:	81 e0       	ldi	r24, 0x01	; 1
 12a:	90 e0       	ldi	r25, 0x00	; 0
 12c:	02 c0       	rjmp	.+4      	; 0x132 <MDIO_enuSetPinConfigration+0x7a>
 12e:	88 0f       	add	r24, r24
 130:	99 1f       	adc	r25, r25
 132:	6a 95       	dec	r22
 134:	e2 f7       	brpl	.-8      	; 0x12e <MDIO_enuSetPinConfigration+0x76>
 136:	80 95       	com	r24
 138:	92 2f       	mov	r25, r18
 13a:	98 23       	and	r25, r24
 13c:	9a bb       	out	0x1a, r25	; 26
 13e:	9b b3       	in	r25, 0x1b	; 27
 140:	89 23       	and	r24, r25
 142:	8b bb       	out	0x1b, r24	; 27
 144:	80 e0       	ldi	r24, 0x00	; 0
 146:	08 95       	ret
 148:	41 11       	cpse	r20, r1
 14a:	0c c0       	rjmp	.+24     	; 0x164 <MDIO_enuSetPinConfigration+0xac>
 14c:	27 b3       	in	r18, 0x17	; 23
 14e:	81 e0       	ldi	r24, 0x01	; 1
 150:	90 e0       	ldi	r25, 0x00	; 0
 152:	02 c0       	rjmp	.+4      	; 0x158 <MDIO_enuSetPinConfigration+0xa0>
 154:	88 0f       	add	r24, r24
 156:	99 1f       	adc	r25, r25
 158:	6a 95       	dec	r22
 15a:	e2 f7       	brpl	.-8      	; 0x154 <MDIO_enuSetPinConfigration+0x9c>
 15c:	82 2b       	or	r24, r18
 15e:	87 bb       	out	0x17, r24	; 23
 160:	80 e0       	ldi	r24, 0x00	; 0
 162:	08 95       	ret
 164:	41 30       	cpi	r20, 0x01	; 1
 166:	89 f4       	brne	.+34     	; 0x18a <MDIO_enuSetPinConfigration+0xd2>
 168:	27 b3       	in	r18, 0x17	; 23
 16a:	81 e0       	ldi	r24, 0x01	; 1
 16c:	90 e0       	ldi	r25, 0x00	; 0
 16e:	02 c0       	rjmp	.+4      	; 0x174 <MDIO_enuSetPinConfigration+0xbc>
 170:	88 0f       	add	r24, r24
 172:	99 1f       	adc	r25, r25
 174:	6a 95       	dec	r22
 176:	e2 f7       	brpl	.-8      	; 0x170 <MDIO_enuSetPinConfigration+0xb8>
 178:	98 2f       	mov	r25, r24
 17a:	90 95       	com	r25
 17c:	92 23       	and	r25, r18
 17e:	97 bb       	out	0x17, r25	; 23
 180:	98 b3       	in	r25, 0x18	; 24
 182:	89 2b       	or	r24, r25
 184:	88 bb       	out	0x18, r24	; 24
 186:	80 e0       	ldi	r24, 0x00	; 0
 188:	08 95       	ret
 18a:	42 30       	cpi	r20, 0x02	; 2
 18c:	09 f0       	breq	.+2      	; 0x190 <MDIO_enuSetPinConfigration+0xd8>
 18e:	84 c0       	rjmp	.+264    	; 0x298 <MDIO_enuSetPinConfigration+0x1e0>
 190:	27 b3       	in	r18, 0x17	; 23
 192:	81 e0       	ldi	r24, 0x01	; 1
 194:	90 e0       	ldi	r25, 0x00	; 0
 196:	02 c0       	rjmp	.+4      	; 0x19c <MDIO_enuSetPinConfigration+0xe4>
 198:	88 0f       	add	r24, r24
 19a:	99 1f       	adc	r25, r25
 19c:	6a 95       	dec	r22
 19e:	e2 f7       	brpl	.-8      	; 0x198 <MDIO_enuSetPinConfigration+0xe0>
 1a0:	80 95       	com	r24
 1a2:	92 2f       	mov	r25, r18
 1a4:	98 23       	and	r25, r24
 1a6:	97 bb       	out	0x17, r25	; 23
 1a8:	98 b3       	in	r25, 0x18	; 24
 1aa:	89 23       	and	r24, r25
 1ac:	88 bb       	out	0x18, r24	; 24
 1ae:	80 e0       	ldi	r24, 0x00	; 0
 1b0:	08 95       	ret
 1b2:	41 11       	cpse	r20, r1
 1b4:	0c c0       	rjmp	.+24     	; 0x1ce <MDIO_enuSetPinConfigration+0x116>
 1b6:	24 b3       	in	r18, 0x14	; 20
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	90 e0       	ldi	r25, 0x00	; 0
 1bc:	02 c0       	rjmp	.+4      	; 0x1c2 <MDIO_enuSetPinConfigration+0x10a>
 1be:	88 0f       	add	r24, r24
 1c0:	99 1f       	adc	r25, r25
 1c2:	6a 95       	dec	r22
 1c4:	e2 f7       	brpl	.-8      	; 0x1be <MDIO_enuSetPinConfigration+0x106>
 1c6:	82 2b       	or	r24, r18
 1c8:	84 bb       	out	0x14, r24	; 20
 1ca:	80 e0       	ldi	r24, 0x00	; 0
 1cc:	08 95       	ret
 1ce:	41 30       	cpi	r20, 0x01	; 1
 1d0:	89 f4       	brne	.+34     	; 0x1f4 <MDIO_enuSetPinConfigration+0x13c>
 1d2:	24 b3       	in	r18, 0x14	; 20
 1d4:	81 e0       	ldi	r24, 0x01	; 1
 1d6:	90 e0       	ldi	r25, 0x00	; 0
 1d8:	02 c0       	rjmp	.+4      	; 0x1de <MDIO_enuSetPinConfigration+0x126>
 1da:	88 0f       	add	r24, r24
 1dc:	99 1f       	adc	r25, r25
 1de:	6a 95       	dec	r22
 1e0:	e2 f7       	brpl	.-8      	; 0x1da <MDIO_enuSetPinConfigration+0x122>
 1e2:	98 2f       	mov	r25, r24
 1e4:	90 95       	com	r25
 1e6:	92 23       	and	r25, r18
 1e8:	94 bb       	out	0x14, r25	; 20
 1ea:	95 b3       	in	r25, 0x15	; 21
 1ec:	89 2b       	or	r24, r25
 1ee:	85 bb       	out	0x15, r24	; 21
 1f0:	80 e0       	ldi	r24, 0x00	; 0
 1f2:	08 95       	ret
 1f4:	42 30       	cpi	r20, 0x02	; 2
 1f6:	09 f0       	breq	.+2      	; 0x1fa <MDIO_enuSetPinConfigration+0x142>
 1f8:	51 c0       	rjmp	.+162    	; 0x29c <MDIO_enuSetPinConfigration+0x1e4>
 1fa:	24 b3       	in	r18, 0x14	; 20
 1fc:	81 e0       	ldi	r24, 0x01	; 1
 1fe:	90 e0       	ldi	r25, 0x00	; 0
 200:	02 c0       	rjmp	.+4      	; 0x206 <MDIO_enuSetPinConfigration+0x14e>
 202:	88 0f       	add	r24, r24
 204:	99 1f       	adc	r25, r25
 206:	6a 95       	dec	r22
 208:	e2 f7       	brpl	.-8      	; 0x202 <MDIO_enuSetPinConfigration+0x14a>
 20a:	80 95       	com	r24
 20c:	92 2f       	mov	r25, r18
 20e:	98 23       	and	r25, r24
 210:	94 bb       	out	0x14, r25	; 20
 212:	95 b3       	in	r25, 0x15	; 21
 214:	89 23       	and	r24, r25
 216:	85 bb       	out	0x15, r24	; 21
 218:	80 e0       	ldi	r24, 0x00	; 0
 21a:	08 95       	ret
 21c:	41 11       	cpse	r20, r1
 21e:	0c c0       	rjmp	.+24     	; 0x238 <MDIO_enuSetPinConfigration+0x180>
 220:	21 b3       	in	r18, 0x11	; 17
 222:	81 e0       	ldi	r24, 0x01	; 1
 224:	90 e0       	ldi	r25, 0x00	; 0
 226:	02 c0       	rjmp	.+4      	; 0x22c <MDIO_enuSetPinConfigration+0x174>
 228:	88 0f       	add	r24, r24
 22a:	99 1f       	adc	r25, r25
 22c:	6a 95       	dec	r22
 22e:	e2 f7       	brpl	.-8      	; 0x228 <MDIO_enuSetPinConfigration+0x170>
 230:	82 2b       	or	r24, r18
 232:	81 bb       	out	0x11, r24	; 17
 234:	80 e0       	ldi	r24, 0x00	; 0
 236:	08 95       	ret
 238:	41 30       	cpi	r20, 0x01	; 1
 23a:	89 f4       	brne	.+34     	; 0x25e <MDIO_enuSetPinConfigration+0x1a6>
 23c:	21 b3       	in	r18, 0x11	; 17
 23e:	81 e0       	ldi	r24, 0x01	; 1
 240:	90 e0       	ldi	r25, 0x00	; 0
 242:	02 c0       	rjmp	.+4      	; 0x248 <MDIO_enuSetPinConfigration+0x190>
 244:	88 0f       	add	r24, r24
 246:	99 1f       	adc	r25, r25
 248:	6a 95       	dec	r22
 24a:	e2 f7       	brpl	.-8      	; 0x244 <MDIO_enuSetPinConfigration+0x18c>
 24c:	98 2f       	mov	r25, r24
 24e:	90 95       	com	r25
 250:	92 23       	and	r25, r18
 252:	91 bb       	out	0x11, r25	; 17
 254:	92 b3       	in	r25, 0x12	; 18
 256:	89 2b       	or	r24, r25
 258:	82 bb       	out	0x12, r24	; 18
 25a:	80 e0       	ldi	r24, 0x00	; 0
 25c:	08 95       	ret
 25e:	42 30       	cpi	r20, 0x02	; 2
 260:	f9 f4       	brne	.+62     	; 0x2a0 <MDIO_enuSetPinConfigration+0x1e8>
 262:	21 b3       	in	r18, 0x11	; 17
 264:	81 e0       	ldi	r24, 0x01	; 1
 266:	90 e0       	ldi	r25, 0x00	; 0
 268:	02 c0       	rjmp	.+4      	; 0x26e <MDIO_enuSetPinConfigration+0x1b6>
 26a:	88 0f       	add	r24, r24
 26c:	99 1f       	adc	r25, r25
 26e:	6a 95       	dec	r22
 270:	e2 f7       	brpl	.-8      	; 0x26a <MDIO_enuSetPinConfigration+0x1b2>
 272:	80 95       	com	r24
 274:	92 2f       	mov	r25, r18
 276:	98 23       	and	r25, r24
 278:	91 bb       	out	0x11, r25	; 17
 27a:	92 b3       	in	r25, 0x12	; 18
 27c:	89 23       	and	r24, r25
 27e:	82 bb       	out	0x12, r24	; 18
 280:	80 e0       	ldi	r24, 0x00	; 0
 282:	08 95       	ret
 284:	82 e0       	ldi	r24, 0x02	; 2
 286:	08 95       	ret
 288:	83 e0       	ldi	r24, 0x03	; 3
 28a:	08 95       	ret
 28c:	81 e0       	ldi	r24, 0x01	; 1
 28e:	08 95       	ret
 290:	80 e0       	ldi	r24, 0x00	; 0
 292:	08 95       	ret
 294:	80 e0       	ldi	r24, 0x00	; 0
 296:	08 95       	ret
 298:	80 e0       	ldi	r24, 0x00	; 0
 29a:	08 95       	ret
 29c:	80 e0       	ldi	r24, 0x00	; 0
 29e:	08 95       	ret
 2a0:	80 e0       	ldi	r24, 0x00	; 0
 2a2:	08 95       	ret

000002a4 <MDIO_enuSetPinValue>:
 2a4:	88 30       	cpi	r24, 0x08	; 8
 2a6:	08 f0       	brcs	.+2      	; 0x2aa <MDIO_enuSetPinValue+0x6>
 2a8:	84 c0       	rjmp	.+264    	; 0x3b2 <MDIO_enuSetPinValue+0x10e>
 2aa:	64 30       	cpi	r22, 0x04	; 4
 2ac:	08 f0       	brcs	.+2      	; 0x2b0 <MDIO_enuSetPinValue+0xc>
 2ae:	83 c0       	rjmp	.+262    	; 0x3b6 <MDIO_enuSetPinValue+0x112>
 2b0:	42 30       	cpi	r20, 0x02	; 2
 2b2:	08 f0       	brcs	.+2      	; 0x2b6 <MDIO_enuSetPinValue+0x12>
 2b4:	82 c0       	rjmp	.+260    	; 0x3ba <MDIO_enuSetPinValue+0x116>
 2b6:	81 30       	cpi	r24, 0x01	; 1
 2b8:	29 f1       	breq	.+74     	; 0x304 <MDIO_enuSetPinValue+0x60>
 2ba:	38 f0       	brcs	.+14     	; 0x2ca <MDIO_enuSetPinValue+0x26>
 2bc:	82 30       	cpi	r24, 0x02	; 2
 2be:	09 f4       	brne	.+2      	; 0x2c2 <MDIO_enuSetPinValue+0x1e>
 2c0:	3e c0       	rjmp	.+124    	; 0x33e <MDIO_enuSetPinValue+0x9a>
 2c2:	83 30       	cpi	r24, 0x03	; 3
 2c4:	09 f4       	brne	.+2      	; 0x2c8 <MDIO_enuSetPinValue+0x24>
 2c6:	58 c0       	rjmp	.+176    	; 0x378 <MDIO_enuSetPinValue+0xd4>
 2c8:	7a c0       	rjmp	.+244    	; 0x3be <MDIO_enuSetPinValue+0x11a>
 2ca:	41 30       	cpi	r20, 0x01	; 1
 2cc:	61 f4       	brne	.+24     	; 0x2e6 <MDIO_enuSetPinValue+0x42>
 2ce:	2b b3       	in	r18, 0x1b	; 27
 2d0:	81 e0       	ldi	r24, 0x01	; 1
 2d2:	90 e0       	ldi	r25, 0x00	; 0
 2d4:	02 c0       	rjmp	.+4      	; 0x2da <MDIO_enuSetPinValue+0x36>
 2d6:	88 0f       	add	r24, r24
 2d8:	99 1f       	adc	r25, r25
 2da:	6a 95       	dec	r22
 2dc:	e2 f7       	brpl	.-8      	; 0x2d6 <MDIO_enuSetPinValue+0x32>
 2de:	82 2b       	or	r24, r18
 2e0:	8b bb       	out	0x1b, r24	; 27
 2e2:	80 e0       	ldi	r24, 0x00	; 0
 2e4:	08 95       	ret
 2e6:	41 11       	cpse	r20, r1
 2e8:	6c c0       	rjmp	.+216    	; 0x3c2 <MDIO_enuSetPinValue+0x11e>
 2ea:	2b b3       	in	r18, 0x1b	; 27
 2ec:	81 e0       	ldi	r24, 0x01	; 1
 2ee:	90 e0       	ldi	r25, 0x00	; 0
 2f0:	02 c0       	rjmp	.+4      	; 0x2f6 <MDIO_enuSetPinValue+0x52>
 2f2:	88 0f       	add	r24, r24
 2f4:	99 1f       	adc	r25, r25
 2f6:	6a 95       	dec	r22
 2f8:	e2 f7       	brpl	.-8      	; 0x2f2 <MDIO_enuSetPinValue+0x4e>
 2fa:	80 95       	com	r24
 2fc:	82 23       	and	r24, r18
 2fe:	8b bb       	out	0x1b, r24	; 27
 300:	80 e0       	ldi	r24, 0x00	; 0
 302:	08 95       	ret
 304:	41 30       	cpi	r20, 0x01	; 1
 306:	61 f4       	brne	.+24     	; 0x320 <MDIO_enuSetPinValue+0x7c>
 308:	28 b3       	in	r18, 0x18	; 24
 30a:	81 e0       	ldi	r24, 0x01	; 1
 30c:	90 e0       	ldi	r25, 0x00	; 0
 30e:	02 c0       	rjmp	.+4      	; 0x314 <MDIO_enuSetPinValue+0x70>
 310:	88 0f       	add	r24, r24
 312:	99 1f       	adc	r25, r25
 314:	6a 95       	dec	r22
 316:	e2 f7       	brpl	.-8      	; 0x310 <MDIO_enuSetPinValue+0x6c>
 318:	82 2b       	or	r24, r18
 31a:	88 bb       	out	0x18, r24	; 24
 31c:	80 e0       	ldi	r24, 0x00	; 0
 31e:	08 95       	ret
 320:	41 11       	cpse	r20, r1
 322:	51 c0       	rjmp	.+162    	; 0x3c6 <MDIO_enuSetPinValue+0x122>
 324:	28 b3       	in	r18, 0x18	; 24
 326:	81 e0       	ldi	r24, 0x01	; 1
 328:	90 e0       	ldi	r25, 0x00	; 0
 32a:	02 c0       	rjmp	.+4      	; 0x330 <MDIO_enuSetPinValue+0x8c>
 32c:	88 0f       	add	r24, r24
 32e:	99 1f       	adc	r25, r25
 330:	6a 95       	dec	r22
 332:	e2 f7       	brpl	.-8      	; 0x32c <MDIO_enuSetPinValue+0x88>
 334:	80 95       	com	r24
 336:	82 23       	and	r24, r18
 338:	88 bb       	out	0x18, r24	; 24
 33a:	80 e0       	ldi	r24, 0x00	; 0
 33c:	08 95       	ret
 33e:	41 30       	cpi	r20, 0x01	; 1
 340:	61 f4       	brne	.+24     	; 0x35a <MDIO_enuSetPinValue+0xb6>
 342:	25 b3       	in	r18, 0x15	; 21
 344:	81 e0       	ldi	r24, 0x01	; 1
 346:	90 e0       	ldi	r25, 0x00	; 0
 348:	02 c0       	rjmp	.+4      	; 0x34e <MDIO_enuSetPinValue+0xaa>
 34a:	88 0f       	add	r24, r24
 34c:	99 1f       	adc	r25, r25
 34e:	6a 95       	dec	r22
 350:	e2 f7       	brpl	.-8      	; 0x34a <MDIO_enuSetPinValue+0xa6>
 352:	82 2b       	or	r24, r18
 354:	85 bb       	out	0x15, r24	; 21
 356:	80 e0       	ldi	r24, 0x00	; 0
 358:	08 95       	ret
 35a:	41 11       	cpse	r20, r1
 35c:	36 c0       	rjmp	.+108    	; 0x3ca <MDIO_enuSetPinValue+0x126>
 35e:	25 b3       	in	r18, 0x15	; 21
 360:	81 e0       	ldi	r24, 0x01	; 1
 362:	90 e0       	ldi	r25, 0x00	; 0
 364:	02 c0       	rjmp	.+4      	; 0x36a <MDIO_enuSetPinValue+0xc6>
 366:	88 0f       	add	r24, r24
 368:	99 1f       	adc	r25, r25
 36a:	6a 95       	dec	r22
 36c:	e2 f7       	brpl	.-8      	; 0x366 <MDIO_enuSetPinValue+0xc2>
 36e:	80 95       	com	r24
 370:	82 23       	and	r24, r18
 372:	85 bb       	out	0x15, r24	; 21
 374:	80 e0       	ldi	r24, 0x00	; 0
 376:	08 95       	ret
 378:	41 30       	cpi	r20, 0x01	; 1
 37a:	61 f4       	brne	.+24     	; 0x394 <MDIO_enuSetPinValue+0xf0>
 37c:	22 b3       	in	r18, 0x12	; 18
 37e:	81 e0       	ldi	r24, 0x01	; 1
 380:	90 e0       	ldi	r25, 0x00	; 0
 382:	02 c0       	rjmp	.+4      	; 0x388 <MDIO_enuSetPinValue+0xe4>
 384:	88 0f       	add	r24, r24
 386:	99 1f       	adc	r25, r25
 388:	6a 95       	dec	r22
 38a:	e2 f7       	brpl	.-8      	; 0x384 <MDIO_enuSetPinValue+0xe0>
 38c:	82 2b       	or	r24, r18
 38e:	82 bb       	out	0x12, r24	; 18
 390:	80 e0       	ldi	r24, 0x00	; 0
 392:	08 95       	ret
 394:	41 11       	cpse	r20, r1
 396:	1b c0       	rjmp	.+54     	; 0x3ce <MDIO_enuSetPinValue+0x12a>
 398:	22 b3       	in	r18, 0x12	; 18
 39a:	81 e0       	ldi	r24, 0x01	; 1
 39c:	90 e0       	ldi	r25, 0x00	; 0
 39e:	02 c0       	rjmp	.+4      	; 0x3a4 <MDIO_enuSetPinValue+0x100>
 3a0:	88 0f       	add	r24, r24
 3a2:	99 1f       	adc	r25, r25
 3a4:	6a 95       	dec	r22
 3a6:	e2 f7       	brpl	.-8      	; 0x3a0 <MDIO_enuSetPinValue+0xfc>
 3a8:	80 95       	com	r24
 3aa:	82 23       	and	r24, r18
 3ac:	82 bb       	out	0x12, r24	; 18
 3ae:	80 e0       	ldi	r24, 0x00	; 0
 3b0:	08 95       	ret
 3b2:	82 e0       	ldi	r24, 0x02	; 2
 3b4:	08 95       	ret
 3b6:	83 e0       	ldi	r24, 0x03	; 3
 3b8:	08 95       	ret
 3ba:	81 e0       	ldi	r24, 0x01	; 1
 3bc:	08 95       	ret
 3be:	80 e0       	ldi	r24, 0x00	; 0
 3c0:	08 95       	ret
 3c2:	80 e0       	ldi	r24, 0x00	; 0
 3c4:	08 95       	ret
 3c6:	80 e0       	ldi	r24, 0x00	; 0
 3c8:	08 95       	ret
 3ca:	80 e0       	ldi	r24, 0x00	; 0
 3cc:	08 95       	ret
 3ce:	80 e0       	ldi	r24, 0x00	; 0
 3d0:	08 95       	ret

000003d2 <MDIO_enuGetPinValue>:

MDIO_enuErrorStatus_t MDIO_enuGetPinValue(MDIO_enuPortNum_t Copy_enuPortNum, MDIO_enuPinNum_t Copy_enuPinNum, u8* Add_pu8PinValue)
{
	MDIO_enuErrorStatus_t ret_enumStatus = MDIO_OK;

	if ((Copy_enuPortNum > MDIO_PIN7) || (Copy_enuPortNum < MDIO_PIN0))
 3d2:	88 30       	cpi	r24, 0x08	; 8
 3d4:	e8 f5       	brcc	.+122    	; 0x450 <__EEPROM_REGION_LENGTH__+0x50>
	{
		ret_enumStatus = MDIO_INVALID_PIN;
		goto out;
	}

	if ((Copy_enuPinNum > MDIO_PORTD) || (Copy_enuPinNum < MDIO_PORTA))
 3d6:	64 30       	cpi	r22, 0x04	; 4
 3d8:	e8 f5       	brcc	.+122    	; 0x454 <__EEPROM_REGION_LENGTH__+0x54>
	{
		ret_enumStatus = MDIO_INVALID_PORT;
		goto out;
	}

	if (Add_pu8PinValue == NULL)
 3da:	41 15       	cp	r20, r1
 3dc:	51 05       	cpc	r21, r1
 3de:	e1 f1       	breq	.+120    	; 0x458 <__EEPROM_REGION_LENGTH__+0x58>
	{
		ret_enumStatus = MDIO_NULL_PTR;
		goto out;
	}

	switch (Copy_enuPortNum)
 3e0:	81 30       	cpi	r24, 0x01	; 1
 3e2:	91 f0       	breq	.+36     	; 0x408 <__EEPROM_REGION_LENGTH__+0x8>
 3e4:	28 f0       	brcs	.+10     	; 0x3f0 <MDIO_enuGetPinValue+0x1e>
 3e6:	82 30       	cpi	r24, 0x02	; 2
 3e8:	d9 f0       	breq	.+54     	; 0x420 <__EEPROM_REGION_LENGTH__+0x20>
 3ea:	83 30       	cpi	r24, 0x03	; 3
 3ec:	29 f1       	breq	.+74     	; 0x438 <__EEPROM_REGION_LENGTH__+0x38>
 3ee:	36 c0       	rjmp	.+108    	; 0x45c <__EEPROM_REGION_LENGTH__+0x5c>
	{
		case MDIO_PORTA:
		(*Add_pu8PinValue) = GET_BIT(PINA, Copy_enuPinNum);
 3f0:	89 b3       	in	r24, 0x19	; 25
 3f2:	90 e0       	ldi	r25, 0x00	; 0
 3f4:	02 c0       	rjmp	.+4      	; 0x3fa <MDIO_enuGetPinValue+0x28>
 3f6:	95 95       	asr	r25
 3f8:	87 95       	ror	r24
 3fa:	6a 95       	dec	r22
 3fc:	e2 f7       	brpl	.-8      	; 0x3f6 <MDIO_enuGetPinValue+0x24>
 3fe:	81 70       	andi	r24, 0x01	; 1
 400:	fa 01       	movw	r30, r20
 402:	80 83       	st	Z, r24
	return ret_enumStatus;
}

MDIO_enuErrorStatus_t MDIO_enuGetPinValue(MDIO_enuPortNum_t Copy_enuPortNum, MDIO_enuPinNum_t Copy_enuPinNum, u8* Add_pu8PinValue)
{
	MDIO_enuErrorStatus_t ret_enumStatus = MDIO_OK;
 404:	80 e0       	ldi	r24, 0x00	; 0

	switch (Copy_enuPortNum)
	{
		case MDIO_PORTA:
		(*Add_pu8PinValue) = GET_BIT(PINA, Copy_enuPinNum);
		break;
 406:	08 95       	ret

		case MDIO_PORTB:
		(*Add_pu8PinValue) = GET_BIT(PINB, Copy_enuPinNum);
 408:	86 b3       	in	r24, 0x16	; 22
 40a:	90 e0       	ldi	r25, 0x00	; 0
 40c:	02 c0       	rjmp	.+4      	; 0x412 <__EEPROM_REGION_LENGTH__+0x12>
 40e:	95 95       	asr	r25
 410:	87 95       	ror	r24
 412:	6a 95       	dec	r22
 414:	e2 f7       	brpl	.-8      	; 0x40e <__EEPROM_REGION_LENGTH__+0xe>
 416:	81 70       	andi	r24, 0x01	; 1
 418:	fa 01       	movw	r30, r20
 41a:	80 83       	st	Z, r24
	return ret_enumStatus;
}

MDIO_enuErrorStatus_t MDIO_enuGetPinValue(MDIO_enuPortNum_t Copy_enuPortNum, MDIO_enuPinNum_t Copy_enuPinNum, u8* Add_pu8PinValue)
{
	MDIO_enuErrorStatus_t ret_enumStatus = MDIO_OK;
 41c:	80 e0       	ldi	r24, 0x00	; 0
		(*Add_pu8PinValue) = GET_BIT(PINA, Copy_enuPinNum);
		break;

		case MDIO_PORTB:
		(*Add_pu8PinValue) = GET_BIT(PINB, Copy_enuPinNum);
		break;
 41e:	08 95       	ret

		case MDIO_PORTC:
		(*Add_pu8PinValue) = GET_BIT(PINC, Copy_enuPinNum);
 420:	83 b3       	in	r24, 0x13	; 19
 422:	90 e0       	ldi	r25, 0x00	; 0
 424:	02 c0       	rjmp	.+4      	; 0x42a <__EEPROM_REGION_LENGTH__+0x2a>
 426:	95 95       	asr	r25
 428:	87 95       	ror	r24
 42a:	6a 95       	dec	r22
 42c:	e2 f7       	brpl	.-8      	; 0x426 <__EEPROM_REGION_LENGTH__+0x26>
 42e:	81 70       	andi	r24, 0x01	; 1
 430:	fa 01       	movw	r30, r20
 432:	80 83       	st	Z, r24
	return ret_enumStatus;
}

MDIO_enuErrorStatus_t MDIO_enuGetPinValue(MDIO_enuPortNum_t Copy_enuPortNum, MDIO_enuPinNum_t Copy_enuPinNum, u8* Add_pu8PinValue)
{
	MDIO_enuErrorStatus_t ret_enumStatus = MDIO_OK;
 434:	80 e0       	ldi	r24, 0x00	; 0
		(*Add_pu8PinValue) = GET_BIT(PINB, Copy_enuPinNum);
		break;

		case MDIO_PORTC:
		(*Add_pu8PinValue) = GET_BIT(PINC, Copy_enuPinNum);
		break;
 436:	08 95       	ret

		case MDIO_PORTD:
		(*Add_pu8PinValue) = GET_BIT(PIND, Copy_enuPinNum);
 438:	80 b3       	in	r24, 0x10	; 16
 43a:	90 e0       	ldi	r25, 0x00	; 0
 43c:	02 c0       	rjmp	.+4      	; 0x442 <__EEPROM_REGION_LENGTH__+0x42>
 43e:	95 95       	asr	r25
 440:	87 95       	ror	r24
 442:	6a 95       	dec	r22
 444:	e2 f7       	brpl	.-8      	; 0x43e <__EEPROM_REGION_LENGTH__+0x3e>
 446:	81 70       	andi	r24, 0x01	; 1
 448:	fa 01       	movw	r30, r20
 44a:	80 83       	st	Z, r24
	return ret_enumStatus;
}

MDIO_enuErrorStatus_t MDIO_enuGetPinValue(MDIO_enuPortNum_t Copy_enuPortNum, MDIO_enuPinNum_t Copy_enuPinNum, u8* Add_pu8PinValue)
{
	MDIO_enuErrorStatus_t ret_enumStatus = MDIO_OK;
 44c:	80 e0       	ldi	r24, 0x00	; 0
		(*Add_pu8PinValue) = GET_BIT(PINC, Copy_enuPinNum);
		break;

		case MDIO_PORTD:
		(*Add_pu8PinValue) = GET_BIT(PIND, Copy_enuPinNum);
		break;
 44e:	08 95       	ret
{
	MDIO_enuErrorStatus_t ret_enumStatus = MDIO_OK;

	if ((Copy_enuPortNum > MDIO_PIN7) || (Copy_enuPortNum < MDIO_PIN0))
	{
		ret_enumStatus = MDIO_INVALID_PIN;
 450:	82 e0       	ldi	r24, 0x02	; 2
 452:	08 95       	ret
		goto out;
	}

	if ((Copy_enuPinNum > MDIO_PORTD) || (Copy_enuPinNum < MDIO_PORTA))
	{
		ret_enumStatus = MDIO_INVALID_PORT;
 454:	83 e0       	ldi	r24, 0x03	; 3
 456:	08 95       	ret
		goto out;
	}

	if (Add_pu8PinValue == NULL)
	{
		ret_enumStatus = MDIO_NULL_PTR;
 458:	84 e0       	ldi	r24, 0x04	; 4
 45a:	08 95       	ret
	return ret_enumStatus;
}

MDIO_enuErrorStatus_t MDIO_enuGetPinValue(MDIO_enuPortNum_t Copy_enuPortNum, MDIO_enuPinNum_t Copy_enuPinNum, u8* Add_pu8PinValue)
{
	MDIO_enuErrorStatus_t ret_enumStatus = MDIO_OK;
 45c:	80 e0       	ldi	r24, 0x00	; 0
		break;
	}

	out:
	return ret_enumStatus;
}
 45e:	08 95       	ret

00000460 <_exit>:
 460:	f8 94       	cli

00000462 <__stop_program>:
 462:	ff cf       	rjmp	.-2      	; 0x462 <__stop_program>
