{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562140219817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562140219823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 13:20:19 2019 " "Processing started: Wed Jul 03 13:20:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562140219823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140219823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_robot -c fpga_robot " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_robot -c fpga_robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140219823 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562140220500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562140220500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dec2hex.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dec2hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2hex " "Found entity 1: dec2hex" {  } { { "output_files/dec2hex.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/dec2hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140228272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140228272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movements.v 1 1 " "Found 1 design units, including 1 entities, in source file movements.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_robot " "Found entity 1: move_robot" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140228273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140228273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "motor_control.v(131) " "Verilog HDL information at motor_control.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1562140228275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_control.v 3 3 " "Found 3 design units, including 3 entities, in source file motor_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_direction " "Found entity 1: set_direction" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140228275 ""} { "Info" "ISGN_ENTITY_NAME" "2 motor_pwm " "Found entity 2: motor_pwm" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140228275 ""} { "Info" "ISGN_ENTITY_NAME" "3 motor_encoder " "Found entity 3: motor_encoder" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140228275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140228275 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "line_sensor_robot_movement.v " "Can't analyze file -- file line_sensor_robot_movement.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562140228283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140228285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140228285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_robot.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_robot.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_robot " "Found entity 1: fpga_robot" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140228287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140228287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_values.v 1 1 " "Found 1 design units, including 1 entities, in source file display_values.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_values " "Found entity 1: display_values" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140228289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140228289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_interface " "Found entity 1: adc_interface" {  } { { "adc_interface.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140228290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140228290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_robot " "Elaborating entity \"fpga_robot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562140228397 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds fpga_robot.v(54) " "Output port \"leds\" at fpga_robot.v(54) has no driver" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562140228398 "|fpga_robot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_interface adc_interface:line_sensor_module " "Elaborating entity \"adc_interface\" for hierarchy \"adc_interface:line_sensor_module\"" {  } { { "fpga_robot.v" "line_sensor_module" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140228399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_values display_values:lcd_module " "Elaborating entity \"display_values\" for hierarchy \"display_values:lcd_module\"" {  } { { "fpga_robot.v" "lcd_module" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140228401 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 display_values.v(37) " "Verilog HDL or VHDL warning at display_values.v(37): object \"test1\" assigned a value but never read" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562140228402 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(59) " "Verilog HDL assignment warning at display_values.v(59): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228402 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(60) " "Verilog HDL assignment warning at display_values.v(60): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228402 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(61) " "Verilog HDL assignment warning at display_values.v(61): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228402 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(62) " "Verilog HDL assignment warning at display_values.v(62): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228402 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(64) " "Verilog HDL assignment warning at display_values.v(64): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228402 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(65) " "Verilog HDL assignment warning at display_values.v(65): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228402 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(66) " "Verilog HDL assignment warning at display_values.v(66): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228402 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(67) " "Verilog HDL assignment warning at display_values.v(67): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228402 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(69) " "Verilog HDL assignment warning at display_values.v(69): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228402 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(70) " "Verilog HDL assignment warning at display_values.v(70): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228402 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(71) " "Verilog HDL assignment warning at display_values.v(71): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228402 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(72) " "Verilog HDL assignment warning at display_values.v(72): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228402 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "movement display_values.v(74) " "Verilog HDL Always Construct warning at display_values.v(74): variable \"movement\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140228402 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(74) " "Verilog HDL assignment warning at display_values.v(74): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_motor display_values.v(76) " "Verilog HDL Always Construct warning at display_values.v(76): variable \"left_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(76) " "Verilog HDL assignment warning at display_values.v(76): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_motor display_values.v(77) " "Verilog HDL Always Construct warning at display_values.v(77): variable \"left_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(77) " "Verilog HDL assignment warning at display_values.v(77): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_motor display_values.v(78) " "Verilog HDL Always Construct warning at display_values.v(78): variable \"left_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(78) " "Verilog HDL assignment warning at display_values.v(78): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_motor display_values.v(79) " "Verilog HDL Always Construct warning at display_values.v(79): variable \"left_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(79) " "Verilog HDL assignment warning at display_values.v(79): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_motor display_values.v(81) " "Verilog HDL Always Construct warning at display_values.v(81): variable \"right_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(81) " "Verilog HDL assignment warning at display_values.v(81): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_motor display_values.v(82) " "Verilog HDL Always Construct warning at display_values.v(82): variable \"right_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(82) " "Verilog HDL assignment warning at display_values.v(82): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_motor display_values.v(83) " "Verilog HDL Always Construct warning at display_values.v(83): variable \"right_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(83) " "Verilog HDL assignment warning at display_values.v(83): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_motor display_values.v(84) " "Verilog HDL Always Construct warning at display_values.v(84): variable \"right_motor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(84) " "Verilog HDL assignment warning at display_values.v(84): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 display_values.v(118) " "Verilog HDL assignment warning at display_values.v(118): truncated value with size 32 to match size of target (18)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_values.v(126) " "Verilog HDL assignment warning at display_values.v(126): truncated value with size 32 to match size of target (6)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228403 "|fpga_robot|display_values:lcd_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller display_values:lcd_module\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"display_values:lcd_module\|LCD_Controller:u0\"" {  } { { "display_values.v" "u0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140228404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228404 "|fpga_robot|display_values:lcd_module|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_direction set_direction:robot_movement_direction " "Elaborating entity \"set_direction\" for hierarchy \"set_direction:robot_movement_direction\"" {  } { { "fpga_robot.v" "robot_movement_direction" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140228405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_encoder motor_encoder:left_motor_encoder " "Elaborating entity \"motor_encoder\" for hierarchy \"motor_encoder:left_motor_encoder\"" {  } { { "fpga_robot.v" "left_motor_encoder" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140228406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 motor_control.v(194) " "Verilog HDL assignment warning at motor_control.v(194): truncated value with size 32 to match size of target (12)" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228406 "|fpga_robot|motor_encoder:left_motor_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 motor_control.v(200) " "Verilog HDL assignment warning at motor_control.v(200): truncated value with size 10 to match size of target (8)" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228406 "|fpga_robot|motor_encoder:left_motor_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_control.v(222) " "Verilog HDL assignment warning at motor_control.v(222): truncated value with size 32 to match size of target (10)" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228406 "|fpga_robot|motor_encoder:left_motor_encoder"}
{ "Warning" "WSGN_SEARCH_FILE" "get_robot_orientation.v 1 1 " "Using design file get_robot_orientation.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 get_robot_orientation " "Found entity 1: get_robot_orientation" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140228422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562140228422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_robot_orientation get_robot_orientation:line_orientation " "Elaborating entity \"get_robot_orientation\" for hierarchy \"get_robot_orientation:line_orientation\"" {  } { { "fpga_robot.v" "line_orientation" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140228423 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bot_orientation get_robot_orientation.v(49) " "Verilog HDL Always Construct warning at get_robot_orientation.v(49): inferring latch(es) for variable \"bot_orientation\", which holds its previous value in one or more paths through the always construct" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562140228424 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bot_orientation\[0\] get_robot_orientation.v(49) " "Inferred latch for \"bot_orientation\[0\]\" at get_robot_orientation.v(49)" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140228424 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bot_orientation\[1\] get_robot_orientation.v(49) " "Inferred latch for \"bot_orientation\[1\]\" at get_robot_orientation.v(49)" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140228424 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bot_orientation\[2\] get_robot_orientation.v(49) " "Inferred latch for \"bot_orientation\[2\]\" at get_robot_orientation.v(49)" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140228424 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bot_orientation\[3\] get_robot_orientation.v(49) " "Inferred latch for \"bot_orientation\[3\]\" at get_robot_orientation.v(49)" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140228424 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_robot move_robot:line_encoder " "Elaborating entity \"move_robot\" for hierarchy \"move_robot:line_encoder\"" {  } { { "fpga_robot.v" "line_encoder" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140228424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(121) " "Verilog HDL assignment warning at movements.v(121): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228425 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(123) " "Verilog HDL assignment warning at movements.v(123): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(125) " "Verilog HDL assignment warning at movements.v(125): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(131) " "Verilog HDL assignment warning at movements.v(131): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(133) " "Verilog HDL assignment warning at movements.v(133): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(135) " "Verilog HDL assignment warning at movements.v(135): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(141) " "Verilog HDL assignment warning at movements.v(141): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(142) " "Verilog HDL assignment warning at movements.v(142): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(156) " "Verilog HDL assignment warning at movements.v(156): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(157) " "Verilog HDL assignment warning at movements.v(157): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(166) " "Verilog HDL assignment warning at movements.v(166): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(167) " "Verilog HDL assignment warning at movements.v(167): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(175) " "Verilog HDL assignment warning at movements.v(175): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(176) " "Verilog HDL assignment warning at movements.v(176): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(183) " "Verilog HDL assignment warning at movements.v(183): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(184) " "Verilog HDL assignment warning at movements.v(184): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228426 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(192) " "Verilog HDL assignment warning at movements.v(192): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228427 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(193) " "Verilog HDL assignment warning at movements.v(193): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228427 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(197) " "Verilog HDL assignment warning at movements.v(197): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228427 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(198) " "Verilog HDL assignment warning at movements.v(198): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228427 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(208) " "Verilog HDL assignment warning at movements.v(208): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228427 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(209) " "Verilog HDL assignment warning at movements.v(209): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228427 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(215) " "Verilog HDL assignment warning at movements.v(215): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228427 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(216) " "Verilog HDL assignment warning at movements.v(216): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228427 "|fpga_robot|move_robot:line_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_pwm motor_pwm:left_motor " "Elaborating entity \"motor_pwm\" for hierarchy \"motor_pwm:left_motor\"" {  } { { "fpga_robot.v" "left_motor" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140228438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 motor_control.v(143) " "Verilog HDL assignment warning at motor_control.v(143): truncated value with size 32 to match size of target (8)" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228438 "|fpga_robot|motor_pwm:left_motor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 motor_control.v(145) " "Verilog HDL assignment warning at motor_control.v(145): truncated value with size 32 to match size of target (1)" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562140228438 "|fpga_robot|motor_pwm:left_motor"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod9\"" {  } { { "display_values.v" "Mod9" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod10\"" {  } { { "display_values.v" "Mod10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div1\"" {  } { { "display_values.v" "Div1" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod0\"" {  } { { "display_values.v" "Mod0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div8\"" {  } { { "display_values.v" "Div8" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod7\"" {  } { { "display_values.v" "Mod7" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod5\"" {  } { { "display_values.v" "Mod5" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod2\"" {  } { { "display_values.v" "Mod2" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div5\"" {  } { { "display_values.v" "Div5" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod4\"" {  } { { "display_values.v" "Mod4" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div6\"" {  } { { "display_values.v" "Div6" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div3\"" {  } { { "display_values.v" "Div3" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div0\"" {  } { { "display_values.v" "Div0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div4\"" {  } { { "display_values.v" "Div4" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod3\"" {  } { { "display_values.v" "Mod3" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div7\"" {  } { { "display_values.v" "Div7" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod6\"" {  } { { "display_values.v" "Mod6" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod8\"" {  } { { "display_values.v" "Mod8" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div2\"" {  } { { "display_values.v" "Div2" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod1\"" {  } { { "display_values.v" "Mod1" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140228794 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1562140228794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Mod9 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Mod9\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140232022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Mod9 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232023 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562140232023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h9m " "Found entity 1: lpm_divide_h9m" {  } { { "db/lpm_divide_h9m.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_h9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_24f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Div1\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140232225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Div1 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232225 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562140232225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Mod0\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140232324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Mod0 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232324 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562140232324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_1bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Div8 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Div8\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140232421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Div8 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232421 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562140232421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Div6\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140232532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Div6 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562140232532 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562140232532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkm " "Found entity 1: lpm_divide_bkm" {  } { { "db/lpm_divide_bkm.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_bkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_q9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562140232618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140232618 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1562140233034 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adc_interface.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1562140233058 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1562140233058 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562140233367 "|fpga_robot|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562140233367 "|fpga_robot|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562140233367 "|fpga_robot|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562140233367 "|fpga_robot|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562140233367 "|fpga_robot|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562140233367 "|fpga_robot|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562140233367 "|fpga_robot|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562140233367 "|fpga_robot|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562140233367 "|fpga_robot|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562140233367 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562140233452 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "67 " "67 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562140234547 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140234577 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1562140234577 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.map.smsg " "Generated suppressed messages file D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140234885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562140235611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562140235611 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_left_a " "No output dependent on input pin \"motor_left_a\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140237228 "|fpga_robot|motor_left_a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_left_b " "No output dependent on input pin \"motor_left_b\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140237228 "|fpga_robot|motor_left_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_right_a " "No output dependent on input pin \"motor_right_a\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140237228 "|fpga_robot|motor_right_a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_right_b " "No output dependent on input pin \"motor_right_b\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140237228 "|fpga_robot|motor_right_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode " "No output dependent on input pin \"mode\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562140237228 "|fpga_robot|mode"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1562140237228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1849 " "Implemented 1849 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562140237230 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562140237230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1812 " "Implemented 1812 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562140237230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562140237230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562140237249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 13:20:37 2019 " "Processing ended: Wed Jul 03 13:20:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562140237249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562140237249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562140237249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562140237249 ""}
