$comment
	File created using the following command:
		vcd file arithmetic_processor.msim.vcd -direction
$end
$date
	Sun May 10 11:21:18 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CPU_vlg_vec_tst $end
$var reg 1 ! AUTO $end
$var reg 1 " CLK $end
$var reg 1 # RUN $end
$var wire 1 $ A_REG [7] $end
$var wire 1 % A_REG [6] $end
$var wire 1 & A_REG [5] $end
$var wire 1 ' A_REG [4] $end
$var wire 1 ( A_REG [3] $end
$var wire 1 ) A_REG [2] $end
$var wire 1 * A_REG [1] $end
$var wire 1 + A_REG [0] $end
$var wire 1 , ALU_OUT [7] $end
$var wire 1 - ALU_OUT [6] $end
$var wire 1 . ALU_OUT [5] $end
$var wire 1 / ALU_OUT [4] $end
$var wire 1 0 ALU_OUT [3] $end
$var wire 1 1 ALU_OUT [2] $end
$var wire 1 2 ALU_OUT [1] $end
$var wire 1 3 ALU_OUT [0] $end
$var wire 1 4 CURRENT_INSTR [15] $end
$var wire 1 5 CURRENT_INSTR [14] $end
$var wire 1 6 CURRENT_INSTR [13] $end
$var wire 1 7 CURRENT_INSTR [12] $end
$var wire 1 8 CURRENT_INSTR [11] $end
$var wire 1 9 CURRENT_INSTR [10] $end
$var wire 1 : CURRENT_INSTR [9] $end
$var wire 1 ; CURRENT_INSTR [8] $end
$var wire 1 < CURRENT_INSTR [7] $end
$var wire 1 = CURRENT_INSTR [6] $end
$var wire 1 > CURRENT_INSTR [5] $end
$var wire 1 ? CURRENT_INSTR [4] $end
$var wire 1 @ CURRENT_INSTR [3] $end
$var wire 1 A CURRENT_INSTR [2] $end
$var wire 1 B CURRENT_INSTR [1] $end
$var wire 1 C CURRENT_INSTR [0] $end
$var wire 1 D DATA_MEM_ADDR_IN [9] $end
$var wire 1 E DATA_MEM_ADDR_IN [8] $end
$var wire 1 F DATA_MEM_ADDR_IN [7] $end
$var wire 1 G DATA_MEM_ADDR_IN [6] $end
$var wire 1 H DATA_MEM_ADDR_IN [5] $end
$var wire 1 I DATA_MEM_ADDR_IN [4] $end
$var wire 1 J DATA_MEM_ADDR_IN [3] $end
$var wire 1 K DATA_MEM_ADDR_IN [2] $end
$var wire 1 L DATA_MEM_ADDR_IN [1] $end
$var wire 1 M DATA_MEM_ADDR_IN [0] $end
$var wire 1 N DATA_MEM_DATA_IN [15] $end
$var wire 1 O DATA_MEM_DATA_IN [14] $end
$var wire 1 P DATA_MEM_DATA_IN [13] $end
$var wire 1 Q DATA_MEM_DATA_IN [12] $end
$var wire 1 R DATA_MEM_DATA_IN [11] $end
$var wire 1 S DATA_MEM_DATA_IN [10] $end
$var wire 1 T DATA_MEM_DATA_IN [9] $end
$var wire 1 U DATA_MEM_DATA_IN [8] $end
$var wire 1 V DATA_MEM_DATA_IN [7] $end
$var wire 1 W DATA_MEM_DATA_IN [6] $end
$var wire 1 X DATA_MEM_DATA_IN [5] $end
$var wire 1 Y DATA_MEM_DATA_IN [4] $end
$var wire 1 Z DATA_MEM_DATA_IN [3] $end
$var wire 1 [ DATA_MEM_DATA_IN [2] $end
$var wire 1 \ DATA_MEM_DATA_IN [1] $end
$var wire 1 ] DATA_MEM_DATA_IN [0] $end
$var wire 1 ^ DATA_MEM_DATA_OUT [15] $end
$var wire 1 _ DATA_MEM_DATA_OUT [14] $end
$var wire 1 ` DATA_MEM_DATA_OUT [13] $end
$var wire 1 a DATA_MEM_DATA_OUT [12] $end
$var wire 1 b DATA_MEM_DATA_OUT [11] $end
$var wire 1 c DATA_MEM_DATA_OUT [10] $end
$var wire 1 d DATA_MEM_DATA_OUT [9] $end
$var wire 1 e DATA_MEM_DATA_OUT [8] $end
$var wire 1 f DATA_MEM_DATA_OUT [7] $end
$var wire 1 g DATA_MEM_DATA_OUT [6] $end
$var wire 1 h DATA_MEM_DATA_OUT [5] $end
$var wire 1 i DATA_MEM_DATA_OUT [4] $end
$var wire 1 j DATA_MEM_DATA_OUT [3] $end
$var wire 1 k DATA_MEM_DATA_OUT [2] $end
$var wire 1 l DATA_MEM_DATA_OUT [1] $end
$var wire 1 m DATA_MEM_DATA_OUT [0] $end
$var wire 1 n DEBUG [3] $end
$var wire 1 o DEBUG [2] $end
$var wire 1 p DEBUG [1] $end
$var wire 1 q DEBUG [0] $end
$var wire 1 r IMMEDIATE [7] $end
$var wire 1 s IMMEDIATE [6] $end
$var wire 1 t IMMEDIATE [5] $end
$var wire 1 u IMMEDIATE [4] $end
$var wire 1 v IMMEDIATE [3] $end
$var wire 1 w IMMEDIATE [2] $end
$var wire 1 x IMMEDIATE [1] $end
$var wire 1 y IMMEDIATE [0] $end
$var wire 1 z INSTR_MEM_ADDRESS [9] $end
$var wire 1 { INSTR_MEM_ADDRESS [8] $end
$var wire 1 | INSTR_MEM_ADDRESS [7] $end
$var wire 1 } INSTR_MEM_ADDRESS [6] $end
$var wire 1 ~ INSTR_MEM_ADDRESS [5] $end
$var wire 1 !! INSTR_MEM_ADDRESS [4] $end
$var wire 1 "! INSTR_MEM_ADDRESS [3] $end
$var wire 1 #! INSTR_MEM_ADDRESS [2] $end
$var wire 1 $! INSTR_MEM_ADDRESS [1] $end
$var wire 1 %! INSTR_MEM_ADDRESS [0] $end
$var wire 1 &! Q_REG [7] $end
$var wire 1 '! Q_REG [6] $end
$var wire 1 (! Q_REG [5] $end
$var wire 1 )! Q_REG [4] $end
$var wire 1 *! Q_REG [3] $end
$var wire 1 +! Q_REG [2] $end
$var wire 1 ,! Q_REG [1] $end
$var wire 1 -! Q_REG [0] $end
$var wire 1 .! RF_A_READ_PORT [7] $end
$var wire 1 /! RF_A_READ_PORT [6] $end
$var wire 1 0! RF_A_READ_PORT [5] $end
$var wire 1 1! RF_A_READ_PORT [4] $end
$var wire 1 2! RF_A_READ_PORT [3] $end
$var wire 1 3! RF_A_READ_PORT [2] $end
$var wire 1 4! RF_A_READ_PORT [1] $end
$var wire 1 5! RF_A_READ_PORT [0] $end
$var wire 1 6! RF_B_READ_PORT [7] $end
$var wire 1 7! RF_B_READ_PORT [6] $end
$var wire 1 8! RF_B_READ_PORT [5] $end
$var wire 1 9! RF_B_READ_PORT [4] $end
$var wire 1 :! RF_B_READ_PORT [3] $end
$var wire 1 ;! RF_B_READ_PORT [2] $end
$var wire 1 <! RF_B_READ_PORT [1] $end
$var wire 1 =! RF_B_READ_PORT [0] $end
$var wire 1 >! RF_W_ADDR [2] $end
$var wire 1 ?! RF_W_ADDR [1] $end
$var wire 1 @! RF_W_ADDR [0] $end
$var wire 1 A! RF_W_DATA [7] $end
$var wire 1 B! RF_W_DATA [6] $end
$var wire 1 C! RF_W_DATA [5] $end
$var wire 1 D! RF_W_DATA [4] $end
$var wire 1 E! RF_W_DATA [3] $end
$var wire 1 F! RF_W_DATA [2] $end
$var wire 1 G! RF_W_DATA [1] $end
$var wire 1 H! RF_W_DATA [0] $end
$var wire 1 I! sampler $end
$scope module i1 $end
$var wire 1 J! gnd $end
$var wire 1 K! vcc $end
$var wire 1 L! unknown $end
$var tri1 1 M! devclrn $end
$var tri1 1 N! devpor $end
$var tri1 1 O! devoe $end
$var wire 1 P! inst|ALU|neg_b[2]~4_combout $end
$var wire 1 Q! inst|ALU|neg_b[5]~11 $end
$var wire 1 R! inst|ALU|neg_b[6]~13 $end
$var wire 1 S! inst|ALU|neg_b[6]~12_combout $end
$var wire 1 T! inst|ALU|neg_b[7]~14_combout $end
$var wire 1 U! inst|ALU|neg_a[1]~2_combout $end
$var wire 1 V! inst|ALU|neg_a[2]~4_combout $end
$var wire 1 W! inst|ALU|neg_a[4]~8_combout $end
$var wire 1 X! inst|ALU|neg_a[5]~11 $end
$var wire 1 Y! inst|ALU|neg_a[6]~13 $end
$var wire 1 Z! inst|ALU|neg_a[6]~12_combout $end
$var wire 1 [! inst|ALU|neg_a[7]~14_combout $end
$var wire 1 \! inst3|Add1~0_combout $end
$var wire 1 ]! inst3|Add1~2_combout $end
$var wire 1 ^! inst3|Add1~8_combout $end
$var wire 1 _! inst3|Add1~10_combout $end
$var wire 1 `! inst3|Add1~12_combout $end
$var wire 1 a! inst3|Add1~14_combout $end
$var wire 1 b! inst3|Add1~20_combout $end
$var wire 1 c! inst3|Add2~22_combout $end
$var wire 1 d! inst3|Add2~24_combout $end
$var wire 1 e! inst3|Add2~26_combout $end
$var wire 1 f! inst3|Add1~30_combout $end
$var wire 1 g! inst3|Add1~32_combout $end
$var wire 1 h! inst3|Add1~34_combout $end
$var wire 1 i! inst3|Add1~40_combout $end
$var wire 1 j! inst3|Add1~42_combout $end
$var wire 1 k! inst3|Add1~44_combout $end
$var wire 1 l! inst3|Add2~44_combout $end
$var wire 1 m! inst3|Add1~46_combout $end
$var wire 1 n! inst3|Add2~50_combout $end
$var wire 1 o! inst3|Add1~52_combout $end
$var wire 1 p! inst3|Add2~54_combout $end
$var wire 1 q! inst3|Add2~56_combout $end
$var wire 1 r! inst3|Add2~58_combout $end
$var wire 1 s! inst3|Add1~61 $end
$var wire 1 t! inst3|Add1~62_combout $end
$var wire 1 u! inst3|Add0~26_combout $end
$var wire 1 v! inst3|Add0~32_combout $end
$var wire 1 w! inst3|Add0~36_combout $end
$var wire 1 x! inst3|Add0~39_combout $end
$var wire 1 y! inst3|Add0~42_combout $end
$var wire 1 z! inst3|Add0~45_combout $end
$var wire 1 {! inst3|Add0~48_combout $end
$var wire 1 |! inst3|Add0~51_combout $end
$var wire 1 }! inst3|Add0~57_combout $end
$var wire 1 ~! inst3|Add0~69_combout $end
$var wire 1 !" inst3|Add0~72_combout $end
$var wire 1 "" inst3|Add0~75_combout $end
$var wire 1 #" inst3|Add0~78_combout $end
$var wire 1 $" inst3|Add0~80_combout $end
$var wire 1 %" inst3|Add0~82_combout $end
$var wire 1 &" inst3|Add0~84_combout $end
$var wire 1 '" inst3|Add0~93 $end
$var wire 1 (" inst3|Add0~95 $end
$var wire 1 )" inst3|Add0~94_combout $end
$var wire 1 *" inst3|Add0~97 $end
$var wire 1 +" inst3|Add0~96_combout $end
$var wire 1 ," inst3|Add0~99 $end
$var wire 1 -" inst3|Add0~98_combout $end
$var wire 1 ." inst3|Add0~100_combout $end
$var wire 1 /" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 0" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 1" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 2" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 3" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 $end
$var wire 1 4" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout $end
$var wire 1 5" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 $end
$var wire 1 6" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout $end
$var wire 1 7" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 8" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout $end
$var wire 1 9" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout $end
$var wire 1 :" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 $end
$var wire 1 ;" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout $end
$var wire 1 <" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 =" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 >" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 ?" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 @" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 $end
$var wire 1 A" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout $end
$var wire 1 B" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 $end
$var wire 1 C" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout $end
$var wire 1 D" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 E" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout $end
$var wire 1 F" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout $end
$var wire 1 G" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout $end
$var wire 1 H" inst|RF|Read_DataB[7]~2_combout $end
$var wire 1 I" inst|RF|Read_DataB[7]~3_combout $end
$var wire 1 J" inst|MUX_B|Mux0~1_combout $end
$var wire 1 K" inst|RF|Read_DataB[6]~5_combout $end
$var wire 1 L" inst|RF|Read_DataB[3]~22_combout $end
$var wire 1 M" inst|RF|Read_DataB[3]~23_combout $end
$var wire 1 N" inst|RF|Read_DataB[2]~25_combout $end
$var wire 1 O" inst|RF|Read_DataB[2]~27_combout $end
$var wire 1 P" inst|RF|Read_DataB[2]~28_combout $end
$var wire 1 Q" inst|MUX_B|Mux5~0_combout $end
$var wire 1 R" inst|RF|Read_DataB[1]~30_combout $end
$var wire 1 S" inst|RF|Read_DataB[1]~32_combout $end
$var wire 1 T" inst|RF|Read_DataB[1]~33_combout $end
$var wire 1 U" inst|MUX_B|Mux6~0_combout $end
$var wire 1 V" inst|RF|Read_DataB[0]~35_combout $end
$var wire 1 W" inst|RF|Read_DataB[0]~37_combout $end
$var wire 1 X" inst|RF|Read_DataB[0]~38_combout $end
$var wire 1 Y" inst|ALU|temp~2_combout $end
$var wire 1 Z" inst|RF|Read_DataA[6]~5_combout $end
$var wire 1 [" inst|RF|Read_DataA[6]~7_combout $end
$var wire 1 \" inst|RF|Read_DataA[3]~22_combout $end
$var wire 1 ]" inst|RF|Read_DataA[2]~25_combout $end
$var wire 1 ^" inst|RF|Read_DataA[2]~27_combout $end
$var wire 1 _" inst|RF|Read_DataA[1]~32_combout $end
$var wire 1 `" inst|RF|Read_DataA[0]~37_combout $end
$var wire 1 a" inst|ALU|temp~3_combout $end
$var wire 1 b" inst|ALU|temp~4_combout $end
$var wire 1 c" inst|MULT_SEL_A|Output[7]~1_combout $end
$var wire 1 d" inst|ALU|temp~5_combout $end
$var wire 1 e" inst|MULT_SEL_A|Output[7]~2_combout $end
$var wire 1 f" inst|ALU|temp~6_combout $end
$var wire 1 g" inst|ALU|temp~7_combout $end
$var wire 1 h" inst|ALU|temp~13_combout $end
$var wire 1 i" inst|ALU|temp~20_combout $end
$var wire 1 j" inst|ALU|temp~21_combout $end
$var wire 1 k" inst|MUX_B|Mux5~1_combout $end
$var wire 1 l" inst|ALU|temp~22_combout $end
$var wire 1 m" inst|ALU|temp~23_combout $end
$var wire 1 n" inst|ALU|temp~24_combout $end
$var wire 1 o" inst|MULT_SEL_A|Output[2]~21_combout $end
$var wire 1 p" inst|ALU|temp~25_combout $end
$var wire 1 q" inst|MULT_SEL_A|Output[2]~22_combout $end
$var wire 1 r" inst|MUX_B|Mux6~1_combout $end
$var wire 1 s" inst|MULT_SEL_A|Output[1]~24_combout $end
$var wire 1 t" inst|ALU|temp~26_combout $end
$var wire 1 u" inst|ALU|temp~28_combout $end
$var wire 1 v" inst|ALU|Mux15~1_combout $end
$var wire 1 w" inst|MUX_D|Mux6~0_combout $end
$var wire 1 x" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout $end
$var wire 1 y" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout $end
$var wire 1 z" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 {" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 |" inst3|Equal2~0_combout $end
$var wire 1 }" inst3|Equal2~8_combout $end
$var wire 1 ~" inst3|Count~1_combout $end
$var wire 1 !# inst3|Count~2_combout $end
$var wire 1 "# inst3|Count~6_combout $end
$var wire 1 ## inst3|Count~9_combout $end
$var wire 1 $# inst3|Count~10_combout $end
$var wire 1 %# inst3|Count~11_combout $end
$var wire 1 &# inst3|Count~12_combout $end
$var wire 1 '# inst3|Count~13_combout $end
$var wire 1 (# inst3|Equal7~2_combout $end
$var wire 1 )# inst3|Count~22_combout $end
$var wire 1 *# inst3|Count~23_combout $end
$var wire 1 +# inst3|Count~24_combout $end
$var wire 1 ,# inst3|Count~25_combout $end
$var wire 1 -# inst3|Count~26_combout $end
$var wire 1 .# inst3|Count~27_combout $end
$var wire 1 /# inst3|Count~28_combout $end
$var wire 1 0# inst3|Count~29_combout $end
$var wire 1 1# inst3|Equal7~8_combout $end
$var wire 1 2# inst3|Count~32_combout $end
$var wire 1 3# inst3|Mux34~2_combout $end
$var wire 1 4# inst3|Mux45~4_combout $end
$var wire 1 5# inst|RF|reg1~1_combout $end
$var wire 1 6# inst3|Mux35~8_combout $end
$var wire 1 7# inst3|Mux35~9_combout $end
$var wire 1 8# inst|RF|reg4~3_combout $end
$var wire 1 9# inst|RF|reg7~4_combout $end
$var wire 1 :# inst|RF|reg2~4_combout $end
$var wire 1 ;# inst|RF|reg7~5_combout $end
$var wire 1 <# inst|RF|reg4~6_combout $end
$var wire 1 =# inst|RF|reg0~6_combout $end
$var wire 1 ># inst|RF|reg4~7_combout $end
$var wire 1 ?# inst|RF|reg1~7_combout $end
$var wire 1 @# inst|RF|reg0~7_combout $end
$var wire 1 A# inst|RF|reg3~7_combout $end
$var wire 1 B# inst|RF|reg4~8_combout $end
$var wire 1 C# inst|RF|reg0~8_combout $end
$var wire 1 D# inst|RF|reg4~9_combout $end
$var wire 1 E# inst|RF|reg1~9_combout $end
$var wire 1 F# inst|RF|reg0~9_combout $end
$var wire 1 G# inst|ALU|Mux0~0_combout $end
$var wire 1 H# inst|ALU|Mux0~2_combout $end
$var wire 1 I# inst|ALU|Mux0~3_combout $end
$var wire 1 J# inst3|Mux51~2_combout $end
$var wire 1 K# inst3|Mux51~5_combout $end
$var wire 1 L# inst3|Mux51~6_combout $end
$var wire 1 M# inst3|Mux51~7_combout $end
$var wire 1 N# inst3|Mux51~8_combout $end
$var wire 1 O# inst3|Mux51~9_combout $end
$var wire 1 P# inst3|Mux51~10_combout $end
$var wire 1 Q# inst|ALU|Mux2~0_combout $end
$var wire 1 R# inst|ALU|Mux2~1_combout $end
$var wire 1 S# inst|ALU|Mux2~2_combout $end
$var wire 1 T# inst|ALU|Mux3~0_combout $end
$var wire 1 U# inst|ALU|Mux3~1_combout $end
$var wire 1 V# inst|ALU|Mux3~2_combout $end
$var wire 1 W# inst|ALU|Mux5~0_combout $end
$var wire 1 X# inst|ALU|Mux5~1_combout $end
$var wire 1 Y# inst|ALU|Mux5~2_combout $end
$var wire 1 Z# inst|ALU|Mux6~0_combout $end
$var wire 1 [# inst|ALU|Mux6~1_combout $end
$var wire 1 \# inst|ALU|Mux6~2_combout $end
$var wire 1 ]# inst3|WR_EN~regout $end
$var wire 1 ^# inst3|Mux55~2_combout $end
$var wire 1 _# inst|REG_Q|Q~5_combout $end
$var wire 1 `# inst3|Mux36~2_combout $end
$var wire 1 a# inst3|Mux36~7_combout $end
$var wire 1 b# inst3|Mux37~7_combout $end
$var wire 1 c# inst3|Mux37~10_combout $end
$var wire 1 d# inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 e# inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 f# inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 g# inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 h# inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 i# inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 j# inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 k# inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 l# inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 m# inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 n# inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8_combout $end
$var wire 1 o# inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 p# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 q# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 r# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 s# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 t# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 u# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 v# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout $end
$var wire 1 w# inst3|Add0~53_combout $end
$var wire 1 x# inst3|always0~3_combout $end
$var wire 1 y# inst3|always0~8_combout $end
$var wire 1 z# inst3|shift_available[0]~2_combout $end
$var wire 1 {# inst3|Mux49~6_combout $end
$var wire 1 |# inst3|Mux49~7_combout $end
$var wire 1 }# inst3|Mux49~8_combout $end
$var wire 1 ~# inst3|Mux48~5_combout $end
$var wire 1 !$ inst3|Mux48~6_combout $end
$var wire 1 "$ inst3|Mux39~2_combout $end
$var wire 1 #$ inst3|Mux39~3_combout $end
$var wire 1 $$ inst3|Mux39~4_combout $end
$var wire 1 %$ inst3|Mux39~5_combout $end
$var wire 1 &$ inst3|Mux39~6_combout $end
$var wire 1 '$ inst3|Count~33_combout $end
$var wire 1 ($ inst3|Mux117~0_combout $end
$var wire 1 )$ inst3|Mux31~4_combout $end
$var wire 1 *$ inst3|Mux46~6_combout $end
$var wire 1 +$ inst3|Mux40~4_combout $end
$var wire 1 ,$ inst3|Mux40~5_combout $end
$var wire 1 -$ inst3|Mux50~3_combout $end
$var wire 1 .$ inst3|Mux50~4_combout $end
$var wire 1 /$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 0$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 1$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 2$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout $end
$var wire 1 3$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout $end
$var wire 1 4$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout $end
$var wire 1 5$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 6$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 7$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 8$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout $end
$var wire 1 9$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout $end
$var wire 1 :$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout $end
$var wire 1 ;$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 <$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout $end
$var wire 1 =$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout $end
$var wire 1 >$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout $end
$var wire 1 ?$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 @$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 A$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout $end
$var wire 1 B$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout $end
$var wire 1 C$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout $end
$var wire 1 D$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout $end
$var wire 1 E$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout $end
$var wire 1 F$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout $end
$var wire 1 G$ inst3|Mux47~9_combout $end
$var wire 1 H$ inst3|Mux45~13_combout $end
$var wire 1 I$ inst3|Mux35~12_combout $end
$var wire 1 J$ inst|ALU|temp~30_combout $end
$var wire 1 K$ inst3|Mux37~12_combout $end
$var wire 1 L$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout $end
$var wire 1 M$ inst3|Add0~110_combout $end
$var wire 1 N$ inst3|Add0~111_combout $end
$var wire 1 O$ inst3|Add0~112_combout $end
$var wire 1 P$ inst3|Add0~113_combout $end
$var wire 1 Q$ inst3|Mux47~10_combout $end
$var wire 1 R$ inst3|Mux48~12_combout $end
$var wire 1 S$ inst3|Mux48~13_combout $end
$var wire 1 T$ inst3|Equal8~3_combout $end
$var wire 1 U$ inst3|Mux50~5_combout $end
$var wire 1 V$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout $end
$var wire 1 W$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout $end
$var wire 1 X$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout $end
$var wire 1 Y$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout $end
$var wire 1 Z$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 $end
$var wire 1 [$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout $end
$var wire 1 \$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 $end
$var wire 1 ]$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout $end
$var wire 1 ^$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 $end
$var wire 1 _$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout $end
$var wire 1 `$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 $end
$var wire 1 a$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout $end
$var wire 1 b$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout $end
$var wire 1 c$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout $end
$var wire 1 d$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 $end
$var wire 1 e$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout $end
$var wire 1 f$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 $end
$var wire 1 g$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout $end
$var wire 1 h$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 $end
$var wire 1 i$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout $end
$var wire 1 j$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 $end
$var wire 1 k$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout $end
$var wire 1 l$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout $end
$var wire 1 m$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout $end
$var wire 1 n$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout $end
$var wire 1 o$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout $end
$var wire 1 p$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout $end
$var wire 1 q$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout $end
$var wire 1 r$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout $end
$var wire 1 s$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout $end
$var wire 1 t$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout $end
$var wire 1 u$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout $end
$var wire 1 v$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout $end
$var wire 1 w$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout $end
$var wire 1 x$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout $end
$var wire 1 y$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout $end
$var wire 1 z$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout $end
$var wire 1 {$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout $end
$var wire 1 |$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout $end
$var wire 1 }$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout $end
$var wire 1 ~$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout $end
$var wire 1 !% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout $end
$var wire 1 "% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout $end
$var wire 1 #% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout $end
$var wire 1 $% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout $end
$var wire 1 %% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout $end
$var wire 1 &% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout $end
$var wire 1 '% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout $end
$var wire 1 (% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout $end
$var wire 1 )% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout $end
$var wire 1 *% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout $end
$var wire 1 +% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout $end
$var wire 1 ,% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout $end
$var wire 1 -% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout $end
$var wire 1 .% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout $end
$var wire 1 /% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout $end
$var wire 1 0% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout $end
$var wire 1 1% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout $end
$var wire 1 2% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout $end
$var wire 1 3% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout $end
$var wire 1 4% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout $end
$var wire 1 5% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout $end
$var wire 1 6% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout $end
$var wire 1 7% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout $end
$var wire 1 8% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout $end
$var wire 1 9% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout $end
$var wire 1 :% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~14_combout $end
$var wire 1 ;% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout $end
$var wire 1 <% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout $end
$var wire 1 =% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout $end
$var wire 1 >% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout $end
$var wire 1 ?% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout $end
$var wire 1 @% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout $end
$var wire 1 A% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout $end
$var wire 1 B% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout $end
$var wire 1 C% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout $end
$var wire 1 D% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout $end
$var wire 1 E% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout $end
$var wire 1 F% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout $end
$var wire 1 G% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout $end
$var wire 1 H% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout $end
$var wire 1 I% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout $end
$var wire 1 J% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout $end
$var wire 1 K% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout $end
$var wire 1 L% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout $end
$var wire 1 M% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout $end
$var wire 1 N% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout $end
$var wire 1 O% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout $end
$var wire 1 P% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout $end
$var wire 1 Q% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout $end
$var wire 1 R% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout $end
$var wire 1 S% auto_hub|~GND~combout $end
$var wire 1 T% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout $end
$var wire 1 U% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout $end
$var wire 1 V% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk $end
$var wire 1 W% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 X% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout $end
$var wire 1 Y% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout $end
$var wire 1 Z% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout $end
$var wire 1 [% CLK~combout $end
$var wire 1 \% AUTO~combout $end
$var wire 1 ]% inst2|CLK~0_combout $end
$var wire 1 ^% RUN~combout $end
$var wire 1 _% inst2|CLK~combout $end
$var wire 1 `% inst2|CLK~clkctrl_outclk $end
$var wire 1 a% inst3|RST~feeder_combout $end
$var wire 1 b% inst3|RST~regout $end
$var wire 1 c% altera_reserved_tck~combout $end
$var wire 1 d% altera_reserved_tdi~combout $end
$var wire 1 e% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout $end
$var wire 1 f% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 $end
$var wire 1 g% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout $end
$var wire 1 h% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 $end
$var wire 1 i% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout $end
$var wire 1 j% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 $end
$var wire 1 k% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout $end
$var wire 1 l% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 $end
$var wire 1 m% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout $end
$var wire 1 n% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 $end
$var wire 1 o% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout $end
$var wire 1 p% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 $end
$var wire 1 q% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout $end
$var wire 1 r% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 $end
$var wire 1 s% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout $end
$var wire 1 t% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 $end
$var wire 1 u% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout $end
$var wire 1 v% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 $end
$var wire 1 w% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout $end
$var wire 1 x% altera_internal_jtag~TDIUTAP $end
$var wire 1 y% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout $end
$var wire 1 z% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout $end
$var wire 1 {% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout $end
$var wire 1 |% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout $end
$var wire 1 }% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout $end
$var wire 1 ~% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout $end
$var wire 1 !& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout $end
$var wire 1 "& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout $end
$var wire 1 #& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout $end
$var wire 1 $& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout $end
$var wire 1 %& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout $end
$var wire 1 && auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout $end
$var wire 1 '& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout $end
$var wire 1 (& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout $end
$var wire 1 )& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout $end
$var wire 1 *& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout $end
$var wire 1 +& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout $end
$var wire 1 ,& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout $end
$var wire 1 -& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout $end
$var wire 1 .& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout $end
$var wire 1 /& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout $end
$var wire 1 0& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk $end
$var wire 1 1& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout $end
$var wire 1 2& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout $end
$var wire 1 3& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk $end
$var wire 1 4& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout $end
$var wire 1 5& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout $end
$var wire 1 6& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout $end
$var wire 1 7& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout $end
$var wire 1 8& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout $end
$var wire 1 9& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout $end
$var wire 1 :& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout $end
$var wire 1 ;& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout $end
$var wire 1 <& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout $end
$var wire 1 =& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout $end
$var wire 1 >& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout $end
$var wire 1 ?& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout $end
$var wire 1 @& ~GND~combout $end
$var wire 1 A& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout $end
$var wire 1 B& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout $end
$var wire 1 C& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout $end
$var wire 1 D& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout $end
$var wire 1 E& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout $end
$var wire 1 F& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout $end
$var wire 1 G& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout $end
$var wire 1 H& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout $end
$var wire 1 I& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 J& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout $end
$var wire 1 K& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout $end
$var wire 1 L& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 M& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 N& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk $end
$var wire 1 O& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout $end
$var wire 1 P& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout $end
$var wire 1 Q& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout $end
$var wire 1 R& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout $end
$var wire 1 S& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout $end
$var wire 1 T& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout $end
$var wire 1 U& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout $end
$var wire 1 V& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout $end
$var wire 1 W& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 X& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout $end
$var wire 1 Y& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout $end
$var wire 1 Z& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout $end
$var wire 1 [& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout $end
$var wire 1 \& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout $end
$var wire 1 ]& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout $end
$var wire 1 ^& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout $end
$var wire 1 _& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout $end
$var wire 1 `& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout $end
$var wire 1 a& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk $end
$var wire 1 b& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 c& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout $end
$var wire 1 d& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout $end
$var wire 1 e& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout $end
$var wire 1 f& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout $end
$var wire 1 g& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout $end
$var wire 1 h& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout $end
$var wire 1 i& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout $end
$var wire 1 j& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout $end
$var wire 1 k& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout $end
$var wire 1 l& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout $end
$var wire 1 m& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout $end
$var wire 1 n& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 o& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout $end
$var wire 1 p& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout $end
$var wire 1 q& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout $end
$var wire 1 r& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout $end
$var wire 1 s& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout $end
$var wire 1 t& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk $end
$var wire 1 u& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 v& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout $end
$var wire 1 w& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~1 $end
$var wire 1 x& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~3 $end
$var wire 1 y& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~5 $end
$var wire 1 z& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~7 $end
$var wire 1 {& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout $end
$var wire 1 |& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout $end
$var wire 1 }& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout $end
$var wire 1 ~& inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout $end
$var wire 1 !' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 "' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout $end
$var wire 1 #' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13_combout $end
$var wire 1 $' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 %' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout $end
$var wire 1 &' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout $end
$var wire 1 '' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout $end
$var wire 1 (' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 )' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout $end
$var wire 1 *' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 +' altera_internal_jtag~TCKUTAP $end
$var wire 1 ,' altera_internal_jtag~TCKUTAPclkctrl_outclk $end
$var wire 1 -' inst|REG_PC|Address[0]~10_combout $end
$var wire 1 .' inst|REG_PC|Address[0]~11 $end
$var wire 1 /' inst|REG_PC|Address[1]~12_combout $end
$var wire 1 0' inst|REG_PC|Address[1]~13 $end
$var wire 1 1' inst|REG_PC|Address[2]~14_combout $end
$var wire 1 2' inst|REG_PC|Address[2]~15 $end
$var wire 1 3' inst|REG_PC|Address[3]~16_combout $end
$var wire 1 4' inst|REG_PC|Address[3]~17 $end
$var wire 1 5' inst|REG_PC|Address[4]~18_combout $end
$var wire 1 6' inst|REG_PC|Address[4]~19 $end
$var wire 1 7' inst|REG_PC|Address[5]~20_combout $end
$var wire 1 8' inst|REG_PC|Address[5]~21 $end
$var wire 1 9' inst|REG_PC|Address[6]~22_combout $end
$var wire 1 :' inst|REG_PC|Address[6]~23 $end
$var wire 1 ;' inst|REG_PC|Address[7]~24_combout $end
$var wire 1 <' inst|REG_PC|Address[7]~25 $end
$var wire 1 =' inst|REG_PC|Address[8]~26_combout $end
$var wire 1 >' inst|REG_PC|Address[8]~27 $end
$var wire 1 ?' inst|REG_PC|Address[9]~28_combout $end
$var wire 1 @' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout $end
$var wire 1 A' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 $end
$var wire 1 B' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout $end
$var wire 1 C' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 $end
$var wire 1 D' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout $end
$var wire 1 E' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 $end
$var wire 1 F' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout $end
$var wire 1 G' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 $end
$var wire 1 H' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout $end
$var wire 1 I' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 $end
$var wire 1 J' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout $end
$var wire 1 K' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 $end
$var wire 1 L' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout $end
$var wire 1 M' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 $end
$var wire 1 N' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout $end
$var wire 1 O' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 $end
$var wire 1 P' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout $end
$var wire 1 Q' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 $end
$var wire 1 R' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout $end
$var wire 1 S' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout $end
$var wire 1 T' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout $end
$var wire 1 U' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout $end
$var wire 1 V' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout $end
$var wire 1 W' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout $end
$var wire 1 X' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout $end
$var wire 1 Y' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout $end
$var wire 1 Z' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout $end
$var wire 1 [' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk $end
$var wire 1 \' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout $end
$var wire 1 ]' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout $end
$var wire 1 ^' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout $end
$var wire 1 _' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout $end
$var wire 1 `' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 a' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout $end
$var wire 1 b' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout $end
$var wire 1 c' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout $end
$var wire 1 d' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout $end
$var wire 1 e' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout $end
$var wire 1 f' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout $end
$var wire 1 g' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 h' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk $end
$var wire 1 i' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 $end
$var wire 1 j' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 $end
$var wire 1 k' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout $end
$var wire 1 l' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 m' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 n' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 o' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 p' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 $end
$var wire 1 q' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout $end
$var wire 1 r' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout $end
$var wire 1 s' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout $end
$var wire 1 t' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout $end
$var wire 1 u' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout $end
$var wire 1 v' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12_combout $end
$var wire 1 w' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout $end
$var wire 1 x' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 y' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 z' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~1_combout $end
$var wire 1 {' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 |' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 }' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 ~' inst|inst7|Q~15_combout $end
$var wire 1 !( inst3|Add2~1 $end
$var wire 1 "( inst3|Add2~2_combout $end
$var wire 1 #( inst3|Count~18_combout $end
$var wire 1 $( inst3|Add0~41_combout $end
$var wire 1 %( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 &( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 '( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 (( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 )( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 *( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 +( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 ,( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 -( inst|inst7|Q~0_combout $end
$var wire 1 .( inst3|Mux47~4_combout $end
$var wire 1 /( inst|inst7|Q~13_combout $end
$var wire 1 0( inst3|Mux114~0_combout $end
$var wire 1 1( inst3|shift_available[0]~3_combout $end
$var wire 1 2( inst3|Mux114~1_combout $end
$var wire 1 3( inst3|Mux114~2_combout $end
$var wire 1 4( inst3|Add0~38_combout $end
$var wire 1 5( inst3|Equal2~1_combout $end
$var wire 1 6( inst3|Add0~44_combout $end
$var wire 1 7( inst3|Add0~47_combout $end
$var wire 1 8( inst3|Add0~50_combout $end
$var wire 1 9( inst3|Equal2~2_combout $end
$var wire 1 :( inst|inst7|Q~5_combout $end
$var wire 1 ;( inst3|Mux115~0_combout $end
$var wire 1 <( inst|inst7|Q~2_combout $end
$var wire 1 =( inst|inst7|Q~11_combout $end
$var wire 1 >( inst3|Mux118~0_combout $end
$var wire 1 ?( inst3|Add0~24_combout $end
$var wire 1 @( inst|inst7|Q~12_combout $end
$var wire 1 A( inst3|Mux119~0_combout $end
$var wire 1 B( inst3|Add0~25 $end
$var wire 1 C( inst3|Add0~27 $end
$var wire 1 D( inst3|Add0~29 $end
$var wire 1 E( inst3|Add0~30_combout $end
$var wire 1 F( inst3|Mux116~0_combout $end
$var wire 1 G( inst3|Add0~31 $end
$var wire 1 H( inst3|Add0~33 $end
$var wire 1 I( inst3|Add0~35 $end
$var wire 1 J( inst3|Add0~37 $end
$var wire 1 K( inst3|Add0~40 $end
$var wire 1 L( inst3|Add0~43 $end
$var wire 1 M( inst3|Add0~46 $end
$var wire 1 N( inst3|Add0~49 $end
$var wire 1 O( inst3|Add0~52 $end
$var wire 1 P( inst3|Add0~54_combout $end
$var wire 1 Q( inst3|Add0~56_combout $end
$var wire 1 R( inst3|Add0~55 $end
$var wire 1 S( inst3|Add0~58 $end
$var wire 1 T( inst3|Add0~61 $end
$var wire 1 U( inst3|Add0~63_combout $end
$var wire 1 V( inst3|Add0~65_combout $end
$var wire 1 W( inst3|Add0~60_combout $end
$var wire 1 X( inst3|Add0~62_combout $end
$var wire 1 Y( inst3|Equal2~3_combout $end
$var wire 1 Z( inst3|Equal2~4_combout $end
$var wire 1 [( inst3|Equal2~10_combout $end
$var wire 1 \( inst3|Add2~0_combout $end
$var wire 1 ]( inst3|Count~31_combout $end
$var wire 1 ^( inst3|Count~3_combout $end
$var wire 1 _( inst3|Add1~1 $end
$var wire 1 `( inst3|Add1~3 $end
$var wire 1 a( inst3|Add1~4_combout $end
$var wire 1 b( inst3|Add2~3 $end
$var wire 1 c( inst3|Add2~5 $end
$var wire 1 d( inst3|Add2~6_combout $end
$var wire 1 e( inst3|Count~0_combout $end
$var wire 1 f( inst3|Add1~5 $end
$var wire 1 g( inst3|Add1~6_combout $end
$var wire 1 h( inst3|Add2~7 $end
$var wire 1 i( inst3|Add2~9 $end
$var wire 1 j( inst3|Add2~11 $end
$var wire 1 k( inst3|Add2~13 $end
$var wire 1 l( inst3|Add2~14_combout $end
$var wire 1 m( inst3|Count~7_combout $end
$var wire 1 n( inst3|Add2~10_combout $end
$var wire 1 o( inst3|Count~5_combout $end
$var wire 1 p( inst3|Add2~8_combout $end
$var wire 1 q( inst3|Count~4_combout $end
$var wire 1 r( inst3|Add1~7 $end
$var wire 1 s( inst3|Add1~9 $end
$var wire 1 t( inst3|Add1~11 $end
$var wire 1 u( inst3|Add1~13 $end
$var wire 1 v( inst3|Add1~15 $end
$var wire 1 w( inst3|Add1~16_combout $end
$var wire 1 x( inst3|Add2~15 $end
$var wire 1 y( inst3|Add2~16_combout $end
$var wire 1 z( inst3|Count~8_combout $end
$var wire 1 {( inst3|Add1~17 $end
$var wire 1 |( inst3|Add1~19 $end
$var wire 1 }( inst3|Add1~21 $end
$var wire 1 ~( inst3|Add1~23 $end
$var wire 1 !) inst3|Add1~25 $end
$var wire 1 ") inst3|Add1~26_combout $end
$var wire 1 #) inst3|Add1~24_combout $end
$var wire 1 $) inst3|Add1~22_combout $end
$var wire 1 %) inst3|Add1~18_combout $end
$var wire 1 &) inst3|Add2~17 $end
$var wire 1 ') inst3|Add2~19 $end
$var wire 1 () inst3|Add2~21 $end
$var wire 1 )) inst3|Add2~23 $end
$var wire 1 *) inst3|Add2~25 $end
$var wire 1 +) inst3|Add2~27 $end
$var wire 1 ,) inst3|Add2~28_combout $end
$var wire 1 -) inst3|Count~14_combout $end
$var wire 1 .) inst3|Add1~27 $end
$var wire 1 /) inst3|Add1~28_combout $end
$var wire 1 0) inst3|Add2~29 $end
$var wire 1 1) inst3|Add2~31 $end
$var wire 1 2) inst3|Add2~33 $end
$var wire 1 3) inst3|Add2~34_combout $end
$var wire 1 4) inst3|Count~17_combout $end
$var wire 1 5) inst3|Add2~32_combout $end
$var wire 1 6) inst3|Count~16_combout $end
$var wire 1 7) inst3|Add2~30_combout $end
$var wire 1 8) inst3|Count~15_combout $end
$var wire 1 9) inst3|Add1~29 $end
$var wire 1 :) inst3|Add1~31 $end
$var wire 1 ;) inst3|Add1~33 $end
$var wire 1 <) inst3|Add1~35 $end
$var wire 1 =) inst3|Add1~36_combout $end
$var wire 1 >) inst3|Add2~35 $end
$var wire 1 ?) inst3|Add2~37 $end
$var wire 1 @) inst3|Add2~38_combout $end
$var wire 1 A) inst3|Count~19_combout $end
$var wire 1 B) inst3|Add1~37 $end
$var wire 1 C) inst3|Add1~38_combout $end
$var wire 1 D) inst3|Add2~39 $end
$var wire 1 E) inst3|Add2~41 $end
$var wire 1 F) inst3|Add2~42_combout $end
$var wire 1 G) inst3|Add2~40_combout $end
$var wire 1 H) inst3|Equal7~5_combout $end
$var wire 1 I) inst3|Count~21_combout $end
$var wire 1 J) inst3|Count~20_combout $end
$var wire 1 K) inst3|Add1~39 $end
$var wire 1 L) inst3|Add1~41 $end
$var wire 1 M) inst3|Add1~43 $end
$var wire 1 N) inst3|Add1~45 $end
$var wire 1 O) inst3|Add1~47 $end
$var wire 1 P) inst3|Add1~49 $end
$var wire 1 Q) inst3|Add1~50_combout $end
$var wire 1 R) inst3|Add1~48_combout $end
$var wire 1 S) inst3|Add2~43 $end
$var wire 1 T) inst3|Add2~45 $end
$var wire 1 U) inst3|Add2~47 $end
$var wire 1 V) inst3|Add2~49 $end
$var wire 1 W) inst3|Add2~51 $end
$var wire 1 X) inst3|Add2~52_combout $end
$var wire 1 Y) inst3|Add2~48_combout $end
$var wire 1 Z) inst3|Add2~46_combout $end
$var wire 1 [) inst3|Equal7~6_combout $end
$var wire 1 \) inst3|Equal7~7_combout $end
$var wire 1 ]) inst3|Add2~12_combout $end
$var wire 1 ^) inst3|Equal7~0_combout $end
$var wire 1 _) inst3|Add2~36_combout $end
$var wire 1 `) inst3|Equal7~3_combout $end
$var wire 1 a) inst3|Add2~20_combout $end
$var wire 1 b) inst3|Add2~18_combout $end
$var wire 1 c) inst3|Equal7~1_combout $end
$var wire 1 d) inst3|Equal7~4_combout $end
$var wire 1 e) inst3|Add1~51 $end
$var wire 1 f) inst3|Add1~53 $end
$var wire 1 g) inst3|Add1~55 $end
$var wire 1 h) inst3|Add1~57 $end
$var wire 1 i) inst3|Add1~58_combout $end
$var wire 1 j) inst3|Add1~56_combout $end
$var wire 1 k) inst3|Add1~54_combout $end
$var wire 1 l) inst3|Add2~53 $end
$var wire 1 m) inst3|Add2~55 $end
$var wire 1 n) inst3|Add2~57 $end
$var wire 1 o) inst3|Add2~59 $end
$var wire 1 p) inst3|Add2~60_combout $end
$var wire 1 q) inst3|Count~30_combout $end
$var wire 1 r) inst3|Add1~59 $end
$var wire 1 s) inst3|Add1~60_combout $end
$var wire 1 t) inst3|Add2~61 $end
$var wire 1 u) inst3|Add2~62_combout $end
$var wire 1 v) inst3|Equal7~9_combout $end
$var wire 1 w) inst3|Equal9~2_combout $end
$var wire 1 x) inst3|Equal7~10_combout $end
$var wire 1 y) inst3|Equal10~0_combout $end
$var wire 1 z) inst3|Mux31~0_combout $end
$var wire 1 {) inst3|Mux31~1_combout $end
$var wire 1 |) inst3|Add2~4_combout $end
$var wire 1 }) inst3|Equal8~2_combout $end
$var wire 1 ~) inst3|available[0]~0_combout $end
$var wire 1 !* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 "* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 #* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 $* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 %* inst|inst7|Q~10_combout $end
$var wire 1 &* inst3|Equal6~0_combout $end
$var wire 1 '* inst3|Equal6~1_combout $end
$var wire 1 (* inst3|Equal6~2_combout $end
$var wire 1 )* inst3|OAP[0]~2_combout $end
$var wire 1 ** inst3|Mux31~2_combout $end
$var wire 1 +* inst3|Mux31~3_combout $end
$var wire 1 ,* inst3|Mux31~5_combout $end
$var wire 1 -* inst3|PC_EN~0_combout $end
$var wire 1 .* inst3|PC_EN~regout $end
$var wire 1 /* inst|inst7|Q[7]~1_combout $end
$var wire 1 0* inst3|WideNor4~4_combout $end
$var wire 1 1* inst3|WideNor4~combout $end
$var wire 1 2* inst3|Mux46~2_combout $end
$var wire 1 3* inst3|Mux40~2_combout $end
$var wire 1 4* inst3|Mux40~3_combout $end
$var wire 1 5* inst3|WideNor4~0_combout $end
$var wire 1 6* inst3|WideNor4~1_combout $end
$var wire 1 7* inst3|Mux40~6_combout $end
$var wire 1 8* inst3|Mux40~7_combout $end
$var wire 1 9* inst3|Mux40~8_combout $end
$var wire 1 :* inst|inst7|Q~14_combout $end
$var wire 1 ;* inst3|Mux45~11_combout $end
$var wire 1 <* inst3|LDQ~regout $end
$var wire 1 =* inst|inst7|Q~3_combout $end
$var wire 1 >* inst3|Mux45~9_combout $end
$var wire 1 ?* inst3|WideNor4~2_combout $end
$var wire 1 @* inst3|WideNor4~3_combout $end
$var wire 1 A* inst3|Mux45~5_combout $end
$var wire 1 B* inst3|Mux45~6_combout $end
$var wire 1 C* inst3|Mux45~12_combout $end
$var wire 1 D* inst3|Mux45~7_combout $end
$var wire 1 E* inst3|Mux45~8_combout $end
$var wire 1 F* inst3|Mux45~10_combout $end
$var wire 1 G* inst3|PLUS1_SEL~regout $end
$var wire 1 H* inst|PLUS1_ADDER|Output[0]~2_combout $end
$var wire 1 I* inst|PLUS1_ADDER|Output[1]~1_combout $end
$var wire 1 J* inst3|Mux46~4_combout $end
$var wire 1 K* inst3|Mux46~3_combout $end
$var wire 1 L* inst3|Mux46~5_combout $end
$var wire 1 M* inst3|Mux46~11_combout $end
$var wire 1 N* inst3|Mux46~8_combout $end
$var wire 1 O* inst3|Mux46~7_combout $end
$var wire 1 P* inst3|Mux46~9_combout $end
$var wire 1 Q* inst3|Mux46~10_combout $end
$var wire 1 R* inst3|RF_EN~regout $end
$var wire 1 S* inst|RF|reg0[4]~0_combout $end
$var wire 1 T* inst|REG_A|Q[2]~5_combout $end
$var wire 1 U* inst3|Mux53~0_combout $end
$var wire 1 V* inst3|Mux53~1_combout $end
$var wire 1 W* inst3|OAP[0]~5_combout $end
$var wire 1 X* inst3|OAP[0]~6_combout $end
$var wire 1 Y* inst3|OAP[0]~7_combout $end
$var wire 1 Z* inst3|OAP[0]~8_combout $end
$var wire 1 [* inst3|OAP[0]~4_combout $end
$var wire 1 \* inst3|OAP[0]~9_combout $end
$var wire 1 ]* inst3|OAP[0]~10_combout $end
$var wire 1 ^* inst3|OAP[0]~12_combout $end
$var wire 1 _* inst3|Mux38~0_combout $end
$var wire 1 `* inst3|Mux38~1_combout $end
$var wire 1 a* inst3|INST_TYPE_MUX_SEL~1_combout $end
$var wire 1 b* inst3|INST_TYPE_MUX_SEL~0_combout $end
$var wire 1 c* inst3|Mux38~2_combout $end
$var wire 1 d* inst3|Mux38~3_combout $end
$var wire 1 e* inst3|Mux47~5_combout $end
$var wire 1 f* inst3|INST_TYPE_MUX_SEL~regout $end
$var wire 1 g* inst|MUX_TYPE_SEL|Output[0]~1_combout $end
$var wire 1 h* inst|MUX_TYPE_SEL|Output[1]~0_combout $end
$var wire 1 i* inst|PLUS1_ADDER3|Output[2]~2_combout $end
$var wire 1 j* inst|PLUS1_ADDER3|Output[2]~3_combout $end
$var wire 1 k* inst|RF|reg5[1]~0_combout $end
$var wire 1 l* inst|RF|reg5~9_combout $end
$var wire 1 m* inst|RF|reg5[1]~2_combout $end
$var wire 1 n* inst|PLUS1_ADDER3|Output[0]~0_combout $end
$var wire 1 o* inst3|Mux37~4_combout $end
$var wire 1 p* inst3|Mux37~13_combout $end
$var wire 1 q* inst3|Mux37~5_combout $end
$var wire 1 r* inst3|Mux37~6_combout $end
$var wire 1 s* inst3|Mux37~8_combout $end
$var wire 1 t* inst3|Mux37~9_combout $end
$var wire 1 u* inst3|Mux37~11_combout $end
$var wire 1 v* inst|RF|reg7[7]~0_combout $end
$var wire 1 w* inst|REG_A|Q[5]~2_combout $end
$var wire 1 x* inst|inst7|Q~8_combout $end
$var wire 1 y* inst|inst7|Q~7_combout $end
$var wire 1 z* inst|REG_A|Q[6]~1_combout $end
$var wire 1 {* inst3|Mux52~0_combout $end
$var wire 1 |* inst3|Mux34~0_combout $end
$var wire 1 }* inst3|Mux34~1_combout $end
$var wire 1 ~* inst3|Mux34~3_combout $end
$var wire 1 !+ inst|RF|reg6~3_combout $end
$var wire 1 "+ inst|RF|reg6[2]~0_combout $end
$var wire 1 #+ inst|RF|reg6[2]~2_combout $end
$var wire 1 $+ inst|RF|reg2~3_combout $end
$var wire 1 %+ inst|RF|reg2[2]~0_combout $end
$var wire 1 &+ inst|RF|reg2[2]~2_combout $end
$var wire 1 '+ inst|RF|Read_DataA[6]~8_combout $end
$var wire 1 (+ inst|RF|reg7~3_combout $end
$var wire 1 )+ inst|RF|reg7[7]~2_combout $end
$var wire 1 *+ inst|RF|reg5~3_combout $end
$var wire 1 ++ inst|RF|Read_DataA[6]~6_combout $end
$var wire 1 ,+ inst|RF|Read_DataA[6]~9_combout $end
$var wire 1 -+ inst3|Mux35~13_combout $end
$var wire 1 .+ inst3|Mux35~6_combout $end
$var wire 1 /+ inst3|Mux35~11_combout $end
$var wire 1 0+ inst3|Mux35~7_combout $end
$var wire 1 1+ inst3|Mux35~10_combout $end
$var wire 1 2+ inst|MUX_B|Mux1~0_combout $end
$var wire 1 3+ inst|ALU|temp~8_combout $end
$var wire 1 4+ inst|MULT_SEL_A|Output[6]~5_combout $end
$var wire 1 5+ inst|ALU|temp~9_combout $end
$var wire 1 6+ inst|MULT_SEL_A|Output[6]~6_combout $end
$var wire 1 7+ inst|MUX_B|Mux1~1_combout $end
$var wire 1 8+ inst|MULT_SEL_A|Output[6]~4_combout $end
$var wire 1 9+ inst|MULT_SEL_A|Output[6]~7_combout $end
$var wire 1 :+ inst3|Mux39~0_combout $end
$var wire 1 ;+ inst3|Mux39~1_combout $end
$var wire 1 <+ inst3|Mux39~7_combout $end
$var wire 1 =+ inst3|Mux39~8_combout $end
$var wire 1 >+ inst3|LDA~regout $end
$var wire 1 ?+ inst3|Mux40~9_combout $end
$var wire 1 @+ inst3|Mux48~4_combout $end
$var wire 1 A+ inst3|Mux48~8_combout $end
$var wire 1 B+ inst3|Mux48~7_combout $end
$var wire 1 C+ inst3|Mux48~9_combout $end
$var wire 1 D+ inst3|Mux48~10_combout $end
$var wire 1 E+ inst3|Mux48~11_combout $end
$var wire 1 F+ inst3|SL~regout $end
$var wire 1 G+ inst|REG_A|Q[1]~10_combout $end
$var wire 1 H+ inst3|Mux55~4_combout $end
$var wire 1 I+ inst3|Mux50~2_combout $end
$var wire 1 J+ inst3|Mux55~3_combout $end
$var wire 1 K+ inst3|Mux54~2_combout $end
$var wire 1 L+ inst3|UL_SEL~regout $end
$var wire 1 M+ inst|inst11|Output[5]~17_combout $end
$var wire 1 N+ inst3|Mux54~0_combout $end
$var wire 1 O+ inst3|Mux54~1_combout $end
$var wire 1 P+ inst3|WB_SEL~regout $end
$var wire 1 Q+ inst|inst11|Output[6]~16_combout $end
$var wire 1 R+ inst|inst11|Output[7]~15_combout $end
$var wire 1 S+ inst|inst11|Output[15]~0_combout $end
$var wire 1 T+ inst|inst11|Output[14]~1_combout $end
$var wire 1 U+ inst|inst11|Output[14]~2_combout $end
$var wire 1 V+ inst|inst11|Output[13]~3_combout $end
$var wire 1 W+ inst|inst11|Output[13]~4_combout $end
$var wire 1 X+ inst|inst11|Output[12]~5_combout $end
$var wire 1 Y+ inst|inst11|Output[12]~6_combout $end
$var wire 1 Z+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 [+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 \+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout $end
$var wire 1 ]+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 ^+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 _+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 `+ inst3|Mux36~9_combout $end
$var wire 1 a+ inst3|Mux36~5_combout $end
$var wire 1 b+ inst3|Mux36~6_combout $end
$var wire 1 c+ inst3|Mux36~3_combout $end
$var wire 1 d+ inst3|Mux36~4_combout $end
$var wire 1 e+ inst3|Mux36~8_combout $end
$var wire 1 f+ inst|inst11|Output[1]~21_combout $end
$var wire 1 g+ inst|RF|reg5~7_combout $end
$var wire 1 h+ inst|RF|Read_DataB[2]~26_combout $end
$var wire 1 i+ inst|RF|Read_DataB[2]~29_combout $end
$var wire 1 j+ inst|REG_Q|Q~11_combout $end
$var wire 1 k+ inst|PLUS1_ADDER3|Output[1]~1_combout $end
$var wire 1 l+ inst|inst11|Output[11]~7_combout $end
$var wire 1 m+ inst|inst11|Output[11]~8_combout $end
$var wire 1 n+ inst|inst11|Output[10]~9_combout $end
$var wire 1 o+ inst|inst11|Output[10]~10_combout $end
$var wire 1 p+ inst|MUX_D|Mux4~0_combout $end
$var wire 1 q+ inst|MUX_D|Mux4~1_combout $end
$var wire 1 r+ inst|RF|reg6~6_combout $end
$var wire 1 s+ inst|RF|Read_DataB[3]~20_combout $end
$var wire 1 t+ inst|RF|reg5~6_combout $end
$var wire 1 u+ inst|RF|Read_DataB[3]~21_combout $end
$var wire 1 v+ inst|RF|Read_DataB[3]~24_combout $end
$var wire 1 w+ inst|REG_Q|Q~9_combout $end
$var wire 1 x+ inst|REG_Q|Q~10_combout $end
$var wire 1 y+ inst|REG_Q|Q[2]~2_combout $end
$var wire 1 z+ inst|REG_Q|Q~12_combout $end
$var wire 1 {+ inst|inst11|Output[2]~20_combout $end
$var wire 1 |+ inst|inst11|Output[3]~19_combout $end
$var wire 1 }+ inst|MUX_D|Mux6~1_combout $end
$var wire 1 ~+ inst|RF|reg7~8_combout $end
$var wire 1 !, inst|RF|reg5~8_combout $end
$var wire 1 ", inst|RF|Read_DataB[1]~31_combout $end
$var wire 1 #, inst|RF|Read_DataB[1]~34_combout $end
$var wire 1 $, inst|REG_Q|Q~13_combout $end
$var wire 1 %, inst|REG_Q|Q~14_combout $end
$var wire 1 &, inst|inst11|Output[9]~11_combout $end
$var wire 1 ', inst|inst11|Output[9]~12_combout $end
$var wire 1 (, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 ), inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 *, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 +, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 ,, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 -, inst|MUX_D|Mux2~0_combout $end
$var wire 1 ., inst|MUX_D|Mux2~1_combout $end
$var wire 1 /, inst|RF|reg0~4_combout $end
$var wire 1 0, inst|RF|reg0[4]~2_combout $end
$var wire 1 1, inst|RF|Read_DataA[5]~12_combout $end
$var wire 1 2, inst|RF|reg6~4_combout $end
$var wire 1 3, inst|RF|Read_DataA[5]~13_combout $end
$var wire 1 4, inst|RF|reg3[5]~0_combout $end
$var wire 1 5, inst|RF|reg3~4_combout $end
$var wire 1 6, inst|RF|reg3[5]~2_combout $end
$var wire 1 7, inst|RF|Read_DataA[5]~10_combout $end
$var wire 1 8, inst|RF|reg5~4_combout $end
$var wire 1 9, inst|RF|Read_DataA[5]~11_combout $end
$var wire 1 :, inst|RF|Read_DataA[5]~14_combout $end
$var wire 1 ;, inst|MUX_B|Mux7~0_combout $end
$var wire 1 <, inst|ALU|neg_b[0]~1_cout $end
$var wire 1 =, inst|ALU|neg_b[1]~3 $end
$var wire 1 >, inst|ALU|neg_b[2]~5 $end
$var wire 1 ?, inst|ALU|neg_b[3]~7 $end
$var wire 1 @, inst|ALU|neg_b[4]~9 $end
$var wire 1 A, inst|ALU|neg_b[5]~10_combout $end
$var wire 1 B, inst|ALU|temp~11_combout $end
$var wire 1 C, inst|RF|reg1[6]~0_combout $end
$var wire 1 D, inst|RF|reg1~4_combout $end
$var wire 1 E, inst|RF|reg1[6]~2_combout $end
$var wire 1 F, inst|RF|Read_DataB[5]~12_combout $end
$var wire 1 G, inst|RF|Read_DataB[5]~13_combout $end
$var wire 1 H, inst|RF|reg4~4_combout $end
$var wire 1 I, inst|RF|reg4[0]~0_combout $end
$var wire 1 J, inst|RF|reg4[0]~2_combout $end
$var wire 1 K, inst|RF|Read_DataB[5]~10_combout $end
$var wire 1 L, inst|RF|Read_DataB[5]~11_combout $end
$var wire 1 M, inst|RF|Read_DataB[5]~14_combout $end
$var wire 1 N, inst|MUX_B|Mux2~0_combout $end
$var wire 1 O, inst|ALU|temp~12_combout $end
$var wire 1 P, inst|MULT_SEL_A|Output[5]~9_combout $end
$var wire 1 Q, inst|RF|reg2~6_combout $end
$var wire 1 R, inst|RF|Read_DataA[3]~23_combout $end
$var wire 1 S, inst|RF|reg3~6_combout $end
$var wire 1 T, inst|RF|reg1~6_combout $end
$var wire 1 U, inst|RF|Read_DataA[3]~20_combout $end
$var wire 1 V, inst|RF|reg7~6_combout $end
$var wire 1 W, inst|RF|Read_DataA[3]~21_combout $end
$var wire 1 X, inst|RF|Read_DataA[3]~24_combout $end
$var wire 1 Y, inst|RF|reg6~9_combout $end
$var wire 1 Z, inst|RF|reg2~9_combout $end
$var wire 1 [, inst|RF|Read_DataA[0]~38_combout $end
$var wire 1 \, inst|RF|reg3~9_combout $end
$var wire 1 ], inst|RF|Read_DataA[0]~35_combout $end
$var wire 1 ^, inst|RF|Read_DataA[0]~36_combout $end
$var wire 1 _, inst|RF|Read_DataA[0]~39_combout $end
$var wire 1 `, inst|ALU|neg_a[0]~1_cout $end
$var wire 1 a, inst|ALU|neg_a[1]~3 $end
$var wire 1 b, inst|ALU|neg_a[2]~5 $end
$var wire 1 c, inst|ALU|neg_a[3]~7 $end
$var wire 1 d, inst|ALU|neg_a[4]~9 $end
$var wire 1 e, inst|ALU|neg_a[5]~10_combout $end
$var wire 1 f, inst|ALU|temp~10_combout $end
$var wire 1 g, inst|MULT_SEL_A|Output[5]~10_combout $end
$var wire 1 h, inst3|OAP[0]~11_combout $end
$var wire 1 i, inst3|Mux51~3_combout $end
$var wire 1 j, inst3|Mux51~4_combout $end
$var wire 1 k, inst3|Mux51~12_combout $end
$var wire 1 l, inst3|Mux51~11_combout $end
$var wire 1 m, inst|MUX_B|Mux2~1_combout $end
$var wire 1 n, inst|MULT_SEL_A|Output[5]~8_combout $end
$var wire 1 o, inst|MULT_SEL_A|Output[5]~11_combout $end
$var wire 1 p, inst|REG_A|Q[4]~3_combout $end
$var wire 1 q, inst|ALU|Mux1~0_combout $end
$var wire 1 r, inst|ALU|Mux1~0clkctrl_outclk $end
$var wire 1 s, inst|MUX_B|Mux4~0_combout $end
$var wire 1 t, inst|ALU|Mux0~1_combout $end
$var wire 1 u, inst|ALU|Mux4~1_combout $end
$var wire 1 v, inst|ALU|neg_a[3]~6_combout $end
$var wire 1 w, inst|ALU|Mux4~0_combout $end
$var wire 1 x, inst|ALU|Mux4~2_combout $end
$var wire 1 y, inst|MUX_D|Mux3~0_combout $end
$var wire 1 z, inst|MUX_D|Mux3~1_combout $end
$var wire 1 {, inst|RF|reg1~5_combout $end
$var wire 1 |, inst|RF|reg0~5_combout $end
$var wire 1 }, inst|RF|Read_DataB[4]~17_combout $end
$var wire 1 ~, inst|RF|reg2~5_combout $end
$var wire 1 !- inst|RF|reg3~5_combout $end
$var wire 1 "- inst|RF|Read_DataB[4]~18_combout $end
$var wire 1 #- inst|RF|reg6~5_combout $end
$var wire 1 $- inst|RF|reg4~5_combout $end
$var wire 1 %- inst|RF|Read_DataB[4]~15_combout $end
$var wire 1 &- inst|RF|reg5~5_combout $end
$var wire 1 '- inst|RF|Read_DataB[4]~16_combout $end
$var wire 1 (- inst|RF|Read_DataB[4]~19_combout $end
$var wire 1 )- inst|MUX_B|Mux3~0_combout $end
$var wire 1 *- inst|ALU|temp~15_combout $end
$var wire 1 +- inst|RF|Read_DataA[4]~17_combout $end
$var wire 1 ,- inst|RF|Read_DataA[4]~18_combout $end
$var wire 1 -- inst|RF|Read_DataA[4]~15_combout $end
$var wire 1 .- inst|RF|Read_DataA[4]~16_combout $end
$var wire 1 /- inst|RF|Read_DataA[4]~19_combout $end
$var wire 1 0- inst|ALU|temp~16_combout $end
$var wire 1 1- inst|MULT_SEL_A|Output[4]~13_combout $end
$var wire 1 2- inst|ALU|neg_b[4]~8_combout $end
$var wire 1 3- inst|ALU|temp~14_combout $end
$var wire 1 4- inst|ALU|temp~17_combout $end
$var wire 1 5- inst|MULT_SEL_A|Output[4]~14_combout $end
$var wire 1 6- inst|MUX_B|Mux3~1_combout $end
$var wire 1 7- inst|MULT_SEL_A|Output[4]~12_combout $end
$var wire 1 8- inst|MULT_SEL_A|Output[4]~15_combout $end
$var wire 1 9- inst|REG_A|Q[3]~4_combout $end
$var wire 1 :- inst|MUX_B|Mux4~1_combout $end
$var wire 1 ;- inst|MULT_SEL_A|Output[3]~16_combout $end
$var wire 1 <- inst|ALU|temp~18_combout $end
$var wire 1 =- inst|ALU|neg_b[3]~6_combout $end
$var wire 1 >- inst|ALU|temp~19_combout $end
$var wire 1 ?- inst|MULT_SEL_A|Output[3]~17_combout $end
$var wire 1 @- inst|MULT_SEL_A|Output[3]~18_combout $end
$var wire 1 A- inst|MULT_SEL_A|Output[3]~19_combout $end
$var wire 1 B- inst|MUX_D|Mux0~0_combout $end
$var wire 1 C- inst|MUX_D|Mux0~1_combout $end
$var wire 1 D- inst|RF|reg7~1_combout $end
$var wire 1 E- inst|RF|reg5~1_combout $end
$var wire 1 F- inst|RF|reg4~1_combout $end
$var wire 1 G- inst|RF|reg6~1_combout $end
$var wire 1 H- inst|RF|Read_DataB[7]~0_combout $end
$var wire 1 I- inst|RF|Read_DataB[7]~1_combout $end
$var wire 1 J- inst|RF|Read_DataB[7]~4_combout $end
$var wire 1 K- inst|REG_Q|Q~0_combout $end
$var wire 1 L- inst|REG_Q|Q~1_combout $end
$var wire 1 M- inst|inst11|Output[8]~13_combout $end
$var wire 1 N- inst|inst11|Output[8]~14_combout $end
$var wire 1 O- inst|MUX_D|Mux7~0_combout $end
$var wire 1 P- inst|MUX_D|Mux7~1_combout $end
$var wire 1 Q- inst|RF|reg7~9_combout $end
$var wire 1 R- inst|RF|Read_DataB[0]~36_combout $end
$var wire 1 S- inst|RF|Read_DataB[0]~39_combout $end
$var wire 1 T- inst|REG_Qm1|Q~0_combout $end
$var wire 1 U- inst|REG_Qm1|Q~regout $end
$var wire 1 V- inst|REG_Q|Q~15_combout $end
$var wire 1 W- inst|REG_Q|Q~16_combout $end
$var wire 1 X- inst|inst11|Output[0]~22_combout $end
$var wire 1 Y- inst|MUX_D|Mux5~0_combout $end
$var wire 1 Z- inst|MUX_D|Mux5~1_combout $end
$var wire 1 [- inst|RF|reg7~7_combout $end
$var wire 1 \- inst|RF|Read_DataA[2]~26_combout $end
$var wire 1 ]- inst|RF|reg6~7_combout $end
$var wire 1 ^- inst|RF|reg2~7_combout $end
$var wire 1 _- inst|RF|Read_DataA[2]~28_combout $end
$var wire 1 `- inst|RF|Read_DataA[2]~29_combout $end
$var wire 1 a- inst|MULT_SEL_A|Output[2]~20_combout $end
$var wire 1 b- inst|MULT_SEL_A|Output[2]~23_combout $end
$var wire 1 c- inst|REG_A|Q[1]~6_combout $end
$var wire 1 d- inst|ALU|neg_b[1]~2_combout $end
$var wire 1 e- inst|RF|reg2~8_combout $end
$var wire 1 f- inst|RF|reg6~8_combout $end
$var wire 1 g- inst|RF|Read_DataA[1]~33_combout $end
$var wire 1 h- inst|RF|reg3~8_combout $end
$var wire 1 i- inst|RF|reg1~8_combout $end
$var wire 1 j- inst|RF|Read_DataA[1]~30_combout $end
$var wire 1 k- inst|RF|Read_DataA[1]~31_combout $end
$var wire 1 l- inst|RF|Read_DataA[1]~34_combout $end
$var wire 1 m- inst|ALU|temp~27_combout $end
$var wire 1 n- inst|MULT_SEL_A|Output[1]~25_combout $end
$var wire 1 o- inst|ALU|temp~29_combout $end
$var wire 1 p- inst|MULT_SEL_A|Output[1]~26_combout $end
$var wire 1 q- inst|MULT_SEL_A|Output[1]~27_combout $end
$var wire 1 r- inst|REG_A|Q[0]~7_combout $end
$var wire 1 s- inst|ALU|Mux15~0_combout $end
$var wire 1 t- inst|ALU|Mux15~2_combout $end
$var wire 1 u- inst|MUX_D|Mux1~0_combout $end
$var wire 1 v- inst|MUX_D|Mux1~1_combout $end
$var wire 1 w- inst|RF|reg0~3_combout $end
$var wire 1 x- inst|RF|reg1~3_combout $end
$var wire 1 y- inst|RF|Read_DataB[6]~7_combout $end
$var wire 1 z- inst|RF|reg3~3_combout $end
$var wire 1 {- inst|RF|Read_DataB[6]~8_combout $end
$var wire 1 |- inst|RF|Read_DataB[6]~6_combout $end
$var wire 1 }- inst|RF|Read_DataB[6]~9_combout $end
$var wire 1 ~- inst|REG_Q|Q~3_combout $end
$var wire 1 !. inst|REG_Q|Q~4_combout $end
$var wire 1 ". inst|REG_Q|Q~6_combout $end
$var wire 1 #. inst|REG_Q|Q~7_combout $end
$var wire 1 $. inst|REG_Q|Q~8_combout $end
$var wire 1 %. inst|inst11|Output[4]~18_combout $end
$var wire 1 &. inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 '. inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 (. inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 ). inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 *. inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 +. inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 ,. inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 -. inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 .. inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 /. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout $end
$var wire 1 0. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout $end
$var wire 1 1. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout $end
$var wire 1 2. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout $end
$var wire 1 3. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout $end
$var wire 1 4. altera_internal_jtag~TMSUTAP $end
$var wire 1 5. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout $end
$var wire 1 6. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout $end
$var wire 1 7. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout $end
$var wire 1 8. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout $end
$var wire 1 9. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout $end
$var wire 1 :. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout $end
$var wire 1 ;. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout $end
$var wire 1 <. inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 =. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout $end
$var wire 1 >. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout $end
$var wire 1 ?. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout $end
$var wire 1 @. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout $end
$var wire 1 A. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout $end
$var wire 1 B. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout $end
$var wire 1 C. inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 D. inst|inst7|Q~16_combout $end
$var wire 1 E. inst3|available[0]~2_combout $end
$var wire 1 F. inst3|available[0]~5_combout $end
$var wire 1 G. inst3|available[0]~6_combout $end
$var wire 1 H. inst3|available[0]~3_combout $end
$var wire 1 I. inst3|available[0]~4_combout $end
$var wire 1 J. inst3|available[0]~7_combout $end
$var wire 1 K. inst3|available[0]~1_combout $end
$var wire 1 L. inst3|Mux87~0_combout $end
$var wire 1 M. inst3|Add0~104_combout $end
$var wire 1 N. inst3|Add0~102_combout $end
$var wire 1 O. inst3|Add0~74_combout $end
$var wire 1 P. inst3|Add0~71_combout $end
$var wire 1 Q. inst3|Add0~64 $end
$var wire 1 R. inst3|Add0~67 $end
$var wire 1 S. inst3|Add0~70 $end
$var wire 1 T. inst3|Add0~73 $end
$var wire 1 U. inst3|Add0~76 $end
$var wire 1 V. inst3|Add0~79 $end
$var wire 1 W. inst3|Add0~81 $end
$var wire 1 X. inst3|Add0~83 $end
$var wire 1 Y. inst3|Add0~85 $end
$var wire 1 Z. inst3|Add0~86_combout $end
$var wire 1 [. inst3|Add0~106_combout $end
$var wire 1 \. inst3|Add0~87 $end
$var wire 1 ]. inst3|Add0~89 $end
$var wire 1 ^. inst3|Add0~91 $end
$var wire 1 _. inst3|Add0~92_combout $end
$var wire 1 `. inst3|Add0~109_combout $end
$var wire 1 a. inst3|Add0~88_combout $end
$var wire 1 b. inst3|Add0~107_combout $end
$var wire 1 c. inst3|Equal2~7_combout $end
$var wire 1 d. inst3|Add0~77_combout $end
$var wire 1 e. inst3|Equal2~5_combout $end
$var wire 1 f. inst3|Add0~105_combout $end
$var wire 1 g. inst3|Equal2~6_combout $end
$var wire 1 h. inst3|Equal2~9_combout $end
$var wire 1 i. inst3|Add0~66_combout $end
$var wire 1 j. inst3|Add0~68_combout $end
$var wire 1 k. inst3|always0~5_combout $end
$var wire 1 l. inst3|Add0~90_combout $end
$var wire 1 m. inst3|Add0~108_combout $end
$var wire 1 n. inst3|always0~7_combout $end
$var wire 1 o. inst3|Add0~103_combout $end
$var wire 1 p. inst3|always0~6_combout $end
$var wire 1 q. inst3|always0~9_combout $end
$var wire 1 r. inst3|Add0~59_combout $end
$var wire 1 s. inst3|always0~4_combout $end
$var wire 1 t. inst3|Add0~28_combout $end
$var wire 1 u. inst3|Add0~34_combout $end
$var wire 1 v. inst3|always0~0_combout $end
$var wire 1 w. inst3|always0~1_combout $end
$var wire 1 x. inst3|always0~2_combout $end
$var wire 1 y. inst3|always0~10_combout $end
$var wire 1 z. inst3|Equal5~0_combout $end
$var wire 1 {. inst3|OAP[0]~3_combout $end
$var wire 1 |. inst3|Mux47~6_combout $end
$var wire 1 }. inst3|Mux47~7_combout $end
$var wire 1 ~. inst3|Mux47~8_combout $end
$var wire 1 !/ inst3|SR~0_combout $end
$var wire 1 "/ inst3|SR~1_combout $end
$var wire 1 #/ inst3|SR~regout $end
$var wire 1 $/ inst|REG_A|Equal0~0_combout $end
$var wire 1 %/ inst3|Mux49~4_combout $end
$var wire 1 &/ inst3|Mux49~2_combout $end
$var wire 1 '/ inst3|Mux49~3_combout $end
$var wire 1 (/ inst3|Mux49~5_combout $end
$var wire 1 )/ inst3|Mux49~0_combout $end
$var wire 1 */ inst3|Mux49~1_combout $end
$var wire 1 +/ inst3|Mux49~9_combout $end
$var wire 1 ,/ inst3|SR_SEL~regout $end
$var wire 1 -/ inst|REG_A|Q~8_combout $end
$var wire 1 ./ inst|REG_A|Q~9_combout $end
$var wire 1 // inst|REG_A|Q[7]~0_combout $end
$var wire 1 0/ inst|inst7|Q~9_combout $end
$var wire 1 1/ inst|RF|reg3~1_combout $end
$var wire 1 2/ inst|RF|Read_DataA[7]~0_combout $end
$var wire 1 3/ inst|RF|Read_DataA[7]~1_combout $end
$var wire 1 4/ inst|RF|reg0~1_combout $end
$var wire 1 5/ inst|RF|Read_DataA[7]~2_combout $end
$var wire 1 6/ inst|RF|reg2~1_combout $end
$var wire 1 7/ inst|RF|Read_DataA[7]~3_combout $end
$var wire 1 8/ inst|RF|Read_DataA[7]~4_combout $end
$var wire 1 9/ inst|MUX_B|Mux0~0_combout $end
$var wire 1 :/ inst|MULT_SEL_A|Output[7]~0_combout $end
$var wire 1 ;/ inst|MULT_SEL_A|Output[7]~3_combout $end
$var wire 1 </ inst|inst7|Q~6_combout $end
$var wire 1 =/ inst|inst7|Q~4_combout $end
$var wire 1 >/ inst3|counterchk[0]~feeder_combout $end
$var wire 1 ?/ inst|PLUS1_ADDER|Output[2]~0_combout $end
$var wire 1 @/ altera_reserved_tms~combout $end
$var wire 1 A/ altera_internal_jtag~TDO $end
$var wire 1 B/ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 C/ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 D/ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 E/ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 F/ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 G/ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 H/ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 I/ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 J/ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 K/ inst|REG_Q|Q [7] $end
$var wire 1 L/ inst|REG_Q|Q [6] $end
$var wire 1 M/ inst|REG_Q|Q [5] $end
$var wire 1 N/ inst|REG_Q|Q [4] $end
$var wire 1 O/ inst|REG_Q|Q [3] $end
$var wire 1 P/ inst|REG_Q|Q [2] $end
$var wire 1 Q/ inst|REG_Q|Q [1] $end
$var wire 1 R/ inst|REG_Q|Q [0] $end
$var wire 1 S/ inst|ALU|carry [7] $end
$var wire 1 T/ inst|ALU|carry [6] $end
$var wire 1 U/ inst|ALU|carry [5] $end
$var wire 1 V/ inst|ALU|carry [4] $end
$var wire 1 W/ inst|ALU|carry [3] $end
$var wire 1 X/ inst|ALU|carry [2] $end
$var wire 1 Y/ inst|ALU|carry [1] $end
$var wire 1 Z/ inst|ALU|carry [0] $end
$var wire 1 [/ inst|REG_PC|Address [9] $end
$var wire 1 \/ inst|REG_PC|Address [8] $end
$var wire 1 ]/ inst|REG_PC|Address [7] $end
$var wire 1 ^/ inst|REG_PC|Address [6] $end
$var wire 1 _/ inst|REG_PC|Address [5] $end
$var wire 1 `/ inst|REG_PC|Address [4] $end
$var wire 1 a/ inst|REG_PC|Address [3] $end
$var wire 1 b/ inst|REG_PC|Address [2] $end
$var wire 1 c/ inst|REG_PC|Address [1] $end
$var wire 1 d/ inst|REG_PC|Address [0] $end
$var wire 1 e/ inst|inst7|Q [15] $end
$var wire 1 f/ inst|inst7|Q [14] $end
$var wire 1 g/ inst|inst7|Q [13] $end
$var wire 1 h/ inst|inst7|Q [12] $end
$var wire 1 i/ inst|inst7|Q [11] $end
$var wire 1 j/ inst|inst7|Q [10] $end
$var wire 1 k/ inst|inst7|Q [9] $end
$var wire 1 l/ inst|inst7|Q [8] $end
$var wire 1 m/ inst|inst7|Q [7] $end
$var wire 1 n/ inst|inst7|Q [6] $end
$var wire 1 o/ inst|inst7|Q [5] $end
$var wire 1 p/ inst|inst7|Q [4] $end
$var wire 1 q/ inst|inst7|Q [3] $end
$var wire 1 r/ inst|inst7|Q [2] $end
$var wire 1 s/ inst|inst7|Q [1] $end
$var wire 1 t/ inst|inst7|Q [0] $end
$var wire 1 u/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 v/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 w/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 x/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 y/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 z/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 {/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 |/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 }/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 ~/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 !0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 "0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 #0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 $0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 %0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 &0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 '0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 (0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 )0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 *0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 +0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 ,0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 -0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 .0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 /0 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 00 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 10 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 20 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 30 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 40 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 50 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 60 inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 70 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 80 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 90 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 :0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 ;0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 <0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 =0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 >0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 ?0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 @0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 A0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 B0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 C0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 D0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 E0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 F0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 G0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 H0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 I0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 J0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 K0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 L0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 M0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 N0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 O0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 P0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 Q0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 R0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 S0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 T0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 U0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 V0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 W0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 X0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 Y0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 Z0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 [0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 \0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 ]0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 ^0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 _0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 `0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 a0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 b0 inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 c0 inst|RF|reg7 [7] $end
$var wire 1 d0 inst|RF|reg7 [6] $end
$var wire 1 e0 inst|RF|reg7 [5] $end
$var wire 1 f0 inst|RF|reg7 [4] $end
$var wire 1 g0 inst|RF|reg7 [3] $end
$var wire 1 h0 inst|RF|reg7 [2] $end
$var wire 1 i0 inst|RF|reg7 [1] $end
$var wire 1 j0 inst|RF|reg7 [0] $end
$var wire 1 k0 inst|RF|reg6 [7] $end
$var wire 1 l0 inst|RF|reg6 [6] $end
$var wire 1 m0 inst|RF|reg6 [5] $end
$var wire 1 n0 inst|RF|reg6 [4] $end
$var wire 1 o0 inst|RF|reg6 [3] $end
$var wire 1 p0 inst|RF|reg6 [2] $end
$var wire 1 q0 inst|RF|reg6 [1] $end
$var wire 1 r0 inst|RF|reg6 [0] $end
$var wire 1 s0 inst|RF|reg5 [7] $end
$var wire 1 t0 inst|RF|reg5 [6] $end
$var wire 1 u0 inst|RF|reg5 [5] $end
$var wire 1 v0 inst|RF|reg5 [4] $end
$var wire 1 w0 inst|RF|reg5 [3] $end
$var wire 1 x0 inst|RF|reg5 [2] $end
$var wire 1 y0 inst|RF|reg5 [1] $end
$var wire 1 z0 inst|RF|reg5 [0] $end
$var wire 1 {0 inst|RF|reg4 [7] $end
$var wire 1 |0 inst|RF|reg4 [6] $end
$var wire 1 }0 inst|RF|reg4 [5] $end
$var wire 1 ~0 inst|RF|reg4 [4] $end
$var wire 1 !1 inst|RF|reg4 [3] $end
$var wire 1 "1 inst|RF|reg4 [2] $end
$var wire 1 #1 inst|RF|reg4 [1] $end
$var wire 1 $1 inst|RF|reg4 [0] $end
$var wire 1 %1 inst|RF|reg3 [7] $end
$var wire 1 &1 inst|RF|reg3 [6] $end
$var wire 1 '1 inst|RF|reg3 [5] $end
$var wire 1 (1 inst|RF|reg3 [4] $end
$var wire 1 )1 inst|RF|reg3 [3] $end
$var wire 1 *1 inst|RF|reg3 [2] $end
$var wire 1 +1 inst|RF|reg3 [1] $end
$var wire 1 ,1 inst|RF|reg3 [0] $end
$var wire 1 -1 inst|RF|reg2 [7] $end
$var wire 1 .1 inst|RF|reg2 [6] $end
$var wire 1 /1 inst|RF|reg2 [5] $end
$var wire 1 01 inst|RF|reg2 [4] $end
$var wire 1 11 inst|RF|reg2 [3] $end
$var wire 1 21 inst|RF|reg2 [2] $end
$var wire 1 31 inst|RF|reg2 [1] $end
$var wire 1 41 inst|RF|reg2 [0] $end
$var wire 1 51 inst|RF|reg1 [7] $end
$var wire 1 61 inst|RF|reg1 [6] $end
$var wire 1 71 inst|RF|reg1 [5] $end
$var wire 1 81 inst|RF|reg1 [4] $end
$var wire 1 91 inst|RF|reg1 [3] $end
$var wire 1 :1 inst|RF|reg1 [2] $end
$var wire 1 ;1 inst|RF|reg1 [1] $end
$var wire 1 <1 inst|RF|reg1 [0] $end
$var wire 1 =1 inst|RF|reg0 [7] $end
$var wire 1 >1 inst|RF|reg0 [6] $end
$var wire 1 ?1 inst|RF|reg0 [5] $end
$var wire 1 @1 inst|RF|reg0 [4] $end
$var wire 1 A1 inst|RF|reg0 [3] $end
$var wire 1 B1 inst|RF|reg0 [2] $end
$var wire 1 C1 inst|RF|reg0 [1] $end
$var wire 1 D1 inst|RF|reg0 [0] $end
$var wire 1 E1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 F1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 G1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 H1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 I1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 J1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 K1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 L1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 M1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 N1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 O1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 P1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 Q1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 R1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 S1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 T1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 U1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 V1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 W1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 X1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 Y1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 Z1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 [1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 \1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 ]1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 ^1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 _1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 `1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 a1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 b1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 c1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 d1 inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 e1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 f1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 g1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 h1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 i1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 j1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 k1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 l1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 m1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 n1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 o1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 p1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 q1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 r1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 s1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 t1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 u1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 v1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 w1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 x1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 y1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 z1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 {1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 |1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 }1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 ~1 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 !2 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 "2 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 #2 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 $2 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 %2 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 &2 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 '2 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 (2 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 )2 inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 *2 inst3|shift_available [31] $end
$var wire 1 +2 inst3|shift_available [30] $end
$var wire 1 ,2 inst3|shift_available [29] $end
$var wire 1 -2 inst3|shift_available [28] $end
$var wire 1 .2 inst3|shift_available [27] $end
$var wire 1 /2 inst3|shift_available [26] $end
$var wire 1 02 inst3|shift_available [25] $end
$var wire 1 12 inst3|shift_available [24] $end
$var wire 1 22 inst3|shift_available [23] $end
$var wire 1 32 inst3|shift_available [22] $end
$var wire 1 42 inst3|shift_available [21] $end
$var wire 1 52 inst3|shift_available [20] $end
$var wire 1 62 inst3|shift_available [19] $end
$var wire 1 72 inst3|shift_available [18] $end
$var wire 1 82 inst3|shift_available [17] $end
$var wire 1 92 inst3|shift_available [16] $end
$var wire 1 :2 inst3|shift_available [15] $end
$var wire 1 ;2 inst3|shift_available [14] $end
$var wire 1 <2 inst3|shift_available [13] $end
$var wire 1 =2 inst3|shift_available [12] $end
$var wire 1 >2 inst3|shift_available [11] $end
$var wire 1 ?2 inst3|shift_available [10] $end
$var wire 1 @2 inst3|shift_available [9] $end
$var wire 1 A2 inst3|shift_available [8] $end
$var wire 1 B2 inst3|shift_available [7] $end
$var wire 1 C2 inst3|shift_available [6] $end
$var wire 1 D2 inst3|shift_available [5] $end
$var wire 1 E2 inst3|shift_available [4] $end
$var wire 1 F2 inst3|shift_available [3] $end
$var wire 1 G2 inst3|shift_available [2] $end
$var wire 1 H2 inst3|shift_available [1] $end
$var wire 1 I2 inst3|shift_available [0] $end
$var wire 1 J2 inst3|fetch [31] $end
$var wire 1 K2 inst3|fetch [30] $end
$var wire 1 L2 inst3|fetch [29] $end
$var wire 1 M2 inst3|fetch [28] $end
$var wire 1 N2 inst3|fetch [27] $end
$var wire 1 O2 inst3|fetch [26] $end
$var wire 1 P2 inst3|fetch [25] $end
$var wire 1 Q2 inst3|fetch [24] $end
$var wire 1 R2 inst3|fetch [23] $end
$var wire 1 S2 inst3|fetch [22] $end
$var wire 1 T2 inst3|fetch [21] $end
$var wire 1 U2 inst3|fetch [20] $end
$var wire 1 V2 inst3|fetch [19] $end
$var wire 1 W2 inst3|fetch [18] $end
$var wire 1 X2 inst3|fetch [17] $end
$var wire 1 Y2 inst3|fetch [16] $end
$var wire 1 Z2 inst3|fetch [15] $end
$var wire 1 [2 inst3|fetch [14] $end
$var wire 1 \2 inst3|fetch [13] $end
$var wire 1 ]2 inst3|fetch [12] $end
$var wire 1 ^2 inst3|fetch [11] $end
$var wire 1 _2 inst3|fetch [10] $end
$var wire 1 `2 inst3|fetch [9] $end
$var wire 1 a2 inst3|fetch [8] $end
$var wire 1 b2 inst3|fetch [7] $end
$var wire 1 c2 inst3|fetch [6] $end
$var wire 1 d2 inst3|fetch [5] $end
$var wire 1 e2 inst3|fetch [4] $end
$var wire 1 f2 inst3|fetch [3] $end
$var wire 1 g2 inst3|fetch [2] $end
$var wire 1 h2 inst3|fetch [1] $end
$var wire 1 i2 inst3|fetch [0] $end
$var wire 1 j2 inst3|counterchk [3] $end
$var wire 1 k2 inst3|counterchk [2] $end
$var wire 1 l2 inst3|counterchk [1] $end
$var wire 1 m2 inst3|counterchk [0] $end
$var wire 1 n2 inst3|available [31] $end
$var wire 1 o2 inst3|available [30] $end
$var wire 1 p2 inst3|available [29] $end
$var wire 1 q2 inst3|available [28] $end
$var wire 1 r2 inst3|available [27] $end
$var wire 1 s2 inst3|available [26] $end
$var wire 1 t2 inst3|available [25] $end
$var wire 1 u2 inst3|available [24] $end
$var wire 1 v2 inst3|available [23] $end
$var wire 1 w2 inst3|available [22] $end
$var wire 1 x2 inst3|available [21] $end
$var wire 1 y2 inst3|available [20] $end
$var wire 1 z2 inst3|available [19] $end
$var wire 1 {2 inst3|available [18] $end
$var wire 1 |2 inst3|available [17] $end
$var wire 1 }2 inst3|available [16] $end
$var wire 1 ~2 inst3|available [15] $end
$var wire 1 !3 inst3|available [14] $end
$var wire 1 "3 inst3|available [13] $end
$var wire 1 #3 inst3|available [12] $end
$var wire 1 $3 inst3|available [11] $end
$var wire 1 %3 inst3|available [10] $end
$var wire 1 &3 inst3|available [9] $end
$var wire 1 '3 inst3|available [8] $end
$var wire 1 (3 inst3|available [7] $end
$var wire 1 )3 inst3|available [6] $end
$var wire 1 *3 inst3|available [5] $end
$var wire 1 +3 inst3|available [4] $end
$var wire 1 ,3 inst3|available [3] $end
$var wire 1 -3 inst3|available [2] $end
$var wire 1 .3 inst3|available [1] $end
$var wire 1 /3 inst3|available [0] $end
$var wire 1 03 inst3|ShiftCount [31] $end
$var wire 1 13 inst3|ShiftCount [30] $end
$var wire 1 23 inst3|ShiftCount [29] $end
$var wire 1 33 inst3|ShiftCount [28] $end
$var wire 1 43 inst3|ShiftCount [27] $end
$var wire 1 53 inst3|ShiftCount [26] $end
$var wire 1 63 inst3|ShiftCount [25] $end
$var wire 1 73 inst3|ShiftCount [24] $end
$var wire 1 83 inst3|ShiftCount [23] $end
$var wire 1 93 inst3|ShiftCount [22] $end
$var wire 1 :3 inst3|ShiftCount [21] $end
$var wire 1 ;3 inst3|ShiftCount [20] $end
$var wire 1 <3 inst3|ShiftCount [19] $end
$var wire 1 =3 inst3|ShiftCount [18] $end
$var wire 1 >3 inst3|ShiftCount [17] $end
$var wire 1 ?3 inst3|ShiftCount [16] $end
$var wire 1 @3 inst3|ShiftCount [15] $end
$var wire 1 A3 inst3|ShiftCount [14] $end
$var wire 1 B3 inst3|ShiftCount [13] $end
$var wire 1 C3 inst3|ShiftCount [12] $end
$var wire 1 D3 inst3|ShiftCount [11] $end
$var wire 1 E3 inst3|ShiftCount [10] $end
$var wire 1 F3 inst3|ShiftCount [9] $end
$var wire 1 G3 inst3|ShiftCount [8] $end
$var wire 1 H3 inst3|ShiftCount [7] $end
$var wire 1 I3 inst3|ShiftCount [6] $end
$var wire 1 J3 inst3|ShiftCount [5] $end
$var wire 1 K3 inst3|ShiftCount [4] $end
$var wire 1 L3 inst3|ShiftCount [3] $end
$var wire 1 M3 inst3|ShiftCount [2] $end
$var wire 1 N3 inst3|ShiftCount [1] $end
$var wire 1 O3 inst3|ShiftCount [0] $end
$var wire 1 P3 inst3|OAP [2] $end
$var wire 1 Q3 inst3|OAP [1] $end
$var wire 1 R3 inst3|OAP [0] $end
$var wire 1 S3 inst3|D_SEL [1] $end
$var wire 1 T3 inst3|D_SEL [0] $end
$var wire 1 U3 inst3|Count [31] $end
$var wire 1 V3 inst3|Count [30] $end
$var wire 1 W3 inst3|Count [29] $end
$var wire 1 X3 inst3|Count [28] $end
$var wire 1 Y3 inst3|Count [27] $end
$var wire 1 Z3 inst3|Count [26] $end
$var wire 1 [3 inst3|Count [25] $end
$var wire 1 \3 inst3|Count [24] $end
$var wire 1 ]3 inst3|Count [23] $end
$var wire 1 ^3 inst3|Count [22] $end
$var wire 1 _3 inst3|Count [21] $end
$var wire 1 `3 inst3|Count [20] $end
$var wire 1 a3 inst3|Count [19] $end
$var wire 1 b3 inst3|Count [18] $end
$var wire 1 c3 inst3|Count [17] $end
$var wire 1 d3 inst3|Count [16] $end
$var wire 1 e3 inst3|Count [15] $end
$var wire 1 f3 inst3|Count [14] $end
$var wire 1 g3 inst3|Count [13] $end
$var wire 1 h3 inst3|Count [12] $end
$var wire 1 i3 inst3|Count [11] $end
$var wire 1 j3 inst3|Count [10] $end
$var wire 1 k3 inst3|Count [9] $end
$var wire 1 l3 inst3|Count [8] $end
$var wire 1 m3 inst3|Count [7] $end
$var wire 1 n3 inst3|Count [6] $end
$var wire 1 o3 inst3|Count [5] $end
$var wire 1 p3 inst3|Count [4] $end
$var wire 1 q3 inst3|Count [3] $end
$var wire 1 r3 inst3|Count [2] $end
$var wire 1 s3 inst3|Count [1] $end
$var wire 1 t3 inst3|Count [0] $end
$var wire 1 u3 inst3|B_SEL [1] $end
$var wire 1 v3 inst3|B_SEL [0] $end
$var wire 1 w3 inst|REG_A|Q [7] $end
$var wire 1 x3 inst|REG_A|Q [6] $end
$var wire 1 y3 inst|REG_A|Q [5] $end
$var wire 1 z3 inst|REG_A|Q [4] $end
$var wire 1 {3 inst|REG_A|Q [3] $end
$var wire 1 |3 inst|REG_A|Q [2] $end
$var wire 1 }3 inst|REG_A|Q [1] $end
$var wire 1 ~3 inst|REG_A|Q [0] $end
$var wire 1 !4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4] $end
$var wire 1 "4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3] $end
$var wire 1 #4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2] $end
$var wire 1 $4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1] $end
$var wire 1 %4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0] $end
$var wire 1 &4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9] $end
$var wire 1 '4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8] $end
$var wire 1 (4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7] $end
$var wire 1 )4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6] $end
$var wire 1 *4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5] $end
$var wire 1 +4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4] $end
$var wire 1 ,4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3] $end
$var wire 1 -4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2] $end
$var wire 1 .4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1] $end
$var wire 1 /4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0] $end
$var wire 1 04 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6] $end
$var wire 1 14 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5] $end
$var wire 1 24 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4] $end
$var wire 1 34 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3] $end
$var wire 1 44 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2] $end
$var wire 1 54 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1] $end
$var wire 1 64 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0] $end
$var wire 1 74 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3] $end
$var wire 1 84 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2] $end
$var wire 1 94 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1] $end
$var wire 1 :4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0] $end
$var wire 1 ;4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3] $end
$var wire 1 <4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2] $end
$var wire 1 =4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1] $end
$var wire 1 >4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0] $end
$var wire 1 ?4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2] $end
$var wire 1 @4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1] $end
$var wire 1 A4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0] $end
$var wire 1 B4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3] $end
$var wire 1 C4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2] $end
$var wire 1 D4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1] $end
$var wire 1 E4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0] $end
$var wire 1 F4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3] $end
$var wire 1 G4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2] $end
$var wire 1 H4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1] $end
$var wire 1 I4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0] $end
$var wire 1 J4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2] $end
$var wire 1 K4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1] $end
$var wire 1 L4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0] $end
$var wire 1 M4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15] $end
$var wire 1 N4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14] $end
$var wire 1 O4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13] $end
$var wire 1 P4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12] $end
$var wire 1 Q4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11] $end
$var wire 1 R4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10] $end
$var wire 1 S4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9] $end
$var wire 1 T4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8] $end
$var wire 1 U4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7] $end
$var wire 1 V4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6] $end
$var wire 1 W4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5] $end
$var wire 1 X4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4] $end
$var wire 1 Y4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3] $end
$var wire 1 Z4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2] $end
$var wire 1 [4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1] $end
$var wire 1 \4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0] $end
$var wire 1 ]4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4] $end
$var wire 1 ^4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3] $end
$var wire 1 _4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2] $end
$var wire 1 `4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1] $end
$var wire 1 a4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0] $end
$var wire 1 b4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3] $end
$var wire 1 c4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2] $end
$var wire 1 d4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1] $end
$var wire 1 e4 auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0] $end
$var wire 1 f4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3] $end
$var wire 1 g4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2] $end
$var wire 1 h4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 i4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 j4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3] $end
$var wire 1 k4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2] $end
$var wire 1 l4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 m4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 n4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3] $end
$var wire 1 o4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2] $end
$var wire 1 p4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1] $end
$var wire 1 q4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 r4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3] $end
$var wire 1 s4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2] $end
$var wire 1 t4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1] $end
$var wire 1 u4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 v4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3] $end
$var wire 1 w4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2] $end
$var wire 1 x4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 y4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 z4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3] $end
$var wire 1 {4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2] $end
$var wire 1 |4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 }4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 ~4 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 !5 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 "5 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 #5 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 $5 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 %5 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 &5 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 '5 inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 (5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [3] $end
$var wire 1 )5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [2] $end
$var wire 1 *5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [1] $end
$var wire 1 +5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0] $end
$var wire 1 ,5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [3] $end
$var wire 1 -5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [2] $end
$var wire 1 .5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [1] $end
$var wire 1 /5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0] $end
$var wire 1 05 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3] $end
$var wire 1 15 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2] $end
$var wire 1 25 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 35 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 45 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3] $end
$var wire 1 55 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2] $end
$var wire 1 65 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 75 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 85 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 95 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 :5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 ;5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 <5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 =5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 >5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 ?5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 @5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3] $end
$var wire 1 A5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2] $end
$var wire 1 B5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 C5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 D5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3] $end
$var wire 1 E5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2] $end
$var wire 1 F5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 G5 inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0+
0*
0)
0(
0'
0&
0%
0$
03
02
01
00
0/
0.
0-
0,
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0q
0p
0o
0n
0y
0x
0w
0v
0u
0t
0s
0r
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
05!
04!
03!
02!
01!
00!
0/!
0.!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
0@!
0?!
0>!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
xI!
0J!
1K!
xL!
1M!
1N!
1O!
0P!
0Q!
1R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
1v!
1w!
1x!
1y!
1z!
1{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
0("
1)"
1*"
1+"
0,"
1-"
1."
0/"
10"
11"
02"
03"
04"
15"
06"
07"
18"
09"
1:"
0;"
0<"
1="
1>"
0?"
0@"
0A"
1B"
0C"
0D"
1E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
1|"
1}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
1(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
11#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
1J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
1h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
1r#
0s#
0t#
0u#
0v#
0w#
1x#
1y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
1'$
0($
0)$
0*$
1+$
0,$
0-$
0.$
1/$
10$
11$
12$
03$
04$
05$
16$
17$
18$
09$
0:$
0;$
0<$
1=$
1>$
1?$
0@$
1A$
1B$
0C$
0D$
0E$
0F$
1G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
1Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
1Y$
0Z$
1[$
1\$
1]$
0^$
1_$
1`$
1a$
1b$
1c$
0d$
1e$
1f$
0g$
0h$
0i$
1j$
0k$
1l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
1x$
0y$
0z$
1{$
1|$
0}$
0~$
1!%
0"%
0#%
1$%
1%%
0&%
1'%
0(%
0)%
0*%
0+%
0,%
1-%
0.%
0/%
10%
11%
12%
03%
04%
05%
06%
17%
18%
19%
0:%
0;%
0<%
1=%
0>%
1?%
0@%
1A%
0B%
1C%
1D%
1E%
0F%
0G%
0H%
0I%
xJ%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
1T%
1U%
0V%
0W%
xX%
0Y%
0Z%
0[%
0\%
0]%
1^%
0_%
0`%
1a%
0b%
zc%
zd%
1e%
0f%
0g%
1h%
0i%
0j%
0k%
1l%
0m%
0n%
0o%
1p%
0q%
0r%
0s%
1t%
0u%
0v%
0w%
zx%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
x)&
0*&
0+&
x,&
1-&
0.&
0/&
00&
01&
12&
03&
04&
05&
06&
17&
08&
19&
1:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
1P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
1x&
0y&
1z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
z+'
x,'
0-'
0.'
0/'
10'
01'
02'
03'
14'
05'
06'
07'
18'
09'
0:'
0;'
1<'
0='
0>'
0?'
1@'
0A'
0B'
1C'
0D'
0E'
0F'
1G'
0H'
0I'
0J'
1K'
0L'
0M'
0N'
1O'
0P'
0Q'
0R'
0S'
0T'
1U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
1f'
0g'
0h'
1i'
0j'
0k'
0l'
0m'
1n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
xy'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
15(
06(
07(
08(
19(
0:(
0;(
0<(
0=(
0>(
1?(
0@(
0A(
0B(
1C(
0D(
1E(
0F(
1G(
0H(
1I(
0J(
1K(
0L(
1M(
0N(
1O(
1P(
0Q(
0R(
1S(
0T(
1U(
0V(
1W(
0X(
1Y(
1Z(
1[(
1\(
1](
0^(
0_(
1`(
0a(
1b(
0c(
0d(
0e(
0f(
0g(
1h(
0i(
1j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
1r(
0s(
1t(
0u(
1v(
0w(
1x(
0y(
0z(
0{(
1|(
0}(
1~(
0!)
0")
0#)
0$)
0%)
0&)
1')
0()
1))
0*)
1+)
0,)
0-)
1.)
0/)
00)
11)
02)
03)
04)
05)
06)
07)
08)
09)
1:)
0;)
1<)
0=)
1>)
0?)
0@)
0A)
0B)
0C)
1D)
0E)
0F)
0G)
1H)
0I)
0J)
1K)
0L)
1M)
0N)
1O)
0P)
0Q)
0R)
1S)
0T)
1U)
0V)
1W)
0X)
0Y)
0Z)
1[)
1\)
0])
1^)
0_)
1`)
0a)
0b)
1c)
1d)
1e)
0f)
1g)
0h)
0i)
0j)
0k)
0l)
1m)
0n)
1o)
0p)
0q)
1r)
0s)
0t)
0u)
1v)
1w)
0x)
0y)
1z)
1{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
1,*
1-*
0.*
1/*
10*
11*
02*
03*
04*
15*
16*
17*
08*
09*
0:*
1;*
0<*
0=*
0>*
1?*
1@*
1A*
0B*
1C*
0D*
0E*
0F*
0G*
0H*
0I*
1J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
1S*
0T*
1U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
1]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
1e*
0f*
0g*
0h*
0i*
0j*
1k*
0l*
1m*
0n*
0o*
0p*
1q*
1r*
0s*
0t*
0u*
1v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
1"+
1#+
0$+
1%+
1&+
0'+
0(+
1)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
1?+
0@+
0A+
1B+
0C+
0D+
0E+
0F+
1G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
xZ+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
1c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
1y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
10,
01,
02,
03,
14,
05,
16,
07,
08,
09,
0:,
0;,
1<,
0=,
1>,
0?,
1@,
0A,
0B,
1C,
0D,
1E,
0F,
0G,
0H,
1I,
1J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
1`,
0a,
1b,
0c,
1d,
0e,
0f,
0g,
1h,
1i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
10.
01.
02.
13.
z4.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
1E.
0F.
0G.
0H.
0I.
0J.
0K.
1L.
0M.
0N.
0O.
0P.
1Q.
0R.
1S.
0T.
1U.
0V.
1W.
0X.
1Y.
1Z.
0[.
0\.
1].
0^.
1_.
0`.
1a.
0b.
1c.
0d.
1e.
0f.
1g.
1h.
1i.
0j.
1k.
1l.
0m.
1n.
0o.
1p.
1q.
0r.
1s.
1t.
1u.
1v.
1w.
1x.
1y.
1z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
1)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
1>/
0?/
z@/
zA/
0E/
0D/
0C/
0B/
0J/
0I/
0H/
0G/
0F/
0R/
0Q/
0P/
0O/
0N/
0M/
0L/
0K/
0Z/
0Y/
0X/
0W/
0V/
0U/
0T/
zS/
0d/
0c/
0b/
0a/
0`/
0_/
0^/
0]/
0\/
0[/
0t/
0s/
0r/
0q/
0p/
0o/
0n/
0m/
0l/
0k/
0j/
0i/
0h/
0g/
0f/
0e/
0&0
0%0
0$0
0#0
0"0
0!0
0~/
0}/
0|/
0{/
0z/
0y/
0x/
0w/
0v/
0u/
060
050
040
030
020
010
000
0/0
0.0
0-0
0,0
0+0
0*0
0)0
0(0
0'0
0;0
0:0
090
080
070
0K0
0J0
0I0
0H0
0G0
0F0
0E0
0D0
0C0
0B0
0A0
0@0
0?0
0>0
0=0
0<0
0U0
0T0
0S0
0R0
0Q0
0P0
0O0
0N0
0M0
0L0
0Y0
0X0
0W0
0V0
0^0
0]0
0\0
0[0
0Z0
0b0
0a0
0`0
0_0
0j0
0i0
0h0
0g0
0f0
0e0
0d0
0c0
0r0
0q0
0p0
0o0
0n0
0m0
0l0
0k0
0z0
0y0
0x0
0w0
0v0
0u0
0t0
0s0
0$1
0#1
0"1
0!1
0~0
0}0
0|0
0{0
0,1
0+1
0*1
0)1
0(1
0'1
0&1
0%1
041
031
021
011
001
0/1
0.1
0-1
0<1
0;1
0:1
091
081
071
061
051
0D1
0C1
0B1
0A1
0@1
0?1
0>1
0=1
0T1
0S1
0R1
0Q1
0P1
0O1
0N1
0M1
0L1
0K1
0J1
0I1
0H1
0G1
0F1
0E1
0d1
0c1
0b1
0a1
0`1
0_1
0^1
0]1
0\1
0[1
0Z1
0Y1
0X1
0W1
0V1
0U1
0i1
0h1
0g1
0f1
0e1
0y1
0x1
0w1
0v1
0u1
0t1
0s1
0r1
0q1
0p1
0o1
0n1
0m1
0l1
0k1
0j1
0%2
0$2
0#2
0"2
0!2
0~1
0}1
0|1
0{1
0z1
0)2
0(2
0'2
0&2
0I2
zH2
zG2
zF2
zE2
zD2
zC2
zB2
zA2
z@2
z?2
z>2
z=2
z<2
z;2
z:2
z92
z82
z72
z62
z52
z42
z32
z22
z12
z02
z/2
z.2
z-2
z,2
z+2
z*2
0i2
zh2
zg2
zf2
ze2
zd2
zc2
zb2
za2
z`2
z_2
z^2
z]2
z\2
z[2
zZ2
zY2
zX2
zW2
zV2
zU2
zT2
zS2
zR2
zQ2
zP2
zO2
zN2
zM2
zL2
zK2
zJ2
0m2
0l2
0k2
0j2
0/3
z.3
z-3
z,3
z+3
z*3
z)3
z(3
z'3
z&3
z%3
z$3
z#3
z"3
z!3
z~2
z}2
z|2
z{2
zz2
zy2
zx2
zw2
zv2
zu2
zt2
zs2
zr2
zq2
zp2
zo2
zn2
0O3
0N3
0M3
0L3
0K3
0J3
0I3
0H3
0G3
0F3
0E3
0D3
0C3
0B3
0A3
0@3
0?3
0>3
0=3
0<3
0;3
0:3
093
083
073
063
053
043
033
023
013
003
0R3
0Q3
0P3
0T3
0S3
0t3
0s3
0r3
0q3
0p3
0o3
0n3
0m3
0l3
0k3
0j3
0i3
0h3
0g3
0f3
0e3
0d3
0c3
0b3
0a3
0`3
0_3
0^3
0]3
0\3
0[3
0Z3
0Y3
0X3
0W3
0V3
0U3
0v3
0u3
0~3
0}3
0|3
0{3
0z3
0y3
0x3
0w3
0%4
0$4
0#4
0"4
0!4
0/4
0.4
0-4
0,4
0+4
0*4
0)4
0(4
0'4
0&4
064
054
044
034
024
014
004
0:4
094
084
074
0>4
0=4
0<4
0;4
0A4
0@4
0?4
0E4
0D4
0C4
0B4
0I4
0H4
0G4
0F4
0L4
0K4
0J4
0\4
0[4
0Z4
0Y4
0X4
0W4
0V4
0U4
0T4
0S4
0R4
0Q4
0P4
0O4
0N4
0M4
0a4
0`4
0_4
0^4
0]4
0e4
0d4
0c4
0b4
0i4
0h4
0g4
0f4
0m4
0l4
0k4
0j4
0q4
0p4
0o4
0n4
0u4
0t4
0s4
0r4
0y4
0x4
0w4
0v4
0}4
0|4
0{4
0z4
0#5
0"5
0!5
0~4
0'5
0&5
0%5
0$5
0+5
0*5
0)5
0(5
0/5
0.5
0-5
0,5
035
025
015
005
075
065
055
045
0;5
0:5
095
085
0?5
0>5
0=5
0<5
0C5
0B5
0A5
0@5
0G5
0F5
0E5
0D5
$end
#25000
1"
1[%
0I!
1]%
1_%
1`%
1m2
1/3
1.*
1i2
1t3
1b%
1^(
1-'
0-*
0J,
0E,
06,
00,
0y+
0G+
0)+
0&+
0#+
0m*
1q
1\!
1!(
0\(
1"(
0](
0?+
1/+
0?*
05*
00*
1})
1T$
1K$
0>/
0q*
1d+
10+
0@*
06*
01*
1;+
1"$
1b#
0r*
0i,
1o*
0C*
0A*
0Q$
0+$
1$$
1c#
1L#
0)/
1-+
1~*
1p*
1a*
0]*
1#$
1%$
1M#
1t*
1^*
1&$
1u*
1=+
#25001
1"5
1q4
105
1C5
1;5
1)5
1(5
1c1
1\1
1+0
1*0
160
1-0
1,0
1</
1D.
1@(
1=*
1=/
1l
1e
#50000
0"
0[%
1I!
0]%
0_%
0`%
#75000
1"
1[%
0I!
1]%
1_%
1`%
0m2
1l2
1j/
1i/
1h/
1>+
1u3
1T3
1k/
0.*
0t3
1t/
1d/
1s3
1?/
1I*
1{.
0B+
0-+
1q*
1[*
1W*
0U*
1)*
1I$
0$$
1G+
1:+
1}*
1H*
0/*
0^(
1V*
1&*
1!#
0q
1p
19
18
17
1:
1y
1C
1%!
1r*
0V*
0c#
17#
0%$
0\!
1'*
1]!
1>!
1?!
1@!
1s*
11+
0&$
0!(
1\(
1(*
1~#
1z#
0b(
0"(
0=+
1b(
1"(
1](
0J*
1|.
1|)
1?+
0/+
1?*
15*
10*
0})
0T$
0K$
0|)
1>/
0q*
0d+
00+
1@*
16*
11*
0b#
0?+
1/+
0?*
07*
05*
00*
1})
0w)
1K$
0r*
1i,
1A+
1Y*
1C*
1A*
1Q$
1+$
0L#
0a*
0I$
1%$
1d+
10+
0@*
06*
01*
1~)
1}.
0:+
0{)
1*$
1$$
0"$
1!$
1{#
1b#
1\*
0M#
07#
1&$
01+
0i,
0A+
0Y*
0C*
0A*
0Q$
0+$
1L#
1a*
1I$
1!/
0;+
1O*
0#$
0s*
0^*
1=+
0\*
1M#
17#
1^*
11+
#100000
0"
0[%
1I!
0]%
0_%
0`%
#125000
1"
1[%
0I!
1]%
1_%
1`%
1m2
1v3
1t3
1;,
1^(
1q
1s-
0<,
1v"
1\!
1t-
1=,
1d-
1!(
0\(
0>,
1P!
1m-
0b(
0"(
0](
13
1?,
1=-
1l"
1|)
1?+
0/+
1?*
17*
15*
10*
0})
1w)
0K$
0>/
1;+
1q*
0~)
0@,
12-
1>-
07*
05*
00*
1y)
0d+
1@*
16*
11*
0;+
0}.
1:+
1{)
0*$
0$$
1"$
0!$
0{#
0b#
1r*
1Q!
1A,
13-
06*
01*
1G.
1N+
1N*
0,*
0z)
1i,
1A+
1Y*
1C*
1A*
1Q$
1+$
0L#
16#
0a*
0!/
1;+
0O*
1#$
1s*
0R!
1S!
1B,
0i,
1a*
0Y*
0+$
0%$
1L#
1\*
1^#
0M#
1J.
1P*
1T!
1f"
0\*
0&$
1M#
0^*
0L.
1Q*
1Y"
1^*
0=+
#125001
0;5
1:5
0)5
060
150
0-0
0@(
1=(
0=*
#150000
0"
0[%
1I!
0]%
0_%
0`%
#175000
1"
1[%
0I!
1]%
1_%
1`%
0m2
0l2
1k2
0/3
1~3
0>+
1R*
0i2
0t3
0s3
1r3
0^(
0!#
1c-
1P-
0G+
0:+
0"$
0v*
1K*
1J*
1*$
1-*
0q
0p
1o
1M
1+
0\!
0]!
1Q-
0;+
0#$
1)+
1L*
1O*
1H!
0!(
1\(
1b(
1"(
0"(
1](
0|)
17*
15*
10*
0y)
1>/
0q*
16*
11*
0G.
0N+
0N*
1,*
1z)
0r*
1i,
0a*
1Y*
1N*
1+$
0L#
0^#
0J.
0P*
1\*
1P*
0M#
1L.
0Q*
0^*
1Q*
#200000
0"
0[%
1I!
0]%
0_%
0`%
#225000
1"
1[%
0I!
1]%
1_%
1`%
1m2
0k2
1/3
1j0
1.*
1i2
1t3
0r3
1^(
1/*
1.'
0-'
0-*
1q
0o
1\!
1/'
1!(
0\(
1"(
0](
0?+
1/+
0?*
05*
00*
1})
1T$
1K$
0>/
1q*
1d+
0@*
06*
01*
1;+
1"$
1b#
1r*
0i,
0A+
0Y*
0K*
0C*
0A*
0Q$
0+$
0*$
1L#
06#
1a*
0N*
1#$
0\*
0L*
0O*
1M#
0P*
1^*
0Q*
#225001
0"5
1!5
1p4
0c1
1b1
1[1
0l
1k
1d
#250000
0"
0[%
1I!
0]%
0_%
0`%
#275000
1"
1[%
0I!
1]%
1_%
1`%
0m2
1l2
0R*
0k/
0.*
0t3
0t/
1s/
1c/
0d/
1s3
1v*
0J*
0H*
0/*
0.'
0^(
0;,
1r"
1U"
00'
0/'
1!#
0q
1p
0:
0y
0C
1x
1B
1$!
0%!
0Q-
0)+
10'
1/'
0\!
0s-
1<,
0v"
1o-
0d-
1[#
1u"
1t"
11'
1]!
0@!
01'
0!(
1\(
0t-
1d-
0m-
1n-
0b(
0"(
1b(
1"(
1](
1m-
1p-
1|)
1?+
0/+
1?*
15*
10*
0})
0T$
0K$
03
0|)
1>/
0;+
0q*
1q-
0d+
1@*
16*
11*
0"$
0b#
0?+
1/+
0?*
07*
05*
00*
1})
0w)
1K$
0r*
1i,
1A+
1Y*
1C*
1A*
1Q$
1+$
0L#
16#
0a*
0#$
12
1d+
0@*
06*
01*
1~)
1}.
0{)
1*$
1$$
1!$
1{#
1b#
1\*
0M#
0i,
0A+
0Y*
0C*
0A*
0Q$
0+$
1L#
06#
1a*
1%$
1!/
1O*
0s*
0^*
0\*
1M#
1&$
1^*
1=+
#300000
0"
0[%
1I!
0]%
0_%
0`%
#325000
1"
1[%
0I!
1]%
1_%
1`%
1m2
1>+
1t3
1G+
1^(
1q
1\!
1!(
0\(
0b(
0"(
0](
1|)
1?+
0/+
1?*
17*
15*
10*
0})
1w)
0K$
0>/
1;+
1q*
0~)
07*
05*
00*
1y)
0d+
1@*
16*
11*
0;+
0}.
1:+
1{)
0*$
0$$
1"$
0!$
0{#
0b#
1r*
06*
01*
1G.
1N+
1N*
0,*
0z)
1i,
1A+
1Y*
1C*
1A*
1Q$
1+$
0L#
16#
0a*
0!/
1;+
0O*
1#$
1s*
0i,
1a*
0Y*
0+$
0%$
1L#
1\*
1^#
0M#
1J.
1P*
0\*
0&$
1M#
0^*
0L.
1Q*
1^*
0=+
#325001
125
115
0C5
1A5
1@5
0:5
185
1/0
1.0
0*0
1(0
1'0
050
100
1x*
1y*
0D.
1:*
1/(
0=(
10/
#350000
0"
0[%
1I!
0]%
0_%
0`%
#375000
1"
1[%
0I!
1]%
1_%
1`%
0m2
0l2
1k2
0/3
0~3
1}3
0>+
1R*
0i2
0t3
0s3
1r3
0^(
0!#
0c-
0P-
1T*
1w"
0G+
0:+
0"$
0"+
1K*
1J*
1*$
1-*
0q
0p
1o
0M
0+
1L
1*
0\!
0]!
1}+
0;+
0#$
1#+
1L*
1O*
0H!
0!(
1\(
1b(
1"(
1f-
1G!
0"(
1](
0|)
17*
15*
10*
0y)
1>/
0q*
16*
11*
0G.
0N+
0N*
1,*
1z)
0r*
1i,
0a*
1Y*
1N*
1+$
0L#
0^#
0J.
0P*
1\*
1P*
0M#
1L.
0Q*
0^*
1Q*
#400000
0"
0[%
1I!
0]%
0_%
0`%
#425000
1"
1[%
0I!
1]%
1_%
1`%
1m2
0k2
1/3
1q0
1.*
1i2
1t3
0r3
1^(
1/*
1-'
0-*
1q
0o
1\!
1!(
0\(
1"(
0](
0?+
1/+
0?*
05*
00*
1})
1T$
1K$
0>/
1q*
1d+
0@*
06*
01*
1;+
1"$
1b#
1r*
0i,
0A+
0Y*
0K*
0C*
0A*
0Q$
0+$
0*$
1L#
06#
1a*
0N*
1#$
0\*
0L*
0O*
1M#
0P*
1^*
0Q*
#425001
0!5
0q4
0p4
0b1
0\1
0[1
0k
0e
0d
#450000
0"
0[%
1I!
0]%
0_%
0`%
#475000
1"
1[%
0I!
1]%
1_%
1`%
0m2
1l2
1n/
0h/
1l/
1m/
0R*
1f/
0.*
0t3
0s/
1e/
1d/
1s3
0{.
1F.
1K+
1I+
1B+
1-+
0q*
1c*
0)*
0I$
1$$
15/
12/
1j-
1--
1+-
1],
1U,
17,
11,
1`"
1_"
1^"
1]"
1\"
1["
1Z"
1"+
0J*
1b+
1D+
1=+
0u*
1b*
1P*
1E*
1,$
1&$
0L#
0J#
0/*
0^(
0&*
0r"
0U"
1e+
01+
1**
0M#
1!#
0q
1p
1=
07
1;
1<
15
0x
0B
14
1%!
0|.
11+
0r*
0**
1c#
1%$
1^,
1g-
0f-
0#+
0e+
0=+
0\!
0'*
0o-
0=,
0d-
0[#
0u"
0t"
1+*
1]!
0s*
0+*
1u*
1_,
0!(
1\(
0(*
0~#
0z#
1>,
0P!
0m-
0n-
0b(
0"(
1s-
0`,
1v"
1b(
1"(
1](
1J*
0?,
0=-
0l"
0p-
1|)
1?+
0/+
1?*
15*
10*
0})
0T$
0K$
15!
1t-
1a,
1U!
0|)
1>/
0;+
1q*
1@,
02-
0>-
0q-
0d+
1@*
16*
11*
0"$
0b#
0b,
1V!
1t"
0?+
1/+
0?*
07*
05*
00*
1})
0w)
1K$
1r*
0Q!
0A,
03-
1Y*
1C*
1A*
1Q$
1+$
0$$
16#
1)/
0a*
1I$
0#$
1s*
13
02
1c,
1v,
1m"
1d+
0@*
18*
1.$
06*
01*
1~)
1<+
1L*
0{)
1*$
1b#
1R!
0S!
0B,
1\*
0%$
0b*
0d,
1W!
1<-
0Y*
0C*
0A*
0Q$
0+$
1$$
06#
19*
0)/
1a*
0I$
1=+
1O*
0T!
0f"
0^*
1X!
1e,
1*-
0\*
1%$
1b*
0Y"
0Y!
1Z!
1f,
1^*
1[!
1g"
1a"
#500000
0"
0[%
1I!
0]%
0_%
0`%
#525000
1"
1[%
0I!
1]%
1_%
1`%
1m2
1>+
1f*
1<*
1t3
1]#
1G+
1j*
1h*
1y+
1^(
1q
1k+
1\!
1R"
1!(
0\(
1",
0b(
0"(
0](
1#,
1|)
1?+
0/+
1?*
17*
15*
10*
0})
1w)
0K$
0>/
1;+
0q*
0~)
1$,
07*
05*
00*
1y)
0d+
1@*
08*
0.$
16*
11*
0;+
0<+
1:+
0L*
1{)
0*$
1"$
0b#
0r*
1<!
1%,
18*
1.$
06*
01*
1G.
1N+
1N*
1>*
0,*
1a#
1d*
1_*
1Y*
1C*
1A*
13*
1Q$
1+$
0$$
16#
09*
1)/
1<+
1U$
1I$
0=+
1;+
0O*
1#$
19*
0)/
0<+
0Y*
0U$
0I$
0%$
0c#
1\*
1J.
1O+
1F*
1e+
1`*
14*
1=+
0=+
0\*
0u*
0^*
0L.
1^*
#525001
025
015
005
0A5
0@5
085
0(5
0/0
0.0
0+0
0(0
0'0
000
0,0
0x*
0y*
0</
0:*
0/(
00/
0=/
#550000
0"
0[%
1I!
0]%
0_%
0`%
#575000
1"
1[%
0I!
1]%
1_%
1`%
0m2
0l2
1k2
0/3
1~3
0}3
1Q/
1S3
1P+
0>+
0T3
1G*
0i2
0t3
0s3
1r3
0^(
0!#
1c-
0T*
0w"
1f+
0}+
1d+
1a+
0G+
0:+
0"$
0s*
0o*
1n*
1H*
1B*
14#
1-*
0q
0p
1o
1M
1+
0L
0*
1,!
0\!
0]!
0;+
0#$
1y-
1H-
1%-
1},
1K,
1F,
0",
1s+
1W"
1V"
1S"
1O"
1N"
1L"
1K"
1H"
1D*
1\
0G!
1@!
0!(
1\(
1b(
1"(
0#,
1R-
0"(
1](
0|)
17*
15*
10*
0y)
0$,
1S-
0<!
1>/
1q*
08*
0.$
16*
11*
0G.
0N*
0>*
1,*
0a#
0%,
1V-
1=!
1r*
09*
1)/
1`+
0p*
1Y*
1>*
18*
1U$
1I$
1H$
1a#
0J.
0F*
0e+
1W-
1\*
1F*
19*
1.$
1e+
1L.
0^*
#600000
0"
0[%
1I!
0]%
0_%
0`%
#625000
1"
1[%
0I!
1]%
1_%
1`%
1m2
0k2
1/3
1R/
0Q/
1.*
1i2
1t3
0r3
1^(
1X-
1T-
0f+
1/*
1.'
0-'
0-*
1q
0o
1-!
0,!
1\!
00'
0/'
1]
0\
1!(
0\(
11'
1"(
0](
0?+
1/+
0?*
05*
00*
1})
1T$
1K$
0>/
0q*
0@*
06*
01*
1;+
1"$
1b#
0r*
0a+
1o*
0d*
0_*
0Y*
0C*
0A*
03*
0Q$
0+$
1$$
1c#
06#
04#
0)/
0`+
1p*
0>*
08*
0U$
0I$
0H$
0a#
1#$
1u*
0`*
0\*
0D*
0B*
04*
1%$
0F*
09*
0.$
0e+
1^*
#625001
1"5
1c1
1l
#650000
0"
0[%
1I!
0]%
0_%
0`%
#675000
1"
1[%
0I!
1]%
1_%
1`%
0m2
1l2
0j/
0i/
0n/
1U-
0S3
0l/
0m/
1T3
0G*
0<*
0f/
0.*
0t3
0e/
1b/
0c/
0d/
0]#
1s3
0?/
0h*
0I*
0j*
1l-
0_,
05/
13/
02/
1k-
0j-
1\-
1.-
0--
0+-
0],
1W,
0U,
19,
07,
01,
1++
0`"
0_"
0^"
0]"
0\"
0["
0Z"
17/
1_-
1,-
1[,
1R,
13,
1'+
1P-
0n*
0H*
1$,
0y+
0,$
0F.
0b+
0K+
0I+
0D+
1=+
0c*
0b*
0[*
0W*
1U*
1Q*
0P*
1F*
0E*
1L#
1J#
07#
0/*
0.'
0^(
1e+
1E+
19*
12'
01'
10'
1/'
1!#
0q
1p
09
08
0=
0;
0<
05
04
1#!
0$!
0%!
0k+
0S-
1o-
1m-
1Z#
1u"
0U!
0s-
1`,
0v"
07/
18/
03/
0k-
1`-
1/-
0.-
0,-
0^,
1X,
0W,
1:,
09,
03,
1,+
0[,
0g-
0_-
0\-
0R,
0'+
0++
1_,
1|-
0y-
1I-
0H-
1'-
0%-
0},
1L,
0K,
0F,
1",
1u+
0s+
1h+
0W"
0V"
0S"
0O"
0N"
0L"
0K"
0H"
1%,
09*
0e+
0O+
0E+
0Q*
0F*
1M#
01+
0/'
0\!
13'
02'
11'
1]!
0>!
0?!
14!
05!
1H!
0@!
0R"
1n-
0t"
0t-
1U!
08/
1d"
1b"
1Y"
0[!
0l-
1W#
1p"
1n"
1l"
0V!
14-
13-
10-
1T#
0W!
0/-
0_,
1>-
1w,
0v,
1j"
1i"
0X,
1O,
1B,
1Q#
1h"
0e,
0:,
15+
13+
1G#
1f"
0Z!
0`-
0,+
1s-
0`,
1v"
0I-
0'-
0L,
0u+
0R-
0h+
0|-
0!(
1\(
03'
0b(
0"(
0=!
1.!
13!
11!
12!
10!
1/!
15!
0",
1p-
0Z#
1t"
0d"
0b"
0Y"
1[!
1c"
0a"
0o-
0m-
0u"
1o"
0W#
0m"
11-
0*-
0T#
04-
03-
00-
1W!
0s-
1`,
0v"
1?-
0<-
0w,
0>-
1v,
0j"
0i"
1P,
0f,
0Q#
0O,
0B,
0h"
1e,
14+
0G#
0g"
0p"
0n"
0l"
1V!
05+
03+
0f"
1Z!
1t-
1b(
1"(
1](
1|)
1?+
0/+
1?*
15*
10*
0})
0T$
0K$
03
0.!
04!
01!
05!
02!
00!
03!
0/!
1q-
1e"
0c"
1a"
0n-
1q"
0o"
15-
01-
1*-
0t-
0a,
0U!
1@-
0?-
1<-
1g,
0P,
1f,
16+
04+
1m"
1g"
0|)
1>/
0;+
1q*
0d+
1@*
16*
11*
0"$
0b#
13
1;/
0e"
0p-
1b-
0q"
18-
05-
1b,
0V!
0t"
1A-
0@-
1o,
0g,
19+
06+
0?+
1/+
0?*
07*
05*
00*
1})
0w)
1K$
1r*
1i,
1d*
1_*
1C*
1A*
1Q$
1+$
0$$
0L#
16#
1)/
1]*
1I$
0#$
1s*
12
03
0;/
0q-
0b-
08-
0c,
0v,
0m"
0A-
0o,
09+
1d+
0@*
18*
06*
01*
1~)
1<+
1L*
0{)
1*$
1b#
1`*
0%$
0M#
17#
0^*
1,
11
1/
10
1.
1-
1d,
0W!
0<-
0i,
0d*
0_*
0C*
0A*
0Q$
0+$
1$$
1L#
06#
0)/
0]*
0I$
1**
1O*
1b*
0&$
11+
0,
02
01
0/
00
0.
0-
0X!
0e,
0*-
0`*
1%$
1M#
07#
1^*
0=+
1Y!
0Z!
0f,
0b*
1&$
01+
0[!
0g"
1=+
0a"
#675001
1#5
0"5
1d1
0c1
1m
0l
#700000
0"
0[%
1I!
0]%
0_%
0`%
#725000
1"
1[%
0I!
1]%
1_%
1`%
1m2
1>+
0v3
0f*
1t3
1G+
1^(
1q
1\!
1!(
0\(
0b(
0"(
0](
1|)
1?+
0/+
1?*
17*
15*
10*
0})
1w)
0K$
0>/
1;+
0q*
0~)
07*
05*
00*
1y)
0d+
00+
1@*
08*
16*
11*
0;+
0<+
1:+
0L*
1{)
0*$
1"$
0b#
0r*
0**
18*
06*
01*
1G.
1N*
1>*
0,*
1a#
1i,
1C*
1A*
1Q$
1+$
0$$
0L#
1)/
1<+
0-+
0a*
1]*
1;+
0O*
1#$
0)/
0i,
0<+
1-+
1a*
0]*
0+$
0%$
0c#
1L#
0M#
1J.
1P*
0^*
1^*
0&$
1M#
0L.
1Q*
0=+
#750000
0"
0[%
1I!
0]%
0_%
0`%
#775000
1"
1[%
0I!
1]%
1_%
1`%
0m2
0l2
1k2
0/3
0~3
0>+
1R*
0i2
0t3
0s3
1r3
0^(
0!#
0c-
0P-
0G+
0:+
0"$
0S*
1K*
1*$
1-*
0q
0p
1o
0M
0+
0\!
0]!
0;+
0#$
10,
1L*
1O*
0H!
0!(
1\(
1b(
1"(
0"(
1](
0|)
17*
15*
10*
0y)
1>/
1q*
08*
16*
11*
0G.
0N*
0>*
1,*
0a#
1r*
1)/
1i,
0-+
0a*
1]*
1N*
1M*
1+$
1c#
0L#
0J.
0P*
0^*
1P*
0Q*
0M#
1L.
1Q*
#800000
0"
0[%
1I!
0]%
0_%
0`%
#825000
1"
1[%
0I!
1]%
1_%
1`%
1m2
0k2
1/3
1.*
1i2
1t3
0r3
1^(
1/*
1-'
0-*
1q
0o
1\!
1!(
0\(
1"(
0](
0?+
1/+
0?*
05*
00*
1})
1T$
1K$
0>/
0q*
1d+
10+
0@*
06*
01*
1;+
1"$
1b#
0r*
0i,
0K*
0C*
0A*
0Q$
0+$
0*$
1$$
1L#
0)/
1-+
1a*
0]*
0N*
0M*
1#$
0s*
0L*
0O*
1%$
1M#
1^*
0P*
0Q*
1&$
1=+
#825001
0#5
1"5
1q4
0d1
1c1
1\1
1M-
0m
1l
1e
1N-
1U
#850000
0"
0[%
1I!
0]%
0_%
0`%
#875000
1"
1[%
0I!
1]%
1_%
1`%
0m2
1l2
1>+
0R*
0.*
0t3
1d/
1s3
1G+
1:+
1S*
0/*
0^(
1!#
0q
1p
1%!
00,
0\!
1]!
0!(
1\(
0b(
0"(
1b(
1"(
1](
1|)
1?+
0/+
1?*
15*
10*
0})
0T$
0K$
0|)
1>/
1q*
0d+
00+
1@*
16*
11*
0b#
0?+
1/+
0?*
07*
05*
00*
1})
0w)
1K$
1r*
1i,
1C*
1A*
1Q$
1+$
0$$
0L#
1)/
1<+
0-+
0a*
1]*
1s*
1d+
10+
0@*
18*
06*
01*
1~)
0:+
1L*
0{)
1*$
0"$
1b#
0M#
0^*
0i,
0C*
0A*
0Q$
0+$
1$$
1L#
0)/
1-+
1a*
0]*
0%$
1**
0;+
1O*
0#$
1%$
1M#
1^*
0&$
1&$
0=+
1=+
#900000
0"
0[%
1I!
0]%
0_%
0`%
#925000
1"
1[%
0I!
1]%
1_%
1`%
1m2
1t3
1^(
1q
1\!
1!(
0\(
0b(
0"(
0](
1|)
1?+
0/+
1?*
17*
15*
10*
0})
1w)
0K$
0>/
1;+
0q*
0~)
07*
05*
00*
1y)
0d+
00+
1@*
08*
16*
11*
0;+
0<+
1:+
0L*
1{)
0*$
1"$
0b#
0r*
0**
18*
06*
01*
1G.
1N*
1>*
0,*
1a#
1i,
1C*
1A*
1Q$
1+$
0$$
0L#
1)/
1<+
0-+
0a*
1]*
1;+
0O*
1#$
0)/
0i,
0<+
1-+
1a*
0]*
0+$
0%$
0c#
1L#
0M#
1J.
1P*
0^*
1^*
0&$
1M#
0L.
1Q*
0=+
#950000
0"
0[%
1I!
0]%
0_%
0`%
#975000
1"
1[%
0I!
1]%
1_%
1`%
0m2
0l2
1k2
0/3
0>+
1R*
0i2
0t3
0s3
1r3
0^(
0!#
0G+
0:+
0"$
0S*
1K*
1*$
1-*
0q
0p
1o
0\!
0]!
0;+
0#$
10,
1L*
1O*
0!(
1\(
1b(
1"(
0"(
1](
0|)
17*
15*
10*
0y)
1>/
1q*
08*
16*
11*
0G.
0N*
0>*
1,*
0a#
1r*
1)/
1i,
0-+
0a*
1]*
1N*
1M*
1+$
1c#
0L#
0J.
0P*
0^*
1P*
0Q*
0M#
1L.
1Q*
#990000
0"
0[%
1I!
0]%
0_%
0`%
#1015000
1"
1[%
0I!
1]%
1_%
1`%
1m2
0k2
1/3
1.*
1i2
1t3
0r3
1^(
1/*
1.'
0-'
0-*
1q
0o
1\!
1/'
1!(
0\(
1"(
0](
0?+
1/+
0?*
05*
00*
1})
1T$
1K$
0>/
0q*
1d+
10+
0@*
06*
01*
1;+
1"$
1b#
0r*
0i,
0K*
0C*
0A*
0Q$
0+$
0*$
1$$
1L#
0)/
1-+
1a*
0]*
0N*
0M*
1#$
0s*
0L*
0O*
1%$
1M#
1^*
0P*
0Q*
1&$
1=+
#1040000
0"
0[%
1I!
0]%
0_%
0`%
#1065000
1"
1[%
0I!
1]%
1_%
1`%
0m2
1l2
1>+
0R*
0.*
0t3
1c/
0d/
1s3
1G+
1:+
1S*
0/*
0.'
0^(
00'
0/'
1!#
0q
1p
1$!
0%!
00,
10'
1/'
0\!
12'
01'
1]!
02'
11'
0!(
1\(
13'
0b(
0"(
03'
1b(
1"(
1](
1|)
1?+
0/+
1?*
15*
10*
0})
0T$
0K$
0|)
1>/
1q*
0d+
00+
1@*
16*
11*
0b#
0?+
1/+
0?*
07*
05*
00*
1})
0w)
1K$
1r*
1i,
1C*
1A*
1Q$
1+$
0$$
0L#
1)/
1<+
0-+
0a*
1]*
1s*
1d+
10+
0@*
18*
06*
01*
1~)
0:+
1L*
0{)
1*$
0"$
1b#
0M#
0^*
0i,
0C*
0A*
0Q$
0+$
1$$
1L#
0)/
1-+
1a*
0]*
0%$
1**
0;+
1O*
0#$
1%$
1M#
1^*
0&$
1&$
0=+
1=+
#1090000
0"
0[%
1I!
0]%
0_%
0`%
#1115000
1"
1[%
0I!
1]%
1_%
1`%
1m2
1t3
1^(
1q
1\!
1!(
0\(
0b(
0"(
0](
1|)
1?+
0/+
1?*
17*
15*
10*
0})
1w)
0K$
0>/
1;+
0q*
0~)
07*
05*
00*
1y)
0d+
00+
1@*
08*
16*
11*
0;+
0<+
1:+
0L*
1{)
0*$
1"$
0b#
0r*
0**
18*
06*
01*
1G.
1N*
1>*
0,*
1a#
1i,
1C*
1A*
1Q$
1+$
0$$
0L#
1)/
1<+
0-+
0a*
1]*
1;+
0O*
1#$
0)/
0i,
0<+
1-+
1a*
0]*
0+$
0%$
0c#
1L#
0M#
1J.
1P*
0^*
1^*
0&$
1M#
0L.
1Q*
0=+
#1140000
0"
0[%
1I!
0]%
0_%
0`%
#1165000
1"
1[%
0I!
1]%
1_%
1`%
0m2
0l2
1k2
0/3
0>+
1R*
0i2
0t3
0s3
1r3
0^(
0!#
0G+
0:+
0"$
0S*
1K*
1*$
1-*
0q
0p
1o
0\!
0]!
0;+
0#$
10,
1L*
1O*
0!(
1\(
1b(
1"(
0"(
1](
0|)
17*
15*
10*
0y)
1>/
1q*
08*
16*
11*
0G.
0N*
0>*
1,*
0a#
1r*
1)/
1i,
0-+
0a*
1]*
1N*
1M*
1+$
1c#
0L#
0J.
0P*
0^*
1P*
0Q*
0M#
1L.
1Q*
#1190000
0"
0[%
1I!
0]%
0_%
0`%
#1200000
