============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Wed Dec 18 13:27:05 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
GUI-5005 WARNING: Unknown file icon ...
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(90)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(91)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(92)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(104)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(105)
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(90)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(91)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(92)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(104)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(105)
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(90)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(91)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(92)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(105)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(106)
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
