@use $UVMF_PROJECT_DIR/rtl/verilog/verilog_dut.vinfo
@use $UVMF_PROJECT_DIR/tb/parameters/axi4_2x2_fabric_parameters_pkg.vinfo
@use $UVMF_HOME/uvmf_base_pkg/uvmf_base_pkg_hdl.vinfo
hdl_top.sv
