#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002ef376bf250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002ef376fd1d0_0 .net "PC", 31 0, v000002ef376f6520_0;  1 drivers
v000002ef376fc730_0 .var "clk", 0 0;
v000002ef376fc7d0_0 .net "clkout", 0 0, L_000002ef37735ef0;  1 drivers
v000002ef376fc870_0 .net "cycles_consumed", 31 0, v000002ef376fdbd0_0;  1 drivers
v000002ef376fc910_0 .var "rst", 0 0;
S_000002ef376bf570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002ef376bf250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002ef376d1810 .param/l "RType" 0 4 2, C4<000000>;
P_000002ef376d1848 .param/l "add" 0 4 5, C4<100000>;
P_000002ef376d1880 .param/l "addi" 0 4 8, C4<001000>;
P_000002ef376d18b8 .param/l "addu" 0 4 5, C4<100001>;
P_000002ef376d18f0 .param/l "and_" 0 4 5, C4<100100>;
P_000002ef376d1928 .param/l "andi" 0 4 8, C4<001100>;
P_000002ef376d1960 .param/l "beq" 0 4 10, C4<000100>;
P_000002ef376d1998 .param/l "bne" 0 4 10, C4<000101>;
P_000002ef376d19d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002ef376d1a08 .param/l "j" 0 4 12, C4<000010>;
P_000002ef376d1a40 .param/l "jal" 0 4 12, C4<000011>;
P_000002ef376d1a78 .param/l "jr" 0 4 6, C4<001000>;
P_000002ef376d1ab0 .param/l "lw" 0 4 8, C4<100011>;
P_000002ef376d1ae8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002ef376d1b20 .param/l "or_" 0 4 5, C4<100101>;
P_000002ef376d1b58 .param/l "ori" 0 4 8, C4<001101>;
P_000002ef376d1b90 .param/l "sgt" 0 4 6, C4<101011>;
P_000002ef376d1bc8 .param/l "sll" 0 4 6, C4<000000>;
P_000002ef376d1c00 .param/l "slt" 0 4 5, C4<101010>;
P_000002ef376d1c38 .param/l "slti" 0 4 8, C4<101010>;
P_000002ef376d1c70 .param/l "srl" 0 4 6, C4<000010>;
P_000002ef376d1ca8 .param/l "sub" 0 4 5, C4<100010>;
P_000002ef376d1ce0 .param/l "subu" 0 4 5, C4<100011>;
P_000002ef376d1d18 .param/l "sw" 0 4 8, C4<101011>;
P_000002ef376d1d50 .param/l "xor_" 0 4 5, C4<100110>;
P_000002ef376d1d88 .param/l "xori" 0 4 8, C4<001110>;
L_000002ef37736970 .functor NOT 1, v000002ef376fc910_0, C4<0>, C4<0>, C4<0>;
L_000002ef37735fd0 .functor NOT 1, v000002ef376fc910_0, C4<0>, C4<0>, C4<0>;
L_000002ef377365f0 .functor NOT 1, v000002ef376fc910_0, C4<0>, C4<0>, C4<0>;
L_000002ef377369e0 .functor NOT 1, v000002ef376fc910_0, C4<0>, C4<0>, C4<0>;
L_000002ef37735f60 .functor NOT 1, v000002ef376fc910_0, C4<0>, C4<0>, C4<0>;
L_000002ef37736a50 .functor NOT 1, v000002ef376fc910_0, C4<0>, C4<0>, C4<0>;
L_000002ef37736ac0 .functor NOT 1, v000002ef376fc910_0, C4<0>, C4<0>, C4<0>;
L_000002ef377360b0 .functor NOT 1, v000002ef376fc910_0, C4<0>, C4<0>, C4<0>;
L_000002ef37735ef0 .functor OR 1, v000002ef376fc730_0, v000002ef376c8620_0, C4<0>, C4<0>;
L_000002ef37736c80 .functor OR 1, L_000002ef3777fb50, L_000002ef377802d0, C4<0>, C4<0>;
L_000002ef37736cf0 .functor AND 1, L_000002ef3777f3d0, L_000002ef3777f470, C4<1>, C4<1>;
L_000002ef377367b0 .functor NOT 1, v000002ef376fc910_0, C4<0>, C4<0>, C4<0>;
L_000002ef377363c0 .functor OR 1, L_000002ef37780910, L_000002ef3777fd30, C4<0>, C4<0>;
L_000002ef37736660 .functor OR 1, L_000002ef377363c0, L_000002ef3777eed0, C4<0>, C4<0>;
L_000002ef37736820 .functor OR 1, L_000002ef3777fdd0, L_000002ef37791350, C4<0>, C4<0>;
L_000002ef37735e80 .functor AND 1, L_000002ef3777ef70, L_000002ef37736820, C4<1>, C4<1>;
L_000002ef37736200 .functor OR 1, L_000002ef37792a70, L_000002ef37792390, C4<0>, C4<0>;
L_000002ef37736190 .functor AND 1, L_000002ef37791030, L_000002ef37736200, C4<1>, C4<1>;
L_000002ef37736040 .functor NOT 1, L_000002ef37735ef0, C4<0>, C4<0>, C4<0>;
v000002ef376f67a0_0 .net "ALUOp", 3 0, v000002ef376c77c0_0;  1 drivers
v000002ef376f6f20_0 .net "ALUResult", 31 0, v000002ef376f63e0_0;  1 drivers
v000002ef376f6d40_0 .net "ALUSrc", 0 0, v000002ef376c7860_0;  1 drivers
v000002ef376f9750_0 .net "ALUin2", 31 0, L_000002ef377913f0;  1 drivers
v000002ef376f82b0_0 .net "MemReadEn", 0 0, v000002ef376c83a0_0;  1 drivers
v000002ef376f9930_0 .net "MemWriteEn", 0 0, v000002ef376c7e00_0;  1 drivers
v000002ef376f9e30_0 .net "MemtoReg", 0 0, v000002ef376c6f00_0;  1 drivers
v000002ef376f88f0_0 .net "PC", 31 0, v000002ef376f6520_0;  alias, 1 drivers
v000002ef376f9250_0 .net "PCPlus1", 31 0, L_000002ef3777ffb0;  1 drivers
v000002ef376f80d0_0 .net "PCsrc", 0 0, v000002ef376f7560_0;  1 drivers
v000002ef376f8a30_0 .net "RegDst", 0 0, v000002ef376c8440_0;  1 drivers
v000002ef376f99d0_0 .net "RegWriteEn", 0 0, v000002ef376c8580_0;  1 drivers
v000002ef376f8f30_0 .net "WriteRegister", 4 0, L_000002ef37780690;  1 drivers
v000002ef376f96b0_0 .net *"_ivl_0", 0 0, L_000002ef37736970;  1 drivers
L_000002ef37736e20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002ef376f9070_0 .net/2u *"_ivl_10", 4 0, L_000002ef37736e20;  1 drivers
L_000002ef37737210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376f8490_0 .net *"_ivl_101", 15 0, L_000002ef37737210;  1 drivers
v000002ef376f7f90_0 .net *"_ivl_102", 31 0, L_000002ef37780cd0;  1 drivers
L_000002ef37737258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376f87b0_0 .net *"_ivl_105", 25 0, L_000002ef37737258;  1 drivers
L_000002ef377372a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376f8990_0 .net/2u *"_ivl_106", 31 0, L_000002ef377372a0;  1 drivers
v000002ef376f8530_0 .net *"_ivl_108", 0 0, L_000002ef3777f3d0;  1 drivers
L_000002ef377372e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002ef376f8670_0 .net/2u *"_ivl_110", 5 0, L_000002ef377372e8;  1 drivers
v000002ef376f8ad0_0 .net *"_ivl_112", 0 0, L_000002ef3777f470;  1 drivers
v000002ef376f8210_0 .net *"_ivl_115", 0 0, L_000002ef37736cf0;  1 drivers
v000002ef376f92f0_0 .net *"_ivl_116", 47 0, L_000002ef3777fbf0;  1 drivers
L_000002ef37737330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376f9430_0 .net *"_ivl_119", 15 0, L_000002ef37737330;  1 drivers
L_000002ef37736e68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ef376f9390_0 .net/2u *"_ivl_12", 5 0, L_000002ef37736e68;  1 drivers
v000002ef376f9a70_0 .net *"_ivl_120", 47 0, L_000002ef3777f510;  1 drivers
L_000002ef37737378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376f8e90_0 .net *"_ivl_123", 15 0, L_000002ef37737378;  1 drivers
v000002ef376f9bb0_0 .net *"_ivl_125", 0 0, L_000002ef37780050;  1 drivers
v000002ef376f9b10_0 .net *"_ivl_126", 31 0, L_000002ef3777fc90;  1 drivers
v000002ef376f9890_0 .net *"_ivl_128", 47 0, L_000002ef3777f5b0;  1 drivers
v000002ef376f9c50_0 .net *"_ivl_130", 47 0, L_000002ef3777f650;  1 drivers
v000002ef376f8030_0 .net *"_ivl_132", 47 0, L_000002ef37780230;  1 drivers
v000002ef376f94d0_0 .net *"_ivl_134", 47 0, L_000002ef37780370;  1 drivers
v000002ef376f9cf0_0 .net *"_ivl_14", 0 0, L_000002ef376fc9b0;  1 drivers
v000002ef376f8b70_0 .net *"_ivl_140", 0 0, L_000002ef377367b0;  1 drivers
L_000002ef37737408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376f8c10_0 .net/2u *"_ivl_142", 31 0, L_000002ef37737408;  1 drivers
L_000002ef377374e0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002ef376f9570_0 .net/2u *"_ivl_146", 5 0, L_000002ef377374e0;  1 drivers
v000002ef376f9d90_0 .net *"_ivl_148", 0 0, L_000002ef37780910;  1 drivers
L_000002ef37737528 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002ef376f8170_0 .net/2u *"_ivl_150", 5 0, L_000002ef37737528;  1 drivers
v000002ef376f8350_0 .net *"_ivl_152", 0 0, L_000002ef3777fd30;  1 drivers
v000002ef376f8710_0 .net *"_ivl_155", 0 0, L_000002ef377363c0;  1 drivers
L_000002ef37737570 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002ef376f8850_0 .net/2u *"_ivl_156", 5 0, L_000002ef37737570;  1 drivers
v000002ef376f83f0_0 .net *"_ivl_158", 0 0, L_000002ef3777eed0;  1 drivers
L_000002ef37736eb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002ef376f85d0_0 .net/2u *"_ivl_16", 4 0, L_000002ef37736eb0;  1 drivers
v000002ef376f8cb0_0 .net *"_ivl_161", 0 0, L_000002ef37736660;  1 drivers
L_000002ef377375b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376f8d50_0 .net/2u *"_ivl_162", 15 0, L_000002ef377375b8;  1 drivers
v000002ef376f9610_0 .net *"_ivl_164", 31 0, L_000002ef3777f790;  1 drivers
v000002ef376f8df0_0 .net *"_ivl_167", 0 0, L_000002ef37780a50;  1 drivers
v000002ef376f97f0_0 .net *"_ivl_168", 15 0, L_000002ef37780c30;  1 drivers
v000002ef376f8fd0_0 .net *"_ivl_170", 31 0, L_000002ef3777f830;  1 drivers
v000002ef376f9110_0 .net *"_ivl_174", 31 0, L_000002ef3777f970;  1 drivers
L_000002ef37737600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376f91b0_0 .net *"_ivl_177", 25 0, L_000002ef37737600;  1 drivers
L_000002ef37737648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376fa0e0_0 .net/2u *"_ivl_178", 31 0, L_000002ef37737648;  1 drivers
v000002ef376fb080_0 .net *"_ivl_180", 0 0, L_000002ef3777ef70;  1 drivers
L_000002ef37737690 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ef376fa360_0 .net/2u *"_ivl_182", 5 0, L_000002ef37737690;  1 drivers
v000002ef376fa220_0 .net *"_ivl_184", 0 0, L_000002ef3777fdd0;  1 drivers
L_000002ef377376d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002ef376faf40_0 .net/2u *"_ivl_186", 5 0, L_000002ef377376d8;  1 drivers
v000002ef376fb620_0 .net *"_ivl_188", 0 0, L_000002ef37791350;  1 drivers
v000002ef376fafe0_0 .net *"_ivl_19", 4 0, L_000002ef376fcf50;  1 drivers
v000002ef376fb3a0_0 .net *"_ivl_191", 0 0, L_000002ef37736820;  1 drivers
v000002ef376fa9a0_0 .net *"_ivl_193", 0 0, L_000002ef37735e80;  1 drivers
L_000002ef37737720 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ef376fbb20_0 .net/2u *"_ivl_194", 5 0, L_000002ef37737720;  1 drivers
v000002ef376fb440_0 .net *"_ivl_196", 0 0, L_000002ef377929d0;  1 drivers
L_000002ef37737768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002ef376fa720_0 .net/2u *"_ivl_198", 31 0, L_000002ef37737768;  1 drivers
L_000002ef37736dd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ef376fbbc0_0 .net/2u *"_ivl_2", 5 0, L_000002ef37736dd8;  1 drivers
v000002ef376fbc60_0 .net *"_ivl_20", 4 0, L_000002ef376fcff0;  1 drivers
v000002ef376fb9e0_0 .net *"_ivl_200", 31 0, L_000002ef377917b0;  1 drivers
v000002ef376fb4e0_0 .net *"_ivl_204", 31 0, L_000002ef37792bb0;  1 drivers
L_000002ef377377b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376fa5e0_0 .net *"_ivl_207", 25 0, L_000002ef377377b0;  1 drivers
L_000002ef377377f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376faa40_0 .net/2u *"_ivl_208", 31 0, L_000002ef377377f8;  1 drivers
v000002ef376fb580_0 .net *"_ivl_210", 0 0, L_000002ef37791030;  1 drivers
L_000002ef37737840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ef376fad60_0 .net/2u *"_ivl_212", 5 0, L_000002ef37737840;  1 drivers
v000002ef376fb120_0 .net *"_ivl_214", 0 0, L_000002ef37792a70;  1 drivers
L_000002ef37737888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002ef376fba80_0 .net/2u *"_ivl_216", 5 0, L_000002ef37737888;  1 drivers
v000002ef376faea0_0 .net *"_ivl_218", 0 0, L_000002ef37792390;  1 drivers
v000002ef376fb260_0 .net *"_ivl_221", 0 0, L_000002ef37736200;  1 drivers
v000002ef376fae00_0 .net *"_ivl_223", 0 0, L_000002ef37736190;  1 drivers
L_000002ef377378d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ef376fbda0_0 .net/2u *"_ivl_224", 5 0, L_000002ef377378d0;  1 drivers
v000002ef376fa680_0 .net *"_ivl_226", 0 0, L_000002ef37792250;  1 drivers
v000002ef376fb8a0_0 .net *"_ivl_228", 31 0, L_000002ef37791b70;  1 drivers
v000002ef376fb1c0_0 .net *"_ivl_24", 0 0, L_000002ef377365f0;  1 drivers
L_000002ef37736ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002ef376fb6c0_0 .net/2u *"_ivl_26", 4 0, L_000002ef37736ef8;  1 drivers
v000002ef376fa7c0_0 .net *"_ivl_29", 4 0, L_000002ef376fd270;  1 drivers
v000002ef376faae0_0 .net *"_ivl_32", 0 0, L_000002ef377369e0;  1 drivers
L_000002ef37736f40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002ef376fb760_0 .net/2u *"_ivl_34", 4 0, L_000002ef37736f40;  1 drivers
v000002ef376fa2c0_0 .net *"_ivl_37", 4 0, L_000002ef376fd590;  1 drivers
v000002ef376fb300_0 .net *"_ivl_40", 0 0, L_000002ef37735f60;  1 drivers
L_000002ef37736f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376fbe40_0 .net/2u *"_ivl_42", 15 0, L_000002ef37736f88;  1 drivers
v000002ef376fb800_0 .net *"_ivl_45", 15 0, L_000002ef3777f0b0;  1 drivers
v000002ef376fbd00_0 .net *"_ivl_48", 0 0, L_000002ef37736a50;  1 drivers
v000002ef376fa180_0 .net *"_ivl_5", 5 0, L_000002ef376fceb0;  1 drivers
L_000002ef37736fd0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376fb940_0 .net/2u *"_ivl_50", 36 0, L_000002ef37736fd0;  1 drivers
L_000002ef37737018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376f9fa0_0 .net/2u *"_ivl_52", 31 0, L_000002ef37737018;  1 drivers
v000002ef376fa040_0 .net *"_ivl_55", 4 0, L_000002ef3777fab0;  1 drivers
v000002ef376fa400_0 .net *"_ivl_56", 36 0, L_000002ef3777f6f0;  1 drivers
v000002ef376fab80_0 .net *"_ivl_58", 36 0, L_000002ef37780190;  1 drivers
v000002ef376fa4a0_0 .net *"_ivl_62", 0 0, L_000002ef37736ac0;  1 drivers
L_000002ef37737060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ef376fa540_0 .net/2u *"_ivl_64", 5 0, L_000002ef37737060;  1 drivers
v000002ef376fa860_0 .net *"_ivl_67", 5 0, L_000002ef3777f330;  1 drivers
v000002ef376fa900_0 .net *"_ivl_70", 0 0, L_000002ef377360b0;  1 drivers
L_000002ef377370a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376fac20_0 .net/2u *"_ivl_72", 57 0, L_000002ef377370a8;  1 drivers
L_000002ef377370f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376facc0_0 .net/2u *"_ivl_74", 31 0, L_000002ef377370f0;  1 drivers
v000002ef376fccd0_0 .net *"_ivl_77", 25 0, L_000002ef37780af0;  1 drivers
v000002ef376fca50_0 .net *"_ivl_78", 57 0, L_000002ef3777f010;  1 drivers
v000002ef376fd130_0 .net *"_ivl_8", 0 0, L_000002ef37735fd0;  1 drivers
v000002ef376fc190_0 .net *"_ivl_80", 57 0, L_000002ef3777ff10;  1 drivers
L_000002ef37737138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002ef376fdc70_0 .net/2u *"_ivl_84", 31 0, L_000002ef37737138;  1 drivers
L_000002ef37737180 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ef376fd770_0 .net/2u *"_ivl_88", 5 0, L_000002ef37737180;  1 drivers
v000002ef376fd8b0_0 .net *"_ivl_90", 0 0, L_000002ef3777fb50;  1 drivers
L_000002ef377371c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002ef376fd950_0 .net/2u *"_ivl_92", 5 0, L_000002ef377371c8;  1 drivers
v000002ef376fbfb0_0 .net *"_ivl_94", 0 0, L_000002ef377802d0;  1 drivers
v000002ef376fcaf0_0 .net *"_ivl_97", 0 0, L_000002ef37736c80;  1 drivers
v000002ef376fd310_0 .net *"_ivl_98", 47 0, L_000002ef377804b0;  1 drivers
v000002ef376fd9f0_0 .net "adderResult", 31 0, L_000002ef377800f0;  1 drivers
v000002ef376fcb90_0 .net "address", 31 0, L_000002ef3777f1f0;  1 drivers
v000002ef376fcd70_0 .net "clk", 0 0, L_000002ef37735ef0;  alias, 1 drivers
v000002ef376fdbd0_0 .var "cycles_consumed", 31 0;
v000002ef376fda90_0 .net "extImm", 31 0, L_000002ef3777f8d0;  1 drivers
v000002ef376fcc30_0 .net "funct", 5 0, L_000002ef3777fa10;  1 drivers
v000002ef376fd6d0_0 .net "hlt", 0 0, v000002ef376c8620_0;  1 drivers
v000002ef376fc050_0 .net "imm", 15 0, L_000002ef37780410;  1 drivers
v000002ef376fd090_0 .net "immediate", 31 0, L_000002ef37791ad0;  1 drivers
v000002ef376fc690_0 .net "input_clk", 0 0, v000002ef376fc730_0;  1 drivers
v000002ef376fdb30_0 .net "instruction", 31 0, L_000002ef37780550;  1 drivers
v000002ef376fc2d0_0 .net "memoryReadData", 31 0, v000002ef376f6020_0;  1 drivers
v000002ef376fc5f0_0 .net "nextPC", 31 0, L_000002ef377809b0;  1 drivers
v000002ef376fc0f0_0 .net "opcode", 5 0, L_000002ef376fd630;  1 drivers
v000002ef376fd810_0 .net "rd", 4 0, L_000002ef376fd4f0;  1 drivers
v000002ef376fc410_0 .net "readData1", 31 0, L_000002ef37736120;  1 drivers
v000002ef376fc4b0_0 .net "readData1_w", 31 0, L_000002ef377922f0;  1 drivers
v000002ef376fdd10_0 .net "readData2", 31 0, L_000002ef37736350;  1 drivers
v000002ef376fd450_0 .net "rs", 4 0, L_000002ef376fd3b0;  1 drivers
v000002ef376fce10_0 .net "rst", 0 0, v000002ef376fc910_0;  1 drivers
v000002ef376fddb0_0 .net "rt", 4 0, L_000002ef3777fe70;  1 drivers
v000002ef376fde50_0 .net "shamt", 31 0, L_000002ef37780870;  1 drivers
v000002ef376fc230_0 .net "wire_instruction", 31 0, L_000002ef37735e10;  1 drivers
v000002ef376fc370_0 .net "writeData", 31 0, L_000002ef37792070;  1 drivers
v000002ef376fc550_0 .net "zero", 0 0, L_000002ef37791170;  1 drivers
L_000002ef376fceb0 .part L_000002ef37780550, 26, 6;
L_000002ef376fd630 .functor MUXZ 6, L_000002ef376fceb0, L_000002ef37736dd8, L_000002ef37736970, C4<>;
L_000002ef376fc9b0 .cmp/eq 6, L_000002ef376fd630, L_000002ef37736e68;
L_000002ef376fcf50 .part L_000002ef37780550, 11, 5;
L_000002ef376fcff0 .functor MUXZ 5, L_000002ef376fcf50, L_000002ef37736eb0, L_000002ef376fc9b0, C4<>;
L_000002ef376fd4f0 .functor MUXZ 5, L_000002ef376fcff0, L_000002ef37736e20, L_000002ef37735fd0, C4<>;
L_000002ef376fd270 .part L_000002ef37780550, 21, 5;
L_000002ef376fd3b0 .functor MUXZ 5, L_000002ef376fd270, L_000002ef37736ef8, L_000002ef377365f0, C4<>;
L_000002ef376fd590 .part L_000002ef37780550, 16, 5;
L_000002ef3777fe70 .functor MUXZ 5, L_000002ef376fd590, L_000002ef37736f40, L_000002ef377369e0, C4<>;
L_000002ef3777f0b0 .part L_000002ef37780550, 0, 16;
L_000002ef37780410 .functor MUXZ 16, L_000002ef3777f0b0, L_000002ef37736f88, L_000002ef37735f60, C4<>;
L_000002ef3777fab0 .part L_000002ef37780550, 6, 5;
L_000002ef3777f6f0 .concat [ 5 32 0 0], L_000002ef3777fab0, L_000002ef37737018;
L_000002ef37780190 .functor MUXZ 37, L_000002ef3777f6f0, L_000002ef37736fd0, L_000002ef37736a50, C4<>;
L_000002ef37780870 .part L_000002ef37780190, 0, 32;
L_000002ef3777f330 .part L_000002ef37780550, 0, 6;
L_000002ef3777fa10 .functor MUXZ 6, L_000002ef3777f330, L_000002ef37737060, L_000002ef37736ac0, C4<>;
L_000002ef37780af0 .part L_000002ef37780550, 0, 26;
L_000002ef3777f010 .concat [ 26 32 0 0], L_000002ef37780af0, L_000002ef377370f0;
L_000002ef3777ff10 .functor MUXZ 58, L_000002ef3777f010, L_000002ef377370a8, L_000002ef377360b0, C4<>;
L_000002ef3777f1f0 .part L_000002ef3777ff10, 0, 32;
L_000002ef3777ffb0 .arith/sum 32, v000002ef376f6520_0, L_000002ef37737138;
L_000002ef3777fb50 .cmp/eq 6, L_000002ef376fd630, L_000002ef37737180;
L_000002ef377802d0 .cmp/eq 6, L_000002ef376fd630, L_000002ef377371c8;
L_000002ef377804b0 .concat [ 32 16 0 0], L_000002ef3777f1f0, L_000002ef37737210;
L_000002ef37780cd0 .concat [ 6 26 0 0], L_000002ef376fd630, L_000002ef37737258;
L_000002ef3777f3d0 .cmp/eq 32, L_000002ef37780cd0, L_000002ef377372a0;
L_000002ef3777f470 .cmp/eq 6, L_000002ef3777fa10, L_000002ef377372e8;
L_000002ef3777fbf0 .concat [ 32 16 0 0], L_000002ef37736120, L_000002ef37737330;
L_000002ef3777f510 .concat [ 32 16 0 0], v000002ef376f6520_0, L_000002ef37737378;
L_000002ef37780050 .part L_000002ef37780410, 15, 1;
LS_000002ef3777fc90_0_0 .concat [ 1 1 1 1], L_000002ef37780050, L_000002ef37780050, L_000002ef37780050, L_000002ef37780050;
LS_000002ef3777fc90_0_4 .concat [ 1 1 1 1], L_000002ef37780050, L_000002ef37780050, L_000002ef37780050, L_000002ef37780050;
LS_000002ef3777fc90_0_8 .concat [ 1 1 1 1], L_000002ef37780050, L_000002ef37780050, L_000002ef37780050, L_000002ef37780050;
LS_000002ef3777fc90_0_12 .concat [ 1 1 1 1], L_000002ef37780050, L_000002ef37780050, L_000002ef37780050, L_000002ef37780050;
LS_000002ef3777fc90_0_16 .concat [ 1 1 1 1], L_000002ef37780050, L_000002ef37780050, L_000002ef37780050, L_000002ef37780050;
LS_000002ef3777fc90_0_20 .concat [ 1 1 1 1], L_000002ef37780050, L_000002ef37780050, L_000002ef37780050, L_000002ef37780050;
LS_000002ef3777fc90_0_24 .concat [ 1 1 1 1], L_000002ef37780050, L_000002ef37780050, L_000002ef37780050, L_000002ef37780050;
LS_000002ef3777fc90_0_28 .concat [ 1 1 1 1], L_000002ef37780050, L_000002ef37780050, L_000002ef37780050, L_000002ef37780050;
LS_000002ef3777fc90_1_0 .concat [ 4 4 4 4], LS_000002ef3777fc90_0_0, LS_000002ef3777fc90_0_4, LS_000002ef3777fc90_0_8, LS_000002ef3777fc90_0_12;
LS_000002ef3777fc90_1_4 .concat [ 4 4 4 4], LS_000002ef3777fc90_0_16, LS_000002ef3777fc90_0_20, LS_000002ef3777fc90_0_24, LS_000002ef3777fc90_0_28;
L_000002ef3777fc90 .concat [ 16 16 0 0], LS_000002ef3777fc90_1_0, LS_000002ef3777fc90_1_4;
L_000002ef3777f5b0 .concat [ 16 32 0 0], L_000002ef37780410, L_000002ef3777fc90;
L_000002ef3777f650 .arith/sum 48, L_000002ef3777f510, L_000002ef3777f5b0;
L_000002ef37780230 .functor MUXZ 48, L_000002ef3777f650, L_000002ef3777fbf0, L_000002ef37736cf0, C4<>;
L_000002ef37780370 .functor MUXZ 48, L_000002ef37780230, L_000002ef377804b0, L_000002ef37736c80, C4<>;
L_000002ef377800f0 .part L_000002ef37780370, 0, 32;
L_000002ef377809b0 .functor MUXZ 32, L_000002ef3777ffb0, L_000002ef377800f0, v000002ef376f7560_0, C4<>;
L_000002ef37780550 .functor MUXZ 32, L_000002ef37735e10, L_000002ef37737408, L_000002ef377367b0, C4<>;
L_000002ef37780910 .cmp/eq 6, L_000002ef376fd630, L_000002ef377374e0;
L_000002ef3777fd30 .cmp/eq 6, L_000002ef376fd630, L_000002ef37737528;
L_000002ef3777eed0 .cmp/eq 6, L_000002ef376fd630, L_000002ef37737570;
L_000002ef3777f790 .concat [ 16 16 0 0], L_000002ef37780410, L_000002ef377375b8;
L_000002ef37780a50 .part L_000002ef37780410, 15, 1;
LS_000002ef37780c30_0_0 .concat [ 1 1 1 1], L_000002ef37780a50, L_000002ef37780a50, L_000002ef37780a50, L_000002ef37780a50;
LS_000002ef37780c30_0_4 .concat [ 1 1 1 1], L_000002ef37780a50, L_000002ef37780a50, L_000002ef37780a50, L_000002ef37780a50;
LS_000002ef37780c30_0_8 .concat [ 1 1 1 1], L_000002ef37780a50, L_000002ef37780a50, L_000002ef37780a50, L_000002ef37780a50;
LS_000002ef37780c30_0_12 .concat [ 1 1 1 1], L_000002ef37780a50, L_000002ef37780a50, L_000002ef37780a50, L_000002ef37780a50;
L_000002ef37780c30 .concat [ 4 4 4 4], LS_000002ef37780c30_0_0, LS_000002ef37780c30_0_4, LS_000002ef37780c30_0_8, LS_000002ef37780c30_0_12;
L_000002ef3777f830 .concat [ 16 16 0 0], L_000002ef37780410, L_000002ef37780c30;
L_000002ef3777f8d0 .functor MUXZ 32, L_000002ef3777f830, L_000002ef3777f790, L_000002ef37736660, C4<>;
L_000002ef3777f970 .concat [ 6 26 0 0], L_000002ef376fd630, L_000002ef37737600;
L_000002ef3777ef70 .cmp/eq 32, L_000002ef3777f970, L_000002ef37737648;
L_000002ef3777fdd0 .cmp/eq 6, L_000002ef3777fa10, L_000002ef37737690;
L_000002ef37791350 .cmp/eq 6, L_000002ef3777fa10, L_000002ef377376d8;
L_000002ef377929d0 .cmp/eq 6, L_000002ef376fd630, L_000002ef37737720;
L_000002ef377917b0 .functor MUXZ 32, L_000002ef3777f8d0, L_000002ef37737768, L_000002ef377929d0, C4<>;
L_000002ef37791ad0 .functor MUXZ 32, L_000002ef377917b0, L_000002ef37780870, L_000002ef37735e80, C4<>;
L_000002ef37792bb0 .concat [ 6 26 0 0], L_000002ef376fd630, L_000002ef377377b0;
L_000002ef37791030 .cmp/eq 32, L_000002ef37792bb0, L_000002ef377377f8;
L_000002ef37792a70 .cmp/eq 6, L_000002ef3777fa10, L_000002ef37737840;
L_000002ef37792390 .cmp/eq 6, L_000002ef3777fa10, L_000002ef37737888;
L_000002ef37792250 .cmp/eq 6, L_000002ef376fd630, L_000002ef377378d0;
L_000002ef37791b70 .functor MUXZ 32, L_000002ef37736120, v000002ef376f6520_0, L_000002ef37792250, C4<>;
L_000002ef377922f0 .functor MUXZ 32, L_000002ef37791b70, L_000002ef37736350, L_000002ef37736190, C4<>;
S_000002ef376bf700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002ef376bf570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002ef376b4610 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002ef377366d0 .functor NOT 1, v000002ef376c7860_0, C4<0>, C4<0>, C4<0>;
v000002ef376c84e0_0 .net *"_ivl_0", 0 0, L_000002ef377366d0;  1 drivers
v000002ef376c8080_0 .net "in1", 31 0, L_000002ef37736350;  alias, 1 drivers
v000002ef376c72c0_0 .net "in2", 31 0, L_000002ef37791ad0;  alias, 1 drivers
v000002ef376c6aa0_0 .net "out", 31 0, L_000002ef377913f0;  alias, 1 drivers
v000002ef376c8300_0 .net "s", 0 0, v000002ef376c7860_0;  alias, 1 drivers
L_000002ef377913f0 .functor MUXZ 32, L_000002ef37791ad0, L_000002ef37736350, L_000002ef377366d0, C4<>;
S_000002ef376d0b80 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002ef376bf570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002ef37730090 .param/l "RType" 0 4 2, C4<000000>;
P_000002ef377300c8 .param/l "add" 0 4 5, C4<100000>;
P_000002ef37730100 .param/l "addi" 0 4 8, C4<001000>;
P_000002ef37730138 .param/l "addu" 0 4 5, C4<100001>;
P_000002ef37730170 .param/l "and_" 0 4 5, C4<100100>;
P_000002ef377301a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002ef377301e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002ef37730218 .param/l "bne" 0 4 10, C4<000101>;
P_000002ef37730250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002ef37730288 .param/l "j" 0 4 12, C4<000010>;
P_000002ef377302c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002ef377302f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002ef37730330 .param/l "lw" 0 4 8, C4<100011>;
P_000002ef37730368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002ef377303a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002ef377303d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002ef37730410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002ef37730448 .param/l "sll" 0 4 6, C4<000000>;
P_000002ef37730480 .param/l "slt" 0 4 5, C4<101010>;
P_000002ef377304b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002ef377304f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002ef37730528 .param/l "sub" 0 4 5, C4<100010>;
P_000002ef37730560 .param/l "subu" 0 4 5, C4<100011>;
P_000002ef37730598 .param/l "sw" 0 4 8, C4<101011>;
P_000002ef377305d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002ef37730608 .param/l "xori" 0 4 8, C4<001110>;
v000002ef376c77c0_0 .var "ALUOp", 3 0;
v000002ef376c7860_0 .var "ALUSrc", 0 0;
v000002ef376c83a0_0 .var "MemReadEn", 0 0;
v000002ef376c7e00_0 .var "MemWriteEn", 0 0;
v000002ef376c6f00_0 .var "MemtoReg", 0 0;
v000002ef376c8440_0 .var "RegDst", 0 0;
v000002ef376c8580_0 .var "RegWriteEn", 0 0;
v000002ef376c7ea0_0 .net "funct", 5 0, L_000002ef3777fa10;  alias, 1 drivers
v000002ef376c8620_0 .var "hlt", 0 0;
v000002ef376c6780_0 .net "opcode", 5 0, L_000002ef376fd630;  alias, 1 drivers
v000002ef376c68c0_0 .net "rst", 0 0, v000002ef376fc910_0;  alias, 1 drivers
E_000002ef376b4690 .event anyedge, v000002ef376c68c0_0, v000002ef376c6780_0, v000002ef376c7ea0_0;
S_000002ef376d0d10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002ef376bf570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002ef376b4150 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002ef37735e10 .functor BUFZ 32, L_000002ef3777f150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ef376c6960_0 .net "Data_Out", 31 0, L_000002ef37735e10;  alias, 1 drivers
v000002ef376c6c80 .array "InstMem", 0 1023, 31 0;
v000002ef376c6d20_0 .net *"_ivl_0", 31 0, L_000002ef3777f150;  1 drivers
v000002ef376c6dc0_0 .net *"_ivl_3", 9 0, L_000002ef37780b90;  1 drivers
v000002ef376c7680_0 .net *"_ivl_4", 11 0, L_000002ef377805f0;  1 drivers
L_000002ef377373c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ef376c6fa0_0 .net *"_ivl_7", 1 0, L_000002ef377373c0;  1 drivers
v000002ef376c7040_0 .net "addr", 31 0, v000002ef376f6520_0;  alias, 1 drivers
v000002ef376c7360_0 .var/i "i", 31 0;
L_000002ef3777f150 .array/port v000002ef376c6c80, L_000002ef377805f0;
L_000002ef37780b90 .part v000002ef376f6520_0, 0, 10;
L_000002ef377805f0 .concat [ 10 2 0 0], L_000002ef37780b90, L_000002ef377373c0;
S_000002ef37666550 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002ef376bf570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002ef37736120 .functor BUFZ 32, L_000002ef37780730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002ef37736350 .functor BUFZ 32, L_000002ef3777f290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ef376c75e0_0 .net *"_ivl_0", 31 0, L_000002ef37780730;  1 drivers
v000002ef376c7900_0 .net *"_ivl_10", 6 0, L_000002ef377807d0;  1 drivers
L_000002ef37737498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ef376a50a0_0 .net *"_ivl_13", 1 0, L_000002ef37737498;  1 drivers
v000002ef376a5e60_0 .net *"_ivl_2", 6 0, L_000002ef3777ee30;  1 drivers
L_000002ef37737450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ef376f62a0_0 .net *"_ivl_5", 1 0, L_000002ef37737450;  1 drivers
v000002ef376f68e0_0 .net *"_ivl_8", 31 0, L_000002ef3777f290;  1 drivers
v000002ef376f7240_0 .net "clk", 0 0, L_000002ef37735ef0;  alias, 1 drivers
v000002ef376f7b00_0 .var/i "i", 31 0;
v000002ef376f7100_0 .net "readData1", 31 0, L_000002ef37736120;  alias, 1 drivers
v000002ef376f6c00_0 .net "readData2", 31 0, L_000002ef37736350;  alias, 1 drivers
v000002ef376f6ca0_0 .net "readRegister1", 4 0, L_000002ef376fd3b0;  alias, 1 drivers
v000002ef376f6a20_0 .net "readRegister2", 4 0, L_000002ef3777fe70;  alias, 1 drivers
v000002ef376f7060 .array "registers", 31 0, 31 0;
v000002ef376f7600_0 .net "rst", 0 0, v000002ef376fc910_0;  alias, 1 drivers
v000002ef376f7e20_0 .net "we", 0 0, v000002ef376c8580_0;  alias, 1 drivers
v000002ef376f6e80_0 .net "writeData", 31 0, L_000002ef37792070;  alias, 1 drivers
v000002ef376f7880_0 .net "writeRegister", 4 0, L_000002ef37780690;  alias, 1 drivers
E_000002ef376b4190/0 .event negedge, v000002ef376c68c0_0;
E_000002ef376b4190/1 .event posedge, v000002ef376f7240_0;
E_000002ef376b4190 .event/or E_000002ef376b4190/0, E_000002ef376b4190/1;
L_000002ef37780730 .array/port v000002ef376f7060, L_000002ef3777ee30;
L_000002ef3777ee30 .concat [ 5 2 0 0], L_000002ef376fd3b0, L_000002ef37737450;
L_000002ef3777f290 .array/port v000002ef376f7060, L_000002ef377807d0;
L_000002ef377807d0 .concat [ 5 2 0 0], L_000002ef3777fe70, L_000002ef37737498;
S_000002ef376666e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002ef37666550;
 .timescale 0 0;
v000002ef376c7540_0 .var/i "i", 31 0;
S_000002ef375f69c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002ef376bf570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002ef376b5450 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002ef377364a0 .functor NOT 1, v000002ef376c8440_0, C4<0>, C4<0>, C4<0>;
v000002ef376f6200_0 .net *"_ivl_0", 0 0, L_000002ef377364a0;  1 drivers
v000002ef376f6de0_0 .net "in1", 4 0, L_000002ef3777fe70;  alias, 1 drivers
v000002ef376f7920_0 .net "in2", 4 0, L_000002ef376fd4f0;  alias, 1 drivers
v000002ef376f60c0_0 .net "out", 4 0, L_000002ef37780690;  alias, 1 drivers
v000002ef376f65c0_0 .net "s", 0 0, v000002ef376c8440_0;  alias, 1 drivers
L_000002ef37780690 .functor MUXZ 5, L_000002ef376fd4f0, L_000002ef3777fe70, L_000002ef377364a0, C4<>;
S_000002ef375f6b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002ef376bf570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002ef376b4cd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002ef37736270 .functor NOT 1, v000002ef376c6f00_0, C4<0>, C4<0>, C4<0>;
v000002ef376f7ba0_0 .net *"_ivl_0", 0 0, L_000002ef37736270;  1 drivers
v000002ef376f6980_0 .net "in1", 31 0, v000002ef376f63e0_0;  alias, 1 drivers
v000002ef376f6340_0 .net "in2", 31 0, v000002ef376f6020_0;  alias, 1 drivers
v000002ef376f5f80_0 .net "out", 31 0, L_000002ef37792070;  alias, 1 drivers
v000002ef376f76a0_0 .net "s", 0 0, v000002ef376c6f00_0;  alias, 1 drivers
L_000002ef37792070 .functor MUXZ 32, v000002ef376f6020_0, v000002ef376f63e0_0, L_000002ef37736270, C4<>;
S_000002ef37664c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002ef376bf570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002ef37664d90 .param/l "ADD" 0 9 12, C4<0000>;
P_000002ef37664dc8 .param/l "AND" 0 9 12, C4<0010>;
P_000002ef37664e00 .param/l "NOR" 0 9 12, C4<0101>;
P_000002ef37664e38 .param/l "OR" 0 9 12, C4<0011>;
P_000002ef37664e70 .param/l "SGT" 0 9 12, C4<0111>;
P_000002ef37664ea8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002ef37664ee0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002ef37664f18 .param/l "SRL" 0 9 12, C4<1001>;
P_000002ef37664f50 .param/l "SUB" 0 9 12, C4<0001>;
P_000002ef37664f88 .param/l "XOR" 0 9 12, C4<0100>;
P_000002ef37664fc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002ef37664ff8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002ef37737918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ef376f7c40_0 .net/2u *"_ivl_0", 31 0, L_000002ef37737918;  1 drivers
v000002ef376f7ce0_0 .net "opSel", 3 0, v000002ef376c77c0_0;  alias, 1 drivers
v000002ef376f7740_0 .net "operand1", 31 0, L_000002ef377922f0;  alias, 1 drivers
v000002ef376f6840_0 .net "operand2", 31 0, L_000002ef377913f0;  alias, 1 drivers
v000002ef376f63e0_0 .var "result", 31 0;
v000002ef376f6ac0_0 .net "zero", 0 0, L_000002ef37791170;  alias, 1 drivers
E_000002ef376b5610 .event anyedge, v000002ef376c77c0_0, v000002ef376f7740_0, v000002ef376c6aa0_0;
L_000002ef37791170 .cmp/eq 32, v000002ef376f63e0_0, L_000002ef37737918;
S_000002ef3764ed90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002ef376bf570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002ef37731660 .param/l "RType" 0 4 2, C4<000000>;
P_000002ef37731698 .param/l "add" 0 4 5, C4<100000>;
P_000002ef377316d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002ef37731708 .param/l "addu" 0 4 5, C4<100001>;
P_000002ef37731740 .param/l "and_" 0 4 5, C4<100100>;
P_000002ef37731778 .param/l "andi" 0 4 8, C4<001100>;
P_000002ef377317b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002ef377317e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002ef37731820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002ef37731858 .param/l "j" 0 4 12, C4<000010>;
P_000002ef37731890 .param/l "jal" 0 4 12, C4<000011>;
P_000002ef377318c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002ef37731900 .param/l "lw" 0 4 8, C4<100011>;
P_000002ef37731938 .param/l "nor_" 0 4 5, C4<100111>;
P_000002ef37731970 .param/l "or_" 0 4 5, C4<100101>;
P_000002ef377319a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002ef377319e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002ef37731a18 .param/l "sll" 0 4 6, C4<000000>;
P_000002ef37731a50 .param/l "slt" 0 4 5, C4<101010>;
P_000002ef37731a88 .param/l "slti" 0 4 8, C4<101010>;
P_000002ef37731ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000002ef37731af8 .param/l "sub" 0 4 5, C4<100010>;
P_000002ef37731b30 .param/l "subu" 0 4 5, C4<100011>;
P_000002ef37731b68 .param/l "sw" 0 4 8, C4<101011>;
P_000002ef37731ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002ef37731bd8 .param/l "xori" 0 4 8, C4<001110>;
v000002ef376f7560_0 .var "PCsrc", 0 0;
v000002ef376f6fc0_0 .net "funct", 5 0, L_000002ef3777fa10;  alias, 1 drivers
v000002ef376f79c0_0 .net "opcode", 5 0, L_000002ef376fd630;  alias, 1 drivers
v000002ef376f71a0_0 .net "operand1", 31 0, L_000002ef37736120;  alias, 1 drivers
v000002ef376f74c0_0 .net "operand2", 31 0, L_000002ef377913f0;  alias, 1 drivers
v000002ef376f72e0_0 .net "rst", 0 0, v000002ef376fc910_0;  alias, 1 drivers
E_000002ef376b4890/0 .event anyedge, v000002ef376c68c0_0, v000002ef376c6780_0, v000002ef376f7100_0, v000002ef376c6aa0_0;
E_000002ef376b4890/1 .event anyedge, v000002ef376c7ea0_0;
E_000002ef376b4890 .event/or E_000002ef376b4890/0, E_000002ef376b4890/1;
S_000002ef3764ef20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002ef376bf570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002ef376f7380 .array "DataMem", 0 1023, 31 0;
v000002ef376f7420_0 .net "address", 31 0, v000002ef376f63e0_0;  alias, 1 drivers
v000002ef376f77e0_0 .net "clock", 0 0, L_000002ef37736040;  1 drivers
v000002ef376f7a60_0 .net "data", 31 0, L_000002ef37736350;  alias, 1 drivers
v000002ef376f7d80_0 .var/i "i", 31 0;
v000002ef376f6020_0 .var "q", 31 0;
v000002ef376f6160_0 .net "rden", 0 0, v000002ef376c83a0_0;  alias, 1 drivers
v000002ef376f6b60_0 .net "wren", 0 0, v000002ef376c7e00_0;  alias, 1 drivers
E_000002ef376b5510 .event posedge, v000002ef376f77e0_0;
S_000002ef37731c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002ef376bf570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002ef376b51d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002ef376f6480_0 .net "PCin", 31 0, L_000002ef377809b0;  alias, 1 drivers
v000002ef376f6520_0 .var "PCout", 31 0;
v000002ef376f6660_0 .net "clk", 0 0, L_000002ef37735ef0;  alias, 1 drivers
v000002ef376f6700_0 .net "rst", 0 0, v000002ef376fc910_0;  alias, 1 drivers
    .scope S_000002ef3764ed90;
T_0 ;
    %wait E_000002ef376b4890;
    %load/vec4 v000002ef376f72e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ef376f7560_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002ef376f79c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002ef376f71a0_0;
    %load/vec4 v000002ef376f74c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002ef376f79c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002ef376f71a0_0;
    %load/vec4 v000002ef376f74c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002ef376f79c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002ef376f79c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002ef376f79c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002ef376f6fc0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002ef376f7560_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002ef37731c20;
T_1 ;
    %wait E_000002ef376b4190;
    %load/vec4 v000002ef376f6700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002ef376f6520_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002ef376f6480_0;
    %assign/vec4 v000002ef376f6520_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002ef376d0d10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ef376c7360_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002ef376c7360_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002ef376c7360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %load/vec4 v000002ef376c7360_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ef376c7360_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376c6c80, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002ef376d0b80;
T_3 ;
    %wait E_000002ef376b4690;
    %load/vec4 v000002ef376c68c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002ef376c8620_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ef376c7860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ef376c8580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ef376c7e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ef376c6f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ef376c83a0_0, 0;
    %assign/vec4 v000002ef376c8440_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002ef376c8620_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002ef376c77c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002ef376c7860_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ef376c8580_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ef376c7e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ef376c6f00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ef376c83a0_0, 0, 1;
    %store/vec4 v000002ef376c8440_0, 0, 1;
    %load/vec4 v000002ef376c6780_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c8620_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c8440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c8580_0, 0;
    %load/vec4 v000002ef376c7ea0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c7860_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c7860_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c8580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c8440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c7860_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c8580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ef376c8440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c7860_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c8580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c7860_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c8580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c7860_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c8580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c7860_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c8580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c7860_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c83a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c8580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c7860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c6f00_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c7e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ef376c7860_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ef376c77c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002ef37666550;
T_4 ;
    %wait E_000002ef376b4190;
    %fork t_1, S_000002ef376666e0;
    %jmp t_0;
    .scope S_000002ef376666e0;
t_1 ;
    %load/vec4 v000002ef376f7600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ef376c7540_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002ef376c7540_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002ef376c7540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376f7060, 0, 4;
    %load/vec4 v000002ef376c7540_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ef376c7540_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002ef376f7e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002ef376f6e80_0;
    %load/vec4 v000002ef376f7880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376f7060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376f7060, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002ef37666550;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002ef37666550;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ef376f7b00_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002ef376f7b00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002ef376f7b00_0;
    %ix/getv/s 4, v000002ef376f7b00_0;
    %load/vec4a v000002ef376f7060, 4;
    %ix/getv/s 4, v000002ef376f7b00_0;
    %load/vec4a v000002ef376f7060, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002ef376f7b00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ef376f7b00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002ef37664c00;
T_6 ;
    %wait E_000002ef376b5610;
    %load/vec4 v000002ef376f7ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002ef376f63e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002ef376f7740_0;
    %load/vec4 v000002ef376f6840_0;
    %add;
    %assign/vec4 v000002ef376f63e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002ef376f7740_0;
    %load/vec4 v000002ef376f6840_0;
    %sub;
    %assign/vec4 v000002ef376f63e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002ef376f7740_0;
    %load/vec4 v000002ef376f6840_0;
    %and;
    %assign/vec4 v000002ef376f63e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002ef376f7740_0;
    %load/vec4 v000002ef376f6840_0;
    %or;
    %assign/vec4 v000002ef376f63e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002ef376f7740_0;
    %load/vec4 v000002ef376f6840_0;
    %xor;
    %assign/vec4 v000002ef376f63e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002ef376f7740_0;
    %load/vec4 v000002ef376f6840_0;
    %or;
    %inv;
    %assign/vec4 v000002ef376f63e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002ef376f7740_0;
    %load/vec4 v000002ef376f6840_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002ef376f63e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002ef376f6840_0;
    %load/vec4 v000002ef376f7740_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002ef376f63e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002ef376f7740_0;
    %ix/getv 4, v000002ef376f6840_0;
    %shiftl 4;
    %assign/vec4 v000002ef376f63e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002ef376f7740_0;
    %ix/getv 4, v000002ef376f6840_0;
    %shiftr 4;
    %assign/vec4 v000002ef376f63e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002ef3764ef20;
T_7 ;
    %wait E_000002ef376b5510;
    %load/vec4 v000002ef376f6160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002ef376f7420_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002ef376f7380, 4;
    %assign/vec4 v000002ef376f6020_0, 0;
T_7.0 ;
    %load/vec4 v000002ef376f6b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002ef376f7a60_0;
    %ix/getv 3, v000002ef376f7420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376f7380, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002ef3764ef20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ef376f7d80_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002ef376f7d80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002ef376f7d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ef376f7380, 0, 4;
    %load/vec4 v000002ef376f7d80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ef376f7d80_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002ef3764ef20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ef376f7d80_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002ef376f7d80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002ef376f7d80_0;
    %load/vec4a v000002ef376f7380, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002ef376f7d80_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002ef376f7d80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ef376f7d80_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002ef376bf570;
T_10 ;
    %wait E_000002ef376b4190;
    %load/vec4 v000002ef376fce10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ef376fdbd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002ef376fdbd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002ef376fdbd0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002ef376bf250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ef376fc730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ef376fc910_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002ef376bf250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002ef376fc730_0;
    %inv;
    %assign/vec4 v000002ef376fc730_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002ef376bf250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ef376fc910_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ef376fc910_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002ef376fc870_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
