0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.sim/sim_1/impl/timing/xsim/TB_final_time_impl.v,1635674586,verilog,,,,CONV_SIMD_3X3;FIFO;FIFO_0;FSM;MULT_SIMD3X3;MULT_SIMD3X3_2;MULT_SIMD3X3_3;MULT_SIMD3X3_4;MULT_SIMD3X3_5;MULT_SIMD3X3_6;MULT_SIMD3X3_7;MULT_SIMD3X3_8;MULT_SIMD3X3_9;Mem_out;Mem_out_blk_mem_gen_generic_cstr;Mem_out_blk_mem_gen_prim_width;Mem_out_blk_mem_gen_prim_width__parameterized0;Mem_out_blk_mem_gen_prim_width__parameterized1;Mem_out_blk_mem_gen_prim_width__parameterized2;Mem_out_blk_mem_gen_prim_wrapper;Mem_out_blk_mem_gen_prim_wrapper__parameterized0;Mem_out_blk_mem_gen_prim_wrapper__parameterized1;Mem_out_blk_mem_gen_prim_wrapper__parameterized2;Mem_out_blk_mem_gen_top;Mem_out_blk_mem_gen_v8_4_1;Mem_out_blk_mem_gen_v8_4_1_synth;Memory_in;Memory_in_blk_mem_gen_generic_cstr;Memory_in_blk_mem_gen_prim_width;Memory_in_blk_mem_gen_prim_width__parameterized0;Memory_in_blk_mem_gen_prim_wrapper_init;Memory_in_blk_mem_gen_prim_wrapper_init__parameterized0;Memory_in_blk_mem_gen_top;Memory_in_blk_mem_gen_v8_4_1;Memory_in_blk_mem_gen_v8_4_1_synth;Mux20;Mux20_10;Mux20_11;Mux20_12;Mux20_13;Mux20_14;Mux20_15;Mux20_16;Mux20_17;Mux20_18;Mux20_19;Mux20_20;Mux20_21;Mux20_22;Mux20_23;Mux20_24;Mux20_25;Mux20_26;Mux20_27;Mux20_28;Mux20_29;Mux20_30;Mux20_31;Mux20_32;Mux20_33;Mux20_34;Mux20_35;Mux20_36;Mux20_37;Mux20_38;Mux20_39;Mux20_40;Mux20_41;Mux20_42;Mux20_43;Mux20_44;MuxExt;MuxExt_1;glbl;pixel_final_sum;reg_file,,,,,,,,
C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sim_1/new/TB_final.vhd,1635673080,vhdl,,,,tb_final,,,,,,,,
C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/W2F.vhd,1635673950,vhdl,,,,w2f,,,,,,,,
