Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 40381CFF665
	for <lists+qemu-devel@lfdr.de>; Wed, 07 Jan 2026 19:21:19 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vdY8b-00065E-CV; Wed, 07 Jan 2026 13:20:05 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <eric.auger@redhat.com>)
 id 1vdY8T-00064r-HQ
 for qemu-devel@nongnu.org; Wed, 07 Jan 2026 13:19:58 -0500
Received: from us-smtp-delivery-124.mimecast.com ([170.10.133.124])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <eric.auger@redhat.com>)
 id 1vdY8R-0005SH-6f
 for qemu-devel@nongnu.org; Wed, 07 Jan 2026 13:19:57 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
 s=mimecast20190719; t=1767809993;
 h=from:from:reply-to:reply-to:subject:subject:date:date:
 message-id:message-id:to:to:cc:cc:mime-version:mime-version:
 content-type:content-type:
 content-transfer-encoding:content-transfer-encoding:
 in-reply-to:in-reply-to:references:references;
 bh=fg2WR8dBX0ScLKVdoI25zHLaG0FcHwau7AjGKIeWRBI=;
 b=X6C0DLb3Bx6gUcLFl86tyAzYBOlQSEi8H1E2xPB3mzT1rYpZXpZBFVi1xlW0lu9T0MFOAG
 zcYPcZr7ndNw7NnrGtqdmgDLhFYQj2vnIy4rlikbAmVXo94p30i2Ib6xAA0unbsFvhQ1KF
 AejVXD8j4e1p6P5Zy71yoCD45XqN750=
Received: from mail-wr1-f71.google.com (mail-wr1-f71.google.com
 [209.85.221.71]) by relay.mimecast.com with ESMTP with STARTTLS
 (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id
 us-mta-520-REWa-6jnOp-SVrbt7eHnTg-1; Wed, 07 Jan 2026 13:19:51 -0500
X-MC-Unique: REWa-6jnOp-SVrbt7eHnTg-1
X-Mimecast-MFC-AGG-ID: REWa-6jnOp-SVrbt7eHnTg_1767809991
Received: by mail-wr1-f71.google.com with SMTP id
 ffacd0b85a97d-43101a351c7so1914215f8f.2
 for <qemu-devel@nongnu.org>; Wed, 07 Jan 2026 10:19:51 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1767809990; x=1768414790;
 h=content-transfer-encoding:in-reply-to:from:references:cc:to
 :content-language:subject:reply-to:user-agent:mime-version:date
 :message-id:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
 :message-id:reply-to;
 bh=fg2WR8dBX0ScLKVdoI25zHLaG0FcHwau7AjGKIeWRBI=;
 b=SuPYPiWZLS9y/e2KVGd7OxDhw/qUyhWO8t5mQ5ZZhHDJ/I68+lDvej34G2S1XKTerO
 rdTyo4Du8gh5MhcCQDlYcU7r5RHLL6anbKTVLf0uFdwXtvMqAigyW3NDvRgW7tS1uU9n
 cmLUy37/Se+YWxBLsI0L5ZdYjjPnGj2xl7JkQHs/4UK4KV+i5zcOb6XUAdK9OdSaYPFW
 Adr9NXoKyWP+e4mjZmQk7JBIwlIttypNH+Dw4NtmSj65c7zYFU7/x5wf6dAdUla9273w
 GgESnmFp9ZOSnww5vQ7Xv/L08Gn2agLDwWw3YsX2t9wTieZPYa1ZMT+XBrP+1kRSTO4r
 thqA==
X-Forwarded-Encrypted: i=1;
 AJvYcCWKn2P8Hb7DoSlXoUvG/q9Hvsd9Q7dVNUBqLTjbhkGK/F3V7HJnkVYDeOt23pfReM8gZPYBCO2yHf+T@nongnu.org
X-Gm-Message-State: AOJu0Yx1HRGLct07vm8JGLXGlfcfun/1bENx6GDV0hAvBgTLqn/n6KhU
 z3U2LCpr1DWCkFbsZDBKeYzgXWS0EfS1jyjLaHU/RkSzGKbLe1ztSzEEGtCAZmkR6Uo0FkNA+g7
 AcfF3lAyropqdw4l2UfoZv6wfVVypixYLW/SGkWALBmEEgdRASXMIiPXKu2Vweisd
X-Gm-Gg: AY/fxX4kEzLTSo+5y7s/GJvRsZief9pkS7awO6h6DdlfHgqpS/E2BVKp4UaGdyjE7Lq
 FMcrIv3ThD502CU1TaOWSWM+mKZCVThP1Xh2Zybk/kkftMfLqlr0nvXB1BXDRt842VhK7RLmUtc
 UVw9JVKS67qm3tkO13/qVXZe6bCjiNomtXqMNcbbWGHb2ZBF1pFcOZYJb8UZLN2hqGYpKnBnOC4
 1xTFJlft+ub3UTh/yKNBxfRxbGdZOtWtL4myWMNOkhW2dy2jtJT2RYsvsEBmaqO+J3Y+aYxMWjb
 wVo5sZUXnyPaIMFLaI7hSAran0vrOUVRuvC8RPavlX3a7j/eXuklOruZ8zUL5UQ6Zqk/KdzpGWO
 aNTDGlHFNxhEI/WPrH6a28HHLNdIm0+9nAvkZbCMX3JU+z03DlIKgu/q93A==
X-Received: by 2002:a05:6000:1845:b0:430:fb00:108f with SMTP id
 ffacd0b85a97d-432c3790884mr3897166f8f.18.1767809990161; 
 Wed, 07 Jan 2026 10:19:50 -0800 (PST)
X-Google-Smtp-Source: AGHT+IHzqKsoiiBQ+AxPD3xyAhWhD4y0+utYBIMKcPNEBY/RrmR2/r5lJRjGVZkfLl/SuFZm1rqkHA==
X-Received: by 2002:a05:6000:1845:b0:430:fb00:108f with SMTP id
 ffacd0b85a97d-432c3790884mr3897128f8f.18.1767809989670; 
 Wed, 07 Jan 2026 10:19:49 -0800 (PST)
Received: from ?IPV6:2a01:e0a:f0e:9070:527b:9dff:feef:3874?
 ([2a01:e0a:f0e:9070:527b:9dff:feef:3874])
 by smtp.gmail.com with ESMTPSA id
 ffacd0b85a97d-432bd0dabcbsm10961767f8f.7.2026.01.07.10.19.48
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Wed, 07 Jan 2026 10:19:49 -0800 (PST)
Message-ID: <ac45067d-b125-4a10-b132-9d4bc01569b3@redhat.com>
Date: Wed, 7 Jan 2026 19:19:47 +0100
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v4] hw/arm/smmu: add memory regions as property for an
 SMMU instance
Content-Language: en-US
To: Pierrick Bouvier <pierrick.bouvier@linaro.org>,
 Tao Tang <tangtao1634@phytium.com.cn>, qemu-devel@nongnu.org
Cc: richard.henderson@linaro.org, Radoslaw Biernacki <rad@semihalf.com>,
 =?UTF-8?Q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>,
 qemu-arm@nongnu.org, Peter Maydell <peter.maydell@linaro.org>,
 Leif Lindholm <leif.lindholm@oss.qualcomm.com>
References: <20251216235731.1793908-1-pierrick.bouvier@linaro.org>
 <051851b8-24ef-4ffc-a0d8-9894fe50d398@phytium.com.cn>
 <1552ca0d-eb85-475d-84d7-046e92de20bd@linaro.org>
From: Eric Auger <eric.auger@redhat.com>
In-Reply-To: <1552ca0d-eb85-475d-84d7-046e92de20bd@linaro.org>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=170.10.133.124;
 envelope-from=eric.auger@redhat.com; helo=us-smtp-delivery-124.mimecast.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H3=0.001, RCVD_IN_MSPIKE_WL=0.001,
 RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001,
 SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Reply-To: eric.auger@redhat.com
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Hi Pierrick

On 12/18/25 6:51 PM, Pierrick Bouvier wrote:
> On 12/18/25 7:51 AM, Tao Tang wrote:
>> Hi Pierrick,
>>
>> On 2025/12/17 07:57, Pierrick Bouvier wrote:
>>> This will be used to access non-secure and secure memory. Secure
>>> support
>>> and Granule Protection Check (for RME) for SMMU need to access secure
>>> memory.
>>>
>>> As well, it allows to remove usage of global address_space_memory,
>>> allowing different SMMU instances to have a specific view of memory.
>>>
>>> User creatable SMMU are handled as well for virt machine,
>>> by setting the memory properties when device is plugged in.
>>>
>>> Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
>>> ---
>>>    include/hw/arm/smmu-common.h |  4 ++++
>>>    include/hw/arm/virt.h        |  2 ++
>>>    hw/arm/sbsa-ref.c            | 16 ++++++++++++----
>>>    hw/arm/smmu-common.c         | 25 +++++++++++++++++++++++++
>>>    hw/arm/virt.c                | 13 +++++++++++--
>>>    5 files changed, 54 insertions(+), 6 deletions(-)
>>>
>>> diff --git a/include/hw/arm/smmu-common.h
>>> b/include/hw/arm/smmu-common.h
>>> index 80d0fecfde8..d9bade3c803 100644
>>> --- a/include/hw/arm/smmu-common.h
>>> +++ b/include/hw/arm/smmu-common.h
>>> @@ -162,6 +162,10 @@ struct SMMUState {
>>>        uint8_t bus_num;
>>>        PCIBus *primary_bus;
>>>        bool smmu_per_bus; /* SMMU is specific to the primary_bus */
>>> +    MemoryRegion *memory;
>>> +    AddressSpace memory_as;
>>> +    MemoryRegion *secure_memory;
>>> +    AddressSpace secure_memory_as;
>>>    };
>>>       struct SMMUBaseClass {
>>> diff --git a/include/hw/arm/virt.h b/include/hw/arm/virt.h
>>> index c77a33f6df2..d3743810338 100644
>>> --- a/include/hw/arm/virt.h
>>> +++ b/include/hw/arm/virt.h
>>> @@ -180,6 +180,8 @@ struct VirtMachineState {
>>>        bool ns_el2_virt_timer_irq;
>>>        CXLState cxl_devices_state;
>>>        bool legacy_smmuv3_present;
>>> +    MemoryRegion *sysmem;
>>> +    MemoryRegion *secure_sysmem;
>>>    };
>>>       #define VIRT_ECAM_ID(high) (high ? VIRT_HIGH_PCIE_ECAM :
>>> VIRT_PCIE_ECAM)
>>> diff --git a/hw/arm/sbsa-ref.c b/hw/arm/sbsa-ref.c
>>> index 2205500a8da..cc9d4385826 100644
>>> --- a/hw/arm/sbsa-ref.c
>>> +++ b/hw/arm/sbsa-ref.c
>>> @@ -613,7 +613,9 @@ static void create_xhci(const SBSAMachineState
>>> *sms)
>>>        sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0,
>>> qdev_get_gpio_in(sms->gic, irq));
>>>    }
>>>    -static void create_smmu(const SBSAMachineState *sms, PCIBus *bus)
>>> +static void create_smmu(const SBSAMachineState *sms, PCIBus *bus,
>>> +                        MemoryRegion *sysmem,
>>> +                        MemoryRegion *secure_sysmem)
>>>    {
>>>        hwaddr base = sbsa_ref_memmap[SBSA_SMMU].base;
>>>        int irq =  sbsa_ref_irqmap[SBSA_SMMU];
>>> @@ -625,6 +627,10 @@ static void create_smmu(const SBSAMachineState
>>> *sms, PCIBus *bus)
>>>        object_property_set_str(OBJECT(dev), "stage", "nested",
>>> &error_abort);
>>>        object_property_set_link(OBJECT(dev), "primary-bus",
>>> OBJECT(bus),
>>>                                 &error_abort);
>>> +    object_property_set_link(OBJECT(dev), "memory", OBJECT(sysmem),
>>> +                             &error_abort);
>>> +    object_property_set_link(OBJECT(dev), "secure-memory",
>>> OBJECT(secure_sysmem),
>>
>>
>> ......
>>
>>> +                             &error_abort);
>>>        sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
>>>        sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, base);
>>>        for (i = 0; i < NUM_SMMU_IRQS; i++) {
>>> @@ -633,7 +639,9 @@ static void create_smmu(const SBSAMachineState
>>> *sms, PCIBus *bus)
>>>        }
>>>    }
>>>    -static void create_pcie(SBSAMachineState *sms)
>>> +static void create_pcie(SBSAMachineState *sms,
>>> +                        MemoryRegion *sysmem,
>>> +                        MemoryRegion *secure_sysmem)
>>>    {
>>>        hwaddr base_ecam = sbsa_ref_memmap[SBSA_PCIE_ECAM].base;
>>>        hwaddr size_ecam = sbsa_ref_memmap[SBSA_PCIE_ECAM].size;
>>> @@ -689,7 +697,7 @@ static void create_pcie(SBSAMachineState *sms)
>>>           pci_create_simple(pci->bus, -1, "bochs-display");
>>>    -    create_smmu(sms, pci->bus);
>>> +    create_smmu(sms, pci->bus, sysmem, secure_sysmem);
>>>    }
>>>       static void *sbsa_ref_dtb(const struct arm_boot_info *binfo,
>>> int *fdt_size)
>>> @@ -825,7 +833,7 @@ static void sbsa_ref_init(MachineState *machine)
>>>           create_xhci(sms);
>>>    -    create_pcie(sms);
>>> +    create_pcie(sms, sysmem, secure_sysmem);
>>>           create_secure_ec(secure_sysmem);
>>>    diff --git a/hw/arm/smmu-common.c b/hw/arm/smmu-common.c
>>> index 62a76121841..9a67ce857fe 100644
>>> --- a/hw/arm/smmu-common.c
>>> +++ b/hw/arm/smmu-common.c
>>> @@ -944,6 +944,13 @@ static void smmu_base_realize(DeviceState *dev,
>>> Error **errp)
>>>            return;
>>>        }
>>>    +    g_assert(s->memory);
>>> +    address_space_init(&s->memory_as, s->memory, "smmu-memory-view");
>>> +    if (s->secure_memory) {
>>> +        address_space_init(&s->secure_memory_as, s->secure_memory,
>>> +                           "smmu-secure-memory-view");
>>> +    }
>>> +
>>>        /*
>>>         * We only allow default PCIe Root Complex(pcie.0) or
>>> pxb-pcie based extra
>>>         * root complexes to be associated with SMMU.
>>> @@ -1008,10 +1015,28 @@ static void smmu_base_class_init(ObjectClass
>>> *klass, const void *data)
>>>        rc->phases.exit = smmu_base_reset_exit;
>>>    }
>>>    +static void smmu_base_instance_init(Object *obj)
>>> +{
>>> +    SMMUState *s = ARM_SMMU(obj);
>>> +
>>> +    object_property_add_link(obj, "memory",
>>> +                             TYPE_MEMORY_REGION,
>>> +                             (Object **)&s->memory,
>>> +                             qdev_prop_allow_set_link_before_realize,
>>> +                             OBJ_PROP_LINK_STRONG);
>>> +
>>> +    object_property_add_link(obj, "secure-memory",
>>> +                             TYPE_MEMORY_REGION,
>>> +                             (Object **)&s->secure_memory,
>>> +                             qdev_prop_allow_set_link_before_realize,
>>> +                             OBJ_PROP_LINK_STRONG);
>>> +}
>>> +
>>>    static const TypeInfo smmu_base_info = {
>>>        .name          = TYPE_ARM_SMMU,
>>>        .parent        = TYPE_SYS_BUS_DEVICE,
>>>        .instance_size = sizeof(SMMUState),
>>> +    .instance_init = smmu_base_instance_init,
>>>        .class_data    = NULL,
>>>        .class_size    = sizeof(SMMUBaseClass),
>>>        .class_init    = smmu_base_class_init,
>>> diff --git a/hw/arm/virt.c b/hw/arm/virt.c
>>> index 25fb2bab568..603f4b6a1d7 100644
>>> --- a/hw/arm/virt.c
>>> +++ b/hw/arm/virt.c
>>> @@ -1514,8 +1514,7 @@ static void
>>> create_smmuv3_dev_dtb(VirtMachineState *vms,
>>>                               0x0, vms->iommu_phandle, 0x0, 0x10000);
>>>    }
>>>    -static void create_smmu(const VirtMachineState *vms,
>>> -                        PCIBus *bus)
>>> +static void create_smmu(const VirtMachineState *vms, PCIBus *bus)
>>>    {
>>>        VirtMachineClass *vmc = VIRT_MACHINE_GET_CLASS(vms);
>>>        int irq =  vms->irqmap[VIRT_SMMU];
>>> @@ -1535,6 +1534,10 @@ static void create_smmu(const
>>> VirtMachineState *vms,
>>>        }
>>>        object_property_set_link(OBJECT(dev), "primary-bus",
>>> OBJECT(bus),
>>>                                 &error_abort);
>>> +    object_property_set_link(OBJECT(dev), "memory",
>>> OBJECT(vms->sysmem),
>>> +                             &error_abort);
>>> +    object_property_set_link(OBJECT(dev), "secure-memory",
>>> OBJECT(vms->secure_sysmem),
>>> +                             &error_abort);
>>
>>
>> I noticed this line is over 80 characters and the corresponding one in
>> hw/arm/sbsa-ref.c also seems to exceed 80 characters. I’m not fully sure
>> whether QEMU expects us to strictly keep every line under 80 characters,
>> but when I ran scripts/checkpatch.pl I did see two warnings.
>>
>
> Thanks for reporting, it's a warning, not a hard error (90 char).
> From what I understood, I think it's ok to go over a few characters
> for cases like this, to keep code with same layout as lines around. 

yes as long as it is a warning it is OK

Thanks

Eric
>
>>
>> ```
>>
>> WARNING: line over 80 characters
>> #47: FILE: hw/arm/sbsa-ref.c:632:
>> +    object_property_set_link(OBJECT(dev), "secure-memory",
>> OBJECT(secure_sysmem),
>>
>> WARNING: line over 80 characters
>> #148: FILE: hw/arm/virt.c:1539:
>> +    object_property_set_link(OBJECT(dev), "secure-memory",
>> OBJECT(vms->secure_sysmem),
>>
>> total: 0 errors, 2 warnings, 148 lines checked
>>
>> ```
>>
>>
>> Just flagging this in case you’d like to adjust it before the next
>> revision.
>>
>>
>> Besides, I tested the SMMU-related MemoryRegion and AddressSpace
>> instantiation for both user-creatable and machine-wide SMMUv3 devices.
>> As shown in the info mtree output below, everything looks fine on my
>> side.
>>
>>
>> ```
>>
>> (QEMU) info mtree
>> address-space: cpu-secure-memory-0
>> address-space: smmu-secure-memory-view
>>     0000000000000000-ffffffffffffffff (prio 0, i/o): secure-memory
>>       0000000000000000-0000000003ffffff (prio 0, romd): virt.flash0
>>
>> ....
>>
>> address-space: cpu-memory-0
>> address-space: gicv3-its-sysmem
>> address-space: memory
>> address-space: smmu-memory-view
>>     0000000000000000-ffffffffffffffff (prio -1, i/o): system
>>       0000000004000000-0000000007ffffff (prio 0, romd): virt.flash1
>>       0000000008000000-000000000800ffff (prio 0, i/o): gicv3_dist
>>
>> ```
>>
>
> Thanks for testing :)!
>
>>
>>
>> Regards,
>> Tao
>>
>>>        sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
>>>        sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, base);
>>>        for (i = 0; i < NUM_SMMU_IRQS; i++) {
>>> @@ -1609,6 +1612,7 @@ static void create_pcie(VirtMachineState *vms)
>>>        memory_region_init_alias(ecam_alias, OBJECT(dev), "pcie-ecam",
>>>                                 ecam_reg, 0, size_ecam);
>>>        memory_region_add_subregion(get_system_memory(), base_ecam,
>>> ecam_alias);
>>> +    vms->sysmem = get_system_memory();
>>>           /* Map the MMIO window into system address space so as to
>>> expose
>>>         * the section of PCI MMIO space which starts at the same
>>> base address
>>> @@ -2256,6 +2260,7 @@ static void machvirt_init(MachineState *machine)
>>>             * devices go in at higher priority and take precedence.
>>>             */
>>>            secure_sysmem = g_new(MemoryRegion, 1);
>>> +        vms->secure_sysmem = secure_sysmem;
>>>            memory_region_init(secure_sysmem, OBJECT(machine),
>>> "secure-memory",
>>>                               UINT64_MAX);
>>>            memory_region_add_subregion_overlap(secure_sysmem, 0,
>>> sysmem, -1);
>>> @@ -3051,6 +3056,10 @@ static void
>>> virt_machine_device_pre_plug_cb(HotplugHandler *hotplug_dev,
>>>            } else if (vms->iommu == VIRT_IOMMU_NONE) {
>>>                /* The new SMMUv3 device is specific to the PCI bus */
>>>                object_property_set_bool(OBJECT(dev), "smmu_per_bus",
>>> true, NULL);
>>> +            object_property_set_link(OBJECT(dev), "memory",
>>> +                                     OBJECT(vms->sysmem), NULL);
>>> +            object_property_set_link(OBJECT(dev), "secure-memory",
>>> +                                     OBJECT(vms->secure_sysmem),
>>> NULL);
>>>            }
>>>        }
>>>    }
>>
>
> Cheers,
> Pierrick
>


