# Ten_Bit_CPU_with_Pipeline

Verilog code to create 10-bit pipelined CPU for implementing multi-cycle 
architecture and design tradeoffs using Verilog language.
