$date
	Mon Nov  3 20:29:54 2025
$end
$version
	Questa Intel Starter FPGA Edition Version 2024.3
$end
$timescale
	1ps
$end

$scope module tb_LOPD_4bit $end
$var parameter 32 ! SIZE_DATA $end
$var parameter 32 " SIZE_POS $end
$var reg 4 # i_data [3:0] $end
$var reg 2 $ o_pos_one [1:0] $end
$var reg 1 % o_zero_flag $end
$var reg 2 & w_expect_pos [1:0] $end
$var reg 1 ' w_expect_zero $end
$var integer 32 ( test_count $end
$var integer 32 ) test_pass $end

$scope function f_find_LOPD $end
$upscope $end

$scope task Check_Result $end
$upscope $end

$scope module DUT $end
$var wire 1 * i_data [3] $end
$var wire 1 + i_data [2] $end
$var wire 1 , i_data [1] $end
$var wire 1 - i_data [0] $end
$var reg 2 . o_pos_one [1:0] $end
$var reg 1 / o_zero_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 $
1%
bx &
x'
b0 .
1/
b100 !
b10 "
b0 (
b0 )
0-
0,
0+
0*
$end
#1000
b0 &
1'
b1 (
b1 )
b1 #
1-
0/
b10 .
b11 .
b11 $
0%
#2000
b11 &
0'
b10 (
b10 )
b10 #
0-
1,
b10 .
b10 $
#3000
b10 &
b11 (
b11 )
b11 #
1-
#4000
b100 (
b100 )
b100 #
0-
0,
1+
b11 .
b1 .
1/
b1 $
1%
#5000
b1 &
b101 (
b101 #
1-
0/
0%
#6000
b110 (
b101 )
b110 #
0-
1,
#7000
b111 (
b110 )
b111 #
1-
#8000
b1000 (
b111 )
b1000 #
0-
0,
0+
1*
b0 .
1/
1%
b0 $
#9000
b0 &
b1001 (
b1001 #
1-
0/
0%
#10000
b1010 (
b1000 )
b1010 #
0-
1,
#11000
b1011 (
b1001 )
b1011 #
1-
#12000
b1100 (
b1010 )
b1100 #
0-
0,
1+
1/
1%
#13000
b1101 (
b1101 #
1-
0/
0%
#14000
b1110 (
b1011 )
b1110 #
0-
1,
#15000
b1111 (
b1100 )
b1111 #
1-
#16000
b10000 (
b1101 )
b1001 #
0,
0+
#17000
b10001 (
b1110 )
b1010 #
0-
1,
#18000
b10010 (
b1111 )
b1110 #
1+
#19000
b10011 (
b10000 )
b1010 #
0+
#20000
b10100 (
b10001 )
b1110 #
1+
#21000
b10101 (
b10010 )
b10 #
0+
0*
b10 .
b10 $
#22000
b10 &
b10110 (
b10011 )
b1011 #
1-
1*
b0 .
b0 $
#23000
b0 &
b10111 (
b10100 )
b1001 #
0,
#24000
b11000 (
b10101 )
b1100 #
0-
1+
1/
1%
#25000
b11001 (
b111 #
1-
1,
0*
b1 .
0/
0%
b1 $
#26000
b1 &
b11010 (
b10110 )
