// Seed: 3052090571
module module_0;
  assign id_1 = id_1;
  id_2(
      .id_0(id_1), .id_1(1)
  );
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input wand id_2,
    output logic id_3,
    input tri0 id_4,
    output wand id_5,
    input tri0 id_6,
    input tri0 id_7
    , id_11,
    output supply1 id_8,
    output tri1 id_9
);
  string id_12, id_13, id_14, id_15;
  always @(negedge id_13 or "") id_3 = #1'b0 - id_7;
  module_0();
endmodule
