
*** Running vivado
    with args -log fractional_interpolator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fractional_interpolator.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fractional_interpolator.tcl -notrace
Command: synth_design -top fractional_interpolator -part xc7k160tfbg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 446.840 ; gain = 97.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fractional_interpolator' [c:/Users/Yurii/Desktop/SDR/FPGA 3.10/Kintex_FPGA_vivado/Kintex_FPGA_vivado.srcs/sources_1/ip/fractional_interpolator/synth/fractional_interpolator.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fractional_interpolator - type: string 
	Parameter C_COEF_FILE bound to: fractional_interpolator.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 28 - type: integer 
	Parameter C_FILTER_TYPE bound to: 2 - type: integer 
	Parameter C_INTERP_RATE bound to: 28 - type: integer 
	Parameter C_DECIM_RATE bound to: 25 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 21 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 1 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 1 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 22 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 22 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 1 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 10 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 8 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 7 - type: integer 
	Parameter C_HAS_ARESETn bound to: 3 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/Users/Yurii/Desktop/SDR/FPGA 3.10/Kintex_FPGA_vivado/Kintex_FPGA_vivado.srcs/sources_1/ip/fractional_interpolator/hdl/fir_compiler_v7_2_vh_rfs.vhd:61141' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/Users/Yurii/Desktop/SDR/FPGA 3.10/Kintex_FPGA_vivado/Kintex_FPGA_vivado.srcs/sources_1/ip/fractional_interpolator/synth/fractional_interpolator.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'fractional_interpolator' (12#1) [c:/Users/Yurii/Desktop/SDR/FPGA 3.10/Kintex_FPGA_vivado/Kintex_FPGA_vivado.srcs/sources_1/ip/fractional_interpolator/synth/fractional_interpolator.vhd:72]
WARNING: [Synth 8-3331] design delay__parameterized3 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized3 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design delay__parameterized5 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized5 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design calc has unconnected port PRE_ADDSUB
WARNING: [Synth 8-3331] design calc has unconnected port PRE_ADD_BYPASS
WARNING: [Synth 8-3331] design calc has unconnected port CED
WARNING: [Synth 8-3331] design delay__parameterized4 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized4 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized4 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized4 has unconnected port CLK
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][52]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][51]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][50]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][49]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][48]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port P_EN
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[9]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[8]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[7]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[6]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[5]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[4]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[3]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[2]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[1]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[0]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[21]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[20]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[19]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[18]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[17]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[16]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[15]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[14]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[13]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[12]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[11]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[10]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[9]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[8]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[7]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[6]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[5]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[4]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[3]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[2]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[1]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port CIN[0]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][52]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][51]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][50]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][49]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][48]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][47]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][46]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][45]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][44]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][43]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][42]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][41]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][40]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][39]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][38]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][37]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][36]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][35]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][34]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][33]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][32]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][31]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][30]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][29]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][28]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][27]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][26]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][25]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][24]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][23]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][22]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][21]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][20]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][19]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][18]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][17]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][16]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][15]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][14]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][13]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][12]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][11]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][10]
WARNING: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 548.867 ; gain = 199.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 548.867 ; gain = 199.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 548.867 ; gain = 199.527
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Yurii/Desktop/SDR/FPGA 3.10/Kintex_FPGA_vivado/Kintex_FPGA_vivado.srcs/sources_1/ip/fractional_interpolator/fractional_interpolator_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Yurii/Desktop/SDR/FPGA 3.10/Kintex_FPGA_vivado/Kintex_FPGA_vivado.srcs/sources_1/ip/fractional_interpolator/fractional_interpolator_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/Yurii/Desktop/SDR/FPGA 3.10/Kintex_FPGA_vivado/Kintex_FPGA_vivado.srcs/sources_1/ip/fractional_interpolator/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Yurii/Desktop/SDR/FPGA 3.10/Kintex_FPGA_vivado/Kintex_FPGA_vivado.srcs/sources_1/ip/fractional_interpolator/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Yurii/Desktop/SDR/FPGA 3.10/Kintex_FPGA_vivado/Kintex_FPGA_vivado.runs/fractional_interpolator_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Yurii/Desktop/SDR/FPGA 3.10/Kintex_FPGA_vivado/Kintex_FPGA_vivado.runs/fractional_interpolator_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 792.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 792.742 ; gain = 443.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 792.742 ; gain = 443.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/Yurii/Desktop/SDR/FPGA 3.10/Kintex_FPGA_vivado/Kintex_FPGA_vivado.runs/fractional_interpolator_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 792.742 ; gain = 443.402
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 792.742 ; gain = 443.402
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.i_cntrl_buff_sclr' (delay__parameterized2) to 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.i_cntrl_sym_buff_sclr'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_events_if.event_s_data_tlast_missing_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
INFO: [Synth 8-3332] Sequential element (rd_avail_2_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (rd_valid_2_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (full_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (not_full_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (afull_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_polyphase_interpolation.i_polyphase_interpolation/g_events_if.event_s_data_tlast_missing_reg) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.sclr_cntrl_algn_reg[0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 792.742 ; gain = 443.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 892.746 ; gain = 543.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 912.793 ; gain = 563.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.base_en_cntrl_reg' (FDRE) to 'U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.base_en_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 913.949 ; gain = 564.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 913.949 ; gain = 564.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 913.949 ; gain = 564.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 913.949 ; gain = 564.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 913.949 ; gain = 564.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 913.949 ; gain = 564.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 913.949 ; gain = 564.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT1    |     5|
|3     |LUT2    |    16|
|4     |LUT3    |    11|
|5     |LUT4    |    10|
|6     |LUT5    |    21|
|7     |LUT6    |    18|
|8     |SRL16E  |    34|
|9     |FDRE    |   108|
|10    |FDSE    |    20|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 913.949 ; gain = 564.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 913.949 ; gain = 320.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 913.949 ; gain = 564.609
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 913.949 ; gain = 576.082
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yurii/Desktop/SDR/FPGA 3.10/Kintex_FPGA_vivado/Kintex_FPGA_vivado.runs/fractional_interpolator_synth_1/fractional_interpolator.dcp' has been generated.
