pr_debug	,	F_3
enable_reg	,	V_28
to_clk_hw_omap	,	F_11
clkdm_control	,	V_37
prcm_mod	,	V_19
enable_bit	,	V_32
CM_ICLKEN	,	V_31
clkdm	,	V_40
hw	,	V_25
INVERT_ENABLE	,	V_44
omap2_dflt_clk_enable	,	F_10
clkdm_clk_enable	,	V_41
clk_omap_reg	,	V_3
reg	,	V_4
u32	,	T_1
companion_reg	,	V_13
find_idlest	,	V_23
omap2_dflt_clk_is_enabled	,	F_14
ret	,	V_36
clk	,	V_2
offset	,	V_29
cm_idlest_val	,	V_33
omap2_dflt_clk_disable	,	F_13
WARN	,	F_12
ops	,	V_21
cm_split_idlest_reg	,	V_24
_omap2_module_wait_ready	,	F_5
__func__	,	V_42
"omap clock: module associated with clock %s ready after %d loops\n"	,	L_1
name	,	V_7
pr_err	,	F_4
clk_hw_get_name	,	F_6
clk_hw_omap	,	V_1
CM_FCLKEN	,	V_30
cm_wait_module_ready	,	V_26
flags	,	V_38
clkdm_clk_disable	,	V_46
_wait_idlest_generic	,	F_1
idlest	,	V_6
other_bit	,	V_15
find_companion	,	V_22
ena	,	V_9
s16	,	T_3
omap2_clk_dflt_find_idlest	,	F_8
mask	,	V_5
clk_hw	,	V_34
clkdm_name	,	V_43
ti_clk_get_features	,	F_9
u8	,	T_2
TI_CLK_DISABLE_CLKDM_CONTROL	,	V_39
"omap clock: module associated with clock %s didn't enable in %d tries\n"	,	L_2
idlest_reg_id	,	V_18
i	,	V_8
MAX_MODULE_ENABLE_WAIT	,	V_10
idlest_val	,	V_17
other_reg	,	V_27
BIT	,	F_15
ti_clk_ll_ops	,	V_11
idlest_reg	,	V_14
clk_writel	,	V_45
r	,	V_20
omap2_clk_dflt_find_companion	,	F_7
v	,	V_35
idlest_bit	,	V_16
udelay	,	F_2
clk_readl	,	V_12
"%s: could not enable %s's clockdomain %s: %d\n"	,	L_3
