<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_fu_356_p2" SOURCE="MultiSineMaster.cpp:50" VARIABLE="or_ln50" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_48_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="i_fu_362_p3" SOURCE="MultiSineMaster.cpp:48" VARIABLE="i" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_48_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sineIdx_fu_370_p3" SOURCE="MultiSineMaster.cpp:48" VARIABLE="sineIdx" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_48_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_2_fu_378_p3" SOURCE="MultiSineMaster.cpp:48" VARIABLE="select_ln48_2" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_48_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_2_fu_295_p2" SOURCE="MultiSineMaster.cpp:48" VARIABLE="add_ln48_2" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_48_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_488_p2" SOURCE="MultiSineMaster.cpp:53" VARIABLE="add_ln53_1" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_48_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_395_p3" SOURCE="MultiSineMaster.cpp:50" VARIABLE="select_ln50" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_48_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sineIdx_2_fu_403_p2" SOURCE="MultiSineMaster.cpp:56" VARIABLE="sineIdx_2" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_48_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_409_p2" SOURCE="MultiSineMaster.cpp:51" VARIABLE="icmp_ln51" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_48_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_415_p2" SOURCE="MultiSineMaster.cpp:48" VARIABLE="add_ln48" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_48_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_421_p2" SOURCE="MultiSineMaster.cpp:48" VARIABLE="add_ln48_1" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_48_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_427_p2" SOURCE="MultiSineMaster.cpp:53" VARIABLE="add_ln53" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_48_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_304_p2" SOURCE="MultiSineMaster.cpp:48" VARIABLE="icmp_ln48" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_48_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="accumulators_U" SOURCE="" VARIABLE="accumulators" MODULE="MultiSineMaster" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="32 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sine_lut_U" SOURCE="" VARIABLE="sine_lut" MODULE="MultiSineMaster" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="24 4096 1"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="MultiSineMaster" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="MultiSineMaster" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="4" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem" MODULE="MultiSineMaster" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
