
*** Running vivado
    with args -log DebUART_blk_mem_gen_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DebUART_blk_mem_gen_0_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source DebUART_blk_mem_gen_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 294.398 ; gain = 84.461
INFO: [Synth 8-638] synthesizing module 'DebUART_blk_mem_gen_0_1' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_blk_mem_gen_0_1/synth/DebUART_blk_mem_gen_0_1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'DebUART_blk_mem_gen_0_1' (9#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_blk_mem_gen_0_1/synth/DebUART_blk_mem_gen_0_1.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 502.734 ; gain = 292.797
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 502.734 ; gain = 292.797
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 736.191 ; gain = 0.949
Finished Constraint Validation : Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 736.191 ; gain = 526.254
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 736.191 ; gain = 526.254
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 736.191 ; gain = 526.254
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:35 . Memory (MB): peak = 736.191 ; gain = 526.254
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:36 . Memory (MB): peak = 736.191 ; gain = 526.254
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 736.191 ; gain = 526.254
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 736.191 ; gain = 526.254
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 736.191 ; gain = 526.254
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 736.191 ; gain = 526.254
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 736.191 ; gain = 526.254
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 736.191 ; gain = 526.254
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 736.191 ; gain = 526.254
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 736.191 ; gain = 526.254
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 736.191 ; gain = 526.254

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |    28|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 736.191 ; gain = 526.254
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 736.191 ; gain = 521.047
