Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /merledu1/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d25fce0b283a4d23a00f0806838dc56c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topp_tb_behav xil_defaultlib.topp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_module
Compiling module xil_defaultlib.SwapNibbles(WIDTH=256)
Compiling module xil_defaultlib.Theta
Compiling module xil_defaultlib.Rho
Compiling module xil_defaultlib.Pi
Compiling module xil_defaultlib.Chi
Compiling module xil_defaultlib.Iota
Compiling module xil_defaultlib.Rnd
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.pad10_1(x=1088,m=276)
Compiling module xil_defaultlib.sponge(msg_len=276,d_len=1024,ca...
Compiling module xil_defaultlib.pad10_1(x=1344,m=276)
Compiling module xil_defaultlib.sponge(msg_len=276,d_len=6501)
Compiling module xil_defaultlib.CoefFromThreeBytes
Compiling module xil_defaultlib.RejNttPoly
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.pad10_1(x=1088,m=532)
Compiling module xil_defaultlib.sponge(msg_len=532,d_len=4096,ca...
Compiling module xil_defaultlib.CoefFromHalfByte
Compiling module xil_defaultlib.RejBoundedPoly
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_INV
Compiling module xil_defaultlib.Power2round(T_WIDTH=64)
Compiling module xil_defaultlib.SimpleBitPack(W_WIDTH=10)
Compiling module xil_defaultlib.PkEncode
Compiling module xil_defaultlib.pad10_1(x=1088,m=20740)
Compiling module xil_defaultlib.sponge(msg_len=20740,d_len=512,c...
Compiling module xil_defaultlib.BitPack_new_default
Compiling module xil_defaultlib.BitPack_new(a=4095,b=4096,b_len=...
Compiling module xil_defaultlib.skEncode
Compiling module xil_defaultlib.key_internal
Compiling module xil_defaultlib.KeyGen
Compiling module xil_defaultlib.topp
Compiling module xil_defaultlib.topp_tb
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.Dilithium_pkg
Compiling package xil_defaultlib.$unit_Bitpack_new_sv
Built simulation snapshot topp_tb_behav
