Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Oct 11 04:22:18 2024
| Host         : Curtis-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   43          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (19)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.683        0.000                      0                  932        0.103        0.000                      0                  932        4.500        0.000                       0                   344  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.683        0.000                      0                  932        0.103        0.000                      0                  932        4.500        0.000                       0                   344  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/branch_enable/nzp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 3.770ns (40.568%)  route 5.523ns (59.432%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.607     5.115    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=55, routed)          1.062     6.633    slc3/cpu/cpu_control/state[2]
    SLICE_X63Y71         LUT5 (Prop_lut5_I3_O)        0.152     6.785 r  slc3/cpu/cpu_control/addrsum_carry_i_24/O
                         net (fo=3, routed)           0.585     7.369    slc3/cpu/ir_reg/sr1mux_select
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.320     7.689 r  slc3/cpu/ir_reg/addrsum_carry_i_26/O
                         net (fo=32, routed)          0.898     8.587    slc3/cpu/reg_file/sr1[1]
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.326     8.913 r  slc3/cpu/reg_file/addrsum_carry_i_21/O
                         net (fo=1, routed)           0.000     8.913    slc3/cpu/reg_file/addrsum_carry_i_21_n_0
    SLICE_X64Y64         MUXF7 (Prop_muxf7_I1_O)      0.214     9.127 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=5, routed)           0.699     9.826    slc3/cpu/ir_reg/sr1_out[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.297    10.123 r  slc3/cpu/ir_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.123    slc3/cpu/alu_unit/S[1]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.673 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.673    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.787    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.901    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.214 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__2/O[3]
                         net (fo=2, routed)           0.304    11.518    slc3/cpu/cpu_control/alu_out01_in[15]
    SLICE_X63Y71         LUT6 (Prop_lut6_I5_O)        0.306    11.824 r  slc3/cpu/cpu_control/reg_file[0][15]_i_9/O
                         net (fo=1, routed)           0.331    12.155    slc3/cpu/cpu_control/reg_file[0][15]_i_9_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.279 r  slc3/cpu/cpu_control/reg_file[0][15]_i_2/O
                         net (fo=14, routed)          1.030    13.309    slc3/cpu/cpu_control/data_bus[0]
    SLICE_X58Y69         LUT4 (Prop_lut4_I2_O)        0.152    13.461 r  slc3/cpu/cpu_control/nzp[0]_i_3/O
                         net (fo=1, routed)           0.615    14.076    slc3/cpu/branch_enable/nzp_reg[0]_2
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.332    14.408 r  slc3/cpu/branch_enable/nzp[0]_i_1/O
                         net (fo=1, routed)           0.000    14.408    slc3/cpu/branch_enable/nzp[0]_i_1_n_0
    SLICE_X58Y69         FDRE                                         r  slc3/cpu/branch_enable/nzp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.497    14.826    slc3/cpu/branch_enable/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  slc3/cpu/branch_enable/nzp_reg[0]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X58Y69         FDRE (Setup_fdre_C_D)        0.029    15.090    slc3/cpu/branch_enable/nzp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/branch_enable/nzp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 3.319ns (36.511%)  route 5.772ns (63.489%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.607     5.115    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=55, routed)          1.062     6.633    slc3/cpu/cpu_control/state[2]
    SLICE_X63Y71         LUT5 (Prop_lut5_I3_O)        0.152     6.785 r  slc3/cpu/cpu_control/addrsum_carry_i_24/O
                         net (fo=3, routed)           0.585     7.369    slc3/cpu/ir_reg/sr1mux_select
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.320     7.689 r  slc3/cpu/ir_reg/addrsum_carry_i_26/O
                         net (fo=32, routed)          0.794     8.484    slc3/cpu/reg_file/sr1[1]
    SLICE_X61Y66         LUT6 (Prop_lut6_I3_O)        0.326     8.810 r  slc3/cpu/reg_file/addrsum_carry__0_i_18/O
                         net (fo=1, routed)           0.000     8.810    slc3/cpu/reg_file/addrsum_carry__0_i_18_n_0
    SLICE_X61Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     9.027 r  slc3/cpu/reg_file/addrsum_carry__0_i_10/O
                         net (fo=3, routed)           0.627     9.654    slc3/cpu/reg_file/sr1_out[6]
    SLICE_X60Y68         LUT3 (Prop_lut3_I0_O)        0.299     9.953 r  slc3/cpu/reg_file/addrsum_carry__0_i_2/O
                         net (fo=2, routed)           0.555    10.508    slc3/cpu/cpu_control/DI[0]
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.124    10.632 r  slc3/cpu/cpu_control/addrsum_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.632    slc3/cpu/cpu_control_n_69
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.030 r  slc3/cpu/addrsum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    slc3/cpu/addrsum_carry__0_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  slc3/cpu/addrsum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.144    slc3/cpu/addrsum_carry__1_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.383 f  slc3/cpu/addrsum_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.935    slc3/cpu/cpu_control/data0[14]
    SLICE_X60Y71         LUT6 (Prop_lut6_I1_O)        0.302    12.237 f  slc3/cpu/cpu_control/nzp[1]_i_9/O
                         net (fo=1, routed)           0.566    12.803    slc3/cpu/cpu_control/nzp[1]_i_9_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.927 r  slc3/cpu/cpu_control/nzp[1]_i_6/O
                         net (fo=1, routed)           0.586    13.513    slc3/cpu/cpu_control/nzp[1]_i_6_n_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.637 r  slc3/cpu/cpu_control/nzp[1]_i_3/O
                         net (fo=1, routed)           0.444    14.081    slc3/cpu/branch_enable/nzp_reg[1]_1
    SLICE_X58Y68         LUT6 (Prop_lut6_I1_O)        0.124    14.205 r  slc3/cpu/branch_enable/nzp[1]_i_1/O
                         net (fo=1, routed)           0.000    14.205    slc3/cpu/branch_enable/nzp[1]_i_1_n_0
    SLICE_X58Y68         FDRE                                         r  slc3/cpu/branch_enable/nzp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.498    14.827    slc3/cpu/branch_enable/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  slc3/cpu/branch_enable/nzp_reg[1]/C
                         clock pessimism              0.271    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X58Y68         FDRE (Setup_fdre_C_D)        0.029    15.091    slc3/cpu/branch_enable/nzp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 3.208ns (39.254%)  route 4.965ns (60.746%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.607     5.115    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=55, routed)          1.062     6.633    slc3/cpu/cpu_control/state[2]
    SLICE_X63Y71         LUT5 (Prop_lut5_I3_O)        0.152     6.785 r  slc3/cpu/cpu_control/addrsum_carry_i_24/O
                         net (fo=3, routed)           0.585     7.369    slc3/cpu/ir_reg/sr1mux_select
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.320     7.689 r  slc3/cpu/ir_reg/addrsum_carry_i_26/O
                         net (fo=32, routed)          0.898     8.587    slc3/cpu/reg_file/sr1[1]
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.326     8.913 r  slc3/cpu/reg_file/addrsum_carry_i_21/O
                         net (fo=1, routed)           0.000     8.913    slc3/cpu/reg_file/addrsum_carry_i_21_n_0
    SLICE_X64Y64         MUXF7 (Prop_muxf7_I1_O)      0.214     9.127 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=5, routed)           0.699     9.826    slc3/cpu/ir_reg/sr1_out[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.297    10.123 r  slc3/cpu/ir_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.123    slc3/cpu/alu_unit/S[1]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.673 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.673    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.787    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.901    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.140 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__2/O[2]
                         net (fo=2, routed)           0.308    11.448    slc3/cpu/cpu_control/alu_out01_in[14]
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.302    11.750 r  slc3/cpu/cpu_control/reg_file[0][14]_i_3/O
                         net (fo=1, routed)           0.589    12.339    slc3/cpu/cpu_control/reg_file[0][14]_i_3_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.463 r  slc3/cpu/cpu_control/reg_file[0][14]_i_1/O
                         net (fo=13, routed)          0.824    13.287    slc3/cpu/mar_reg/D[14]
    SLICE_X57Y66         FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.436    14.765    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[14]/C
                         clock pessimism              0.257    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X57Y66         FDRE (Setup_fdre_C_D)       -0.058    14.928    slc3/cpu/mar_reg/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/reg_file/reg_file_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 3.286ns (40.716%)  route 4.785ns (59.284%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.607     5.115    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=55, routed)          1.062     6.633    slc3/cpu/cpu_control/state[2]
    SLICE_X63Y71         LUT5 (Prop_lut5_I3_O)        0.152     6.785 r  slc3/cpu/cpu_control/addrsum_carry_i_24/O
                         net (fo=3, routed)           0.585     7.369    slc3/cpu/ir_reg/sr1mux_select
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.320     7.689 r  slc3/cpu/ir_reg/addrsum_carry_i_26/O
                         net (fo=32, routed)          0.898     8.587    slc3/cpu/reg_file/sr1[1]
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.326     8.913 r  slc3/cpu/reg_file/addrsum_carry_i_21/O
                         net (fo=1, routed)           0.000     8.913    slc3/cpu/reg_file/addrsum_carry_i_21_n_0
    SLICE_X64Y64         MUXF7 (Prop_muxf7_I1_O)      0.214     9.127 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=5, routed)           0.699     9.826    slc3/cpu/ir_reg/sr1_out[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.297    10.123 r  slc3/cpu/ir_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.123    slc3/cpu/alu_unit/S[1]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.673 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.673    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.787    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.901    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.214 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__2/O[3]
                         net (fo=2, routed)           0.304    11.518    slc3/cpu/cpu_control/alu_out01_in[15]
    SLICE_X63Y71         LUT6 (Prop_lut6_I5_O)        0.306    11.824 r  slc3/cpu/cpu_control/reg_file[0][15]_i_9/O
                         net (fo=1, routed)           0.331    12.155    slc3/cpu/cpu_control/reg_file[0][15]_i_9_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.279 r  slc3/cpu/cpu_control/reg_file[0][15]_i_2/O
                         net (fo=14, routed)          0.906    13.185    slc3/cpu/reg_file/D[15]
    SLICE_X63Y69         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.498    14.827    slc3/cpu/reg_file/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[0][15]/C
                         clock pessimism              0.257    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X63Y69         FDRE (Setup_fdre_C_D)       -0.103    14.945    slc3/cpu/reg_file/reg_file_reg[0][15]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -13.185    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 3.304ns (41.101%)  route 4.735ns (58.899%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.607     5.115    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=55, routed)          1.062     6.633    slc3/cpu/cpu_control/state[2]
    SLICE_X63Y71         LUT5 (Prop_lut5_I3_O)        0.152     6.785 r  slc3/cpu/cpu_control/addrsum_carry_i_24/O
                         net (fo=3, routed)           0.585     7.369    slc3/cpu/ir_reg/sr1mux_select
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.320     7.689 r  slc3/cpu/ir_reg/addrsum_carry_i_26/O
                         net (fo=32, routed)          0.898     8.587    slc3/cpu/reg_file/sr1[1]
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.326     8.913 r  slc3/cpu/reg_file/addrsum_carry_i_21/O
                         net (fo=1, routed)           0.000     8.913    slc3/cpu/reg_file/addrsum_carry_i_21_n_0
    SLICE_X64Y64         MUXF7 (Prop_muxf7_I1_O)      0.214     9.127 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=5, routed)           0.699     9.826    slc3/cpu/ir_reg/sr1_out[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.297    10.123 r  slc3/cpu/ir_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.123    slc3/cpu/alu_unit/S[1]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.673 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.673    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.787    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.901    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.235 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.466    11.701    slc3/cpu/cpu_control/alu_out01_in[13]
    SLICE_X63Y71         LUT6 (Prop_lut6_I5_O)        0.303    12.004 r  slc3/cpu/cpu_control/reg_file[0][13]_i_3/O
                         net (fo=1, routed)           0.309    12.313    slc3/cpu/cpu_control/reg_file[0][13]_i_3_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.437 r  slc3/cpu/cpu_control/reg_file[0][13]_i_1/O
                         net (fo=14, routed)          0.716    13.154    slc3/cpu/mar_reg/D[13]
    SLICE_X57Y66         FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.436    14.765    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[13]/C
                         clock pessimism              0.257    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X57Y66         FDRE (Setup_fdre_C_D)       -0.061    14.925    slc3/cpu/mar_reg/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/reg_file/reg_file_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 3.094ns (38.441%)  route 4.955ns (61.559%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.607     5.115    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=55, routed)          1.062     6.633    slc3/cpu/cpu_control/state[2]
    SLICE_X63Y71         LUT5 (Prop_lut5_I3_O)        0.152     6.785 r  slc3/cpu/cpu_control/addrsum_carry_i_24/O
                         net (fo=3, routed)           0.585     7.369    slc3/cpu/ir_reg/sr1mux_select
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.320     7.689 r  slc3/cpu/ir_reg/addrsum_carry_i_26/O
                         net (fo=32, routed)          0.898     8.587    slc3/cpu/reg_file/sr1[1]
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.326     8.913 r  slc3/cpu/reg_file/addrsum_carry_i_21/O
                         net (fo=1, routed)           0.000     8.913    slc3/cpu/reg_file/addrsum_carry_i_21_n_0
    SLICE_X64Y64         MUXF7 (Prop_muxf7_I1_O)      0.214     9.127 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=5, routed)           0.699     9.826    slc3/cpu/ir_reg/sr1_out[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.297    10.123 r  slc3/cpu/ir_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.123    slc3/cpu/alu_unit/S[1]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.673 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.673    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.787    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.026 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.492    11.518    slc3/cpu/cpu_control/alu_out01_in[10]
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.302    11.820 r  slc3/cpu/cpu_control/reg_file[0][10]_i_3/O
                         net (fo=1, routed)           0.310    12.130    slc3/cpu/cpu_control/reg_file[0][10]_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.254 r  slc3/cpu/cpu_control/reg_file[0][10]_i_1/O
                         net (fo=14, routed)          0.909    13.163    slc3/cpu/reg_file/D[10]
    SLICE_X61Y70         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.497    14.826    slc3/cpu/reg_file/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[0][10]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)       -0.109    14.952    slc3/cpu/reg_file/reg_file_reg[0][10]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -13.163    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/reg_file/reg_file_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 3.190ns (39.700%)  route 4.845ns (60.300%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.607     5.115    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=55, routed)          1.062     6.633    slc3/cpu/cpu_control/state[2]
    SLICE_X63Y71         LUT5 (Prop_lut5_I3_O)        0.152     6.785 r  slc3/cpu/cpu_control/addrsum_carry_i_24/O
                         net (fo=3, routed)           0.585     7.369    slc3/cpu/ir_reg/sr1mux_select
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.320     7.689 r  slc3/cpu/ir_reg/addrsum_carry_i_26/O
                         net (fo=32, routed)          0.898     8.587    slc3/cpu/reg_file/sr1[1]
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.326     8.913 r  slc3/cpu/reg_file/addrsum_carry_i_21/O
                         net (fo=1, routed)           0.000     8.913    slc3/cpu/reg_file/addrsum_carry_i_21_n_0
    SLICE_X64Y64         MUXF7 (Prop_muxf7_I1_O)      0.214     9.127 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=5, routed)           0.699     9.826    slc3/cpu/ir_reg/sr1_out[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.297    10.123 r  slc3/cpu/ir_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.123    slc3/cpu/alu_unit/S[1]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.673 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.673    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.787    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.121 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.308    11.429    slc3/cpu/cpu_control/alu_out01_in[9]
    SLICE_X64Y69         LUT6 (Prop_lut6_I5_O)        0.303    11.732 r  slc3/cpu/cpu_control/reg_file[0][9]_i_3/O
                         net (fo=1, routed)           0.438    12.170    slc3/cpu/cpu_control/reg_file[0][9]_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.294 r  slc3/cpu/cpu_control/reg_file[0][9]_i_1/O
                         net (fo=13, routed)          0.856    13.150    slc3/cpu/reg_file/D[9]
    SLICE_X63Y69         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.498    14.827    slc3/cpu/reg_file/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[0][9]/C
                         clock pessimism              0.257    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X63Y69         FDRE (Setup_fdre_C_D)       -0.105    14.943    slc3/cpu/reg_file/reg_file_reg[0][9]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/reg_file/reg_file_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 2.836ns (35.084%)  route 5.247ns (64.916%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.607     5.115    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=55, routed)          1.062     6.633    slc3/cpu/cpu_control/state[2]
    SLICE_X63Y71         LUT5 (Prop_lut5_I3_O)        0.152     6.785 r  slc3/cpu/cpu_control/addrsum_carry_i_24/O
                         net (fo=3, routed)           0.585     7.369    slc3/cpu/ir_reg/sr1mux_select
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.320     7.689 r  slc3/cpu/ir_reg/addrsum_carry_i_26/O
                         net (fo=32, routed)          0.898     8.587    slc3/cpu/reg_file/sr1[1]
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.326     8.913 r  slc3/cpu/reg_file/addrsum_carry_i_21/O
                         net (fo=1, routed)           0.000     8.913    slc3/cpu/reg_file/addrsum_carry_i_21_n_0
    SLICE_X64Y64         MUXF7 (Prop_muxf7_I1_O)      0.214     9.127 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=5, routed)           0.881    10.008    slc3/cpu/cpu_control/sr1_out[1]
    SLICE_X61Y68         LUT5 (Prop_lut5_I2_O)        0.297    10.305 r  slc3/cpu/cpu_control/addrsum_carry_i_7/O
                         net (fo=1, routed)           0.000    10.305    slc3/cpu/cpu_control_n_66
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.855 r  slc3/cpu/addrsum_carry/CO[3]
                         net (fo=1, routed)           0.000    10.855    slc3/cpu/addrsum_carry_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.077 r  slc3/cpu/addrsum_carry__0/O[0]
                         net (fo=2, routed)           0.739    11.816    slc3/cpu/cpu_control/data0[4]
    SLICE_X59Y67         LUT6 (Prop_lut6_I3_O)        0.299    12.115 r  slc3/cpu/cpu_control/reg_file[0][4]_i_1/O
                         net (fo=13, routed)          1.083    13.198    slc3/cpu/reg_file/D[4]
    SLICE_X65Y65         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.503    14.832    slc3/cpu/reg_file/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[2][4]/C
                         clock pessimism              0.257    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X65Y65         FDRE (Setup_fdre_C_D)       -0.047    15.006    slc3/cpu/reg_file/reg_file_reg[2][4]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -13.198    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/reg_file/reg_file_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 3.304ns (41.103%)  route 4.734ns (58.897%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.607     5.115    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=55, routed)          1.062     6.633    slc3/cpu/cpu_control/state[2]
    SLICE_X63Y71         LUT5 (Prop_lut5_I3_O)        0.152     6.785 r  slc3/cpu/cpu_control/addrsum_carry_i_24/O
                         net (fo=3, routed)           0.585     7.369    slc3/cpu/ir_reg/sr1mux_select
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.320     7.689 r  slc3/cpu/ir_reg/addrsum_carry_i_26/O
                         net (fo=32, routed)          0.898     8.587    slc3/cpu/reg_file/sr1[1]
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.326     8.913 r  slc3/cpu/reg_file/addrsum_carry_i_21/O
                         net (fo=1, routed)           0.000     8.913    slc3/cpu/reg_file/addrsum_carry_i_21_n_0
    SLICE_X64Y64         MUXF7 (Prop_muxf7_I1_O)      0.214     9.127 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=5, routed)           0.699     9.826    slc3/cpu/ir_reg/sr1_out[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.297    10.123 r  slc3/cpu/ir_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.123    slc3/cpu/alu_unit/S[1]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.673 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.673    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.787    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.901    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.235 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.466    11.701    slc3/cpu/cpu_control/alu_out01_in[13]
    SLICE_X63Y71         LUT6 (Prop_lut6_I5_O)        0.303    12.004 r  slc3/cpu/cpu_control/reg_file[0][13]_i_3/O
                         net (fo=1, routed)           0.309    12.313    slc3/cpu/cpu_control/reg_file[0][13]_i_3_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.437 r  slc3/cpu/cpu_control/reg_file[0][13]_i_1/O
                         net (fo=14, routed)          0.716    13.153    slc3/cpu/reg_file/D[13]
    SLICE_X62Y74         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.492    14.821    slc3/cpu/reg_file/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[4][13]/C
                         clock pessimism              0.257    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X62Y74         FDRE (Setup_fdre_C_D)       -0.081    14.961    slc3/cpu/reg_file/reg_file_reg[4][13]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -13.153    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.996ns  (logic 2.980ns (37.267%)  route 5.016ns (62.733%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.607     5.115    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=55, routed)          1.062     6.633    slc3/cpu/cpu_control/state[2]
    SLICE_X63Y71         LUT5 (Prop_lut5_I3_O)        0.152     6.785 r  slc3/cpu/cpu_control/addrsum_carry_i_24/O
                         net (fo=3, routed)           0.585     7.369    slc3/cpu/ir_reg/sr1mux_select
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.320     7.689 r  slc3/cpu/ir_reg/addrsum_carry_i_26/O
                         net (fo=32, routed)          0.898     8.587    slc3/cpu/reg_file/sr1[1]
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.326     8.913 r  slc3/cpu/reg_file/addrsum_carry_i_21/O
                         net (fo=1, routed)           0.000     8.913    slc3/cpu/reg_file/addrsum_carry_i_21_n_0
    SLICE_X64Y64         MUXF7 (Prop_muxf7_I1_O)      0.214     9.127 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=5, routed)           0.699     9.826    slc3/cpu/ir_reg/sr1_out[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.297    10.123 r  slc3/cpu/ir_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.123    slc3/cpu/alu_unit/S[1]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.673 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.673    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.912 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.495    11.407    slc3/cpu/cpu_control/alu_out01_in[6]
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.302    11.709 r  slc3/cpu/cpu_control/reg_file[0][6]_i_3/O
                         net (fo=1, routed)           0.448    12.158    slc3/cpu/cpu_control/reg_file[0][6]_i_3_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.282 r  slc3/cpu/cpu_control/reg_file[0][6]_i_1/O
                         net (fo=13, routed)          0.829    13.111    slc3/cpu/mar_reg/D[6]
    SLICE_X57Y65         FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.437    14.766    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[6]/C
                         clock pessimism              0.257    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X57Y65         FDRE (Setup_fdre_C_D)       -0.067    14.920    slc3/cpu/mar_reg/data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  1.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.861%)  route 0.269ns (59.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559     1.427    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  slc3/cpu/mdr_reg/data_q_reg[6]/Q
                         net (fo=3, routed)           0.162     1.731    mem_subsystem/init_ram/sram0[6]
    SLICE_X56Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  mem_subsystem/init_ram/sram0_i_22/O
                         net (fo=1, routed)           0.107     1.883    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X2Y27         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.868     1.982    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y27         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.484    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.780    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.584     1.452    button_sync[1]/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  button_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.110     1.704    button_sync[1]/ff1
    SLICE_X60Y80         LUT4 (Prop_lut4_I1_O)        0.045     1.749 r  button_sync[1]/q_i_1/O
                         net (fo=1, routed)           0.000     1.749    button_sync[1]/q_i_1_n_0
    SLICE_X60Y80         FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.851     1.965    button_sync[1]/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.500     1.465    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.120     1.585    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.853%)  route 0.333ns (64.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.587     1.455    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  slc3/cpu/mdr_reg/data_q_reg[0]/Q
                         net (fo=4, routed)           0.095     1.691    mem_subsystem/init_ram/sram0[0]
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.736 r  mem_subsystem/init_ram/sram0_i_28/O
                         net (fo=1, routed)           0.238     1.974    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X2Y27         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.868     1.982    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y27         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.503    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.799    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.505%)  route 0.149ns (44.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.580     1.448    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=50, routed)          0.149     1.738    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_0[1]
    SLICE_X60Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.783 r  slc3/cpu/cpu_control/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    slc3/cpu/cpu_control/state_nxt[0]
    SLICE_X60Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.846     1.960    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.120     1.581    slc3/cpu/cpu_control/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.056%)  route 0.179ns (55.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559     1.427    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  slc3/cpu/mdr_reg/data_q_reg[10]/Q
                         net (fo=3, routed)           0.179     1.747    slc3/io_bridge/Q[10]
    SLICE_X55Y68         FDRE                                         r  slc3/io_bridge/hex_display_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.825     1.939    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  slc3/io_bridge/hex_display_reg[10]/C
                         clock pessimism             -0.479     1.460    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.070     1.530    slc3/io_bridge/hex_display_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 button_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.227ns (71.532%)  route 0.090ns (28.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.580     1.448    button_sync[2]/clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  button_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.128     1.576 r  button_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           0.090     1.667    button_sync[2]/ff1
    SLICE_X62Y75         LUT4 (Prop_lut4_I1_O)        0.099     1.766 r  button_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.766    button_sync[2]/q_i_1__1_n_0
    SLICE_X62Y75         FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.847     1.961    button_sync[2]/clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.513     1.448    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.091     1.539    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 sw_sync[5]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[5]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.585     1.453    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  sw_sync[5]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.128     1.581 r  sw_sync[5]/ff_reg/Q
                         net (fo=1, routed)           0.119     1.701    sw_sync[5]/ff_reg_n_0
    SLICE_X58Y68         FDRE                                         r  sw_sync[5]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.853     1.966    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  sw_sync[5]/q_reg/C
                         clock pessimism             -0.513     1.453    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.012     1.465    sw_sync[5]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 sw_sync[4]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[4]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.583     1.451    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  sw_sync[4]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.128     1.579 r  sw_sync[4]/ff_reg/Q
                         net (fo=1, routed)           0.119     1.699    sw_sync[4]/ff_reg_n_0
    SLICE_X63Y72         FDRE                                         r  sw_sync[4]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.850     1.964    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  sw_sync[4]/q_reg/C
                         clock pessimism             -0.513     1.451    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.012     1.463    sw_sync[4]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.145%)  route 0.178ns (48.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.582     1.450    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  slc3/cpu/ir_reg/data_q_reg[14]/Q
                         net (fo=6, routed)           0.178     1.769    slc3/cpu/ir_reg/ir[14]
    SLICE_X65Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.814 r  slc3/cpu/ir_reg/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.814    slc3/cpu/cpu_control/D[0]
    SLICE_X65Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.848     1.962    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.479     1.483    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.091     1.574    slc3/cpu/cpu_control/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sw_sync[14]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[14]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.583     1.451    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  sw_sync[14]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  sw_sync[14]/ff_reg/Q
                         net (fo=1, routed)           0.174     1.766    sw_sync[14]/ff_reg_n_0
    SLICE_X62Y77         FDRE                                         r  sw_sync[14]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.850     1.964    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  sw_sync[14]/q_reg/C
                         clock pessimism             -0.513     1.451    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.066     1.517    sw_sync[14]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y26   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y27   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y27   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y60   button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y62   button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y62   button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y63   button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y63   button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y63   button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y62   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y62   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y62   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y62   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y63   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y63   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y63   button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y63   button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60   button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60   button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y62   button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y62   button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y62   button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y62   button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y63   button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y63   button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y63   button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y63   button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.192ns  (logic 3.494ns (38.016%)  route 5.697ns (61.984%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.620     5.128    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         2.984     8.568    slc3/io_bridge/hex_o/hex_seg_right_OBUF[0]
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124     8.692 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.713    11.405    hex_seg_left_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    14.320 r  hex_seg_left_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.320    hex_seg_left[6]
    C4                                                                r  hex_seg_left[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.743ns  (logic 3.682ns (42.111%)  route 5.061ns (57.889%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.541     5.049    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     5.567 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=33, routed)          1.625     7.192    slc3/io_bridge/hex_o/hex_debug/p_0_in[1]
    SLICE_X55Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.316 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.673     7.989    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_4_n_0
    SLICE_X56Y70         LUT5 (Prop_lut5_I3_O)        0.124     8.113 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.762    10.876    hex_seg_left_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    13.791 r  hex_seg_left_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.791    hex_seg_left[4]
    D7                                                                r  hex_seg_left[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 3.497ns (40.558%)  route 5.126ns (59.442%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.620     5.128    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         2.585     8.169    slc3/io_bridge/hex_o/hex_seg_right_OBUF[0]
    SLICE_X55Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.293 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.541    10.833    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    13.751 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.751    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.702ns  (logic 3.674ns (42.218%)  route 5.028ns (57.782%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.541     5.049    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     5.567 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=33, routed)          1.580     7.147    slc3/io_bridge/hex_o/hex_debug/p_0_in[1]
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.503     7.774    slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.898 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.945    10.843    hex_seg_left_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    13.751 r  hex_seg_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.751    hex_seg_left[3]
    C5                                                                r  hex_seg_left[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.652ns  (logic 3.675ns (42.475%)  route 4.977ns (57.525%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.541     5.049    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=33, routed)          1.455     7.022    slc3/io_bridge/hex_o/hex_debug/p_0_in[1]
    SLICE_X54Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.146 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.809     7.955    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_2_n_0
    SLICE_X54Y68         LUT5 (Prop_lut5_I0_O)        0.124     8.079 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.713    10.792    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    13.701 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.701    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.522ns  (logic 3.666ns (43.017%)  route 4.856ns (56.983%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.539     5.047    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X54Y75         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     5.565 f  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=33, routed)          1.287     6.852    slc3/io_bridge/hex_o/hex_debug/p_0_in[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I5_O)        0.124     6.976 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.006     7.982    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_5_n_0
    SLICE_X56Y70         LUT5 (Prop_lut5_I4_O)        0.124     8.106 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.563    10.669    hex_seg_left_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    13.568 r  hex_seg_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.568    hex_seg_left[0]
    E6                                                                r  hex_seg_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.472ns  (logic 3.671ns (43.328%)  route 4.801ns (56.672%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.541     5.049    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     5.567 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=33, routed)          1.421     6.988    slc3/io_bridge/hex_o/hex_debug/p_0_in[1]
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.112 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.636     7.748    slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_3_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I1_O)        0.124     7.872 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.744    10.616    hex_seg_left_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    13.521 r  hex_seg_left_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.521    hex_seg_left[5]
    D6                                                                r  hex_seg_left[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 3.707ns (46.410%)  route 4.281ns (53.590%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.620     5.128    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         2.134     7.718    slc3/io_bridge/hex_o/hex_seg_right_OBUF[0]
    SLICE_X65Y72         LUT3 (Prop_lut3_I2_O)        0.150     7.868 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.147    10.015    hex_grid_right_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.101    13.116 r  hex_grid_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.116    hex_grid_right[3]
    H5                                                                r  hex_grid_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.949ns  (logic 3.708ns (46.656%)  route 4.240ns (53.344%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.620     5.128    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         2.096     7.680    slc3/io_bridge/hex_o/hex_seg_right_OBUF[0]
    SLICE_X65Y68         LUT3 (Prop_lut3_I2_O)        0.150     7.830 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.144     9.974    hex_grid_right_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.102    13.076 r  hex_grid_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.076    hex_grid_left[1]
    H6                                                                r  hex_grid_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.859ns  (logic 3.487ns (44.375%)  route 4.371ns (55.625%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.620     5.128    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         2.096     7.680    slc3/io_bridge/hex_o/hex_seg_right_OBUF[0]
    SLICE_X65Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.804 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.275    10.079    hex_grid_right_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         2.907    12.986 r  hex_grid_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.986    hex_grid_left[0]
    G6                                                                r  hex_grid_left[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/mio_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.209ns (39.898%)  route 0.315ns (60.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.580     1.448    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=48, routed)          0.315     1.927    slc3/cpu/cpu_control/state[4]
    SLICE_X59Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.972 r  slc3/cpu/cpu_control/mio_en_reg_i_1/O
                         net (fo=1, routed)           0.000     1.972    slc3/cpu/cpu_control/mio_en_reg_i_1_n_0
    SLICE_X59Y73         LDCE                                         r  slc3/cpu/cpu_control/mio_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.306ns (67.203%)  route 0.637ns (32.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.588     1.456    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         0.637     2.235    hex_seg_right_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         1.165     3.400 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.400    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.284ns (64.958%)  route 0.693ns (35.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.588     1.456    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         0.693     2.290    hex_seg_right_OBUF[0]
    J3                   OBUF (Prop_obuf_I_O)         1.143     3.433 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.433    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.303ns (63.044%)  route 0.764ns (36.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.588     1.456    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         0.764     2.361    hex_seg_right_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.162     3.523 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.523    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.305ns (62.024%)  route 0.799ns (37.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.588     1.456    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         0.799     2.396    hex_seg_right_OBUF[0]
    G5                   OBUF (Prop_obuf_I_O)         1.164     3.560 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.560    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.323ns (58.451%)  route 0.941ns (41.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.588     1.456    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         0.941     2.538    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     3.720 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.720    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.409ns (59.196%)  route 0.971ns (40.804%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.558     1.426    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X55Y67         FDRE                                         r  slc3/io_bridge/hex_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  slc3/io_bridge/hex_display_reg[2]/Q
                         net (fo=7, routed)           0.077     1.645    slc3/io_bridge/hex_o/Q[2]
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.690 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.742    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.045     1.787 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.629    hex_seg_left_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     3.807 r  hex_seg_left_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.807    hex_seg_left[6]
    C4                                                                r  hex_seg_left[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.453ns (60.759%)  route 0.938ns (39.241%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.552     1.420    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.164     1.584 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=33, routed)          0.592     2.176    slc3/io_bridge/hex_o/hex_debug/p_0_in[1]
    SLICE_X65Y68         LUT3 (Prop_lut3_I1_O)        0.042     2.218 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.346     2.565    hex_grid_right_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.247     3.812 r  hex_grid_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.812    hex_grid_right[1]
    E3                                                                r  hex_grid_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.386ns (57.553%)  route 1.022ns (42.447%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.552     1.420    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.164     1.584 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=33, routed)          0.592     2.176    slc3/io_bridge/hex_o/hex_debug/p_0_in[1]
    SLICE_X65Y68         LUT3 (Prop_lut3_I1_O)        0.045     2.221 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.430     2.651    hex_grid_right_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.177     3.828 r  hex_grid_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.828    hex_grid_right[0]
    E4                                                                r  hex_grid_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_display_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.412ns (57.581%)  route 1.040ns (42.419%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.557     1.425    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  slc3/io_bridge/hex_display_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.566 r  slc3/io_bridge/hex_display_reg[11]/Q
                         net (fo=7, routed)           0.148     1.715    slc3/io_bridge/hex_o/Q[11]
    SLICE_X55Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.760 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.137     1.897    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_4_n_0
    SLICE_X55Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.942 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.755     2.697    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.181     3.878 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.878    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.918ns  (logic 1.322ns (45.295%)  route 1.596ns (54.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           1.596     2.918    button_sync[2]/run_i_IBUF
    SLICE_X62Y75         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.492     4.821    button_sync[2]/clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.910ns  (logic 1.340ns (46.025%)  route 1.571ns (53.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           1.571     2.910    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X58Y78         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.496     4.825    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.882ns  (logic 1.340ns (46.500%)  route 1.542ns (53.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           1.542     2.882    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X59Y78         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.496     4.825    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 1.325ns (46.042%)  route 1.553ns (53.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           1.553     2.878    button_sync[1]/continue_i_IBUF
    SLICE_X61Y80         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.497     4.826    button_sync[1]/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.698ns  (logic 1.345ns (49.855%)  route 1.353ns (50.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           1.353     2.698    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X62Y77         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.495     4.824    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  sw_sync[14]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.687ns  (logic 1.326ns (49.337%)  route 1.361ns (50.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.361     2.687    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X55Y69         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.431     4.760    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X55Y69         FDRE                                         r  sw_sync[6]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.683ns  (logic 1.333ns (49.670%)  route 1.350ns (50.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         1.333     1.333 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           1.350     2.683    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X63Y77         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.495     4.824    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.643ns  (logic 1.343ns (50.825%)  route 1.300ns (49.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         1.343     1.343 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           1.300     2.643    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X60Y80         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.497     4.826    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.505ns  (logic 1.348ns (53.814%)  route 1.157ns (46.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         1.348     1.348 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           1.157     2.505    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X59Y78         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.496     4.825    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.451ns  (logic 1.325ns (54.076%)  route 1.126ns (45.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.126     2.451    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X61Y62         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.504     4.833    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sw_sync[0]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.265ns (46.255%)  route 0.308ns (53.745%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X59Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          0.308     0.528    slc3/cpu/cpu_control/mio_en
    SLICE_X58Y71         LUT5 (Prop_lut5_I0_O)        0.045     0.573 r  slc3/cpu/cpu_control/data_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.573    slc3/cpu/mdr_reg/D[13]
    SLICE_X58Y71         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.850     1.963    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[13]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.265ns (45.958%)  route 0.312ns (54.042%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X59Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          0.312     0.532    slc3/cpu/cpu_control/mio_en
    SLICE_X58Y71         LUT5 (Prop_lut5_I0_O)        0.045     0.577 r  slc3/cpu/cpu_control/data_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.577    slc3/cpu/mdr_reg/D[14]
    SLICE_X58Y71         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.850     1.963    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.265ns (45.721%)  route 0.315ns (54.279%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X59Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          0.315     0.535    slc3/cpu/cpu_control/mio_en
    SLICE_X58Y71         LUT5 (Prop_lut5_I0_O)        0.045     0.580 r  slc3/cpu/cpu_control/data_q[15]_i_1__2/O
                         net (fo=1, routed)           0.000     0.580    slc3/cpu/mdr_reg/D[15]
    SLICE_X58Y71         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.850     1.963    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[15]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.265ns (43.968%)  route 0.338ns (56.032%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X59Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          0.338     0.558    slc3/cpu/cpu_control/mio_en
    SLICE_X58Y70         LUT5 (Prop_lut5_I0_O)        0.045     0.603 r  slc3/cpu/cpu_control/data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.603    slc3/cpu/mdr_reg/D[12]
    SLICE_X58Y70         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.850     1.964    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.265ns (43.185%)  route 0.349ns (56.815%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X59Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          0.349     0.569    slc3/cpu/cpu_control/mio_en
    SLICE_X58Y70         LUT5 (Prop_lut5_I0_O)        0.045     0.614 r  slc3/cpu/cpu_control/data_q[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.614    slc3/cpu/mdr_reg/D[11]
    SLICE_X58Y70         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.850     1.964    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[11]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.265ns (41.593%)  route 0.372ns (58.407%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X59Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          0.372     0.592    slc3/cpu/cpu_control/mio_en
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.637 r  slc3/cpu/cpu_control/data_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.637    slc3/cpu/mdr_reg/D[5]
    SLICE_X58Y67         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.854     1.967    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[5]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.265ns (37.033%)  route 0.451ns (62.967%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X59Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          0.451     0.671    slc3/cpu/cpu_control/mio_en
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.716 r  slc3/cpu/cpu_control/data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.716    slc3/cpu/mdr_reg/D[8]
    SLICE_X58Y67         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.854     1.967    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[8]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.265ns (35.972%)  route 0.472ns (64.028%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X59Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          0.472     0.692    slc3/cpu/cpu_control/mio_en
    SLICE_X58Y70         LUT5 (Prop_lut5_I0_O)        0.045     0.737 r  slc3/cpu/cpu_control/data_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.737    slc3/cpu/mdr_reg/D[9]
    SLICE_X58Y70         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.850     1.964    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[9]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.265ns (35.615%)  route 0.479ns (64.385%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X59Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          0.479     0.699    slc3/cpu/cpu_control/mio_en
    SLICE_X58Y70         LUT5 (Prop_lut5_I0_O)        0.045     0.744 r  slc3/cpu/cpu_control/data_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.744    slc3/cpu/mdr_reg/D[7]
    SLICE_X58Y70         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.850     1.964    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[7]/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.402ns (53.043%)  route 0.356ns (46.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.356     0.757    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X63Y72         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.850     1.964    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  sw_sync[4]/ff_reg/C





