<div id="pff1" class="pf w0 h0" data-page-no="f1"><div class="pc pcf1 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgf1.png"/><div class="t m0 x9e h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">PMC_LVDSC1 field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x97 h7 y10b6 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x4f h7 yff7 ff2 fs4 fc0 sc0 ls0">LVDRE</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">Low-Voltage Detect Reset Enable</div><div class="t m0 x83 h7 y12b3 ff2 fs4 fc0 sc0 ls0 ws0">This write-once bit enables LVDF events to generate a hardware reset. Additional writes are ignored.</div><div class="t m0 x83 h7 y155d ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>LVDF does not generate hardware resets</div><div class="t m0 x83 h7 y155e ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Force an MCU reset when LVDF = 1</div><div class="t m0 x1 h7 y155f ff2 fs4 fc0 sc0 ls0">3–2</div><div class="t m0 x91 h7 y1560 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y155f ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1560 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y1240 ff2 fs4 fc0 sc0 ls0">1–0</div><div class="t m0 x95 h7 y10db ff2 fs4 fc0 sc0 ls0">LVDV</div><div class="t m0 x83 h7 y1240 ff2 fs4 fc0 sc0 ls0 ws0">Low-Voltage Detect Voltage Select</div><div class="t m0 x83 h7 y1279 ff2 fs4 fc0 sc0 ls0 ws0">Selects the LVD trip point voltage (V <span class="fs9 ws1a4 vb">LVD</span> ).</div><div class="t m0 x83 h7 y1561 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>Low trip point selected (V <span class="fs9 ws1a4 vb">LVD</span> = V <span class="fs9 ws1a4 vb">LVDL</span> )</div><div class="t m0 x83 h7 y1562 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>High trip point selected (V <span class="fs9 ws1a4 vb">LVD</span> = V <span class="fs9 ws1a4 vb">LVDH</span> )</div><div class="t m0 x83 h7 y1563 ff2 fs4 fc0 sc0 ls0 ws262">10 Reserved</div><div class="t m0 x83 h7 y1564 ff2 fs4 fc0 sc0 ls0 ws262">11 Reserved</div><div class="t m0 x9 h1b y1565 ff1 fsc fc0 sc0 ls0 ws0">14.5.2<span class="_ _b"> </span>Low Voltage Detect Status And Control 2 register</div><div class="t m0 xae h1b y1566 ff1 fsc fc0 sc0 ls0">(PMC_LVDSC2)</div><div class="t m0 x9 hf y1567 ff3 fs5 fc0 sc0 ls0 ws0">This register contains status and control bits to support the low voltage warning function.</div><div class="t m0 x9 hf y1568 ff3 fs5 fc0 sc0 ls0 ws0">While the device is in the very low power or low leakage modes, the LVD system is</div><div class="t m0 x9 hf y1569 ff3 fs5 fc0 sc0 ls0 ws0">disabled regardless of LVDSC2 settings.</div><div class="t m0 x9 hf y156a ff3 fs5 fc0 sc0 ls0 ws0">See the device&apos;s data sheet for the exact LVD trip voltages.</div><div class="t m0 x10e h8 y156b ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y156c ff3 fs5 fc0 sc0 ls0 ws0">The LVW trip voltages depend on LVWV and LVDV bits.</div><div class="t m0 x10e h8 y156d ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y156e ff3 fs5 fc0 sc0 ls0 ws0">The LVWV bits are reset solely on a POR Only event. The</div><div class="t m0 x3e hf y156f ff3 fs5 fc0 sc0 ls0 ws0">register&apos;s other bits are reset on Chip Reset Not VLLS. For</div><div class="t m0 x3e hf y1570 ff3 fs5 fc0 sc0 ls0 ws0">more information about these reset types, refer to the Reset</div><div class="t m0 x3e hf y1571 ff3 fs5 fc0 sc0 ls0 ws0">section details.</div><div class="t m0 x9 h7 y1572 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_D000h base + 1h offset = 4007_D001h</div><div class="t m0 x81 h1d y1573 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y1574 ff2 fs4 fc0 sc0 ls0 ws29d">Read LVWF<span class="_ _91"> </span>0<span class="_ _57"> </span><span class="ws29e v15">LVWIE </span><span class="ls1c6">0</span><span class="v15">LVWV</span></div><div class="t m0 x8b h7 y1575 ff2 fs4 fc0 sc0 ls0 ws29f">Write LVWACK</div><div class="t m0 x12c h7 y1576 ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v0">00000000<span class="_ _19a"></span></span></div><div class="t m0 x102 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 14 Power Management Controller (PMC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>241</div><a class="l" href="#pff2" data-dest-detail='[242,"XYZ",null,685.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:125.499000px;bottom:142.167000px;width:25.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pff2" data-dest-detail='[242,"XYZ",null,534.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:235.996000px;bottom:133.167000px;width:28.008000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pff2" data-dest-detail='[242,"XYZ",null,464.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:359.498000px;bottom:142.167000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pff2" data-dest-detail='[242,"XYZ",null,437.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:489.247000px;bottom:133.167000px;width:25.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pff2" data-dest-detail='[242,"XYZ",null,582.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:174.997000px;bottom:124.167000px;width:38.007000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
