/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [21:0] celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = !(celloutsig_1_13z ? celloutsig_1_13z : celloutsig_1_7z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z | in_data[31]) & (celloutsig_0_2z | celloutsig_0_2z));
  assign celloutsig_1_8z = celloutsig_1_4z ^ in_data[130];
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= in_data[46:44];
  assign celloutsig_0_4z = { in_data[52:37], celloutsig_0_1z } & { _00_[1], _00_, _00_, _00_, celloutsig_0_1z, celloutsig_0_2z, _00_, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_0z[16:14] & in_data[186:184];
  assign celloutsig_1_5z = celloutsig_1_2z[8:0] & in_data[166:158];
  assign celloutsig_1_15z = { celloutsig_1_12z, celloutsig_1_6z } & { celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_1_18z = in_data[129:127] & celloutsig_1_0z[14:12];
  assign celloutsig_1_2z = { celloutsig_1_0z[19:13], celloutsig_1_1z } / { 1'h1, in_data[137:128] };
  assign celloutsig_1_10z = { celloutsig_1_5z[3:1], celloutsig_1_7z } >= celloutsig_1_1z;
  assign celloutsig_1_4z = celloutsig_1_1z[0] & ~(celloutsig_1_0z[12]);
  assign celloutsig_0_2z = in_data[8:2] != { _00_[2:1], celloutsig_0_1z, _00_, celloutsig_0_1z };
  assign celloutsig_0_7z = in_data[89:76] !== { celloutsig_0_4z[8:5], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, _00_, celloutsig_0_5z };
  assign celloutsig_1_0z = ~ in_data[172:153];
  assign celloutsig_1_1z = celloutsig_1_0z[3:0] | celloutsig_1_0z[7:4];
  assign celloutsig_0_8z = celloutsig_0_4z[2] & celloutsig_0_2z;
  assign celloutsig_1_7z = celloutsig_1_2z[8] & celloutsig_1_4z;
  assign celloutsig_1_11z = celloutsig_1_8z & celloutsig_1_7z;
  assign celloutsig_0_5z = | { celloutsig_0_3z, celloutsig_0_2z, in_data[43:15] };
  assign celloutsig_1_12z = | { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_16z = | { celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z[8:0] };
  assign celloutsig_0_1z = ~^ { in_data[61:60], _00_, _00_ };
  assign celloutsig_1_13z = ~^ { celloutsig_1_2z[7], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_6z = in_data[140:135] ~^ celloutsig_1_2z[9:4];
  assign celloutsig_0_9z = { in_data[53:41], celloutsig_0_7z, _00_, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z } ^ { in_data[70:50], celloutsig_0_2z };
  assign celloutsig_0_6z = ~((celloutsig_0_2z & in_data[65]) | celloutsig_0_5z);
  assign out_data[101:96] = celloutsig_1_6z ~^ { celloutsig_1_6z[2], celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_16z };
  assign { out_data[130:128], out_data[104:102], out_data[32], out_data[21:0] } = { celloutsig_1_18z, 3'h7, celloutsig_0_8z, celloutsig_0_9z };
endmodule
