Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Dec  2 14:34:44 2018
| Host         : Linux-Laptop running 64-bit unknown
| Command      : report_control_sets -verbose -file vending_machine_control_sets_placed.rpt
| Design       : vending_machine
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+-------------------------------+------------------+----------------+
|          Clock Signal          | Enable Signal |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------+---------------+-------------------------------+------------------+----------------+
|  select_reg[1]_LDC_i_1_n_0     |               | select_reg[1]_LDC_i_2_n_0     |                1 |              2 |
|  select_reg[4]_LDC_i_1_n_0     |               | select_reg[4]_LDC_i_2_n_0     |                1 |              2 |
|  select_reg[5]_LDC_i_1_n_0     |               | select_reg[5]_LDC_i_2_n_0     |                1 |              2 |
|  select_reg[6]_LDC_i_1_n_0     |               | select_reg[6]_LDC_i_2_n_0     |                1 |              2 |
|  select_reg[7]_LDC_i_1_n_0     |               | select_reg[7]_LDC_i_2_n_0     |                1 |              2 |
|  totalMoney_reg[0]_LDC_i_1_n_0 |               | totalMoney_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  totalMoney_reg[1]_LDC_i_1_n_0 |               | totalMoney_reg[1]_LDC_i_2_n_0 |                1 |              2 |
| ~totalMoney_reg[2]_LDC_i_3_n_0 |               | totalMoney_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  totalMoney_reg[3]_LDC_i_1_n_0 |               | totalMoney_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  totalMoney_reg[4]_LDC_i_1_n_0 |               | totalMoney_reg[4]_LDC_i_2_n_0 |                1 |              2 |
|  totalMoney_reg[5]_LDC_i_1_n_0 |               | totalMoney_reg[5]_LDC_i_2_n_0 |                1 |              2 |
|  totalMoney_reg[6]_LDC_i_1_n_0 |               | totalMoney_reg[6]_LDC_i_2_n_0 |                1 |              2 |
|  totalMoney_reg[7]_LDC_i_1_n_0 |               | totalMoney_reg[7]_LDC_i_2_n_0 |                1 |              2 |
|  totalMoney_reg[8]_LDC_i_1_n_0 |               | totalMoney_reg[8]_LDC_i_2_n_0 |                1 |              2 |
|  select_reg[0]_LDC_i_1_n_0     |               | select_reg[0]_LDC_i_2_n_0     |                1 |              2 |
+--------------------------------+---------------+-------------------------------+------------------+----------------+


