

================================================================
== Synthesis Summary Report of 'msm_arr'
================================================================
+ General Information: 
    * Date:           Sat Aug  6 04:46:53 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        hls_msm_32w_13bit
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |                        Modules                        |  Issue |       | Latency | Latency | Iteration|         | Trip |          |         |    |            |            |     |
    |                        & Loops                        |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +-------------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |+ msm_arr                                              |  Timing|   0.21|        -|        -|         -|        -|     -|        no|  4 (~0%)|   -|  3417 (~0%)|  6795 (~0%)|    -|
    | + grp_bucket_unit_csim_sr_fu_430*                     |  Timing|   0.21|        -|        -|         -|        -|     -|  dataflow|        -|   -|  3079 (~0%)|  6108 (~0%)|    -|
    |  + grp_point_add_unit_fu_58                           |      II|  -1.10|      123|  492.000|         -|      123|     -|  yes(flp)|        -|   -|  1755 (~0%)|  3833 (~0%)|    -|
    |  + grp_bucket_unit_csim_sr_Block_split24_proc5_fu_64  |  Timing|   0.21|        -|        -|         -|        -|     -|        no|        -|   -|   911 (~0%)|  1914 (~0%)|    -|
    |   o Loop 1                                            |       -|  -2.92|       16|   64.000|         1|        1|    16|       yes|        -|   -|           -|           -|    -|
    |   o Loop 2                                            |       -|  -2.92|       16|   64.000|         1|        1|    16|       yes|        -|   -|           -|           -|    -|
    |   o VITIS_LOOP_142_1                                  |      II|  -2.92|        -|        -|        22|       20|     -|       yes|        -|   -|           -|           -|    -|
    | o VITIS_LOOP_98_1                                     |       -|  -2.92|      128|  512.000|         2|        1|   128|       yes|        -|   -|           -|           -|    -|
    | o VITIS_LOOP_108_2                                    |       -|  -2.92|      129|  516.000|         3|        1|   128|       yes|        -|   -|           -|           -|    -|
    | o VITIS_LOOP_117_3                                    |       -|  -2.92|       15|   60.000|         2|        1|    15|       yes|        -|   -|           -|           -|    -|
    +-------------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+------------+------------+-----+

