<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — gate stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="power.html">power</a></span> (77)
<br/><span class="tag"><a href="level.html">level</a></span> (54)
<br/><span class="tag"><a href="circuit.html">circuit</a></span> (50)
<br/><span class="tag"><a href="design.html">design</a></span> (47)
<br/><span class="tag"><a href="array.html">array</a></span> (42)
</div>
<h2><span class="ttl">Stem</span> gate$ (<a href="../words.html">all stems</a>)</h2>
<h3>304 papers:</h3>
<dl class="toc"><dt><img src="../stuff/ecsa.png" alt="ECSA"/><a href="../ECSA-2015-Jansen.html">ECSA-2015-Jansen</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/ecosystem.html" title="ecosystem">#ecosystem</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span></dt><dd>Opening the Ecosystem Flood Gates: Architecture Challenges of Opening Interfaces Within a Product Portfolio (<abbr title="Slinger Jansen">SJ</abbr>), pp. 121–136.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ChiangCLJ.html">DAC-2015-ChiangCLJ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable sequence-constrained retention register minimization in power gating design (<abbr title="Ting-Wei Chiang">TWC</abbr>, <abbr title="Kai-Hui Chang">KHC</abbr>, <abbr title="Yen-Ting Liu">YTL</abbr>, <abbr title="Jie-Hong R. Jiang">JHRJ</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-CiesielskiYBLR.html">DAC-2015-CiesielskiYBLR</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of gate-level arithmetic circuits by function extraction (<abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Cunxi Yu">CY</abbr>, <abbr title="Walter Brown">WB</abbr>, <abbr title="Duo Liu">DL</abbr>, <abbr title="André Rossi">AR</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-DaiKB.html">DAC-2015-DaiKB</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span></dt><dd>Sequential equivalence checking of clock-gated circuits (<abbr title="Yu-Yun Dai">YYD</abbr>, <abbr title="Kei-Yong Khoo">KYK</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-RoyLUP.html">DAC-2015-RoyLUP</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>OSFA: a new paradigm of gate-sizing for power/performance optimizations under multiple operating conditions (<abbr title="Subhendu Roy">SR</abbr>, <abbr title="Derong Liu">DL</abbr>, <abbr title="Junhyung Um">JU</abbr>, <abbr title="David Z. Pan">DZP</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-TashjianD.html">DAC-2015-TashjianD</a> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>On using control signals for word-level identification in a gate-level netlist (<abbr title="Edward Tashjian">ET</abbr>, <abbr title="Azadeh Davoodi">AD</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CakirM.html">DATE-2015-CakirM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Hardware Trojan detection for gate-level ICs using signal correlation based clustering (<abbr title="Burçin Çakir">BÇ</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 471–476.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CalayirDWP.html">DATE-2015-CalayirDWP</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Analog neuromorphic computing enabled by multi-gate programmable resistive devices (<abbr title="Vehbi Calayir">VC</abbr>, <abbr title="Mohamed Darwish">MD</abbr>, <abbr title="Jeffrey A. Weldon">JAW</abbr>, <abbr title="Larry Pileggi">LP</abbr>), pp. 928–931.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CasagrandeR.html">DATE-2015-CasagrandeR</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>GTFUZZ: a novel algorithm for robust dynamic power optimization via gate sizing with fuzzy games (<abbr title="Tony Casagrande">TC</abbr>, <abbr title="Nagarajan Ranganathan">NR</abbr>), pp. 677–682.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiuHDCPKKTR.html">DATE-2015-LiuHDCPKKTR</a></dt><dd>Clock domain crossing aware sequential clock gating (<abbr title="Jianfeng Liu">JL</abbr>, <abbr title="Mi-Suk Hong">MSH</abbr>, <abbr title="Kyung Tae Do">KTD</abbr>, <abbr title="Jung Yun Choi">JYC</abbr>, <abbr title="Jaehong Park">JP</abbr>, <abbr title="Mohit Kumar">MK</abbr>, <abbr title="Manish Kumar">MK</abbr>, <abbr title="Nikhil Tripathi">NT</abbr>, <abbr title="Abhishek Ranjan">AR</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiXWNP.html">DATE-2015-LiXWNP</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Leakage power reduction for deeply-scaled FinFET circuits operating in multiple voltage regimes using fine-grained gate-length biasing technique (<abbr title="Ji Li">JL</abbr>, <abbr title="Qing Xie">QX</abbr>, <abbr title="Yanzhi Wang">YW</abbr>, <abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1579–1582.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MirhosseiniSFMS.html">DATE-2015-MirhosseiniSFMS</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>An energy-efficient virtual channel power-gating mechanism for on-chip networks (<abbr title="Amirhossein Mirhosseini">AM</abbr>, <abbr title="Mohammad Sadrosadati">MS</abbr>, <abbr title="Ali Fakhrzadehgan">AF</abbr>, <abbr title="Mehdi Modarressi">MM</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>), pp. 1527–1532.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-OyaSYT.html">DATE-2015-OyaSYT</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>A score-based classification method for identifying hardware-trojans at gate-level netlists (<abbr title="Masaru Oya">MO</abbr>, <abbr title="Youhua Shi">YS</abbr>, <abbr title="Masao Yanagisawa">MY</abbr>, <abbr title="Nozomu Togawa">NT</abbr>), pp. 465–470.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ShutoYS.html">DATE-2015-ShutoYS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/comparative.html" title="comparative">#comparative</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Comparative study of power-gating architectures for nonvolatile FinFET-SRAM using spintronics-based retention technology (<abbr title="Yusuke Shuto">YS</abbr>, <abbr title="Shuu'ichirou Yamamoto">SY</abbr>, <abbr title="Satoshi Sugahara">SS</abbr>), pp. 866–871.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-WangWXWWYDLMW.html">DATE-2015-WangWXWWYDLMW</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Adaptively tolerate power-gating-induced power/ground noise under process variations (<abbr title="Zhe Wang">ZW</abbr>, <abbr title="Xuan Wang">XW</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Xiaowen Wu">XW</abbr>, <abbr title="Zhehui Wang">ZW</abbr>, <abbr title="Peng Yang">PY</abbr>, <abbr title="Luan H. K. Duong">LHKD</abbr>, <abbr title="Haoran Li">HL</abbr>, <abbr title="Rafael Kioji Vivas Maeda">RKVM</abbr>, <abbr title="Zhifei Wang">ZW</abbr>), pp. 483–488.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2015-AmanoS.html">LATA-2015-AmanoS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>A Nonuniform Circuit Class with Multilayer of Threshold Gates Having Super Quasi Polynomial Size Lower Bounds Against NEXP (<abbr title="Kazuyuki Amano">KA</abbr>, <abbr title="Atsushi Saito">AS</abbr>), pp. 461–472.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cscw.png" alt="CSCW"/><a href="../CSCW-2015-DantecF.html">CSCW-2015-DantecF</a> <span class="tag"><a href="../tag/research.html" title="research">#research</a></span></dt><dd>Strangers at the Gate: Gaining Access, Building Rapport, and Co-Constructing Community-Based Research (<abbr title="Christopher A. Le Dantec">CALD</abbr>, <abbr title="Sarah Fox">SF</abbr>), pp. 1348–1358.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2015-ChungGCB.html">ICML-2015-ChungGCB</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Gated Feedback Recurrent Neural Networks (<abbr title="Junyoung Chung">JC</abbr>, <abbr title="Çaglar Gülçehre">ÇG</abbr>, <abbr title="Kyunghyun Cho">KC</abbr>, <abbr title="Yoshua Bengio">YB</abbr>), pp. 2067–2075.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-AroraMPJT.html">HPCA-2015-AroraMPJT</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems (<abbr title="Manish Arora">MA</abbr>, <abbr title="Srilatha Manne">SM</abbr>, <abbr title="Indrani Paul">IP</abbr>, <abbr title="Nuwan Jayasena">NJ</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>), pp. 366–377.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-ChenZPP.html">HPCA-2015-ChenZPP</a> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Power punch: Towards non-blocking power-gating of NoC routers (<abbr title="Lizhong Chen">LC</abbr>, <abbr title="Di Zhu">DZ</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Timothy Mark Pinkston">TMP</abbr>), pp. 378–389.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2015-IserMS.html">SAT-2015-IserMS</a> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>Recognition of Nested Gates in CNF Formulas (<abbr title="Markus Iser">MI</abbr>, <abbr title="Norbert Manthey">NM</abbr>, <abbr title="Carsten Sinz">CS</abbr>), pp. 255–271.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-ChangJC.html">DAC-2014-ChangJC</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Functional ECO Using Metal-Configurable Gate-Array Spare Cells (<abbr title="Hua-Yu Chang">HYC</abbr>, <abbr title="Iris Hui-Ru Jiang">IHRJ</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-SullivanBZZJ.html">DAC-2014-SullivanBZZJ</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>FIGHT-Metric: Functional Identification of Gate-Level Hardware Trustworthiness (<abbr title="Dean Sullivan">DS</abbr>, <abbr title="Jeff Biggers">JB</abbr>, <abbr title="Guidong Zhu">GZ</abbr>, <abbr title="Shaojie Zhang">SZ</abbr>, <abbr title="Yier Jin">YJ</abbr>), p. 4.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-AhmadC.html">DATE-2014-AhmadC</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast STA prediction-based gate-level timing simulation (<abbr title="Tariq B. Ahmad">TBA</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ConosMDP.html">DATE-2014-ConosMDP</a> <span class="tag"><a href="../tag/coordination.html" title="coordination">#coordination</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Provably minimal energy using coordinated DVS and power gating (<abbr title="Nathaniel A. Conos">NAC</abbr>, <abbr title="Saro Meguerdichian">SM</abbr>, <abbr title="Foad Dabiri">FD</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-GholipourCSC.html">DATE-2014-GholipourCSC</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Highly accurate SPICE-compatible modeling for single- and double-gate GNRFETs with studies on technology scaling (<abbr title="Morteza Gholipour">MG</abbr>, <abbr title="Ying-Yu Chen">YYC</abbr>, <abbr title="Amit Sangai">AS</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KondoKSWTNWAMKUKN.html">DATE-2014-KondoKSWTNWAMKUKN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span></dt><dd>Design and evaluation of fine-grained power-gating for embedded microprocessors (<abbr title="Masaaki Kondo">MK</abbr>, <abbr title="Hiroaki Kobayashi">HK</abbr>, <abbr title="Ryuichi Sakamoto">RS</abbr>, <abbr title="Motoki Wada">MW</abbr>, <abbr title="Jun Tsukamoto">JT</abbr>, <abbr title="Mitaro Namiki">MN</abbr>, <abbr title="Weihan Wang">WW</abbr>, <abbr title="Hideharu Amano">HA</abbr>, <abbr title="Kensaku Matsunaga">KM</abbr>, <abbr title="Masaru Kudo">MK</abbr>, <abbr title="Kimiyoshi Usami">KU</abbr>, <abbr title="Toshiya Komoda">TK</abbr>, <abbr title="Hiroshi Nakamura">HN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-Williams.html">STOC-2014-Williams</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>New algorithms and lower bounds for circuits with linear threshold gates (<abbr title="Ryan Williams">RW</abbr>), pp. 194–202.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2014-LuWZ.html">ICALP-v1-2014-LuWZ</a> <span class="tag"><a href="../tag/fibonacci.html" title="fibonacci">#fibonacci</a></span></dt><dd>FPTAS for Weighted Fibonacci Gates and Its Applications (<abbr title="Pinyan Lu">PL</abbr>, <abbr title="Menghui Wang">MW</abbr>, <abbr title="Chihao Zhang">CZ</abbr>), pp. 787–799.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2014-DingEO.html">CGO-2014-DingEO</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/congruence.html" title="congruence">#congruence</a></span></dt><dd>Single Assignment Compiler, Single Assignment Architecture: Future Gated Single Assignment Form*; Static Single Assignment with Congruence Classes (<abbr title="Shuhan Ding">SD</abbr>, <abbr title="John Earnest">JE</abbr>, <abbr title="Soner Önder">SÖ</abbr>), p. 196.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-BalasubramanianS.html">HPCA-2014-BalasubramanianS</a> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>Understanding the impact of gate-level physical reliability effects on whole program execution (<abbr title="Raghuraman Balasubramanian">RB</abbr>, <abbr title="Karthikeyan Sankaralingam">KS</abbr>), pp. 60–71.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-ChenZWP.html">HPCA-2014-ChenZWP</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>MP3: Minimizing performance penalty for power-gating of Clos network-on-chip (<abbr title="Lizhong Chen">LC</abbr>, <abbr title="Lihang Zhao">LZ</abbr>, <abbr title="Ruisheng Wang">RW</abbr>, <abbr title="Timothy Mark Pinkston">TMP</abbr>), pp. 296–307.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-ChakrabortyLAP.html">DAC-2013-ChakrabortyLAP</a> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>A transmission gate physical unclonable function and on-chip voltage-to-digital conversion technique (<abbr title="Raj Chakraborty">RC</abbr>, <abbr title="Charles Lamech">CL</abbr>, <abbr title="Dhruva Acharyya">DA</abbr>, <abbr title="Jim Plusquellic">JP</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-Flynn.html">DAC-2013-Flynn</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power gating applied to MP-SoCs for standby-mode power management (<abbr title="David Flynn">DF</abbr>), p. 5.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-GaillardonABMSLM.html">DATE-2013-GaillardonABMSLM</a></dt><dd>Vertically-stacked double-gate nanowire FETs with controllable polarity: from devices to regular ASICs (<abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Shashikanth Bobba">SB</abbr>, <abbr title="Michele De Marchi">MDM</abbr>, <abbr title="Davide Sacchetto">DS</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 625–630.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-JoshiLBBG.html">DATE-2013-JoshiLBBG</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits (<abbr title="Smriti Joshi">SJ</abbr>, <abbr title="Anne Lombardot">AL</abbr>, <abbr title="Marc Belleville">MB</abbr>, <abbr title="Edith Beigné">EB</abbr>, <abbr title="Stéphane Girard">SG</abbr>), pp. 1056–1057.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-KahngKP.html">DATE-2013-KahngKP</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Active-mode leakage reduction with data-retained power gating (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Seokhyeong Kang">SK</abbr>, <abbr title="Bongil Park">BP</abbr>), pp. 1209–1214.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-LivramentoGGJ.html">DATE-2013-LivramentoGGJ</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast and efficient lagrangian relaxation-based discrete gate sizing (<abbr title="Vinicius S. Livramento">VSL</abbr>, <abbr title="Chrystian Guth">CG</abbr>, <abbr title="José Luís Güntzel">JLG</abbr>, <abbr title="Marcelo O. Johann">MOJ</abbr>), pp. 1855–1860.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MiryalaMCMP.html">DATE-2013-MiryalaMCMP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A verilog-a model for reconfigurable logic gates based on graphene pn-junctions (<abbr title="Sandeep Miryala">SM</abbr>, <abbr title="Mehrdad Montazeri">MM</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 877–880.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MishchenkoEBBMN.html">DATE-2013-MishchenkoEBBMN</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/revisited.html" title="revisited">#revisited</a></span></dt><dd>GLA: gate-level abstraction revisited (<abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Niklas Eén">NE</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Jason Baumgartner">JB</abbr>, <abbr title="Hari Mony">HM</abbr>, <abbr title="Pradeep Kumar Nalla">PKN</abbr>), pp. 1399–1404.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-TuHC.html">DATE-2013-TuHC</a></dt><dd>Co-synthesis of data paths and clock control paths for minimum-period clock gating (<abbr title="Wen-Pin Tu">WPT</abbr>, <abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Chun-Hua Cheng">CHC</abbr>), pp. 1831–1836.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WangXZWYWNW.html">DATE-2013-WangXZWYWNW</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Active power-gating-induced power/ground noise alleviation using parasitic capacitance of on-chip memories (<abbr title="Xuan Wang">XW</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Wei Zhang">WZ</abbr>, <abbr title="Xiaowen Wu">XW</abbr>, <abbr title="Yaoyao Ye">YY</abbr>, <abbr title="Zhehui Wang">ZW</abbr>, <abbr title="Mahdi Nikdast">MN</abbr>, <abbr title="Zhe Wang">ZW</abbr>), pp. 1221–1224.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-c2-2013-AlainO.html">ICML-c2-2013-AlainO</a></dt><dd>Gated Autoencoders with Tied Input Weights (<abbr title="Alain Droniou">AD</abbr>, <abbr title="Olivier Sigaud">OS</abbr>), pp. 154–162.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-c2-2013-SohnZLL.html">ICML-c2-2013-SohnZLL</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Learning and Selecting Features Jointly with Point-wise Gated Boltzmann Machines (<abbr title="Kihyuk Sohn">KS</abbr>, <abbr title="Guanyu Zhou">GZ</abbr>, <abbr title="Chansoo Lee">CL</abbr>, <abbr title="Honglak Lee">HL</abbr>), pp. 217–225.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2012-ParkPC.html">CASE-2012-ParkPC</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span></dt><dd>Design automation of valve gate locations and open timing for injection molding of an automotive instrument panel (<abbr title="C.-H. Park">CHP</abbr>, <abbr title="B.-G. Pyo">BGP</abbr>, <abbr title="D.-H. Choi">DHC</abbr>), pp. 843–845.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-BobbaMLM.html">DAC-2012-BobbaMLM</a> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors (<abbr title="Shashikanth Bobba">SB</abbr>, <abbr title="Michele De Marchi">MDM</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 42–47.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ChangB.html">DAC-2012-ChangB</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Improving gate-level simulation accuracy when unknowns exist (<abbr title="Kai-Hui Chang">KHC</abbr>, <abbr title="Chris Browy">CB</abbr>), pp. 936–940.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ChangJC.html">DAC-2012-ChangJC</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Timing ECO optimization using metal-configurable gate-array spare cells (<abbr title="Hua-Yu Chang">HYC</abbr>, <abbr title="Iris Hui-Ru Jiang">IHRJ</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 802–807.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-SasanianWM.html">DAC-2012-SasanianWM</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Realizing reversible circuits using a new class of quantum gates (<abbr title="Zahra Sasanian">ZS</abbr>, <abbr title="Robert Wille">RW</abbr>, <abbr title="D. Michael Miller">DMM</abbr>), pp. 36–41.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-TovinakereSD.html">DAC-2012-TovinakereSD</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A semiempirical model for wakeup time estimation in power-gated logic clusters (<abbr title="Vivek D. Tovinakere">VDT</abbr>, <abbr title="Olivier Sentieys">OS</abbr>, <abbr title="Steven Derrien">SD</abbr>), pp. 48–55.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-JeongKKRS.html">DATE-2012-JeongKKRS</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>MAPG: Memory access power gating (<abbr title="Kwangok Jeong">KJ</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Seokhyeong Kang">SK</abbr>, <abbr title="Tajana Simunic Rosing">TSR</abbr>, <abbr title="Richard D. Strong">RDS</abbr>), pp. 1054–1059.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-PellegriniSCFHJAAB.html">DATE-2012-PellegriniSCFHJAAB</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>CrashTest’ing SWAT: Accurate, gate-level evaluation of symptom-based resiliency solutions (<abbr title="Andrea Pellegrini">AP</abbr>, <abbr title="Robert Smolinski">RS</abbr>, <abbr title="Lei Chen">LC</abbr>, <abbr title="Xin Fu">XF</abbr>, <abbr title="Siva Kumar Sastry Hari">SKSH</abbr>, <abbr title="Junhao Jiang">JJ</abbr>, <abbr title="Sarita V. Adve">SVA</abbr>, <abbr title="Todd M. Austin">TMA</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 1106–1109.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-TangZBM.html">DATE-2012-TangZBM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Transistor-level gate model based statistical timing analysis considering correlations (<abbr title="Qin Tang">QT</abbr>, <abbr title="Amir Zjajo">AZ</abbr>, <abbr title="Michel Berkelaar">MB</abbr>, <abbr title="Nick van der Meijs">NvdM</abbr>), pp. 917–922.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WangRR.html">DATE-2012-WangRR</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Run-time power-gating in caches of GPUs for leakage energy savings (<abbr title="Yue Wang">YW</abbr>, <abbr title="Soumyaroop Roy">SR</abbr>, <abbr title="Nagarajan Ranganathan">NR</abbr>), pp. 300–303.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2012-GalHKPV.html">STOC-2012-GalHKPV</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Tight bounds on computing error-correcting codes by bounded-depth circuits with arbitrary gates (<abbr title="Anna Gál">AG</abbr>, <abbr title="Kristoffer Arnsfelt Hansen">KAH</abbr>, <abbr title="Michal Koucký">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>, <abbr title="Emanuele Viola">EV</abbr>), pp. 479–494.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-CevreroRSBIL.html">DAC-2011-CevreroRSBIL</a> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library (<abbr title="Alessandro Cevrero">AC</abbr>, <abbr title="Francesco Regazzoni">FR</abbr>, <abbr title="Micheal Schwander">MS</abbr>, <abbr title="Stéphane Badel">SB</abbr>, <abbr title="Paolo Ienne">PI</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 1014–1019.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-FuketaIYTNSS.html">DAC-2011-FuketaIYTNSS</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates (<abbr title="Hiroshi Fuketa">HF</abbr>, <abbr title="Satoshi Iida">SI</abbr>, <abbr title="Tadashi Yasufuku">TY</abbr>, <abbr title="Makoto Takamiya">MT</abbr>, <abbr title="Masahiro Nomura">MN</abbr>, <abbr title="Hirofumi Shinohara">HS</abbr>, <abbr title="Takayasu Sakurai">TS</abbr>), pp. 984–989.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-HenrySN.html">DAC-2011-HenrySN</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A case for NEMS-based functional-unit power gating of low-power embedded microprocessors (<abbr title="Michael B. Henry">MBH</abbr>, <abbr title="Meeta Srivastav">MS</abbr>, <abbr title="Leyla Nazhandali">LN</abbr>), pp. 872–877.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-LinH.html">DAC-2011-LinH</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using SAT-based Craig interpolation to enlarge clock gating functions (<abbr title="Ting-Hao Lin">THL</abbr>, <abbr title="Chung-Yang (Ric) Huang">CY(H</abbr>), pp. 621–626.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-XuLY.html">DAC-2011-XuLY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Decoupling for power gating: sources of power noise and design strategies (<abbr title="Tong Xu">TX</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="Boyuan Yan">BY</abbr>), pp. 1002–1007.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ZukoskiYM.html">DAC-2011-ZukoskiYM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Universal logic modules based on double-gate carbon nanotube transistors (<abbr title="Andrew Zukoski">AZ</abbr>, <abbr title="Xuebei Yang">XY</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 884–889.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChandraA.html">DATE-2011-ChandraA</a></dt><dd>Analytical model for SRAM dynamic write-ability degradation due to gate oxide breakdown (<abbr title="Vikas Chandra">VC</abbr>, <abbr title="Robert C. Aitken">RCA</abbr>), pp. 1172–1175.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HsuL.html">DATE-2011-HsuL</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Clock gating optimization with delay-matching (<abbr title="Shih-Jung Hsu">SJH</abbr>, <abbr title="Rung-Bin Lin">RBL</abbr>), pp. 643–648.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KimCSY.html">DATE-2011-KimCSY</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Temporal parallel simulation: A fast gate-level HDL simulation using higher level models (<abbr title="Dusung Kim">DK</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Kyuho Shim">KS</abbr>, <abbr title="Seiyang Yang">SY</abbr>), pp. 1584–1589.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KimCY.html">DATE-2011-KimCY</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A new distributed event-driven gate-level HDL simulation by accurate prediction (<abbr title="Dusung Kim">DK</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Seiyang Yang">SY</abbr>), pp. 547–550.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MistryAFH.html">DATE-2011-MistryAFH</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Sub-clock power-gating technique for minimising leakage power during active mode (<abbr title="Jatin N. Mistry">JNM</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="David Flynn">DF</abbr>, <abbr title="Stephen Hill">SH</abbr>), pp. 106–111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-SterponeCMWF.html">DATE-2011-SterponeCMWF</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A new reconfigurable clock-gating technique for low power SRAM-based FPGAs (<abbr title="Luca Sterpone">LS</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Debora Matos">DM</abbr>, <abbr title="Stephan Wong">SW</abbr>, <abbr title="F. Fakhar">FF</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-YangSSL.html">DATE-2011-YangSSL</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A clock-gating based capture power droop reduction methodology for at-speed scan testing (<abbr title="Bo Yang">BY</abbr>, <abbr title="Amit Sanghani">AS</abbr>, <abbr title="Shantanu Sarangi">SS</abbr>, <abbr title="Chunsheng Liu">CL</abbr>), pp. 197–203.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-2011-Chen.html">ICSE-2011-Chen</a> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>GATE: game-based testing environment (<abbr title="Ning Chen">NC</abbr>), pp. 1078–1081.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-MadanBBA.html">HPCA-2011-MadanBBA</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A case for guarded power gating for multi-core processors (<abbr title="Niti Madan">NM</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="Pradip Bose">PB</abbr>, <abbr title="Murali Annavaram">MA</abbr>), pp. 291–300.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-DadgourHSB.html">DAC-2010-DadgourHSB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS (<abbr title="Hamed F. Dadgour">HFD</abbr>, <abbr title="Muhammad M. Hussain">MMH</abbr>, <abbr title="Casey Smith">CS</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 893–896.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-GuptaKKS.html">DAC-2010-GuptaKKS</a> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Eyecharts: constructive benchmarking of gate sizing heuristics (<abbr title="Puneet Gupta">PG</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Amarnath Kasibhatla">AK</abbr>, <abbr title="Puneet Sharma">PS</abbr>), pp. 597–602.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ObergHITSK.html">DAC-2010-ObergHITSK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span></dt><dd>Theoretical analysis of gate level information flow tracking (<abbr title="Jason Oberg">JO</abbr>, <abbr title="Wei Hu">WH</abbr>, <abbr title="Ali Irturk">AI</abbr>, <abbr title="Mohit Tiwari">MT</abbr>, <abbr title="Timothy Sherwood">TS</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 244–247.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-SeomunSS.html">DAC-2010-SeomunSS</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis and implementation of active mode power gating circuits (<abbr title="Jun Seomun">JS</abbr>, <abbr title="Insup Shin">IS</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 487–492.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-TangZBM.html">DAC-2010-TangZBM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>RDE-based transistor-level gate simulation for statistical static timing analysis (<abbr title="Qin Tang">QT</abbr>, <abbr title="Amir Zjajo">AZ</abbr>, <abbr title="Michel Berkelaar">MB</abbr>, <abbr title="Nick van der Meijs">NvdM</abbr>), pp. 787–792.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-WeiMP.html">DAC-2010-WeiMP</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>Gate-level characterization: foundations and hardware security applications (<abbr title="Sheng Wei">SW</abbr>, <abbr title="Saro Meguerdichian">SM</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 222–227.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChenLTL.html">DATE-2010-ChenLTL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Power gating design for standard-cell-like structured ASICs (<abbr title="Sin-Yu Chen">SYC</abbr>, <abbr title="Rung-Bin Lin">RBL</abbr>, <abbr title="Hui-Hsiang Tung">HHT</abbr>, <abbr title="Kuen-Wey Lin">KWL</abbr>), pp. 514–519.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HenryN.html">DATE-2010-HenryN</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>From transistors to MEMS: Throughput-aware power gating in CMOS circuits (<abbr title="Michael B. Henry">MBH</abbr>, <abbr title="Leyla Nazhandali">LN</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-SrinivasJ.html">DATE-2010-SrinivasJ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Clock gating approaches by IOEX graphs and cluster efficiency plots (<abbr title="Jithendra Srinivas">JS</abbr>, <abbr title="Sukumar Jairam">SJ</abbr>), pp. 638–641.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-YangAFK.html">DATE-2010-YangAFK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Scan based methodology for reliable state retention power gating designs (<abbr title="Sheng Yang">SY</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="David Flynn">DF</abbr>, <abbr title="S. Saqib Khursheed">SSK</abbr>), pp. 69–74.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cscw.png" alt="CSCW"/><a href="../CSCW-2010-KeeganG.html">CSCW-2010-KeeganG</a> <span class="tag"><a href="../tag/social.html" title="social">#social</a></span> <span class="tag"><a href="../tag/social%20media.html" title="social media">#social media</a></span></dt><dd>Egalitarians at the gate: one-sided gatekeeping practices in social media (<abbr title="Brian Keegan">BK</abbr>, <abbr title="Darren Gergle">DG</abbr>), pp. 131–134.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ArbelER.html">DAC-2009-ArbelER</a></dt><dd>Resurrecting infeasible clock-gating functions (<abbr title="Eli Arbel">EA</abbr>, <abbr title="Cindy Eisner">CE</abbr>, <abbr title="Oleg Rokhlenko">OR</abbr>), pp. 160–165.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-BawiecN.html">DAC-2009-BawiecN</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Boolean logic function synthesis for generalised threshold gate circuits (<abbr title="Marek A. Bawiec">MAB</abbr>, <abbr title="Maciej Nikodem">MN</abbr>), pp. 83–86.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ChatterjeeDB.html">DAC-2009-ChatterjeeDB</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Event-driven gate-level simulation with GP-GPUs (<abbr title="Debapriya Chatterjee">DC</abbr>, <abbr title="Andrew DeOrio">AD</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 557–562.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-FujitaKG.html">DAC-2009-FujitaKG</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>Debugging from high level down to gate level (<abbr title="Masahiro Fujita">MF</abbr>, <abbr title="Yoshihisa Kojima">YK</abbr>, <abbr title="Amir Masoud Gharehbaghi">AMG</abbr>), pp. 627–630.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-LeeK.html">DAC-2009-LeeK</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating (<abbr title="Jungseob Lee">JL</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 47–50.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-PotkonjakNNM.html">DAC-2009-PotkonjakNNM</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Hardware Trojan horse detection using gate-level characterization (<abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="Ani Nahapetian">AN</abbr>, <abbr title="Michael Nelson">MN</abbr>, <abbr title="Tammara Massey">TM</abbr>), pp. 688–693.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ShengXM.html">DAC-2009-ShengXM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm (<abbr title="Weiguang Sheng">WS</abbr>, <abbr title="Liyi Xiao">LX</abbr>, <abbr title="Zhigang Mao">ZM</abbr>), pp. 502–507.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-WangCSC.html">DAC-2009-WangCSC</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications (<abbr title="Renshen Wang">RW</abbr>, <abbr title="Nan-Chi Chou">NCC</abbr>, <abbr title="Bill Salefski">BS</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 166–171.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-0002CWCXY.html">DATE-2009-0002CWCXY</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Gate replacement techniques for simultaneous leakage and aging optimization (<abbr title="Yu Wang">YW</abbr>, <abbr title="Xiaoming Chen">XC</abbr>, <abbr title="Wenping Wang">WW</abbr>, <abbr title="Yu Cao">YC</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 328–333.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-BolzaniCMMP.html">DATE-2009-BolzaniCMMP</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Enabling concurrent clock and power gating in an industrial design flow (<abbr title="Letícia Maria Veiras Bolzani">LMVB</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 334–339.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChakrabortyGRP.html">DATE-2009-ChakrabortyGRP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Analysis and optimization of NBTI induced clock skew in gated clock trees (<abbr title="Ashutosh Chakraborty">AC</abbr>, <abbr title="Gokul Ganesan">GG</abbr>, <abbr title="Anand Rajaram">AR</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 296–299.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChatterjeeDB.html">DATE-2009-ChatterjeeDB</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>GCS: High-performance gate-level simulation with GPGPUs (<abbr title="Debapriya Chatterjee">DC</abbr>, <abbr title="Andrew DeOrio">AD</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 1332–1337.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-Held.html">DATE-2009-Held</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Gate sizing for large cell-based designs (<abbr title="Stephan Held">SH</abbr>), pp. 827–832.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-JamaaMM.html">DATE-2009-JamaaMM</a> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis (<abbr title="M. Haykel Ben Jamaa">MHBJ</abbr>, <abbr title="Kartik Mohanram">KM</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 622–627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-KhursheedAH.html">DATE-2009-KhursheedAH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Test cost reduction for multiple-voltage designs with bridge defects through Gate-Sizing (<abbr title="S. Saqib Khursheed">SSK</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Peter Harrod">PH</abbr>), pp. 1349–1354.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-LadharMB.html">DATE-2009-LadharMB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient and accurate method for intra-gate defect diagnoses in nanometer technology and volume data (<abbr title="Aymen Ladhar">AL</abbr>, <abbr title="Mohamed Masmoudi">MM</abbr>, <abbr title="Laroussi Bouzaida">LB</abbr>), pp. 988–993.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2009-TiwariWMMCS.html">ASPLOS-2009-TiwariWMMCS</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span></dt><dd>Complete information flow tracking from the gates up (<abbr title="Mohit Tiwari">MT</abbr>, <abbr title="Hassan M. G. Wassel">HMGW</abbr>, <abbr title="Bita Mazloom">BM</abbr>, <abbr title="Shashidhar Mysore">SM</abbr>, <abbr title="Frederic T. Chong">FTC</abbr>, <abbr title="Timothy Sherwood">TS</abbr>), pp. 109–120.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ChangHHLWL.html">DAC-2008-ChangHHLWL</a></dt><dd>Type-matching clock tree for zero skew clock gating (<abbr title="Chia-Ming Chang">CMC</abbr>, <abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Yuan-Kai Ho">YKH</abbr>, <abbr title="Jia-Zong Lin">JZL</abbr>, <abbr title="Hsin-Po Wang">HPW</abbr>, <abbr title="Yu-Sheng Lu">YSL</abbr>), pp. 714–719.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-FeldmannA.html">DAC-2008-FeldmannA</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards a more physical approach to gate modeling for timing, noise, and power (<abbr title="Peter Feldmann">PF</abbr>, <abbr title="Soroush Abbaspour">SA</abbr>), pp. 453–455.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-FraerKM.html">DAC-2008-FraerKM</a> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A new paradigm for synthesis and propagation of clock gating conditions (<abbr title="Ranan Fraer">RF</abbr>, <abbr title="Gila Kamhi">GK</abbr>, <abbr title="Muhammad K. Mhameed">MKM</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-Hurst.html">DAC-2008-Hurst</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automatic synthesis of clock gating logic with controlled netlist perturbation (<abbr title="Aaron P. Hurst">APH</abbr>), pp. 654–657.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-JiangM.html">DAC-2008-JiangM</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Power gating scheduling for power/ground noise reduction (<abbr title="Hailin Jiang">HJ</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 980–985.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-JiangS.html">DAC-2008-JiangS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Circuit-wise buffer insertion and gate sizing algorithm with scalability (<abbr title="Zhanyuan Jiang">ZJ</abbr>, <abbr title="Weiping Shi">WS</abbr>), pp. 708–713.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-KellerTK.html">DAC-2008-KellerTK</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Challenges in gate level modeling for delay and SI at 65nm and below (<abbr title="Igor Keller">IK</abbr>, <abbr title="King Ho Tam">KHT</abbr>, <abbr title="Vinod Kariat">VK</abbr>), pp. 468–473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-PaikS.html">DAC-2008-PaikS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements (<abbr title="Seungwhun Paik">SP</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 600–605.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-RajaVBG.html">DAC-2008-RajaVBG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Transistor level gate modeling for accurate and fast timing, noise, and power analysis (<abbr title="S. Raja">SR</abbr>, <abbr title="F. Varadi">FV</abbr>, <abbr title="Murat R. Becer">MRB</abbr>, <abbr title="Joao Geada">JG</abbr>), pp. 456–461.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-FrenkilCU.html">DATE-2008-FrenkilCU</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power Gating for Ultra-low Leakage: Physics, Design, and Analysis (<abbr title="Jerry Frenkil">JF</abbr>, <abbr title="Ken Choi">KC</abbr>, <abbr title="Kimiyoshi Usami">KU</abbr>).</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-KulikowskiVWT.html">DATE-2008-KulikowskiVWT</a></dt><dd>Power Balanced Gates Insensitive to Routing Capacitance Mismatch (<abbr title="Konrad J. Kulikowski">KJK</abbr>, <abbr title="Vyas Venkataraman">VV</abbr>, <abbr title="Zhen Wang">ZW</abbr>, <abbr title="Alexander Taubin">AT</abbr>), pp. 1280–1285.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-LeinweberB.html">DATE-2008-LeinweberB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Fine-Grained Supply Gating Through Hypergraph Partitioning and Shannon Decomposition for Active Power Reduction (<abbr title="Lawrence Leinweber">LL</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MucciVMGDGKSCC.html">DATE-2008-MucciVMGDGKSCC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Implementation of Parallel LFSR-based Applications on an Adaptive DSP featuring a Pipelined Configurable Gate Array (<abbr title="Claudio Mucci">CM</abbr>, <abbr title="Luca Vanzolini">LV</abbr>, <abbr title="Ilario Mirimin">IM</abbr>, <abbr title="Daniele Gazzola">DG</abbr>, <abbr title="Antonio Deledda">AD</abbr>, <abbr title="Sebastian Goller">SG</abbr>, <abbr title="Joachim Knäblein">JK</abbr>, <abbr title="Axel Schneider">AS</abbr>, <abbr title="Luca Ciccarelli">LC</abbr>, <abbr title="Fabio Campi">FC</abbr>), pp. 1444–1449.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SathanurPBMMP.html">DATE-2008-SathanurPBMMP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Scalable Algorithmic Framework for Row-Based Power-Gating (<abbr title="Ashoka Visweswara Sathanur">AVS</abbr>, <abbr title="Antonio Pullini">AP</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 379–384.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZhangZYZSPZCMSIC.html">DATE-2008-ZhangZYZSPZCMSIC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network (<abbr title="Wanping Zhang">WZ</abbr>, <abbr title="Yi Zhu">YZ</abbr>, <abbr title="Wenjian Yu">WY</abbr>, <abbr title="Ling Zhang">LZ</abbr>, <abbr title="Rui Shi">RS</abbr>, <abbr title="He Peng">HP</abbr>, <abbr title="Zhi Zhu">ZZ</abbr>, <abbr title="Lew Chua-Eoan">LCE</abbr>, <abbr title="Rajeev Murgai">RM</abbr>, <abbr title="Toshiyuki Shibuya">TS</abbr>, <abbr title="Nuriyoki Ito">NI</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 537–540.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-C-2008-KolesnikovS.html">ICALP-C-2008-KolesnikovS</a></dt><dd>Improved Garbled Circuit: Free XOR Gates and Applications (<abbr title="Vladimir Kolesnikov">VK</abbr>, <abbr title="Thomas Schneider">TS</abbr>), pp. 486–498.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/kdd.png" alt="KDD"/><a href="../KDD-2008-CuiDSAJ.html">KDD-2008-CuiDSAJ</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Learning methods for lung tumor markerless gating in image-guided radiotherapy (<abbr title="Ying Cui">YC</abbr>, <abbr title="Jennifer G. Dy">JGD</abbr>, <abbr title="Gregory C. Sharp">GCS</abbr>, <abbr title="Brian M. Alexander">BMA</abbr>, <abbr title="Steve B. Jiang">SBJ</abbr>), pp. 902–910.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2008-EisnerNY.html">CAV-2008-EisnerNY</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification of Power Gated Designs by Compositional Reasoning (<abbr title="Cindy Eisner">CE</abbr>, <abbr title="Amir Nahir">AN</abbr>, <abbr title="Karen Yorav">KY</abbr>), pp. 433–445.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-AksoyCFM.html">DAC-2007-AksoyCFM</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimization of Area in Digital FIR Filters using Gate-Level Metrics (<abbr title="Levent Aksoy">LA</abbr>, <abbr title="Eduardo A. C. da Costa">EACdC</abbr>, <abbr title="Paulo F. Flores">PFF</abbr>, <abbr title="José C. Monteiro">JCM</abbr>), pp. 420–423.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-HuKH.html">DAC-2007-HuKH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Gate Sizing For Cell Library-Based Designs (<abbr title="Shiyan Hu">SH</abbr>, <abbr title="Mahesh Ketkar">MK</abbr>, <abbr title="Jiang Hu">JH</abbr>), pp. 847–852.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-LiuONG.html">DAC-2007-LiuONG</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>Novel CNTFET-based Reconfigurable Logic Gate Design (<abbr title="J. Liu">JL</abbr>, <abbr title="Ian O'Connor">IO</abbr>, <abbr title="David Navarro">DN</abbr>, <abbr title="Frédéric Gaffiot">FG</abbr>), pp. 276–277.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-SinghalBSLNC.html">DAC-2007-SinghalBSLNC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation (<abbr title="Ritu Singhal">RS</abbr>, <abbr title="Asha Balijepalli">AB</abbr>, <abbr title="Anupama R. Subramaniam">ARS</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 823–828.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-BaneresCK.html">DATE-2007-BaneresCK</a></dt><dd>Layout-aware gate duplication and buffer insertion (<abbr title="David Bañeres">DB</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>), pp. 1367–1372.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2007-Shpilka.html">STOC-2007-Shpilka</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interpolation of depth-3 arithmetic circuits with two multiplication gates (<abbr title="Amir Shpilka">AS</abbr>), pp. 284–293.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2007-LiaoLC.html">ICML-2007-LiaoLC</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/semistructured%20data.html" title="semistructured data">#semistructured data</a></span></dt><dd>Quadratically gated mixture of experts for incomplete data classification (<abbr title="Xuejun Liao">XL</abbr>, <abbr title="Hui Li">HL</abbr>, <abbr title="Lawrence Carin">LC</abbr>), pp. 553–560.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-AnanthanR.html">DAC-2006-AnanthanR</a> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS (<abbr title="Hari Ananthan">HA</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 413–418.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ChengDCW.html">DAC-2006-ChengDCW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction (<abbr title="Lei Cheng">LC</abbr>, <abbr title="Liang Deng">LD</abbr>, <abbr title="Deming Chen">DC</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 117–120.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ChiouCCY.html">DAC-2006-ChiouCCY</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Timing driven power gating (<abbr title="De-Shiuan Chiou">DSC</abbr>, <abbr title="Shih-Hsin Chen">SHC</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>, <abbr title="Chingwei Yeh">CY</abbr>), pp. 121–124.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-DadgourJB.html">DAC-2006-DadgourJB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates (<abbr title="Hamed F. Dadgour">HFD</abbr>, <abbr title="Rajiv V. Joshi">RVJ</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 977–982.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-DavoodiS.html">DAC-2006-DavoodiS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Variability driven gate sizing for binning yield optimization (<abbr title="Azadeh Davoodi">AD</abbr>, <abbr title="Ankur Srivastava">AS</abbr>), pp. 959–964.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-KimSKE.html">DAC-2006-KimSKE</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Physical design methodology of power gating circuits for standard-cell-based design (<abbr title="Hyung-Ock Kim">HOK</abbr>, <abbr title="Youngsoo Shin">YS</abbr>, <abbr title="Hyuk Kim">HK</abbr>, <abbr title="Iksoo Eo">IE</abbr>), pp. 109–112.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-SwahnH.html">DAC-2006-SwahnH</a></dt><dd>Gate sizing: finFETs vs 32nm bulk MOSFETs (<abbr title="Brian Swahn">BS</abbr>, <abbr title="Soha Hassoun">SH</abbr>), pp. 528–531.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-AmelifardFP.html">DATE-2006-AmelifardFP</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reducing the sub-threshold and gate-tunneling leakage of SRAM cells using Dual-Vt and Dual-Tox assignment (<abbr title="Behnam Amelifard">BA</abbr>, <abbr title="Farzan Fallah">FF</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 995–1000.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-BanerjeeRMB.html">DATE-2006-BanerjeeRMB</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low power synthesis of dynamic logic circuits using fine-grained clock gating (<abbr title="Nilanjan Banerjee">NB</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Hamid Mahmoodi-Meimand">HMM</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), pp. 862–867.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Maurer.html">DATE-2006-Maurer</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using conjugate symmetries to enhance gate-level simulations (<abbr title="Peter M. Maurer">PMM</abbr>), pp. 638–643.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-MohantyVK.html">DATE-2006-MohantyVK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits (<abbr title="Saraju P. Mohanty">SPM</abbr>, <abbr title="Ramakrishna Velagapudi">RV</abbr>, <abbr title="Elias Kougianos">EK</abbr>), pp. 1191–1196.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SridharanC.html">DATE-2006-SridharanC</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Modeling multiple input switching of CMOS gates in DSM technology using HDMR (<abbr title="Jayashree Sridharan">JS</abbr>, <abbr title="Tom Chen">TC</abbr>), pp. 626–631.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2006-YangXSP.html">CIAA-2006-YangXSP</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Universality of Hybrid Quantum Gates and Synthesis Without Ancilla Qudits (<abbr title="Guowu Yang">GY</abbr>, <abbr title="Fei Xie">FX</abbr>, <abbr title="Xiaoyu Song">XS</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 279–280.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v1-2006-DawoodBLJS.html">ICPR-v1-2006-DawoodBLJS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Transforming Static CT in Gated PET/CT Studies to Multiple Respiratory Phases (<abbr title="Mohammad Dawood">MD</abbr>, <abbr title="Florian Büther">FB</abbr>, <abbr title="N. Lang">NL</abbr>, <abbr title="Xiaoyi Jiang">XJ</abbr>, <abbr title="Klaus P. Schäfers">KPS</abbr>), pp. 1026–1029.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-BhuniaBCMR.html">DAC-2005-BhuniaBCMR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A novel synthesis approach for active leakage power reduction using dynamic supply gating (<abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Nilanjan Banerjee">NB</abbr>, <abbr title="Qikai Chen">QC</abbr>, <abbr title="Hamid Mahmoodi-Meimand">HMM</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 479–484.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-GaoH.html">DAC-2005-GaoH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages (<abbr title="Feng Gao">FG</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-LuoYYB.html">DAC-2005-LuoYYB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low power network processor design using clock gating (<abbr title="Yan Luo">YL</abbr>, <abbr title="Jia Yu">JY</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Laxmi N. Bhuyan">LNB</abbr>), pp. 712–715.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-SinghNLS.html">DAC-2005-SinghNLS</a> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Robust gate sizing by geometric programming (<abbr title="Jaskirat Singh">JS</abbr>, <abbr title="Vidyasagar Nookala">VN</abbr>, <abbr title="Zhi-Quan Luo">ZQL</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 315–320.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-SrivastavaSASBD.html">DAC-2005-SrivastavaSASBD</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance (<abbr title="Ashish Srivastava">AS</abbr>, <abbr title="Saumil Shah">SS</abbr>, <abbr title="Kanak Agarwal">KA</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 535–540.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-TennakoonS.html">DAC-2005-TennakoonS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient and accurate gate sizing with piecewise convex delay models (<abbr title="Hiran Tennakoon">HT</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 807–812.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-YuanQ.html">DAC-2005-YuanQ</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Enhanced leakage reduction Technique by gate replacement (<abbr title="Lin Yuan">LY</abbr>, <abbr title="Gang Qu">GQ</abbr>), pp. 47–50.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-AgarwalCB.html">DATE-2005-AgarwalCB</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Statistical Timing Based Optimization using Gate Sizing (<abbr title="Aseem Agarwal">AA</abbr>, <abbr title="Kaviraj Chopra">KC</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 400–405.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-CarterOS.html">DATE-2005-CarterOS</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Circuit-Level Modeling for Concurrent Testing of Operational Defects due to Gate Oxide Breakdown (<abbr title="Jonathan R. Carter">JRC</abbr>, <abbr title="Sule Ozev">SO</abbr>, <abbr title="Daniel J. Sorin">DJS</abbr>), pp. 300–305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KumarLTW.html">DATE-2005-KumarLTW</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Probabilistic Collocation Method Based Statistical Gate Delay Model Considering Process Variations and Multiple Input Switching (<abbr title="Y. Satish Kumar">YSK</abbr>, <abbr title="Jun Li">JL</abbr>, <abbr title="Claudio Talarico">CT</abbr>, <abbr title="Janet Meiling Wang">JMW</abbr>), pp. 770–775.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MullerTAL.html">DATE-2005-MullerTAL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit (<abbr title="Paul Muller">PM</abbr>, <abbr title="Armin Tajalli">AT</abbr>, <abbr title="Seyed Mojtaba Atarodi">SMA</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 258–263.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-NeiroukhS.html">DATE-2005-NeiroukhS</a> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Improving the Process-Variation Tolerance of Digital Circuits Using Gate Sizing and Statistical Techniques (<abbr title="Osama Neiroukh">ON</abbr>, <abbr title="Xiaoyu Song">XS</abbr>), pp. 294–299.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-YangHSP.html">DATE-2005-YangHSP</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Exact Synthesis of 3-Qubit Quantum Circuits from Non-Binary Quantum Gates Using Multiple-Valued Logic and Group Theory (<abbr title="Guowu Yang">GY</abbr>, <abbr title="William N. N. Hung">WNNH</abbr>, <abbr title="Xiaoyu Song">XS</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 434–435.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2005-KouckyPT.html">STOC-2005-KouckyPT</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounded-depth circuits: separating wires from gates (<abbr title="Michal Koucký">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>, <abbr title="Denis Thérien">DT</abbr>), pp. 257–265.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2005-ChattopadhyayH.html">ICALP-2005-ChattopadhyayH</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Lower Bounds for Circuits with Few Modular and Symmetric Gates (<abbr title="Arkadev Chattopadhyay">AC</abbr>, <abbr title="Kristoffer Arnsfelt Hansen">KAH</abbr>), pp. 994–1005.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-AdaikkalavanC.html">SAC-2005-AdaikkalavanC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>SmartGate: a smart push-pull approach to support role-based security in web gateways (<abbr title="Raman Adaikkalavan">RA</abbr>, <abbr title="Sharma Chakravarthy">SC</abbr>), pp. 1727–1731.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-JacobsonBHBZEEGLST.html">HPCA-2005-JacobsonBHBZEEGLST</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors (<abbr title="Hans M. Jacobson">HMJ</abbr>, <abbr title="Pradip Bose">PB</abbr>, <abbr title="Zhigang Hu">ZH</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="Victor V. Zyuban">VVZ</abbr>, <abbr title="Richard J. Eickemeyer">RJE</abbr>, <abbr title="Lee Eisen">LE</abbr>, <abbr title="John Griswell">JG</abbr>, <abbr title="Doug Logan">DL</abbr>, <abbr title="Balaram Sinharoy">BS</abbr>, <abbr title="Joel M. Tendler">JMT</abbr>), pp. 238–242.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-AgarwalDB.html">DAC-2004-AgarwalDB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical gate delay model considering multiple input switching (<abbr title="Aseem Agarwal">AA</abbr>, <abbr title="Florentin Dartu">FD</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-GuptaKSS.html">DAC-2004-GuptaKSS</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Selective gate-length biasing for cost-effective runtime leakage control (<abbr title="Puneet Gupta">PG</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Puneet Sharma">PS</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 327–330.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-KanjLAR.html">DAC-2004-KanjLAR</a></dt><dd>Noise characterization of static CMOS gates (<abbr title="Rouwaida Kanj">RK</abbr>, <abbr title="Timothy Lehner">TL</abbr>, <abbr title="Bhavna Agrawal">BA</abbr>, <abbr title="Elyse Rosenbaum">ER</abbr>), pp. 888–893.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-SrivastavaSB04a.html">DAC-2004-SrivastavaSB04a</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment (<abbr title="Ashish Srivastava">AS</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 783–787.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-TaylorS.html">DAC-2004-TaylorS</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Enabling energy efficiency in via-patterned gate array devices (<abbr title="R. Reed Taylor">RRT</abbr>, <abbr title="Herman Schmit">HS</abbr>), pp. 874–878.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BabighianBM.html">DATE-v1-2004-BabighianBM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Scalable ODC-Based Algorithm for RTL Insertion of Gated Clocks (<abbr title="Pietro Babighian">PB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 500–505.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BabighianBM04a.html">DATE-v1-2004-BabighianBM04a</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Sizing and Characterization of Leakage-Control Cells for Layout-Aware Distributed Power-Gating (<abbr title="Pietro Babighian">PB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 720–723.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-BernardiniPM.html">DATE-v2-2004-BernardiniPM</a></dt><dd>A Tunneling Model for Gate Oxide Failure in Deep Sub-Micron Technology (<abbr title="S. Bernardini">SB</abbr>, <abbr title="Jean Michel Portal">JMP</abbr>, <abbr title="Pascal Masson">PM</abbr>), pp. 1404–1405.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-Krupnova.html">DATE-v2-2004-Krupnova</a> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Mapping Multi-Million Gate SoCs on FPGAs: Industrial Methodology and Experience (<abbr title="Helena Krupnova">HK</abbr>), pp. 1236–1243.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-RosselloS.html">DATE-v2-2004-RosselloS</a></dt><dd>A Compact Propagation Delay Model for Deep-Submicron CMOS Gates including Crosstalk (<abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 954–961.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-2004-HymansU.html">SAS-2004-HymansU</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/static%20analysis.html" title="static analysis">#static analysis</a></span></dt><dd>Static Analysis of Gated Data Dependence Graphs (<abbr title="Charles Hymans">CH</abbr>, <abbr title="Eben Upton">EU</abbr>), pp. 197–211.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2004-CanalGS.html">CGO-2004-CanalGS</a></dt><dd>Software-Controlled Operand-Gating (<abbr title="Ramon Canal">RC</abbr>, <abbr title="Antonio González">AG</abbr>, <abbr title="James E. Smith">JES</abbr>), pp. 125–136.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2004-ChenRA.html">HPDC-2004-ChenRA</a> <span class="tag"><a href="../tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/middleware.html" title="middleware">#middleware</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>GATES: A Grid-Based Middleware for Processing Distributed Data Streams (<abbr title="Liang Chen">LC</abbr>, <abbr title="Kolagatla Reddy">KR</abbr>, <abbr title="Gagan Agrawal">GA</abbr>), pp. 192–201.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-BecerBAPOZH.html">DAC-2003-BecerBAPOZH</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Post-route gate sizing for crosstalk noise reduction (<abbr title="Murat R. Becer">MRB</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Ilan Algor">IA</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Chanhee Oh">CO</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 954–957.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-BullockM.html">DAC-2003-BullockM</a></dt><dd>An arbitrary twoqubit computation In 23 elementary gates or less (<abbr title="Stephen S. Bullock">SSB</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 324–329.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-DescampsBGIP.html">DAC-2003-DescampsBGIP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Design of a 17-million gate network processor using a design factory (<abbr title="Gilles-Eric Descamps">GED</abbr>, <abbr title="Satish Bagalkotkar">SB</abbr>, <abbr title="Subramaniam Ganesan">SG</abbr>, <abbr title="Satish Iyengar">SI</abbr>, <abbr title="Alain Pirson">AP</abbr>), pp. 844–849.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-DonnoIBM.html">DAC-2003-DonnoIBM</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Clock-tree power optimization based on RTL clock-gating (<abbr title="Monica Donno">MD</abbr>, <abbr title="Alessandro Ivaldi">AI</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 622–627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-LeeKBS.html">DAC-2003-LeeKBS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Analysis and minimization techniques for total leakage considering gate oxide leakage (<abbr title="Dongwoo Lee">DL</abbr>, <abbr title="Wesley Kwong">WK</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 175–180.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-DingM.html">DATE-2003-DingM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling Noise Transfer Characteristic of Dynamic Logic Gates (<abbr title="Li Ding">LD</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 11114–11117.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-LiBCVR.html">HPCA-2003-LiBCVR</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Deterministic Clock Gating for Microprocessor Power Reduction (<abbr title="Hai Li">HL</abbr>, <abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="T. N. Vijaykumar">TNV</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 113–122.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-AgarwalLR.html">DAC-2002-AgarwalLR</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>DRG-cache: a data retention gated-ground cache for low power (<abbr title="Amit Agarwal">AA</abbr>, <abbr title="Hai Li">HL</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 473–478.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-AnisMEA.html">DAC-2002-AnisMEA</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique (<abbr title="Mohab Anis">MA</abbr>, <abbr title="Mohamed Mahmoud">MM</abbr>, <abbr title="Mohamed I. Elmasry">MIE</abbr>, <abbr title="Shawki Areibi">SA</abbr>), pp. 480–485.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-Berthet.html">DAC-2002-Berthet</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Going mobile: the next horizon for multi-million gate designs in the semi-conductor industry (<abbr title="Christian Berthet">CB</abbr>), pp. 375–378.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-ChangC.html">DAC-2002-ChangC</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Self-referential verification of gate-level implementations of arithmetic circuits (<abbr title="Ying-Tsai Chang">YTC</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 311–316.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-MurugavelR.html">DAC-2002-MurugavelR</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/petri%20net.html" title="petri net">#petri net</a></span></dt><dd>Petri net modeling of gate and interconnect delays for power estimation (<abbr title="Ashok K. Murugavel">AKM</abbr>, <abbr title="N. Ranganathan">NR</abbr>), pp. 455–460.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BayraktarogluO.html">DATE-2002-BayraktarogluO</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Gate Level Fault Diagnosis in Scan-Based BIST (<abbr title="Ismet Bayraktaroglu">IB</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 376–381.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BerkelaarE.html">DATE-2002-BerkelaarE</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient and Effective Redundancy Removal for Million-Gate Circuits (<abbr title="Michel R. C. M. Berkelaar">MRCMB</abbr>, <abbr title="Koen van Eijk">KvE</abbr>), p. 1088.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PronathGA.html">DATE-2002-PronathGA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span></dt><dd>A Test Design Method for Floating Gate Defects (FGD) in Analog Integrated Circuits (<abbr title="Michael Pronath">MP</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 78–83.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-Sheehan.html">DATE-2002-Sheehan</a> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span></dt><dd>Library Compatible Ceff for Gate-Level Timing (<abbr title="Bernard N. Sheehan">BNS</abbr>), pp. 826–830.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/flops.png" alt="FLOPS"/><a href="../FLOPS-2002-BandaDMS.html">FLOPS-2002-BandaDMS</a> <span class="tag"><a href="../tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>To the Gates of HAL: A HAL Tutorial (<abbr title="Maria J. García de la Banda">MJGdlB</abbr>, <abbr title="Bart Demoen">BD</abbr>, <abbr title="Kim Marriott">KM</abbr>, <abbr title="Peter J. Stuckey">PJS</abbr>), pp. 47–66.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2002-BrzozowskiG.html">CIAA-2002-BrzozowskiG</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation of Gate Circuits in the Algebra of Transients (<abbr title="Janusz A. Brzozowski">JAB</abbr>, <abbr title="Mihaela Gheorghiu">MG</abbr>), pp. 57–66.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-ChenGB.html">DAC-2001-ChenGB</a></dt><dd>A New Gate Delay Model for Simultaneous Switching and Its Applications (<abbr title="Liang-Chi Chen">LCC</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 289–294.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-Ciriani.html">DAC-2001-Ciriani</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Logic Minimization using Exclusive OR Gates (<abbr title="Valentina Ciriani">VC</abbr>), pp. 115–120.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-LiebmannLHG.html">DAC-2001-LiebmannLHG</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Enabling Alternating Phase Shifted Mask Designs for a Full Logic Gate Level: Design Rules and Design Rule Checking (<abbr title="Lars Liebmann">LL</abbr>, <abbr title="Jennifer Lund">JL</abbr>, <abbr title="Fook-Luen Heng">FLH</abbr>, <abbr title="Ioana Graur">IG</abbr>), pp. 79–84.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2001-RazS.html">STOC-2001-RazS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Lower bounds for matrix product, in bounded depth circuits with arbitrary gates (<abbr title="Ran Raz">RR</abbr>, <abbr title="Amir Shpilka">AS</abbr>), pp. 409–418.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-CongH.html">DAC-2000-CongH</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Depth optimal incremental mapping for field programmable gate arrays (<abbr title="Jason Cong">JC</abbr>, <abbr title="Hui Huang">HH</abbr>), pp. 290–293.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-NouraniCP.html">DAC-2000-NouraniCP</a></dt><dd>Synthesis-for-testability of controller-datapath pairs that use gated clocks (<abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Joan Carletta">JC</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 613–618.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-ZhouW.html">DAC-2000-ZhouW</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Optimal low power X OR gate decomposition (<abbr title="Hai Zhou">HZ</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 104–107.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-JacobsB.html">DATE-2000-JacobsB</a> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Gate Sizing Using a Statistical Delay Model (<abbr title="E. T. A. F. Jacobs">ETAFJ</abbr>, <abbr title="Michel R. C. M. Berkelaar">MRCMB</abbr>), pp. 283–290.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2000-DamMMS.html">STOC-2000-DamMMS</a> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Self-testing of universal and fault-tolerant sets of quantum gates (<abbr title="Wim van Dam">WvD</abbr>, <abbr title="Frédéric Magniez">FM</abbr>, <abbr title="Michele Mosca">MM</abbr>, <abbr title="Miklos Santha">MS</abbr>), pp. 688–696.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-AlpertDQ.html">DAC-1999-AlpertDQ</a></dt><dd>Buffer Insertion with Accurate Gate and Interconnect Delay Computation (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Anirudh Devgan">AD</abbr>, <abbr title="Stephen T. Quay">STQ</abbr>), pp. 479–484.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-BertaccoDQ.html">DAC-1999-BertaccoDQ</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Cycle-Based Symbolic Simulation of Gate-Level Synchronous Circuits (<abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Maurizio Damiani">MD</abbr>, <abbr title="Stefano Quer">SQ</abbr>), pp. 391–396.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-HashimotoOT.html">DAC-1999-HashimotoOT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design (<abbr title="Masanori Hashimoto">MH</abbr>, <abbr title="Hidetoshi Onodera">HO</abbr>, <abbr title="Keikichi Tamaru">KT</abbr>), pp. 446–451.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-JiangJC.html">DAC-1999-JiangJC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Noise-Constrained Performance Optimization by Simultaneous Gate and Wire Sizing Based on Lagrangian Relaxation (<abbr title="Iris Hui-Ru Jiang">IHRJ</abbr>, <abbr title="Jing-Yang Jou">JYJ</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 90–95.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-NotbauerANR.html">DAC-1999-NotbauerANR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification and Management of a Multimillion-Gate Embedded Core Design (<abbr title="Johann Notbauer">JN</abbr>, <abbr title="Thomas W. Albrecht">TWA</abbr>, <abbr title="Georg Niedrist">GN</abbr>, <abbr title="Stefan Rohringer">SR</abbr>), pp. 425–428.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-YehCCJ.html">DAC-1999-YehCCJ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Gate-Level Design Exploiting Dual Supply Voltages for Power-Driven Applications (<abbr title="Ching-Wei Yeh">CWY</abbr>, <abbr title="Min-Cheng Chang">MCC</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>, <abbr title="Wen-Ben Jone">WBJ</abbr>), pp. 68–71.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-BeniniMMMPS.html">DATE-1999-BeniniMMMPS</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Glitch Power Minimization by Gate Freezing (<abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Riccardo Scarsi">RS</abbr>), pp. 163–167.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-SalekLP.html">DAC-1998-SalekLP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A DSM Design Flow: Putting Floorplanning, Technology-Napping, and Gate-Placement Together (<abbr title="Amir H. Salek">AHS</abbr>, <abbr title="Jinan Lou">JL</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 128–134.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-KassabCAK.html">DATE-1998-KassabCAK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Propagation of Last-Transition-Time Constraints in Gate-Level Timing Analysis (<abbr title="Maroun Kassab">MK</abbr>, <abbr title="Eduard Cerny">EC</abbr>, <abbr title="Sidi Aourid">SA</abbr>, <abbr title="Thomas H. Krodel">THK</abbr>), pp. 796–802.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-LuSJ.html">DATE-1998-LuSJ</a></dt><dd>Technology Mapping for Minimizing Gate and Routing Area (<abbr title="Aiguo Lu">AL</abbr>, <abbr title="Guenter Stenz">GS</abbr>, <abbr title="Frank M. Johannes">FMJ</abbr>), pp. 664–669.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-OhP.html">DATE-1998-OhP</a></dt><dd>Gated Clock Routing Minimizing the Switched Capacitance (<abbr title="Jaewon Oh">JO</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 692–697.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RudnickVECPR.html">DATE-1998-RudnickVECPR</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Sequential Circuit Test Generation Using High-Level and Gate-Level Techniques (<abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Roberto Vietti">RV</abbr>, <abbr title="Akilah Ellis">AE</abbr>, <abbr title="Fulvio Corno">FC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 570–576.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-DartuP.html">DAC-1997-DartuP</a> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling (<abbr title="Florentin Dartu">FD</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 46–51.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-BeniniMMPS.html">EDTC-1997-BeniniMMPS</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks (<abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Riccardo Scarsi">RS</abbr>), pp. 514–520.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-BinhISH.html">DAC-1996-BinhISH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A Hardware/Software Partitioning Algorithm for Designing Pipelined ASIPs with Least Gate Counts (<abbr title="Nguyen-Ngoc Bình">NNB</abbr>, <abbr title="Masaharu Imai">MI</abbr>, <abbr title="Akichika Shiomi">AS</abbr>, <abbr title="Nobuyuki Hikichi">NH</abbr>), pp. 527–532.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ChandramouliS.html">DAC-1996-ChandramouliS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/proximity.html" title="proximity">#proximity</a></span></dt><dd>Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time (<abbr title="V. Chandramouli">VC</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 617–622.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ChenS.html">DAC-1996-ChenS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>An Exact Algorithm for Low Power Library-Specific Gate Re-Sizing (<abbr title="De-Sheng Chen">DSC</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 783–788.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-CongH.html">DAC-1996-CongH</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-based FPGA Design (<abbr title="Jason Cong">JC</abbr>, <abbr title="Yean-Yow Hwang">YYH</abbr>), pp. 726–729.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-CoudertHM.html">DAC-1996-CoudertHM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/comparative.html" title="comparative">#comparative</a></span></dt><dd>New Algorithms for Gate Sizing: A Comparative Study (<abbr title="Olivier Coudert">OC</abbr>, <abbr title="Ramsey W. Haddad">RWH</abbr>, <abbr title="Srilatha Manne">SM</abbr>), pp. 734–739.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-KudvaGJN.html">DAC-1996-KudvaGJN</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis for Hazard-free Customized CMOS Complex-Gate Networks Under Multiple-Input Changes (<abbr title="Prabhakar Kudva">PK</abbr>, <abbr title="Ganesh Gopalakrishnan">GG</abbr>, <abbr title="Hans M. Jacobson">HMJ</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>), pp. 77–82.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-XiD.html">DAC-1996-XiD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Useful-Skew Clock Routing With Gate Sizing for Low Power Design (<abbr title="Joe G. Xi">JGX</abbr>, <abbr title="Wayne Wei-Ming Dai">WWMD</abbr>), pp. 383–388.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-MenezesPP.html">DAC-1995-MenezesPP</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization (<abbr title="Noel Menezes">NM</abbr>, <abbr title="Satyamurthy Pullela">SP</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 690–695.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1995-TuP.html">PLDI-1995-TuP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Building and Placing of Gating Functions (<abbr title="Peng Tu">PT</abbr>, <abbr title="David A. Padua">DAP</abbr>), pp. 47–55.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-1995-MaassW.html">ICML-1995-MaassW</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Learning with Virtual Threshold Gates (<abbr title="Wolfgang Maass">WM</abbr>, <abbr title="Manfred K. Warmuth">MKW</abbr>), pp. 378–386.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-DartuMQP.html">DAC-1994-DartuMQP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Gate-Delay Model for high-Speed CMOS Circuits (<abbr title="Florentin Dartu">FD</abbr>, <abbr title="Noel Menezes">NM</abbr>, <abbr title="Jessica Qian">JQ</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>), pp. 576–580.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-KondratyevKLVY.html">DAC-1994-KondratyevKLVY</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span></dt><dd>Basic Gate Implementation of Speed-Independent Circuits (<abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Bill Lin">BL</abbr>, <abbr title="Peter Vanbekbergen">PV</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 56–62.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-PrasadAB.html">DAC-1994-PrasadAB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A System for Incremental Synthesis to Gate-Level and Reoptimization Following RTL Design Changes (<abbr title="S. C. Prasad">SCP</abbr>, <abbr title="P. Anirudhan">PA</abbr>, <abbr title="Patrick W. Bosshart">PWB</abbr>), pp. 441–446.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-DongenR.html">EDAC-1994-DongenR</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Advanced Analog Circuit Design on a Digital Sea-of-Gates Array (<abbr title="R. van Dongen">RvD</abbr>, <abbr title="V. Rikkink">VR</abbr>), pp. 70–74.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-KunzmannB.html">EDAC-1994-KunzmannB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Gate-Delay Fault Test with Conventional Scan-Design (<abbr title="Arno Kunzmann">AK</abbr>, <abbr title="Frank Böhland">FB</abbr>), pp. 524–528.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-WuM.html">EDAC-1994-WuM</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>An Efficient Router for 2-D Field Programmable Gate Arrays (<abbr title="Yu-Liang Wu">YLW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 412–416.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-XueDJ.html">EDAC-1994-XueDJ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Probability Analysis for CMOS Floating Gate Faults (<abbr title="Hua Xue">HX</abbr>, <abbr title="Chennian Di">CD</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 443–448.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-Grolmusz.html">STOC-1994-Grolmusz</a></dt><dd>A weight-size trade-off for circuits with MOD m gates (<abbr title="Vince Grolmusz">VG</abbr>), pp. 68–74.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-KrauseP.html">STOC-1994-KrauseP</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/power%20of.html" title="power of">#power of</a></span></dt><dd>On the computational power of depth 2 circuits with threshold and modulo gates (<abbr title="Matthias Krause">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>), pp. 48–57.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-ChanSZ.html">DAC-1993-ChanSZ</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>On Routability Prediction for Field-Programmable Gate Arrays (<abbr title="Pak K. Chan">PKC</abbr>, <abbr title="Martine D. F. Schlag">MDFS</abbr>, <abbr title="Jason Y. Zien">JYZ</abbr>), pp. 326–330.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-DamianiYM.html">DAC-1993-DamianiYM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of Combinational Logic Circuits Based on Compatible Gates (<abbr title="Maurizio Damiani">MD</abbr>, <abbr title="Jerry Chih-Yuan Yang">JCYY</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 631–636.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-JoneF.html">DAC-1993-JoneF</a> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Timing Optimization By Gate Resizing And Critical Path Identification (<abbr title="Wen-Ben Jone">WBJ</abbr>, <abbr title="Chen-Liang Fang">CLF</abbr>), pp. 135–140.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-KawarabayashiSS.html">DAC-1993-KawarabayashiSS</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Verification Technique for Gated Clock (<abbr title="Masamichi Kawarabayashi">MK</abbr>, <abbr title="Narendra V. Shenoy">NVS</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 123–127.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-MurgaiBS.html">DAC-1993-MurgaiBS</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Sequential Synthesis for Table Look Up Programmable Gate Arrays (<abbr title="Rajeev Murgai">RM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 224–229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-BoseA.html">DAC-1992-BoseA</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/message%20passing.html" title="message passing">#message passing</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Concurrent Fault Simulation of Logic Gates and Memory Blocks on Message Passing Multicomputers (<abbr title="Soumitra Bose">SB</abbr>, <abbr title="Prathima Agrawal">PA</abbr>), pp. 332–335.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-Malik.html">DAC-1992-Malik</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimization of Primitive Gate Networks Using Multiple Output Two-Level Minimization (<abbr title="Abdul A. Malik">AAM</abbr>), pp. 449–453.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-OkudaO.html">DAC-1992-OkudaO</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Routing Algorithm for SOG Cell Generation on a Dense Gate-Isolated Layout Style (<abbr title="Ryosuke Okuda">RO</abbr>, <abbr title="Sumio Oguri">SO</abbr>), pp. 676–681.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-SawkarT.html">DAC-1992-SawkarT</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Area and Delay Mapping for Table-Look-Up Based Field Programmable Gate Arrays (<abbr title="Prashant Sawkar">PS</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 368–373.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1992-Beigel.html">STOC-1992-Beigel</a></dt><dd>When Do Extra Majority Gates Help? Polylog(n) Majority Gates Are Equivalent to One (<abbr title="Richard Beigel">RB</abbr>), pp. 450–454.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../WSA-1992-GiannottiL.html">WSA-1992-GiannottiL</a> <span class="tag"><a href="../tag/abstract%20interpretation.html" title="abstract interpretation">#abstract interpretation</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Abstract Interpretation for Gate splitting in LOTOS Specifications (<abbr title="Fosca Giannotti">FG</abbr>, <abbr title="Diego Latella">DL</abbr>), pp. 194–204.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-ErcolaniM.html">DAC-1991-ErcolaniM</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Technology Mapping for Electrically Programmable Gate Arrays (<abbr title="Silvia Ercolani">SE</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 234–239.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-Hill.html">DAC-1991-Hill</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>A CAD System for the Design of Field Programmable Gate Arrays (<abbr title="Dwight D. Hill">DDH</abbr>), pp. 187–192.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-JainB.html">DAC-1991-JainB</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Mapping Switch-Level Simulation onto Gate-Level Hardware Accelerators (<abbr title="Alok Jain">AJ</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 219–222.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-Karplus.html">DAC-1991-Karplus</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Xmap: A Technology Mapper for Table-Lookup Field-Programmable Gate Arrays (<abbr title="Kevin Karplus">KK</abbr>), pp. 240–243.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-Karplus91a.html">DAC-1991-Karplus91a</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Amap: A Technology Mapper for Selector-Based Field-Programmable Gate Arrays (<abbr title="Kevin Karplus">KK</abbr>), pp. 244–247.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-Rose.html">DAC-1991-Rose</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Will the Field-Programmable Gata Array Replace the Mask-Programmable Gate Array? (Panel Abstract) (<abbr title="Jonathan Rose">JR</abbr>), p. 779.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ML-1991-OliveiraS.html">ML-1991-OliveiraS</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Learning Concepts by Synthesizing Minimal Threshold Gate Networks (<abbr title="Arlindo L. Oliveira">ALO</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 193–197.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-FrancisRC.html">DAC-1990-FrancisRC</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Chortle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays (<abbr title="Robert J. Francis">RJF</abbr>, <abbr title="Jonathan Rose">JR</abbr>, <abbr title="Kevin Chung">KC</abbr>), pp. 613–619.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-MatsumotoWUSHM.html">DAC-1990-MatsumotoWUSHM</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Datapath Generator Based on Gate-Level Symbolic Layout (<abbr title="Nobu Matsumoto">NM</abbr>, <abbr title="Yoko Watanabe">YW</abbr>, <abbr title="Kimiyoshi Usami">KU</abbr>, <abbr title="Yukio Sugeno">YS</abbr>, <abbr title="Hiroshi Hatada">HH</abbr>, <abbr title="Shojiro Mori">SM</abbr>), pp. 388–393.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-MurgaiNSBS.html">DAC-1990-MurgaiNSBS</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Logic Synthesis for Programmable Gate Arrays (<abbr title="Rajeev Murgai">RM</abbr>, <abbr title="Yoshihito Nishizaki">YN</abbr>, <abbr title="Narendra V. Shenoy">NVS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 620–625.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-SinghC.html">DAC-1990-SinghC</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span></dt><dd>A Transistor Reordering Technique for Gate Matrix Layout (<abbr title="Uminder Singh">US</abbr>, <abbr title="C. Y. Roger Chen">CYRC</abbr>), pp. 462–467.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1990-Szegedy.html">STOC-1990-Szegedy</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Functions with Bounded Symmetric Communication Complexity and Circuits with mod m Gates (<abbr title="Mario Szegedy">MS</abbr>), pp. 278–286.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-AdamsS.html">DAC-1989-AdamsS</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Template Style Considerations for Sea-of-Gates Layout Generation (<abbr title="G. D. Adams">GDA</abbr>, <abbr title="Carlo H. Séquin">CHS</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-IgusaBS.html">DAC-1989-IgusaBS</a></dt><dd>ORCA a Sea-of-Gates Place and Route System (<abbr title="Mitsuru Igusa">MI</abbr>, <abbr title="Mark Beardslee">MB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 122–127.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-IrwinO.html">DAC-1989-IrwinO</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>A Comparison of Four Two-dimensional Gate Matrix Layout Tools (<abbr title="Mary Jane Irwin">MJI</abbr>, <abbr title="Robert Michael Owens">RMO</abbr>), pp. 698–701.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-Leung.html">DAC-1989-Leung</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Behavioral Modeling of Transmission Gates in VHDL (<abbr title="Steven S. Leung">SSL</abbr>), pp. 746–749.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-LinDY.html">DAC-1989-LinDY</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Gate Matrix Layout Synthesis with Two-Dimensional Folding (<abbr title="Ichiang Lin">IL</abbr>, <abbr title="David Hung-Chang Du">DHCD</abbr>, <abbr title="Steve H.-C. Yen">SHCY</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Boehner.html">DAC-1988-Boehner</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>LOGEX — an Automatic Logic Extractor Form Transistor to Gate Level for CMOS Technology (<abbr title="Michael Boehner">MB</abbr>), pp. 517–522.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-ChakravertiC.html">DAC-1988-ChakravertiC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span></dt><dd>Routing Algorithm for Gate Array Macro Cells (<abbr title="Atreyi Chakraverti">AC</abbr>, <abbr title="Moon-Jung Chung">MJC</abbr>), pp. 658–662.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-ChangCS.html">DAC-1988-ChangCS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits (<abbr title="Foong-Charn Chang">FCC</abbr>, <abbr title="Chin-Fu Chen">CFC</abbr>, <abbr title="Prasad Subramaniam">PS</abbr>), pp. 282–287.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-TsayKH.html">DAC-1988-TsayKH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Proud: A Fast Sea-of-Gates Placement Algorithm (<abbr title="Ren-Song Tsay">RST</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>, <abbr title="Chi-Ping Hsu">CPH</abbr>), pp. 318–323.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-ChangCH.html">DAC-1987-ChangCH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Automated Layout Generation Using Gate Matrix Approach (<abbr title="Y.-C. Chang">YCC</abbr>, <abbr title="S. C. Chang">SCC</abbr>, <abbr title="L.-H. Hsu">LHH</abbr>), pp. 552–558.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-RajsumanMJ.html">DAC-1987-RajsumanMJ</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Accuracy of Switch-Level Modeling of Bridging Faults in Complex Gates (<abbr title="Rochit Rajsuman">RR</abbr>, <abbr title="Yashwant K. Malaiya">YKM</abbr>, <abbr title="Anura P. Jayasumana">APJ</abbr>), pp. 244–250.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-FreemanKLN.html">DAC-1986-FreemanKLN</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning (<abbr title="R. D. Freeman">RDF</abbr>, <abbr title="S. M. Kang">SMK</abbr>, <abbr title="C. G. Lin-Hendel">CGLH</abbr>, <abbr title="M. L. Newby">MLN</abbr>), pp. 418–424.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-SaitoSYK.html">DAC-1986-SaitoSYK</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A rule-based logic circuit synthesis system for CMOS gate arrays (<abbr title="Takao Saito">TS</abbr>, <abbr title="Hiroyuki Sugimoto">HS</abbr>, <abbr title="Masami Yamazaki">MY</abbr>, <abbr title="Nobuaki Kawato">NK</abbr>), pp. 594–600.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-ShinshaKSKI.html">DAC-1986-ShinshaKSKI</a> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Incremental logic synthesis through gate logic structure identification (<abbr title="T. Shinsha">TS</abbr>, <abbr title="T. Kubo">TK</abbr>, <abbr title="Y. Sakataya">YS</abbr>, <abbr title="J. Koshishita">JK</abbr>, <abbr title="Koichiro Ishihara">KI</abbr>), pp. 391–397.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1986-BrzozowskiS.html">ICALP-1986-BrzozowskiS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/summary.html" title="summary">#summary</a></span></dt><dd>Correspondence between Ternary Simulation and Binary Race Analysis in Gate Networks (Extended Summary) (<abbr title="Janusz A. Brzozowski">JAB</abbr>, <abbr title="Carl-Johan H. Seger">CJHS</abbr>), pp. 69–78.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-DwyerMBG.html">DAC-1985-DwyerMBG</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>The integration of an advanced gate array router into a fully automated design system (<abbr title="Robert Dwyer">RD</abbr>, <abbr title="Stephen Morris">SM</abbr>, <abbr title="Edward Bard">EB</abbr>, <abbr title="Daniel Green">DG</abbr>), pp. 770–772.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-IachponiVBI.html">DAC-1985-IachponiVBI</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A hierarchical gate array architecture and design methodology (<abbr title="M. Iachponi">MI</abbr>, <abbr title="D. Vail">DV</abbr>, <abbr title="S. Bierly">SB</abbr>, <abbr title="A. Ignatowski">AI</abbr>), pp. 439–442.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-NodaYFKKF.html">DAC-1985-NodaYFKKF</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Automatic layout algorithms for function blocks of CMOS gate arrays (<abbr title="Shigeo Noda">SN</abbr>, <abbr title="Hitoshi Yoshizawa">HY</abbr>, <abbr title="Etsuko Fukuda">EF</abbr>, <abbr title="Haruo Kato">HK</abbr>, <abbr title="Hiroshi Kawanishi">HK</abbr>, <abbr title="Takashi Fujii">TF</abbr>), pp. 46–52.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-OgiharaSM.html">DAC-1985-OgiharaSM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>PATEGE: an automatic DC parametric test generation system for series gated ECL circuits (<abbr title="Takuji Ogihara">TO</abbr>, <abbr title="Shuichi Saruyama">SS</abbr>, <abbr title="Shinichi Murai">SM</abbr>), pp. 212–218.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-SpiraH.html">DAC-1985-SpiraH</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Hardware acceleration of gate array layout (<abbr title="Philip M. Spira">PMS</abbr>, <abbr title="Carl Hage">CH</abbr>), pp. 359–366.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-SteinwegAPN.html">DAC-1985-SteinwegAPN</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Silicon compilation of gate array bases (<abbr title="Russel L. Steinweg">RLS</abbr>, <abbr title="Susan J. Aguirre">SJA</abbr>, <abbr title="Kerry Pierce">KP</abbr>, <abbr title="Scott Nance">SN</abbr>), pp. 435–438.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Blanks.html">DAC-1984-Blanks</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Initial placement of gate arrays using least-squares methods (<abbr title="John P. Blanks">JPB</abbr>), pp. 670–671.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-EtiembleADB.html">DAC-1984-EtiembleADB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Micro-computer oriented algorithms for delay evaluation of MOS gates (<abbr title="Daniel Etiemble">DE</abbr>, <abbr title="V. Adeline">VA</abbr>, <abbr title="Nguyen H. Duyet">NHD</abbr>, <abbr title="J. C. Ballegeer">JCB</abbr>), pp. 358–364.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Hinchliffe.html">DAC-1984-Hinchliffe</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>Commercial gate array physical design automation packages (<abbr title="Frederick Hinchliffe II">FHI</abbr>), pp. 386–387.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-HinchliffeABCKDDL.html">DAC-1984-HinchliffeABCKDDL</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>Workshop introduction to gate array placement and routing packages (<abbr title="Frederick Hinchliffe II">FHI</abbr>, <abbr title="R. V. Alessi">RVA</abbr>, <abbr title="J. Bunik">JB</abbr>, <abbr title="P. Catapano">PC</abbr>, <abbr title="M. Kubota">MK</abbr>, <abbr title="R. H. Dean">RHD</abbr>, <abbr title="E. Dorsey">ED</abbr>, <abbr title="M. Leddell">ML</abbr>), p. 89.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-ReddyAJ.html">DAC-1984-ReddyAJ</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A gate level model for CMOS combinational logic circuits with application to fault detection (<abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Sunil K. Jain">SKJ</abbr>), pp. 504–509.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-TienTCCE.html">DAC-1984-TienTCCE</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>GALA — an automatic layout system for high density CMOS gate arrays (<abbr title="Bou Nin Tien">BNT</abbr>, <abbr title="B. S. Ting">BST</abbr>, <abbr title="J. Cheam">JC</abbr>, <abbr title="Kenneth S. K. Chow">KSKC</abbr>, <abbr title="Scott C. Evans">SCE</abbr>), pp. 657–662.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-WieclawskiP.html">DAC-1984-WieclawskiP</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of negative gate networks realized in weinberger-LIKF layout in a boolean level silicon compiler (<abbr title="Andrzej Wieclawski">AW</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 703–704.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-GamalS.html">DAC-1983-GamalS</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A new statistical model for gate array routing (<abbr title="Abbas El Gamal">AEG</abbr>, <abbr title="Zahir A. Syed">ZAS</abbr>), pp. 671–674.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-GriersonCRHKKMMN.html">DAC-1983-GriersonCRHKKMMN</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span></dt><dd>The UK5000 — successful collaborative development of an integrated design system for a 5000 gate CMOS array with built-in test (<abbr title="J. R. Grierson">JRG</abbr>, <abbr title="B. Cosgrove">BC</abbr>, <abbr title="Daniel Richert">DR</abbr>, <abbr title="R. E. Halliwell">REH</abbr>, <abbr title="Harold Kirk">HK</abbr>, <abbr title="John C. Knight">JCK</abbr>, <abbr title="John A. McLean">JAM</abbr>, <abbr title="J. M. McGrail">JMM</abbr>, <abbr title="C. O. Newton">CON</abbr>), pp. 629–636.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-KirkCSBT.html">DAC-1983-KirkCSBT</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>Placement of irregular circuit elements on non-uniform gate arrays (<abbr title="Harold Kirk">HK</abbr>, <abbr title="P. D. Crowhurst">PDC</abbr>, <abbr title="J. A. Skingley">JAS</abbr>, <abbr title="J. Dan Bowman">JDB</abbr>, <abbr title="G. L. Taylor">GLT</abbr>), pp. 637–643.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-KozakBG.html">DAC-1983-KozakBG</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Design aids for the simulation of bipolar gate arrays (<abbr title="Patrick Kozak">PK</abbr>, <abbr title="Ajoy K. Bose">AKB</abbr>, <abbr title="A. Gupta">AG</abbr>), pp. 286–292.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Krohn.html">DAC-1983-Krohn</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>An over-cell gate array channel router (<abbr title="Howard E. Krohn">HEK</abbr>), pp. 665–670.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-NewtonY.html">DAC-1983-NewtonY</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimisation of global routing for the UK5000 gate array by iteration (<abbr title="C. O. Newton">CON</abbr>, <abbr title="Patricia A. Young">PAY</abbr>), pp. 651–657.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-PrazicB.html">DAC-1983-PrazicB</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Automatic routing of double layer gate arrays using a moving cursor (<abbr title="B. D. Prazic">BDP</abbr>, <abbr title="M. A. Bozier">MAB</abbr>), pp. 644–650.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Robinson.html">DAC-1983-Robinson</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Automatic layout for gate arrays with one layer of metal (<abbr title="Peter Robinson 0001">PR0</abbr>), pp. 658–664.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-GrayBR.html">DAC-1982-GrayBR</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Designing gate arrays using a silicon compiler (<abbr title="John P. Gray">JPG</abbr>, <abbr title="Irene Buchanan">IB</abbr>, <abbr title="Peter S. Robertson">PSR</abbr>), pp. 377–383.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-KangKL.html">DAC-1982-KangKL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Gate matrix layout of random control logic in a 32-bit CMOS CPU chip adaptable to evolving logic design (<abbr title="Sung-Mo Kang">SMK</abbr>, <abbr title="Robert H. Krambeck">RHK</abbr>, <abbr title="Hung-Fai Stephen Law">HFSL</abbr>), pp. 170–174.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-LuhukayK.html">DAC-1982-LuhukayK</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A layout synthesis system for NMOS gate-cells (<abbr title="Joseph F. P. Luhukay">JFPL</abbr>, <abbr title="William J. Kubitz">WJK</abbr>), pp. 307–314.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-McDermott.html">DAC-1982-McDermott</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Transmission gate modeling in an existing three-value simulator (<abbr title="Robert M. McDermott">RMM</abbr>), pp. 678–681.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-ToddHPBGAB.html">DAC-1982-ToddHPBGAB</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>CGALA-a multi technology Gate Array Layout system (<abbr title="Lee F. Todd">LFT</abbr>, <abbr title="J. M. Hansen">JMH</abbr>, <abbr title="S. V. Pantulu">SVP</abbr>, <abbr title="John L. Barron">JLB</abbr>, <abbr title="D. J. Gilbert">DJG</abbr>, <abbr title="R. J. Anderson">RJA</abbr>, <abbr title="A. K. Biyani">AKB</abbr>), pp. 792–801.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-TanakaMNOTK.html">DAC-1981-TanakaMNOTK</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>An integrated computer aided design system for gate array masterslices: Part 1. Logic reorganization system LORES-2 (<abbr title="Chiyoji Tanaka">CT</abbr>, <abbr title="Shinichi Murai">SM</abbr>, <abbr title="Shunichiro Nakamura">SN</abbr>, <abbr title="Takuji Ogihara">TO</abbr>, <abbr title="Masayuki Terai">MT</abbr>, <abbr title="Kozo Kinoshita">KK</abbr>), pp. 59–65.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-TanakaMTYOTKT.html">DAC-1981-TanakaMTYOTKT</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>An integrated computer aided design system for gate array masterslices: Part 2 the layout design system MARS-M3 (<abbr title="Chiyoji Tanaka">CT</abbr>, <abbr title="Shinichi Murai">SM</abbr>, <abbr title="Hiroo Tsuji">HT</abbr>, <abbr title="Toshihiko Yahara">TY</abbr>, <abbr title="Kaoru Okazaki">KO</abbr>, <abbr title="Masayuki Terai">MT</abbr>, <abbr title="Reiji Katoh">RK</abbr>, <abbr title="Mikio Tachibana">MT</abbr>), pp. 812–819.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-LuebbertU.html">DAC-1980-LuebbertU</a></dt><dd>Gate assignment and pack placement: Two approaches compared (<abbr title="Frank Luebbert">FL</abbr>, <abbr title="Mike Ulrey">MU</abbr>), pp. 472–482.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Bening.html">DAC-1979-Bening</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Developments in computer simulation of gate level physical logic (<abbr title="Lionel Bening">LB</abbr>), pp. 561–567.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Wilcox.html">DAC-1979-Wilcox</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Digital logic simulation at the gate and functional level (<abbr title="Philip S. Wilcox">PSW</abbr>), pp. 242–248.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-NishiokaKYSO.html">DAC-1978-NishiokaKYSO</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span></dt><dd>An approach to gate assignment and module placement for printed wiring boards (<abbr title="Ikuo Nishioka">IN</abbr>, <abbr title="Takuji Kurimoto">TK</abbr>, <abbr title="Seiji Yamamoto">SY</abbr>, <abbr title="Isao Shirakawa">IS</abbr>, <abbr title="Hiroshi Ozaki">HO</abbr>), pp. 60–69.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-SchulerC.html">DAC-1977-SchulerC</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An efficient method of fault simulation for digital circuits modeled from boolean gates and memories (<abbr title="Donald M. Schuler">DMS</abbr>, <abbr title="Roger K. Cleghorn">RKC</abbr>), pp. 230–238.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-Case.html">DAC-1976-Case</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Analysis of actual fault mechanisms in CMOS logic gates (<abbr title="Glenn R. Case">GRC</abbr>), pp. 265–270.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-DobesB.html">DAC-1976-DobesB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>The automatic recognition of silicon gate transistor geometries: An LSI design aid program (<abbr title="Ivan Dobes">ID</abbr>, <abbr title="Ron Byrd">RB</abbr>), pp. 327–335.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-Vaughn.html">DAC-1974-Vaughn</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional testing of LSI gate arrays (<abbr title="Glen D. Vaughn">GDV</abbr>), pp. 258–265.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-SzygendaL.html">DAC-1973-SzygendaL</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Integrated techniques for functional and gate-level digital logic simulation (<abbr title="Stephen A. Szygenda">SAS</abbr>, <abbr title="Anthony A. Lekkos">AAL</abbr>), pp. 159–172.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1972-MahS.html">DAC-1972-MahS</a></dt><dd>Techniques of gate assignment (<abbr title="Lee Mah">LM</abbr>, <abbr title="Leon Steinberg">LS</abbr>), pp. 63–71.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1972-Schmidt.html">DAC-1972-Schmidt</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Gate for gate modular replacement of combinational switching networks (<abbr title="Douglas C. Schmidt">DCS</abbr>), pp. 331–340.</dd> <div class="pagevis" style="width:9px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>