* Statistics Report
** Lab Name : digital-vlsi-design-iitg
** GitHub URL : https://github.com/Virtual-Labs/digital-vlsi-design-iitg
** Commit ID : 4515022c790de321d63f15892adceea96ce414d7
** Detailed Statistics : https://github.com/issues

Total number of passed test cases = 143

Total number of defects with S1 severity = 0

Total number of defects with S2 severity = 0

Total number of defects with S3 severity = 0

Total number of failed test cases = 0

|-------------------------------------------------------------------------------------------------------|
| *S.no  |  Experiment Name                 |  Pass Count  |  S1     |  S2     |  S3     |  Fail Count* |
|-------------------------------------------------------------------------------------------------------|
| 1.     |                                  |  0           |  0      |  0      |  0      |  0           |
|-------------------------------------------------------------------------------------------------------|
| 2.     |  Mosfet                          |  23          |  0      |  0      |  0      |  0           |
|-------------------------------------------------------------------------------------------------------|
| 3.     |  CMOSInverter                    |  21          |  0      |  0      |  0      |  0           |
|-------------------------------------------------------------------------------------------------------|
| 4.     |  Latches                         |  19          |  0      |  0      |  0      |  0           |
|-------------------------------------------------------------------------------------------------------|
| 5.     |  Multiplexer                     |  19          |  0      |  0      |  0      |  0           |
|-------------------------------------------------------------------------------------------------------|
| 6.     |  LogicGates                      |  23          |  0      |  0      |  0      |  0           |
|-------------------------------------------------------------------------------------------------------|
| 7.     |  Registers                       |  19          |  0      |  0      |  0      |  0           |
|-------------------------------------------------------------------------------------------------------|
| 8.     |  RingOscillator                  |  19          |  0      |  0      |  0      |  0           |
|-------------------------------------------------------------------------------------------------------|
