Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Wed Nov 19 20:10:51 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt basiclights_impl_1.twr basiclights_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/project/fpga/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 89.5257%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
led_i0_i2/Q                             |          No required time
led_i0_i1/Q                             |          No required time
led_i0_i10/Q                            |          No required time
led_i0_i9/Q                             |          No required time
led_i0_i8/Q                             |          No required time
led_i0_i7/Q                             |          No required time
led_i0_i6/Q                             |          No required time
led_i0_i5/Q                             |          No required time
led_i0_i4/Q                             |          No required time
led_i0_i3/Q                             |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        10
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{pulse_count__189__i3/SR   pulse_count__189__i4/SR}                           
                                        |           No arrival time
pulse_count__189__i13/SR                |           No arrival time
{pulse_count__189__i11/SR   pulse_count__189__i12/SR}                           
                                        |           No arrival time
{pulse_count__189__i9/SR   pulse_count__189__i10/SR}                           
                                        |           No arrival time
{pulse_count__189__i1/SR   pulse_count__189__i2/SR}                           
                                        |           No arrival time
{pulse_count__189__i7/SR   pulse_count__189__i8/SR}                           
                                        |           No arrival time
pulse_count__189__i0/SR                 |           No arrival time
{pulse_count__189__i5/SR   pulse_count__189__i6/SR}                           
                                        |           No arrival time
{pulse_count_latched_i0_i0/SR   pulse_count_latched_i0_i1/SR}                           
                                        |           No arrival time
{led_i0_i2/SR   led_i0_i1/SR}           |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        32
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
square                                  |                     input
led[8]                                  |                    output
led[7]                                  |                    output
led[9]                                  |                    output
led[6]                                  |                    output
led[5]                                  |                    output
led[4]                                  |                    output
led[3]                                  |                    output
led[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_i0_i7/D                              |    3.135 ns 
led_i0_i8/D                              |    3.783 ns 
led_i0_i9/D                              |    3.783 ns 
led_i0_i6/D                              |    3.915 ns 
led_i0_i5/D                              |    3.915 ns 
led_i0_i3/D                              |    6.280 ns 
timer_128__i13/D                         |    6.334 ns 
timer_128__i12/D                         |    6.334 ns 
timer_128__i0/D                          |    6.413 ns 
timer_128__i1/D                          |    6.413 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : pulse_count_latched_i0_i2/Q  (SLICE_R18C3D)
Path End         : led_i0_i7/D  (SLICE_R16C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 7
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.135 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  32      
int_osc                                                      NET DELAY           5.499                  5.499  32      
{pulse_count_latched_i0_i3/CK   pulse_count_latched_i0_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
pulse_count_latched_i0_i2/CK->pulse_count_latched_i0_i2/Q
                                          SLICE_R18C3D       CLK_TO_Q1_DELAY     1.388                  6.887  6       
pulse_count_latched[2]                                       NET DELAY           3.093                  9.980  6       
i1_2_lut_3_lut_adj_25/B->i1_2_lut_3_lut_adj_25/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 10.429  2       
n913                                                         NET DELAY           2.168                 12.597  2       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 13.046  1       
n2250                                                        NET DELAY           2.485                 15.531  1       
i1_4_lut_adj_23/A->i1_4_lut_adj_23/Z      SLICE_R18C5B       B1_TO_F1_DELAY      0.449                 15.980  4       
n4_adj_8                                                     NET DELAY           3.146                 19.126  4       
i1366_2_lut_4_lut/D->i1366_2_lut_4_lut/Z  SLICE_R17C5C       A1_TO_F1_DELAY      0.476                 19.602  3       
n1762                                                        NET DELAY           0.304                 19.906  3       
i1370_4_lut/A->i1370_4_lut/Z              SLICE_R17C5D       C0_TO_F0_DELAY      0.449                 20.355  1       
n1766                                                        NET DELAY           2.168                 22.523  1       
i2042_4_lut/B->i2042_4_lut/Z              SLICE_R16C4A       D1_TO_F1_DELAY      0.476                 22.999  1       
n1764                                                        NET DELAY           0.000                 22.999  1       
led_i0_i7/D                                                  ENDPOINT            0.000                 22.999  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  32      
int_osc                                                      NET DELAY           5.499                 26.332  32      
{led_i0_i8/CK   led_i0_i7/CK}                                CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(22.998)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.135  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_count_latched_i0_i2/Q  (SLICE_R18C3D)
Path End         : led_i0_i8/D  (SLICE_R16C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.783 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  32      
int_osc                                                      NET DELAY           5.499                  5.499  32      
{pulse_count_latched_i0_i3/CK   pulse_count_latched_i0_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
pulse_count_latched_i0_i2/CK->pulse_count_latched_i0_i2/Q
                                          SLICE_R18C3D       CLK_TO_Q1_DELAY     1.388                  6.887  6       
pulse_count_latched[2]                                       NET DELAY           3.093                  9.980  6       
i1_2_lut_3_lut_adj_25/B->i1_2_lut_3_lut_adj_25/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 10.429  2       
n913                                                         NET DELAY           2.168                 12.597  2       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 13.046  1       
n2250                                                        NET DELAY           2.485                 15.531  1       
i1_4_lut_adj_23/A->i1_4_lut_adj_23/Z      SLICE_R18C5B       B1_TO_F1_DELAY      0.449                 15.980  4       
n4_adj_8                                                     NET DELAY           3.278                 19.258  4       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R17C4C       D1_TO_F1_DELAY      0.449                 19.707  2       
n1768                                                        NET DELAY           2.168                 21.875  2       
i2050_2_lut/B->i2050_2_lut/Z              SLICE_R16C4A       D0_TO_F0_DELAY      0.476                 22.351  1       
n1730                                                        NET DELAY           0.000                 22.351  1       
led_i0_i8/D                                                  ENDPOINT            0.000                 22.351  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  32      
int_osc                                                      NET DELAY           5.499                 26.332  32      
{led_i0_i8/CK   led_i0_i7/CK}                                CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(22.350)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.783  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_count_latched_i0_i2/Q  (SLICE_R18C3D)
Path End         : led_i0_i9/D  (SLICE_R17C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.783 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  32      
int_osc                                                      NET DELAY           5.499                  5.499  32      
{pulse_count_latched_i0_i3/CK   pulse_count_latched_i0_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
pulse_count_latched_i0_i2/CK->pulse_count_latched_i0_i2/Q
                                          SLICE_R18C3D       CLK_TO_Q1_DELAY     1.388                  6.887  6       
pulse_count_latched[2]                                       NET DELAY           3.093                  9.980  6       
i1_2_lut_3_lut_adj_25/B->i1_2_lut_3_lut_adj_25/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 10.429  2       
n913                                                         NET DELAY           2.168                 12.597  2       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 13.046  1       
n2250                                                        NET DELAY           2.485                 15.531  1       
i1_4_lut_adj_23/A->i1_4_lut_adj_23/Z      SLICE_R18C5B       B1_TO_F1_DELAY      0.449                 15.980  4       
n4_adj_8                                                     NET DELAY           3.278                 19.258  4       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R17C4C       D1_TO_F1_DELAY      0.449                 19.707  2       
n1768                                                        NET DELAY           2.168                 21.875  2       
i1374_2_lut/B->i1374_2_lut/Z              SLICE_R17C3C       D1_TO_F1_DELAY      0.476                 22.351  1       
n1770                                                        NET DELAY           0.000                 22.351  1       
led_i0_i9/D                                                  ENDPOINT            0.000                 22.351  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  32      
int_osc                                                      NET DELAY           5.499                 26.332  32      
{led_i0_i10/CK   led_i0_i9/CK}                               CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(22.350)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.783  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_count_latched_i0_i2/Q  (SLICE_R18C3D)
Path End         : led_i0_i6/D  (SLICE_R16C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.915 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  32      
int_osc                                                      NET DELAY           5.499                  5.499  32      
{pulse_count_latched_i0_i3/CK   pulse_count_latched_i0_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
pulse_count_latched_i0_i2/CK->pulse_count_latched_i0_i2/Q
                                          SLICE_R18C3D       CLK_TO_Q1_DELAY     1.388                  6.887  6       
pulse_count_latched[2]                                       NET DELAY           3.093                  9.980  6       
i1_2_lut_3_lut_adj_25/B->i1_2_lut_3_lut_adj_25/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 10.429  2       
n913                                                         NET DELAY           2.168                 12.597  2       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 13.046  1       
n2250                                                        NET DELAY           2.485                 15.531  1       
i1_4_lut_adj_23/A->i1_4_lut_adj_23/Z      SLICE_R18C5B       B1_TO_F1_DELAY      0.449                 15.980  4       
n4_adj_8                                                     NET DELAY           3.146                 19.126  4       
i1366_2_lut_4_lut/D->i1366_2_lut_4_lut/Z  SLICE_R17C5C       A1_TO_F1_DELAY      0.449                 19.575  3       
n1762                                                        NET DELAY           2.168                 21.743  3       
i2040_4_lut_4_lut/B->i2040_4_lut_4_lut/Z  SLICE_R16C5D       D0_TO_F0_DELAY      0.476                 22.219  1       
n2263                                                        NET DELAY           0.000                 22.219  1       
led_i0_i6/D                                                  ENDPOINT            0.000                 22.219  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  32      
int_osc                                                      NET DELAY           5.499                 26.332  32      
{led_i0_i6/CK   led_i0_i5/CK}                                CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(22.218)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.915  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_count_latched_i0_i2/Q  (SLICE_R18C3D)
Path End         : led_i0_i5/D  (SLICE_R16C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.915 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  32      
int_osc                                                      NET DELAY           5.499                  5.499  32      
{pulse_count_latched_i0_i3/CK   pulse_count_latched_i0_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
pulse_count_latched_i0_i2/CK->pulse_count_latched_i0_i2/Q
                                          SLICE_R18C3D       CLK_TO_Q1_DELAY     1.388                  6.887  6       
pulse_count_latched[2]                                       NET DELAY           3.093                  9.980  6       
i1_2_lut_3_lut_adj_25/B->i1_2_lut_3_lut_adj_25/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 10.429  2       
n913                                                         NET DELAY           2.168                 12.597  2       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 13.046  1       
n2250                                                        NET DELAY           2.485                 15.531  1       
i1_4_lut_adj_23/A->i1_4_lut_adj_23/Z      SLICE_R18C5B       B1_TO_F1_DELAY      0.449                 15.980  4       
n4_adj_8                                                     NET DELAY           3.146                 19.126  4       
i1366_2_lut_4_lut/D->i1366_2_lut_4_lut/Z  SLICE_R17C5C       A1_TO_F1_DELAY      0.449                 19.575  3       
n1762                                                        NET DELAY           2.168                 21.743  3       
i2061_2_lut_3_lut/B->i2061_2_lut_3_lut/Z  SLICE_R16C5D       D1_TO_F1_DELAY      0.476                 22.219  1       
n1738                                                        NET DELAY           0.000                 22.219  1       
led_i0_i5/D                                                  ENDPOINT            0.000                 22.219  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  32      
int_osc                                                      NET DELAY           5.499                 26.332  32      
{led_i0_i6/CK   led_i0_i5/CK}                                CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(22.218)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.915  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_count_latched_i0_i7/Q  (SLICE_R19C6C)
Path End         : led_i0_i3/D  (SLICE_R17C2A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.280 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  32      
int_osc                                                      NET DELAY           5.499                  5.499  32      
{pulse_count_latched_i0_i7/CK   pulse_count_latched_i0_i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
pulse_count_latched_i0_i7/CK->pulse_count_latched_i0_i7/Q
                                          SLICE_R19C6C       CLK_TO_Q0_DELAY     1.388                  6.887  7       
pulse_count_latched[7]                                       NET DELAY           3.186                 10.073  7       
i1_2_lut_adj_2/A->i1_2_lut_adj_2/Z        SLICE_R17C4D       B0_TO_F0_DELAY      0.449                 10.522  3       
n2351                                                        NET DELAY           2.763                 13.285  3       
i1350_4_lut/C->i1350_4_lut/Z              SLICE_R17C6D       D1_TO_F1_DELAY      0.449                 13.734  3       
n1746                                                        NET DELAY           2.168                 15.902  3       
i1360_3_lut/B->i1360_3_lut/Z              SLICE_R17C5C       D0_TO_F0_DELAY      0.449                 16.351  4       
n1756                                                        NET DELAY           3.027                 19.378  4       
i2046_2_lut_3_lut/B->i2046_2_lut_3_lut/Z  SLICE_R17C2A       C1_TO_F1_DELAY      0.476                 19.854  1       
n2258                                                        NET DELAY           0.000                 19.854  1       
led_i0_i3/D                                                  ENDPOINT            0.000                 19.854  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  32      
int_osc                                                      NET DELAY           5.499                 26.332  32      
{led_i0_i4/CK   led_i0_i3/CK}                                CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(19.853)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.280  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timer_128__i9/Q  (SLICE_R16C11B)
Path End         : timer_128__i13/D  (SLICE_R18C11A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 74.2% (route), 25.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.334 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  32      
int_osc                                                      NET DELAY           5.499                  5.499  32      
{timer_128__i9/CK   timer_128__i8/CK}                        CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
timer_128__i9/CK->timer_128__i9/Q         SLICE_R16C11B      CLK_TO_Q0_DELAY     1.388                  6.887  2       
timer[9]                                                     NET DELAY           2.617                  9.504  2       
i1_2_lut_adj_16/A->i1_2_lut_adj_16/Z      SLICE_R16C9A       C0_TO_F0_DELAY      0.449                  9.953  2       
n2354                                                        NET DELAY           2.168                 12.121  2       
i1_4_lut_adj_6/B->i1_4_lut_adj_6/Z        SLICE_R16C10B      D0_TO_F0_DELAY      0.476                 12.597  1       
n2356                                                        NET DELAY           0.304                 12.901  1       
i182_4_lut/A->i182_4_lut/Z                SLICE_R16C10B      C1_TO_F1_DELAY      0.449                 13.350  1       
n28                                                          NET DELAY           2.168                 15.518  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R16C10C      D1_TO_F1_DELAY      0.449                 15.967  18      
n2256                                                        NET DELAY           3.357                 19.324  18      
i1130_2_lut/B->i1130_2_lut/Z              SLICE_R18C11A      D0_TO_F0_DELAY      0.476                 19.800  1       
timer_17__N_1[13]                                            NET DELAY           0.000                 19.800  1       
timer_128__i13/D                                             ENDPOINT            0.000                 19.800  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  32      
int_osc                                                      NET DELAY           5.499                 26.332  32      
{timer_128__i13/CK   timer_128__i12/CK}                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(19.799)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.334  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timer_128__i9/Q  (SLICE_R16C11B)
Path End         : timer_128__i12/D  (SLICE_R18C11A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 74.2% (route), 25.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.334 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  32      
int_osc                                                      NET DELAY           5.499                  5.499  32      
{timer_128__i9/CK   timer_128__i8/CK}                        CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
timer_128__i9/CK->timer_128__i9/Q         SLICE_R16C11B      CLK_TO_Q0_DELAY     1.388                  6.887  2       
timer[9]                                                     NET DELAY           2.617                  9.504  2       
i1_2_lut_adj_16/A->i1_2_lut_adj_16/Z      SLICE_R16C9A       C0_TO_F0_DELAY      0.449                  9.953  2       
n2354                                                        NET DELAY           2.168                 12.121  2       
i1_4_lut_adj_6/B->i1_4_lut_adj_6/Z        SLICE_R16C10B      D0_TO_F0_DELAY      0.476                 12.597  1       
n2356                                                        NET DELAY           0.304                 12.901  1       
i182_4_lut/A->i182_4_lut/Z                SLICE_R16C10B      C1_TO_F1_DELAY      0.449                 13.350  1       
n28                                                          NET DELAY           2.168                 15.518  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R16C10C      D1_TO_F1_DELAY      0.449                 15.967  18      
n2256                                                        NET DELAY           3.357                 19.324  18      
i1132_2_lut/B->i1132_2_lut/Z              SLICE_R18C11A      D1_TO_F1_DELAY      0.476                 19.800  1       
timer_17__N_1[12]                                            NET DELAY           0.000                 19.800  1       
timer_128__i12/D                                             ENDPOINT            0.000                 19.800  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  32      
int_osc                                                      NET DELAY           5.499                 26.332  32      
{timer_128__i13/CK   timer_128__i12/CK}                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(19.799)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.334  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timer_128__i9/Q  (SLICE_R16C11B)
Path End         : timer_128__i0/D  (SLICE_R18C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 74.1% (route), 25.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.413 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  32      
int_osc                                                      NET DELAY           5.499                  5.499  32      
{timer_128__i9/CK   timer_128__i8/CK}                        CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
timer_128__i9/CK->timer_128__i9/Q         SLICE_R16C11B      CLK_TO_Q0_DELAY     1.388                  6.887  2       
timer[9]                                                     NET DELAY           2.617                  9.504  2       
i1_2_lut_adj_16/A->i1_2_lut_adj_16/Z      SLICE_R16C9A       C0_TO_F0_DELAY      0.449                  9.953  2       
n2354                                                        NET DELAY           2.168                 12.121  2       
i1_4_lut_adj_6/B->i1_4_lut_adj_6/Z        SLICE_R16C10B      D0_TO_F0_DELAY      0.476                 12.597  1       
n2356                                                        NET DELAY           0.304                 12.901  1       
i182_4_lut/A->i182_4_lut/Z                SLICE_R16C10B      C1_TO_F1_DELAY      0.449                 13.350  1       
n28                                                          NET DELAY           2.168                 15.518  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R16C10C      D1_TO_F1_DELAY      0.449                 15.967  18      
n2256                                                        NET DELAY           3.278                 19.245  18      
i1119_2_lut/B->i1119_2_lut/Z              SLICE_R18C10A      D0_TO_F0_DELAY      0.476                 19.721  1       
timer_17__N_1[0]                                             NET DELAY           0.000                 19.721  1       
timer_128__i0/D                                              ENDPOINT            0.000                 19.721  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  32      
int_osc                                                      NET DELAY           5.499                 26.332  32      
{timer_128__i0/CK   timer_128__i1/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(19.720)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.413  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timer_128__i9/Q  (SLICE_R16C11B)
Path End         : timer_128__i1/D  (SLICE_R18C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 74.1% (route), 25.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.413 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  32      
int_osc                                                      NET DELAY           5.499                  5.499  32      
{timer_128__i9/CK   timer_128__i8/CK}                        CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
timer_128__i9/CK->timer_128__i9/Q         SLICE_R16C11B      CLK_TO_Q0_DELAY     1.388                  6.887  2       
timer[9]                                                     NET DELAY           2.617                  9.504  2       
i1_2_lut_adj_16/A->i1_2_lut_adj_16/Z      SLICE_R16C9A       C0_TO_F0_DELAY      0.449                  9.953  2       
n2354                                                        NET DELAY           2.168                 12.121  2       
i1_4_lut_adj_6/B->i1_4_lut_adj_6/Z        SLICE_R16C10B      D0_TO_F0_DELAY      0.476                 12.597  1       
n2356                                                        NET DELAY           0.304                 12.901  1       
i182_4_lut/A->i182_4_lut/Z                SLICE_R16C10B      C1_TO_F1_DELAY      0.449                 13.350  1       
n28                                                          NET DELAY           2.168                 15.518  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R16C10C      D1_TO_F1_DELAY      0.449                 15.967  18      
n2256                                                        NET DELAY           3.278                 19.245  18      
i1143_2_lut/B->i1143_2_lut/Z              SLICE_R18C10A      D1_TO_F1_DELAY      0.476                 19.721  1       
timer_17__N_1[1]                                             NET DELAY           0.000                 19.721  1       
timer_128__i1/D                                              ENDPOINT            0.000                 19.721  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  32      
int_osc                                                      NET DELAY           5.499                 26.332  32      
{timer_128__i0/CK   timer_128__i1/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(19.720)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.413  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
pulse_count_latched_i0_i7/D              |    1.743 ns 
pulse_count_latched_i0_i13/D             |    1.743 ns 
pulse_count_latched_i0_i12/D             |    1.743 ns 
square_sync2_c/D                         |    1.743 ns 
pulse_count_latched_i0_i0/D              |    1.743 ns 
pulse_count__189__i11/D                  |    1.913 ns 
pulse_count__189__i12/D                  |    1.913 ns 
pulse_count__189__i13/D                  |    1.913 ns 
pulse_count__189__i3/D                   |    1.913 ns 
pulse_count__189__i4/D                   |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : pulse_count__189__i7/Q  (SLICE_R19C5A)
Path End         : pulse_count_latched_i0_i7/D  (SLICE_R19C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{pulse_count__189__i7/CK   pulse_count__189__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pulse_count__189__i7/CK->pulse_count__189__i7/Q
                                          SLICE_R19C5A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
pulse_count[7]                                               NET DELAY        0.712                  4.575  2       
SLICE_48/D0->SLICE_48/F0                  SLICE_R19C6C       D0_TO_F0_DELAY   0.252                  4.827  1       
pulse_count[7].sig_009.FeedThruLUT                           NET DELAY        0.000                  4.827  1       
pulse_count_latched_i0_i7/D                                  ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{pulse_count_latched_i0_i7/CK   pulse_count_latched_i0_i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_count__189__i13/Q  (SLICE_R19C5D)
Path End         : pulse_count_latched_i0_i13/D  (SLICE_R18C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
pulse_count__189__i13/CK                                     CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pulse_count__189__i13/CK->pulse_count__189__i13/Q
                                          SLICE_R19C5D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
pulse_count[13]                                              NET DELAY        0.712                  4.575  2       
SLICE_42/D0->SLICE_42/F0                  SLICE_R18C6D       D0_TO_F0_DELAY   0.252                  4.827  1       
pulse_count[13].sig_003.FeedThruLUT                          NET DELAY        0.000                  4.827  1       
pulse_count_latched_i0_i13/D                                 ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{pulse_count_latched_i0_i13/CK   pulse_count_latched_i0_i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_count__189__i12/Q  (SLICE_R19C5C)
Path End         : pulse_count_latched_i0_i12/D  (SLICE_R18C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{pulse_count__189__i11/CK   pulse_count__189__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pulse_count__189__i12/CK->pulse_count__189__i12/Q
                                          SLICE_R19C5C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
pulse_count[12]                                              NET DELAY        0.712                  4.575  2       
SLICE_42/D1->SLICE_42/F1                  SLICE_R18C6D       D1_TO_F1_DELAY   0.252                  4.827  1       
pulse_count[12].sig_004.FeedThruLUT                          NET DELAY        0.000                  4.827  1       
pulse_count_latched_i0_i12/D                                 ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{pulse_count_latched_i0_i13/CK   pulse_count_latched_i0_i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : square_sync1_c/Q  (SLICE_R19C3A)
Path End         : square_sync2_c/D  (SLICE_R19C3A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{square_sync2_c/CK   square_sync1_c/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
square_sync1_c/CK->square_sync1_c/Q       SLICE_R19C3A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
square_sync1                                                 NET DELAY        0.712                  4.575  1       
SLICE_37/D0->SLICE_37/F0                  SLICE_R19C3A       D0_TO_F0_DELAY   0.252                  4.827  1       
square_sync1.sig_001.FeedThruLUT                             NET DELAY        0.000                  4.827  1       
square_sync2_c/D                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{square_sync2_c/CK   square_sync1_c/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_count__189__i0/Q  (SLICE_R19C4A)
Path End         : pulse_count_latched_i0_i0/D  (SLICE_R18C3A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
pulse_count__189__i0/CK                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pulse_count__189__i0/CK->pulse_count__189__i0/Q
                                          SLICE_R19C4A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
pulse_count[0]                                               NET DELAY        0.712                  4.575  2       
SLICE_18/D0->SLICE_18/F0                  SLICE_R18C3A       D0_TO_F0_DELAY   0.252                  4.827  1       
pulse_count[0].sig_000.FeedThruLUT                           NET DELAY        0.000                  4.827  1       
pulse_count_latched_i0_i0/D                                  ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{pulse_count_latched_i0_i0/CK   pulse_count_latched_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_count__189__i11/Q  (SLICE_R19C5C)
Path End         : pulse_count__189__i11/D  (SLICE_R19C5C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{pulse_count__189__i11/CK   pulse_count__189__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pulse_count__189__i11/CK->pulse_count__189__i11/Q
                                          SLICE_R19C5C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
pulse_count[11]                                              NET DELAY        0.882                  4.745  2       
pulse_count__189_add_4_13/C0->pulse_count__189_add_4_13/S0
                                          SLICE_R19C5C       C0_TO_F0_DELAY   0.252                  4.997  1       
pulse_count_13__N_19[11]                                     NET DELAY        0.000                  4.997  1       
pulse_count__189__i11/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{pulse_count__189__i11/CK   pulse_count__189__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_count__189__i12/Q  (SLICE_R19C5C)
Path End         : pulse_count__189__i12/D  (SLICE_R19C5C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{pulse_count__189__i11/CK   pulse_count__189__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pulse_count__189__i12/CK->pulse_count__189__i12/Q
                                          SLICE_R19C5C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
pulse_count[12]                                              NET DELAY        0.882                  4.745  2       
pulse_count__189_add_4_13/C1->pulse_count__189_add_4_13/S1
                                          SLICE_R19C5C       C1_TO_F1_DELAY   0.252                  4.997  1       
pulse_count_13__N_19[12]                                     NET DELAY        0.000                  4.997  1       
pulse_count__189__i12/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{pulse_count__189__i11/CK   pulse_count__189__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_count__189__i13/Q  (SLICE_R19C5D)
Path End         : pulse_count__189__i13/D  (SLICE_R19C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
pulse_count__189__i13/CK                                     CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pulse_count__189__i13/CK->pulse_count__189__i13/Q
                                          SLICE_R19C5D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
pulse_count[13]                                              NET DELAY        0.882                  4.745  2       
pulse_count__189_add_4_15/C0->pulse_count__189_add_4_15/S0
                                          SLICE_R19C5D       C0_TO_F0_DELAY   0.252                  4.997  1       
pulse_count_13__N_19[13]                                     NET DELAY        0.000                  4.997  1       
pulse_count__189__i13/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
pulse_count__189__i13/CK                                     CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_count__189__i3/Q  (SLICE_R19C4C)
Path End         : pulse_count__189__i3/D  (SLICE_R19C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{pulse_count__189__i3/CK   pulse_count__189__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pulse_count__189__i3/CK->pulse_count__189__i3/Q
                                          SLICE_R19C4C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
pulse_count[3]                                               NET DELAY        0.882                  4.745  2       
pulse_count__189_add_4_5/C0->pulse_count__189_add_4_5/S0
                                          SLICE_R19C4C       C0_TO_F0_DELAY   0.252                  4.997  1       
pulse_count_13__N_19[3]                                      NET DELAY        0.000                  4.997  1       
pulse_count__189__i3/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{pulse_count__189__i3/CK   pulse_count__189__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_count__189__i4/Q  (SLICE_R19C4C)
Path End         : pulse_count__189__i4/D  (SLICE_R19C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{pulse_count__189__i3/CK   pulse_count__189__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pulse_count__189__i4/CK->pulse_count__189__i4/Q
                                          SLICE_R19C4C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
pulse_count[4]                                               NET DELAY        0.882                  4.745  2       
pulse_count__189_add_4_5/C1->pulse_count__189_add_4_5/S1
                                          SLICE_R19C4C       C1_TO_F1_DELAY   0.252                  4.997  1       
pulse_count_13__N_19[4]                                      NET DELAY        0.000                  4.997  1       
pulse_count__189__i4/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  33      
int_osc                                                      NET DELAY        3.084                  3.084  33      
{pulse_count__189__i3/CK   pulse_count__189__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



