## Generated SDC file "/tmp/alt6202_4531786395188011779.dir/0001_sopcgen/fir_equalizer_0002.sdc"

create_clock -name {clk} -period "50 MHz" [get_ports {clk}]
