# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=riscv64 -mcpu=sifive-p470 -iterations=1 -instruction-tables=full %p/../../Inputs/rvv/bitwise.s | FileCheck %s

# CHECK:      Resources:
# CHECK-NEXT: [0]   - SiFiveP400Div:1
# CHECK-NEXT: [1]   - SiFiveP400FEXQ0:1
# CHECK-NEXT: [2]   - SiFiveP400FloatDiv:1
# CHECK-NEXT: [3]   - SiFiveP400IEXQ0:1
# CHECK-NEXT: [4]   - SiFiveP400IEXQ1:1
# CHECK-NEXT: [5]   - SiFiveP400IEXQ2:1
# CHECK-NEXT: [6]   - SiFiveP400IntArith:3 SiFiveP400IEXQ0, SiFiveP400IEXQ1, SiFiveP400IEXQ2
# CHECK-NEXT: [7]   - SiFiveP400Load:1
# CHECK-NEXT: [8]   - SiFiveP400Store:1
# CHECK-NEXT: [9]   - SiFiveP400VDiv:1
# CHECK-NEXT: [10]  - SiFiveP400VEXQ0:1
# CHECK-NEXT: [11]  - SiFiveP400VFloatDiv:1
# CHECK-NEXT: [12]  - SiFiveP400VLD:1
# CHECK-NEXT: [13]  - SiFiveP400VST:1

# CHECK:      Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK-NEXT: [7]: Bypass Latency
# CHECK-NEXT: [8]: Resources (<Name> | <Name>[<ReleaseAtCycle>] | <Name>[<AcquireAtCycle>,<ReleaseAtCycle])
# CHECK-NEXT: [9]: LLVM Opcode Name

# CHECK:      [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]                                        [9]                        Instructions:
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VAND_VV                    vand.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VAND_VX                    vand.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VAND_VI                    vand.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VOR_VV                     vor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VOR_VX                     vor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VOR_VI                     vor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VXOR_VV                    vxor.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VXOR_VX                    vxor.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      2     8.00                         2     SiFiveP400VEXQ0[8]                         VXOR_VI                    vxor.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRA_WV                   vnsra.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRA_WX                   vnsra.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRA_WI                   vnsra.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRL_WV                   vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRL_WX                   vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNSRL_WI                   vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIPU_WI                 vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIPU_WV                 vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIPU_WX                 vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIP_WI                  vnclip.wi	v8, v16, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIP_WV                  vnclip.wv	v8, v16, v24
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      2     4.00                         2     SiFiveP400VEXQ0[4]                         VNCLIP_WX                  vnclip.wx	v8, v16, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSLL_VI                    vsll.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSLL_VV                    vsll.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSLL_VX                    vsll.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRA_VI                    vsra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRA_VV                    vsra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRA_VX                    vsra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRL_VI                    vsrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRL_VV                    vsrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      2     1.00                         2     SiFiveP400VEXQ0                            VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      2     2.00                         2     SiFiveP400VEXQ0[2]                         VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      4     4.00                         4     SiFiveP400VEXQ0[4]                         VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      8     8.00                         8     SiFiveP400VEXQ0[8]                         VSRL_VX                    vsrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRA_VI                   vssra.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRA_VV                   vssra.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRA_VX                   vssra.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRL_VI                   vssrl.vi	v8, v8, 12
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRL_VV                   vssrl.vv	v8, v8, v8
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  1      6     1.00                         6     SiFiveP400VEXQ0                            VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  1      6     2.00                         6     SiFiveP400VEXQ0[2]                         VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  1      6     4.00                         6     SiFiveP400VEXQ0[4]                         VSSRL_VX                   vssrl.vx	v8, v8, t5
# CHECK-NEXT:  1      1     1.00                  U      1     SiFiveP400IEXQ1,SiFiveP400IntArith         VSETVLI                    vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  1      6     8.00                         6     SiFiveP400VEXQ0[8]                         VSSRL_VX                   vssrl.vx	v8, v8, t5

# CHECK:      Resources:
# CHECK-NEXT: [0]   - SiFiveP400Div
# CHECK-NEXT: [1]   - SiFiveP400FEXQ0
# CHECK-NEXT: [2]   - SiFiveP400FloatDiv
# CHECK-NEXT: [3]   - SiFiveP400IEXQ0
# CHECK-NEXT: [4]   - SiFiveP400IEXQ1
# CHECK-NEXT: [5]   - SiFiveP400IEXQ2
# CHECK-NEXT: [6]   - SiFiveP400Load
# CHECK-NEXT: [7]   - SiFiveP400Store
# CHECK-NEXT: [8]   - SiFiveP400VDiv
# CHECK-NEXT: [9]   - SiFiveP400VEXQ0
# CHECK-NEXT: [10]  - SiFiveP400VFloatDiv
# CHECK-NEXT: [11]  - SiFiveP400VLD
# CHECK-NEXT: [12]  - SiFiveP400VST

# CHECK:      Resource pressure per iteration:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]    [9]    [10]   [11]   [12]
# CHECK-NEXT:  -      -      -      -     708.00  -      -      -      -     1908.00  -     -      -

# CHECK:      Resource pressure by instruction:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]    [9]    [10]   [11]   [12]   Instructions:
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vand.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vand.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vand.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vxor.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vxor.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vxor.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsra.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsra.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsra.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsrl.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsrl.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnsrl.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclipu.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclipu.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclipu.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclip.wi	v8, v16, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclip.wv	v8, v16, v24
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vnclip.wx	v8, v16, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsll.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsll.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsll.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vsrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssra.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssra.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssra.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssrl.vi	v8, v8, 12
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssrl.vv	v8, v8, v8
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, mf8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e8, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, mf4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e16, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, mf2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e32, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m1, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     1.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m2, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     2.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m4, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     4.00    -      -      -     vssrl.vx	v8, v8, t5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -      -     vsetvli	t3, zero, e64, m8, tu, mu
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -     8.00    -      -      -     vssrl.vx	v8, v8, t5
