

================================================================
== Vivado HLS Report for 'parse_audio_buffer_signal'
================================================================
* Date:           Tue May 09 15:14:13 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        parse_audio
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.71|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5002|  5002|  5002|  5002|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  5000|  5000|         2|          1|          1|  5000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (!tmp)
	3  / (tmp)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %signals_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str15, [1 x i8]* @p_str16, [1 x i8]* @p_str17)

ST_1: stg_6 [1/1] 1.57ns
:1  br label %1


 <State 2>: 2.21ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i14 [ 0, %0 ], [ %i_2, %2 ]

ST_2: tmp [1/1] 2.21ns
:1  %tmp = icmp ult i14 %i, -6384

ST_2: stg_9 [1/1] 0.00ns
:2  br i1 %tmp, label %2, label %3

ST_2: i_2 [1/1] 1.96ns
:8  %i_2 = add i14 %i, 2


 <State 3>: 3.71ns
ST_3: stg_11 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5000, i64 5000, i64 5000)

ST_3: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

ST_3: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: tmp_6 [1/1] 1.00ns
:3  %tmp_6 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %signals_V)

ST_3: tmp_s [1/1] 0.00ns
:4  %tmp_s = zext i14 %i to i64

ST_3: amp_buf_addr [1/1] 0.00ns
:5  %amp_buf_addr = getelementptr [10000 x float]* %amp_buf, i64 0, i64 %tmp_s

ST_3: stg_17 [1/1] 2.71ns
:6  store float %tmp_6, float* %amp_buf_addr, align 4

ST_3: empty_13 [1/1] 0.00ns
:7  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_2)

ST_3: stg_19 [1/1] 0.00ns
:9  br label %1


 <State 4>: 0.00ns
ST_4: stg_20 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
