/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Mon May 15 16:34:29 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_pipelined_h__
#define __mktop_pipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_pipelined module */
class MOD_mktop_pipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_d_cache_cache_data_memory;
  MOD_Reg<tUInt8> INST_d_cache_cache_data_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_d_cache_cache_data_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_d_cache_cache_data_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_d_cache_cache_data_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_d_cache_cache_data_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_d_cache_cache_data_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_writeWithResp;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_0;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_1;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_10;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_11;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_12;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_13;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_14;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_15;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_2;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_3;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_4;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_5;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_6;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_7;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_8;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_9;
  MOD_Reg<tUInt32> INST_d_cache_hitCount;
  MOD_CReg<tUInt64> INST_d_cache_hitQ_rv;
  MOD_Fifo<tUInt8> INST_d_cache_loadOffsetQ;
  MOD_Wire<tUInt8> INST_d_cache_lockL1_port_0;
  MOD_Wire<tUInt8> INST_d_cache_lockL1_port_1;
  MOD_Reg<tUInt8> INST_d_cache_lockL1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d_cache_lockL1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_d_cache_lockL1_register;
  MOD_Fifo<tUWide> INST_d_cache_memReqQ;
  MOD_Fifo<tUWide> INST_d_cache_memRespQ;
  MOD_Reg<tUInt32> INST_d_cache_missCount;
  MOD_Reg<tUWide> INST_d_cache_missReq;
  MOD_Wire<tUInt8> INST_d_cache_mshr_port_0;
  MOD_Wire<tUInt8> INST_d_cache_mshr_port_1;
  MOD_Reg<tUInt8> INST_d_cache_mshr_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d_cache_mshr_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_d_cache_mshr_register;
  MOD_Fifo<tUWide> INST_d_cache_storeQ;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_0;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_1;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_10;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_11;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_12;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_13;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_14;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_15;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_2;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_3;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_4;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_5;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_6;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_7;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_8;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_9;
  MOD_Reg<tUInt8> INST_d_cache_validArray_0;
  MOD_Reg<tUInt8> INST_d_cache_validArray_1;
  MOD_Reg<tUInt8> INST_d_cache_validArray_10;
  MOD_Reg<tUInt8> INST_d_cache_validArray_11;
  MOD_Reg<tUInt8> INST_d_cache_validArray_12;
  MOD_Reg<tUInt8> INST_d_cache_validArray_13;
  MOD_Reg<tUInt8> INST_d_cache_validArray_14;
  MOD_Reg<tUInt8> INST_d_cache_validArray_15;
  MOD_Reg<tUInt8> INST_d_cache_validArray_2;
  MOD_Reg<tUInt8> INST_d_cache_validArray_3;
  MOD_Reg<tUInt8> INST_d_cache_validArray_4;
  MOD_Reg<tUInt8> INST_d_cache_validArray_5;
  MOD_Reg<tUInt8> INST_d_cache_validArray_6;
  MOD_Reg<tUInt8> INST_d_cache_validArray_7;
  MOD_Reg<tUInt8> INST_d_cache_validArray_8;
  MOD_Reg<tUInt8> INST_d_cache_validArray_9;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_dram_bram_memory;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_dram_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_dram_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_dram_dl1_d_0_rv;
  MOD_CReg<tUWide> INST_dram_dl1_d_1_rv;
  MOD_CReg<tUWide> INST_dram_dl1_d_2_rv;
  MOD_CReg<tUWide> INST_dram_dl1_d_3_rv;
  MOD_CReg<tUWide> INST_dram_dl2_d_0_rv;
  MOD_CReg<tUWide> INST_dram_dl2_d_1_rv;
  MOD_CReg<tUWide> INST_dram_dl2_d_2_rv;
  MOD_CReg<tUWide> INST_dram_dl2_d_3_rv;
  MOD_Fifo<tUWide> INST_dram_reqQ;
  MOD_Reg<tUWide> INST_dreq;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_i_cache_cache_data_memory;
  MOD_Reg<tUInt8> INST_i_cache_cache_data_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_i_cache_cache_data_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_i_cache_cache_data_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_i_cache_cache_data_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_i_cache_cache_data_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_i_cache_cache_data_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_writeWithResp;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_0;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_1;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_10;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_11;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_12;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_13;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_14;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_15;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_2;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_3;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_4;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_5;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_6;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_7;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_8;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_9;
  MOD_Reg<tUInt32> INST_i_cache_hitCount;
  MOD_CReg<tUWide> INST_i_cache_hitQ_rv;
  MOD_Fifo<tUInt8> INST_i_cache_loadOffsetQ;
  MOD_Fifo<tUWide> INST_i_cache_memReqQ;
  MOD_Fifo<tUWide> INST_i_cache_memRespQ;
  MOD_Reg<tUInt32> INST_i_cache_missCount;
  MOD_Reg<tUWide> INST_i_cache_missReq;
  MOD_Wire<tUInt8> INST_i_cache_mshr_port_0;
  MOD_Wire<tUInt8> INST_i_cache_mshr_port_1;
  MOD_Reg<tUInt8> INST_i_cache_mshr_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_i_cache_mshr_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_i_cache_mshr_register;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_0;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_1;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_10;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_11;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_12;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_13;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_14;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_15;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_2;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_3;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_4;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_5;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_6;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_7;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_8;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_9;
  MOD_Reg<tUInt8> INST_i_cache_validArray_0;
  MOD_Reg<tUInt8> INST_i_cache_validArray_1;
  MOD_Reg<tUInt8> INST_i_cache_validArray_10;
  MOD_Reg<tUInt8> INST_i_cache_validArray_11;
  MOD_Reg<tUInt8> INST_i_cache_validArray_12;
  MOD_Reg<tUInt8> INST_i_cache_validArray_13;
  MOD_Reg<tUInt8> INST_i_cache_validArray_14;
  MOD_Reg<tUInt8> INST_i_cache_validArray_15;
  MOD_Reg<tUInt8> INST_i_cache_validArray_2;
  MOD_Reg<tUInt8> INST_i_cache_validArray_3;
  MOD_Reg<tUInt8> INST_i_cache_validArray_4;
  MOD_Reg<tUInt8> INST_i_cache_validArray_5;
  MOD_Reg<tUInt8> INST_i_cache_validArray_6;
  MOD_Reg<tUInt8> INST_i_cache_validArray_7;
  MOD_Reg<tUInt8> INST_i_cache_validArray_8;
  MOD_Reg<tUInt8> INST_i_cache_validArray_9;
  MOD_Reg<tUWide> INST_ireq;
  MOD_Fifo<tUWide> INST_mmioreq;
  MOD_mkpipelined INST_rv_core;
 
 /* Constructor */
 public:
  MOD_mktop_pipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_d_cache_missReq_58_BIT_64___d622;
  tUWide DEF_dram_reqQ_first____d108;
  tUWide DEF_dram_dl2_d_3_rv_port0__read____d818;
  tUWide DEF_dram_dl2_d_0_rv_port1__read____d114;
  tUWide DEF_dram_dl1_d_3_rv_port0__read____d803;
  tUWide DEF_dram_dl1_d_0_rv_port1__read____d103;
  tUWide DEF_i_cache_missReq___d283;
  tUWide DEF_i_cache_hitQ_rv_port1__read____d850;
  tUWide DEF_i_cache_hitQ_rv_port0__read____d179;
  tUWide DEF_d_cache_missReq___d558;
  tUInt64 DEF_d_cache_hitQ_rv_port1__read____d926;
  tUInt8 DEF_d_cache_mshr_register__h40010;
  tUInt8 DEF_b__h33793;
  tUInt8 DEF_i_cache_mshr_register__h16470;
  tUInt8 DEF_b__h10253;
  tUInt8 DEF_b__h872;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_s1___d427;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_s1___d153;
  tUInt8 DEF_dram_bram_serverAdapter_s1___d35;
  tUInt8 DEF_d_cache_dirtyArray_15__h44939;
  tUInt8 DEF_d_cache_dirtyArray_14__h44937;
  tUInt8 DEF_d_cache_dirtyArray_13__h44935;
  tUInt8 DEF_d_cache_dirtyArray_12__h44933;
  tUInt8 DEF_d_cache_dirtyArray_11__h44931;
  tUInt8 DEF_d_cache_dirtyArray_10__h44929;
  tUInt8 DEF_d_cache_dirtyArray_9__h44927;
  tUInt8 DEF_d_cache_dirtyArray_8__h44925;
  tUInt8 DEF_d_cache_dirtyArray_7__h44923;
  tUInt8 DEF_d_cache_dirtyArray_6__h44921;
  tUInt8 DEF_d_cache_dirtyArray_5__h44919;
  tUInt8 DEF_d_cache_dirtyArray_4__h44917;
  tUInt8 DEF_d_cache_dirtyArray_3__h44915;
  tUInt8 DEF_d_cache_dirtyArray_2__h44913;
  tUInt8 DEF_d_cache_dirtyArray_1__h44911;
  tUInt8 DEF_d_cache_dirtyArray_0__h44909;
  tUInt8 DEF_d_cache_validArray_15__h45477;
  tUInt8 DEF_d_cache_validArray_14__h45475;
  tUInt8 DEF_d_cache_validArray_13__h45473;
  tUInt8 DEF_d_cache_validArray_12__h45471;
  tUInt8 DEF_d_cache_validArray_11__h45469;
  tUInt8 DEF_d_cache_validArray_10__h45467;
  tUInt8 DEF_d_cache_validArray_9__h45465;
  tUInt8 DEF_d_cache_validArray_8__h45463;
  tUInt8 DEF_d_cache_validArray_7__h45461;
  tUInt8 DEF_d_cache_validArray_6__h45459;
  tUInt8 DEF_d_cache_validArray_5__h45457;
  tUInt8 DEF_d_cache_validArray_4__h45455;
  tUInt8 DEF_d_cache_validArray_3__h45453;
  tUInt8 DEF_d_cache_validArray_2__h45451;
  tUInt8 DEF_d_cache_validArray_1__h45449;
  tUInt8 DEF_d_cache_validArray_0__h45447;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_cnt_3_whas____d406;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_cnt_2_whas____d404;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_cnt_1_whas____d403;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_outData_ff_i__ETC___d398;
  tUInt8 DEF_i_cache_dirtyArray_15__h20750;
  tUInt8 DEF_i_cache_dirtyArray_14__h20748;
  tUInt8 DEF_i_cache_dirtyArray_13__h20746;
  tUInt8 DEF_i_cache_dirtyArray_12__h20744;
  tUInt8 DEF_i_cache_dirtyArray_11__h20742;
  tUInt8 DEF_i_cache_dirtyArray_10__h20740;
  tUInt8 DEF_i_cache_dirtyArray_9__h20738;
  tUInt8 DEF_i_cache_dirtyArray_8__h20736;
  tUInt8 DEF_i_cache_dirtyArray_7__h20734;
  tUInt8 DEF_i_cache_dirtyArray_6__h20732;
  tUInt8 DEF_i_cache_dirtyArray_5__h20730;
  tUInt8 DEF_i_cache_dirtyArray_4__h20728;
  tUInt8 DEF_i_cache_dirtyArray_3__h20726;
  tUInt8 DEF_i_cache_dirtyArray_2__h20724;
  tUInt8 DEF_i_cache_dirtyArray_1__h20722;
  tUInt8 DEF_i_cache_dirtyArray_0__h20720;
  tUInt8 DEF_i_cache_validArray_15__h21288;
  tUInt8 DEF_i_cache_validArray_14__h21286;
  tUInt8 DEF_i_cache_validArray_13__h21284;
  tUInt8 DEF_i_cache_validArray_12__h21282;
  tUInt8 DEF_i_cache_validArray_11__h21280;
  tUInt8 DEF_i_cache_validArray_10__h21278;
  tUInt8 DEF_i_cache_validArray_9__h21276;
  tUInt8 DEF_i_cache_validArray_8__h21274;
  tUInt8 DEF_i_cache_validArray_7__h21272;
  tUInt8 DEF_i_cache_validArray_6__h21270;
  tUInt8 DEF_i_cache_validArray_5__h21268;
  tUInt8 DEF_i_cache_validArray_4__h21266;
  tUInt8 DEF_i_cache_validArray_3__h21264;
  tUInt8 DEF_i_cache_validArray_2__h21262;
  tUInt8 DEF_i_cache_validArray_1__h21260;
  tUInt8 DEF_i_cache_validArray_0__h21258;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_cnt_3_whas____d132;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_cnt_2_whas____d130;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_cnt_1_whas____d129;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_outData_ff_i__ETC___d124;
  tUInt8 DEF_dram_bram_serverAdapter_cnt_3_whas____d13;
  tUInt8 DEF_dram_bram_serverAdapter_cnt_2_whas____d11;
  tUInt8 DEF_dram_bram_serverAdapter_cnt_1_whas____d10;
  tUInt8 DEF_dram_bram_serverAdapter_outData_ff_i_notEmpty____d4;
  tUInt8 DEF_x2__h21344;
  tUInt8 DEF_x2__h45533;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_s1_27_BIT_0___d428;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_s1_53_BIT_0___d154;
  tUInt8 DEF_dram_bram_serverAdapter_s1_5_BIT_0___d36;
  tUInt8 DEF_SEL_ARR_d_cache_validArray_0_62_d_cache_validA_ETC___d579;
  tUInt8 DEF_SEL_ARR_d_cache_dirtyArray_0_41_d_cache_dirtyA_ETC___d560;
  tUInt8 DEF_SEL_ARR_i_cache_validArray_0_87_i_cache_validA_ETC___d304;
  tUInt8 DEF_SEL_ARR_i_cache_dirtyArray_0_66_i_cache_dirtyA_ETC___d285;
  tUInt8 DEF_IF_d_cache_mshr_port_0_whas__45_THEN_d_cache_m_ETC___d448;
  tUInt8 DEF_IF_i_cache_mshr_port_0_whas__71_THEN_i_cache_m_ETC___d174;
 
 /* Local definitions */
 private:
  tUWide DEF_rv_core_getIReq___d831;
  tUWide DEF_rv_core_getMMIOReq___d938;
  tUWide DEF_rv_core_getDReq___d868;
  tUWide DEF_d_cache_memReqQ_first____d812;
  tUWide DEF_i_cache_memReqQ_first____d797;
  tUWide DEF_dram_dl2_d_3_rv_port1__read____d78;
  tUWide DEF_dram_dl2_d_2_rv_port1__read____d86;
  tUWide DEF_dram_dl2_d_2_rv_port0__read____d76;
  tUWide DEF_dram_dl2_d_1_rv_port1__read____d94;
  tUWide DEF_dram_dl2_d_1_rv_port0__read____d84;
  tUWide DEF_dram_dl2_d_0_rv_port0__read____d92;
  tUWide DEF_dram_dl1_d_3_rv_port1__read____d53;
  tUWide DEF_dram_dl1_d_2_rv_port1__read____d62;
  tUWide DEF_dram_dl1_d_2_rv_port0__read____d51;
  tUWide DEF_dram_dl1_d_1_rv_port1__read____d70;
  tUWide DEF_dram_dl1_d_1_rv_port0__read____d60;
  tUWide DEF_dram_dl1_d_0_rv_port0__read____d68;
  tUWide DEF_d_cache_memRespQ_first____d648;
  tUWide DEF_d_cache_cache_data_serverAdapter_outData_enqw__ETC___d401;
  tUWide DEF_d_cache_cache_data_serverAdapter_outData_ff_fi_ETC___d471;
  tUWide DEF_d_cache_cache_data_memory_read____d434;
  tUWide DEF_i_cache_memRespQ_first____d368;
  tUWide DEF_i_cache_cache_data_serverAdapter_outData_enqw__ETC___d127;
  tUWide DEF_i_cache_cache_data_serverAdapter_outData_ff_fi_ETC___d190;
  tUWide DEF_i_cache_cache_data_memory_read____d160;
  tUWide DEF_x_wget__h378;
  tUWide DEF_x_first__h263;
  tUWide DEF_v__h1447;
  tUWide DEF_ireq___d855;
  tUWide DEF_mmioreq_first____d955;
  tUWide DEF_dreq___d931;
  tUWide DEF_d_cache_storeQ_first____d746;
  tUInt32 DEF__read__h37347;
  tUInt32 DEF__read__h37316;
  tUInt32 DEF__read__h37285;
  tUInt32 DEF__read__h37254;
  tUInt32 DEF__read__h37223;
  tUInt32 DEF__read__h37192;
  tUInt32 DEF__read__h37161;
  tUInt32 DEF__read__h37130;
  tUInt32 DEF__read__h37099;
  tUInt32 DEF__read__h37068;
  tUInt32 DEF__read__h37037;
  tUInt32 DEF__read__h37006;
  tUInt32 DEF__read__h36975;
  tUInt32 DEF__read__h36944;
  tUInt32 DEF__read__h36913;
  tUInt32 DEF__read__h36882;
  tUInt32 DEF__read__h13807;
  tUInt32 DEF__read__h13776;
  tUInt32 DEF__read__h13745;
  tUInt32 DEF__read__h13714;
  tUInt32 DEF__read__h13683;
  tUInt32 DEF__read__h13652;
  tUInt32 DEF__read__h13621;
  tUInt32 DEF__read__h13590;
  tUInt32 DEF__read__h13559;
  tUInt32 DEF__read__h13528;
  tUInt32 DEF__read__h13497;
  tUInt32 DEF__read__h13466;
  tUInt32 DEF__read__h13435;
  tUInt32 DEF__read__h13404;
  tUInt32 DEF__read__h13373;
  tUInt32 DEF__read__h13342;
  tUInt8 DEF_d_cache_mshr_readBeforeLaterWrites_0_read____d465;
  tUInt8 DEF_i_cache_mshr_readBeforeLaterWrites_0_read____d184;
  tUWide DEF_x3__h57200;
  tUWide DEF_x3__h57479;
  tUWide DEF_x__h57650;
  tUWide DEF_x__h57375;
  tUWide DEF_x__h5181;
  tUWide DEF_x__h4923;
  tUWide DEF_x__h4665;
  tUWide DEF_x__h3340;
  tUWide DEF_x__h3082;
  tUWide DEF_x__h2824;
  tUWide DEF_rv_core_getIReq_31_BITS_97_TO_0___d849;
  tUWide DEF_i_cache_missReq_83_BITS_96_TO_0___d343;
  tUWide DEF_rv_core_getDReq_68_BITS_64_TO_0___d889;
  tUWide DEF_x__h60648;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d475;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d479;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d483;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d487;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d491;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d495;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d499;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d503;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d507;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d511;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d515;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d519;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d523;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d527;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d531;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d535;
  tUWide DEF_v__h57517;
  tUWide DEF_v__h57242;
  tUWide DEF_IF_d_cache_missReq_58_BIT_64_22_THEN_IF_d_cach_ETC___d704;
  tUWide DEF_IF_d_cache_missReq_58_BITS_37_TO_34_45_EQ_15_4_ETC___d703;
  tUWide DEF_old_data__h47903;
  tUWide DEF_IF_d_cache_cache_data_serverAdapter_outData_en_ETC___d613;
  tUWide DEF_old_data__h23714;
  tUWide DEF_IF_i_cache_cache_data_serverAdapter_outData_en_ETC___d338;
  tUWide DEF_IF_dram_bram_serverAdapter_outData_ff_i_notEmp_ETC___d112;
  tUWide DEF_x__h476;
  tUInt8 DEF_IF_d_cache_mshr_readBeforeLaterWrites_0_read___ETC___d588;
  tUInt8 DEF_IF_d_cache_mshr_readBeforeLaterWrites_0_read___ETC___d540;
  tUInt8 DEF_IF_i_cache_mshr_readBeforeLaterWrites_0_read___ETC___d313;
  tUInt8 DEF_IF_i_cache_mshr_readBeforeLaterWrites_0_read___ETC___d265;
  tUInt8 DEF__0_CONCAT_DONTCARE___d26;
  tUWide DEF_i_cache_memReqQ_first__97_CONCAT_1___d798;
  tUWide DEF_d_cache_memReqQ_first__12_CONCAT_0___d813;
  tUWide DEF__1_CONCAT_SEL_ARR_i_cache_tagArray_0_19_i_cache_ETC___d340;
  tUWide DEF__1_CONCAT_SEL_ARR_d_cache_tagArray_0_94_d_cache_ETC___d615;
  tUWide DEF__0_CONCAT_i_cache_missReq_83_BITS_96_TO_0_43_CO_ETC___d344;
  tUWide DEF__0_CONCAT_d_cache_missReq_58_BITS_63_TO_0_18_CO_ETC___d619;
  tUWide DEF__1_CONCAT_IF_dram_bram_serverAdapter_outData_ff_ETC___d113;
  tUWide DEF__1_CONCAT_dram_dl2_d_0_rv_port0__read__2_BITS_5_ETC___d99;
  tUWide DEF__1_CONCAT_dram_dl2_d_1_rv_port0__read__4_BITS_5_ETC___d91;
  tUWide DEF__1_CONCAT_dram_dl2_d_2_rv_port0__read__6_BITS_5_ETC___d83;
  tUWide DEF__1_CONCAT_dram_dl1_d_0_rv_port0__read__8_BITS_5_ETC___d75;
  tUWide DEF__1_CONCAT_dram_dl1_d_2_rv_port0__read__1_BITS_5_ETC___d59;
  tUWide DEF__1_CONCAT_dram_dl1_d_1_rv_port0__read__0_BITS_5_ETC___d67;
  tUWide DEF__0_CONCAT_DONTCARE___d57;
  tUWide DEF_IF_d_cache_missReq_58_BITS_37_TO_34_45_EQ_15_4_ETC___d696;
  tUWide DEF_IF_d_cache_storeQ_first__46_BITS_37_TO_34_48_E_ETC___d789;
  tUWide DEF_IF_d_cache_storeQ_first__46_BITS_37_TO_34_48_E_ETC___d784;
  tUWide DEF_IF_d_cache_missReq_58_BITS_37_TO_34_45_EQ_15_4_ETC___d689;
  tUWide DEF_IF_d_cache_storeQ_first__46_BITS_37_TO_34_48_E_ETC___d779;
  tUWide DEF_IF_d_cache_missReq_58_BITS_37_TO_34_45_EQ_15_4_ETC___d682;
  tUWide DEF_IF_d_cache_storeQ_first__46_BITS_37_TO_34_48_E_ETC___d774;
  tUWide DEF_IF_d_cache_missReq_58_BITS_37_TO_34_45_EQ_15_4_ETC___d675;
  tUWide DEF_IF_d_cache_storeQ_first__46_BITS_37_TO_34_48_E_ETC___d769;
  tUWide DEF_IF_d_cache_missReq_58_BITS_37_TO_34_45_EQ_15_4_ETC___d668;
  tUWide DEF_IF_d_cache_storeQ_first__46_BITS_37_TO_34_48_E_ETC___d764;
  tUWide DEF_IF_d_cache_missReq_58_BITS_37_TO_34_45_EQ_15_4_ETC___d661;
  tUWide DEF_IF_d_cache_storeQ_first__46_BITS_37_TO_34_48_E_ETC___d759;
  tUWide DEF_ireq_55_BITS_100_TO_65_56_CONCAT_i_cache_hitQ__ETC___d858;
  tUWide DEF_dreq_31_BITS_67_TO_32_32_CONCAT_d_cache_hitQ_r_ETC___d934;
  tUWide DEF__1_CONCAT_SEL_ARR_IF_i_cache_cache_data_serverA_ETC___d264;
  tUWide DEF__1_CONCAT_SEL_ARR_i_cache_memRespQ_first__68_BI_ETC___d394;
  tUWide DEF__0_CONCAT_DONTCARE___d854;
 
 /* Rules */
 public:
  void RL_dram_bram_serverAdapter_outData_enqueue();
  void RL_dram_bram_serverAdapter_outData_dequeue();
  void RL_dram_bram_serverAdapter_cnt_finalAdd();
  void RL_dram_bram_serverAdapter_s1__dreg_update();
  void RL_dram_bram_serverAdapter_stageReadResponseAlways();
  void RL_dram_bram_serverAdapter_moveToOutFIFO();
  void RL_dram_bram_serverAdapter_overRun();
  void RL_dram_dl1_try_move();
  void RL_dram_dl1_try_move_1();
  void RL_dram_dl1_try_move_2();
  void RL_dram_dl2_try_move();
  void RL_dram_dl2_try_move_1();
  void RL_dram_dl2_try_move_2();
  void RL_dram_deq1();
  void RL_dram_deq2();
  void RL_i_cache_cache_data_serverAdapter_outData_enqueue();
  void RL_i_cache_cache_data_serverAdapter_outData_dequeue();
  void RL_i_cache_cache_data_serverAdapter_cnt_finalAdd();
  void RL_i_cache_cache_data_serverAdapter_s1__dreg_update();
  void RL_i_cache_cache_data_serverAdapter_stageReadResponseAlways();
  void RL_i_cache_cache_data_serverAdapter_moveToOutFIFO();
  void RL_i_cache_cache_data_serverAdapter_overRun();
  void RL_i_cache_mshr_canonicalize();
  void RL_i_cache_bram_to_hitQ();
  void RL_i_cache_startMiss_BRAMReq();
  void RL_i_cache_startMiss_BRAMResp();
  void RL_i_cache_sendFillReq();
  void RL_i_cache_waitFillResp();
  void RL_d_cache_cache_data_serverAdapter_outData_enqueue();
  void RL_d_cache_cache_data_serverAdapter_outData_dequeue();
  void RL_d_cache_cache_data_serverAdapter_cnt_finalAdd();
  void RL_d_cache_cache_data_serverAdapter_s1__dreg_update();
  void RL_d_cache_cache_data_serverAdapter_stageReadResponseAlways();
  void RL_d_cache_cache_data_serverAdapter_moveToOutFIFO();
  void RL_d_cache_cache_data_serverAdapter_overRun();
  void RL_d_cache_mshr_canonicalize();
  void RL_d_cache_lockL1_canonicalize();
  void RL_d_cache_bram_to_hitQ();
  void RL_d_cache_startMiss_BRAMReq();
  void RL_d_cache_startMiss_BRAMResp();
  void RL_d_cache_sendFillReq();
  void RL_d_cache_waitFillResp();
  void RL_d_cache_waitStore();
  void RL_tic();
  void RL_connectICacheDram();
  void RL_connectDramICache();
  void RL_connectDCacheDram();
  void RL_connectDramDCache();
  void RL_requestI();
  void RL_responseI();
  void RL_requestD();
  void RL_responseD();
  void RL_requestMMIO();
  void RL_responseMMIO();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
};

#endif /* ifndef __mktop_pipelined_h__ */
