$date
	Sun Oct 23 05:37:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#166121
b10010 !
1"
#166122
b10010 &
b10010 %
1$
#166123
0"
#166126
b1001 &
b1001 %
#166130
b11100 &
b11100 %
#166134
b1110 &
b1110 %
#166138
b111 &
b111 %
#166142
b10110 &
b10110 %
#166146
b1011 &
b1011 %
#166150
b100010 &
b100010 %
#166154
b10001 &
b10001 %
#166158
b110100 &
b110100 %
#166162
b11010 &
b11010 %
#166166
b1101 &
b1101 %
#166170
b101000 &
b101000 %
#166174
b10100 &
b10100 %
#166178
b1010 &
b1010 %
#166182
b101 &
b101 %
#166186
b10000 &
b10000 %
#166190
b1000 &
b1000 %
#166194
b100 &
b100 %
#166198
b10 &
b10 %
#166202
b1 &
b1 %
1#
#166206
b0 &
0#
b0 %
0$
#1119249
b10 !
1"
#1119250
b10 &
b10 %
1$
#1119251
0"
#1119254
b1 &
1#
b1 %
#1119258
b0 &
b0 %
0#
0$
#2124847
b1100 !
1"
#2124850
b1100 &
b1100 %
1$
#2124851
0"
#2124854
b110 &
b110 %
#2124858
b11 &
b11 %
#2124862
b1010 &
b1010 %
#2124866
b101 &
b101 %
#2124870
b10000 &
b10000 %
#2124874
b1000 &
b1000 %
#2124878
b100 &
b100 %
#2124882
b10 &
b10 %
#2124886
b1 &
1#
b1 %
#2124890
b0 &
b0 %
0#
0$
#4500012
