# vsim -64 -lib work test_4_conditional_constrain -sv_lib /opt/questasim/uvm-1.2/linux_x86_64/uvm_dpi -do "run -all" -l simulate.log -c 
# Start time: 14:57:37 on Jun 14,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2022.3 linux_x86_64 Jul 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_4_conditional_constrain_sv_unit(fast)
# Loading work.test_4_conditional_constrain(fast)
# run -all
# ***************************
# w_sequence_item: delay: 0, flag: 00000000000000000000000000000000
# data1(h) = xx
# data2(h) = xx
# data3(h) = xx
# cls: enum_4_: 5, lgc_32_bit: bde253b6, x: 0
# ***************************
# w_sequence_item: delay: 1816468397, flag: 00000000000000000000000000000000
# data1(h) = a4
# data2(h) = 02
# data3(h) = ab
# cls: enum_4_: 5, lgc_32_bit: bde253b6, x: 0
# ***************************
# ***************************
# w_sequence_item: delay: 0, flag: 00000000000000000000000000000001
# data1(h) = xx
# data2(h) = xx
# data3(h) = xx
# cls: enum_4_: 5, lgc_32_bit: 66814bd9, x: 1
# ***************************
# w_sequence_item: delay: 2120197580, flag: 00000000000000000000000000000001
# data1(h) = 02
# data2(h) = 02
# data3(h) = a3
# cls: enum_4_: 5, lgc_32_bit: 66814bd9, x: 1
# ***************************
# ***************************
# w_sequence_item: delay: 0, flag: 00000000000000000000000000000001
# data1(h) = xx
# data2(h) = xx
# data3(h) = xx
# cls: enum_4_: 8, lgc_32_bit: ac30bf1e, x: 1
# ***************************
# w_sequence_item: delay: -1122041303, flag: 00000000000000000000000000000001
# data1(h) = 02
# data2(h) = 01
# data3(h) = ac
# cls: enum_4_: 8, lgc_32_bit: ac30bf1e, x: 1
# ***************************
# ***************************
# w_sequence_item: delay: 0, flag: 00000000000000000000000000000000
# data1(h) = xx
# data2(h) = xx
# data3(h) = xx
# cls: enum_4_: 5, lgc_32_bit: b9ad217d, x: 0
# ***************************
# w_sequence_item: delay: 1166775475, flag: 00000000000000000000000000000000
# data1(h) = a3
# data2(h) = 01
# data3(h) = a5
# cls: enum_4_: 5, lgc_32_bit: b9ad217d, x: 0
# ***************************
# ***************************
# w_sequence_item: delay: 0, flag: 00000000000000000000000000000000
# data1(h) = xx
# data2(h) = xx
# data3(h) = xx
# cls: enum_4_: 8, lgc_32_bit: 45b03edc, x: 0
# ***************************
# w_sequence_item: delay: 44200152, flag: 00000000000000000000000000000000
# data1(h) = aa
# data2(h) = 02
# data3(h) = ad
# cls: enum_4_: 8, lgc_32_bit: 45b03edc, x: 0
# ***************************
# ***************************
# w_sequence_item: delay: 0, flag: 00000000000000000000000000000001
# data1(h) = xx
# data2(h) = xx
# data3(h) = xx
# cls: enum_4_: 5, lgc_32_bit: bddbc6ff, x: 1
# ***************************
# w_sequence_item: delay: -1991787001, flag: 00000000000000000000000000000001
# data1(h) = 01
# data2(h) = 02
# data3(h) = a6
# cls: enum_4_: 5, lgc_32_bit: bddbc6ff, x: 1
# ***************************
# ***************************
# w_sequence_item: delay: 0, flag: 00000000000000000000000000000000
# data1(h) = xx
# data2(h) = xx
# data3(h) = xx
# cls: enum_4_: 8, lgc_32_bit: 05c9d5cd, x: 0
# ***************************
# w_sequence_item: delay: -1557468969, flag: 00000000000000000000000000000000
# data1(h) = aa
# data2(h) = 01
# data3(h) = ab
# cls: enum_4_: 8, lgc_32_bit: 05c9d5cd, x: 0
# ***************************
# ***************************
# w_sequence_item: delay: 0, flag: 00000000000000000000000000000000
# data1(h) = xx
# data2(h) = xx
# data3(h) = xx
# cls: enum_4_: 8, lgc_32_bit: cf248423, x: 0
# ***************************
# w_sequence_item: delay: -104501838, flag: 00000000000000000000000000000000
# data1(h) = a2
# data2(h) = 03
# data3(h) = a5
# cls: enum_4_: 8, lgc_32_bit: cf248423, x: 0
# ***************************
# ***************************
# w_sequence_item: delay: 0, flag: 00000000000000000000000000000000
# data1(h) = xx
# data2(h) = xx
# data3(h) = xx
# cls: enum_4_: 8, lgc_32_bit: 774fbd72, x: 0
# ***************************
# w_sequence_item: delay: -1276403608, flag: 00000000000000000000000000000000
# data1(h) = af
# data2(h) = 03
# data3(h) = ac
# cls: enum_4_: 8, lgc_32_bit: 774fbd72, x: 0
# ***************************
# ***************************
# w_sequence_item: delay: 0, flag: 00000000000000000000000000000000
# data1(h) = xx
# data2(h) = xx
# data3(h) = xx
# cls: enum_4_: 8, lgc_32_bit: 95a3eb09, x: 0
# ***************************
# w_sequence_item: delay: -798426591, flag: 00000000000000000000000000000000
# data1(h) = a3
# data2(h) = 01
# data3(h) = ac
# cls: enum_4_: 8, lgc_32_bit: 95a3eb09, x: 0
# ***************************
# ** Note: $finish    : ../test_4_conditional_constrain.sv(97)
#    Time: 0 ns  Iteration: 0  Instance: /test_4_conditional_constrain
# End time: 14:57:38 on Jun 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
