// Seed: 1265373774
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout uwire id_1;
  initial @(posedge id_2 + 1'h0) $unsigned(99);
  ;
  assign id_1 = -1;
  tri   id_5;
  logic id_6;
  ;
  assign id_1 = id_5 + id_4 == id_3;
  wire id_7, id_8;
  assign id_8 = id_6;
  wire id_9;
  always $signed(59);
  ;
  assign id_5 = 1;
  genvar id_10;
endmodule
module module_1 #(
    parameter id_2 = 32'd75,
    parameter id_9 = 32'd9
) (
    input supply1 id_0,
    output tri1 id_1,
    input supply1 _id_2,
    input wand id_3,
    output tri1 id_4,
    output wor id_5,
    input supply0 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input supply1 _id_9,
    output tri0 id_10,
    input tri id_11,
    input tri1 id_12,
    output tri0 id_13
);
  parameter id_15 = -1;
  uwire id_16;
  assign #1 id_16 = -1'd0;
  assign id_5 = 1;
  parameter id_17 = id_15 == -1 - id_15;
  logic id_18 = -1, id_19;
  parameter id_20 = -1;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_19
  );
  genvar id_21;
  wire id_22;
  localparam id_23 = 1;
  assign id_19 = id_11;
  parameter id_24 = 1;
  wire [id_9 : -1] id_25[1 'b0 : id_2], id_26, id_27;
  assign id_5 = id_24;
  logic id_28;
endmodule
