# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name gate_i_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_0_V_read \
    op interface \
    ports { gate_i_0_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name gate_i_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_1_V_read \
    op interface \
    ports { gate_i_1_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name gate_i_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_2_V_read \
    op interface \
    ports { gate_i_2_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name gate_i_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_3_V_read \
    op interface \
    ports { gate_i_3_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name gate_i_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_4_V_read \
    op interface \
    ports { gate_i_4_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name gate_i_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_5_V_read \
    op interface \
    ports { gate_i_5_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name gate_i_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_6_V_read \
    op interface \
    ports { gate_i_6_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name gate_i_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_i_7_V_read \
    op interface \
    ports { gate_i_7_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name gate_f_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_0_V_read \
    op interface \
    ports { gate_f_0_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name gate_f_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_1_V_read \
    op interface \
    ports { gate_f_1_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name gate_f_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_2_V_read \
    op interface \
    ports { gate_f_2_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name gate_f_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_3_V_read \
    op interface \
    ports { gate_f_3_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name gate_f_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_4_V_read \
    op interface \
    ports { gate_f_4_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name gate_f_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_5_V_read \
    op interface \
    ports { gate_f_5_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name gate_f_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_6_V_read \
    op interface \
    ports { gate_f_6_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name gate_f_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_f_7_V_read \
    op interface \
    ports { gate_f_7_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name gate_g_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_0_V_read \
    op interface \
    ports { gate_g_0_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name gate_g_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_1_V_read \
    op interface \
    ports { gate_g_1_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name gate_g_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_2_V_read \
    op interface \
    ports { gate_g_2_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name gate_g_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_3_V_read \
    op interface \
    ports { gate_g_3_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name gate_g_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_4_V_read \
    op interface \
    ports { gate_g_4_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name gate_g_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_5_V_read \
    op interface \
    ports { gate_g_5_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name gate_g_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_6_V_read \
    op interface \
    ports { gate_g_6_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name gate_g_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_g_7_V_read \
    op interface \
    ports { gate_g_7_V_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name gate_o_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_0_V_read \
    op interface \
    ports { gate_o_0_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name gate_o_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_1_V_read \
    op interface \
    ports { gate_o_1_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name gate_o_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_2_V_read \
    op interface \
    ports { gate_o_2_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name gate_o_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_3_V_read \
    op interface \
    ports { gate_o_3_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name gate_o_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_4_V_read \
    op interface \
    ports { gate_o_4_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name gate_o_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_5_V_read \
    op interface \
    ports { gate_o_5_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name gate_o_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_6_V_read \
    op interface \
    ports { gate_o_6_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name gate_o_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_o_7_V_read \
    op interface \
    ports { gate_o_7_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name c_pre_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_0_V_read \
    op interface \
    ports { c_pre_0_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name c_pre_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_1_V_read \
    op interface \
    ports { c_pre_1_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name c_pre_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_2_V_read \
    op interface \
    ports { c_pre_2_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name c_pre_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_3_V_read \
    op interface \
    ports { c_pre_3_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name c_pre_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_4_V_read \
    op interface \
    ports { c_pre_4_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name c_pre_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_5_V_read \
    op interface \
    ports { c_pre_5_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name c_pre_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_6_V_read \
    op interface \
    ports { c_pre_6_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name c_pre_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_pre_7_V_read \
    op interface \
    ports { c_pre_7_V_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


