
Partition: Reg_width80
Port: input[79]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.053
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.053 + 0.048 = 0.101
Initial Slack = totDel - AvailTime
Initial Slack = 0.101 - -0.899 = 1.000
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.041
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.053 - 0.000 * 0.053 / 0.101 - 0.041 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (^) checked with rising edge of 'clk'
Beginpoint: key[79]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.126
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[79] ^  |        |       |   0.025 |   -0.115 | 
     | mux_80/U154         | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |   -0.083 | 
     | mux_80/U153         | A v -> Y ^ | INVX1  | 0.021 |   0.078 |   -0.062 | 
     | regKey/U316         | A ^ -> Y v | MUX2X1 | 0.031 |   0.109 |   -0.031 | 
     | regKey/U315         | A v -> Y ^ | INVX1  | 0.017 |   0.126 |   -0.014 | 
     | regKey/\reg_reg[79] | D ^        | DFFSR  | 0.000 |   0.126 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[79]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.375
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.375 + 0.048 = 0.423
Initial Slack = totDel - AvailTime
Initial Slack = 0.423 - -0.899 = 1.323
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.292
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.375 - 0.000 * 0.375 / 0.423 - 0.292 + 0.885 + 0.000 + 0.000 - 0.006 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[15] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.423
  Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.437 | 
     | regKey/\reg_reg[15] | CLK ^ -> Q v | DFFSR   | 0.115 |   0.115 |   -0.322 | 
     | mixer/s1/U36        | A v -> Y ^   | INVX1   | 0.128 |   0.243 |   -0.194 | 
     | mixer/s1/U24        | A ^ -> Y v   | NAND3X1 | 0.028 |   0.271 |   -0.167 | 
     | mixer/s1/U23        | B v -> Y ^   | NAND3X1 | 0.053 |   0.323 |   -0.114 | 
     | mux_80/U154         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.355 |   -0.083 | 
     | mux_80/U153         | A v -> Y ^   | INVX1   | 0.021 |   0.375 |   -0.062 | 
     | regKey/U316         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.406 |   -0.031 | 
     | regKey/U315         | A v -> Y ^   | INVX1   | 0.017 |   0.423 |   -0.014 | 
     | regKey/\reg_reg[79] | D ^          | DFFSR   | 0.000 |   0.423 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[79]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.087
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.087 + 0.077 = 0.163
Initial Slack = totDel - AvailTime
Initial Slack = 0.163 - -0.929 = 1.092
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.087 - 0.000 * 0.087 / 0.163 - 0.067 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (v) checked with rising edge of 'clk'
Beginpoint: key[79]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.179
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[79] v  |        |       |   0.016 |   -0.207 | 
     | mux_80/U154         | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |   -0.151 | 
     | mux_80/U153         | A ^ -> Y v | INVX1  | 0.030 |   0.102 |   -0.120 | 
     | regKey/U316         | A v -> Y ^ | MUX2X1 | 0.049 |   0.151 |   -0.072 | 
     | regKey/U315         | A ^ -> Y v | INVX1  | 0.028 |   0.179 |   -0.044 | 
     | regKey/\reg_reg[79] | D v        | DFFSR  | 0.000 |   0.179 |   -0.044 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[79]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.382
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.382 + 0.077 = 0.459
Initial Slack = totDel - AvailTime
Initial Slack = 0.459 - -0.929 = 1.387
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.387 - 1.328 = 0.060

External Virtual Buffering Adjustment(extVirBuf)= 0.258
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.382 - 0.060 * 0.382 / 0.459 - 0.258 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.458
  Slack Time                    0.502
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.502 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q v | DFFSR   | 0.169 |   0.169 |   -0.333 | 
     | mixer/s1/U32        | C v -> Y ^   | NAND3X1 | 0.055 |   0.223 |   -0.279 | 
     | mixer/s1/U3         | B ^ -> Y ^   | AND2X1  | 0.056 |   0.279 |   -0.223 | 
     | mixer/s1/U23        | C ^ -> Y v   | NAND3X1 | 0.024 |   0.303 |   -0.199 | 
     | mux_80/U154         | A v -> Y ^   | MUX2X1  | 0.048 |   0.351 |   -0.151 | 
     | mux_80/U153         | A ^ -> Y v   | INVX1   | 0.030 |   0.382 |   -0.120 | 
     | regKey/U316         | A v -> Y ^   | MUX2X1  | 0.049 |   0.431 |   -0.072 | 
     | regKey/U315         | A ^ -> Y v   | INVX1   | 0.028 |   0.458 |   -0.044 | 
     | regKey/\reg_reg[79] | D v          | DFFSR   | 0.000 |   0.458 |   -0.044 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[78]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.063
This Block's Segment Delay(segDel): 0.060
Total delay(totDel): 0.063 + 0.060 = 0.123
Initial Slack = totDel - AvailTime
Initial Slack = 0.123 - -0.899 = 1.022
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.049
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.063 - 0.000 * 0.063 / 0.123 - 0.049 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (^) checked with rising edge of 'clk'
Beginpoint: key[78]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.148
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[78] ^  |        |       |   0.025 |   -0.137 | 
     | mux_80/U152         | B ^ -> Y v | MUX2X1 | 0.037 |   0.061 |   -0.101 | 
     | mux_80/U151         | A v -> Y ^ | INVX1  | 0.027 |   0.088 |   -0.074 | 
     | regKey/U314         | A ^ -> Y v | MUX2X1 | 0.035 |   0.123 |   -0.039 | 
     | regKey/U313         | A v -> Y ^ | INVX1  | 0.024 |   0.147 |   -0.015 | 
     | regKey/\reg_reg[78] | D ^        | DFFSR  | 0.000 |   0.148 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[78]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.373
This Block's Segment Delay(segDel): 0.060
Total delay(totDel): 0.373 + 0.060 = 0.433
Initial Slack = totDel - AvailTime
Initial Slack = 0.433 - -0.899 = 1.332
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.332 - 1.328 = 0.005

External Virtual Buffering Adjustment(extVirBuf)= 0.287
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.373 - 0.005 * 0.373 / 0.433 - 0.287 + 0.885 + 0.000 + 0.000 - 0.006 = 0.961
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[18] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.433
  Slack Time                    0.447
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.447 | 
     | regKey/\reg_reg[18] | CLK ^ -> Q v | DFFSR  | 0.115 |   0.115 |   -0.332 | 
     | mixer/s1/U26        | S v -> Y ^   | MUX2X1 | 0.130 |   0.245 |   -0.202 | 
     | mixer/s1/U25        | B ^ -> Y ^   | OR2X1  | 0.066 |   0.311 |   -0.136 | 
     | mux_80/U152         | A ^ -> Y v   | MUX2X1 | 0.036 |   0.346 |   -0.101 | 
     | mux_80/U151         | A v -> Y ^   | INVX1  | 0.027 |   0.373 |   -0.074 | 
     | regKey/U314         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.408 |   -0.039 | 
     | regKey/U313         | A v -> Y ^   | INVX1  | 0.024 |   0.432 |   -0.015 | 
     | regKey/\reg_reg[78] | D ^          | DFFSR  | 0.000 |   0.433 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[78]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.099
This Block's Segment Delay(segDel): 0.089
Total delay(totDel): 0.099 + 0.089 = 0.189
Initial Slack = totDel - AvailTime
Initial Slack = 0.189 - -0.932 = 1.120
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.077
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.099 - 0.000 * 0.099 / 0.189 - 0.077 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (v) checked with rising edge of 'clk'
Beginpoint: key[78]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.204
  Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[78] v  |        |       |   0.016 |   -0.235 | 
     | mux_80/U152         | B v -> Y ^ | MUX2X1 | 0.064 |   0.080 |   -0.172 | 
     | mux_80/U151         | A ^ -> Y v | INVX1  | 0.035 |   0.115 |   -0.136 | 
     | regKey/U314         | A v -> Y ^ | MUX2X1 | 0.055 |   0.171 |   -0.081 | 
     | regKey/U313         | A ^ -> Y v | INVX1  | 0.034 |   0.204 |   -0.047 | 
     | regKey/\reg_reg[78] | D v        | DFFSR  | 0.000 |   0.204 |   -0.047 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[78]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.391
This Block's Segment Delay(segDel): 0.089
Total delay(totDel): 0.391 + 0.089 = 0.480
Initial Slack = totDel - AvailTime
Initial Slack = 0.480 - -0.932 = 1.412
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.412 - 1.328 = 0.085

External Virtual Buffering Adjustment(extVirBuf)= 0.250
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.391 - 0.085 * 0.391 / 0.480 - 0.250 + 0.885 + 0.000 + 0.000 - 0.004 = 0.953
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[18] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.480
  Slack Time                    0.527
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.527 | 
     | regKey/\reg_reg[18] | CLK ^ -> Q v | DFFSR  | 0.115 |   0.115 |   -0.412 | 
     | mixer/s1/U26        | S v -> Y v   | MUX2X1 | 0.122 |   0.237 |   -0.290 | 
     | mixer/s1/U25        | B v -> Y v   | OR2X1  | 0.062 |   0.299 |   -0.228 | 
     | mux_80/U152         | A v -> Y ^   | MUX2X1 | 0.056 |   0.356 |   -0.172 | 
     | mux_80/U151         | A ^ -> Y v   | INVX1  | 0.035 |   0.391 |   -0.136 | 
     | regKey/U314         | A v -> Y ^   | MUX2X1 | 0.055 |   0.446 |   -0.081 | 
     | regKey/U313         | A ^ -> Y v   | INVX1  | 0.034 |   0.480 |   -0.047 | 
     | regKey/\reg_reg[78] | D v          | DFFSR  | 0.000 |   0.480 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[77]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.058
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.058 + 0.057 = 0.115
Initial Slack = totDel - AvailTime
Initial Slack = 0.115 - -0.899 = 1.014
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.045
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.058 - 0.000 * 0.058 / 0.115 - 0.045 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (^) checked with rising edge of 'clk'
Beginpoint: key[77]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.140
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[77] ^  |        |       |   0.025 |   -0.129 | 
     | mux_80/U150         | B ^ -> Y v | MUX2X1 | 0.032 |   0.056 |   -0.098 | 
     | mux_80/U149         | A v -> Y ^ | INVX1  | 0.027 |   0.083 |   -0.071 | 
     | regKey/U312         | A ^ -> Y v | MUX2X1 | 0.032 |   0.115 |   -0.039 | 
     | regKey/U311         | A v -> Y ^ | INVX1  | 0.025 |   0.140 |   -0.014 | 
     | regKey/\reg_reg[77] | D ^        | DFFSR  | 0.000 |   0.140 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[77]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.324
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.324 + 0.057 = 0.380
Initial Slack = totDel - AvailTime
Initial Slack = 0.380 - -0.899 = 1.280
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.252
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.324 - 0.000 * 0.324 / 0.380 - 0.252 + 0.885 + 0.000 + 0.000 - 0.006 = 0.951
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.380
  Slack Time                    0.395
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.395 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q v | DFFSR   | 0.169 |   0.169 |   -0.226 | 
     | mixer/s1/U32        | C v -> Y ^   | NAND3X1 | 0.055 |   0.223 |   -0.171 | 
     | mixer/s1/U31        | B ^ -> Y v   | NAND3X1 | 0.025 |   0.248 |   -0.146 | 
     | mixer/s1/U30        | A v -> Y ^   | INVX1   | 0.018 |   0.267 |   -0.128 | 
     | mux_80/U150         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.297 |   -0.098 | 
     | mux_80/U149         | A v -> Y ^   | INVX1   | 0.027 |   0.324 |   -0.071 | 
     | regKey/U312         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.355 |   -0.039 | 
     | regKey/U311         | A v -> Y ^   | INVX1   | 0.025 |   0.380 |   -0.014 | 
     | regKey/\reg_reg[77] | D ^          | DFFSR   | 0.000 |   0.380 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[77]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.082
Total delay(totDel): 0.089 + 0.082 = 0.171
Initial Slack = totDel - AvailTime
Initial Slack = 0.171 - -0.932 = 1.103
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.171 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (v) checked with rising edge of 'clk'
Beginpoint: key[77]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.187
  Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[77] v  |        |       |   0.016 |   -0.218 | 
     | mux_80/U150         | B v -> Y ^ | MUX2X1 | 0.055 |   0.071 |   -0.164 | 
     | mux_80/U149         | A ^ -> Y v | INVX1  | 0.034 |   0.105 |   -0.130 | 
     | regKey/U312         | A v -> Y ^ | MUX2X1 | 0.049 |   0.154 |   -0.081 | 
     | regKey/U311         | A ^ -> Y v | INVX1  | 0.033 |   0.187 |   -0.047 | 
     | regKey/\reg_reg[77] | D v        | DFFSR  | 0.000 |   0.187 |   -0.047 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[77]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.408
This Block's Segment Delay(segDel): 0.082
Total delay(totDel): 0.408 + 0.082 = 0.491
Initial Slack = totDel - AvailTime
Initial Slack = 0.491 - -0.932 = 1.423
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.423 - 1.328 = 0.095

External Virtual Buffering Adjustment(extVirBuf)= 0.256
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.408 - 0.095 * 0.408 / 0.491 - 0.256 + 0.885 + 0.000 + 0.000 - 0.004 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[18] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.491
  Slack Time                    0.538
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.538 | 
     | regKey/\reg_reg[18] | CLK ^ -> Q v | DFFSR   | 0.115 |   0.115 |   -0.423 | 
     | mixer/s1/U42        | B v -> Y v   | OR2X1   | 0.140 |   0.255 |   -0.283 | 
     | mixer/s1/U31        | C v -> Y ^   | NAND3X1 | 0.044 |   0.299 |   -0.239 | 
     | mixer/s1/U30        | A ^ -> Y v   | INVX1   | 0.028 |   0.327 |   -0.210 | 
     | mux_80/U150         | A v -> Y ^   | MUX2X1  | 0.047 |   0.374 |   -0.164 | 
     | mux_80/U149         | A ^ -> Y v   | INVX1   | 0.034 |   0.408 |   -0.130 | 
     | regKey/U312         | A v -> Y ^   | MUX2X1  | 0.049 |   0.457 |   -0.081 | 
     | regKey/U311         | A ^ -> Y v   | INVX1   | 0.033 |   0.491 |   -0.047 | 
     | regKey/\reg_reg[77] | D v          | DFFSR   | 0.000 |   0.491 |   -0.047 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[76]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.896
Available budget after adjustments(AvailTime) = (0.000 - 0.896) = -0.896

External Segment Delay(extSegDel): 0.056
This Block's Segment Delay(segDel): 0.069
Total delay(totDel): 0.056 + 0.069 = 0.126
Initial Slack = totDel - AvailTime
Initial Slack = 0.126 - -0.896 = 1.022
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.044
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.056 - 0.000 * 0.056 / 0.126 - 0.044 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (^) checked with rising edge of 'clk'
Beginpoint: key[76]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.150
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[76] ^  |        |       |   0.025 |   -0.137 | 
     | mux_80/U148         | B ^ -> Y v | MUX2X1 | 0.034 |   0.058 |   -0.103 | 
     | mux_80/U147         | A v -> Y ^ | INVX1  | 0.022 |   0.081 |   -0.081 | 
     | regKey/U310         | A ^ -> Y v | MUX2X1 | 0.033 |   0.114 |   -0.047 | 
     | regKey/U309         | A v -> Y ^ | INVX1  | 0.036 |   0.150 |   -0.012 | 
     | regKey/\reg_reg[76] | D ^        | DFFSR  | 0.000 |   0.150 |   -0.011 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[76]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.896
Available budget after adjustments(AvailTime) = (0.000 - 0.896) = -0.896

External Segment Delay(extSegDel): 0.295
This Block's Segment Delay(segDel): 0.069
Total delay(totDel): 0.295 + 0.069 = 0.365
Initial Slack = totDel - AvailTime
Initial Slack = 0.365 - -0.896 = 1.261
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.230
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.295 - 0.000 * 0.295 / 0.365 - 0.230 + 0.885 + 0.000 + 0.000 - 0.006 = 0.944
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[15] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.365
  Slack Time                    0.376
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.376 | 
     | regKey/\reg_reg[15] | CLK ^ -> Q v | DFFSR   | 0.115 |   0.115 |   -0.261 | 
     | mixer/s1/U38        | A v -> Y ^   | OAI21X1 | 0.125 |   0.240 |   -0.136 | 
     | mux_80/U148         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.273 |   -0.103 | 
     | mux_80/U147         | A v -> Y ^   | INVX1   | 0.022 |   0.295 |   -0.081 | 
     | regKey/U310         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.328 |   -0.047 | 
     | regKey/U309         | A v -> Y ^   | INVX1   | 0.036 |   0.364 |   -0.012 | 
     | regKey/\reg_reg[76] | D ^          | DFFSR   | 0.000 |   0.365 |   -0.011 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[76]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.052) = -0.937
Available budget after adjustments(AvailTime) = (0.000 - 0.937) = -0.937

External Segment Delay(extSegDel): 0.091
This Block's Segment Delay(segDel): 0.093
Total delay(totDel): 0.091 + 0.093 = 0.183
Initial Slack = totDel - AvailTime
Initial Slack = 0.183 - -0.937 = 1.120
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.091 - 0.000 * 0.091 / 0.183 - 0.070 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (v) checked with rising edge of 'clk'
Beginpoint: key[76]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.052
  Arrival Time                  0.199
  Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[76] v  |        |       |   0.016 |   -0.235 | 
     | mux_80/U148         | B v -> Y ^ | MUX2X1 | 0.059 |   0.074 |   -0.177 | 
     | mux_80/U147         | A ^ -> Y v | INVX1  | 0.032 |   0.106 |   -0.145 | 
     | regKey/U310         | A v -> Y ^ | MUX2X1 | 0.052 |   0.159 |   -0.093 | 
     | regKey/U309         | A ^ -> Y v | INVX1  | 0.040 |   0.199 |   -0.052 | 
     | regKey/\reg_reg[76] | D v        | DFFSR  | 0.000 |   0.199 |   -0.052 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[76]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.052) = -0.937
Available budget after adjustments(AvailTime) = (0.000 - 0.937) = -0.937

External Segment Delay(extSegDel): 0.314
This Block's Segment Delay(segDel): 0.093
Total delay(totDel): 0.314 + 0.093 = 0.407
Initial Slack = totDel - AvailTime
Initial Slack = 0.407 - -0.937 = 1.344
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.344 - 1.328 = 0.017

External Virtual Buffering Adjustment(extVirBuf)= 0.235
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.314 - 0.017 * 0.314 / 0.407 - 0.235 + 0.885 + 0.000 + 0.000 - 0.004 = 0.948
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[15] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.052
  Arrival Time                  0.407
  Slack Time                    0.459
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.459 | 
     | regKey/\reg_reg[15] | CLK ^ -> Q ^ | DFFSR   | 0.109 |   0.109 |   -0.350 | 
     | mixer/s1/U38        | A ^ -> Y v   | OAI21X1 | 0.122 |   0.232 |   -0.227 | 
     | mux_80/U148         | A v -> Y ^   | MUX2X1  | 0.051 |   0.282 |   -0.177 | 
     | mux_80/U147         | A ^ -> Y v   | INVX1   | 0.032 |   0.314 |   -0.145 | 
     | regKey/U310         | A v -> Y ^   | MUX2X1  | 0.052 |   0.366 |   -0.093 | 
     | regKey/U309         | A ^ -> Y v   | INVX1   | 0.040 |   0.407 |   -0.052 | 
     | regKey/\reg_reg[76] | D v          | DFFSR   | 0.000 |   0.407 |   -0.052 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[75]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.059
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.059 + 0.057 = 0.117
Initial Slack = totDel - AvailTime
Initial Slack = 0.117 - -0.899 = 1.016
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.046
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.059 - 0.000 * 0.059 / 0.117 - 0.046 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (^) checked with rising edge of 'clk'
Beginpoint: key[75]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.141
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[75] ^  |        |       |   0.025 |   -0.131 | 
     | mux_80/U146         | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |   -0.099 | 
     | mux_80/U145         | A v -> Y ^ | INVX1  | 0.027 |   0.084 |   -0.071 | 
     | regKey/U308         | A ^ -> Y v | MUX2X1 | 0.033 |   0.117 |   -0.039 | 
     | regKey/U307         | A v -> Y ^ | INVX1  | 0.024 |   0.141 |   -0.015 | 
     | regKey/\reg_reg[75] | D ^        | DFFSR  | 0.000 |   0.141 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[75]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.199
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.199 + 0.057 = 0.256
Initial Slack = totDel - AvailTime
Initial Slack = 0.256 - -0.899 = 1.155
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.155
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.199 - 0.000 * 0.199 / 0.256 - 0.155 + 0.885 + 0.000 + 0.000 - 0.006 = 0.923
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[14] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.256
  Slack Time                    0.270
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.270 | 
     | regKey/\reg_reg[14] | CLK ^ -> Q ^ | DFFSR  | 0.140 |   0.140 |   -0.130 | 
     | mux_80/U146         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.172 |   -0.099 | 
     | mux_80/U145         | A v -> Y ^   | INVX1  | 0.027 |   0.199 |   -0.071 | 
     | regKey/U308         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.232 |   -0.039 | 
     | regKey/U307         | A v -> Y ^   | INVX1  | 0.024 |   0.256 |   -0.015 | 
     | regKey/\reg_reg[75] | D ^          | DFFSR  | 0.000 |   0.256 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[75]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.090
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.090 + 0.084 = 0.175
Initial Slack = totDel - AvailTime
Initial Slack = 0.175 - -0.932 = 1.106
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.090 - 0.000 * 0.090 / 0.175 - 0.070 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (v) checked with rising edge of 'clk'
Beginpoint: key[75]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.191
  Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[75] v  |        |       |   0.016 |   -0.221 | 
     | mux_80/U146         | B v -> Y ^ | MUX2X1 | 0.056 |   0.071 |   -0.166 | 
     | mux_80/U145         | A ^ -> Y v | INVX1  | 0.035 |   0.106 |   -0.131 | 
     | regKey/U308         | A v -> Y ^ | MUX2X1 | 0.051 |   0.157 |   -0.080 | 
     | regKey/U307         | A ^ -> Y v | INVX1  | 0.033 |   0.190 |   -0.047 | 
     | regKey/\reg_reg[75] | D v        | DFFSR  | 0.000 |   0.191 |   -0.047 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[75]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.217
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.217 + 0.084 = 0.301
Initial Slack = totDel - AvailTime
Initial Slack = 0.301 - -0.932 = 1.233
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.168
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.217 - 0.000 * 0.217 / 0.301 - 0.168 + 0.885 + 0.000 + 0.000 - 0.004 = 0.929
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[14] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.301
  Slack Time                    0.348
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.348 | 
     | regKey/\reg_reg[14] | CLK ^ -> Q v | DFFSR  | 0.134 |   0.134 |   -0.214 | 
     | mux_80/U146         | A v -> Y ^   | MUX2X1 | 0.048 |   0.182 |   -0.166 | 
     | mux_80/U145         | A ^ -> Y v   | INVX1  | 0.035 |   0.217 |   -0.131 | 
     | regKey/U308         | A v -> Y ^   | MUX2X1 | 0.051 |   0.268 |   -0.080 | 
     | regKey/U307         | A ^ -> Y v   | INVX1  | 0.033 |   0.301 |   -0.047 | 
     | regKey/\reg_reg[75] | D v          | DFFSR  | 0.000 |   0.301 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[74]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.053
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.053 + 0.052 = 0.105
Initial Slack = totDel - AvailTime
Initial Slack = 0.105 - -0.899 = 1.005
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.041
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.053 - 0.000 * 0.053 / 0.105 - 0.041 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (^) checked with rising edge of 'clk'
Beginpoint: key[74]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.130
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[74] ^  |        |       |   0.025 |   -0.120 | 
     | mux_80/U144         | B ^ -> Y v | MUX2X1 | 0.035 |   0.059 |   -0.085 | 
     | mux_80/U143         | A v -> Y ^ | INVX1  | 0.018 |   0.078 |   -0.066 | 
     | regKey/U306         | A ^ -> Y v | MUX2X1 | 0.032 |   0.110 |   -0.034 | 
     | regKey/U305         | A v -> Y ^ | INVX1  | 0.020 |   0.130 |   -0.014 | 
     | regKey/\reg_reg[74] | D ^        | DFFSR  | 0.000 |   0.130 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[74]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.199
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.199 + 0.052 = 0.251
Initial Slack = totDel - AvailTime
Initial Slack = 0.251 - -0.899 = 1.151
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.155
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.199 - 0.000 * 0.199 / 0.251 - 0.155 + 0.885 + 0.000 + 0.000 - 0.005 = 0.925
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[13] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.251
  Slack Time                    0.266
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.266 | 
     | regKey/\reg_reg[13] | CLK ^ -> Q ^ | DFFSR  | 0.146 |   0.146 |   -0.120 | 
     | mux_80/U144         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.181 |   -0.085 | 
     | mux_80/U143         | A v -> Y ^   | INVX1  | 0.018 |   0.199 |   -0.066 | 
     | regKey/U306         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.231 |   -0.034 | 
     | regKey/U305         | A v -> Y ^   | INVX1  | 0.020 |   0.251 |   -0.014 | 
     | regKey/\reg_reg[74] | D ^          | DFFSR  | 0.000 |   0.251 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[74]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.090
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.090 + 0.080 = 0.170
Initial Slack = totDel - AvailTime
Initial Slack = 0.170 - -0.930 = 1.100
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.090 - 0.000 * 0.090 / 0.170 - 0.070 + 0.885 + 0.000 + 0.000 - 0.003 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (v) checked with rising edge of 'clk'
Beginpoint: key[74]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.186
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[74] v  |        |       |   0.016 |   -0.215 | 
     | mux_80/U144         | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |   -0.155 | 
     | mux_80/U143         | A ^ -> Y v | INVX1  | 0.030 |   0.106 |   -0.125 | 
     | regKey/U306         | A v -> Y ^ | MUX2X1 | 0.050 |   0.156 |   -0.075 | 
     | regKey/U305         | A ^ -> Y v | INVX1  | 0.030 |   0.186 |   -0.045 | 
     | regKey/\reg_reg[74] | D v        | DFFSR  | 0.000 |   0.186 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[74]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.221
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.221 + 0.080 = 0.301
Initial Slack = totDel - AvailTime
Initial Slack = 0.301 - -0.930 = 1.231
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.172
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.221 - 0.000 * 0.221 / 0.301 - 0.172 + 0.885 + 0.000 + 0.000 - 0.003 = 0.931
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[13] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.301
  Slack Time                    0.346
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.346 | 
     | regKey/\reg_reg[13] | CLK ^ -> Q v | DFFSR  | 0.138 |   0.138 |   -0.208 | 
     | mux_80/U144         | A v -> Y ^   | MUX2X1 | 0.053 |   0.191 |   -0.155 | 
     | mux_80/U143         | A ^ -> Y v   | INVX1  | 0.030 |   0.221 |   -0.125 | 
     | regKey/U306         | A v -> Y ^   | MUX2X1 | 0.050 |   0.271 |   -0.075 | 
     | regKey/U305         | A ^ -> Y v   | INVX1  | 0.030 |   0.301 |   -0.045 | 
     | regKey/\reg_reg[74] | D v          | DFFSR  | 0.000 |   0.301 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[73]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.054
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.054 + 0.048 = 0.102
Initial Slack = totDel - AvailTime
Initial Slack = 0.102 - -0.899 = 1.001
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.054 - 0.000 * 0.054 / 0.102 - 0.042 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (^) checked with rising edge of 'clk'
Beginpoint: key[73]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.126
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[73] ^  |        |       |   0.025 |   -0.116 | 
     | mux_80/U142         | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.083 | 
     | mux_80/U141         | A v -> Y ^ | INVX1  | 0.020 |   0.078 |   -0.062 | 
     | regKey/U304         | A ^ -> Y v | MUX2X1 | 0.031 |   0.110 |   -0.031 | 
     | regKey/U303         | A v -> Y ^ | INVX1  | 0.017 |   0.126 |   -0.014 | 
     | regKey/\reg_reg[73] | D ^        | DFFSR  | 0.000 |   0.126 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[73]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.191
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.191 + 0.048 = 0.240
Initial Slack = totDel - AvailTime
Initial Slack = 0.240 - -0.899 = 1.139
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.149
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.191 - 0.000 * 0.191 / 0.240 - 0.149 + 0.885 + 0.000 + 0.000 - 0.006 = 0.922
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[12] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.239
  Slack Time                    0.254
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.254 | 
     | regKey/\reg_reg[12] | CLK ^ -> Q ^ | DFFSR  | 0.138 |   0.138 |   -0.116 | 
     | mux_80/U142         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.171 |   -0.083 | 
     | mux_80/U141         | A v -> Y ^   | INVX1  | 0.020 |   0.191 |   -0.062 | 
     | regKey/U304         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.223 |   -0.031 | 
     | regKey/U303         | A v -> Y ^   | INVX1  | 0.017 |   0.239 |   -0.014 | 
     | regKey/\reg_reg[73] | D ^          | DFFSR  | 0.000 |   0.239 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[73]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.076
Total delay(totDel): 0.089 + 0.076 = 0.165
Initial Slack = totDel - AvailTime
Initial Slack = 0.165 - -0.929 = 1.094
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.165 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (v) checked with rising edge of 'clk'
Beginpoint: key[73]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.181
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[73] v  |        |       |   0.016 |   -0.209 | 
     | mux_80/U142         | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |   -0.151 | 
     | mux_80/U141         | A ^ -> Y v | INVX1  | 0.031 |   0.104 |   -0.120 | 
     | regKey/U304         | A v -> Y ^ | MUX2X1 | 0.048 |   0.153 |   -0.072 | 
     | regKey/U303         | A ^ -> Y v | INVX1  | 0.028 |   0.181 |   -0.044 | 
     | regKey/\reg_reg[73] | D v        | DFFSR  | 0.000 |   0.181 |   -0.044 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[73]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.214
This Block's Segment Delay(segDel): 0.076
Total delay(totDel): 0.214 + 0.076 = 0.290
Initial Slack = totDel - AvailTime
Initial Slack = 0.290 - -0.929 = 1.219
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.166
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.214 - 0.000 * 0.214 / 0.290 - 0.166 + 0.885 + 0.000 + 0.000 - 0.004 = 0.929
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[12] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.290
  Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.334 | 
     | regKey/\reg_reg[12] | CLK ^ -> Q v | DFFSR  | 0.133 |   0.133 |   -0.201 | 
     | mux_80/U142         | A v -> Y ^   | MUX2X1 | 0.050 |   0.183 |   -0.151 | 
     | mux_80/U141         | A ^ -> Y v   | INVX1  | 0.030 |   0.214 |   -0.120 | 
     | regKey/U304         | A v -> Y ^   | MUX2X1 | 0.048 |   0.262 |   -0.072 | 
     | regKey/U303         | A ^ -> Y v   | INVX1  | 0.028 |   0.290 |   -0.044 | 
     | regKey/\reg_reg[73] | D v          | DFFSR  | 0.000 |   0.290 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[72]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.052
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.052 + 0.049 = 0.100
Initial Slack = totDel - AvailTime
Initial Slack = 0.100 - -0.899 = 1.000
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.040
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.052 - 0.000 * 0.052 / 0.100 - 0.040 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (^) checked with rising edge of 'clk'
Beginpoint: key[72]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.125
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[72] ^  |        |       |   0.025 |   -0.115 | 
     | mux_80/U140         | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.082 | 
     | mux_80/U139         | A v -> Y ^ | INVX1  | 0.018 |   0.076 |   -0.063 | 
     | regKey/U302         | A ^ -> Y v | MUX2X1 | 0.030 |   0.106 |   -0.033 | 
     | regKey/U301         | A v -> Y ^ | INVX1  | 0.019 |   0.125 |   -0.014 | 
     | regKey/\reg_reg[72] | D ^        | DFFSR  | 0.000 |   0.125 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[72]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.185
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.185 + 0.049 = 0.234
Initial Slack = totDel - AvailTime
Initial Slack = 0.234 - -0.899 = 1.134
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.144
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.185 - 0.000 * 0.185 / 0.234 - 0.144 + 0.885 + 0.000 + 0.000 - 0.005 = 0.922
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[11] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.234
  Slack Time                    0.249
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.249 | 
     | regKey/\reg_reg[11] | CLK ^ -> Q ^ | DFFSR  | 0.135 |   0.135 |   -0.114 | 
     | mux_80/U140         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.167 |   -0.082 | 
     | mux_80/U139         | A v -> Y ^   | INVX1  | 0.018 |   0.185 |   -0.063 | 
     | regKey/U302         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.215 |   -0.033 | 
     | regKey/U301         | A v -> Y ^   | INVX1  | 0.019 |   0.234 |   -0.014 | 
     | regKey/\reg_reg[72] | D ^          | DFFSR  | 0.000 |   0.234 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[72]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.087
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.087 + 0.075 = 0.162
Initial Slack = totDel - AvailTime
Initial Slack = 0.162 - -0.929 = 1.092
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.087 - 0.000 * 0.087 / 0.162 - 0.067 + 0.885 + 0.000 + 0.000 - 0.003 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (v) checked with rising edge of 'clk'
Beginpoint: key[72]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.178
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[72] v  |        |       |   0.016 |   -0.207 | 
     | mux_80/U140         | B v -> Y ^ | MUX2X1 | 0.058 |   0.073 |   -0.149 | 
     | mux_80/U139         | A ^ -> Y v | INVX1  | 0.029 |   0.103 |   -0.120 | 
     | regKey/U302         | A v -> Y ^ | MUX2X1 | 0.046 |   0.149 |   -0.074 | 
     | regKey/U301         | A ^ -> Y v | INVX1  | 0.029 |   0.178 |   -0.045 | 
     | regKey/\reg_reg[72] | D v        | DFFSR  | 0.000 |   0.178 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[72]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.210
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.210 + 0.075 = 0.285
Initial Slack = totDel - AvailTime
Initial Slack = 0.285 - -0.929 = 1.215
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.163
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.210 - 0.000 * 0.210 / 0.285 - 0.163 + 0.885 + 0.000 + 0.000 - 0.003 = 0.929
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[11] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.285
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.330 | 
     | regKey/\reg_reg[11] | CLK ^ -> Q v | DFFSR  | 0.131 |   0.131 |   -0.199 | 
     | mux_80/U140         | A v -> Y ^   | MUX2X1 | 0.050 |   0.181 |   -0.149 | 
     | mux_80/U139         | A ^ -> Y v   | INVX1  | 0.029 |   0.210 |   -0.120 | 
     | regKey/U302         | A v -> Y ^   | MUX2X1 | 0.046 |   0.256 |   -0.074 | 
     | regKey/U301         | A ^ -> Y v   | INVX1  | 0.029 |   0.285 |   -0.045 | 
     | regKey/\reg_reg[72] | D v          | DFFSR  | 0.000 |   0.285 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[71]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.060
This Block's Segment Delay(segDel): 0.055
Total delay(totDel): 0.060 + 0.055 = 0.116
Initial Slack = totDel - AvailTime
Initial Slack = 0.116 - -0.899 = 1.015
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.060 - 0.000 * 0.060 / 0.116 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (^) checked with rising edge of 'clk'
Beginpoint: key[71]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.140
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[71] ^  |        |       |   0.025 |   -0.130 | 
     | mux_80/U138         | B ^ -> Y v | MUX2X1 | 0.032 |   0.056 |   -0.098 | 
     | mux_80/U137         | A v -> Y ^ | INVX1  | 0.029 |   0.085 |   -0.070 | 
     | regKey/U300         | A ^ -> Y v | MUX2X1 | 0.033 |   0.118 |   -0.036 | 
     | regKey/U299         | A v -> Y ^ | INVX1  | 0.022 |   0.140 |   -0.014 | 
     | regKey/\reg_reg[71] | D ^        | DFFSR  | 0.000 |   0.140 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[71]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.195
This Block's Segment Delay(segDel): 0.055
Total delay(totDel): 0.195 + 0.055 = 0.250
Initial Slack = totDel - AvailTime
Initial Slack = 0.250 - -0.899 = 1.150
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.151
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.195 - 0.000 * 0.195 / 0.250 - 0.151 + 0.885 + 0.000 + 0.000 - 0.006 = 0.922
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[10] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.250
  Slack Time                    0.265
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.265 | 
     | regKey/\reg_reg[10] | CLK ^ -> Q ^ | DFFSR  | 0.135 |   0.135 |   -0.129 | 
     | mux_80/U138         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.166 |   -0.098 | 
     | mux_80/U137         | A v -> Y ^   | INVX1  | 0.029 |   0.195 |   -0.070 | 
     | regKey/U300         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.228 |   -0.036 | 
     | regKey/U299         | A v -> Y ^   | INVX1  | 0.022 |   0.250 |   -0.014 | 
     | regKey/\reg_reg[71] | D ^          | DFFSR  | 0.000 |   0.250 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[71]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.091
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.091 + 0.084 = 0.174
Initial Slack = totDel - AvailTime
Initial Slack = 0.174 - -0.931 = 1.105
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.091 - 0.000 * 0.091 / 0.174 - 0.070 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (v) checked with rising edge of 'clk'
Beginpoint: key[71]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.190
  Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[71] v  |        |       |   0.016 |   -0.220 | 
     | mux_80/U138         | B v -> Y ^ | MUX2X1 | 0.055 |   0.071 |   -0.165 | 
     | mux_80/U137         | A ^ -> Y v | INVX1  | 0.035 |   0.106 |   -0.130 | 
     | regKey/U300         | A v -> Y ^ | MUX2X1 | 0.052 |   0.158 |   -0.078 | 
     | regKey/U299         | A ^ -> Y v | INVX1  | 0.032 |   0.190 |   -0.046 | 
     | regKey/\reg_reg[71] | D v        | DFFSR  | 0.000 |   0.190 |   -0.046 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[71]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.214
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.214 + 0.084 = 0.297
Initial Slack = totDel - AvailTime
Initial Slack = 0.297 - -0.931 = 1.228
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.166
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.214 - 0.000 * 0.214 / 0.297 - 0.166 + 0.885 + 0.000 + 0.000 - 0.004 = 0.929
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[10] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.297
  Slack Time                    0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.343 | 
     | regKey/\reg_reg[10] | CLK ^ -> Q v | DFFSR  | 0.131 |   0.131 |   -0.212 | 
     | mux_80/U138         | A v -> Y ^   | MUX2X1 | 0.047 |   0.178 |   -0.165 | 
     | mux_80/U137         | A ^ -> Y v   | INVX1  | 0.036 |   0.214 |   -0.130 | 
     | regKey/U300         | A v -> Y ^   | MUX2X1 | 0.052 |   0.266 |   -0.078 | 
     | regKey/U299         | A ^ -> Y v   | INVX1  | 0.032 |   0.297 |   -0.046 | 
     | regKey/\reg_reg[71] | D v          | DFFSR  | 0.000 |   0.297 |   -0.046 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[70]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.052
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.052 + 0.057 = 0.109
Initial Slack = totDel - AvailTime
Initial Slack = 0.109 - -0.899 = 1.008
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.040
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.052 - 0.000 * 0.052 / 0.109 - 0.040 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (^) checked with rising edge of 'clk'
Beginpoint: key[70]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.133
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[70] ^  |        |       |   0.025 |   -0.123 | 
     | mux_80/U136         | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.090 | 
     | mux_80/U135         | A v -> Y ^ | INVX1  | 0.019 |   0.076 |   -0.072 | 
     | regKey/U298         | A ^ -> Y v | MUX2X1 | 0.030 |   0.106 |   -0.041 | 
     | regKey/U297         | A v -> Y ^ | INVX1  | 0.027 |   0.133 |   -0.015 | 
     | regKey/\reg_reg[70] | D ^        | DFFSR  | 0.000 |   0.133 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[70]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.196
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.196 + 0.057 = 0.253
Initial Slack = totDel - AvailTime
Initial Slack = 0.253 - -0.899 = 1.152
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.152
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.196 - 0.000 * 0.196 / 0.253 - 0.152 + 0.885 + 0.000 + 0.000 - 0.005 = 0.924
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[9] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.253
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.267 | 
     | regKey/\reg_reg[9]  | CLK ^ -> Q ^ | DFFSR  | 0.144 |   0.144 |   -0.123 | 
     | mux_80/U136         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.177 |   -0.090 | 
     | mux_80/U135         | A v -> Y ^   | INVX1  | 0.019 |   0.196 |   -0.072 | 
     | regKey/U298         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.226 |   -0.041 | 
     | regKey/U297         | A v -> Y ^   | INVX1  | 0.027 |   0.252 |   -0.015 | 
     | regKey/\reg_reg[70] | D ^          | DFFSR  | 0.000 |   0.253 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[70]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.086
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.086 + 0.081 = 0.167
Initial Slack = totDel - AvailTime
Initial Slack = 0.167 - -0.933 = 1.100
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.086 - 0.000 * 0.086 / 0.167 - 0.067 + 0.885 + 0.000 + 0.000 - 0.003 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (v) checked with rising edge of 'clk'
Beginpoint: key[70]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.183
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[70] v  |        |       |   0.016 |   -0.215 | 
     | mux_80/U136         | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |   -0.158 | 
     | mux_80/U135         | A ^ -> Y v | INVX1  | 0.029 |   0.102 |   -0.129 | 
     | regKey/U298         | A v -> Y ^ | MUX2X1 | 0.046 |   0.148 |   -0.082 | 
     | regKey/U297         | A ^ -> Y v | INVX1  | 0.034 |   0.183 |   -0.048 | 
     | regKey/\reg_reg[70] | D v        | DFFSR  | 0.000 |   0.183 |   -0.048 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[70]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.215
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.215 + 0.081 = 0.296
Initial Slack = totDel - AvailTime
Initial Slack = 0.296 - -0.933 = 1.229
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.168
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.215 - 0.000 * 0.215 / 0.296 - 0.168 + 0.885 + 0.000 + 0.000 - 0.003 = 0.930
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[9] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.296
  Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.344 | 
     | regKey/\reg_reg[9]  | CLK ^ -> Q v | DFFSR  | 0.137 |   0.137 |   -0.207 | 
     | mux_80/U136         | A v -> Y ^   | MUX2X1 | 0.049 |   0.186 |   -0.158 | 
     | mux_80/U135         | A ^ -> Y v   | INVX1  | 0.029 |   0.216 |   -0.129 | 
     | regKey/U298         | A v -> Y ^   | MUX2X1 | 0.046 |   0.262 |   -0.082 | 
     | regKey/U297         | A ^ -> Y v   | INVX1  | 0.034 |   0.296 |   -0.048 | 
     | regKey/\reg_reg[70] | D v          | DFFSR  | 0.000 |   0.296 |   -0.048 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[69]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.051
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.051 + 0.051 = 0.102
Initial Slack = totDel - AvailTime
Initial Slack = 0.102 - -0.899 = 1.001
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.040
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.051 - 0.000 * 0.051 / 0.102 - 0.040 + 0.885 + 0.000 + 0.000 - 0.005 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (^) checked with rising edge of 'clk'
Beginpoint: key[69]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.126
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[69] ^  |        |       |   0.025 |   -0.116 | 
     | mux_80/U132         | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |   -0.084 | 
     | mux_80/U131         | A v -> Y ^ | INVX1  | 0.019 |   0.076 |   -0.065 | 
     | regKey/U294         | A ^ -> Y v | MUX2X1 | 0.031 |   0.107 |   -0.033 | 
     | regKey/U293         | A v -> Y ^ | INVX1  | 0.019 |   0.126 |   -0.014 | 
     | regKey/\reg_reg[69] | D ^        | DFFSR  | 0.000 |   0.126 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[69]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.204
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.204 + 0.051 = 0.255
Initial Slack = totDel - AvailTime
Initial Slack = 0.255 - -0.899 = 1.154
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.159
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.204 - 0.000 * 0.204 / 0.255 - 0.159 + 0.885 + 0.000 + 0.000 - 0.005 = 0.925
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[8] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.255
  Slack Time                    0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.269 | 
     | regKey/\reg_reg[8]  | CLK ^ -> Q ^ | DFFSR  | 0.152 |   0.152 |   -0.117 | 
     | mux_80/U132         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.185 |   -0.084 | 
     | mux_80/U131         | A v -> Y ^   | INVX1  | 0.019 |   0.204 |   -0.065 | 
     | regKey/U294         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.236 |   -0.033 | 
     | regKey/U293         | A v -> Y ^   | INVX1  | 0.019 |   0.255 |   -0.014 | 
     | regKey/\reg_reg[69] | D ^          | DFFSR  | 0.000 |   0.255 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[69]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.085
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.085 + 0.078 = 0.164
Initial Slack = totDel - AvailTime
Initial Slack = 0.164 - -0.930 = 1.093
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.066
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.085 - 0.000 * 0.085 / 0.164 - 0.066 + 0.885 + 0.000 + 0.000 - 0.003 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (v) checked with rising edge of 'clk'
Beginpoint: key[69]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.180
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[69] v  |        |       |   0.016 |   -0.208 | 
     | mux_80/U132         | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |   -0.152 | 
     | mux_80/U131         | A ^ -> Y v | INVX1  | 0.029 |   0.101 |   -0.123 | 
     | regKey/U294         | A v -> Y ^ | MUX2X1 | 0.049 |   0.150 |   -0.074 | 
     | regKey/U293         | A ^ -> Y v | INVX1  | 0.029 |   0.180 |   -0.045 | 
     | regKey/\reg_reg[69] | D v        | DFFSR  | 0.000 |   0.180 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[69]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.220
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.220 + 0.078 = 0.298
Initial Slack = totDel - AvailTime
Initial Slack = 0.298 - -0.930 = 1.228
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.171
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.220 - 0.000 * 0.220 / 0.298 - 0.171 + 0.885 + 0.000 + 0.000 - 0.003 = 0.931
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[8] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.298
  Slack Time                    0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.343 | 
     | regKey/\reg_reg[8]  | CLK ^ -> Q v | DFFSR  | 0.142 |   0.142 |   -0.201 | 
     | mux_80/U132         | A v -> Y ^   | MUX2X1 | 0.049 |   0.191 |   -0.152 | 
     | mux_80/U131         | A ^ -> Y v   | INVX1  | 0.029 |   0.220 |   -0.123 | 
     | regKey/U294         | A v -> Y ^   | MUX2X1 | 0.049 |   0.269 |   -0.074 | 
     | regKey/U293         | A ^ -> Y v   | INVX1  | 0.029 |   0.298 |   -0.045 | 
     | regKey/\reg_reg[69] | D v          | DFFSR  | 0.000 |   0.298 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[68]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.058
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.058 + 0.050 = 0.108
Initial Slack = totDel - AvailTime
Initial Slack = 0.108 - -0.899 = 1.007
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.045
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.058 - 0.000 * 0.058 / 0.108 - 0.045 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (^) checked with rising edge of 'clk'
Beginpoint: key[68]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.132
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[68] ^  |        |       |   0.025 |   -0.122 | 
     | mux_80/U130         | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |   -0.088 | 
     | mux_80/U129         | A v -> Y ^ | INVX1  | 0.024 |   0.083 |   -0.064 | 
     | regKey/U292         | A ^ -> Y v | MUX2X1 | 0.034 |   0.116 |   -0.030 | 
     | regKey/U291         | A v -> Y ^ | INVX1  | 0.016 |   0.132 |   -0.014 | 
     | regKey/\reg_reg[68] | D ^        | DFFSR  | 0.000 |   0.132 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[68]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.198
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.198 + 0.050 = 0.247
Initial Slack = totDel - AvailTime
Initial Slack = 0.247 - -0.899 = 1.147
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.153
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.198 - 0.000 * 0.198 / 0.247 - 0.153 + 0.885 + 0.000 + 0.000 - 0.006 = 0.923
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[7] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.247
  Slack Time                    0.262
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.262 | 
     | regKey/\reg_reg[7]  | CLK ^ -> Q ^ | DFFSR  | 0.140 |   0.140 |   -0.122 | 
     | mux_80/U130         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.173 |   -0.088 | 
     | mux_80/U129         | A v -> Y ^   | INVX1  | 0.024 |   0.198 |   -0.064 | 
     | regKey/U292         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.231 |   -0.030 | 
     | regKey/U291         | A v -> Y ^   | INVX1  | 0.016 |   0.247 |   -0.014 | 
     | regKey/\reg_reg[68] | D ^          | DFFSR  | 0.000 |   0.247 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[68]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.092
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.092 + 0.081 = 0.173
Initial Slack = totDel - AvailTime
Initial Slack = 0.173 - -0.928 = 1.101
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.092 - 0.000 * 0.092 / 0.173 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (v) checked with rising edge of 'clk'
Beginpoint: key[68]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.189
  Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[68] v  |        |       |   0.016 |   -0.216 | 
     | mux_80/U130         | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |   -0.157 | 
     | mux_80/U129         | A ^ -> Y v | INVX1  | 0.033 |   0.108 |   -0.124 | 
     | regKey/U292         | A v -> Y ^ | MUX2X1 | 0.053 |   0.161 |   -0.071 | 
     | regKey/U291         | A ^ -> Y v | INVX1  | 0.028 |   0.189 |   -0.043 | 
     | regKey/\reg_reg[68] | D v        | DFFSR  | 0.000 |   0.189 |   -0.043 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[68]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.218
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.218 + 0.081 = 0.299
Initial Slack = totDel - AvailTime
Initial Slack = 0.299 - -0.928 = 1.227
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.170
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.218 - 0.000 * 0.218 / 0.299 - 0.170 + 0.885 + 0.000 + 0.000 - 0.004 = 0.930
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[7] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.299
  Slack Time                    0.342
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.342 | 
     | regKey/\reg_reg[7]  | CLK ^ -> Q v | DFFSR  | 0.134 |   0.134 |   -0.208 | 
     | mux_80/U130         | A v -> Y ^   | MUX2X1 | 0.051 |   0.185 |   -0.157 | 
     | mux_80/U129         | A ^ -> Y v   | INVX1  | 0.033 |   0.218 |   -0.124 | 
     | regKey/U292         | A v -> Y ^   | MUX2X1 | 0.053 |   0.271 |   -0.071 | 
     | regKey/U291         | A ^ -> Y v   | INVX1  | 0.028 |   0.299 |   -0.043 | 
     | regKey/\reg_reg[68] | D v          | DFFSR  | 0.000 |   0.299 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[67]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.054
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.054 + 0.049 = 0.103
Initial Slack = totDel - AvailTime
Initial Slack = 0.103 - -0.899 = 1.003
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.054 - 0.000 * 0.054 / 0.103 - 0.042 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (^) checked with rising edge of 'clk'
Beginpoint: key[67]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.128
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[67] ^  |        |       |   0.025 |   -0.118 | 
     | mux_80/U128         | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |   -0.083 | 
     | mux_80/U127         | A v -> Y ^ | INVX1  | 0.020 |   0.079 |   -0.064 | 
     | regKey/U290         | A ^ -> Y v | MUX2X1 | 0.030 |   0.109 |   -0.033 | 
     | regKey/U289         | A v -> Y ^ | INVX1  | 0.019 |   0.128 |   -0.014 | 
     | regKey/\reg_reg[67] | D ^        | DFFSR  | 0.000 |   0.128 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[67]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.203
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.203 + 0.049 = 0.252
Initial Slack = totDel - AvailTime
Initial Slack = 0.252 - -0.899 = 1.151
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.158
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.203 - 0.000 * 0.203 / 0.252 - 0.158 + 0.885 + 0.000 + 0.000 - 0.006 = 0.925
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[6] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.252
  Slack Time                    0.266
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.266 | 
     | regKey/\reg_reg[6]  | CLK ^ -> Q ^ | DFFSR  | 0.148 |   0.148 |   -0.118 | 
     | mux_80/U128         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.183 |   -0.083 | 
     | mux_80/U127         | A v -> Y ^   | INVX1  | 0.020 |   0.203 |   -0.064 | 
     | regKey/U290         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.233 |   -0.033 | 
     | regKey/U289         | A v -> Y ^   | INVX1  | 0.019 |   0.252 |   -0.014 | 
     | regKey/\reg_reg[67] | D ^          | DFFSR  | 0.000 |   0.252 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[67]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.090
This Block's Segment Delay(segDel): 0.076
Total delay(totDel): 0.090 + 0.076 = 0.166
Initial Slack = totDel - AvailTime
Initial Slack = 0.166 - -0.930 = 1.096
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.090 - 0.000 * 0.090 / 0.166 - 0.070 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (v) checked with rising edge of 'clk'
Beginpoint: key[67]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.182
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[67] v  |        |       |   0.016 |   -0.211 | 
     | mux_80/U128         | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |   -0.151 | 
     | mux_80/U127         | A ^ -> Y v | INVX1  | 0.030 |   0.106 |   -0.121 | 
     | regKey/U290         | A v -> Y ^ | MUX2X1 | 0.047 |   0.153 |   -0.074 | 
     | regKey/U289         | A ^ -> Y v | INVX1  | 0.029 |   0.182 |   -0.045 | 
     | regKey/\reg_reg[67] | D v        | DFFSR  | 0.000 |   0.182 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[67]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.222
This Block's Segment Delay(segDel): 0.076
Total delay(totDel): 0.222 + 0.076 = 0.299
Initial Slack = totDel - AvailTime
Initial Slack = 0.299 - -0.930 = 1.228
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.173
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.222 - 0.000 * 0.222 / 0.299 - 0.173 + 0.885 + 0.000 + 0.000 - 0.004 = 0.931
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[6] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.299
  Slack Time                    0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.343 | 
     | regKey/\reg_reg[6]  | CLK ^ -> Q v | DFFSR  | 0.140 |   0.140 |   -0.204 | 
     | mux_80/U128         | A v -> Y ^   | MUX2X1 | 0.053 |   0.192 |   -0.151 | 
     | mux_80/U127         | A ^ -> Y v   | INVX1  | 0.030 |   0.222 |   -0.121 | 
     | regKey/U290         | A v -> Y ^   | MUX2X1 | 0.047 |   0.269 |   -0.074 | 
     | regKey/U289         | A ^ -> Y v   | INVX1  | 0.029 |   0.298 |   -0.045 | 
     | regKey/\reg_reg[67] | D v          | DFFSR  | 0.000 |   0.299 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[66]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.053
This Block's Segment Delay(segDel): 0.047
Total delay(totDel): 0.053 + 0.047 = 0.100
Initial Slack = totDel - AvailTime
Initial Slack = 0.100 - -0.899 = 1.000
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.041
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.053 - 0.000 * 0.053 / 0.100 - 0.041 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (^) checked with rising edge of 'clk'
Beginpoint: key[66]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.125
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[66] ^  |        |       |   0.025 |   -0.115 | 
     | mux_80/U126         | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |   -0.083 | 
     | mux_80/U125         | A v -> Y ^ | INVX1  | 0.021 |   0.078 |   -0.061 | 
     | regKey/U288         | A ^ -> Y v | MUX2X1 | 0.031 |   0.108 |   -0.031 | 
     | regKey/U287         | A v -> Y ^ | INVX1  | 0.017 |   0.125 |   -0.014 | 
     | regKey/\reg_reg[66] | D ^        | DFFSR  | 0.000 |   0.125 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[66]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.190
This Block's Segment Delay(segDel): 0.047
Total delay(totDel): 0.190 + 0.047 = 0.238
Initial Slack = totDel - AvailTime
Initial Slack = 0.238 - -0.899 = 1.137
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.148
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.190 - 0.000 * 0.190 / 0.238 - 0.148 + 0.885 + 0.000 + 0.000 - 0.006 = 0.921
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[5] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.237
  Slack Time                    0.252
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.252 | 
     | regKey/\reg_reg[5]  | CLK ^ -> Q ^ | DFFSR  | 0.138 |   0.138 |   -0.114 | 
     | mux_80/U126         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.169 |   -0.083 | 
     | mux_80/U125         | A v -> Y ^   | INVX1  | 0.021 |   0.190 |   -0.061 | 
     | regKey/U288         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.221 |   -0.031 | 
     | regKey/U287         | A v -> Y ^   | INVX1  | 0.017 |   0.237 |   -0.014 | 
     | regKey/\reg_reg[66] | D ^          | DFFSR  | 0.000 |   0.237 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[66]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.086
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.086 + 0.075 = 0.161
Initial Slack = totDel - AvailTime
Initial Slack = 0.161 - -0.929 = 1.089
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.086 - 0.000 * 0.086 / 0.161 - 0.067 + 0.885 + 0.000 + 0.000 - 0.004 = 0.900
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (v) checked with rising edge of 'clk'
Beginpoint: key[66]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.177
  Slack Time                    0.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[66] v  |        |       |   0.016 |   -0.204 | 
     | mux_80/U126         | B v -> Y ^ | MUX2X1 | 0.055 |   0.071 |   -0.149 | 
     | mux_80/U125         | A ^ -> Y v | INVX1  | 0.031 |   0.102 |   -0.118 | 
     | regKey/U288         | A v -> Y ^ | MUX2X1 | 0.047 |   0.149 |   -0.071 | 
     | regKey/U287         | A ^ -> Y v | INVX1  | 0.028 |   0.177 |   -0.044 | 
     | regKey/\reg_reg[66] | D v        | DFFSR  | 0.000 |   0.177 |   -0.044 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[66]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.211
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.211 + 0.075 = 0.286
Initial Slack = totDel - AvailTime
Initial Slack = 0.286 - -0.929 = 1.214
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.164
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.211 - 0.000 * 0.211 / 0.286 - 0.164 + 0.885 + 0.000 + 0.000 - 0.004 = 0.928
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[5] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.286
  Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.329 | 
     | regKey/\reg_reg[5]  | CLK ^ -> Q v | DFFSR  | 0.133 |   0.133 |   -0.197 | 
     | mux_80/U126         | A v -> Y ^   | MUX2X1 | 0.048 |   0.180 |   -0.149 | 
     | mux_80/U125         | A ^ -> Y v   | INVX1  | 0.031 |   0.211 |   -0.118 | 
     | regKey/U288         | A v -> Y ^   | MUX2X1 | 0.047 |   0.258 |   -0.071 | 
     | regKey/U287         | A ^ -> Y v   | INVX1  | 0.028 |   0.286 |   -0.044 | 
     | regKey/\reg_reg[66] | D v          | DFFSR  | 0.000 |   0.286 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[65]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.061
This Block's Segment Delay(segDel): 0.060
Total delay(totDel): 0.061 + 0.060 = 0.120
Initial Slack = totDel - AvailTime
Initial Slack = 0.120 - -0.899 = 1.020
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.061 - 0.000 * 0.061 / 0.120 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (^) checked with rising edge of 'clk'
Beginpoint: key[65]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.145
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[65] ^  |        |       |   0.025 |   -0.135 | 
     | mux_80/U124         | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.101 | 
     | mux_80/U123         | A v -> Y ^ | INVX1  | 0.027 |   0.085 |   -0.074 | 
     | regKey/U286         | A ^ -> Y v | MUX2X1 | 0.031 |   0.117 |   -0.043 | 
     | regKey/U285         | A v -> Y ^ | INVX1  | 0.028 |   0.145 |   -0.015 | 
     | regKey/\reg_reg[65] | D ^        | DFFSR  | 0.000 |   0.145 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[65]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.197
This Block's Segment Delay(segDel): 0.060
Total delay(totDel): 0.197 + 0.060 = 0.256
Initial Slack = totDel - AvailTime
Initial Slack = 0.256 - -0.899 = 1.156
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.153
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.197 - 0.000 * 0.197 / 0.256 - 0.153 + 0.885 + 0.000 + 0.000 - 0.006 = 0.923
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[4] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.256
  Slack Time                    0.271
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.271 | 
     | regKey/\reg_reg[4]  | CLK ^ -> Q ^ | DFFSR  | 0.137 |   0.137 |   -0.134 | 
     | mux_80/U124         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.169 |   -0.101 | 
     | mux_80/U123         | A v -> Y ^   | INVX1  | 0.027 |   0.197 |   -0.074 | 
     | regKey/U286         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.228 |   -0.043 | 
     | regKey/U285         | A v -> Y ^   | INVX1  | 0.028 |   0.256 |   -0.015 | 
     | regKey/\reg_reg[65] | D ^          | DFFSR  | 0.000 |   0.256 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[65]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.093
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.093 + 0.084 = 0.177
Initial Slack = totDel - AvailTime
Initial Slack = 0.177 - -0.934 = 1.110
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.072
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.093 - 0.000 * 0.093 / 0.177 - 0.072 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (v) checked with rising edge of 'clk'
Beginpoint: key[65]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.192
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[65] v  |        |       |   0.016 |   -0.225 | 
     | mux_80/U124         | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |   -0.167 | 
     | mux_80/U123         | A ^ -> Y v | INVX1  | 0.035 |   0.109 |   -0.132 | 
     | regKey/U286         | A v -> Y ^ | MUX2X1 | 0.048 |   0.157 |   -0.084 | 
     | regKey/U285         | A ^ -> Y v | INVX1  | 0.035 |   0.192 |   -0.049 | 
     | regKey/\reg_reg[65] | D v        | DFFSR  | 0.000 |   0.192 |   -0.049 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[65]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.217
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.217 + 0.084 = 0.301
Initial Slack = totDel - AvailTime
Initial Slack = 0.301 - -0.934 = 1.234
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.169
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.217 - 0.000 * 0.217 / 0.301 - 0.169 + 0.885 + 0.000 + 0.000 - 0.004 = 0.929
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[4] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.301
  Slack Time                    0.349
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.349 | 
     | regKey/\reg_reg[4]  | CLK ^ -> Q v | DFFSR  | 0.132 |   0.132 |   -0.217 | 
     | mux_80/U124         | A v -> Y ^   | MUX2X1 | 0.050 |   0.182 |   -0.167 | 
     | mux_80/U123         | A ^ -> Y v   | INVX1  | 0.035 |   0.217 |   -0.132 | 
     | regKey/U286         | A v -> Y ^   | MUX2X1 | 0.048 |   0.265 |   -0.084 | 
     | regKey/U285         | A ^ -> Y v   | INVX1  | 0.035 |   0.301 |   -0.049 | 
     | regKey/\reg_reg[65] | D v          | DFFSR  | 0.000 |   0.301 |   -0.049 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[64]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.052
This Block's Segment Delay(segDel): 0.062
Total delay(totDel): 0.052 + 0.062 = 0.114
Initial Slack = totDel - AvailTime
Initial Slack = 0.114 - -0.899 = 1.013
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.040
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.052 - 0.000 * 0.052 / 0.114 - 0.040 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (^) checked with rising edge of 'clk'
Beginpoint: key[64]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.139
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[64] ^  |        |       |   0.025 |   -0.128 | 
     | mux_80/U122         | B ^ -> Y v | MUX2X1 | 0.032 |   0.056 |   -0.096 | 
     | mux_80/U121         | A v -> Y ^ | INVX1  | 0.020 |   0.076 |   -0.076 | 
     | regKey/U284         | A ^ -> Y v | MUX2X1 | 0.032 |   0.109 |   -0.044 | 
     | regKey/U283         | A v -> Y ^ | INVX1  | 0.030 |   0.138 |   -0.014 | 
     | regKey/\reg_reg[64] | D ^        | DFFSR  | 0.000 |   0.139 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[64]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.204
This Block's Segment Delay(segDel): 0.062
Total delay(totDel): 0.204 + 0.062 = 0.266
Initial Slack = totDel - AvailTime
Initial Slack = 0.266 - -0.899 = 1.165
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.159
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.204 - 0.000 * 0.204 / 0.266 - 0.159 + 0.885 + 0.000 + 0.000 - 0.006 = 0.925
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[3] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.266
  Slack Time                    0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.280 | 
     | regKey/\reg_reg[3]  | CLK ^ -> Q ^ | DFFSR  | 0.151 |   0.151 |   -0.129 | 
     | mux_80/U122         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.184 |   -0.096 | 
     | mux_80/U121         | A v -> Y ^   | INVX1  | 0.020 |   0.204 |   -0.076 | 
     | regKey/U284         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.236 |   -0.044 | 
     | regKey/U283         | A v -> Y ^   | INVX1  | 0.030 |   0.266 |   -0.014 | 
     | regKey/\reg_reg[64] | D ^          | DFFSR  | 0.000 |   0.266 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[64]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.084
This Block's Segment Delay(segDel): 0.087
Total delay(totDel): 0.084 + 0.087 = 0.172
Initial Slack = totDel - AvailTime
Initial Slack = 0.172 - -0.934 = 1.106
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.066
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.084 - 0.000 * 0.084 / 0.172 - 0.066 + 0.885 + 0.000 + 0.000 - 0.004 = 0.900
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (v) checked with rising edge of 'clk'
Beginpoint: key[64]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.187
  Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[64] v  |        |       |   0.016 |   -0.221 | 
     | mux_80/U122         | B v -> Y ^ | MUX2X1 | 0.054 |   0.070 |   -0.166 | 
     | mux_80/U121         | A ^ -> Y v | INVX1  | 0.030 |   0.100 |   -0.136 | 
     | regKey/U284         | A v -> Y ^ | MUX2X1 | 0.051 |   0.151 |   -0.086 | 
     | regKey/U283         | A ^ -> Y v | INVX1  | 0.036 |   0.187 |   -0.049 | 
     | regKey/\reg_reg[64] | D v        | DFFSR  | 0.000 |   0.187 |   -0.049 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[64]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.219
This Block's Segment Delay(segDel): 0.087
Total delay(totDel): 0.219 + 0.087 = 0.306
Initial Slack = totDel - AvailTime
Initial Slack = 0.306 - -0.934 = 1.240
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.170
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.219 - 0.000 * 0.219 / 0.306 - 0.170 + 0.885 + 0.000 + 0.000 - 0.004 = 0.930
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[3] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.306
  Slack Time                    0.355
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.355 | 
     | regKey/\reg_reg[3]  | CLK ^ -> Q v | DFFSR  | 0.142 |   0.142 |   -0.213 | 
     | mux_80/U122         | A v -> Y ^   | MUX2X1 | 0.047 |   0.189 |   -0.166 | 
     | mux_80/U121         | A ^ -> Y v   | INVX1  | 0.030 |   0.219 |   -0.136 | 
     | regKey/U284         | A v -> Y ^   | MUX2X1 | 0.051 |   0.269 |   -0.086 | 
     | regKey/U283         | A ^ -> Y v   | INVX1  | 0.036 |   0.306 |   -0.049 | 
     | regKey/\reg_reg[64] | D v          | DFFSR  | 0.000 |   0.306 |   -0.049 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[63]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.896
Available budget after adjustments(AvailTime) = (0.000 - 0.896) = -0.896

External Segment Delay(extSegDel): 0.062
This Block's Segment Delay(segDel): 0.067
Total delay(totDel): 0.062 + 0.067 = 0.129
Initial Slack = totDel - AvailTime
Initial Slack = 0.129 - -0.896 = 1.025
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.048
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.062 - 0.000 * 0.062 / 0.129 - 0.048 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: key[63]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.154
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[63] ^  |        |       |   0.025 |   -0.140 | 
     | mux_80/U120         | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |   -0.106 | 
     | mux_80/U119         | A v -> Y ^ | INVX1  | 0.028 |   0.086 |   -0.078 | 
     | regKey/U282         | A ^ -> Y v | MUX2X1 | 0.031 |   0.117 |   -0.048 | 
     | regKey/U281         | A v -> Y ^ | INVX1  | 0.036 |   0.153 |   -0.011 | 
     | regKey/\reg_reg[63] | D ^        | DFFSR  | 0.000 |   0.154 |   -0.011 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[63]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.896
Available budget after adjustments(AvailTime) = (0.000 - 0.896) = -0.896

External Segment Delay(extSegDel): 0.205
This Block's Segment Delay(segDel): 0.067
Total delay(totDel): 0.205 + 0.067 = 0.273
Initial Slack = totDel - AvailTime
Initial Slack = 0.273 - -0.896 = 1.168
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.160
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.205 - 0.000 * 0.205 / 0.273 - 0.160 + 0.885 + 0.000 + 0.000 - 0.006 = 0.924
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[2] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.273
  Slack Time                    0.283
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.283 | 
     | regKey/\reg_reg[2]  | CLK ^ -> Q ^ | DFFSR  | 0.144 |   0.144 |   -0.140 | 
     | mux_80/U120         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.178 |   -0.106 | 
     | mux_80/U119         | A v -> Y ^   | INVX1  | 0.028 |   0.205 |   -0.078 | 
     | regKey/U282         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.236 |   -0.048 | 
     | regKey/U281         | A v -> Y ^   | INVX1  | 0.037 |   0.272 |   -0.011 | 
     | regKey/\reg_reg[63] | D ^          | DFFSR  | 0.000 |   0.273 |   -0.011 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[63]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.052) = -0.937
Available budget after adjustments(AvailTime) = (0.000 - 0.937) = -0.937

External Segment Delay(extSegDel): 0.094
This Block's Segment Delay(segDel): 0.088
Total delay(totDel): 0.094 + 0.088 = 0.182
Initial Slack = totDel - AvailTime
Initial Slack = 0.182 - -0.937 = 1.119
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.073
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.094 - 0.000 * 0.094 / 0.182 - 0.073 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (v) checked with rising edge of 'clk'
Beginpoint: key[63]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.052
  Arrival Time                  0.198
  Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[63] v  |        |       |   0.016 |   -0.234 | 
     | mux_80/U120         | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |   -0.175 | 
     | mux_80/U119         | A ^ -> Y v | INVX1  | 0.035 |   0.110 |   -0.140 | 
     | regKey/U282         | A v -> Y ^ | MUX2X1 | 0.047 |   0.157 |   -0.093 | 
     | regKey/U281         | A ^ -> Y v | INVX1  | 0.041 |   0.197 |   -0.053 | 
     | regKey/\reg_reg[63] | D v        | DFFSR  | 0.000 |   0.198 |   -0.052 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[63]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.052) = -0.937
Available budget after adjustments(AvailTime) = (0.000 - 0.937) = -0.937

External Segment Delay(extSegDel): 0.223
This Block's Segment Delay(segDel): 0.088
Total delay(totDel): 0.223 + 0.088 = 0.311
Initial Slack = totDel - AvailTime
Initial Slack = 0.311 - -0.937 = 1.248
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.174
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.223 - 0.000 * 0.223 / 0.311 - 0.174 + 0.885 + 0.000 + 0.000 - 0.004 = 0.931
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[2] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.052
  Arrival Time                  0.311
  Slack Time                    0.363
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.363 | 
     | regKey/\reg_reg[2]  | CLK ^ -> Q v | DFFSR  | 0.137 |   0.137 |   -0.227 | 
     | mux_80/U120         | A v -> Y ^   | MUX2X1 | 0.051 |   0.188 |   -0.175 | 
     | mux_80/U119         | A ^ -> Y v   | INVX1  | 0.035 |   0.223 |   -0.140 | 
     | regKey/U282         | A v -> Y ^   | MUX2X1 | 0.047 |   0.270 |   -0.093 | 
     | regKey/U281         | A ^ -> Y v   | INVX1  | 0.040 |   0.311 |   -0.053 | 
     | regKey/\reg_reg[63] | D v          | DFFSR  | 0.000 |   0.311 |   -0.052 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[62]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.058
This Block's Segment Delay(segDel): 0.053
Total delay(totDel): 0.058 + 0.053 = 0.111
Initial Slack = totDel - AvailTime
Initial Slack = 0.111 - -0.899 = 1.010
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.045
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.058 - 0.000 * 0.058 / 0.111 - 0.045 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: key[62]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.136
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[62] ^  |        |       |   0.025 |   -0.125 | 
     | mux_80/U118         | B ^ -> Y v | MUX2X1 | 0.032 |   0.056 |   -0.094 | 
     | mux_80/U117         | A v -> Y ^ | INVX1  | 0.026 |   0.083 |   -0.067 | 
     | regKey/U280         | A ^ -> Y v | MUX2X1 | 0.032 |   0.114 |   -0.036 | 
     | regKey/U279         | A v -> Y ^ | INVX1  | 0.021 |   0.136 |   -0.014 | 
     | regKey/\reg_reg[62] | D ^        | DFFSR  | 0.000 |   0.136 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[62]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.207
This Block's Segment Delay(segDel): 0.053
Total delay(totDel): 0.207 + 0.053 = 0.260
Initial Slack = totDel - AvailTime
Initial Slack = 0.260 - -0.899 = 1.159
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.161
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.207 - 0.000 * 0.207 / 0.260 - 0.161 + 0.885 + 0.000 + 0.000 - 0.006 = 0.925
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[1] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.260
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.274 | 
     | regKey/\reg_reg[1]  | CLK ^ -> Q ^ | DFFSR  | 0.148 |   0.148 |   -0.126 | 
     | mux_80/U118         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.180 |   -0.094 | 
     | mux_80/U117         | A v -> Y ^   | INVX1  | 0.027 |   0.207 |   -0.067 | 
     | regKey/U280         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.238 |   -0.036 | 
     | regKey/U279         | A v -> Y ^   | INVX1  | 0.021 |   0.259 |   -0.014 | 
     | regKey/\reg_reg[62] | D ^          | DFFSR  | 0.000 |   0.260 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[62]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.089 + 0.080 = 0.169
Initial Slack = totDel - AvailTime
Initial Slack = 0.169 - -0.931 = 1.099
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.169 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (v) checked with rising edge of 'clk'
Beginpoint: key[62]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.185
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[62] v  |        |       |   0.016 |   -0.214 | 
     | mux_80/U118         | B v -> Y ^ | MUX2X1 | 0.055 |   0.071 |   -0.160 | 
     | mux_80/U117         | A ^ -> Y v | INVX1  | 0.034 |   0.105 |   -0.126 | 
     | regKey/U280         | A v -> Y ^ | MUX2X1 | 0.049 |   0.154 |   -0.077 | 
     | regKey/U279         | A ^ -> Y v | INVX1  | 0.031 |   0.185 |   -0.046 | 
     | regKey/\reg_reg[62] | D v        | DFFSR  | 0.000 |   0.185 |   -0.046 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[62]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.221
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.221 + 0.080 = 0.301
Initial Slack = totDel - AvailTime
Initial Slack = 0.301 - -0.931 = 1.231
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.172
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.221 - 0.000 * 0.221 / 0.301 - 0.172 + 0.885 + 0.000 + 0.000 - 0.004 = 0.930
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[1] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.301
  Slack Time                    0.346
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.346 | 
     | regKey/\reg_reg[1]  | CLK ^ -> Q v | DFFSR  | 0.139 |   0.139 |   -0.207 | 
     | mux_80/U118         | A v -> Y ^   | MUX2X1 | 0.047 |   0.187 |   -0.160 | 
     | mux_80/U117         | A ^ -> Y v   | INVX1  | 0.034 |   0.221 |   -0.126 | 
     | regKey/U280         | A v -> Y ^   | MUX2X1 | 0.049 |   0.270 |   -0.077 | 
     | regKey/U279         | A ^ -> Y v   | INVX1  | 0.031 |   0.301 |   -0.046 | 
     | regKey/\reg_reg[62] | D v          | DFFSR  | 0.000 |   0.301 |   -0.046 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[61]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.074
This Block's Segment Delay(segDel): 0.060
Total delay(totDel): 0.074 + 0.060 = 0.134
Initial Slack = totDel - AvailTime
Initial Slack = 0.134 - -0.899 = 1.034
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.058
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.074 - 0.000 * 0.074 / 0.134 - 0.058 + 0.885 + 0.000 + 0.000 - 0.006 = 0.895
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: key[61]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.159
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[61] ^  |        |       |   0.025 |   -0.148 | 
     | mux_80/U116         | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.115 | 
     | mux_80/U115         | A v -> Y ^ | INVX1  | 0.041 |   0.099 |   -0.074 | 
     | regKey/U278         | A ^ -> Y v | MUX2X1 | 0.035 |   0.134 |   -0.040 | 
     | regKey/U277         | A v -> Y ^ | INVX1  | 0.025 |   0.159 |   -0.014 | 
     | regKey/\reg_reg[61] | D ^        | DFFSR  | 0.000 |   0.159 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[61]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.275
This Block's Segment Delay(segDel): 0.060
Total delay(totDel): 0.275 + 0.060 = 0.335
Initial Slack = totDel - AvailTime
Initial Slack = 0.335 - -0.899 = 1.235
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.214
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.275 - 0.000 * 0.275 / 0.335 - 0.214 + 0.885 + 0.000 + 0.000 - 0.006 = 0.940
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[0] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.335
  Slack Time                    0.350
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.350 | 
     | regKey/\reg_reg[0]  | CLK ^ -> Q ^ | DFFSR  | 0.197 |   0.197 |   -0.152 | 
     | mux_80/U116         | A ^ -> Y v   | MUX2X1 | 0.037 |   0.234 |   -0.115 | 
     | mux_80/U115         | A v -> Y ^   | INVX1  | 0.041 |   0.275 |   -0.074 | 
     | regKey/U278         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.310 |   -0.040 | 
     | regKey/U277         | A v -> Y ^   | INVX1  | 0.025 |   0.335 |   -0.014 | 
     | regKey/\reg_reg[61] | D ^          | DFFSR  | 0.000 |   0.335 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[61]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.101
This Block's Segment Delay(segDel): 0.089
Total delay(totDel): 0.101 + 0.089 = 0.190
Initial Slack = totDel - AvailTime
Initial Slack = 0.190 - -0.932 = 1.122
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.078
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.101 - 0.000 * 0.101 / 0.190 - 0.078 + 0.885 + 0.000 + 0.000 - 0.004 = 0.904
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (v) checked with rising edge of 'clk'
Beginpoint: key[61]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.206
  Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[61] v  |        |       |   0.016 |   -0.237 | 
     | mux_80/U116         | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |   -0.180 | 
     | mux_80/U115         | A ^ -> Y v | INVX1  | 0.044 |   0.117 |   -0.136 | 
     | regKey/U278         | A v -> Y ^ | MUX2X1 | 0.055 |   0.171 |   -0.081 | 
     | regKey/U277         | A ^ -> Y v | INVX1  | 0.034 |   0.206 |   -0.047 | 
     | regKey/\reg_reg[61] | D v        | DFFSR  | 0.000 |   0.206 |   -0.047 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[61]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.254
This Block's Segment Delay(segDel): 0.089
Total delay(totDel): 0.254 + 0.089 = 0.343
Initial Slack = totDel - AvailTime
Initial Slack = 0.343 - -0.932 = 1.275
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.197
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.254 - 0.000 * 0.254 / 0.343 - 0.197 + 0.885 + 0.000 + 0.000 - 0.004 = 0.938
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[0] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.343
  Slack Time                    0.390
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.390 | 
     | regKey/\reg_reg[0]  | CLK ^ -> Q v | DFFSR  | 0.160 |   0.159 |   -0.231 | 
     | mux_80/U116         | A v -> Y ^   | MUX2X1 | 0.051 |   0.210 |   -0.180 | 
     | mux_80/U115         | A ^ -> Y v   | INVX1  | 0.044 |   0.254 |   -0.136 | 
     | regKey/U278         | A v -> Y ^   | MUX2X1 | 0.055 |   0.309 |   -0.081 | 
     | regKey/U277         | A ^ -> Y v   | INVX1  | 0.034 |   0.343 |   -0.047 | 
     | regKey/\reg_reg[61] | D v          | DFFSR  | 0.000 |   0.343 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[60]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.058
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.058 + 0.056 = 0.114
Initial Slack = totDel - AvailTime
Initial Slack = 0.114 - -0.899 = 1.013
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.045
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.058 - 0.000 * 0.058 / 0.114 - 0.045 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: key[60]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.138
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[60] ^  |        |       |   0.025 |   -0.128 | 
     | mux_80/U114         | B ^ -> Y v | MUX2X1 | 0.033 |   0.057 |   -0.095 | 
     | mux_80/U113         | A v -> Y ^ | INVX1  | 0.025 |   0.083 |   -0.070 | 
     | regKey/U276         | A ^ -> Y v | MUX2X1 | 0.034 |   0.116 |   -0.036 | 
     | regKey/U275         | A v -> Y ^ | INVX1  | 0.022 |   0.138 |   -0.014 | 
     | regKey/\reg_reg[60] | D ^        | DFFSR  | 0.000 |   0.138 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[60]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.219
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.219 + 0.056 = 0.275
Initial Slack = totDel - AvailTime
Initial Slack = 0.275 - -0.899 = 1.174
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.170
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.219 - 0.000 * 0.219 / 0.275 - 0.170 + 0.885 + 0.000 + 0.000 - 0.006 = 0.928
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[79] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.275
  Slack Time                    0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.289 | 
     | regKey/\reg_reg[79] | CLK ^ -> Q ^ | DFFSR  | 0.158 |   0.158 |   -0.131 | 
     | mux_80/U114         | A ^ -> Y v   | MUX2X1 | 0.036 |   0.194 |   -0.095 | 
     | mux_80/U113         | A v -> Y ^   | INVX1  | 0.025 |   0.219 |   -0.070 | 
     | regKey/U276         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.253 |   -0.036 | 
     | regKey/U275         | A v -> Y ^   | INVX1  | 0.022 |   0.275 |   -0.014 | 
     | regKey/\reg_reg[60] | D ^          | DFFSR  | 0.000 |   0.275 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[60]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.090
This Block's Segment Delay(segDel): 0.085
Total delay(totDel): 0.090 + 0.085 = 0.175
Initial Slack = totDel - AvailTime
Initial Slack = 0.175 - -0.931 = 1.105
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.090 - 0.000 * 0.090 / 0.175 - 0.070 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (v) checked with rising edge of 'clk'
Beginpoint: key[60]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.191
  Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[60] v  |        |       |   0.016 |   -0.220 | 
     | mux_80/U114         | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |   -0.164 | 
     | mux_80/U113         | A ^ -> Y v | INVX1  | 0.033 |   0.106 |   -0.130 | 
     | regKey/U276         | A v -> Y ^ | MUX2X1 | 0.053 |   0.159 |   -0.078 | 
     | regKey/U275         | A ^ -> Y v | INVX1  | 0.032 |   0.190 |   -0.046 | 
     | regKey/\reg_reg[60] | D v        | DFFSR  | 0.000 |   0.191 |   -0.046 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[60]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.229
This Block's Segment Delay(segDel): 0.085
Total delay(totDel): 0.229 + 0.085 = 0.314
Initial Slack = totDel - AvailTime
Initial Slack = 0.314 - -0.931 = 1.245
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.178
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.229 - 0.000 * 0.229 / 0.314 - 0.178 + 0.885 + 0.000 + 0.000 - 0.004 = 0.932
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[79] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.314
  Slack Time                    0.360
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.360 | 
     | regKey/\reg_reg[79] | CLK ^ -> Q v | DFFSR  | 0.146 |   0.146 |   -0.214 | 
     | mux_80/U114         | A v -> Y ^   | MUX2X1 | 0.050 |   0.196 |   -0.164 | 
     | mux_80/U113         | A ^ -> Y v   | INVX1  | 0.033 |   0.229 |   -0.130 | 
     | regKey/U276         | A v -> Y ^   | MUX2X1 | 0.053 |   0.282 |   -0.078 | 
     | regKey/U275         | A ^ -> Y v   | INVX1  | 0.032 |   0.314 |   -0.046 | 
     | regKey/\reg_reg[60] | D v          | DFFSR  | 0.000 |   0.314 |   -0.046 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[59]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.060
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.060 + 0.049 = 0.109
Initial Slack = totDel - AvailTime
Initial Slack = 0.109 - -0.899 = 1.008
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.060 - 0.000 * 0.060 / 0.109 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: key[59]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.134
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[59] ^  |        |       |   0.025 |   -0.123 | 
     | mux_80/U110         | B ^ -> Y v | MUX2X1 | 0.035 |   0.060 |   -0.089 | 
     | mux_80/U109         | A v -> Y ^ | INVX1  | 0.025 |   0.085 |   -0.063 | 
     | regKey/U272         | A ^ -> Y v | MUX2X1 | 0.031 |   0.116 |   -0.032 | 
     | regKey/U271         | A v -> Y ^ | INVX1  | 0.018 |   0.134 |   -0.014 | 
     | regKey/\reg_reg[59] | D ^        | DFFSR  | 0.000 |   0.134 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[59]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.223
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.223 + 0.049 = 0.272
Initial Slack = totDel - AvailTime
Initial Slack = 0.272 - -0.899 = 1.171
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.173
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.223 - 0.000 * 0.223 / 0.272 - 0.173 + 0.885 + 0.000 + 0.000 - 0.006 = 0.929
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[78] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.272
  Slack Time                    0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.286 | 
     | regKey/\reg_reg[78] | CLK ^ -> Q ^ | DFFSR  | 0.160 |   0.159 |   -0.127 | 
     | mux_80/U110         | A ^ -> Y v   | MUX2X1 | 0.038 |   0.198 |   -0.089 | 
     | mux_80/U109         | A v -> Y ^   | INVX1  | 0.025 |   0.223 |   -0.063 | 
     | regKey/U272         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.254 |   -0.032 | 
     | regKey/U271         | A v -> Y ^   | INVX1  | 0.018 |   0.272 |   -0.014 | 
     | regKey/\reg_reg[59] | D ^          | DFFSR  | 0.000 |   0.272 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[59]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.094
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.094 + 0.077 = 0.172
Initial Slack = totDel - AvailTime
Initial Slack = 0.172 - -0.929 = 1.101
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.073
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.094 - 0.000 * 0.094 / 0.172 - 0.073 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (v) checked with rising edge of 'clk'
Beginpoint: key[59]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.188
  Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[59] v  |        |       |   0.016 |   -0.216 | 
     | mux_80/U110         | B v -> Y ^ | MUX2X1 | 0.061 |   0.076 |   -0.155 | 
     | mux_80/U109         | A ^ -> Y v | INVX1  | 0.034 |   0.110 |   -0.121 | 
     | regKey/U272         | A v -> Y ^ | MUX2X1 | 0.049 |   0.159 |   -0.073 | 
     | regKey/U271         | A ^ -> Y v | INVX1  | 0.029 |   0.188 |   -0.044 | 
     | regKey/\reg_reg[59] | D v        | DFFSR  | 0.000 |   0.188 |   -0.044 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[59]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.235
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.235 + 0.077 = 0.312
Initial Slack = totDel - AvailTime
Initial Slack = 0.312 - -0.929 = 1.241
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.182
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.235 - 0.000 * 0.235 / 0.312 - 0.182 + 0.885 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[78] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.312
  Slack Time                    0.356
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.356 | 
     | regKey/\reg_reg[78] | CLK ^ -> Q v | DFFSR  | 0.147 |   0.147 |   -0.209 | 
     | mux_80/U110         | A v -> Y ^   | MUX2X1 | 0.054 |   0.201 |   -0.155 | 
     | mux_80/U109         | A ^ -> Y v   | INVX1  | 0.034 |   0.235 |   -0.121 | 
     | regKey/U272         | A v -> Y ^   | MUX2X1 | 0.049 |   0.283 |   -0.073 | 
     | regKey/U271         | A ^ -> Y v   | INVX1  | 0.029 |   0.312 |   -0.044 | 
     | regKey/\reg_reg[59] | D v          | DFFSR  | 0.000 |   0.312 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[58]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.061
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.061 + 0.049 = 0.110
Initial Slack = totDel - AvailTime
Initial Slack = 0.110 - -0.899 = 1.010
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.061 - 0.000 * 0.061 / 0.110 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: key[58]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.135
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[58] ^  |        |       |   0.025 |   -0.125 | 
     | mux_80/U108         | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |   -0.093 | 
     | mux_80/U107         | A v -> Y ^ | INVX1  | 0.029 |   0.086 |   -0.064 | 
     | regKey/U270         | A ^ -> Y v | MUX2X1 | 0.034 |   0.119 |   -0.030 | 
     | regKey/U269         | A v -> Y ^ | INVX1  | 0.016 |   0.135 |   -0.014 | 
     | regKey/\reg_reg[58] | D ^        | DFFSR  | 0.000 |   0.135 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[58]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.242
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.242 + 0.049 = 0.291
Initial Slack = totDel - AvailTime
Initial Slack = 0.291 - -0.899 = 1.191
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.188
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.242 - 0.000 * 0.242 / 0.291 - 0.188 + 0.885 + 0.000 + 0.000 - 0.006 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[77] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.291
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.306 | 
     | regKey/\reg_reg[77] | CLK ^ -> Q ^ | DFFSR  | 0.173 |   0.173 |   -0.133 | 
     | mux_80/U108         | A ^ -> Y v   | MUX2X1 | 0.040 |   0.213 |   -0.093 | 
     | mux_80/U107         | A v -> Y ^   | INVX1  | 0.029 |   0.242 |   -0.064 | 
     | regKey/U270         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.276 |   -0.030 | 
     | regKey/U269         | A v -> Y ^   | INVX1  | 0.016 |   0.291 |   -0.014 | 
     | regKey/\reg_reg[58] | D ^          | DFFSR  | 0.000 |   0.291 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[58]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.091
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.091 + 0.080 = 0.171
Initial Slack = totDel - AvailTime
Initial Slack = 0.171 - -0.928 = 1.099
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.091 - 0.000 * 0.091 / 0.171 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (v) checked with rising edge of 'clk'
Beginpoint: key[58]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.187
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[58] v  |        |       |   0.016 |   -0.214 | 
     | mux_80/U108         | B v -> Y ^ | MUX2X1 | 0.055 |   0.071 |   -0.159 | 
     | mux_80/U107         | A ^ -> Y v | INVX1  | 0.036 |   0.107 |   -0.123 | 
     | regKey/U270         | A v -> Y ^ | MUX2X1 | 0.052 |   0.159 |   -0.071 | 
     | regKey/U269         | A ^ -> Y v | INVX1  | 0.028 |   0.187 |   -0.043 | 
     | regKey/\reg_reg[58] | D v        | DFFSR  | 0.000 |   0.187 |   -0.043 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[58]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.241
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.241 + 0.080 = 0.322
Initial Slack = totDel - AvailTime
Initial Slack = 0.322 - -0.928 = 1.250
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.188
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.241 - 0.000 * 0.241 / 0.322 - 0.188 + 0.885 + 0.000 + 0.000 - 0.004 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[77] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.322
  Slack Time                    0.365
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.365 | 
     | regKey/\reg_reg[77] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.156 |   -0.209 | 
     | mux_80/U108         | A v -> Y ^   | MUX2X1 | 0.050 |   0.205 |   -0.159 | 
     | mux_80/U107         | A ^ -> Y v   | INVX1  | 0.036 |   0.241 |   -0.123 | 
     | regKey/U270         | A v -> Y ^   | MUX2X1 | 0.052 |   0.294 |   -0.071 | 
     | regKey/U269         | A ^ -> Y v   | INVX1  | 0.028 |   0.322 |   -0.043 | 
     | regKey/\reg_reg[58] | D v          | DFFSR  | 0.000 |   0.322 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[57]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.074
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.074 + 0.054 = 0.128
Initial Slack = totDel - AvailTime
Initial Slack = 0.128 - -0.899 = 1.027
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.058
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.074 - 0.000 * 0.074 / 0.128 - 0.058 + 0.885 + 0.000 + 0.000 - 0.006 = 0.895
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: key[57]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.153
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[57] ^  |        |       |   0.025 |   -0.142 | 
     | mux_80/U106         | B ^ -> Y v | MUX2X1 | 0.045 |   0.070 |   -0.097 | 
     | mux_80/U105         | A v -> Y ^ | INVX1  | 0.029 |   0.099 |   -0.068 | 
     | regKey/U268         | A ^ -> Y v | MUX2X1 | 0.032 |   0.131 |   -0.037 | 
     | regKey/U267         | A v -> Y ^ | INVX1  | 0.022 |   0.153 |   -0.014 | 
     | regKey/\reg_reg[57] | D ^        | DFFSR  | 0.000 |   0.153 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[57]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.293
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.293 + 0.054 = 0.347
Initial Slack = totDel - AvailTime
Initial Slack = 0.347 - -0.899 = 1.246
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.228
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.293 - 0.000 * 0.293 / 0.347 - 0.228 + 0.885 + 0.000 + 0.000 - 0.006 = 0.944
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[76] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.347
  Slack Time                    0.361
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.361 | 
     | regKey/\reg_reg[76] | CLK ^ -> Q ^ | DFFSR  | 0.209 |   0.209 |   -0.152 | 
     | mux_80/U106         | A ^ -> Y v   | MUX2X1 | 0.055 |   0.264 |   -0.097 | 
     | mux_80/U105         | A v -> Y ^   | INVX1  | 0.029 |   0.293 |   -0.068 | 
     | regKey/U268         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.325 |   -0.037 | 
     | regKey/U267         | A v -> Y ^   | INVX1  | 0.022 |   0.347 |   -0.014 | 
     | regKey/\reg_reg[57] | D ^          | DFFSR  | 0.000 |   0.347 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[57]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.121
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.121 + 0.080 = 0.201
Initial Slack = totDel - AvailTime
Initial Slack = 0.201 - -0.931 = 1.132
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.094
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.121 - 0.000 * 0.121 / 0.201 - 0.094 + 0.885 + 0.000 + 0.000 - 0.004 = 0.908
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (v) checked with rising edge of 'clk'
Beginpoint: key[57]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.217
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[57] v  |        |       |   0.016 |   -0.247 | 
     | mux_80/U106         | B v -> Y ^ | MUX2X1 | 0.080 |   0.096 |   -0.167 | 
     | mux_80/U105         | A ^ -> Y v | INVX1  | 0.041 |   0.137 |   -0.126 | 
     | regKey/U268         | A v -> Y ^ | MUX2X1 | 0.049 |   0.185 |   -0.077 | 
     | regKey/U267         | A ^ -> Y v | INVX1  | 0.031 |   0.217 |   -0.046 | 
     | regKey/\reg_reg[57] | D v        | DFFSR  | 0.000 |   0.217 |   -0.046 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[57]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.278
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.278 + 0.080 = 0.358
Initial Slack = totDel - AvailTime
Initial Slack = 0.358 - -0.931 = 1.289
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.216
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.278 - 0.000 * 0.278 / 0.358 - 0.216 + 0.885 + 0.000 + 0.000 - 0.004 = 0.943
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[76] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.358
  Slack Time                    0.404
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.404 | 
     | regKey/\reg_reg[76] | CLK ^ -> Q v | DFFSR  | 0.163 |   0.163 |   -0.241 | 
     | mux_80/U106         | A v -> Y ^   | MUX2X1 | 0.074 |   0.237 |   -0.167 | 
     | mux_80/U105         | A ^ -> Y v   | INVX1  | 0.041 |   0.278 |   -0.126 | 
     | regKey/U268         | A v -> Y ^   | MUX2X1 | 0.049 |   0.327 |   -0.077 | 
     | regKey/U267         | A ^ -> Y v   | INVX1  | 0.031 |   0.358 |   -0.046 | 
     | regKey/\reg_reg[57] | D v          | DFFSR  | 0.000 |   0.358 |   -0.046 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[56]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.896
Available budget after adjustments(AvailTime) = (0.000 - 0.896) = -0.896

External Segment Delay(extSegDel): 0.053
This Block's Segment Delay(segDel): 0.069
Total delay(totDel): 0.053 + 0.069 = 0.123
Initial Slack = totDel - AvailTime
Initial Slack = 0.123 - -0.896 = 1.019
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.041
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.053 - 0.000 * 0.053 / 0.123 - 0.041 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: key[56]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.147
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[56] ^  |        |       |   0.025 |   -0.134 | 
     | mux_80/U104         | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.101 | 
     | mux_80/U103         | A v -> Y ^ | INVX1  | 0.020 |   0.078 |   -0.081 | 
     | regKey/U266         | A ^ -> Y v | MUX2X1 | 0.034 |   0.112 |   -0.047 | 
     | regKey/U265         | A v -> Y ^ | INVX1  | 0.035 |   0.147 |   -0.012 | 
     | regKey/\reg_reg[56] | D ^        | DFFSR  | 0.000 |   0.147 |   -0.011 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[56]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.896
Available budget after adjustments(AvailTime) = (0.000 - 0.896) = -0.896

External Segment Delay(extSegDel): 0.214
This Block's Segment Delay(segDel): 0.069
Total delay(totDel): 0.214 + 0.069 = 0.284
Initial Slack = totDel - AvailTime
Initial Slack = 0.284 - -0.896 = 1.180
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.167
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.214 - 0.000 * 0.214 / 0.284 - 0.167 + 0.885 + 0.000 + 0.000 - 0.006 = 0.927
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[75] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.284
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.295 | 
     | regKey/\reg_reg[75] | CLK ^ -> Q ^ | DFFSR  | 0.158 |   0.158 |   -0.137 | 
     | mux_80/U104         | A ^ -> Y v   | MUX2X1 | 0.036 |   0.194 |   -0.101 | 
     | mux_80/U103         | A v -> Y ^   | INVX1  | 0.020 |   0.214 |   -0.081 | 
     | regKey/U266         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.248 |   -0.047 | 
     | regKey/U265         | A v -> Y ^   | INVX1  | 0.035 |   0.283 |   -0.012 | 
     | regKey/\reg_reg[56] | D ^          | DFFSR  | 0.000 |   0.284 |   -0.011 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[56]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.052) = -0.937
Available budget after adjustments(AvailTime) = (0.000 - 0.937) = -0.937

External Segment Delay(extSegDel): 0.088
This Block's Segment Delay(segDel): 0.093
Total delay(totDel): 0.088 + 0.093 = 0.181
Initial Slack = totDel - AvailTime
Initial Slack = 0.181 - -0.937 = 1.118
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.068
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.088 - 0.000 * 0.088 / 0.181 - 0.068 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (v) checked with rising edge of 'clk'
Beginpoint: key[56]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.052
  Arrival Time                  0.197
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[56] v  |        |       |   0.016 |   -0.233 | 
     | mux_80/U104         | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |   -0.175 | 
     | mux_80/U103         | A ^ -> Y v | INVX1  | 0.030 |   0.104 |   -0.145 | 
     | regKey/U266         | A v -> Y ^ | MUX2X1 | 0.053 |   0.156 |   -0.092 | 
     | regKey/U265         | A ^ -> Y v | INVX1  | 0.040 |   0.197 |   -0.052 | 
     | regKey/\reg_reg[56] | D v        | DFFSR  | 0.000 |   0.197 |   -0.052 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[56]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.052) = -0.937
Available budget after adjustments(AvailTime) = (0.000 - 0.937) = -0.937

External Segment Delay(extSegDel): 0.227
This Block's Segment Delay(segDel): 0.093
Total delay(totDel): 0.227 + 0.093 = 0.320
Initial Slack = totDel - AvailTime
Initial Slack = 0.320 - -0.937 = 1.257
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.176
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.227 - 0.000 * 0.227 / 0.320 - 0.176 + 0.885 + 0.000 + 0.000 - 0.004 = 0.932
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[75] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.052
  Arrival Time                  0.320
  Slack Time                    0.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.372 | 
     | regKey/\reg_reg[75] | CLK ^ -> Q v | DFFSR  | 0.146 |   0.146 |   -0.226 | 
     | mux_80/U104         | A v -> Y ^   | MUX2X1 | 0.051 |   0.197 |   -0.175 | 
     | mux_80/U103         | A ^ -> Y v   | INVX1  | 0.030 |   0.227 |   -0.145 | 
     | regKey/U266         | A v -> Y ^   | MUX2X1 | 0.053 |   0.280 |   -0.092 | 
     | regKey/U265         | A ^ -> Y v   | INVX1  | 0.040 |   0.320 |   -0.052 | 
     | regKey/\reg_reg[56] | D v          | DFFSR  | 0.000 |   0.320 |   -0.052 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[55]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.060
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.060 + 0.052 = 0.112
Initial Slack = totDel - AvailTime
Initial Slack = 0.112 - -0.899 = 1.012
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.060 - 0.000 * 0.060 / 0.112 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: key[55]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.137
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[55] ^  |        |       |   0.025 |   -0.127 | 
     | mux_80/U102         | B ^ -> Y v | MUX2X1 | 0.031 |   0.056 |   -0.095 | 
     | mux_80/U101         | A v -> Y ^ | INVX1  | 0.029 |   0.085 |   -0.067 | 
     | regKey/U264         | A ^ -> Y v | MUX2X1 | 0.032 |   0.117 |   -0.034 | 
     | regKey/U263         | A v -> Y ^ | INVX1  | 0.020 |   0.137 |   -0.014 | 
     | regKey/\reg_reg[55] | D ^        | DFFSR  | 0.000 |   0.137 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[55]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.243
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.243 + 0.052 = 0.295
Initial Slack = totDel - AvailTime
Initial Slack = 0.295 - -0.899 = 1.195
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.189
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.243 - 0.000 * 0.243 / 0.295 - 0.189 + 0.885 + 0.000 + 0.000 - 0.006 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[74] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.295
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.309 | 
     | regKey/\reg_reg[74] | CLK ^ -> Q ^ | DFFSR  | 0.174 |   0.174 |   -0.135 | 
     | mux_80/U102         | A ^ -> Y v   | MUX2X1 | 0.040 |   0.214 |   -0.095 | 
     | mux_80/U101         | A v -> Y ^   | INVX1  | 0.029 |   0.243 |   -0.067 | 
     | regKey/U264         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.275 |   -0.034 | 
     | regKey/U263         | A v -> Y ^   | INVX1  | 0.020 |   0.295 |   -0.014 | 
     | regKey/\reg_reg[55] | D ^          | DFFSR  | 0.000 |   0.295 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[55]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.090
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.090 + 0.081 = 0.170
Initial Slack = totDel - AvailTime
Initial Slack = 0.170 - -0.930 = 1.100
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.090 - 0.000 * 0.090 / 0.170 - 0.070 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (v) checked with rising edge of 'clk'
Beginpoint: key[55]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.186
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[55] v  |        |       |   0.016 |   -0.215 | 
     | mux_80/U102         | B v -> Y ^ | MUX2X1 | 0.054 |   0.070 |   -0.161 | 
     | mux_80/U101         | A ^ -> Y v | INVX1  | 0.035 |   0.106 |   -0.126 | 
     | regKey/U264         | A v -> Y ^ | MUX2X1 | 0.050 |   0.156 |   -0.075 | 
     | regKey/U263         | A ^ -> Y v | INVX1  | 0.030 |   0.186 |   -0.045 | 
     | regKey/\reg_reg[55] | D v        | DFFSR  | 0.000 |   0.186 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[55]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.241
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.241 + 0.081 = 0.322
Initial Slack = totDel - AvailTime
Initial Slack = 0.322 - -0.930 = 1.252
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.187
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.241 - 0.000 * 0.241 / 0.322 - 0.187 + 0.885 + 0.000 + 0.000 - 0.004 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[74] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.322
  Slack Time                    0.367
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.367 | 
     | regKey/\reg_reg[74] | CLK ^ -> Q v | DFFSR  | 0.157 |   0.157 |   -0.210 | 
     | mux_80/U102         | A v -> Y ^   | MUX2X1 | 0.049 |   0.205 |   -0.161 | 
     | mux_80/U101         | A ^ -> Y v   | INVX1  | 0.036 |   0.241 |   -0.126 | 
     | regKey/U264         | A v -> Y ^   | MUX2X1 | 0.050 |   0.291 |   -0.075 | 
     | regKey/U263         | A ^ -> Y v   | INVX1  | 0.030 |   0.322 |   -0.045 | 
     | regKey/\reg_reg[55] | D v          | DFFSR  | 0.000 |   0.322 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[54]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.053
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.053 + 0.051 = 0.104
Initial Slack = totDel - AvailTime
Initial Slack = 0.104 - -0.899 = 1.004
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.041
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.053 - 0.000 * 0.053 / 0.104 - 0.041 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: key[54]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.129
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[54] ^  |        |       |   0.025 |   -0.119 | 
     | mux_80/U100         | B ^ -> Y v | MUX2X1 | 0.031 |   0.056 |   -0.087 | 
     | mux_80/U99          | A v -> Y ^ | INVX1  | 0.022 |   0.078 |   -0.065 | 
     | regKey/U262         | A ^ -> Y v | MUX2X1 | 0.031 |   0.109 |   -0.034 | 
     | regKey/U261         | A v -> Y ^ | INVX1  | 0.020 |   0.129 |   -0.014 | 
     | regKey/\reg_reg[54] | D ^        | DFFSR  | 0.000 |   0.129 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[54]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.230
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.230 + 0.051 = 0.281
Initial Slack = totDel - AvailTime
Initial Slack = 0.281 - -0.899 = 1.181
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.179
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.230 - 0.000 * 0.230 / 0.281 - 0.179 + 0.885 + 0.000 + 0.000 - 0.006 = 0.930
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[73] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.281
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.295 | 
     | regKey/\reg_reg[73] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |   -0.126 | 
     | mux_80/U100         | A ^ -> Y v   | MUX2X1 | 0.039 |   0.208 |   -0.087 | 
     | mux_80/U99          | A v -> Y ^   | INVX1  | 0.022 |   0.230 |   -0.065 | 
     | regKey/U262         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.261 |   -0.034 | 
     | regKey/U261         | A v -> Y ^   | INVX1  | 0.020 |   0.281 |   -0.014 | 
     | regKey/\reg_reg[54] | D ^          | DFFSR  | 0.000 |   0.281 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[54]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.085
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.085 + 0.078 = 0.164
Initial Slack = totDel - AvailTime
Initial Slack = 0.164 - -0.930 = 1.093
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.066
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.085 - 0.000 * 0.085 / 0.164 - 0.066 + 0.885 + 0.000 + 0.000 - 0.004 = 0.900
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (v) checked with rising edge of 'clk'
Beginpoint: key[54]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.179
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[54] v  |        |       |   0.016 |   -0.208 | 
     | mux_80/U100         | B v -> Y ^ | MUX2X1 | 0.054 |   0.070 |   -0.154 | 
     | mux_80/U99          | A ^ -> Y v | INVX1  | 0.031 |   0.101 |   -0.123 | 
     | regKey/U262         | A v -> Y ^ | MUX2X1 | 0.048 |   0.149 |   -0.075 | 
     | regKey/U261         | A ^ -> Y v | INVX1  | 0.030 |   0.179 |   -0.045 | 
     | regKey/\reg_reg[54] | D v        | DFFSR  | 0.000 |   0.179 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[54]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.234
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.234 + 0.078 = 0.312
Initial Slack = totDel - AvailTime
Initial Slack = 0.312 - -0.930 = 1.242
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.182
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.234 - 0.000 * 0.234 / 0.312 - 0.182 + 0.885 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[73] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.312
  Slack Time                    0.357
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.357 | 
     | regKey/\reg_reg[73] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |   -0.203 | 
     | mux_80/U100         | A v -> Y ^   | MUX2X1 | 0.049 |   0.202 |   -0.154 | 
     | mux_80/U99          | A ^ -> Y v   | INVX1  | 0.031 |   0.234 |   -0.123 | 
     | regKey/U262         | A v -> Y ^   | MUX2X1 | 0.048 |   0.282 |   -0.075 | 
     | regKey/U261         | A ^ -> Y v   | INVX1  | 0.030 |   0.312 |   -0.045 | 
     | regKey/\reg_reg[54] | D v          | DFFSR  | 0.000 |   0.312 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[53]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.073
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.073 + 0.048 = 0.121
Initial Slack = totDel - AvailTime
Initial Slack = 0.121 - -0.899 = 1.020
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.057
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.073 - 0.000 * 0.073 / 0.121 - 0.057 + 0.885 + 0.000 + 0.000 - 0.006 = 0.895
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: key[53]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.145
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[53] ^  |        |       |   0.025 |   -0.135 | 
     | mux_80/U98          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |   -0.101 | 
     | mux_80/U97          | A v -> Y ^ | INVX1  | 0.039 |   0.098 |   -0.062 | 
     | regKey/U260         | A ^ -> Y v | MUX2X1 | 0.032 |   0.130 |   -0.030 | 
     | regKey/U259         | A v -> Y ^ | INVX1  | 0.016 |   0.145 |   -0.014 | 
     | regKey/\reg_reg[53] | D ^        | DFFSR  | 0.000 |   0.145 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[53]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.249
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.249 + 0.048 = 0.296
Initial Slack = totDel - AvailTime
Initial Slack = 0.296 - -0.899 = 1.196
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.193
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.249 - 0.000 * 0.249 / 0.296 - 0.193 + 0.885 + 0.000 + 0.000 - 0.006 = 0.934
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.296
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.311 | 
     | regKey/\reg_reg[72] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |   -0.142 | 
     | mux_80/U98          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.210 |   -0.101 | 
     | mux_80/U97          | A v -> Y ^   | INVX1  | 0.039 |   0.249 |   -0.062 | 
     | regKey/U260         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.281 |   -0.030 | 
     | regKey/U259         | A v -> Y ^   | INVX1  | 0.016 |   0.296 |   -0.014 | 
     | regKey/\reg_reg[53] | D ^          | DFFSR  | 0.000 |   0.296 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[53]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.102
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.102 + 0.077 = 0.178
Initial Slack = totDel - AvailTime
Initial Slack = 0.178 - -0.928 = 1.107
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.079
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.102 - 0.000 * 0.102 / 0.178 - 0.079 + 0.885 + 0.000 + 0.000 - 0.004 = 0.904
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (v) checked with rising edge of 'clk'
Beginpoint: key[53]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.194
  Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[53] v  |        |       |   0.016 |   -0.222 | 
     | mux_80/U98          | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |   -0.163 | 
     | mux_80/U97          | A ^ -> Y v | INVX1  | 0.043 |   0.117 |   -0.120 | 
     | regKey/U260         | A v -> Y ^ | MUX2X1 | 0.049 |   0.167 |   -0.071 | 
     | regKey/U259         | A ^ -> Y v | INVX1  | 0.028 |   0.194 |   -0.043 | 
     | regKey/\reg_reg[53] | D v        | DFFSR  | 0.000 |   0.194 |   -0.043 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[53]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.249
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.249 + 0.077 = 0.326
Initial Slack = totDel - AvailTime
Initial Slack = 0.326 - -0.928 = 1.254
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.194
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.249 - 0.000 * 0.249 / 0.326 - 0.194 + 0.885 + 0.000 + 0.000 - 0.004 = 0.936
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.326
  Slack Time                    0.369
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.369 | 
     | regKey/\reg_reg[72] | CLK ^ -> Q v | DFFSR  | 0.153 |   0.153 |   -0.216 | 
     | mux_80/U98          | A v -> Y ^   | MUX2X1 | 0.054 |   0.207 |   -0.163 | 
     | mux_80/U97          | A ^ -> Y v   | INVX1  | 0.043 |   0.249 |   -0.120 | 
     | regKey/U260         | A v -> Y ^   | MUX2X1 | 0.049 |   0.298 |   -0.071 | 
     | regKey/U259         | A ^ -> Y v   | INVX1  | 0.028 |   0.326 |   -0.043 | 
     | regKey/\reg_reg[53] | D v          | DFFSR  | 0.000 |   0.326 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[52]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.060
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.060 + 0.052 = 0.113
Initial Slack = totDel - AvailTime
Initial Slack = 0.113 - -0.899 = 1.012
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.060 - 0.000 * 0.060 / 0.113 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: key[52]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.137
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[52] ^  |        |       |   0.025 |   -0.127 | 
     | mux_80/U96          | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.094 | 
     | mux_80/U95          | A v -> Y ^ | INVX1  | 0.027 |   0.085 |   -0.067 | 
     | regKey/U258         | A ^ -> Y v | MUX2X1 | 0.031 |   0.117 |   -0.035 | 
     | regKey/U257         | A v -> Y ^ | INVX1  | 0.021 |   0.137 |   -0.014 | 
     | regKey/\reg_reg[52] | D ^        | DFFSR  | 0.000 |   0.137 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[52]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.483
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.483 + 0.052 = 0.535
Initial Slack = totDel - AvailTime
Initial Slack = 0.535 - -0.899 = 1.434
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.434 - 1.328 = 0.107

External Virtual Buffering Adjustment(extVirBuf)= 0.300
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.483 - 0.107 * 0.483 / 0.535 - 0.300 + 0.885 + 0.000 + 0.000 - 0.006 = 0.965
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.535
  Slack Time                    0.549
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.549 | 
     | SM/\state_reg[1]    | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.412 | 
     | SM/U32              | A v -> Y v   | AND2X1  | 0.048 |   0.185 |   -0.364 | 
     | SM/U29              | B v -> Y ^   | AOI21X1 | 0.057 |   0.243 |   -0.306 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.087 |   0.330 |   -0.219 | 
     | mux_80/U96          | S v -> Y v   | MUX2X1  | 0.125 |   0.455 |   -0.094 | 
     | mux_80/U95          | A v -> Y ^   | INVX1   | 0.027 |   0.483 |   -0.067 | 
     | regKey/U258         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.514 |   -0.035 | 
     | regKey/U257         | A v -> Y ^   | INVX1   | 0.021 |   0.535 |   -0.014 | 
     | regKey/\reg_reg[52] | D ^          | DFFSR   | 0.000 |   0.535 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[52]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.092
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.092 + 0.080 = 0.172
Initial Slack = totDel - AvailTime
Initial Slack = 0.172 - -0.930 = 1.102
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.072
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.092 - 0.000 * 0.092 / 0.172 - 0.072 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (v) checked with rising edge of 'clk'
Beginpoint: key[52]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.188
  Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[52] v  |        |       |   0.016 |   -0.217 | 
     | mux_80/U96          | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |   -0.160 | 
     | mux_80/U95          | A ^ -> Y v | INVX1  | 0.035 |   0.108 |   -0.125 | 
     | regKey/U258         | A v -> Y ^ | MUX2X1 | 0.049 |   0.157 |   -0.076 | 
     | regKey/U257         | A ^ -> Y v | INVX1  | 0.031 |   0.188 |   -0.045 | 
     | regKey/\reg_reg[52] | D v        | DFFSR  | 0.000 |   0.188 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[52]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.252
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.252 + 0.080 = 0.331
Initial Slack = totDel - AvailTime
Initial Slack = 0.331 - -0.930 = 1.262
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.196
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.252 - 0.000 * 0.252 / 0.331 - 0.196 + 0.885 + 0.000 + 0.000 - 0.004 = 0.937
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[71] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.331
  Slack Time                    0.377
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.377 | 
     | regKey/\reg_reg[71] | CLK ^ -> Q v | DFFSR  | 0.166 |   0.166 |   -0.211 | 
     | mux_80/U96          | A v -> Y ^   | MUX2X1 | 0.051 |   0.217 |   -0.160 | 
     | mux_80/U95          | A ^ -> Y v   | INVX1  | 0.035 |   0.252 |   -0.125 | 
     | regKey/U258         | A v -> Y ^   | MUX2X1 | 0.049 |   0.300 |   -0.076 | 
     | regKey/U257         | A ^ -> Y v   | INVX1  | 0.031 |   0.331 |   -0.045 | 
     | regKey/\reg_reg[52] | D v          | DFFSR  | 0.000 |   0.331 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[51]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.056
This Block's Segment Delay(segDel): 0.053
Total delay(totDel): 0.056 + 0.053 = 0.109
Initial Slack = totDel - AvailTime
Initial Slack = 0.109 - -0.899 = 1.008
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.043
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.056 - 0.000 * 0.056 / 0.109 - 0.043 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: key[51]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.134
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[51] ^  |        |       |   0.025 |   -0.123 | 
     | mux_80/U94          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |   -0.089 | 
     | mux_80/U93          | A v -> Y ^ | INVX1  | 0.021 |   0.080 |   -0.068 | 
     | regKey/U256         | A ^ -> Y v | MUX2X1 | 0.034 |   0.115 |   -0.033 | 
     | regKey/U255         | A v -> Y ^ | INVX1  | 0.019 |   0.134 |   -0.014 | 
     | regKey/\reg_reg[51] | D ^        | DFFSR  | 0.000 |   0.134 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[51]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.550
This Block's Segment Delay(segDel): 0.053
Total delay(totDel): 0.550 + 0.053 = 0.603
Initial Slack = totDel - AvailTime
Initial Slack = 0.603 - -0.899 = 1.502
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.502 - 1.328 = 0.175

External Virtual Buffering Adjustment(extVirBuf)= 0.303
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.550 - 0.175 * 0.550 / 0.603 - 0.303 + 0.885 + 0.000 + 0.000 - 0.006 = 0.966
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.603
  Slack Time                    0.617
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.617 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |   -0.472 | 
     | SM/U32              | A ^ -> Y ^   | AND2X1  | 0.044 |   0.189 |   -0.428 | 
     | SM/U29              | B ^ -> Y v   | AOI21X1 | 0.042 |   0.231 |   -0.386 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.113 |   0.344 |   -0.273 | 
     | mux_80/U94          | S ^ -> Y v   | MUX2X1  | 0.184 |   0.528 |   -0.089 | 
     | mux_80/U93          | A v -> Y ^   | INVX1   | 0.021 |   0.550 |   -0.068 | 
     | regKey/U256         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.584 |   -0.033 | 
     | regKey/U255         | A v -> Y ^   | INVX1   | 0.019 |   0.603 |   -0.014 | 
     | regKey/\reg_reg[51] | D ^          | DFFSR   | 0.000 |   0.603 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[51]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.091
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.091 + 0.084 = 0.175
Initial Slack = totDel - AvailTime
Initial Slack = 0.175 - -0.929 = 1.104
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.091 - 0.000 * 0.091 / 0.175 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (v) checked with rising edge of 'clk'
Beginpoint: key[51]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.191
  Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[51] v  |        |       |   0.016 |   -0.219 | 
     | mux_80/U94          | B v -> Y ^ | MUX2X1 | 0.060 |   0.075 |   -0.160 | 
     | mux_80/U93          | A ^ -> Y v | INVX1  | 0.031 |   0.107 |   -0.129 | 
     | regKey/U256         | A v -> Y ^ | MUX2X1 | 0.054 |   0.161 |   -0.075 | 
     | regKey/U255         | A ^ -> Y v | INVX1  | 0.030 |   0.191 |   -0.045 | 
     | regKey/\reg_reg[51] | D v        | DFFSR  | 0.000 |   0.191 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[51]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.239
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.239 + 0.084 = 0.323
Initial Slack = totDel - AvailTime
Initial Slack = 0.323 - -0.929 = 1.253
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.186
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.239 - 0.000 * 0.239 / 0.323 - 0.186 + 0.885 + 0.000 + 0.000 - 0.004 = 0.934
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[70] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.323
  Slack Time                    0.368
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.368 | 
     | regKey/\reg_reg[70] | CLK ^ -> Q v | DFFSR  | 0.155 |   0.155 |   -0.213 | 
     | mux_80/U94          | A v -> Y ^   | MUX2X1 | 0.053 |   0.208 |   -0.160 | 
     | mux_80/U93          | A ^ -> Y v   | INVX1  | 0.031 |   0.239 |   -0.129 | 
     | regKey/U256         | A v -> Y ^   | MUX2X1 | 0.054 |   0.293 |   -0.075 | 
     | regKey/U255         | A ^ -> Y v   | INVX1  | 0.030 |   0.323 |   -0.045 | 
     | regKey/\reg_reg[51] | D v          | DFFSR  | 0.000 |   0.323 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[50]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.065
This Block's Segment Delay(segDel): 0.053
Total delay(totDel): 0.065 + 0.053 = 0.117
Initial Slack = totDel - AvailTime
Initial Slack = 0.117 - -0.899 = 1.017
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.050
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.065 - 0.000 * 0.065 / 0.117 - 0.050 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: key[50]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.142
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[50] ^  |        |       |   0.025 |   -0.132 | 
     | mux_80/U92          | B ^ -> Y v | MUX2X1 | 0.041 |   0.066 |   -0.091 | 
     | mux_80/U91          | A v -> Y ^ | INVX1  | 0.024 |   0.089 |   -0.067 | 
     | regKey/U254         | A ^ -> Y v | MUX2X1 | 0.033 |   0.122 |   -0.034 | 
     | regKey/U253         | A v -> Y ^ | INVX1  | 0.020 |   0.142 |   -0.014 | 
     | regKey/\reg_reg[50] | D ^        | DFFSR  | 0.000 |   0.142 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[50]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.558
This Block's Segment Delay(segDel): 0.053
Total delay(totDel): 0.558 + 0.053 = 0.611
Initial Slack = totDel - AvailTime
Initial Slack = 0.611 - -0.899 = 1.511
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.511 - 1.328 = 0.183

External Virtual Buffering Adjustment(extVirBuf)= 0.304
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.558 - 0.183 * 0.558 / 0.611 - 0.304 + 0.885 + 0.000 + 0.000 - 0.006 = 0.966
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.611
  Slack Time                    0.626
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.626 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |   -0.481 | 
     | SM/U32              | A ^ -> Y ^   | AND2X1  | 0.044 |   0.189 |   -0.437 | 
     | SM/U29              | B ^ -> Y v   | AOI21X1 | 0.042 |   0.231 |   -0.395 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.113 |   0.344 |   -0.281 | 
     | mux_80/U92          | S ^ -> Y v   | MUX2X1  | 0.191 |   0.535 |   -0.091 | 
     | mux_80/U91          | A v -> Y ^   | INVX1   | 0.024 |   0.558 |   -0.067 | 
     | regKey/U254         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.592 |   -0.034 | 
     | regKey/U253         | A v -> Y ^   | INVX1   | 0.020 |   0.611 |   -0.014 | 
     | regKey/\reg_reg[50] | D ^          | DFFSR   | 0.000 |   0.611 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[50]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.106
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.106 + 0.083 = 0.189
Initial Slack = totDel - AvailTime
Initial Slack = 0.189 - -0.930 = 1.118
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.082
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.106 - 0.000 * 0.106 / 0.189 - 0.082 + 0.885 + 0.000 + 0.000 - 0.004 = 0.905
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (v) checked with rising edge of 'clk'
Beginpoint: key[50]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.204
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[50] v  |        |       |   0.016 |   -0.233 | 
     | mux_80/U92          | B v -> Y ^ | MUX2X1 | 0.072 |   0.088 |   -0.162 | 
     | mux_80/U91          | A ^ -> Y v | INVX1  | 0.034 |   0.122 |   -0.127 | 
     | regKey/U254         | A v -> Y ^ | MUX2X1 | 0.052 |   0.174 |   -0.075 | 
     | regKey/U253         | A ^ -> Y v | INVX1  | 0.030 |   0.204 |   -0.045 | 
     | regKey/\reg_reg[50] | D v        | DFFSR  | 0.000 |   0.204 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[50]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.266
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.266 + 0.083 = 0.348
Initial Slack = totDel - AvailTime
Initial Slack = 0.348 - -0.930 = 1.278
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.207
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.266 - 0.000 * 0.266 / 0.348 - 0.207 + 0.885 + 0.000 + 0.000 - 0.004 = 0.940
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.348
  Slack Time                    0.393
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.393 | 
     | regKey/\reg_reg[69] | CLK ^ -> Q v | DFFSR  | 0.164 |   0.164 |   -0.229 | 
     | mux_80/U92          | A v -> Y ^   | MUX2X1 | 0.067 |   0.231 |   -0.162 | 
     | mux_80/U91          | A ^ -> Y v   | INVX1  | 0.034 |   0.266 |   -0.127 | 
     | regKey/U254         | A v -> Y ^   | MUX2X1 | 0.052 |   0.318 |   -0.075 | 
     | regKey/U253         | A ^ -> Y v   | INVX1  | 0.031 |   0.348 |   -0.045 | 
     | regKey/\reg_reg[50] | D v          | DFFSR  | 0.000 |   0.348 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[49]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.060
This Block's Segment Delay(segDel): 0.053
Total delay(totDel): 0.060 + 0.053 = 0.113
Initial Slack = totDel - AvailTime
Initial Slack = 0.113 - -0.899 = 1.012
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.060 - 0.000 * 0.060 / 0.113 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: key[49]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.137
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[49] ^  |        |       |   0.025 |   -0.127 | 
     | mux_80/U88          | B ^ -> Y v | MUX2X1 | 0.032 |   0.056 |   -0.095 | 
     | mux_80/U87          | A v -> Y ^ | INVX1  | 0.028 |   0.085 |   -0.067 | 
     | regKey/U250         | A ^ -> Y v | MUX2X1 | 0.034 |   0.119 |   -0.033 | 
     | regKey/U249         | A v -> Y ^ | INVX1  | 0.019 |   0.137 |   -0.014 | 
     | regKey/\reg_reg[49] | D ^        | DFFSR  | 0.000 |   0.137 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[49]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.235
This Block's Segment Delay(segDel): 0.053
Total delay(totDel): 0.235 + 0.053 = 0.287
Initial Slack = totDel - AvailTime
Initial Slack = 0.287 - -0.899 = 1.187
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.182
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.235 - 0.000 * 0.235 / 0.287 - 0.182 + 0.885 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[68] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.287
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.302 | 
     | regKey/\reg_reg[68] | CLK ^ -> Q ^ | DFFSR  | 0.172 |   0.172 |   -0.129 | 
     | mux_80/U88          | A ^ -> Y v   | MUX2X1 | 0.034 |   0.206 |   -0.095 | 
     | mux_80/U87          | A v -> Y ^   | INVX1  | 0.029 |   0.235 |   -0.067 | 
     | regKey/U250         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.269 |   -0.033 | 
     | regKey/U249         | A v -> Y ^   | INVX1  | 0.019 |   0.287 |   -0.014 | 
     | regKey/\reg_reg[49] | D ^          | DFFSR  | 0.000 |   0.287 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[49]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.090
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.090 + 0.083 = 0.173
Initial Slack = totDel - AvailTime
Initial Slack = 0.173 - -0.929 = 1.102
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.090 - 0.000 * 0.090 / 0.173 - 0.070 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (v) checked with rising edge of 'clk'
Beginpoint: key[49]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.189
  Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[49] v  |        |       |   0.016 |   -0.217 | 
     | mux_80/U88          | B v -> Y ^ | MUX2X1 | 0.055 |   0.071 |   -0.163 | 
     | mux_80/U87          | A ^ -> Y v | INVX1  | 0.035 |   0.106 |   -0.127 | 
     | regKey/U250         | A v -> Y ^ | MUX2X1 | 0.053 |   0.159 |   -0.074 | 
     | regKey/U249         | A ^ -> Y v | INVX1  | 0.030 |   0.189 |   -0.045 | 
     | regKey/\reg_reg[49] | D v        | DFFSR  | 0.000 |   0.189 |   -0.044 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[49]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.251
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.251 + 0.083 = 0.334
Initial Slack = totDel - AvailTime
Initial Slack = 0.334 - -0.929 = 1.263
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.195
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.251 - 0.000 * 0.251 / 0.334 - 0.195 + 0.885 + 0.000 + 0.000 - 0.004 = 0.937
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[68] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.333
  Slack Time                    0.378
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.378 | 
     | regKey/\reg_reg[68] | CLK ^ -> Q v | DFFSR  | 0.167 |   0.167 |   -0.211 | 
     | mux_80/U88          | A v -> Y ^   | MUX2X1 | 0.049 |   0.215 |   -0.163 | 
     | mux_80/U87          | A ^ -> Y v   | INVX1  | 0.035 |   0.251 |   -0.127 | 
     | regKey/U250         | A v -> Y ^   | MUX2X1 | 0.053 |   0.304 |   -0.074 | 
     | regKey/U249         | A ^ -> Y v   | INVX1  | 0.030 |   0.333 |   -0.045 | 
     | regKey/\reg_reg[49] | D v          | DFFSR  | 0.000 |   0.333 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[48]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.060
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.060 + 0.050 = 0.110
Initial Slack = totDel - AvailTime
Initial Slack = 0.110 - -0.899 = 1.009
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.046
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.060 - 0.000 * 0.060 / 0.110 - 0.046 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: key[48]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.134
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[48] ^  |        |       |   0.025 |   -0.124 | 
     | mux_80/U86          | B ^ -> Y v | MUX2X1 | 0.038 |   0.062 |   -0.086 | 
     | mux_80/U85          | A v -> Y ^ | INVX1  | 0.022 |   0.084 |   -0.064 | 
     | regKey/U248         | A ^ -> Y v | MUX2X1 | 0.032 |   0.116 |   -0.033 | 
     | regKey/U247         | A v -> Y ^ | INVX1  | 0.018 |   0.134 |   -0.014 | 
     | regKey/\reg_reg[48] | D ^        | DFFSR  | 0.000 |   0.134 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[48]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.241
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.241 + 0.050 = 0.291
Initial Slack = totDel - AvailTime
Initial Slack = 0.291 - -0.899 = 1.191
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.188
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.241 - 0.000 * 0.241 / 0.291 - 0.188 + 0.885 + 0.000 + 0.000 - 0.006 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[67] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.291
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.306 | 
     | regKey/\reg_reg[67] | CLK ^ -> Q ^ | DFFSR  | 0.173 |   0.173 |   -0.133 | 
     | mux_80/U86          | A ^ -> Y v   | MUX2X1 | 0.046 |   0.219 |   -0.086 | 
     | mux_80/U85          | A v -> Y ^   | INVX1  | 0.022 |   0.241 |   -0.064 | 
     | regKey/U248         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.273 |   -0.033 | 
     | regKey/U247         | A v -> Y ^   | INVX1  | 0.018 |   0.291 |   -0.014 | 
     | regKey/\reg_reg[48] | D ^          | DFFSR  | 0.000 |   0.291 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[48]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.098
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.098 + 0.078 = 0.176
Initial Slack = totDel - AvailTime
Initial Slack = 0.176 - -0.929 = 1.105
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.076
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.098 - 0.000 * 0.098 / 0.176 - 0.076 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (v) checked with rising edge of 'clk'
Beginpoint: key[48]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.192
  Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[48] v  |        |       |   0.016 |   -0.220 | 
     | mux_80/U86          | B v -> Y ^ | MUX2X1 | 0.065 |   0.081 |   -0.155 | 
     | mux_80/U85          | A ^ -> Y v | INVX1  | 0.033 |   0.114 |   -0.122 | 
     | regKey/U248         | A v -> Y ^ | MUX2X1 | 0.049 |   0.163 |   -0.073 | 
     | regKey/U247         | A ^ -> Y v | INVX1  | 0.029 |   0.192 |   -0.044 | 
     | regKey/\reg_reg[48] | D v        | DFFSR  | 0.000 |   0.192 |   -0.044 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[48]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.250
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.250 + 0.078 = 0.328
Initial Slack = totDel - AvailTime
Initial Slack = 0.328 - -0.929 = 1.257
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.194
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.250 - 0.000 * 0.250 / 0.328 - 0.194 + 0.885 + 0.000 + 0.000 - 0.004 = 0.937
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[67] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.327
  Slack Time                    0.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.372 | 
     | regKey/\reg_reg[67] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.156 |   -0.216 | 
     | mux_80/U86          | A v -> Y ^   | MUX2X1 | 0.061 |   0.217 |   -0.155 | 
     | mux_80/U85          | A ^ -> Y v   | INVX1  | 0.033 |   0.250 |   -0.122 | 
     | regKey/U248         | A v -> Y ^   | MUX2X1 | 0.049 |   0.299 |   -0.073 | 
     | regKey/U247         | A ^ -> Y v   | INVX1  | 0.029 |   0.327 |   -0.044 | 
     | regKey/\reg_reg[48] | D v          | DFFSR  | 0.000 |   0.327 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[47]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.062
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.062 + 0.051 = 0.113
Initial Slack = totDel - AvailTime
Initial Slack = 0.113 - -0.899 = 1.012
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.048
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.062 - 0.000 * 0.062 / 0.113 - 0.048 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (^) checked with rising edge of 'clk'
Beginpoint: key[47]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.138
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[47] ^  |        |       |   0.025 |   -0.127 | 
     | mux_80/U84          | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |   -0.095 | 
     | mux_80/U83          | A v -> Y ^ | INVX1  | 0.029 |   0.086 |   -0.066 | 
     | regKey/U246         | A ^ -> Y v | MUX2X1 | 0.031 |   0.117 |   -0.035 | 
     | regKey/U245         | A v -> Y ^ | INVX1  | 0.021 |   0.137 |   -0.014 | 
     | regKey/\reg_reg[47] | D ^        | DFFSR  | 0.000 |   0.138 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[47]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.236
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.236 + 0.051 = 0.287
Initial Slack = totDel - AvailTime
Initial Slack = 0.287 - -0.899 = 1.187
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.183
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.236 - 0.000 * 0.236 / 0.287 - 0.183 + 0.885 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[66] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.287
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.302 | 
     | regKey/\reg_reg[66] | CLK ^ -> Q ^ | DFFSR  | 0.168 |   0.168 |   -0.134 | 
     | mux_80/U84          | A ^ -> Y v   | MUX2X1 | 0.039 |   0.207 |   -0.095 | 
     | mux_80/U83          | A v -> Y ^   | INVX1  | 0.029 |   0.236 |   -0.066 | 
     | regKey/U246         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.267 |   -0.035 | 
     | regKey/U245         | A v -> Y ^   | INVX1  | 0.021 |   0.287 |   -0.014 | 
     | regKey/\reg_reg[47] | D ^          | DFFSR  | 0.000 |   0.287 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[47]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.092
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.092 + 0.077 = 0.169
Initial Slack = totDel - AvailTime
Initial Slack = 0.169 - -0.930 = 1.100
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.092 - 0.000 * 0.092 / 0.169 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (v) checked with rising edge of 'clk'
Beginpoint: key[47]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.185
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[47] v  |        |       |   0.016 |   -0.215 | 
     | mux_80/U84          | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |   -0.159 | 
     | mux_80/U83          | A ^ -> Y v | INVX1  | 0.036 |   0.108 |   -0.123 | 
     | regKey/U246         | A v -> Y ^ | MUX2X1 | 0.047 |   0.155 |   -0.076 | 
     | regKey/U245         | A ^ -> Y v | INVX1  | 0.030 |   0.185 |   -0.045 | 
     | regKey/\reg_reg[47] | D v        | DFFSR  | 0.000 |   0.185 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[47]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.239
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.239 + 0.077 = 0.316
Initial Slack = totDel - AvailTime
Initial Slack = 0.316 - -0.930 = 1.247
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.186
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.239 - 0.000 * 0.239 / 0.316 - 0.186 + 0.885 + 0.000 + 0.000 - 0.004 = 0.934
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[66] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.316
  Slack Time                    0.362
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.362 | 
     | regKey/\reg_reg[66] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |   -0.209 | 
     | mux_80/U84          | A v -> Y ^   | MUX2X1 | 0.051 |   0.203 |   -0.159 | 
     | mux_80/U83          | A ^ -> Y v   | INVX1  | 0.036 |   0.239 |   -0.123 | 
     | regKey/U246         | A v -> Y ^   | MUX2X1 | 0.047 |   0.286 |   -0.076 | 
     | regKey/U245         | A ^ -> Y v   | INVX1  | 0.030 |   0.316 |   -0.045 | 
     | regKey/\reg_reg[47] | D v          | DFFSR  | 0.000 |   0.316 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[46]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.056
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.056 + 0.056 = 0.112
Initial Slack = totDel - AvailTime
Initial Slack = 0.112 - -0.899 = 1.011
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.043
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.056 - 0.000 * 0.056 / 0.112 - 0.043 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (^) checked with rising edge of 'clk'
Beginpoint: key[46]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.137
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[46] ^  |        |       |   0.025 |   -0.126 | 
     | mux_80/U82          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |   -0.092 | 
     | mux_80/U81          | A v -> Y ^ | INVX1  | 0.021 |   0.080 |   -0.070 | 
     | regKey/U244         | A ^ -> Y v | MUX2X1 | 0.036 |   0.116 |   -0.035 | 
     | regKey/U163         | A v -> Y ^ | INVX1  | 0.020 |   0.136 |   -0.014 | 
     | regKey/\reg_reg[46] | D ^        | DFFSR  | 0.000 |   0.137 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[46]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.230
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.230 + 0.056 = 0.286
Initial Slack = totDel - AvailTime
Initial Slack = 0.286 - -0.899 = 1.185
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.179
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.230 - 0.000 * 0.230 / 0.286 - 0.179 + 0.885 + 0.000 + 0.000 - 0.006 = 0.930
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[65] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.286
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.300 | 
     | regKey/\reg_reg[65] | CLK ^ -> Q ^ | DFFSR  | 0.168 |   0.167 |   -0.133 | 
     | mux_80/U82          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.208 |   -0.092 | 
     | mux_80/U81          | A v -> Y ^   | INVX1  | 0.021 |   0.230 |   -0.070 | 
     | regKey/U244         | A ^ -> Y v   | MUX2X1 | 0.036 |   0.266 |   -0.035 | 
     | regKey/U163         | A v -> Y ^   | INVX1  | 0.020 |   0.286 |   -0.014 | 
     | regKey/\reg_reg[46] | D ^          | DFFSR  | 0.000 |   0.286 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[46]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.091
This Block's Segment Delay(segDel): 0.088
Total delay(totDel): 0.091 + 0.088 = 0.179
Initial Slack = totDel - AvailTime
Initial Slack = 0.179 - -0.930 = 1.109
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.091 - 0.000 * 0.091 / 0.179 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (v) checked with rising edge of 'clk'
Beginpoint: key[46]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.194
  Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[46] v  |        |       |   0.016 |   -0.224 | 
     | mux_80/U82          | B v -> Y ^ | MUX2X1 | 0.060 |   0.075 |   -0.164 | 
     | mux_80/U81          | A ^ -> Y v | INVX1  | 0.031 |   0.107 |   -0.133 | 
     | regKey/U244         | A v -> Y ^ | MUX2X1 | 0.056 |   0.163 |   -0.076 | 
     | regKey/U163         | A ^ -> Y v | INVX1  | 0.031 |   0.194 |   -0.045 | 
     | regKey/\reg_reg[46] | D v        | DFFSR  | 0.000 |   0.194 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[46]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.238
This Block's Segment Delay(segDel): 0.088
Total delay(totDel): 0.238 + 0.088 = 0.325
Initial Slack = totDel - AvailTime
Initial Slack = 0.325 - -0.930 = 1.255
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.184
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.238 - 0.000 * 0.238 / 0.325 - 0.184 + 0.885 + 0.000 + 0.000 - 0.004 = 0.934
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[65] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.325
  Slack Time                    0.370
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.370 | 
     | regKey/\reg_reg[65] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |   -0.218 | 
     | mux_80/U82          | A v -> Y ^   | MUX2X1 | 0.054 |   0.206 |   -0.164 | 
     | mux_80/U81          | A ^ -> Y v   | INVX1  | 0.031 |   0.237 |   -0.133 | 
     | regKey/U244         | A v -> Y ^   | MUX2X1 | 0.056 |   0.294 |   -0.076 | 
     | regKey/U163         | A ^ -> Y v   | INVX1  | 0.031 |   0.325 |   -0.045 | 
     | regKey/\reg_reg[46] | D v          | DFFSR  | 0.000 |   0.325 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[45]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.059
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.059 + 0.057 = 0.116
Initial Slack = totDel - AvailTime
Initial Slack = 0.116 - -0.899 = 1.015
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.045
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.059 - 0.000 * 0.059 / 0.116 - 0.045 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (^) checked with rising edge of 'clk'
Beginpoint: key[45]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.141
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[45] ^  |        |       |   0.025 |   -0.130 | 
     | mux_80/U80          | B ^ -> Y v | MUX2X1 | 0.038 |   0.063 |   -0.092 | 
     | mux_80/U79          | A v -> Y ^ | INVX1  | 0.021 |   0.083 |   -0.072 | 
     | regKey/U162         | A ^ -> Y v | MUX2X1 | 0.032 |   0.115 |   -0.040 | 
     | regKey/U161         | A v -> Y ^ | INVX1  | 0.025 |   0.140 |   -0.015 | 
     | regKey/\reg_reg[45] | D ^        | DFFSR  | 0.000 |   0.141 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[45]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.234
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.234 + 0.057 = 0.292
Initial Slack = totDel - AvailTime
Initial Slack = 0.292 - -0.899 = 1.191
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.182
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.234 - 0.000 * 0.234 / 0.292 - 0.182 + 0.885 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[64] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.292
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.306 | 
     | regKey/\reg_reg[64] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |   -0.137 | 
     | mux_80/U80          | A ^ -> Y v   | MUX2X1 | 0.045 |   0.214 |   -0.092 | 
     | mux_80/U79          | A v -> Y ^   | INVX1  | 0.021 |   0.234 |   -0.072 | 
     | regKey/U162         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.266 |   -0.040 | 
     | regKey/U161         | A v -> Y ^   | INVX1  | 0.025 |   0.292 |   -0.015 | 
     | regKey/\reg_reg[45] | D ^          | DFFSR  | 0.000 |   0.292 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[45]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.098
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.098 + 0.084 = 0.182
Initial Slack = totDel - AvailTime
Initial Slack = 0.182 - -0.932 = 1.114
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.076
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.098 - 0.000 * 0.098 / 0.182 - 0.076 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (v) checked with rising edge of 'clk'
Beginpoint: key[45]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.198
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[45] v  |        |       |   0.016 |   -0.229 | 
     | mux_80/U80          | B v -> Y ^ | MUX2X1 | 0.066 |   0.082 |   -0.163 | 
     | mux_80/U79          | A ^ -> Y v | INVX1  | 0.032 |   0.114 |   -0.131 | 
     | regKey/U162         | A v -> Y ^ | MUX2X1 | 0.050 |   0.164 |   -0.081 | 
     | regKey/U161         | A ^ -> Y v | INVX1  | 0.034 |   0.198 |   -0.047 | 
     | regKey/\reg_reg[45] | D v        | DFFSR  | 0.000 |   0.198 |   -0.047 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[45]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.246
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.246 + 0.084 = 0.330
Initial Slack = totDel - AvailTime
Initial Slack = 0.330 - -0.932 = 1.262
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.191
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.246 - 0.000 * 0.246 / 0.330 - 0.191 + 0.885 + 0.000 + 0.000 - 0.004 = 0.936
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[64] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.330
  Slack Time                    0.377
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.377 | 
     | regKey/\reg_reg[64] | CLK ^ -> Q v | DFFSR  | 0.153 |   0.153 |   -0.224 | 
     | mux_80/U80          | A v -> Y ^   | MUX2X1 | 0.061 |   0.214 |   -0.163 | 
     | mux_80/U79          | A ^ -> Y v   | INVX1  | 0.032 |   0.246 |   -0.131 | 
     | regKey/U162         | A v -> Y ^   | MUX2X1 | 0.050 |   0.296 |   -0.081 | 
     | regKey/U161         | A ^ -> Y v   | INVX1  | 0.034 |   0.330 |   -0.047 | 
     | regKey/\reg_reg[45] | D v          | DFFSR  | 0.000 |   0.330 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[44]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.072
This Block's Segment Delay(segDel): 0.055
Total delay(totDel): 0.072 + 0.055 = 0.127
Initial Slack = totDel - AvailTime
Initial Slack = 0.127 - -0.899 = 1.026
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.056
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.072 - 0.000 * 0.072 / 0.127 - 0.056 + 0.885 + 0.000 + 0.000 - 0.006 = 0.895
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (^) checked with rising edge of 'clk'
Beginpoint: key[44]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.152
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[44] ^  |        |       |   0.025 |   -0.141 | 
     | mux_80/U78          | B ^ -> Y v | MUX2X1 | 0.042 |   0.067 |   -0.099 | 
     | mux_80/U77          | A v -> Y ^ | INVX1  | 0.029 |   0.096 |   -0.070 | 
     | regKey/U160         | A ^ -> Y v | MUX2X1 | 0.031 |   0.127 |   -0.039 | 
     | regKey/U159         | A v -> Y ^ | INVX1  | 0.024 |   0.151 |   -0.014 | 
     | regKey/\reg_reg[44] | D ^        | DFFSR  | 0.000 |   0.152 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[44]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.254
This Block's Segment Delay(segDel): 0.055
Total delay(totDel): 0.254 + 0.055 = 0.309
Initial Slack = totDel - AvailTime
Initial Slack = 0.309 - -0.899 = 1.208
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.197
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.254 - 0.000 * 0.254 / 0.309 - 0.197 + 0.885 + 0.000 + 0.000 - 0.006 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[63] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.309
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.323 | 
     | regKey/\reg_reg[63] | CLK ^ -> Q ^ | DFFSR  | 0.174 |   0.174 |   -0.149 | 
     | mux_80/U78          | A ^ -> Y v   | MUX2X1 | 0.051 |   0.225 |   -0.099 | 
     | mux_80/U77          | A v -> Y ^   | INVX1  | 0.029 |   0.254 |   -0.070 | 
     | regKey/U160         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.285 |   -0.039 | 
     | regKey/U159         | A v -> Y ^   | INVX1  | 0.024 |   0.309 |   -0.014 | 
     | regKey/\reg_reg[44] | D ^          | DFFSR  | 0.000 |   0.309 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[44]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.113
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.113 + 0.080 = 0.193
Initial Slack = totDel - AvailTime
Initial Slack = 0.193 - -0.932 = 1.125
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.088
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.113 - 0.000 * 0.113 / 0.193 - 0.088 + 0.885 + 0.000 + 0.000 - 0.004 = 0.906
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: key[44]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.209
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[44] v  |        |       |   0.016 |   -0.240 | 
     | mux_80/U78          | B v -> Y ^ | MUX2X1 | 0.074 |   0.090 |   -0.166 | 
     | mux_80/U77          | A ^ -> Y v | INVX1  | 0.039 |   0.129 |   -0.127 | 
     | regKey/U160         | A v -> Y ^ | MUX2X1 | 0.047 |   0.176 |   -0.080 | 
     | regKey/U159         | A ^ -> Y v | INVX1  | 0.033 |   0.209 |   -0.047 | 
     | regKey/\reg_reg[44] | D v        | DFFSR  | 0.000 |   0.209 |   -0.047 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[44]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.265
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.265 + 0.080 = 0.345
Initial Slack = totDel - AvailTime
Initial Slack = 0.345 - -0.932 = 1.276
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.206
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.265 - 0.000 * 0.265 / 0.345 - 0.206 + 0.885 + 0.000 + 0.000 - 0.004 = 0.940
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[63] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.345
  Slack Time                    0.391
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.391 | 
     | regKey/\reg_reg[63] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.156 |   -0.235 | 
     | mux_80/U78          | A v -> Y ^   | MUX2X1 | 0.069 |   0.226 |   -0.166 | 
     | mux_80/U77          | A ^ -> Y v   | INVX1  | 0.039 |   0.265 |   -0.127 | 
     | regKey/U160         | A v -> Y ^   | MUX2X1 | 0.047 |   0.312 |   -0.080 | 
     | regKey/U159         | A ^ -> Y v   | INVX1  | 0.033 |   0.344 |   -0.047 | 
     | regKey/\reg_reg[44] | D v          | DFFSR  | 0.000 |   0.345 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[43]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.063
This Block's Segment Delay(segDel): 0.055
Total delay(totDel): 0.063 + 0.055 = 0.118
Initial Slack = totDel - AvailTime
Initial Slack = 0.118 - -0.899 = 1.018
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.049
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.063 - 0.000 * 0.063 / 0.118 - 0.049 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (^) checked with rising edge of 'clk'
Beginpoint: key[43]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.143
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[43] ^  |        |       |   0.025 |   -0.133 | 
     | mux_80/U76          | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.099 | 
     | mux_80/U75          | A v -> Y ^ | INVX1  | 0.030 |   0.088 |   -0.069 | 
     | regKey/U158         | A ^ -> Y v | MUX2X1 | 0.030 |   0.118 |   -0.039 | 
     | regKey/U157         | A v -> Y ^ | INVX1  | 0.024 |   0.143 |   -0.015 | 
     | regKey/\reg_reg[43] | D ^        | DFFSR  | 0.000 |   0.143 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[43]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.227
This Block's Segment Delay(segDel): 0.055
Total delay(totDel): 0.227 + 0.055 = 0.281
Initial Slack = totDel - AvailTime
Initial Slack = 0.281 - -0.899 = 1.181
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.176
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.227 - 0.000 * 0.227 / 0.281 - 0.176 + 0.885 + 0.000 + 0.000 - 0.006 = 0.929
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[62] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.281
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.296 | 
     | regKey/\reg_reg[62] | CLK ^ -> Q ^ | DFFSR  | 0.160 |   0.160 |   -0.136 | 
     | mux_80/U76          | A ^ -> Y v   | MUX2X1 | 0.037 |   0.196 |   -0.099 | 
     | mux_80/U75          | A v -> Y ^   | INVX1  | 0.030 |   0.227 |   -0.069 | 
     | regKey/U158         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.257 |   -0.039 | 
     | regKey/U157         | A v -> Y ^   | INVX1  | 0.024 |   0.281 |   -0.015 | 
     | regKey/\reg_reg[43] | D ^          | DFFSR  | 0.000 |   0.281 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[43]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.095
This Block's Segment Delay(segDel): 0.079
Total delay(totDel): 0.095 + 0.079 = 0.174
Initial Slack = totDel - AvailTime
Initial Slack = 0.174 - -0.932 = 1.106
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.074
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.095 - 0.000 * 0.095 / 0.174 - 0.074 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (v) checked with rising edge of 'clk'
Beginpoint: key[43]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.190
  Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[43] v  |        |       |   0.016 |   -0.221 | 
     | mux_80/U76          | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |   -0.163 | 
     | mux_80/U75          | A ^ -> Y v | INVX1  | 0.037 |   0.110 |   -0.126 | 
     | regKey/U158         | A v -> Y ^ | MUX2X1 | 0.047 |   0.157 |   -0.080 | 
     | regKey/U157         | A ^ -> Y v | INVX1  | 0.033 |   0.190 |   -0.047 | 
     | regKey/\reg_reg[43] | D v        | DFFSR  | 0.000 |   0.190 |   -0.047 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[43]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.235
This Block's Segment Delay(segDel): 0.079
Total delay(totDel): 0.235 + 0.079 = 0.314
Initial Slack = totDel - AvailTime
Initial Slack = 0.314 - -0.932 = 1.246
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.183
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.235 - 0.000 * 0.235 / 0.314 - 0.183 + 0.885 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[62] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.314
  Slack Time                    0.361
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.361 | 
     | regKey/\reg_reg[62] | CLK ^ -> Q v | DFFSR  | 0.147 |   0.147 |   -0.214 | 
     | mux_80/U76          | A v -> Y ^   | MUX2X1 | 0.051 |   0.198 |   -0.163 | 
     | mux_80/U75          | A ^ -> Y v   | INVX1  | 0.037 |   0.235 |   -0.126 | 
     | regKey/U158         | A v -> Y ^   | MUX2X1 | 0.047 |   0.281 |   -0.080 | 
     | regKey/U157         | A ^ -> Y v   | INVX1  | 0.033 |   0.314 |   -0.047 | 
     | regKey/\reg_reg[43] | D v          | DFFSR  | 0.000 |   0.314 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[42]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.061
This Block's Segment Delay(segDel): 0.063
Total delay(totDel): 0.061 + 0.063 = 0.124
Initial Slack = totDel - AvailTime
Initial Slack = 0.124 - -0.899 = 1.022
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.061 - 0.000 * 0.061 / 0.124 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (^) checked with rising edge of 'clk'
Beginpoint: key[42]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.148
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[42] ^  |        |       |   0.025 |   -0.137 | 
     | mux_80/U74          | B ^ -> Y v | MUX2X1 | 0.036 |   0.061 |   -0.101 | 
     | mux_80/U73          | A v -> Y ^ | INVX1  | 0.025 |   0.086 |   -0.076 | 
     | regKey/U156         | A ^ -> Y v | MUX2X1 | 0.032 |   0.117 |   -0.045 | 
     | regKey/U155         | A v -> Y ^ | INVX1  | 0.030 |   0.148 |   -0.014 | 
     | regKey/\reg_reg[42] | D ^        | DFFSR  | 0.000 |   0.148 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[42]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.235
This Block's Segment Delay(segDel): 0.063
Total delay(totDel): 0.235 + 0.063 = 0.297
Initial Slack = totDel - AvailTime
Initial Slack = 0.297 - -0.899 = 1.196
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.182
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.235 - 0.000 * 0.235 / 0.297 - 0.182 + 0.885 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[61] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.297
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.311 | 
     | regKey/\reg_reg[61] | CLK ^ -> Q ^ | DFFSR  | 0.167 |   0.167 |   -0.144 | 
     | mux_80/U74          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.210 |   -0.101 | 
     | mux_80/U73          | A v -> Y ^   | INVX1  | 0.025 |   0.234 |   -0.076 | 
     | regKey/U156         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.266 |   -0.045 | 
     | regKey/U155         | A v -> Y ^   | INVX1  | 0.030 |   0.297 |   -0.014 | 
     | regKey/\reg_reg[42] | D ^          | DFFSR  | 0.000 |   0.297 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[42]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.097
This Block's Segment Delay(segDel): 0.086
Total delay(totDel): 0.097 + 0.086 = 0.183
Initial Slack = totDel - AvailTime
Initial Slack = 0.183 - -0.935 = 1.118
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.075
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.097 - 0.000 * 0.097 / 0.183 - 0.075 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: key[42]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.199
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[42] v  |        |       |   0.016 |   -0.233 | 
     | mux_80/U74          | B v -> Y ^ | MUX2X1 | 0.063 |   0.079 |   -0.170 | 
     | mux_80/U73          | A ^ -> Y v | INVX1  | 0.034 |   0.113 |   -0.136 | 
     | regKey/U156         | A v -> Y ^ | MUX2X1 | 0.049 |   0.162 |   -0.087 | 
     | regKey/U155         | A ^ -> Y v | INVX1  | 0.037 |   0.199 |   -0.050 | 
     | regKey/\reg_reg[42] | D v        | DFFSR  | 0.000 |   0.199 |   -0.050 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[42]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.243
This Block's Segment Delay(segDel): 0.086
Total delay(totDel): 0.243 + 0.086 = 0.330
Initial Slack = totDel - AvailTime
Initial Slack = 0.330 - -0.935 = 1.264
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.189
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.243 - 0.000 * 0.243 / 0.330 - 0.189 + 0.885 + 0.000 + 0.000 - 0.004 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[61] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.330
  Slack Time                    0.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.379 | 
     | regKey/\reg_reg[61] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |   -0.227 | 
     | mux_80/U74          | A v -> Y ^   | MUX2X1 | 0.057 |   0.209 |   -0.170 | 
     | mux_80/U73          | A ^ -> Y v   | INVX1  | 0.034 |   0.243 |   -0.136 | 
     | regKey/U156         | A v -> Y ^   | MUX2X1 | 0.049 |   0.293 |   -0.087 | 
     | regKey/U155         | A ^ -> Y v   | INVX1  | 0.037 |   0.329 |   -0.050 | 
     | regKey/\reg_reg[42] | D v          | DFFSR  | 0.000 |   0.330 |   -0.050 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[41]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.067
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.067 + 0.054 = 0.122
Initial Slack = totDel - AvailTime
Initial Slack = 0.122 - -0.899 = 1.021
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.052
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.067 - 0.000 * 0.067 / 0.122 - 0.052 + 0.885 + 0.000 + 0.000 - 0.006 = 0.894
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (^) checked with rising edge of 'clk'
Beginpoint: key[41]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.147
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[41] ^  |        |       |   0.025 |   -0.136 | 
     | mux_80/U72          | B ^ -> Y v | MUX2X1 | 0.036 |   0.060 |   -0.101 | 
     | mux_80/U71          | A v -> Y ^ | INVX1  | 0.032 |   0.092 |   -0.069 | 
     | regKey/U154         | A ^ -> Y v | MUX2X1 | 0.034 |   0.126 |   -0.035 | 
     | regKey/U153         | A v -> Y ^ | INVX1  | 0.020 |   0.146 |   -0.014 | 
     | regKey/\reg_reg[41] | D ^        | DFFSR  | 0.000 |   0.147 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[41]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.238
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.238 + 0.054 = 0.293
Initial Slack = totDel - AvailTime
Initial Slack = 0.293 - -0.899 = 1.192
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.185
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.238 - 0.000 * 0.238 / 0.293 - 0.185 + 0.885 + 0.000 + 0.000 - 0.006 = 0.932
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[60] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.293
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.307 | 
     | regKey/\reg_reg[60] | CLK ^ -> Q ^ | DFFSR  | 0.165 |   0.165 |   -0.142 | 
     | mux_80/U72          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.206 |   -0.101 | 
     | mux_80/U71          | A v -> Y ^   | INVX1  | 0.032 |   0.238 |   -0.069 | 
     | regKey/U154         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.272 |   -0.035 | 
     | regKey/U153         | A v -> Y ^   | INVX1  | 0.020 |   0.293 |   -0.014 | 
     | regKey/\reg_reg[41] | D ^          | DFFSR  | 0.000 |   0.293 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[41]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.100 + 0.084 = 0.184
Initial Slack = totDel - AvailTime
Initial Slack = 0.184 - -0.930 = 1.115
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.078
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.100 - 0.000 * 0.100 / 0.184 - 0.078 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: key[41]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.200
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[41] v  |        |       |   0.016 |   -0.230 | 
     | mux_80/U72          | B v -> Y ^ | MUX2X1 | 0.062 |   0.078 |   -0.168 | 
     | mux_80/U71          | A ^ -> Y v | INVX1  | 0.038 |   0.116 |   -0.129 | 
     | regKey/U154         | A v -> Y ^ | MUX2X1 | 0.053 |   0.169 |   -0.076 | 
     | regKey/U153         | A ^ -> Y v | INVX1  | 0.031 |   0.200 |   -0.045 | 
     | regKey/\reg_reg[41] | D v        | DFFSR  | 0.000 |   0.200 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[41]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.245
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.245 + 0.084 = 0.329
Initial Slack = totDel - AvailTime
Initial Slack = 0.329 - -0.930 = 1.259
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.190
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.245 - 0.000 * 0.245 / 0.329 - 0.190 + 0.885 + 0.000 + 0.000 - 0.004 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[60] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.329
  Slack Time                    0.374
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.374 | 
     | regKey/\reg_reg[60] | CLK ^ -> Q v | DFFSR  | 0.151 |   0.151 |   -0.224 | 
     | mux_80/U72          | A v -> Y ^   | MUX2X1 | 0.056 |   0.207 |   -0.168 | 
     | mux_80/U71          | A ^ -> Y v   | INVX1  | 0.038 |   0.245 |   -0.129 | 
     | regKey/U154         | A v -> Y ^   | MUX2X1 | 0.054 |   0.298 |   -0.076 | 
     | regKey/U153         | A ^ -> Y v   | INVX1  | 0.031 |   0.329 |   -0.045 | 
     | regKey/\reg_reg[41] | D v          | DFFSR  | 0.000 |   0.329 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[40]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.051
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.051 + 0.048 = 0.099
Initial Slack = totDel - AvailTime
Initial Slack = 0.099 - -0.899 = 0.999
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.040
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.051 - 0.000 * 0.051 / 0.099 - 0.040 + 0.885 + 0.000 + 0.000 - 0.005 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (^) checked with rising edge of 'clk'
Beginpoint: key[40]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.124
  Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[40] ^  |        |       |   0.025 |   -0.114 | 
     | mux_80/U70          | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |   -0.081 | 
     | mux_80/U69          | A v -> Y ^ | INVX1  | 0.019 |   0.076 |   -0.062 | 
     | regKey/U152         | A ^ -> Y v | MUX2X1 | 0.030 |   0.106 |   -0.032 | 
     | regKey/U151         | A v -> Y ^ | INVX1  | 0.018 |   0.124 |   -0.014 | 
     | regKey/\reg_reg[40] | D ^        | DFFSR  | 0.000 |   0.124 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[40]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.216
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.216 + 0.048 = 0.264
Initial Slack = totDel - AvailTime
Initial Slack = 0.264 - -0.899 = 1.164
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.168
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.216 - 0.000 * 0.216 / 0.264 - 0.168 + 0.885 + 0.000 + 0.000 - 0.005 = 0.928
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[59] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.264
  Slack Time                    0.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.279 | 
     | regKey/\reg_reg[59] | CLK ^ -> Q ^ | DFFSR  | 0.161 |   0.161 |   -0.118 | 
     | mux_80/U70          | A ^ -> Y v   | MUX2X1 | 0.036 |   0.197 |   -0.081 | 
     | mux_80/U69          | A v -> Y ^   | INVX1  | 0.019 |   0.216 |   -0.062 | 
     | regKey/U152         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.246 |   -0.032 | 
     | regKey/U151         | A v -> Y ^   | INVX1  | 0.018 |   0.264 |   -0.014 | 
     | regKey/\reg_reg[40] | D ^          | DFFSR  | 0.000 |   0.264 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[40]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.085
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.085 + 0.075 = 0.160
Initial Slack = totDel - AvailTime
Initial Slack = 0.160 - -0.929 = 1.089
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.066
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.085 - 0.000 * 0.085 / 0.160 - 0.066 + 0.885 + 0.000 + 0.000 - 0.003 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: key[40]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.176
  Slack Time                    0.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[40] v  |        |       |   0.016 |   -0.204 | 
     | mux_80/U70          | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |   -0.148 | 
     | mux_80/U69          | A ^ -> Y v | INVX1  | 0.029 |   0.101 |   -0.119 | 
     | regKey/U152         | A v -> Y ^ | MUX2X1 | 0.046 |   0.147 |   -0.073 | 
     | regKey/U151         | A ^ -> Y v | INVX1  | 0.029 |   0.176 |   -0.044 | 
     | regKey/\reg_reg[40] | D v        | DFFSR  | 0.000 |   0.176 |   -0.044 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[40]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.227
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.227 + 0.075 = 0.301
Initial Slack = totDel - AvailTime
Initial Slack = 0.301 - -0.929 = 1.231
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.176
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.227 - 0.000 * 0.227 / 0.301 - 0.176 + 0.885 + 0.000 + 0.000 - 0.003 = 0.932
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[59] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.301
  Slack Time                    0.346
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.346 | 
     | regKey/\reg_reg[59] | CLK ^ -> Q v | DFFSR  | 0.148 |   0.148 |   -0.198 | 
     | mux_80/U70          | A v -> Y ^   | MUX2X1 | 0.049 |   0.197 |   -0.148 | 
     | mux_80/U69          | A ^ -> Y v   | INVX1  | 0.029 |   0.227 |   -0.119 | 
     | regKey/U152         | A v -> Y ^   | MUX2X1 | 0.046 |   0.273 |   -0.073 | 
     | regKey/U151         | A ^ -> Y v   | INVX1  | 0.029 |   0.301 |   -0.044 | 
     | regKey/\reg_reg[40] | D v          | DFFSR  | 0.000 |   0.301 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[39]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.065
This Block's Segment Delay(segDel): 0.055
Total delay(totDel): 0.065 + 0.055 = 0.120
Initial Slack = totDel - AvailTime
Initial Slack = 0.120 - -0.899 = 1.020
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.050
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.065 - 0.000 * 0.065 / 0.120 - 0.050 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (^) checked with rising edge of 'clk'
Beginpoint: key[39]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.145
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[39] ^  |        |       |   0.025 |   -0.135 | 
     | mux_80/U66          | B ^ -> Y v | MUX2X1 | 0.037 |   0.062 |   -0.098 | 
     | mux_80/U65          | A v -> Y ^ | INVX1  | 0.028 |   0.090 |   -0.070 | 
     | regKey/U148         | A ^ -> Y v | MUX2X1 | 0.034 |   0.124 |   -0.035 | 
     | regKey/U147         | A v -> Y ^ | INVX1  | 0.021 |   0.145 |   -0.014 | 
     | regKey/\reg_reg[39] | D ^        | DFFSR  | 0.000 |   0.145 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[39]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.234
This Block's Segment Delay(segDel): 0.055
Total delay(totDel): 0.234 + 0.055 = 0.290
Initial Slack = totDel - AvailTime
Initial Slack = 0.290 - -0.899 = 1.189
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.182
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.234 - 0.000 * 0.234 / 0.290 - 0.182 + 0.885 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[58] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.289
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.304 | 
     | regKey/\reg_reg[58] | CLK ^ -> Q ^ | DFFSR  | 0.164 |   0.164 |   -0.140 | 
     | mux_80/U66          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.206 |   -0.098 | 
     | mux_80/U65          | A v -> Y ^   | INVX1  | 0.028 |   0.234 |   -0.070 | 
     | regKey/U148         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.269 |   -0.035 | 
     | regKey/U147         | A v -> Y ^   | INVX1  | 0.021 |   0.289 |   -0.014 | 
     | regKey/\reg_reg[39] | D ^          | DFFSR  | 0.000 |   0.289 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[39]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.085
Total delay(totDel): 0.100 + 0.085 = 0.186
Initial Slack = totDel - AvailTime
Initial Slack = 0.186 - -0.930 = 1.116
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.078
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.100 - 0.000 * 0.100 / 0.186 - 0.078 + 0.885 + 0.000 + 0.000 - 0.004 = 0.904
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: key[39]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.202
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[39] v  |        |       |   0.016 |   -0.231 | 
     | mux_80/U66          | B v -> Y ^ | MUX2X1 | 0.064 |   0.080 |   -0.167 | 
     | mux_80/U65          | A ^ -> Y v | INVX1  | 0.036 |   0.116 |   -0.131 | 
     | regKey/U148         | A v -> Y ^ | MUX2X1 | 0.054 |   0.170 |   -0.077 | 
     | regKey/U147         | A ^ -> Y v | INVX1  | 0.031 |   0.202 |   -0.045 | 
     | regKey/\reg_reg[39] | D v        | DFFSR  | 0.000 |   0.202 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[39]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.245
This Block's Segment Delay(segDel): 0.085
Total delay(totDel): 0.245 + 0.085 = 0.330
Initial Slack = totDel - AvailTime
Initial Slack = 0.330 - -0.930 = 1.260
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.190
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.245 - 0.000 * 0.245 / 0.330 - 0.190 + 0.885 + 0.000 + 0.000 - 0.004 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[58] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.330
  Slack Time                    0.375
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.375 | 
     | regKey/\reg_reg[58] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.226 | 
     | mux_80/U66          | A v -> Y ^   | MUX2X1 | 0.059 |   0.208 |   -0.167 | 
     | mux_80/U65          | A ^ -> Y v   | INVX1  | 0.036 |   0.245 |   -0.131 | 
     | regKey/U148         | A v -> Y ^   | MUX2X1 | 0.054 |   0.299 |   -0.077 | 
     | regKey/U147         | A ^ -> Y v   | INVX1  | 0.031 |   0.330 |   -0.045 | 
     | regKey/\reg_reg[39] | D v          | DFFSR  | 0.000 |   0.330 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[38]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.056
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.056 + 0.050 = 0.107
Initial Slack = totDel - AvailTime
Initial Slack = 0.107 - -0.899 = 1.006
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.044
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.056 - 0.000 * 0.056 / 0.107 - 0.044 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (^) checked with rising edge of 'clk'
Beginpoint: key[38]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.131
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[38] ^  |        |       |   0.025 |   -0.121 | 
     | mux_80/U64          | B ^ -> Y v | MUX2X1 | 0.035 |   0.059 |   -0.086 | 
     | mux_80/U63          | A v -> Y ^ | INVX1  | 0.022 |   0.081 |   -0.065 | 
     | regKey/U146         | A ^ -> Y v | MUX2X1 | 0.034 |   0.115 |   -0.030 | 
     | regKey/U145         | A v -> Y ^ | INVX1  | 0.016 |   0.131 |   -0.014 | 
     | regKey/\reg_reg[38] | D ^        | DFFSR  | 0.000 |   0.131 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[38]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.234
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.234 + 0.050 = 0.285
Initial Slack = totDel - AvailTime
Initial Slack = 0.285 - -0.899 = 1.184
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.182
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.234 - 0.000 * 0.234 / 0.285 - 0.182 + 0.885 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[57] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.284
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.299 | 
     | regKey/\reg_reg[57] | CLK ^ -> Q ^ | DFFSR  | 0.170 |   0.170 |   -0.128 | 
     | mux_80/U64          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.213 |   -0.086 | 
     | mux_80/U63          | A v -> Y ^   | INVX1  | 0.022 |   0.234 |   -0.065 | 
     | regKey/U146         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.268 |   -0.030 | 
     | regKey/U145         | A v -> Y ^   | INVX1  | 0.016 |   0.284 |   -0.014 | 
     | regKey/\reg_reg[38] | D ^          | DFFSR  | 0.000 |   0.284 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[38]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.092
This Block's Segment Delay(segDel): 0.082
Total delay(totDel): 0.092 + 0.082 = 0.174
Initial Slack = totDel - AvailTime
Initial Slack = 0.174 - -0.928 = 1.102
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.092 - 0.000 * 0.092 / 0.174 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: key[38]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.190
  Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[38] v  |        |       |   0.016 |   -0.217 | 
     | mux_80/U64          | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |   -0.157 | 
     | mux_80/U63          | A ^ -> Y v | INVX1  | 0.032 |   0.108 |   -0.125 | 
     | regKey/U146         | A v -> Y ^ | MUX2X1 | 0.054 |   0.161 |   -0.072 | 
     | regKey/U145         | A ^ -> Y v | INVX1  | 0.029 |   0.190 |   -0.043 | 
     | regKey/\reg_reg[38] | D v        | DFFSR  | 0.000 |   0.190 |   -0.043 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[38]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.241
This Block's Segment Delay(segDel): 0.082
Total delay(totDel): 0.241 + 0.082 = 0.323
Initial Slack = totDel - AvailTime
Initial Slack = 0.323 - -0.928 = 1.251
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.187
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.241 - 0.000 * 0.241 / 0.323 - 0.187 + 0.885 + 0.000 + 0.000 - 0.004 = 0.934
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[57] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.323
  Slack Time                    0.366
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.366 | 
     | regKey/\reg_reg[57] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |   -0.212 | 
     | mux_80/U64          | A v -> Y ^   | MUX2X1 | 0.055 |   0.209 |   -0.157 | 
     | mux_80/U63          | A ^ -> Y v   | INVX1  | 0.032 |   0.241 |   -0.125 | 
     | regKey/U146         | A v -> Y ^   | MUX2X1 | 0.054 |   0.294 |   -0.072 | 
     | regKey/U145         | A ^ -> Y v   | INVX1  | 0.028 |   0.323 |   -0.043 | 
     | regKey/\reg_reg[38] | D v          | DFFSR  | 0.000 |   0.323 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[37]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.060
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.060 + 0.050 = 0.110
Initial Slack = totDel - AvailTime
Initial Slack = 0.110 - -0.899 = 1.010
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.060 - 0.000 * 0.060 / 0.110 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (^) checked with rising edge of 'clk'
Beginpoint: key[37]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.135
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[37] ^  |        |       |   0.025 |   -0.125 | 
     | mux_80/U62          | B ^ -> Y v | MUX2X1 | 0.033 |   0.057 |   -0.092 | 
     | mux_80/U61          | A v -> Y ^ | INVX1  | 0.028 |   0.085 |   -0.064 | 
     | regKey/U144         | A ^ -> Y v | MUX2X1 | 0.033 |   0.118 |   -0.032 | 
     | regKey/U143         | A v -> Y ^ | INVX1  | 0.017 |   0.135 |   -0.014 | 
     | regKey/\reg_reg[37] | D ^        | DFFSR  | 0.000 |   0.135 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[37]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.258
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.258 + 0.050 = 0.308
Initial Slack = totDel - AvailTime
Initial Slack = 0.308 - -0.899 = 1.208
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.201
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.258 - 0.000 * 0.258 / 0.308 - 0.201 + 0.885 + 0.000 + 0.000 - 0.006 = 0.936
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[56] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.308
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.323 | 
     | regKey/\reg_reg[56] | CLK ^ -> Q ^ | DFFSR  | 0.185 |   0.185 |   -0.137 | 
     | mux_80/U62          | A ^ -> Y v   | MUX2X1 | 0.045 |   0.230 |   -0.092 | 
     | mux_80/U61          | A v -> Y ^   | INVX1  | 0.028 |   0.258 |   -0.064 | 
     | regKey/U144         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.291 |   -0.032 | 
     | regKey/U143         | A v -> Y ^   | INVX1  | 0.017 |   0.308 |   -0.014 | 
     | regKey/\reg_reg[37] | D ^          | DFFSR  | 0.000 |   0.308 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[37]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.091
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.091 + 0.080 = 0.171
Initial Slack = totDel - AvailTime
Initial Slack = 0.171 - -0.929 = 1.100
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.091 - 0.000 * 0.091 / 0.171 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: key[37]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.187
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[37] v  |        |       |   0.016 |   -0.215 | 
     | mux_80/U62          | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |   -0.159 | 
     | mux_80/U61          | A ^ -> Y v | INVX1  | 0.035 |   0.107 |   -0.124 | 
     | regKey/U144         | A v -> Y ^ | MUX2X1 | 0.051 |   0.159 |   -0.072 | 
     | regKey/U143         | A ^ -> Y v | INVX1  | 0.029 |   0.187 |   -0.044 | 
     | regKey/\reg_reg[37] | D v        | DFFSR  | 0.000 |   0.187 |   -0.044 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[37]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.253
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.253 + 0.080 = 0.333
Initial Slack = totDel - AvailTime
Initial Slack = 0.333 - -0.929 = 1.262
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.197
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.253 - 0.000 * 0.253 / 0.333 - 0.197 + 0.885 + 0.000 + 0.000 - 0.004 = 0.937
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[56] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.333
  Slack Time                    0.377
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.377 | 
     | regKey/\reg_reg[56] | CLK ^ -> Q v | DFFSR  | 0.164 |   0.164 |   -0.213 | 
     | mux_80/U62          | A v -> Y ^   | MUX2X1 | 0.054 |   0.218 |   -0.159 | 
     | mux_80/U61          | A ^ -> Y v   | INVX1  | 0.035 |   0.253 |   -0.124 | 
     | regKey/U144         | A v -> Y ^   | MUX2X1 | 0.051 |   0.304 |   -0.072 | 
     | regKey/U143         | A ^ -> Y v   | INVX1  | 0.029 |   0.333 |   -0.044 | 
     | regKey/\reg_reg[37] | D v          | DFFSR  | 0.000 |   0.333 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[36]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.068
This Block's Segment Delay(segDel): 0.058
Total delay(totDel): 0.068 + 0.058 = 0.125
Initial Slack = totDel - AvailTime
Initial Slack = 0.125 - -0.899 = 1.025
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.053
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.068 - 0.000 * 0.068 / 0.125 - 0.053 + 0.885 + 0.000 + 0.000 - 0.006 = 0.894
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (^) checked with rising edge of 'clk'
Beginpoint: key[36]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.150
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[36] ^  |        |       |   0.025 |   -0.140 | 
     | mux_80/U60          | B ^ -> Y v | MUX2X1 | 0.035 |   0.060 |   -0.104 | 
     | mux_80/U59          | A v -> Y ^ | INVX1  | 0.033 |   0.093 |   -0.072 | 
     | regKey/U142         | A ^ -> Y v | MUX2X1 | 0.033 |   0.125 |   -0.039 | 
     | regKey/U141         | A v -> Y ^ | INVX1  | 0.025 |   0.150 |   -0.014 | 
     | regKey/\reg_reg[36] | D ^        | DFFSR  | 0.000 |   0.150 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[36]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.239
This Block's Segment Delay(segDel): 0.058
Total delay(totDel): 0.239 + 0.058 = 0.296
Initial Slack = totDel - AvailTime
Initial Slack = 0.296 - -0.899 = 1.195
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.185
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.239 - 0.000 * 0.239 / 0.296 - 0.185 + 0.885 + 0.000 + 0.000 - 0.006 = 0.932
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[55] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.296
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.310 | 
     | regKey/\reg_reg[55] | CLK ^ -> Q ^ | DFFSR  | 0.165 |   0.165 |   -0.146 | 
     | mux_80/U60          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.206 |   -0.104 | 
     | mux_80/U59          | A v -> Y ^   | INVX1  | 0.033 |   0.238 |   -0.072 | 
     | regKey/U142         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.271 |   -0.039 | 
     | regKey/U141         | A v -> Y ^   | INVX1  | 0.025 |   0.296 |   -0.014 | 
     | regKey/\reg_reg[36] | D ^          | DFFSR  | 0.000 |   0.296 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[36]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.085
Total delay(totDel): 0.100 + 0.085 = 0.185
Initial Slack = totDel - AvailTime
Initial Slack = 0.185 - -0.932 = 1.117
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.078
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.100 - 0.000 * 0.100 / 0.185 - 0.078 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: key[36]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.200
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[36] v  |        |       |   0.016 |   -0.232 | 
     | mux_80/U60          | B v -> Y ^ | MUX2X1 | 0.061 |   0.077 |   -0.170 | 
     | mux_80/U59          | A ^ -> Y v | INVX1  | 0.039 |   0.116 |   -0.132 | 
     | regKey/U142         | A v -> Y ^ | MUX2X1 | 0.051 |   0.167 |   -0.081 | 
     | regKey/U141         | A ^ -> Y v | INVX1  | 0.034 |   0.200 |   -0.047 | 
     | regKey/\reg_reg[36] | D v        | DFFSR  | 0.000 |   0.200 |   -0.047 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[36]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.245
This Block's Segment Delay(segDel): 0.085
Total delay(totDel): 0.245 + 0.085 = 0.329
Initial Slack = totDel - AvailTime
Initial Slack = 0.329 - -0.932 = 1.262
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.190
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.245 - 0.000 * 0.245 / 0.329 - 0.190 + 0.885 + 0.000 + 0.000 - 0.004 = 0.936
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[55] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.329
  Slack Time                    0.376
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.376 | 
     | regKey/\reg_reg[55] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.226 | 
     | mux_80/U60          | A v -> Y ^   | MUX2X1 | 0.056 |   0.206 |   -0.170 | 
     | mux_80/U59          | A ^ -> Y v   | INVX1  | 0.039 |   0.245 |   -0.132 | 
     | regKey/U142         | A v -> Y ^   | MUX2X1 | 0.051 |   0.296 |   -0.081 | 
     | regKey/U141         | A ^ -> Y v   | INVX1  | 0.034 |   0.329 |   -0.047 | 
     | regKey/\reg_reg[36] | D v          | DFFSR  | 0.000 |   0.329 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[35]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.055
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.055 + 0.056 = 0.111
Initial Slack = totDel - AvailTime
Initial Slack = 0.111 - -0.899 = 1.011
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.043
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.055 - 0.000 * 0.055 / 0.111 - 0.043 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (^) checked with rising edge of 'clk'
Beginpoint: key[35]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.136
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[35] ^  |        |       |   0.025 |   -0.126 | 
     | mux_80/U58          | B ^ -> Y v | MUX2X1 | 0.033 |   0.057 |   -0.093 | 
     | mux_80/U57          | A v -> Y ^ | INVX1  | 0.023 |   0.080 |   -0.070 | 
     | regKey/U140         | A ^ -> Y v | MUX2X1 | 0.033 |   0.113 |   -0.037 | 
     | regKey/U139         | A v -> Y ^ | INVX1  | 0.023 |   0.136 |   -0.015 | 
     | regKey/\reg_reg[35] | D ^        | DFFSR  | 0.000 |   0.136 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[35]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.262
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.262 + 0.056 = 0.318
Initial Slack = totDel - AvailTime
Initial Slack = 0.318 - -0.899 = 1.218
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.204
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.262 - 0.000 * 0.262 / 0.318 - 0.204 + 0.885 + 0.000 + 0.000 - 0.006 = 0.937
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[54] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.318
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.333 | 
     | regKey/\reg_reg[54] | CLK ^ -> Q ^ | DFFSR  | 0.200 |   0.200 |   -0.133 | 
     | mux_80/U58          | A ^ -> Y v   | MUX2X1 | 0.040 |   0.240 |   -0.093 | 
     | mux_80/U57          | A v -> Y ^   | INVX1  | 0.023 |   0.262 |   -0.070 | 
     | regKey/U140         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.295 |   -0.037 | 
     | regKey/U139         | A v -> Y ^   | INVX1  | 0.023 |   0.318 |   -0.015 | 
     | regKey/\reg_reg[35] | D ^          | DFFSR  | 0.000 |   0.318 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[35]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.089 + 0.084 = 0.172
Initial Slack = totDel - AvailTime
Initial Slack = 0.172 - -0.931 = 1.104
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.172 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (v) checked with rising edge of 'clk'
Beginpoint: key[35]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.188
  Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[35] v  |        |       |   0.016 |   -0.218 | 
     | mux_80/U58          | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |   -0.162 | 
     | mux_80/U57          | A ^ -> Y v | INVX1  | 0.032 |   0.104 |   -0.130 | 
     | regKey/U140         | A v -> Y ^ | MUX2X1 | 0.052 |   0.156 |   -0.078 | 
     | regKey/U139         | A ^ -> Y v | INVX1  | 0.032 |   0.188 |   -0.046 | 
     | regKey/\reg_reg[35] | D v        | DFFSR  | 0.000 |   0.188 |   -0.046 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[35]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.244
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.244 + 0.084 = 0.328
Initial Slack = totDel - AvailTime
Initial Slack = 0.328 - -0.931 = 1.259
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.190
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.244 - 0.000 * 0.244 / 0.328 - 0.190 + 0.885 + 0.000 + 0.000 - 0.004 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[54] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.328
  Slack Time                    0.374
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.374 | 
     | regKey/\reg_reg[54] | CLK ^ -> Q v | DFFSR  | 0.162 |   0.162 |   -0.212 | 
     | mux_80/U58          | A v -> Y ^   | MUX2X1 | 0.050 |   0.212 |   -0.162 | 
     | mux_80/U57          | A ^ -> Y v   | INVX1  | 0.032 |   0.244 |   -0.130 | 
     | regKey/U140         | A v -> Y ^   | MUX2X1 | 0.052 |   0.295 |   -0.078 | 
     | regKey/U139         | A ^ -> Y v   | INVX1  | 0.032 |   0.328 |   -0.046 | 
     | regKey/\reg_reg[35] | D v          | DFFSR  | 0.000 |   0.328 |   -0.046 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[34]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.055
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.055 + 0.061 = 0.116
Initial Slack = totDel - AvailTime
Initial Slack = 0.116 - -0.899 = 1.015
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.055 - 0.000 * 0.055 / 0.116 - 0.042 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (^) checked with rising edge of 'clk'
Beginpoint: key[34]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.140
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[34] ^  |        |       |   0.025 |   -0.130 | 
     | mux_80/U56          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |   -0.096 | 
     | mux_80/U55          | A v -> Y ^ | INVX1  | 0.020 |   0.079 |   -0.075 | 
     | regKey/U138         | A ^ -> Y v | MUX2X1 | 0.032 |   0.111 |   -0.043 | 
     | regKey/U137         | A v -> Y ^ | INVX1  | 0.029 |   0.140 |   -0.015 | 
     | regKey/\reg_reg[34] | D ^        | DFFSR  | 0.000 |   0.140 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[34]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.222
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.222 + 0.061 = 0.283
Initial Slack = totDel - AvailTime
Initial Slack = 0.283 - -0.899 = 1.182
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.172
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.222 - 0.000 * 0.222 / 0.283 - 0.172 + 0.885 + 0.000 + 0.000 - 0.006 = 0.929
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[53] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.283
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.297 | 
     | regKey/\reg_reg[53] | CLK ^ -> Q ^ | DFFSR  | 0.162 |   0.162 |   -0.135 | 
     | mux_80/U56          | A ^ -> Y v   | MUX2X1 | 0.039 |   0.202 |   -0.096 | 
     | mux_80/U55          | A v -> Y ^   | INVX1  | 0.020 |   0.222 |   -0.075 | 
     | regKey/U138         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.254 |   -0.043 | 
     | regKey/U137         | A v -> Y ^   | INVX1  | 0.029 |   0.283 |   -0.015 | 
     | regKey/\reg_reg[34] | D ^          | DFFSR  | 0.000 |   0.283 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[34]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.091
This Block's Segment Delay(segDel): 0.086
Total delay(totDel): 0.091 + 0.086 = 0.177
Initial Slack = totDel - AvailTime
Initial Slack = 0.177 - -0.934 = 1.110
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.091 - 0.000 * 0.091 / 0.177 - 0.070 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: key[34]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.192
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[34] v  |        |       |   0.016 |   -0.225 | 
     | mux_80/U56          | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |   -0.165 | 
     | mux_80/U55          | A ^ -> Y v | INVX1  | 0.031 |   0.106 |   -0.135 | 
     | regKey/U138         | A v -> Y ^ | MUX2X1 | 0.050 |   0.156 |   -0.085 | 
     | regKey/U137         | A ^ -> Y v | INVX1  | 0.036 |   0.192 |   -0.049 | 
     | regKey/\reg_reg[34] | D v        | DFFSR  | 0.000 |   0.192 |   -0.049 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[34]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.233
This Block's Segment Delay(segDel): 0.086
Total delay(totDel): 0.233 + 0.086 = 0.319
Initial Slack = totDel - AvailTime
Initial Slack = 0.319 - -0.934 = 1.253
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.182
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.233 - 0.000 * 0.233 / 0.319 - 0.182 + 0.885 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[53] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.319
  Slack Time                    0.368
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.368 | 
     | regKey/\reg_reg[53] | CLK ^ -> Q v | DFFSR  | 0.149 |   0.149 |   -0.220 | 
     | mux_80/U56          | A v -> Y ^   | MUX2X1 | 0.054 |   0.203 |   -0.165 | 
     | mux_80/U55          | A ^ -> Y v   | INVX1  | 0.030 |   0.233 |   -0.135 | 
     | regKey/U138         | A v -> Y ^   | MUX2X1 | 0.050 |   0.283 |   -0.085 | 
     | regKey/U137         | A ^ -> Y v   | INVX1  | 0.036 |   0.319 |   -0.049 | 
     | regKey/\reg_reg[34] | D v          | DFFSR  | 0.000 |   0.319 |   -0.049 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[33]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.059
This Block's Segment Delay(segDel): 0.063
Total delay(totDel): 0.059 + 0.063 = 0.122
Initial Slack = totDel - AvailTime
Initial Slack = 0.122 - -0.898 = 1.020
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.045
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.059 - 0.000 * 0.059 / 0.122 - 0.045 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (^) checked with rising edge of 'clk'
Beginpoint: key[33]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.147
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[33] ^  |        |       |   0.025 |   -0.135 | 
     | mux_80/U54          | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.102 | 
     | mux_80/U53          | A v -> Y ^ | INVX1  | 0.026 |   0.083 |   -0.076 | 
     | regKey/U136         | A ^ -> Y v | MUX2X1 | 0.032 |   0.115 |   -0.045 | 
     | regKey/U135         | A v -> Y ^ | INVX1  | 0.031 |   0.146 |   -0.014 | 
     | regKey/\reg_reg[33] | D ^        | DFFSR  | 0.000 |   0.147 |   -0.013 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[33]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.224
This Block's Segment Delay(segDel): 0.063
Total delay(totDel): 0.224 + 0.063 = 0.287
Initial Slack = totDel - AvailTime
Initial Slack = 0.287 - -0.898 = 1.185
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.174
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.224 - 0.000 * 0.224 / 0.287 - 0.174 + 0.885 + 0.000 + 0.000 - 0.006 = 0.929
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[52] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.287
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.300 | 
     | regKey/\reg_reg[52] | CLK ^ -> Q ^ | DFFSR  | 0.161 |   0.161 |   -0.139 | 
     | mux_80/U54          | A ^ -> Y v   | MUX2X1 | 0.037 |   0.198 |   -0.102 | 
     | mux_80/U53          | A v -> Y ^   | INVX1  | 0.026 |   0.224 |   -0.076 | 
     | regKey/U136         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.256 |   -0.045 | 
     | regKey/U135         | A v -> Y ^   | INVX1  | 0.031 |   0.287 |   -0.014 | 
     | regKey/\reg_reg[33] | D ^          | DFFSR  | 0.000 |   0.287 |   -0.013 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[33]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.091
This Block's Segment Delay(segDel): 0.086
Total delay(totDel): 0.091 + 0.086 = 0.177
Initial Slack = totDel - AvailTime
Initial Slack = 0.177 - -0.935 = 1.112
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.091 - 0.000 * 0.091 / 0.177 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: key[33]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.193
  Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[33] v  |        |       |   0.016 |   -0.227 | 
     | mux_80/U54          | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |   -0.170 | 
     | mux_80/U53          | A ^ -> Y v | INVX1  | 0.034 |   0.107 |   -0.136 | 
     | regKey/U136         | A v -> Y ^ | MUX2X1 | 0.049 |   0.156 |   -0.087 | 
     | regKey/U135         | A ^ -> Y v | INVX1  | 0.037 |   0.193 |   -0.050 | 
     | regKey/\reg_reg[33] | D v        | DFFSR  | 0.000 |   0.193 |   -0.050 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[33]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.233
This Block's Segment Delay(segDel): 0.086
Total delay(totDel): 0.233 + 0.086 = 0.319
Initial Slack = totDel - AvailTime
Initial Slack = 0.319 - -0.935 = 1.254
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.181
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.233 - 0.000 * 0.233 / 0.319 - 0.181 + 0.885 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[52] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.319
  Slack Time                    0.369
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.369 | 
     | regKey/\reg_reg[52] | CLK ^ -> Q v | DFFSR  | 0.148 |   0.148 |   -0.221 | 
     | mux_80/U54          | A v -> Y ^   | MUX2X1 | 0.051 |   0.199 |   -0.170 | 
     | mux_80/U53          | A ^ -> Y v   | INVX1  | 0.034 |   0.233 |   -0.136 | 
     | regKey/U136         | A v -> Y ^   | MUX2X1 | 0.049 |   0.281 |   -0.087 | 
     | regKey/U135         | A ^ -> Y v   | INVX1  | 0.037 |   0.319 |   -0.050 | 
     | regKey/\reg_reg[33] | D v          | DFFSR  | 0.000 |   0.319 |   -0.050 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[32]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.064
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.064 + 0.049 = 0.113
Initial Slack = totDel - AvailTime
Initial Slack = 0.113 - -0.899 = 1.012
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.050
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.064 - 0.000 * 0.064 / 0.113 - 0.050 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (^) checked with rising edge of 'clk'
Beginpoint: key[32]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.138
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[32] ^  |        |       |   0.025 |   -0.127 | 
     | mux_80/U52          | B ^ -> Y v | MUX2X1 | 0.035 |   0.060 |   -0.093 | 
     | mux_80/U51          | A v -> Y ^ | INVX1  | 0.029 |   0.089 |   -0.064 | 
     | regKey/U134         | A ^ -> Y v | MUX2X1 | 0.032 |   0.120 |   -0.032 | 
     | regKey/U133         | A v -> Y ^ | INVX1  | 0.017 |   0.138 |   -0.014 | 
     | regKey/\reg_reg[32] | D ^        | DFFSR  | 0.000 |   0.138 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[32]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.239
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.239 + 0.049 = 0.288
Initial Slack = totDel - AvailTime
Initial Slack = 0.288 - -0.899 = 1.188
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.186
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.239 - 0.000 * 0.239 / 0.288 - 0.186 + 0.885 + 0.000 + 0.000 - 0.006 = 0.932
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[51] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.288
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.303 | 
     | regKey/\reg_reg[51] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |   -0.134 | 
     | mux_80/U52          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.210 |   -0.093 | 
     | mux_80/U51          | A v -> Y ^   | INVX1  | 0.029 |   0.239 |   -0.064 | 
     | regKey/U134         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.271 |   -0.032 | 
     | regKey/U133         | A v -> Y ^   | INVX1  | 0.017 |   0.288 |   -0.014 | 
     | regKey/\reg_reg[32] | D ^          | DFFSR  | 0.000 |   0.288 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[32]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.097
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.097 + 0.078 = 0.174
Initial Slack = totDel - AvailTime
Initial Slack = 0.174 - -0.929 = 1.103
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.075
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.097 - 0.000 * 0.097 / 0.174 - 0.075 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: key[32]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.190
  Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[32] v  |        |       |   0.016 |   -0.218 | 
     | mux_80/U52          | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |   -0.158 | 
     | mux_80/U51          | A ^ -> Y v | INVX1  | 0.036 |   0.113 |   -0.122 | 
     | regKey/U134         | A v -> Y ^ | MUX2X1 | 0.049 |   0.162 |   -0.072 | 
     | regKey/U133         | A ^ -> Y v | INVX1  | 0.028 |   0.190 |   -0.044 | 
     | regKey/\reg_reg[32] | D v        | DFFSR  | 0.000 |   0.190 |   -0.044 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[32]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.244
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.244 + 0.078 = 0.322
Initial Slack = totDel - AvailTime
Initial Slack = 0.322 - -0.929 = 1.251
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.190
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.244 - 0.000 * 0.244 / 0.322 - 0.190 + 0.885 + 0.000 + 0.000 - 0.004 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[51] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.322
  Slack Time                    0.366
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.366 | 
     | regKey/\reg_reg[51] | CLK ^ -> Q v | DFFSR  | 0.153 |   0.153 |   -0.213 | 
     | mux_80/U52          | A v -> Y ^   | MUX2X1 | 0.055 |   0.208 |   -0.158 | 
     | mux_80/U51          | A ^ -> Y v   | INVX1  | 0.036 |   0.244 |   -0.122 | 
     | regKey/U134         | A v -> Y ^   | MUX2X1 | 0.049 |   0.293 |   -0.072 | 
     | regKey/U133         | A ^ -> Y v   | INVX1  | 0.028 |   0.322 |   -0.044 | 
     | regKey/\reg_reg[32] | D v          | DFFSR  | 0.000 |   0.322 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[31]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.068
This Block's Segment Delay(segDel): 0.047
Total delay(totDel): 0.068 + 0.047 = 0.115
Initial Slack = totDel - AvailTime
Initial Slack = 0.115 - -0.899 = 1.014
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.053
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.068 - 0.000 * 0.068 / 0.115 - 0.053 + 0.885 + 0.000 + 0.000 - 0.006 = 0.894
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: key[31]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.139
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[31] ^  |        |       |   0.025 |   -0.129 | 
     | mux_80/U50          | B ^ -> Y v | MUX2X1 | 0.034 |   0.058 |   -0.095 | 
     | mux_80/U49          | A v -> Y ^ | INVX1  | 0.034 |   0.093 |   -0.061 | 
     | regKey/U132         | A ^ -> Y v | MUX2X1 | 0.031 |   0.124 |   -0.030 | 
     | regKey/U131         | A v -> Y ^ | INVX1  | 0.015 |   0.139 |   -0.014 | 
     | regKey/\reg_reg[31] | D ^        | DFFSR  | 0.000 |   0.139 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[31]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.232
This Block's Segment Delay(segDel): 0.047
Total delay(totDel): 0.232 + 0.047 = 0.279
Initial Slack = totDel - AvailTime
Initial Slack = 0.279 - -0.899 = 1.179
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.181
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.232 - 0.000 * 0.232 / 0.279 - 0.181 + 0.885 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[50] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.279
  Slack Time                    0.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.294 | 
     | regKey/\reg_reg[50] | CLK ^ -> Q ^ | DFFSR  | 0.161 |   0.161 |   -0.133 | 
     | mux_80/U50          | A ^ -> Y v   | MUX2X1 | 0.038 |   0.198 |   -0.095 | 
     | mux_80/U49          | A v -> Y ^   | INVX1  | 0.034 |   0.232 |   -0.061 | 
     | regKey/U132         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.264 |   -0.030 | 
     | regKey/U131         | A v -> Y ^   | INVX1  | 0.015 |   0.279 |   -0.014 | 
     | regKey/\reg_reg[31] | D ^          | DFFSR  | 0.000 |   0.279 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[31]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.098
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.098 + 0.075 = 0.173
Initial Slack = totDel - AvailTime
Initial Slack = 0.173 - -0.928 = 1.101
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.076
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.098 - 0.000 * 0.098 / 0.173 - 0.076 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: key[31]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.189
  Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[31] v  |        |       |   0.016 |   -0.216 | 
     | mux_80/U50          | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |   -0.158 | 
     | mux_80/U49          | A ^ -> Y v | INVX1  | 0.039 |   0.113 |   -0.119 | 
     | regKey/U132         | A v -> Y ^ | MUX2X1 | 0.048 |   0.162 |   -0.070 | 
     | regKey/U131         | A ^ -> Y v | INVX1  | 0.027 |   0.189 |   -0.043 | 
     | regKey/\reg_reg[31] | D v        | DFFSR  | 0.000 |   0.189 |   -0.043 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[31]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.239
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.239 + 0.075 = 0.314
Initial Slack = totDel - AvailTime
Initial Slack = 0.314 - -0.928 = 1.242
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.185
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.239 - 0.000 * 0.239 / 0.314 - 0.185 + 0.885 + 0.000 + 0.000 - 0.004 = 0.934
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[50] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.314
  Slack Time                    0.357
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.357 | 
     | regKey/\reg_reg[50] | CLK ^ -> Q v | DFFSR  | 0.148 |   0.148 |   -0.209 | 
     | mux_80/U50          | A v -> Y ^   | MUX2X1 | 0.052 |   0.199 |   -0.158 | 
     | mux_80/U49          | A ^ -> Y v   | INVX1  | 0.039 |   0.239 |   -0.119 | 
     | regKey/U132         | A v -> Y ^   | MUX2X1 | 0.048 |   0.287 |   -0.070 | 
     | regKey/U131         | A ^ -> Y v   | INVX1  | 0.027 |   0.314 |   -0.043 | 
     | regKey/\reg_reg[31] | D v          | DFFSR  | 0.000 |   0.314 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[30]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.056
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.056 + 0.050 = 0.106
Initial Slack = totDel - AvailTime
Initial Slack = 0.106 - -0.899 = 1.006
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.044
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.056 - 0.000 * 0.056 / 0.106 - 0.044 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: key[30]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.131
  Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[30] ^  |        |       |   0.025 |   -0.121 | 
     | mux_80/U48          | B ^ -> Y v | MUX2X1 | 0.032 |   0.056 |   -0.089 | 
     | mux_80/U47          | A v -> Y ^ | INVX1  | 0.024 |   0.081 |   -0.065 | 
     | regKey/U130         | A ^ -> Y v | MUX2X1 | 0.032 |   0.113 |   -0.033 | 
     | regKey/U129         | A v -> Y ^ | INVX1  | 0.018 |   0.131 |   -0.014 | 
     | regKey/\reg_reg[30] | D ^        | DFFSR  | 0.000 |   0.131 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[30]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.302
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.302 + 0.050 = 0.353
Initial Slack = totDel - AvailTime
Initial Slack = 0.353 - -0.899 = 1.252
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.235
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.302 - 0.000 * 0.302 / 0.353 - 0.235 + 0.885 + 0.000 + 0.000 - 0.006 = 0.946
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.353
  Slack Time                    0.367
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.367 | 
     | regKey/\reg_reg[49] | CLK ^ -> Q ^ | DFFSR  | 0.231 |   0.231 |   -0.136 | 
     | mux_80/U48          | A ^ -> Y v   | MUX2X1 | 0.046 |   0.278 |   -0.089 | 
     | mux_80/U47          | A v -> Y ^   | INVX1  | 0.024 |   0.302 |   -0.065 | 
     | regKey/U130         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.334 |   -0.033 | 
     | regKey/U129         | A v -> Y ^   | INVX1  | 0.018 |   0.353 |   -0.014 | 
     | regKey/\reg_reg[30] | D ^          | DFFSR  | 0.000 |   0.353 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[30]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.088
This Block's Segment Delay(segDel): 0.079
Total delay(totDel): 0.088 + 0.079 = 0.167
Initial Slack = totDel - AvailTime
Initial Slack = 0.167 - -0.929 = 1.096
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.068
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.088 - 0.000 * 0.088 / 0.167 - 0.068 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (v) checked with rising edge of 'clk'
Beginpoint: key[30]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.182
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[30] v  |        |       |   0.016 |   -0.211 | 
     | mux_80/U48          | B v -> Y ^ | MUX2X1 | 0.055 |   0.071 |   -0.156 | 
     | mux_80/U47          | A ^ -> Y v | INVX1  | 0.033 |   0.104 |   -0.123 | 
     | regKey/U130         | A v -> Y ^ | MUX2X1 | 0.050 |   0.153 |   -0.073 | 
     | regKey/U129         | A ^ -> Y v | INVX1  | 0.029 |   0.182 |   -0.044 | 
     | regKey/\reg_reg[30] | D v        | DFFSR  | 0.000 |   0.182 |   -0.044 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[30]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.244
This Block's Segment Delay(segDel): 0.079
Total delay(totDel): 0.244 + 0.079 = 0.323
Initial Slack = totDel - AvailTime
Initial Slack = 0.323 - -0.929 = 1.252
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.190
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.244 - 0.000 * 0.244 / 0.323 - 0.190 + 0.885 + 0.000 + 0.000 - 0.004 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.323
  Slack Time                    0.367
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.367 | 
     | regKey/\reg_reg[49] | CLK ^ -> Q v | DFFSR  | 0.163 |   0.163 |   -0.204 | 
     | mux_80/U48          | A v -> Y ^   | MUX2X1 | 0.048 |   0.211 |   -0.156 | 
     | mux_80/U47          | A ^ -> Y v   | INVX1  | 0.033 |   0.244 |   -0.123 | 
     | regKey/U130         | A v -> Y ^   | MUX2X1 | 0.050 |   0.294 |   -0.073 | 
     | regKey/U129         | A ^ -> Y v   | INVX1  | 0.029 |   0.323 |   -0.044 | 
     | regKey/\reg_reg[30] | D v          | DFFSR  | 0.000 |   0.323 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[29]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.064
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.064 + 0.056 = 0.120
Initial Slack = totDel - AvailTime
Initial Slack = 0.120 - -0.899 = 1.019
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.049
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.064 - 0.000 * 0.064 / 0.120 - 0.049 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: key[29]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.144
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[29] ^  |        |       |   0.025 |   -0.134 | 
     | mux_80/U44          | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.100 | 
     | mux_80/U43          | A v -> Y ^ | INVX1  | 0.030 |   0.088 |   -0.070 | 
     | regKey/U126         | A ^ -> Y v | MUX2X1 | 0.035 |   0.123 |   -0.036 | 
     | regKey/U125         | A v -> Y ^ | INVX1  | 0.021 |   0.144 |   -0.014 | 
     | regKey/\reg_reg[29] | D ^        | DFFSR  | 0.000 |   0.144 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[29]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.247
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.247 + 0.056 = 0.302
Initial Slack = totDel - AvailTime
Initial Slack = 0.302 - -0.899 = 1.202
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.192
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.247 - 0.000 * 0.247 / 0.302 - 0.192 + 0.885 + 0.000 + 0.000 - 0.006 = 0.934
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[48] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.302
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.317 | 
     | regKey/\reg_reg[48] | CLK ^ -> Q ^ | DFFSR  | 0.174 |   0.174 |   -0.143 | 
     | mux_80/U44          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.216 |   -0.100 | 
     | mux_80/U43          | A v -> Y ^   | INVX1  | 0.030 |   0.247 |   -0.070 | 
     | regKey/U126         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.281 |   -0.036 | 
     | regKey/U125         | A v -> Y ^   | INVX1  | 0.021 |   0.302 |   -0.014 | 
     | regKey/\reg_reg[29] | D ^          | DFFSR  | 0.000 |   0.302 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[29]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.095
This Block's Segment Delay(segDel): 0.086
Total delay(totDel): 0.095 + 0.086 = 0.181
Initial Slack = totDel - AvailTime
Initial Slack = 0.181 - -0.930 = 1.111
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.074
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.095 - 0.000 * 0.095 / 0.181 - 0.074 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: key[29]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.197
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[29] v  |        |       |   0.016 |   -0.226 | 
     | mux_80/U44          | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |   -0.168 | 
     | mux_80/U43          | A ^ -> Y v | INVX1  | 0.037 |   0.111 |   -0.131 | 
     | regKey/U126         | A v -> Y ^ | MUX2X1 | 0.055 |   0.165 |   -0.077 | 
     | regKey/U125         | A ^ -> Y v | INVX1  | 0.031 |   0.197 |   -0.046 | 
     | regKey/\reg_reg[29] | D v        | DFFSR  | 0.000 |   0.197 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[29]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.247
This Block's Segment Delay(segDel): 0.086
Total delay(totDel): 0.247 + 0.086 = 0.333
Initial Slack = totDel - AvailTime
Initial Slack = 0.333 - -0.930 = 1.263
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.192
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.247 - 0.000 * 0.247 / 0.333 - 0.192 + 0.885 + 0.000 + 0.000 - 0.004 = 0.936
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[48] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.332
  Slack Time                    0.378
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.378 | 
     | regKey/\reg_reg[48] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.157 |   -0.221 | 
     | mux_80/U44          | A v -> Y ^   | MUX2X1 | 0.053 |   0.210 |   -0.168 | 
     | mux_80/U43          | A ^ -> Y v   | INVX1  | 0.037 |   0.247 |   -0.131 | 
     | regKey/U126         | A v -> Y ^   | MUX2X1 | 0.055 |   0.301 |   -0.077 | 
     | regKey/U125         | A ^ -> Y v   | INVX1  | 0.031 |   0.332 |   -0.046 | 
     | regKey/\reg_reg[29] | D v          | DFFSR  | 0.000 |   0.332 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[28]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.052
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.052 + 0.051 = 0.103
Initial Slack = totDel - AvailTime
Initial Slack = 0.103 - -0.899 = 1.002
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.040
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.052 - 0.000 * 0.052 / 0.103 - 0.040 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: key[28]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.127
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[28] ^  |        |       |   0.025 |   -0.117 | 
     | mux_80/U42          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |   -0.083 | 
     | mux_80/U41          | A v -> Y ^ | INVX1  | 0.018 |   0.077 |   -0.065 | 
     | regKey/U124         | A ^ -> Y v | MUX2X1 | 0.031 |   0.108 |   -0.034 | 
     | regKey/U123         | A v -> Y ^ | INVX1  | 0.020 |   0.127 |   -0.014 | 
     | regKey/\reg_reg[28] | D ^        | DFFSR  | 0.000 |   0.127 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[28]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.230
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.230 + 0.051 = 0.281
Initial Slack = totDel - AvailTime
Initial Slack = 0.281 - -0.899 = 1.180
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.179
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.230 - 0.000 * 0.230 / 0.281 - 0.179 + 0.885 + 0.000 + 0.000 - 0.005 = 0.931
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[47] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.281
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.295 | 
     | regKey/\reg_reg[47] | CLK ^ -> Q ^ | DFFSR  | 0.170 |   0.170 |   -0.125 | 
     | mux_80/U42          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.212 |   -0.083 | 
     | mux_80/U41          | A v -> Y ^   | INVX1  | 0.018 |   0.230 |   -0.065 | 
     | regKey/U124         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.261 |   -0.034 | 
     | regKey/U123         | A v -> Y ^   | INVX1  | 0.020 |   0.281 |   -0.014 | 
     | regKey/\reg_reg[28] | D ^          | DFFSR  | 0.000 |   0.281 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[28]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.088
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.088 + 0.077 = 0.166
Initial Slack = totDel - AvailTime
Initial Slack = 0.166 - -0.930 = 1.096
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.088 - 0.000 * 0.088 / 0.166 - 0.069 + 0.885 + 0.000 + 0.000 - 0.003 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: key[28]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.182
  Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[28] v  |        |       |   0.016 |   -0.211 | 
     | mux_80/U42          | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |   -0.152 | 
     | mux_80/U41          | A ^ -> Y v | INVX1  | 0.029 |   0.104 |   -0.122 | 
     | regKey/U124         | A v -> Y ^ | MUX2X1 | 0.048 |   0.152 |   -0.075 | 
     | regKey/U123         | A ^ -> Y v | INVX1  | 0.030 |   0.181 |   -0.045 | 
     | regKey/\reg_reg[28] | D v        | DFFSR  | 0.000 |   0.182 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[28]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.238
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.238 + 0.077 = 0.315
Initial Slack = totDel - AvailTime
Initial Slack = 0.315 - -0.930 = 1.245
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.184
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.238 - 0.000 * 0.238 / 0.315 - 0.184 + 0.885 + 0.000 + 0.000 - 0.003 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[47] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.315
  Slack Time                    0.360
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.360 | 
     | regKey/\reg_reg[47] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |   -0.206 | 
     | mux_80/U42          | A v -> Y ^   | MUX2X1 | 0.054 |   0.208 |   -0.152 | 
     | mux_80/U41          | A ^ -> Y v   | INVX1  | 0.029 |   0.237 |   -0.122 | 
     | regKey/U124         | A v -> Y ^   | MUX2X1 | 0.048 |   0.285 |   -0.075 | 
     | regKey/U123         | A ^ -> Y v   | INVX1  | 0.030 |   0.315 |   -0.045 | 
     | regKey/\reg_reg[28] | D v          | DFFSR  | 0.000 |   0.315 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[27]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.054
This Block's Segment Delay(segDel): 0.045
Total delay(totDel): 0.054 + 0.045 = 0.100
Initial Slack = totDel - AvailTime
Initial Slack = 0.100 - -0.899 = 0.999
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.054 - 0.000 * 0.054 / 0.100 - 0.042 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: key[27]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.124
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[27] ^  |        |       |   0.025 |   -0.114 | 
     | mux_80/U40          | B ^ -> Y v | MUX2X1 | 0.034 |   0.058 |   -0.080 | 
     | mux_80/U39          | A v -> Y ^ | INVX1  | 0.020 |   0.079 |   -0.060 | 
     | regKey/U122         | A ^ -> Y v | MUX2X1 | 0.030 |   0.109 |   -0.030 | 
     | regKey/U121         | A v -> Y ^ | INVX1  | 0.016 |   0.124 |   -0.014 | 
     | regKey/\reg_reg[27] | D ^        | DFFSR  | 0.000 |   0.124 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[27]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.228
This Block's Segment Delay(segDel): 0.045
Total delay(totDel): 0.228 + 0.045 = 0.273
Initial Slack = totDel - AvailTime
Initial Slack = 0.273 - -0.899 = 1.173
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.177
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.228 - 0.000 * 0.228 / 0.273 - 0.177 + 0.885 + 0.000 + 0.000 - 0.006 = 0.930
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[46] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.273
  Slack Time                    0.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.288 | 
     | regKey/\reg_reg[46] | CLK ^ -> Q ^ | DFFSR  | 0.167 |   0.167 |   -0.120 | 
     | mux_80/U40          | A ^ -> Y v   | MUX2X1 | 0.040 |   0.207 |   -0.080 | 
     | mux_80/U39          | A v -> Y ^   | INVX1  | 0.020 |   0.228 |   -0.060 | 
     | regKey/U122         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.258 |   -0.030 | 
     | regKey/U121         | A v -> Y ^   | INVX1  | 0.015 |   0.273 |   -0.014 | 
     | regKey/\reg_reg[27] | D ^          | DFFSR  | 0.000 |   0.273 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[27]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.073
Total delay(totDel): 0.089 + 0.073 = 0.162
Initial Slack = totDel - AvailTime
Initial Slack = 0.162 - -0.928 = 1.090
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.162 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: key[27]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.178
  Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[27] v  |        |       |   0.016 |   -0.205 | 
     | mux_80/U40          | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |   -0.146 | 
     | mux_80/U39          | A ^ -> Y v | INVX1  | 0.031 |   0.105 |   -0.116 | 
     | regKey/U122         | A v -> Y ^ | MUX2X1 | 0.046 |   0.151 |   -0.070 | 
     | regKey/U121         | A ^ -> Y v | INVX1  | 0.027 |   0.178 |   -0.043 | 
     | regKey/\reg_reg[27] | D v        | DFFSR  | 0.000 |   0.178 |   -0.043 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[27]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.236
This Block's Segment Delay(segDel): 0.073
Total delay(totDel): 0.236 + 0.073 = 0.308
Initial Slack = totDel - AvailTime
Initial Slack = 0.308 - -0.928 = 1.237
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.183
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.236 - 0.000 * 0.236 / 0.308 - 0.183 + 0.885 + 0.000 + 0.000 - 0.004 = 0.934
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[46] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.308
  Slack Time                    0.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.352 | 
     | regKey/\reg_reg[46] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |   -0.200 | 
     | mux_80/U40          | A v -> Y ^   | MUX2X1 | 0.053 |   0.205 |   -0.146 | 
     | mux_80/U39          | A ^ -> Y v   | INVX1  | 0.030 |   0.236 |   -0.116 | 
     | regKey/U122         | A v -> Y ^   | MUX2X1 | 0.046 |   0.281 |   -0.070 | 
     | regKey/U121         | A ^ -> Y v   | INVX1  | 0.027 |   0.308 |   -0.043 | 
     | regKey/\reg_reg[27] | D v          | DFFSR  | 0.000 |   0.308 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[26]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.056
This Block's Segment Delay(segDel): 0.066
Total delay(totDel): 0.056 + 0.066 = 0.123
Initial Slack = totDel - AvailTime
Initial Slack = 0.123 - -0.898 = 1.020
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.044
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.056 - 0.000 * 0.056 / 0.123 - 0.044 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: key[26]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.147
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[26] ^  |        |       |   0.025 |   -0.135 | 
     | mux_80/U38          | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.102 | 
     | mux_80/U37          | A v -> Y ^ | INVX1  | 0.023 |   0.081 |   -0.079 | 
     | regKey/U120         | A ^ -> Y v | MUX2X1 | 0.033 |   0.114 |   -0.046 | 
     | regKey/U119         | A v -> Y ^ | INVX1  | 0.033 |   0.147 |   -0.013 | 
     | regKey/\reg_reg[26] | D ^        | DFFSR  | 0.000 |   0.147 |   -0.013 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[26]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.226
This Block's Segment Delay(segDel): 0.066
Total delay(totDel): 0.226 + 0.066 = 0.292
Initial Slack = totDel - AvailTime
Initial Slack = 0.292 - -0.898 = 1.190
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.176
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.226 - 0.000 * 0.226 / 0.292 - 0.176 + 0.885 + 0.000 + 0.000 - 0.006 = 0.929
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[45] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.292
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.305 | 
     | regKey/\reg_reg[45] | CLK ^ -> Q ^ | DFFSR  | 0.164 |   0.164 |   -0.141 | 
     | mux_80/U38          | A ^ -> Y v   | MUX2X1 | 0.038 |   0.203 |   -0.102 | 
     | mux_80/U37          | A v -> Y ^   | INVX1  | 0.023 |   0.226 |   -0.079 | 
     | regKey/U120         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.259 |   -0.046 | 
     | regKey/U119         | A v -> Y ^   | INVX1  | 0.033 |   0.292 |   -0.013 | 
     | regKey/\reg_reg[26] | D ^          | DFFSR  | 0.000 |   0.292 |   -0.013 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[26]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.051) = -0.936
Available budget after adjustments(AvailTime) = (0.000 - 0.936) = -0.936

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.091
Total delay(totDel): 0.089 + 0.091 = 0.180
Initial Slack = totDel - AvailTime
Initial Slack = 0.180 - -0.936 = 1.116
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.180 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (v) checked with rising edge of 'clk'
Beginpoint: key[26]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.051
+ Phase Shift                   0.000
= Required Time                -0.051
  Arrival Time                  0.196
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[26] v  |        |       |   0.016 |   -0.231 | 
     | mux_80/U38          | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |   -0.174 | 
     | mux_80/U37          | A ^ -> Y v | INVX1  | 0.032 |   0.105 |   -0.141 | 
     | regKey/U120         | A v -> Y ^ | MUX2X1 | 0.052 |   0.157 |   -0.089 | 
     | regKey/U119         | A ^ -> Y v | INVX1  | 0.038 |   0.195 |   -0.051 | 
     | regKey/\reg_reg[26] | D v        | DFFSR  | 0.000 |   0.196 |   -0.051 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[26]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.051) = -0.936
Available budget after adjustments(AvailTime) = (0.000 - 0.936) = -0.936

External Segment Delay(extSegDel): 0.234
This Block's Segment Delay(segDel): 0.091
Total delay(totDel): 0.234 + 0.091 = 0.324
Initial Slack = totDel - AvailTime
Initial Slack = 0.324 - -0.936 = 1.260
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.182
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.234 - 0.000 * 0.234 / 0.324 - 0.182 + 0.885 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[45] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.051
+ Phase Shift                   0.000
= Required Time                -0.051
  Arrival Time                  0.324
  Slack Time                    0.375
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.375 | 
     | regKey/\reg_reg[45] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.225 | 
     | mux_80/U38          | A v -> Y ^   | MUX2X1 | 0.051 |   0.201 |   -0.174 | 
     | mux_80/U37          | A ^ -> Y v   | INVX1  | 0.032 |   0.234 |   -0.141 | 
     | regKey/U120         | A v -> Y ^   | MUX2X1 | 0.052 |   0.286 |   -0.089 | 
     | regKey/U119         | A ^ -> Y v   | INVX1  | 0.038 |   0.324 |   -0.051 | 
     | regKey/\reg_reg[26] | D v          | DFFSR  | 0.000 |   0.324 |   -0.051 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[25]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.061
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.061 + 0.050 = 0.111
Initial Slack = totDel - AvailTime
Initial Slack = 0.111 - -0.899 = 1.010
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.061 - 0.000 * 0.061 / 0.111 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: key[25]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.135
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[25] ^  |        |       |   0.025 |   -0.125 | 
     | mux_80/U36          | B ^ -> Y v | MUX2X1 | 0.034 |   0.058 |   -0.091 | 
     | mux_80/U35          | A v -> Y ^ | INVX1  | 0.027 |   0.086 |   -0.064 | 
     | regKey/U118         | A ^ -> Y v | MUX2X1 | 0.031 |   0.116 |   -0.033 | 
     | regKey/U117         | A v -> Y ^ | INVX1  | 0.019 |   0.135 |   -0.014 | 
     | regKey/\reg_reg[25] | D ^        | DFFSR  | 0.000 |   0.135 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[25]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.281
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.281 + 0.050 = 0.331
Initial Slack = totDel - AvailTime
Initial Slack = 0.331 - -0.899 = 1.230
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.219
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.281 - 0.000 * 0.281 / 0.331 - 0.219 + 0.885 + 0.000 + 0.000 - 0.006 = 0.941
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.331
  Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.345 | 
     | regKey/\reg_reg[44] | CLK ^ -> Q ^ | DFFSR  | 0.212 |   0.212 |   -0.133 | 
     | mux_80/U36          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.254 |   -0.091 | 
     | mux_80/U35          | A v -> Y ^   | INVX1  | 0.027 |   0.281 |   -0.064 | 
     | regKey/U118         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.312 |   -0.033 | 
     | regKey/U117         | A v -> Y ^   | INVX1  | 0.019 |   0.331 |   -0.014 | 
     | regKey/\reg_reg[25] | D ^          | DFFSR  | 0.000 |   0.331 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[25]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.093
This Block's Segment Delay(segDel): 0.076
Total delay(totDel): 0.093 + 0.076 = 0.170
Initial Slack = totDel - AvailTime
Initial Slack = 0.170 - -0.930 = 1.100
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.073
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.093 - 0.000 * 0.093 / 0.170 - 0.073 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: key[25]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.186
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[25] v  |        |       |   0.016 |   -0.214 | 
     | mux_80/U36          | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |   -0.156 | 
     | mux_80/U35          | A ^ -> Y v | INVX1  | 0.035 |   0.109 |   -0.121 | 
     | regKey/U118         | A v -> Y ^ | MUX2X1 | 0.047 |   0.156 |   -0.074 | 
     | regKey/U117         | A ^ -> Y v | INVX1  | 0.029 |   0.186 |   -0.045 | 
     | regKey/\reg_reg[25] | D v        | DFFSR  | 0.000 |   0.186 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[25]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.249
This Block's Segment Delay(segDel): 0.076
Total delay(totDel): 0.249 + 0.076 = 0.325
Initial Slack = totDel - AvailTime
Initial Slack = 0.325 - -0.930 = 1.255
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.193
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.249 - 0.000 * 0.249 / 0.325 - 0.193 + 0.885 + 0.000 + 0.000 - 0.004 = 0.936
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.325
  Slack Time                    0.370
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.370 | 
     | regKey/\reg_reg[44] | CLK ^ -> Q v | DFFSR  | 0.161 |   0.161 |   -0.208 | 
     | mux_80/U36          | A v -> Y ^   | MUX2X1 | 0.052 |   0.214 |   -0.156 | 
     | mux_80/U35          | A ^ -> Y v   | INVX1  | 0.035 |   0.249 |   -0.121 | 
     | regKey/U118         | A v -> Y ^   | MUX2X1 | 0.047 |   0.296 |   -0.074 | 
     | regKey/U117         | A ^ -> Y v   | INVX1  | 0.029 |   0.325 |   -0.045 | 
     | regKey/\reg_reg[25] | D v          | DFFSR  | 0.000 |   0.325 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[24]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.063
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.063 + 0.050 = 0.113
Initial Slack = totDel - AvailTime
Initial Slack = 0.113 - -0.899 = 1.012
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.049
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.063 - 0.000 * 0.063 / 0.113 - 0.049 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: key[24]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.138
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[24] ^  |        |       |   0.025 |   -0.127 | 
     | mux_80/U34          | B ^ -> Y v | MUX2X1 | 0.042 |   0.066 |   -0.086 | 
     | mux_80/U33          | A v -> Y ^ | INVX1  | 0.021 |   0.087 |   -0.065 | 
     | regKey/U116         | A ^ -> Y v | MUX2X1 | 0.031 |   0.119 |   -0.033 | 
     | regKey/U115         | A v -> Y ^ | INVX1  | 0.019 |   0.138 |   -0.014 | 
     | regKey/\reg_reg[24] | D ^        | DFFSR  | 0.000 |   0.138 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[24]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.268
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.268 + 0.050 = 0.319
Initial Slack = totDel - AvailTime
Initial Slack = 0.319 - -0.899 = 1.218
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.209
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.268 - 0.000 * 0.268 / 0.319 - 0.209 + 0.885 + 0.000 + 0.000 - 0.006 = 0.939
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[43] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.319
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.333 | 
     | regKey/\reg_reg[43] | CLK ^ -> Q ^ | DFFSR  | 0.197 |   0.197 |   -0.136 | 
     | mux_80/U34          | A ^ -> Y v   | MUX2X1 | 0.050 |   0.247 |   -0.086 | 
     | mux_80/U33          | A v -> Y ^   | INVX1  | 0.021 |   0.268 |   -0.065 | 
     | regKey/U116         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.300 |   -0.033 | 
     | regKey/U115         | A v -> Y ^   | INVX1  | 0.019 |   0.319 |   -0.014 | 
     | regKey/\reg_reg[24] | D ^          | DFFSR  | 0.000 |   0.319 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[24]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.106
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.106 + 0.078 = 0.184
Initial Slack = totDel - AvailTime
Initial Slack = 0.184 - -0.930 = 1.114
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.083
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.106 - 0.000 * 0.106 / 0.184 - 0.083 + 0.885 + 0.000 + 0.000 - 0.004 = 0.905
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: key[24]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.200
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[24] v  |        |       |   0.016 |   -0.229 | 
     | mux_80/U34          | B v -> Y ^ | MUX2X1 | 0.073 |   0.089 |   -0.156 | 
     | mux_80/U33          | A ^ -> Y v | INVX1  | 0.033 |   0.122 |   -0.122 | 
     | regKey/U116         | A v -> Y ^ | MUX2X1 | 0.048 |   0.170 |   -0.074 | 
     | regKey/U115         | A ^ -> Y v | INVX1  | 0.029 |   0.200 |   -0.045 | 
     | regKey/\reg_reg[24] | D v        | DFFSR  | 0.000 |   0.200 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[24]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.258
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.258 + 0.078 = 0.336
Initial Slack = totDel - AvailTime
Initial Slack = 0.336 - -0.930 = 1.266
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.201
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.258 - 0.000 * 0.258 / 0.336 - 0.201 + 0.885 + 0.000 + 0.000 - 0.004 = 0.939
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[43] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.336
  Slack Time                    0.381
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.381 | 
     | regKey/\reg_reg[43] | CLK ^ -> Q v | DFFSR  | 0.158 |   0.158 |   -0.223 | 
     | mux_80/U34          | A v -> Y ^   | MUX2X1 | 0.067 |   0.225 |   -0.156 | 
     | mux_80/U33          | A ^ -> Y v   | INVX1  | 0.033 |   0.258 |   -0.122 | 
     | regKey/U116         | A v -> Y ^   | MUX2X1 | 0.048 |   0.306 |   -0.074 | 
     | regKey/U115         | A ^ -> Y v   | INVX1  | 0.029 |   0.336 |   -0.045 | 
     | regKey/\reg_reg[24] | D v          | DFFSR  | 0.000 |   0.336 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[23]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.064
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.064 + 0.048 = 0.112
Initial Slack = totDel - AvailTime
Initial Slack = 0.112 - -0.899 = 1.012
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.049
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.064 - 0.000 * 0.064 / 0.112 - 0.049 + 0.885 + 0.000 + 0.000 - 0.005 = 0.895
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: key[23]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.137
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[23] ^  |        |       |   0.025 |   -0.126 | 
     | mux_80/U32          | B ^ -> Y v | MUX2X1 | 0.045 |   0.070 |   -0.082 | 
     | mux_80/U31          | A v -> Y ^ | INVX1  | 0.019 |   0.089 |   -0.063 | 
     | regKey/U114         | A ^ -> Y v | MUX2X1 | 0.031 |   0.119 |   -0.032 | 
     | regKey/U113         | A v -> Y ^ | INVX1  | 0.017 |   0.137 |   -0.014 | 
     | regKey/\reg_reg[23] | D ^        | DFFSR  | 0.000 |   0.137 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[23]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.242
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.242 + 0.048 = 0.291
Initial Slack = totDel - AvailTime
Initial Slack = 0.291 - -0.899 = 1.190
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.188
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.242 - 0.000 * 0.242 / 0.291 - 0.188 + 0.885 + 0.000 + 0.000 - 0.005 = 0.934
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[42] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.290
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.305 | 
     | regKey/\reg_reg[42] | CLK ^ -> Q ^ | DFFSR  | 0.170 |   0.170 |   -0.135 | 
     | mux_80/U32          | A ^ -> Y v   | MUX2X1 | 0.053 |   0.223 |   -0.082 | 
     | mux_80/U31          | A v -> Y ^   | INVX1  | 0.019 |   0.242 |   -0.063 | 
     | regKey/U114         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.273 |   -0.032 | 
     | regKey/U113         | A v -> Y ^   | INVX1  | 0.017 |   0.290 |   -0.014 | 
     | regKey/\reg_reg[23] | D ^          | DFFSR  | 0.000 |   0.290 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[23]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.113
This Block's Segment Delay(segDel): 0.076
Total delay(totDel): 0.113 + 0.076 = 0.190
Initial Slack = totDel - AvailTime
Initial Slack = 0.190 - -0.929 = 1.118
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.088
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.113 - 0.000 * 0.113 / 0.190 - 0.088 + 0.885 + 0.000 + 0.000 - 0.003 = 0.907
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: key[23]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.205
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[23] v  |        |       |   0.016 |   -0.233 | 
     | mux_80/U32          | B v -> Y ^ | MUX2X1 | 0.079 |   0.095 |   -0.154 | 
     | mux_80/U31          | A ^ -> Y v | INVX1  | 0.034 |   0.129 |   -0.120 | 
     | regKey/U114         | A v -> Y ^ | MUX2X1 | 0.048 |   0.177 |   -0.072 | 
     | regKey/U113         | A ^ -> Y v | INVX1  | 0.028 |   0.205 |   -0.044 | 
     | regKey/\reg_reg[23] | D v        | DFFSR  | 0.000 |   0.205 |   -0.044 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[23]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.263
This Block's Segment Delay(segDel): 0.076
Total delay(totDel): 0.263 + 0.076 = 0.339
Initial Slack = totDel - AvailTime
Initial Slack = 0.339 - -0.929 = 1.268
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.204
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.263 - 0.000 * 0.263 / 0.339 - 0.204 + 0.885 + 0.000 + 0.000 - 0.003 = 0.941
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[42] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.339
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.383 | 
     | regKey/\reg_reg[42] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |   -0.229 | 
     | mux_80/U32          | A v -> Y ^   | MUX2X1 | 0.075 |   0.229 |   -0.154 | 
     | mux_80/U31          | A ^ -> Y v   | INVX1  | 0.034 |   0.263 |   -0.120 | 
     | regKey/U114         | A v -> Y ^   | MUX2X1 | 0.048 |   0.311 |   -0.072 | 
     | regKey/U113         | A ^ -> Y v   | INVX1  | 0.028 |   0.339 |   -0.044 | 
     | regKey/\reg_reg[23] | D v          | DFFSR  | 0.000 |   0.339 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[22]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.057
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.057 + 0.061 = 0.118
Initial Slack = totDel - AvailTime
Initial Slack = 0.118 - -0.899 = 1.017
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.044
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.057 - 0.000 * 0.057 / 0.118 - 0.044 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: key[22]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.142
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[22] ^  |        |       |   0.025 |   -0.132 | 
     | mux_80/U30          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |   -0.097 | 
     | mux_80/U29          | A v -> Y ^ | INVX1  | 0.022 |   0.081 |   -0.075 | 
     | regKey/U112         | A ^ -> Y v | MUX2X1 | 0.033 |   0.114 |   -0.042 | 
     | regKey/U111         | A v -> Y ^ | INVX1  | 0.028 |   0.142 |   -0.015 | 
     | regKey/\reg_reg[22] | D ^        | DFFSR  | 0.000 |   0.142 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[22]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.244
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.244 + 0.061 = 0.305
Initial Slack = totDel - AvailTime
Initial Slack = 0.305 - -0.899 = 1.205
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.190
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.244 - 0.000 * 0.244 / 0.305 - 0.190 + 0.885 + 0.000 + 0.000 - 0.006 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.305
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.319 | 
     | regKey/\reg_reg[41] | CLK ^ -> Q ^ | DFFSR  | 0.178 |   0.178 |   -0.142 | 
     | mux_80/U30          | A ^ -> Y v   | MUX2X1 | 0.044 |   0.222 |   -0.097 | 
     | mux_80/U29          | A v -> Y ^   | INVX1  | 0.022 |   0.244 |   -0.075 | 
     | regKey/U112         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.277 |   -0.042 | 
     | regKey/U111         | A v -> Y ^   | INVX1  | 0.028 |   0.305 |   -0.015 | 
     | regKey/\reg_reg[22] | D ^          | DFFSR  | 0.000 |   0.305 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[22]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.092
This Block's Segment Delay(segDel): 0.087
Total delay(totDel): 0.092 + 0.087 = 0.179
Initial Slack = totDel - AvailTime
Initial Slack = 0.179 - -0.933 = 1.112
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.092 - 0.000 * 0.092 / 0.179 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: key[22]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.195
  Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[22] v  |        |       |   0.016 |   -0.227 | 
     | mux_80/U30          | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |   -0.167 | 
     | mux_80/U29          | A ^ -> Y v | INVX1  | 0.032 |   0.108 |   -0.135 | 
     | regKey/U112         | A v -> Y ^ | MUX2X1 | 0.052 |   0.159 |   -0.084 | 
     | regKey/U111         | A ^ -> Y v | INVX1  | 0.035 |   0.194 |   -0.049 | 
     | regKey/\reg_reg[22] | D v        | DFFSR  | 0.000 |   0.195 |   -0.048 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[22]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.246
This Block's Segment Delay(segDel): 0.087
Total delay(totDel): 0.246 + 0.087 = 0.333
Initial Slack = totDel - AvailTime
Initial Slack = 0.333 - -0.933 = 1.267
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.192
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.246 - 0.000 * 0.246 / 0.333 - 0.192 + 0.885 + 0.000 + 0.000 - 0.004 = 0.936
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.333
  Slack Time                    0.382
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.382 | 
     | regKey/\reg_reg[41] | CLK ^ -> Q v | DFFSR  | 0.159 |   0.159 |   -0.223 | 
     | mux_80/U30          | A v -> Y ^   | MUX2X1 | 0.056 |   0.215 |   -0.167 | 
     | mux_80/U29          | A ^ -> Y v   | INVX1  | 0.032 |   0.246 |   -0.135 | 
     | regKey/U112         | A v -> Y ^   | MUX2X1 | 0.052 |   0.298 |   -0.084 | 
     | regKey/U111         | A ^ -> Y v   | INVX1  | 0.035 |   0.333 |   -0.049 | 
     | regKey/\reg_reg[22] | D v          | DFFSR  | 0.000 |   0.333 |   -0.048 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[21]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.070
This Block's Segment Delay(segDel): 0.060
Total delay(totDel): 0.070 + 0.060 = 0.130
Initial Slack = totDel - AvailTime
Initial Slack = 0.130 - -0.899 = 1.030
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.054
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.070 - 0.000 * 0.070 / 0.130 - 0.054 + 0.885 + 0.000 + 0.000 - 0.006 = 0.894
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: key[21]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.155
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[21] ^  |        |       |   0.025 |   -0.145 | 
     | mux_80/U28          | B ^ -> Y v | MUX2X1 | 0.037 |   0.062 |   -0.108 | 
     | mux_80/U27          | A v -> Y ^ | INVX1  | 0.033 |   0.095 |   -0.075 | 
     | regKey/U110         | A ^ -> Y v | MUX2X1 | 0.034 |   0.128 |   -0.041 | 
     | regKey/U109         | A v -> Y ^ | INVX1  | 0.027 |   0.155 |   -0.015 | 
     | regKey/\reg_reg[21] | D ^        | DFFSR  | 0.000 |   0.155 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[21]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.231
This Block's Segment Delay(segDel): 0.060
Total delay(totDel): 0.231 + 0.060 = 0.292
Initial Slack = totDel - AvailTime
Initial Slack = 0.292 - -0.899 = 1.191
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.180
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.231 - 0.000 * 0.231 / 0.292 - 0.180 + 0.885 + 0.000 + 0.000 - 0.006 = 0.930
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[40] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.292
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.306 | 
     | regKey/\reg_reg[40] | CLK ^ -> Q ^ | DFFSR  | 0.158 |   0.158 |   -0.148 | 
     | mux_80/U28          | A ^ -> Y v   | MUX2X1 | 0.040 |   0.198 |   -0.108 | 
     | mux_80/U27          | A v -> Y ^   | INVX1  | 0.033 |   0.231 |   -0.075 | 
     | regKey/U110         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.265 |   -0.041 | 
     | regKey/U109         | A v -> Y ^   | INVX1  | 0.027 |   0.291 |   -0.015 | 
     | regKey/\reg_reg[21] | D ^          | DFFSR  | 0.000 |   0.292 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[21]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.104
This Block's Segment Delay(segDel): 0.087
Total delay(totDel): 0.104 + 0.087 = 0.191
Initial Slack = totDel - AvailTime
Initial Slack = 0.191 - -0.933 = 1.124
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.081
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.104 - 0.000 * 0.104 / 0.191 - 0.081 + 0.885 + 0.000 + 0.000 - 0.004 = 0.904
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: key[21]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.207
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[21] v  |        |       |   0.016 |   -0.239 | 
     | mux_80/U28          | B v -> Y ^ | MUX2X1 | 0.065 |   0.081 |   -0.174 | 
     | mux_80/U27          | A ^ -> Y v | INVX1  | 0.039 |   0.120 |   -0.135 | 
     | regKey/U110         | A v -> Y ^ | MUX2X1 | 0.053 |   0.172 |   -0.083 | 
     | regKey/U109         | A ^ -> Y v | INVX1  | 0.035 |   0.207 |   -0.048 | 
     | regKey/\reg_reg[21] | D v        | DFFSR  | 0.000 |   0.207 |   -0.048 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[21]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.243
This Block's Segment Delay(segDel): 0.087
Total delay(totDel): 0.243 + 0.087 = 0.331
Initial Slack = totDel - AvailTime
Initial Slack = 0.331 - -0.933 = 1.264
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.189
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.243 - 0.000 * 0.243 / 0.331 - 0.189 + 0.885 + 0.000 + 0.000 - 0.004 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[40] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.331
  Slack Time                    0.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.379 | 
     | regKey/\reg_reg[40] | CLK ^ -> Q v | DFFSR  | 0.146 |   0.146 |   -0.232 | 
     | mux_80/U28          | A v -> Y ^   | MUX2X1 | 0.058 |   0.204 |   -0.174 | 
     | mux_80/U27          | A ^ -> Y v   | INVX1  | 0.039 |   0.243 |   -0.135 | 
     | regKey/U110         | A v -> Y ^   | MUX2X1 | 0.053 |   0.296 |   -0.083 | 
     | regKey/U109         | A ^ -> Y v   | INVX1  | 0.035 |   0.331 |   -0.048 | 
     | regKey/\reg_reg[21] | D v          | DFFSR  | 0.000 |   0.331 |   -0.048 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[20]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.060
This Block's Segment Delay(segDel): 0.067
Total delay(totDel): 0.060 + 0.067 = 0.127
Initial Slack = totDel - AvailTime
Initial Slack = 0.127 - -0.898 = 1.026
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.060 - 0.000 * 0.060 / 0.127 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: key[20]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.152
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[20] ^  |        |       |   0.025 |   -0.141 | 
     | mux_80/U26          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |   -0.106 | 
     | mux_80/U25          | A v -> Y ^ | INVX1  | 0.026 |   0.085 |   -0.080 | 
     | regKey/U108         | A ^ -> Y v | MUX2X1 | 0.035 |   0.120 |   -0.045 | 
     | regKey/U107         | A v -> Y ^ | INVX1  | 0.032 |   0.152 |   -0.013 | 
     | regKey/\reg_reg[20] | D ^        | DFFSR  | 0.000 |   0.152 |   -0.013 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[20]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.238
This Block's Segment Delay(segDel): 0.067
Total delay(totDel): 0.238 + 0.067 = 0.305
Initial Slack = totDel - AvailTime
Initial Slack = 0.305 - -0.898 = 1.203
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.185
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.238 - 0.000 * 0.238 / 0.305 - 0.185 + 0.885 + 0.000 + 0.000 - 0.006 = 0.932
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[39] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.305
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.318 | 
     | regKey/\reg_reg[39] | CLK ^ -> Q ^ | DFFSR  | 0.170 |   0.170 |   -0.148 | 
     | mux_80/U26          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.212 |   -0.106 | 
     | mux_80/U25          | A v -> Y ^   | INVX1  | 0.026 |   0.238 |   -0.080 | 
     | regKey/U108         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.273 |   -0.045 | 
     | regKey/U107         | A v -> Y ^   | INVX1  | 0.032 |   0.305 |   -0.013 | 
     | regKey/\reg_reg[20] | D ^          | DFFSR  | 0.000 |   0.305 |   -0.013 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[20]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.094
This Block's Segment Delay(segDel): 0.095
Total delay(totDel): 0.094 + 0.095 = 0.189
Initial Slack = totDel - AvailTime
Initial Slack = 0.189 - -0.935 = 1.124
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.073
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.094 - 0.000 * 0.094 / 0.189 - 0.073 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (v) checked with rising edge of 'clk'
Beginpoint: key[20]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.205
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[20] v  |        |       |   0.016 |   -0.239 | 
     | mux_80/U26          | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |   -0.179 | 
     | mux_80/U25          | A ^ -> Y v | INVX1  | 0.034 |   0.110 |   -0.145 | 
     | regKey/U108         | A v -> Y ^ | MUX2X1 | 0.056 |   0.166 |   -0.089 | 
     | regKey/U107         | A ^ -> Y v | INVX1  | 0.039 |   0.204 |   -0.050 | 
     | regKey/\reg_reg[20] | D v        | DFFSR  | 0.000 |   0.205 |   -0.050 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[20]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.243
This Block's Segment Delay(segDel): 0.095
Total delay(totDel): 0.243 + 0.095 = 0.338
Initial Slack = totDel - AvailTime
Initial Slack = 0.338 - -0.935 = 1.273
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.189
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.243 - 0.000 * 0.243 / 0.338 - 0.189 + 0.885 + 0.000 + 0.000 - 0.004 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[39] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.338
  Slack Time                    0.388
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.388 | 
     | regKey/\reg_reg[39] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |   -0.234 | 
     | mux_80/U26          | A v -> Y ^   | MUX2X1 | 0.055 |   0.209 |   -0.179 | 
     | mux_80/U25          | A ^ -> Y v   | INVX1  | 0.034 |   0.243 |   -0.145 | 
     | regKey/U108         | A v -> Y ^   | MUX2X1 | 0.056 |   0.299 |   -0.089 | 
     | regKey/U107         | A ^ -> Y v   | INVX1  | 0.039 |   0.337 |   -0.050 | 
     | regKey/\reg_reg[20] | D v          | DFFSR  | 0.000 |   0.338 |   -0.050 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[19]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.060
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.060 + 0.061 = 0.120
Initial Slack = totDel - AvailTime
Initial Slack = 0.120 - -0.899 = 1.020
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.046
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.060 - 0.000 * 0.060 / 0.120 - 0.046 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: key[19]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.145
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[19] ^  |        |       |   0.025 |   -0.135 | 
     | mux_80/U22          | B ^ -> Y v | MUX2X1 | 0.035 |   0.060 |   -0.100 | 
     | mux_80/U21          | A v -> Y ^ | INVX1  | 0.024 |   0.084 |   -0.075 | 
     | regKey/U104         | A ^ -> Y v | MUX2X1 | 0.034 |   0.119 |   -0.041 | 
     | regKey/U103         | A v -> Y ^ | INVX1  | 0.026 |   0.145 |   -0.015 | 
     | regKey/\reg_reg[19] | D ^        | DFFSR  | 0.000 |   0.145 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[19]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.260
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.260 + 0.061 = 0.321
Initial Slack = totDel - AvailTime
Initial Slack = 0.321 - -0.899 = 1.220
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.202
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.260 - 0.000 * 0.260 / 0.321 - 0.202 + 0.885 + 0.000 + 0.000 - 0.006 = 0.937
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: count/\cnt_reg[4] /Q   (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.321
  Slack Time                    0.335
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.335 | 
     | count/\cnt_reg[4]   | CLK ^ -> Q v | DFFSR  | 0.155 |   0.155 |   -0.180 | 
     | mixer/U1            | A v -> Y ^   | XOR2X1 | 0.045 |   0.200 |   -0.135 | 
     | mux_80/U22          | A ^ -> Y v   | MUX2X1 | 0.035 |   0.235 |   -0.100 | 
     | mux_80/U21          | A v -> Y ^   | INVX1  | 0.024 |   0.260 |   -0.075 | 
     | regKey/U104         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.294 |   -0.041 | 
     | regKey/U103         | A v -> Y ^   | INVX1  | 0.026 |   0.320 |   -0.015 | 
     | regKey/\reg_reg[19] | D ^          | DFFSR  | 0.000 |   0.321 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[19]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.095
This Block's Segment Delay(segDel): 0.089
Total delay(totDel): 0.095 + 0.089 = 0.183
Initial Slack = totDel - AvailTime
Initial Slack = 0.183 - -0.933 = 1.116
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.074
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.095 - 0.000 * 0.095 / 0.183 - 0.074 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: key[19]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.199
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[19] v  |        |       |   0.016 |   -0.231 | 
     | mux_80/U22          | B v -> Y ^ | MUX2X1 | 0.061 |   0.077 |   -0.170 | 
     | mux_80/U21          | A ^ -> Y v | INVX1  | 0.033 |   0.111 |   -0.136 | 
     | regKey/U104         | A v -> Y ^ | MUX2X1 | 0.054 |   0.164 |   -0.083 | 
     | regKey/U103         | A ^ -> Y v | INVX1  | 0.035 |   0.199 |   -0.048 | 
     | regKey/\reg_reg[19] | D v        | DFFSR  | 0.000 |   0.199 |   -0.048 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[19]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.281
This Block's Segment Delay(segDel): 0.089
Total delay(totDel): 0.281 + 0.089 = 0.370
Initial Slack = totDel - AvailTime
Initial Slack = 0.370 - -0.933 = 1.303
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.219
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.281 - 0.000 * 0.281 / 0.370 - 0.219 + 0.885 + 0.000 + 0.000 - 0.004 = 0.944
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: count/\cnt_reg[4] /Q   (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.370
  Slack Time                    0.418
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.418 | 
     | count/\cnt_reg[4]   | CLK ^ -> Q v | DFFSR  | 0.155 |   0.155 |   -0.263 | 
     | mixer/U1            | A v -> Y v   | XOR2X1 | 0.040 |   0.194 |   -0.223 | 
     | mux_80/U22          | A v -> Y ^   | MUX2X1 | 0.054 |   0.248 |   -0.170 | 
     | mux_80/U21          | A ^ -> Y v   | INVX1  | 0.033 |   0.281 |   -0.136 | 
     | regKey/U104         | A v -> Y ^   | MUX2X1 | 0.054 |   0.335 |   -0.083 | 
     | regKey/U103         | A ^ -> Y v   | INVX1  | 0.035 |   0.370 |   -0.048 | 
     | regKey/\reg_reg[19] | D v          | DFFSR  | 0.000 |   0.370 |   -0.048 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[18]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.054
This Block's Segment Delay(segDel): 0.068
Total delay(totDel): 0.054 + 0.068 = 0.122
Initial Slack = totDel - AvailTime
Initial Slack = 0.122 - -0.898 = 1.020
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.054 - 0.000 * 0.054 / 0.122 - 0.042 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: key[18]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.147
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[18] ^  |        |       |   0.025 |   -0.135 | 
     | mux_80/U20          | B ^ -> Y v | MUX2X1 | 0.031 |   0.056 |   -0.104 | 
     | mux_80/U19          | A v -> Y ^ | INVX1  | 0.023 |   0.079 |   -0.081 | 
     | regKey/U102         | A ^ -> Y v | MUX2X1 | 0.035 |   0.114 |   -0.045 | 
     | regKey/U101         | A v -> Y ^ | INVX1  | 0.032 |   0.146 |   -0.013 | 
     | regKey/\reg_reg[18] | D ^        | DFFSR  | 0.000 |   0.147 |   -0.013 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[18]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.269
This Block's Segment Delay(segDel): 0.068
Total delay(totDel): 0.269 + 0.068 = 0.337
Initial Slack = totDel - AvailTime
Initial Slack = 0.337 - -0.898 = 1.235
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.209
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.269 - 0.000 * 0.269 / 0.337 - 0.209 + 0.885 + 0.000 + 0.000 - 0.006 = 0.939
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: count/\cnt_reg[3] /Q   (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.337
  Slack Time                    0.350
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.350 | 
     | count/\cnt_reg[3]   | CLK ^ -> Q v | DFFSR  | 0.167 |   0.167 |   -0.183 | 
     | mixer/U2            | A v -> Y ^   | XOR2X1 | 0.048 |   0.215 |   -0.135 | 
     | mux_80/U20          | A ^ -> Y v   | MUX2X1 | 0.031 |   0.246 |   -0.104 | 
     | mux_80/U19          | A v -> Y ^   | INVX1  | 0.023 |   0.269 |   -0.081 | 
     | regKey/U102         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.305 |   -0.045 | 
     | regKey/U101         | A v -> Y ^   | INVX1  | 0.032 |   0.336 |   -0.013 | 
     | regKey/\reg_reg[18] | D ^          | DFFSR  | 0.000 |   0.337 |   -0.013 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[18]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.086
This Block's Segment Delay(segDel): 0.095
Total delay(totDel): 0.086 + 0.095 = 0.181
Initial Slack = totDel - AvailTime
Initial Slack = 0.181 - -0.935 = 1.116
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.086 - 0.000 * 0.086 / 0.181 - 0.067 + 0.885 + 0.000 + 0.000 - 0.004 = 0.900
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: key[18]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.197
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[18] v  |        |       |   0.016 |   -0.231 | 
     | mux_80/U20          | B v -> Y ^ | MUX2X1 | 0.054 |   0.070 |   -0.177 | 
     | mux_80/U19          | A ^ -> Y v | INVX1  | 0.032 |   0.102 |   -0.145 | 
     | regKey/U102         | A v -> Y ^ | MUX2X1 | 0.056 |   0.158 |   -0.089 | 
     | regKey/U101         | A ^ -> Y v | INVX1  | 0.038 |   0.196 |   -0.050 | 
     | regKey/\reg_reg[18] | D v        | DFFSR  | 0.000 |   0.197 |   -0.050 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[18]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.284
This Block's Segment Delay(segDel): 0.095
Total delay(totDel): 0.284 + 0.095 = 0.379
Initial Slack = totDel - AvailTime
Initial Slack = 0.379 - -0.935 = 1.314
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.221
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.284 - 0.000 * 0.284 / 0.379 - 0.221 + 0.885 + 0.000 + 0.000 - 0.004 = 0.944
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[37] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.379
  Slack Time                    0.429
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.429 | 
     | regKey/\reg_reg[37] | CLK ^ -> Q v | DFFSR  | 0.162 |   0.162 |   -0.267 | 
     | mixer/U2            | B v -> Y v   | XOR2X1 | 0.044 |   0.206 |   -0.223 | 
     | mux_80/U20          | A v -> Y ^   | MUX2X1 | 0.046 |   0.252 |   -0.177 | 
     | mux_80/U19          | A ^ -> Y v   | INVX1  | 0.032 |   0.284 |   -0.145 | 
     | regKey/U102         | A v -> Y ^   | MUX2X1 | 0.056 |   0.340 |   -0.089 | 
     | regKey/U101         | A ^ -> Y v   | INVX1  | 0.038 |   0.379 |   -0.050 | 
     | regKey/\reg_reg[18] | D v          | DFFSR  | 0.000 |   0.379 |   -0.050 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[17]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.062
This Block's Segment Delay(segDel): 0.059
Total delay(totDel): 0.062 + 0.059 = 0.121
Initial Slack = totDel - AvailTime
Initial Slack = 0.121 - -0.899 = 1.020
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.048
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.062 - 0.000 * 0.062 / 0.121 - 0.048 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: key[17]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.146
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[17] ^  |        |       |   0.025 |   -0.135 | 
     | mux_80/U18          | B ^ -> Y v | MUX2X1 | 0.035 |   0.059 |   -0.101 | 
     | mux_80/U17          | A v -> Y ^ | INVX1  | 0.027 |   0.086 |   -0.074 | 
     | regKey/U100         | A ^ -> Y v | MUX2X1 | 0.033 |   0.119 |   -0.041 | 
     | regKey/U99          | A v -> Y ^ | INVX1  | 0.027 |   0.145 |   -0.014 | 
     | regKey/\reg_reg[17] | D ^        | DFFSR  | 0.000 |   0.146 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[17]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.257
This Block's Segment Delay(segDel): 0.059
Total delay(totDel): 0.257 + 0.059 = 0.316
Initial Slack = totDel - AvailTime
Initial Slack = 0.316 - -0.899 = 1.215
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.200
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.257 - 0.000 * 0.257 / 0.316 - 0.200 + 0.885 + 0.000 + 0.000 - 0.006 = 0.936
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[36] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.316
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.330 | 
     | regKey/\reg_reg[36] | CLK ^ -> Q ^ | DFFSR  | 0.137 |   0.137 |   -0.193 | 
     | mixer/U3            | B ^ -> Y ^   | XOR2X1 | 0.059 |   0.196 |   -0.134 | 
     | mux_80/U18          | A ^ -> Y v   | MUX2X1 | 0.034 |   0.230 |   -0.101 | 
     | mux_80/U17          | A v -> Y ^   | INVX1  | 0.027 |   0.257 |   -0.074 | 
     | regKey/U100         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.289 |   -0.041 | 
     | regKey/U99          | A v -> Y ^   | INVX1  | 0.027 |   0.316 |   -0.014 | 
     | regKey/\reg_reg[17] | D ^          | DFFSR  | 0.000 |   0.316 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[17]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.095
This Block's Segment Delay(segDel): 0.085
Total delay(totDel): 0.095 + 0.085 = 0.180
Initial Slack = totDel - AvailTime
Initial Slack = 0.180 - -0.933 = 1.113
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.074
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.095 - 0.000 * 0.095 / 0.180 - 0.074 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (v) checked with rising edge of 'clk'
Beginpoint: key[17]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.196
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[17] v  |        |       |   0.016 |   -0.228 | 
     | mux_80/U18          | B v -> Y ^ | MUX2X1 | 0.060 |   0.076 |   -0.168 | 
     | mux_80/U17          | A ^ -> Y v | INVX1  | 0.035 |   0.111 |   -0.133 | 
     | regKey/U100         | A v -> Y ^ | MUX2X1 | 0.051 |   0.161 |   -0.082 | 
     | regKey/U99          | A ^ -> Y v | INVX1  | 0.034 |   0.196 |   -0.048 | 
     | regKey/\reg_reg[17] | D v        | DFFSR  | 0.000 |   0.196 |   -0.048 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[17]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.265
This Block's Segment Delay(segDel): 0.085
Total delay(totDel): 0.265 + 0.085 = 0.350
Initial Slack = totDel - AvailTime
Initial Slack = 0.350 - -0.933 = 1.283
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.206
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.265 - 0.000 * 0.265 / 0.350 - 0.206 + 0.885 + 0.000 + 0.000 - 0.004 = 0.940
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[36] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.350
  Slack Time                    0.398
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.398 | 
     | regKey/\reg_reg[36] | CLK ^ -> Q ^ | DFFSR  | 0.137 |   0.137 |   -0.261 | 
     | mixer/U3            | B ^ -> Y v   | XOR2X1 | 0.041 |   0.178 |   -0.220 | 
     | mux_80/U18          | A v -> Y ^   | MUX2X1 | 0.052 |   0.230 |   -0.168 | 
     | mux_80/U17          | A ^ -> Y v   | INVX1  | 0.035 |   0.265 |   -0.133 | 
     | regKey/U100         | A v -> Y ^   | MUX2X1 | 0.051 |   0.315 |   -0.082 | 
     | regKey/U99          | A ^ -> Y v   | INVX1  | 0.034 |   0.350 |   -0.048 | 
     | regKey/\reg_reg[17] | D v          | DFFSR  | 0.000 |   0.350 |   -0.048 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[16]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.051
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.051 + 0.056 = 0.106
Initial Slack = totDel - AvailTime
Initial Slack = 0.106 - -0.899 = 1.006
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.039
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.051 - 0.000 * 0.051 / 0.106 - 0.039 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: key[16]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.131
  Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[16] ^  |        |       |   0.025 |   -0.121 | 
     | mux_80/U16          | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |   -0.088 | 
     | mux_80/U15          | A v -> Y ^ | INVX1  | 0.018 |   0.075 |   -0.070 | 
     | regKey/U98          | A ^ -> Y v | MUX2X1 | 0.031 |   0.106 |   -0.039 | 
     | regKey/U97          | A v -> Y ^ | INVX1  | 0.024 |   0.131 |   -0.015 | 
     | regKey/\reg_reg[16] | D ^        | DFFSR  | 0.000 |   0.131 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[16]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.274
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.274 + 0.056 = 0.330
Initial Slack = totDel - AvailTime
Initial Slack = 0.330 - -0.899 = 1.229
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.213
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.274 - 0.000 * 0.274 / 0.330 - 0.213 + 0.885 + 0.000 + 0.000 - 0.005 = 0.941
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: count/\cnt_reg[1] /Q   (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.330
  Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.344 | 
     | count/\cnt_reg[1]   | CLK ^ -> Q v | DFFSR  | 0.171 |   0.171 |   -0.173 | 
     | mixer/U4            | A v -> Y ^   | XOR2X1 | 0.052 |   0.224 |   -0.121 | 
     | mux_80/U16          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.256 |   -0.088 | 
     | mux_80/U15          | A v -> Y ^   | INVX1  | 0.018 |   0.274 |   -0.070 | 
     | regKey/U98          | A ^ -> Y v   | MUX2X1 | 0.031 |   0.305 |   -0.039 | 
     | regKey/U97          | A v -> Y ^   | INVX1  | 0.024 |   0.330 |   -0.015 | 
     | regKey/\reg_reg[16] | D ^          | DFFSR  | 0.000 |   0.330 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[16]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.085
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.085 + 0.081 = 0.166
Initial Slack = totDel - AvailTime
Initial Slack = 0.166 - -0.932 = 1.098
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.066
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.085 - 0.000 * 0.085 / 0.166 - 0.066 + 0.885 + 0.000 + 0.000 - 0.003 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (v) checked with rising edge of 'clk'
Beginpoint: key[16]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.182
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[16] v  |        |       |   0.016 |   -0.213 | 
     | mux_80/U16          | B v -> Y ^ | MUX2X1 | 0.056 |   0.072 |   -0.157 | 
     | mux_80/U15          | A ^ -> Y v | INVX1  | 0.029 |   0.101 |   -0.128 | 
     | regKey/U98          | A v -> Y ^ | MUX2X1 | 0.048 |   0.149 |   -0.080 | 
     | regKey/U97          | A ^ -> Y v | INVX1  | 0.032 |   0.181 |   -0.047 | 
     | regKey/\reg_reg[16] | D v        | DFFSR  | 0.000 |   0.182 |   -0.047 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[16]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.287
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.287 + 0.081 = 0.368
Initial Slack = totDel - AvailTime
Initial Slack = 0.368 - -0.932 = 1.300
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.223
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.287 - 0.000 * 0.287 / 0.368 - 0.223 + 0.885 + 0.000 + 0.000 - 0.003 = 0.946
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[35] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.368
  Slack Time                    0.415
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.415 | 
     | regKey/\reg_reg[35] | CLK ^ -> Q v | DFFSR  | 0.165 |   0.165 |   -0.250 | 
     | mixer/U4            | B v -> Y v   | XOR2X1 | 0.045 |   0.210 |   -0.205 | 
     | mux_80/U16          | A v -> Y ^   | MUX2X1 | 0.048 |   0.258 |   -0.157 | 
     | mux_80/U15          | A ^ -> Y v   | INVX1  | 0.029 |   0.287 |   -0.128 | 
     | regKey/U98          | A v -> Y ^   | MUX2X1 | 0.048 |   0.335 |   -0.080 | 
     | regKey/U97          | A ^ -> Y v   | INVX1  | 0.032 |   0.368 |   -0.047 | 
     | regKey/\reg_reg[16] | D v          | DFFSR  | 0.000 |   0.368 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[15]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.053
This Block's Segment Delay(segDel): 0.047
Total delay(totDel): 0.053 + 0.047 = 0.100
Initial Slack = totDel - AvailTime
Initial Slack = 0.100 - -0.899 = 1.000
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.041
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.053 - 0.000 * 0.053 / 0.100 - 0.041 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: key[15]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.125
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[15] ^  |        |       |   0.025 |   -0.114 | 
     | mux_80/U14          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |   -0.080 | 
     | mux_80/U13          | A v -> Y ^ | INVX1  | 0.019 |   0.077 |   -0.062 | 
     | regKey/U96          | A ^ -> Y v | MUX2X1 | 0.032 |   0.109 |   -0.030 | 
     | regKey/U95          | A v -> Y ^ | INVX1  | 0.015 |   0.125 |   -0.014 | 
     | regKey/\reg_reg[15] | D ^        | DFFSR  | 0.000 |   0.125 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[15]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.265
This Block's Segment Delay(segDel): 0.047
Total delay(totDel): 0.265 + 0.047 = 0.313
Initial Slack = totDel - AvailTime
Initial Slack = 0.313 - -0.899 = 1.212
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.206
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.265 - 0.000 * 0.265 / 0.313 - 0.206 + 0.885 + 0.000 + 0.000 - 0.005 = 0.939
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: count/\cnt_reg[0] /Q   (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.313
  Slack Time                    0.327
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.327 | 
     | count/\cnt_reg[0]   | CLK ^ -> Q v | DFFSR  | 0.162 |   0.162 |   -0.165 | 
     | mixer/U5            | A v -> Y ^   | XOR2X1 | 0.051 |   0.213 |   -0.114 | 
     | mux_80/U14          | A ^ -> Y v   | MUX2X1 | 0.034 |   0.247 |   -0.080 | 
     | mux_80/U13          | A v -> Y ^   | INVX1  | 0.019 |   0.265 |   -0.062 | 
     | regKey/U96          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.297 |   -0.030 | 
     | regKey/U95          | A v -> Y ^   | INVX1  | 0.015 |   0.313 |   -0.014 | 
     | regKey/\reg_reg[15] | D ^          | DFFSR  | 0.000 |   0.313 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[15]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.089 + 0.077 = 0.166
Initial Slack = totDel - AvailTime
Initial Slack = 0.166 - -0.928 = 1.094
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.166 - 0.069 + 0.885 + 0.000 + 0.000 - 0.003 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (v) checked with rising edge of 'clk'
Beginpoint: key[15]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.182
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[15] v  |        |       |   0.016 |   -0.209 | 
     | mux_80/U14          | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |   -0.150 | 
     | mux_80/U13          | A ^ -> Y v | INVX1  | 0.030 |   0.105 |   -0.120 | 
     | regKey/U96          | A v -> Y ^ | MUX2X1 | 0.050 |   0.154 |   -0.070 | 
     | regKey/U95          | A ^ -> Y v | INVX1  | 0.027 |   0.182 |   -0.043 | 
     | regKey/\reg_reg[15] | D v        | DFFSR  | 0.000 |   0.182 |   -0.043 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[15]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.289
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.289 + 0.077 = 0.366
Initial Slack = totDel - AvailTime
Initial Slack = 0.366 - -0.928 = 1.294
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.224
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.289 - 0.000 * 0.289 / 0.366 - 0.224 + 0.885 + 0.000 + 0.000 - 0.003 = 0.946
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (v) checked with rising edge of 'clk'
Beginpoint: count/\cnt_reg[0] /Q   (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.366
  Slack Time                    0.409
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.409 | 
     | count/\cnt_reg[0]   | CLK ^ -> Q v | DFFSR  | 0.162 |   0.162 |   -0.246 | 
     | mixer/U5            | A v -> Y v   | XOR2X1 | 0.045 |   0.208 |   -0.201 | 
     | mux_80/U14          | A v -> Y ^   | MUX2X1 | 0.051 |   0.259 |   -0.150 | 
     | mux_80/U13          | A ^ -> Y v   | INVX1  | 0.030 |   0.289 |   -0.120 | 
     | regKey/U96          | A v -> Y ^   | MUX2X1 | 0.050 |   0.338 |   -0.070 | 
     | regKey/U95          | A ^ -> Y v   | INVX1  | 0.027 |   0.366 |   -0.043 | 
     | regKey/\reg_reg[15] | D v          | DFFSR  | 0.000 |   0.366 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[14]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.059
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.059 + 0.052 = 0.111
Initial Slack = totDel - AvailTime
Initial Slack = 0.111 - -0.899 = 1.010
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.046
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.059 - 0.000 * 0.059 / 0.111 - 0.046 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: key[14]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.136
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[14] ^  |        |       |   0.025 |   -0.125 | 
     | mux_80/U12          | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |   -0.091 | 
     | mux_80/U11          | A v -> Y ^ | INVX1  | 0.025 |   0.084 |   -0.066 | 
     | regKey/U94          | A ^ -> Y v | MUX2X1 | 0.030 |   0.114 |   -0.036 | 
     | regKey/U93          | A v -> Y ^ | INVX1  | 0.022 |   0.136 |   -0.014 | 
     | regKey/\reg_reg[14] | D ^        | DFFSR  | 0.000 |   0.136 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[14]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.231
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.231 + 0.052 = 0.283
Initial Slack = totDel - AvailTime
Initial Slack = 0.283 - -0.899 = 1.182
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.179
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.231 - 0.000 * 0.231 / 0.283 - 0.179 + 0.885 + 0.000 + 0.000 - 0.006 = 0.930
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[33] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.283
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.297 | 
     | regKey/\reg_reg[33] | CLK ^ -> Q ^ | DFFSR  | 0.166 |   0.166 |   -0.132 | 
     | mux_80/U12          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.206 |   -0.091 | 
     | mux_80/U11          | A v -> Y ^   | INVX1  | 0.025 |   0.231 |   -0.066 | 
     | regKey/U94          | A ^ -> Y v   | MUX2X1 | 0.030 |   0.261 |   -0.036 | 
     | regKey/U93          | A v -> Y ^   | INVX1  | 0.022 |   0.283 |   -0.014 | 
     | regKey/\reg_reg[14] | D ^          | DFFSR  | 0.000 |   0.283 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[14]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.093
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.093 + 0.077 = 0.170
Initial Slack = totDel - AvailTime
Initial Slack = 0.170 - -0.931 = 1.101
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.072
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.093 - 0.000 * 0.093 / 0.170 - 0.072 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (v) checked with rising edge of 'clk'
Beginpoint: key[14]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.186
  Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[14] v  |        |       |   0.016 |   -0.216 | 
     | mux_80/U12          | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |   -0.156 | 
     | mux_80/U11          | A ^ -> Y v | INVX1  | 0.033 |   0.109 |   -0.123 | 
     | regKey/U94          | A v -> Y ^ | MUX2X1 | 0.046 |   0.155 |   -0.077 | 
     | regKey/U93          | A ^ -> Y v | INVX1  | 0.031 |   0.186 |   -0.046 | 
     | regKey/\reg_reg[14] | D v        | DFFSR  | 0.000 |   0.186 |   -0.046 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[14]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.239
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.239 + 0.077 = 0.316
Initial Slack = totDel - AvailTime
Initial Slack = 0.316 - -0.931 = 1.247
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.185
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.239 - 0.000 * 0.239 / 0.316 - 0.185 + 0.885 + 0.000 + 0.000 - 0.004 = 0.934
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[33] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.316
  Slack Time                    0.362
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.362 | 
     | regKey/\reg_reg[33] | CLK ^ -> Q v | DFFSR  | 0.151 |   0.151 |   -0.211 | 
     | mux_80/U12          | A v -> Y ^   | MUX2X1 | 0.054 |   0.205 |   -0.156 | 
     | mux_80/U11          | A ^ -> Y v   | INVX1  | 0.033 |   0.238 |   -0.123 | 
     | regKey/U94          | A v -> Y ^   | MUX2X1 | 0.046 |   0.285 |   -0.077 | 
     | regKey/U93          | A ^ -> Y v   | INVX1  | 0.031 |   0.316 |   -0.046 | 
     | regKey/\reg_reg[14] | D v          | DFFSR  | 0.000 |   0.316 |   -0.046 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[13]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.062
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.062 + 0.051 = 0.112
Initial Slack = totDel - AvailTime
Initial Slack = 0.112 - -0.899 = 1.012
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.048
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.062 - 0.000 * 0.062 / 0.112 - 0.048 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: key[13]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.137
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[13] ^  |        |       |   0.025 |   -0.127 | 
     | mux_80/U10          | B ^ -> Y v | MUX2X1 | 0.033 |   0.057 |   -0.094 | 
     | mux_80/U9           | A v -> Y ^ | INVX1  | 0.029 |   0.086 |   -0.065 | 
     | regKey/U92          | A ^ -> Y v | MUX2X1 | 0.031 |   0.117 |   -0.034 | 
     | regKey/U91          | A v -> Y ^ | INVX1  | 0.020 |   0.137 |   -0.014 | 
     | regKey/\reg_reg[13] | D ^        | DFFSR  | 0.000 |   0.137 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[13]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.238
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.238 + 0.051 = 0.288
Initial Slack = totDel - AvailTime
Initial Slack = 0.288 - -0.899 = 1.188
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.185
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.238 - 0.000 * 0.238 / 0.288 - 0.185 + 0.885 + 0.000 + 0.000 - 0.006 = 0.932
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[32] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.288
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.303 | 
     | regKey/\reg_reg[32] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |   -0.134 | 
     | mux_80/U10          | A ^ -> Y v   | MUX2X1 | 0.040 |   0.209 |   -0.094 | 
     | mux_80/U9           | A v -> Y ^   | INVX1  | 0.029 |   0.238 |   -0.065 | 
     | regKey/U92          | A ^ -> Y v   | MUX2X1 | 0.031 |   0.268 |   -0.034 | 
     | regKey/U91          | A v -> Y ^   | INVX1  | 0.020 |   0.288 |   -0.014 | 
     | regKey/\reg_reg[13] | D ^          | DFFSR  | 0.000 |   0.288 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[13]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.092
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.092 + 0.077 = 0.170
Initial Slack = totDel - AvailTime
Initial Slack = 0.170 - -0.930 = 1.100
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.072
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.092 - 0.000 * 0.092 / 0.170 - 0.072 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (v) checked with rising edge of 'clk'
Beginpoint: key[13]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.185
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[13] v  |        |       |   0.016 |   -0.215 | 
     | mux_80/U10          | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |   -0.158 | 
     | mux_80/U9           | A ^ -> Y v | INVX1  | 0.036 |   0.108 |   -0.122 | 
     | regKey/U92          | A v -> Y ^ | MUX2X1 | 0.047 |   0.155 |   -0.075 | 
     | regKey/U91          | A ^ -> Y v | INVX1  | 0.030 |   0.185 |   -0.045 | 
     | regKey/\reg_reg[13] | D v        | DFFSR  | 0.000 |   0.185 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[13]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.240
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.240 + 0.077 = 0.317
Initial Slack = totDel - AvailTime
Initial Slack = 0.317 - -0.930 = 1.247
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.187
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.240 - 0.000 * 0.240 / 0.317 - 0.187 + 0.885 + 0.000 + 0.000 - 0.004 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[32] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.317
  Slack Time                    0.362
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.362 | 
     | regKey/\reg_reg[32] | CLK ^ -> Q v | DFFSR  | 0.153 |   0.153 |   -0.209 | 
     | mux_80/U10          | A v -> Y ^   | MUX2X1 | 0.051 |   0.204 |   -0.158 | 
     | mux_80/U9           | A ^ -> Y v   | INVX1  | 0.036 |   0.240 |   -0.122 | 
     | regKey/U92          | A v -> Y ^   | MUX2X1 | 0.047 |   0.287 |   -0.075 | 
     | regKey/U91          | A ^ -> Y v   | INVX1  | 0.030 |   0.317 |   -0.045 | 
     | regKey/\reg_reg[13] | D v          | DFFSR  | 0.000 |   0.317 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[12]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.057
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.057 + 0.049 = 0.106
Initial Slack = totDel - AvailTime
Initial Slack = 0.106 - -0.899 = 1.005
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.044
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.057 - 0.000 * 0.057 / 0.106 - 0.044 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: key[12]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.131
  Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[12] ^  |        |       |   0.025 |   -0.120 | 
     | mux_80/U8           | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.087 | 
     | mux_80/U7           | A v -> Y ^ | INVX1  | 0.024 |   0.082 |   -0.063 | 
     | regKey/U90          | A ^ -> Y v | MUX2X1 | 0.032 |   0.114 |   -0.031 | 
     | regKey/U89          | A v -> Y ^ | INVX1  | 0.016 |   0.131 |   -0.014 | 
     | regKey/\reg_reg[12] | D ^        | DFFSR  | 0.000 |   0.131 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[12]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.231
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.231 + 0.049 = 0.280
Initial Slack = totDel - AvailTime
Initial Slack = 0.280 - -0.899 = 1.179
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.180
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.231 - 0.000 * 0.231 / 0.280 - 0.180 + 0.885 + 0.000 + 0.000 - 0.006 = 0.930
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[31] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.280
  Slack Time                    0.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.294 | 
     | regKey/\reg_reg[31] | CLK ^ -> Q ^ | DFFSR  | 0.167 |   0.167 |   -0.127 | 
     | mux_80/U8           | A ^ -> Y v   | MUX2X1 | 0.039 |   0.207 |   -0.087 | 
     | mux_80/U7           | A v -> Y ^   | INVX1  | 0.024 |   0.231 |   -0.063 | 
     | regKey/U90          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.263 |   -0.031 | 
     | regKey/U89          | A v -> Y ^   | INVX1  | 0.016 |   0.280 |   -0.014 | 
     | regKey/\reg_reg[12] | D ^          | DFFSR  | 0.000 |   0.280 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[12]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.090
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.090 + 0.078 = 0.168
Initial Slack = totDel - AvailTime
Initial Slack = 0.168 - -0.928 = 1.097
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.090 - 0.000 * 0.090 / 0.168 - 0.070 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (v) checked with rising edge of 'clk'
Beginpoint: key[12]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.184
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[12] v  |        |       |   0.016 |   -0.211 | 
     | mux_80/U8           | B v -> Y ^ | MUX2X1 | 0.057 |   0.073 |   -0.154 | 
     | mux_80/U7           | A ^ -> Y v | INVX1  | 0.033 |   0.106 |   -0.122 | 
     | regKey/U90          | A v -> Y ^ | MUX2X1 | 0.050 |   0.156 |   -0.071 | 
     | regKey/U89          | A ^ -> Y v | INVX1  | 0.028 |   0.184 |   -0.043 | 
     | regKey/\reg_reg[12] | D v        | DFFSR  | 0.000 |   0.184 |   -0.043 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[12]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.237
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.237 + 0.078 = 0.315
Initial Slack = totDel - AvailTime
Initial Slack = 0.315 - -0.928 = 1.243
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.184
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.237 - 0.000 * 0.237 / 0.315 - 0.184 + 0.885 + 0.000 + 0.000 - 0.004 = 0.934
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[31] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.315
  Slack Time                    0.358
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.358 | 
     | regKey/\reg_reg[31] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |   -0.206 | 
     | mux_80/U8           | A v -> Y ^   | MUX2X1 | 0.052 |   0.204 |   -0.154 | 
     | mux_80/U7           | A ^ -> Y v   | INVX1  | 0.033 |   0.236 |   -0.122 | 
     | regKey/U90          | A v -> Y ^   | MUX2X1 | 0.050 |   0.287 |   -0.071 | 
     | regKey/U89          | A ^ -> Y v   | INVX1  | 0.028 |   0.315 |   -0.043 | 
     | regKey/\reg_reg[12] | D v          | DFFSR  | 0.000 |   0.315 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[11]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.052
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.052 + 0.049 = 0.101
Initial Slack = totDel - AvailTime
Initial Slack = 0.101 - -0.899 = 1.000
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.040
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.052 - 0.000 * 0.052 / 0.101 - 0.040 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: key[11]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.125
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[11] ^  |        |       |   0.025 |   -0.115 | 
     | mux_80/U6           | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.082 | 
     | mux_80/U5           | A v -> Y ^ | INVX1  | 0.019 |   0.076 |   -0.063 | 
     | regKey/U88          | A ^ -> Y v | MUX2X1 | 0.030 |   0.107 |   -0.033 | 
     | regKey/U87          | A v -> Y ^ | INVX1  | 0.019 |   0.125 |   -0.014 | 
     | regKey/\reg_reg[11] | D ^        | DFFSR  | 0.000 |   0.125 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[11]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.235
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.235 + 0.049 = 0.284
Initial Slack = totDel - AvailTime
Initial Slack = 0.284 - -0.899 = 1.183
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.183
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.235 - 0.000 * 0.235 / 0.284 - 0.183 + 0.885 + 0.000 + 0.000 - 0.005 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[30] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.284
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.298 | 
     | regKey/\reg_reg[30] | CLK ^ -> Q ^ | DFFSR  | 0.174 |   0.174 |   -0.124 | 
     | mux_80/U6           | A ^ -> Y v   | MUX2X1 | 0.043 |   0.216 |   -0.082 | 
     | mux_80/U5           | A v -> Y ^   | INVX1  | 0.019 |   0.235 |   -0.063 | 
     | regKey/U88          | A ^ -> Y v   | MUX2X1 | 0.030 |   0.265 |   -0.033 | 
     | regKey/U87          | A v -> Y ^   | INVX1  | 0.019 |   0.284 |   -0.014 | 
     | regKey/\reg_reg[11] | D ^          | DFFSR  | 0.000 |   0.284 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[11]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.087
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.087 + 0.075 = 0.162
Initial Slack = totDel - AvailTime
Initial Slack = 0.162 - -0.929 = 1.092
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.087 - 0.000 * 0.087 / 0.162 - 0.067 + 0.885 + 0.000 + 0.000 - 0.003 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: key[11]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.178
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[11] v  |        |       |   0.016 |   -0.207 | 
     | mux_80/U6           | B v -> Y ^ | MUX2X1 | 0.058 |   0.073 |   -0.149 | 
     | mux_80/U5           | A ^ -> Y v | INVX1  | 0.029 |   0.103 |   -0.120 | 
     | regKey/U88          | A v -> Y ^ | MUX2X1 | 0.046 |   0.149 |   -0.074 | 
     | regKey/U87          | A ^ -> Y v | INVX1  | 0.029 |   0.178 |   -0.045 | 
     | regKey/\reg_reg[11] | D v        | DFFSR  | 0.000 |   0.178 |   -0.045 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[11]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.239
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.239 + 0.075 = 0.314
Initial Slack = totDel - AvailTime
Initial Slack = 0.314 - -0.929 = 1.244
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.186
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.239 - 0.000 * 0.239 / 0.314 - 0.186 + 0.885 + 0.000 + 0.000 - 0.003 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[30] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.314
  Slack Time                    0.359
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.359 | 
     | regKey/\reg_reg[30] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.156 |   -0.203 | 
     | mux_80/U6           | A v -> Y ^   | MUX2X1 | 0.053 |   0.210 |   -0.149 | 
     | mux_80/U5           | A ^ -> Y v   | INVX1  | 0.029 |   0.239 |   -0.120 | 
     | regKey/U88          | A v -> Y ^   | MUX2X1 | 0.046 |   0.285 |   -0.074 | 
     | regKey/U87          | A ^ -> Y v   | INVX1  | 0.029 |   0.314 |   -0.045 | 
     | regKey/\reg_reg[11] | D v          | DFFSR  | 0.000 |   0.314 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[10]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.066
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.066 + 0.050 = 0.117
Initial Slack = totDel - AvailTime
Initial Slack = 0.117 - -0.899 = 1.016
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.051
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.066 - 0.000 * 0.066 / 0.117 - 0.051 + 0.885 + 0.000 + 0.000 - 0.006 = 0.894
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: key[10]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.141
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[10] ^  |        |       |   0.025 |   -0.131 | 
     | mux_80/U4           | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.098 | 
     | mux_80/U3           | A v -> Y ^ | INVX1  | 0.033 |   0.091 |   -0.065 | 
     | regKey/U86          | A ^ -> Y v | MUX2X1 | 0.032 |   0.123 |   -0.033 | 
     | regKey/U85          | A v -> Y ^ | INVX1  | 0.018 |   0.141 |   -0.014 | 
     | regKey/\reg_reg[10] | D ^        | DFFSR  | 0.000 |   0.141 |   -0.014 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[10]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.240
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.240 + 0.050 = 0.290
Initial Slack = totDel - AvailTime
Initial Slack = 0.290 - -0.899 = 1.190
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.187
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.240 - 0.000 * 0.240 / 0.290 - 0.187 + 0.885 + 0.000 + 0.000 - 0.006 = 0.932
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[29] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.290
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.305 | 
     | regKey/\reg_reg[29] | CLK ^ -> Q ^ | DFFSR  | 0.167 |   0.167 |   -0.137 | 
     | mux_80/U4           | A ^ -> Y v   | MUX2X1 | 0.040 |   0.207 |   -0.098 | 
     | mux_80/U3           | A v -> Y ^   | INVX1  | 0.033 |   0.240 |   -0.065 | 
     | regKey/U86          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.272 |   -0.033 | 
     | regKey/U85          | A v -> Y ^   | INVX1  | 0.018 |   0.290 |   -0.014 | 
     | regKey/\reg_reg[10] | D ^          | DFFSR  | 0.000 |   0.290 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[10]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.096
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.096 + 0.078 = 0.175
Initial Slack = totDel - AvailTime
Initial Slack = 0.175 - -0.929 = 1.104
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.075
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.096 - 0.000 * 0.096 / 0.175 - 0.075 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: key[10]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.190
  Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |            |        |       |  Time   |   Time   | 
     |---------------------+------------+--------+-------+---------+----------| 
     |                     | key[10] v  |        |       |   0.016 |   -0.219 | 
     | mux_80/U4           | B v -> Y ^ | MUX2X1 | 0.058 |   0.074 |   -0.161 | 
     | mux_80/U3           | A ^ -> Y v | INVX1  | 0.038 |   0.112 |   -0.123 | 
     | regKey/U86          | A v -> Y ^ | MUX2X1 | 0.049 |   0.161 |   -0.073 | 
     | regKey/U85          | A ^ -> Y v | INVX1  | 0.029 |   0.190 |   -0.044 | 
     | regKey/\reg_reg[10] | D v        | DFFSR  | 0.000 |   0.190 |   -0.044 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[10]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.243
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.243 + 0.078 = 0.321
Initial Slack = totDel - AvailTime
Initial Slack = 0.321 - -0.929 = 1.250
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.189
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.243 - 0.000 * 0.243 / 0.321 - 0.189 + 0.885 + 0.000 + 0.000 - 0.004 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[29] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.321
  Slack Time                    0.365
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.365 | 
     | regKey/\reg_reg[29] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |   -0.213 | 
     | mux_80/U4           | A v -> Y ^   | MUX2X1 | 0.052 |   0.204 |   -0.161 | 
     | mux_80/U3           | A ^ -> Y v   | INVX1  | 0.038 |   0.243 |   -0.123 | 
     | regKey/U86          | A v -> Y ^   | MUX2X1 | 0.049 |   0.292 |   -0.073 | 
     | regKey/U85          | A ^ -> Y v   | INVX1  | 0.029 |   0.321 |   -0.044 | 
     | regKey/\reg_reg[10] | D v          | DFFSR  | 0.000 |   0.321 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[9]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.065
This Block's Segment Delay(segDel): 0.058
Total delay(totDel): 0.065 + 0.058 = 0.123
Initial Slack = totDel - AvailTime
Initial Slack = 0.123 - -0.899 = 1.023
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.051
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.065 - 0.000 * 0.065 / 0.123 - 0.051 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D (^) checked with rising edge of 'clk'
Beginpoint: key[9]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.148
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[9] ^   |        |       |   0.025 |   -0.138 | 
     | mux_80/U160        | B ^ -> Y v | MUX2X1 | 0.040 |   0.064 |   -0.098 | 
     | mux_80/U159        | A v -> Y ^ | INVX1  | 0.026 |   0.090 |   -0.073 | 
     | regKey/U322        | A ^ -> Y v | MUX2X1 | 0.032 |   0.121 |   -0.041 | 
     | regKey/U321        | A v -> Y ^ | INVX1  | 0.027 |   0.148 |   -0.014 | 
     | regKey/\reg_reg[9] | D ^        | DFFSR  | 0.000 |   0.148 |   -0.014 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[9]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.263
This Block's Segment Delay(segDel): 0.058
Total delay(totDel): 0.263 + 0.058 = 0.321
Initial Slack = totDel - AvailTime
Initial Slack = 0.321 - -0.899 = 1.220
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.204
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.263 - 0.000 * 0.263 / 0.321 - 0.204 + 0.885 + 0.000 + 0.000 - 0.006 = 0.937
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[28] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.321
  Slack Time                    0.335
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.335 | 
     | regKey/\reg_reg[28] | CLK ^ -> Q ^ | DFFSR  | 0.193 |   0.193 |   -0.142 | 
     | mux_80/U160         | A ^ -> Y v   | MUX2X1 | 0.044 |   0.237 |   -0.098 | 
     | mux_80/U159         | A v -> Y ^   | INVX1  | 0.026 |   0.263 |   -0.073 | 
     | regKey/U322         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.294 |   -0.041 | 
     | regKey/U321         | A v -> Y ^   | INVX1  | 0.027 |   0.321 |   -0.014 | 
     | regKey/\reg_reg[9]  | D ^          | DFFSR  | 0.000 |   0.321 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[9]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.105
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.105 + 0.083 = 0.188
Initial Slack = totDel - AvailTime
Initial Slack = 0.188 - -0.933 = 1.121
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.081
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.105 - 0.000 * 0.105 / 0.188 - 0.081 + 0.885 + 0.000 + 0.000 - 0.004 = 0.904
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D (v) checked with rising edge of 'clk'
Beginpoint: key[9]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.204
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[9] v   |        |       |   0.016 |   -0.236 | 
     | mux_80/U160        | B v -> Y ^ | MUX2X1 | 0.069 |   0.085 |   -0.167 | 
     | mux_80/U159        | A ^ -> Y v | INVX1  | 0.035 |   0.120 |   -0.131 | 
     | regKey/U322        | A v -> Y ^ | MUX2X1 | 0.049 |   0.169 |   -0.082 | 
     | regKey/U321        | A ^ -> Y v | INVX1  | 0.034 |   0.203 |   -0.048 | 
     | regKey/\reg_reg[9] | D v        | DFFSR  | 0.000 |   0.204 |   -0.048 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[9]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.254
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.254 + 0.083 = 0.338
Initial Slack = totDel - AvailTime
Initial Slack = 0.338 - -0.933 = 1.270
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.198
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.254 - 0.000 * 0.254 / 0.338 - 0.198 + 0.885 + 0.000 + 0.000 - 0.004 = 0.938
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[28] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.338
  Slack Time                    0.386
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.386 | 
     | regKey/\reg_reg[28] | CLK ^ -> Q v | DFFSR  | 0.157 |   0.157 |   -0.229 | 
     | mux_80/U160         | A v -> Y ^   | MUX2X1 | 0.062 |   0.219 |   -0.167 | 
     | mux_80/U159         | A ^ -> Y v   | INVX1  | 0.035 |   0.254 |   -0.131 | 
     | regKey/U322         | A v -> Y ^   | MUX2X1 | 0.049 |   0.303 |   -0.082 | 
     | regKey/U321         | A ^ -> Y v   | INVX1  | 0.034 |   0.337 |   -0.048 | 
     | regKey/\reg_reg[9]  | D v          | DFFSR  | 0.000 |   0.338 |   -0.048 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[8]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.055
This Block's Segment Delay(segDel): 0.065
Total delay(totDel): 0.055 + 0.065 = 0.120
Initial Slack = totDel - AvailTime
Initial Slack = 0.120 - -0.898 = 1.017
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.055 - 0.000 * 0.055 / 0.120 - 0.042 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D (^) checked with rising edge of 'clk'
Beginpoint: key[8]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.145
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[8] ^   |        |       |   0.025 |   -0.132 | 
     | mux_80/U158        | B ^ -> Y v | MUX2X1 | 0.033 |   0.058 |   -0.099 | 
     | mux_80/U157        | A v -> Y ^ | INVX1  | 0.021 |   0.079 |   -0.078 | 
     | regKey/U320        | A ^ -> Y v | MUX2X1 | 0.032 |   0.111 |   -0.046 | 
     | regKey/U319        | A v -> Y ^ | INVX1  | 0.033 |   0.144 |   -0.013 | 
     | regKey/\reg_reg[8] | D ^        | DFFSR  | 0.000 |   0.145 |   -0.013 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[8]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.225
This Block's Segment Delay(segDel): 0.065
Total delay(totDel): 0.225 + 0.065 = 0.290
Initial Slack = totDel - AvailTime
Initial Slack = 0.290 - -0.898 = 1.187
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.175
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.225 - 0.000 * 0.225 / 0.290 - 0.175 + 0.885 + 0.000 + 0.000 - 0.006 = 0.929
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[27] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.290
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.302 | 
     | regKey/\reg_reg[27] | CLK ^ -> Q ^ | DFFSR  | 0.164 |   0.164 |   -0.138 | 
     | mux_80/U158         | A ^ -> Y v   | MUX2X1 | 0.039 |   0.203 |   -0.099 | 
     | mux_80/U157         | A v -> Y ^   | INVX1  | 0.021 |   0.225 |   -0.078 | 
     | regKey/U320         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.257 |   -0.046 | 
     | regKey/U319         | A v -> Y ^   | INVX1  | 0.033 |   0.289 |   -0.013 | 
     | regKey/\reg_reg[8]  | D ^          | DFFSR  | 0.000 |   0.290 |   -0.013 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[8]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.051) = -0.936
Available budget after adjustments(AvailTime) = (0.000 - 0.936) = -0.936

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.088
Total delay(totDel): 0.089 + 0.088 = 0.177
Initial Slack = totDel - AvailTime
Initial Slack = 0.177 - -0.936 = 1.113
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.177 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D (v) checked with rising edge of 'clk'
Beginpoint: key[8]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.051
+ Phase Shift                   0.000
= Required Time                -0.051
  Arrival Time                  0.193
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[8] v   |        |       |   0.016 |   -0.228 | 
     | mux_80/U158        | B v -> Y ^ | MUX2X1 | 0.058 |   0.073 |   -0.170 | 
     | mux_80/U157        | A ^ -> Y v | INVX1  | 0.031 |   0.105 |   -0.139 | 
     | regKey/U320        | A v -> Y ^ | MUX2X1 | 0.050 |   0.154 |   -0.089 | 
     | regKey/U319        | A ^ -> Y v | INVX1  | 0.038 |   0.193 |   -0.051 | 
     | regKey/\reg_reg[8] | D v        | DFFSR  | 0.000 |   0.193 |   -0.051 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[8]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.051) = -0.936
Available budget after adjustments(AvailTime) = (0.000 - 0.936) = -0.936

External Segment Delay(extSegDel): 0.233
This Block's Segment Delay(segDel): 0.088
Total delay(totDel): 0.233 + 0.088 = 0.322
Initial Slack = totDel - AvailTime
Initial Slack = 0.322 - -0.936 = 1.257
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.181
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.233 - 0.000 * 0.233 / 0.322 - 0.181 + 0.885 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[27] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.051
+ Phase Shift                   0.000
= Required Time                -0.051
  Arrival Time                  0.322
  Slack Time                    0.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.372 | 
     | regKey/\reg_reg[27] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.222 | 
     | mux_80/U158         | A v -> Y ^   | MUX2X1 | 0.052 |   0.202 |   -0.170 | 
     | mux_80/U157         | A ^ -> Y v   | INVX1  | 0.031 |   0.233 |   -0.139 | 
     | regKey/U320         | A v -> Y ^   | MUX2X1 | 0.050 |   0.283 |   -0.089 | 
     | regKey/U319         | A ^ -> Y v   | INVX1  | 0.038 |   0.321 |   -0.051 | 
     | regKey/\reg_reg[8]  | D v          | DFFSR  | 0.000 |   0.322 |   -0.051 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[7]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.054
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.054 + 0.049 = 0.103
Initial Slack = totDel - AvailTime
Initial Slack = 0.103 - -0.899 = 1.003
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.054 - 0.000 * 0.054 / 0.103 - 0.042 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D (^) checked with rising edge of 'clk'
Beginpoint: key[7]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.128
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[7] ^   |        |       |   0.025 |   -0.118 | 
     | mux_80/U156        | B ^ -> Y v | MUX2X1 | 0.036 |   0.060 |   -0.082 | 
     | mux_80/U155        | A v -> Y ^ | INVX1  | 0.019 |   0.079 |   -0.063 | 
     | regKey/U318        | A ^ -> Y v | MUX2X1 | 0.033 |   0.112 |   -0.030 | 
     | regKey/U317        | A v -> Y ^ | INVX1  | 0.015 |   0.128 |   -0.014 | 
     | regKey/\reg_reg[7] | D ^        | DFFSR  | 0.000 |   0.128 |   -0.014 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[7]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.225
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.225 + 0.049 = 0.274
Initial Slack = totDel - AvailTime
Initial Slack = 0.274 - -0.899 = 1.174
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.175
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.225 - 0.000 * 0.225 / 0.274 - 0.175 + 0.885 + 0.000 + 0.000 - 0.005 = 0.930
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[26] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.274
  Slack Time                    0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.289 | 
     | regKey/\reg_reg[26] | CLK ^ -> Q ^ | DFFSR  | 0.165 |   0.165 |   -0.124 | 
     | mux_80/U156         | A ^ -> Y v   | MUX2X1 | 0.042 |   0.207 |   -0.082 | 
     | mux_80/U155         | A v -> Y ^   | INVX1  | 0.019 |   0.225 |   -0.063 | 
     | regKey/U318         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.259 |   -0.030 | 
     | regKey/U317         | A v -> Y ^   | INVX1  | 0.015 |   0.274 |   -0.014 | 
     | regKey/\reg_reg[7]  | D ^          | DFFSR  | 0.000 |   0.274 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[7]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.092
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.092 + 0.080 = 0.172
Initial Slack = totDel - AvailTime
Initial Slack = 0.172 - -0.928 = 1.101
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.072
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.092 - 0.000 * 0.092 / 0.172 - 0.072 + 0.885 + 0.000 + 0.000 - 0.003 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D (v) checked with rising edge of 'clk'
Beginpoint: key[7]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.188
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[7] v   |        |       |   0.016 |   -0.215 | 
     | mux_80/U156        | B v -> Y ^ | MUX2X1 | 0.062 |   0.078 |   -0.153 | 
     | mux_80/U155        | A ^ -> Y v | INVX1  | 0.030 |   0.108 |   -0.123 | 
     | regKey/U318        | A v -> Y ^ | MUX2X1 | 0.052 |   0.161 |   -0.071 | 
     | regKey/U317        | A ^ -> Y v | INVX1  | 0.028 |   0.188 |   -0.043 | 
     | regKey/\reg_reg[7] | D v        | DFFSR  | 0.000 |   0.188 |   -0.043 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[7]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.238
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.238 + 0.080 = 0.318
Initial Slack = totDel - AvailTime
Initial Slack = 0.318 - -0.928 = 1.246
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.185
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.238 - 0.000 * 0.238 / 0.318 - 0.185 + 0.885 + 0.000 + 0.000 - 0.003 = 0.935
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[26] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.318
  Slack Time                    0.361
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.361 | 
     | regKey/\reg_reg[26] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.210 | 
     | mux_80/U156         | A v -> Y ^   | MUX2X1 | 0.057 |   0.208 |   -0.153 | 
     | mux_80/U155         | A ^ -> Y v   | INVX1  | 0.030 |   0.238 |   -0.123 | 
     | regKey/U318         | A v -> Y ^   | MUX2X1 | 0.052 |   0.290 |   -0.071 | 
     | regKey/U317         | A ^ -> Y v   | INVX1  | 0.028 |   0.317 |   -0.043 | 
     | regKey/\reg_reg[7]  | D v          | DFFSR  | 0.000 |   0.318 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[6]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.061
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.061 + 0.052 = 0.113
Initial Slack = totDel - AvailTime
Initial Slack = 0.113 - -0.899 = 1.012
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.061 - 0.000 * 0.061 / 0.113 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D (^) checked with rising edge of 'clk'
Beginpoint: key[6]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.137
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[6] ^   |        |       |   0.025 |   -0.127 | 
     | mux_80/U134        | B ^ -> Y v | MUX2X1 | 0.034 |   0.058 |   -0.093 | 
     | mux_80/U133        | A v -> Y ^ | INVX1  | 0.027 |   0.085 |   -0.066 | 
     | regKey/U296        | A ^ -> Y v | MUX2X1 | 0.034 |   0.119 |   -0.033 | 
     | regKey/U295        | A v -> Y ^ | INVX1  | 0.019 |   0.137 |   -0.014 | 
     | regKey/\reg_reg[6] | D ^        | DFFSR  | 0.000 |   0.137 |   -0.014 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[6]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.231
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.231 + 0.052 = 0.283
Initial Slack = totDel - AvailTime
Initial Slack = 0.283 - -0.899 = 1.183
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.180
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.231 - 0.000 * 0.231 / 0.283 - 0.180 + 0.885 + 0.000 + 0.000 - 0.006 = 0.930
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[25] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.283
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.298 | 
     | regKey/\reg_reg[25] | CLK ^ -> Q ^ | DFFSR  | 0.165 |   0.165 |   -0.133 | 
     | mux_80/U134         | A ^ -> Y v   | MUX2X1 | 0.040 |   0.204 |   -0.093 | 
     | mux_80/U133         | A v -> Y ^   | INVX1  | 0.027 |   0.231 |   -0.066 | 
     | regKey/U296         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.265 |   -0.033 | 
     | regKey/U295         | A v -> Y ^   | INVX1  | 0.019 |   0.283 |   -0.014 | 
     | regKey/\reg_reg[6]  | D ^          | DFFSR  | 0.000 |   0.283 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[6]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.093
This Block's Segment Delay(segDel): 0.082
Total delay(totDel): 0.093 + 0.082 = 0.175
Initial Slack = totDel - AvailTime
Initial Slack = 0.175 - -0.929 = 1.105
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.073
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.093 - 0.000 * 0.093 / 0.175 - 0.073 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D (v) checked with rising edge of 'clk'
Beginpoint: key[6]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.191
  Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[6] v   |        |       |   0.016 |   -0.220 | 
     | mux_80/U134        | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |   -0.161 | 
     | mux_80/U133        | A ^ -> Y v | INVX1  | 0.035 |   0.109 |   -0.126 | 
     | regKey/U296        | A v -> Y ^ | MUX2X1 | 0.053 |   0.162 |   -0.074 | 
     | regKey/U295        | A ^ -> Y v | INVX1  | 0.030 |   0.191 |   -0.044 | 
     | regKey/\reg_reg[6] | D v        | DFFSR  | 0.000 |   0.191 |   -0.044 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[6]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.238
This Block's Segment Delay(segDel): 0.082
Total delay(totDel): 0.238 + 0.082 = 0.320
Initial Slack = totDel - AvailTime
Initial Slack = 0.320 - -0.929 = 1.250
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.185
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.238 - 0.000 * 0.238 / 0.320 - 0.185 + 0.885 + 0.000 + 0.000 - 0.004 = 0.934
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[25] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.320
  Slack Time                    0.365
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.365 | 
     | regKey/\reg_reg[25] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.214 | 
     | mux_80/U134         | A v -> Y ^   | MUX2X1 | 0.053 |   0.204 |   -0.161 | 
     | mux_80/U133         | A ^ -> Y v   | INVX1  | 0.035 |   0.238 |   -0.126 | 
     | regKey/U296         | A v -> Y ^   | MUX2X1 | 0.053 |   0.291 |   -0.074 | 
     | regKey/U295         | A ^ -> Y v   | INVX1  | 0.030 |   0.320 |   -0.044 | 
     | regKey/\reg_reg[6]  | D v          | DFFSR  | 0.000 |   0.320 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[5]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.056
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.056 + 0.048 = 0.104
Initial Slack = totDel - AvailTime
Initial Slack = 0.104 - -0.899 = 1.004
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.044
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.056 - 0.000 * 0.056 / 0.104 - 0.044 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D (^) checked with rising edge of 'clk'
Beginpoint: key[5]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.129
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[5] ^   |        |       |   0.025 |   -0.118 | 
     | mux_80/U112        | B ^ -> Y v | MUX2X1 | 0.035 |   0.060 |   -0.083 | 
     | mux_80/U111        | A v -> Y ^ | INVX1  | 0.021 |   0.081 |   -0.062 | 
     | regKey/U274        | A ^ -> Y v | MUX2X1 | 0.030 |   0.111 |   -0.032 | 
     | regKey/U273        | A v -> Y ^ | INVX1  | 0.018 |   0.129 |   -0.014 | 
     | regKey/\reg_reg[5] | D ^        | DFFSR  | 0.000 |   0.129 |   -0.014 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[5]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.220
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.220 + 0.048 = 0.268
Initial Slack = totDel - AvailTime
Initial Slack = 0.268 - -0.899 = 1.167
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.171
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.220 - 0.000 * 0.220 / 0.268 - 0.171 + 0.885 + 0.000 + 0.000 - 0.006 = 0.928
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[24] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.268
  Slack Time                    0.282
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.282 | 
     | regKey/\reg_reg[24] | CLK ^ -> Q ^ | DFFSR  | 0.160 |   0.160 |   -0.122 | 
     | mux_80/U112         | A ^ -> Y v   | MUX2X1 | 0.039 |   0.199 |   -0.083 | 
     | mux_80/U111         | A v -> Y ^   | INVX1  | 0.021 |   0.220 |   -0.062 | 
     | regKey/U274         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.250 |   -0.032 | 
     | regKey/U273         | A v -> Y ^   | INVX1  | 0.018 |   0.268 |   -0.014 | 
     | regKey/\reg_reg[5]  | D ^          | DFFSR  | 0.000 |   0.268 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[5]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.093
This Block's Segment Delay(segDel): 0.074
Total delay(totDel): 0.093 + 0.074 = 0.167
Initial Slack = totDel - AvailTime
Initial Slack = 0.167 - -0.929 = 1.096
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.072
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.093 - 0.000 * 0.093 / 0.167 - 0.072 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D (v) checked with rising edge of 'clk'
Beginpoint: key[5]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.183
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[5] v   |        |       |   0.016 |   -0.211 | 
     | mux_80/U112        | B v -> Y ^ | MUX2X1 | 0.061 |   0.077 |   -0.150 | 
     | mux_80/U111        | A ^ -> Y v | INVX1  | 0.031 |   0.109 |   -0.119 | 
     | regKey/U274        | A v -> Y ^ | MUX2X1 | 0.046 |   0.155 |   -0.073 | 
     | regKey/U273        | A ^ -> Y v | INVX1  | 0.029 |   0.183 |   -0.044 | 
     | regKey/\reg_reg[5] | D v        | DFFSR  | 0.000 |   0.183 |   -0.044 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[5]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.234
This Block's Segment Delay(segDel): 0.074
Total delay(totDel): 0.234 + 0.074 = 0.308
Initial Slack = totDel - AvailTime
Initial Slack = 0.308 - -0.929 = 1.237
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.182
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.234 - 0.000 * 0.234 / 0.308 - 0.182 + 0.885 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[24] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.308
  Slack Time                    0.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.352 | 
     | regKey/\reg_reg[24] | CLK ^ -> Q v | DFFSR  | 0.147 |   0.148 |   -0.205 | 
     | mux_80/U112         | A v -> Y ^   | MUX2X1 | 0.055 |   0.202 |   -0.150 | 
     | mux_80/U111         | A ^ -> Y v   | INVX1  | 0.031 |   0.234 |   -0.119 | 
     | regKey/U274         | A v -> Y ^   | MUX2X1 | 0.046 |   0.280 |   -0.073 | 
     | regKey/U273         | A ^ -> Y v   | INVX1  | 0.029 |   0.308 |   -0.044 | 
     | regKey/\reg_reg[5]  | D v          | DFFSR  | 0.000 |   0.308 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[4]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.057
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.057 + 0.051 = 0.108
Initial Slack = totDel - AvailTime
Initial Slack = 0.108 - -0.899 = 1.008
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.045
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.057 - 0.000 * 0.057 / 0.108 - 0.045 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D (^) checked with rising edge of 'clk'
Beginpoint: key[4]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.133
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[4] ^   |        |       |   0.025 |   -0.123 | 
     | mux_80/U90         | B ^ -> Y v | MUX2X1 | 0.031 |   0.056 |   -0.091 | 
     | mux_80/U89         | A v -> Y ^ | INVX1  | 0.026 |   0.082 |   -0.065 | 
     | regKey/U252        | A ^ -> Y v | MUX2X1 | 0.032 |   0.114 |   -0.033 | 
     | regKey/U251        | A v -> Y ^ | INVX1  | 0.018 |   0.133 |   -0.014 | 
     | regKey/\reg_reg[4] | D ^        | DFFSR  | 0.000 |   0.133 |   -0.014 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[4]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.219
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.219 + 0.051 = 0.270
Initial Slack = totDel - AvailTime
Initial Slack = 0.270 - -0.899 = 1.170
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.171
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.219 - 0.000 * 0.219 / 0.270 - 0.171 + 0.885 + 0.000 + 0.000 - 0.006 = 0.928
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.270
  Slack Time                    0.285
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.285 | 
     | regKey/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR  | 0.159 |   0.159 |   -0.126 | 
     | mux_80/U90          | A ^ -> Y v   | MUX2X1 | 0.035 |   0.193 |   -0.091 | 
     | mux_80/U89          | A v -> Y ^   | INVX1  | 0.026 |   0.219 |   -0.065 | 
     | regKey/U252         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.252 |   -0.033 | 
     | regKey/U251         | A v -> Y ^   | INVX1  | 0.019 |   0.270 |   -0.014 | 
     | regKey/\reg_reg[4]  | D ^          | DFFSR  | 0.000 |   0.270 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[4]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.088
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.088 + 0.080 = 0.167
Initial Slack = totDel - AvailTime
Initial Slack = 0.167 - -0.929 = 1.097
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.068
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.088 - 0.000 * 0.088 / 0.167 - 0.068 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D (v) checked with rising edge of 'clk'
Beginpoint: key[4]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.183
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[4] v   |        |       |   0.016 |   -0.212 | 
     | mux_80/U90         | B v -> Y ^ | MUX2X1 | 0.054 |   0.070 |   -0.158 | 
     | mux_80/U89         | A ^ -> Y v | INVX1  | 0.034 |   0.104 |   -0.124 | 
     | regKey/U252        | A v -> Y ^ | MUX2X1 | 0.050 |   0.154 |   -0.074 | 
     | regKey/U251        | A ^ -> Y v | INVX1  | 0.029 |   0.183 |   -0.044 | 
     | regKey/\reg_reg[4] | D v        | DFFSR  | 0.000 |   0.183 |   -0.044 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[4]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.228
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.228 + 0.080 = 0.307
Initial Slack = totDel - AvailTime
Initial Slack = 0.307 - -0.929 = 1.237
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.177
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.228 - 0.000 * 0.228 / 0.307 - 0.177 + 0.885 + 0.000 + 0.000 - 0.004 = 0.932
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[23] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.307
  Slack Time                    0.351
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.351 | 
     | regKey/\reg_reg[23] | CLK ^ -> Q v | DFFSR  | 0.146 |   0.146 |   -0.205 | 
     | mux_80/U90          | A v -> Y ^   | MUX2X1 | 0.047 |   0.194 |   -0.158 | 
     | mux_80/U89          | A ^ -> Y v   | INVX1  | 0.034 |   0.228 |   -0.124 | 
     | regKey/U252         | A v -> Y ^   | MUX2X1 | 0.050 |   0.278 |   -0.074 | 
     | regKey/U251         | A ^ -> Y v   | INVX1  | 0.029 |   0.307 |   -0.044 | 
     | regKey/\reg_reg[4]  | D v          | DFFSR  | 0.000 |   0.307 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[3]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.057
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.057 + 0.056 = 0.113
Initial Slack = totDel - AvailTime
Initial Slack = 0.113 - -0.899 = 1.013
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.045
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.057 - 0.000 * 0.057 / 0.113 - 0.045 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D (^) checked with rising edge of 'clk'
Beginpoint: key[3]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.138
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[3] ^   |        |       |   0.025 |   -0.128 | 
     | mux_80/U68         | B ^ -> Y v | MUX2X1 | 0.036 |   0.060 |   -0.092 | 
     | mux_80/U67         | A v -> Y ^ | INVX1  | 0.022 |   0.082 |   -0.070 | 
     | regKey/U150        | A ^ -> Y v | MUX2X1 | 0.030 |   0.113 |   -0.040 | 
     | regKey/U149        | A v -> Y ^ | INVX1  | 0.025 |   0.138 |   -0.015 | 
     | regKey/\reg_reg[3] | D ^        | DFFSR  | 0.000 |   0.138 |   -0.014 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[3]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.256
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.256 + 0.056 = 0.312
Initial Slack = totDel - AvailTime
Initial Slack = 0.312 - -0.899 = 1.211
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.199
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.256 - 0.000 * 0.256 / 0.312 - 0.199 + 0.885 + 0.000 + 0.000 - 0.006 = 0.936
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[22] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.312
  Slack Time                    0.326
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.326 | 
     | regKey/\reg_reg[22] | CLK ^ -> Q ^ | DFFSR  | 0.186 |   0.186 |   -0.140 | 
     | mux_80/U68          | A ^ -> Y v   | MUX2X1 | 0.048 |   0.234 |   -0.092 | 
     | mux_80/U67          | A v -> Y ^   | INVX1  | 0.022 |   0.256 |   -0.070 | 
     | regKey/U150         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.286 |   -0.040 | 
     | regKey/U149         | A v -> Y ^   | INVX1  | 0.025 |   0.311 |   -0.015 | 
     | regKey/\reg_reg[3]  | D ^          | DFFSR  | 0.000 |   0.312 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[3]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.094
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.094 + 0.080 = 0.174
Initial Slack = totDel - AvailTime
Initial Slack = 0.174 - -0.932 = 1.106
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.073
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.094 - 0.000 * 0.094 / 0.174 - 0.073 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D (v) checked with rising edge of 'clk'
Beginpoint: key[3]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.190
  Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[3] v   |        |       |   0.016 |   -0.221 | 
     | mux_80/U68         | B v -> Y ^ | MUX2X1 | 0.062 |   0.078 |   -0.159 | 
     | mux_80/U67         | A ^ -> Y v | INVX1  | 0.032 |   0.110 |   -0.128 | 
     | regKey/U150        | A v -> Y ^ | MUX2X1 | 0.047 |   0.156 |   -0.081 | 
     | regKey/U149        | A ^ -> Y v | INVX1  | 0.033 |   0.190 |   -0.047 | 
     | regKey/\reg_reg[3] | D v        | DFFSR  | 0.000 |   0.190 |   -0.047 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[3]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.256
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.256 + 0.080 = 0.336
Initial Slack = totDel - AvailTime
Initial Slack = 0.336 - -0.932 = 1.268
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.199
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.256 - 0.000 * 0.256 / 0.336 - 0.199 + 0.885 + 0.000 + 0.000 - 0.004 = 0.938
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[22] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.336
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.383 | 
     | regKey/\reg_reg[22] | CLK ^ -> Q v | DFFSR  | 0.164 |   0.164 |   -0.219 | 
     | mux_80/U68          | A v -> Y ^   | MUX2X1 | 0.060 |   0.224 |   -0.159 | 
     | mux_80/U67          | A ^ -> Y v   | INVX1  | 0.032 |   0.256 |   -0.128 | 
     | regKey/U150         | A v -> Y ^   | MUX2X1 | 0.047 |   0.303 |   -0.081 | 
     | regKey/U149         | A ^ -> Y v   | INVX1  | 0.033 |   0.336 |   -0.047 | 
     | regKey/\reg_reg[3]  | D v          | DFFSR  | 0.000 |   0.336 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[2]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.053
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.053 + 0.050 = 0.103
Initial Slack = totDel - AvailTime
Initial Slack = 0.103 - -0.899 = 1.003
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.041
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.053 - 0.000 * 0.053 / 0.103 - 0.041 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D (^) checked with rising edge of 'clk'
Beginpoint: key[2]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.128
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[2] ^   |        |       |   0.025 |   -0.118 | 
     | mux_80/U46         | B ^ -> Y v | MUX2X1 | 0.034 |   0.059 |   -0.084 | 
     | mux_80/U45         | A v -> Y ^ | INVX1  | 0.019 |   0.078 |   -0.064 | 
     | regKey/U128        | A ^ -> Y v | MUX2X1 | 0.033 |   0.111 |   -0.032 | 
     | regKey/U127        | A v -> Y ^ | INVX1  | 0.017 |   0.128 |   -0.014 | 
     | regKey/\reg_reg[2] | D ^        | DFFSR  | 0.000 |   0.128 |   -0.014 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[2]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.241
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.241 + 0.050 = 0.291
Initial Slack = totDel - AvailTime
Initial Slack = 0.291 - -0.899 = 1.190
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.187
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.241 - 0.000 * 0.241 / 0.291 - 0.187 + 0.885 + 0.000 + 0.000 - 0.005 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[21] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.291
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.305 | 
     | regKey/\reg_reg[21] | CLK ^ -> Q ^ | DFFSR  | 0.177 |   0.177 |   -0.128 | 
     | mux_80/U46          | A ^ -> Y v   | MUX2X1 | 0.044 |   0.221 |   -0.084 | 
     | mux_80/U45          | A v -> Y ^   | INVX1  | 0.019 |   0.240 |   -0.064 | 
     | regKey/U128         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.273 |   -0.032 | 
     | regKey/U127         | A v -> Y ^   | INVX1  | 0.017 |   0.291 |   -0.014 | 
     | regKey/\reg_reg[2]  | D ^          | DFFSR  | 0.000 |   0.291 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[2]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.089 + 0.080 = 0.169
Initial Slack = totDel - AvailTime
Initial Slack = 0.169 - -0.929 = 1.098
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.169 - 0.069 + 0.885 + 0.000 + 0.000 - 0.003 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D (v) checked with rising edge of 'clk'
Beginpoint: key[2]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.185
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[2] v   |        |       |   0.016 |   -0.213 | 
     | mux_80/U46         | B v -> Y ^ | MUX2X1 | 0.059 |   0.075 |   -0.154 | 
     | mux_80/U45         | A ^ -> Y v | INVX1  | 0.030 |   0.105 |   -0.124 | 
     | regKey/U128        | A v -> Y ^ | MUX2X1 | 0.051 |   0.156 |   -0.072 | 
     | regKey/U127        | A ^ -> Y v | INVX1  | 0.029 |   0.185 |   -0.044 | 
     | regKey/\reg_reg[2] | D v        | DFFSR  | 0.000 |   0.185 |   -0.044 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[2]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.244
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.244 + 0.080 = 0.324
Initial Slack = totDel - AvailTime
Initial Slack = 0.324 - -0.929 = 1.253
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.190
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.244 - 0.000 * 0.244 / 0.324 - 0.190 + 0.885 + 0.000 + 0.000 - 0.003 = 0.936
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[21] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.324
  Slack Time                    0.368
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.368 | 
     | regKey/\reg_reg[21] | CLK ^ -> Q v | DFFSR  | 0.158 |   0.158 |   -0.209 | 
     | mux_80/U46          | A v -> Y ^   | MUX2X1 | 0.056 |   0.214 |   -0.154 | 
     | mux_80/U45          | A ^ -> Y v   | INVX1  | 0.030 |   0.244 |   -0.124 | 
     | regKey/U128         | A v -> Y ^   | MUX2X1 | 0.051 |   0.295 |   -0.072 | 
     | regKey/U127         | A ^ -> Y v   | INVX1  | 0.029 |   0.324 |   -0.044 | 
     | regKey/\reg_reg[2]  | D v          | DFFSR  | 0.000 |   0.324 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[1]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.061
This Block's Segment Delay(segDel): 0.063
Total delay(totDel): 0.061 + 0.063 = 0.123
Initial Slack = totDel - AvailTime
Initial Slack = 0.123 - -0.899 = 1.022
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.061 - 0.000 * 0.061 / 0.123 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D (^) checked with rising edge of 'clk'
Beginpoint: key[1]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.148
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[1] ^   |        |       |   0.025 |   -0.137 | 
     | mux_80/U24         | B ^ -> Y v | MUX2X1 | 0.036 |   0.061 |   -0.101 | 
     | mux_80/U23         | A v -> Y ^ | INVX1  | 0.025 |   0.085 |   -0.077 | 
     | regKey/U106        | A ^ -> Y v | MUX2X1 | 0.032 |   0.118 |   -0.044 | 
     | regKey/U105        | A v -> Y ^ | INVX1  | 0.030 |   0.148 |   -0.014 | 
     | regKey/\reg_reg[1] | D ^        | DFFSR  | 0.000 |   0.148 |   -0.014 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[1]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.244
This Block's Segment Delay(segDel): 0.063
Total delay(totDel): 0.244 + 0.063 = 0.307
Initial Slack = totDel - AvailTime
Initial Slack = 0.307 - -0.899 = 1.206
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.190
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.244 - 0.000 * 0.244 / 0.307 - 0.190 + 0.885 + 0.000 + 0.000 - 0.006 = 0.933
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[20] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.307
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.321 | 
     | regKey/\reg_reg[20] | CLK ^ -> Q ^ | DFFSR  | 0.175 |   0.175 |   -0.147 | 
     | mux_80/U24          | A ^ -> Y v   | MUX2X1 | 0.045 |   0.220 |   -0.101 | 
     | mux_80/U23          | A v -> Y ^   | INVX1  | 0.025 |   0.244 |   -0.077 | 
     | regKey/U106         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.277 |   -0.044 | 
     | regKey/U105         | A v -> Y ^   | INVX1  | 0.030 |   0.307 |   -0.014 | 
     | regKey/\reg_reg[1]  | D ^          | DFFSR  | 0.000 |   0.307 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[1]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.097
This Block's Segment Delay(segDel): 0.087
Total delay(totDel): 0.097 + 0.087 = 0.184
Initial Slack = totDel - AvailTime
Initial Slack = 0.184 - -0.934 = 1.118
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.075
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.097 - 0.000 * 0.097 / 0.184 - 0.075 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D (v) checked with rising edge of 'clk'
Beginpoint: key[1]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.200
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[1] v   |        |       |   0.016 |   -0.233 | 
     | mux_80/U24         | B v -> Y ^ | MUX2X1 | 0.063 |   0.079 |   -0.171 | 
     | mux_80/U23         | A ^ -> Y v | INVX1  | 0.034 |   0.112 |   -0.137 | 
     | regKey/U106        | A v -> Y ^ | MUX2X1 | 0.050 |   0.163 |   -0.086 | 
     | regKey/U105        | A ^ -> Y v | INVX1  | 0.037 |   0.199 |   -0.050 | 
     | regKey/\reg_reg[1] | D v        | DFFSR  | 0.000 |   0.200 |   -0.049 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[1]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.249
This Block's Segment Delay(segDel): 0.087
Total delay(totDel): 0.249 + 0.087 = 0.337
Initial Slack = totDel - AvailTime
Initial Slack = 0.337 - -0.934 = 1.271
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.194
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.249 - 0.000 * 0.249 / 0.337 - 0.194 + 0.885 + 0.000 + 0.000 - 0.004 = 0.936
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[20] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.336
  Slack Time                    0.386
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.386 | 
     | regKey/\reg_reg[20] | CLK ^ -> Q v | DFFSR  | 0.157 |   0.157 |   -0.229 | 
     | mux_80/U24          | A v -> Y ^   | MUX2X1 | 0.058 |   0.215 |   -0.171 | 
     | mux_80/U23          | A ^ -> Y v   | INVX1  | 0.034 |   0.249 |   -0.137 | 
     | regKey/U106         | A v -> Y ^   | MUX2X1 | 0.050 |   0.299 |   -0.086 | 
     | regKey/U105         | A ^ -> Y v   | INVX1  | 0.037 |   0.336 |   -0.050 | 
     | regKey/\reg_reg[1]  | D v          | DFFSR  | 0.000 |   0.336 |   -0.049 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[0]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.010) = -0.895
Available budget after adjustments(AvailTime) = (0.000 - 0.895) = -0.895

External Segment Delay(extSegDel): 0.056
This Block's Segment Delay(segDel): 0.070
Total delay(totDel): 0.056 + 0.070 = 0.126
Initial Slack = totDel - AvailTime
Initial Slack = 0.126 - -0.895 = 1.021
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.043
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.056 - 0.000 * 0.056 / 0.126 - 0.043 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D (^) checked with rising edge of 'clk'
Beginpoint: key[0]                (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.010
+ Phase Shift                   0.000
= Required Time                -0.010
  Arrival Time                  0.151
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[0] ^   |        |       |   0.025 |   -0.136 | 
     | mux_80/U2          | B ^ -> Y v | MUX2X1 | 0.032 |   0.057 |   -0.104 | 
     | mux_80/U1          | A v -> Y ^ | INVX1  | 0.023 |   0.080 |   -0.081 | 
     | regKey/U84         | A ^ -> Y v | MUX2X1 | 0.032 |   0.113 |   -0.048 | 
     | regKey/U83         | A v -> Y ^ | INVX1  | 0.038 |   0.150 |   -0.011 | 
     | regKey/\reg_reg[0] | D ^        | DFFSR  | 0.000 |   0.151 |   -0.010 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[0]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.010) = -0.895
Available budget after adjustments(AvailTime) = (0.000 - 0.895) = -0.895

External Segment Delay(extSegDel): 0.224
This Block's Segment Delay(segDel): 0.070
Total delay(totDel): 0.224 + 0.070 = 0.294
Initial Slack = totDel - AvailTime
Initial Slack = 0.294 - -0.895 = 1.189
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.174
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.224 - 0.000 * 0.224 / 0.294 - 0.174 + 0.885 + 0.000 + 0.000 - 0.006 = 0.929
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[19] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.010
+ Phase Shift                   0.000
= Required Time                -0.010
  Arrival Time                  0.294
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.304 | 
     | regKey/\reg_reg[19] | CLK ^ -> Q ^ | DFFSR  | 0.163 |   0.163 |   -0.141 | 
     | mux_80/U2           | A ^ -> Y v   | MUX2X1 | 0.037 |   0.200 |   -0.104 | 
     | mux_80/U1           | A v -> Y ^   | INVX1  | 0.023 |   0.224 |   -0.081 | 
     | regKey/U84          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.256 |   -0.048 | 
     | regKey/U83          | A v -> Y ^   | INVX1  | 0.038 |   0.294 |   -0.011 | 
     | regKey/\reg_reg[0]  | D ^          | DFFSR  | 0.000 |   0.294 |   -0.010 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[0]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.053) = -0.938
Available budget after adjustments(AvailTime) = (0.000 - 0.938) = -0.938

External Segment Delay(extSegDel): 0.088
This Block's Segment Delay(segDel): 0.092
Total delay(totDel): 0.088 + 0.092 = 0.180
Initial Slack = totDel - AvailTime
Initial Slack = 0.180 - -0.938 = 1.118
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.068
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.088 - 0.000 * 0.088 / 0.180 - 0.068 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D (v) checked with rising edge of 'clk'
Beginpoint: key[0]                (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
= Required Time                -0.053
  Arrival Time                  0.196
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |            |        |       |  Time   |   Time   | 
     |--------------------+------------+--------+-------+---------+----------| 
     |                    | key[0] v   |        |       |   0.016 |   -0.233 | 
     | mux_80/U2          | B v -> Y ^ | MUX2X1 | 0.056 |   0.071 |   -0.177 | 
     | mux_80/U1          | A ^ -> Y v | INVX1  | 0.032 |   0.104 |   -0.145 | 
     | regKey/U84         | A v -> Y ^ | MUX2X1 | 0.050 |   0.154 |   -0.095 | 
     | regKey/U83         | A ^ -> Y v | INVX1  | 0.041 |   0.195 |   -0.053 | 
     | regKey/\reg_reg[0] | D v        | DFFSR  | 0.000 |   0.196 |   -0.053 | 
     +-----------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[0]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.053) = -0.938
Available budget after adjustments(AvailTime) = (0.000 - 0.938) = -0.938

External Segment Delay(extSegDel): 0.231
This Block's Segment Delay(segDel): 0.092
Total delay(totDel): 0.231 + 0.092 = 0.323
Initial Slack = totDel - AvailTime
Initial Slack = 0.323 - -0.938 = 1.261
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.180
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.231 - 0.000 * 0.231 / 0.323 - 0.180 + 0.885 + 0.000 + 0.000 - 0.004 = 0.932
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[19] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
= Required Time                -0.053
  Arrival Time                  0.323
  Slack Time                    0.376
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.376 | 
     | regKey/\reg_reg[19] | CLK ^ -> Q v | DFFSR  | 0.149 |   0.150 |   -0.226 | 
     | mux_80/U2           | A v -> Y ^   | MUX2X1 | 0.049 |   0.199 |   -0.177 | 
     | mux_80/U1           | A ^ -> Y v   | INVX1  | 0.032 |   0.231 |   -0.145 | 
     | regKey/U84          | A v -> Y ^   | MUX2X1 | 0.050 |   0.281 |   -0.095 | 
     | regKey/U83          | A ^ -> Y v   | INVX1  | 0.041 |   0.323 |   -0.053 | 
     | regKey/\reg_reg[0]  | D v          | DFFSR  | 0.000 |   0.323 |   -0.053 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[79]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.117
This Block's Segment Delay(segDel): 0.158
Total delay(totDel): 0.117 + 0.158 = 0.275
Initial Slack = totDel - AvailTime
Initial Slack = 0.275 - -0.899 = 1.174
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.117 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.016
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[79] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.275
  Slack Time                    0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.289 | 
     | regKey/\reg_reg[79] | CLK ^ -> Q ^ | DFFSR  | 0.158 |   0.158 |   -0.131 | 
     | mux_80/U114         | A ^ -> Y v   | MUX2X1 | 0.036 |   0.194 |   -0.095 | 
     | mux_80/U113         | A v -> Y ^   | INVX1  | 0.025 |   0.219 |   -0.070 | 
     | regKey/U276         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.253 |   -0.036 | 
     | regKey/U275         | A v -> Y ^   | INVX1  | 0.022 |   0.275 |   -0.014 | 
     | regKey/\reg_reg[60] | D ^          | DFFSR  | 0.000 |   0.275 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[79]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.168
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.168 + 0.146 = 0.314
Initial Slack = totDel - AvailTime
Initial Slack = 0.314 - -0.931 = 1.245
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.168 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.046 = 1.099
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[79] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.314
  Slack Time                    0.360
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.360 | 
     | regKey/\reg_reg[79] | CLK ^ -> Q v | DFFSR  | 0.146 |   0.146 |   -0.214 | 
     | mux_80/U114         | A v -> Y ^   | MUX2X1 | 0.050 |   0.196 |   -0.164 | 
     | mux_80/U113         | A ^ -> Y v   | INVX1  | 0.033 |   0.229 |   -0.130 | 
     | regKey/U276         | A v -> Y ^   | MUX2X1 | 0.053 |   0.282 |   -0.078 | 
     | regKey/U275         | A ^ -> Y v   | INVX1  | 0.032 |   0.314 |   -0.046 | 
     | regKey/\reg_reg[60] | D v          | DFFSR  | 0.000 |   0.314 |   -0.046 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[78]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.113
This Block's Segment Delay(segDel): 0.160
Total delay(totDel): 0.113 + 0.160 = 0.272
Initial Slack = totDel - AvailTime
Initial Slack = 0.272 - -0.899 = 1.171
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.113 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.012
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[78] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.272
  Slack Time                    0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.286 | 
     | regKey/\reg_reg[78] | CLK ^ -> Q ^ | DFFSR  | 0.160 |   0.159 |   -0.127 | 
     | mux_80/U110         | A ^ -> Y v   | MUX2X1 | 0.038 |   0.198 |   -0.089 | 
     | mux_80/U109         | A v -> Y ^   | INVX1  | 0.025 |   0.223 |   -0.063 | 
     | regKey/U272         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.254 |   -0.032 | 
     | regKey/U271         | A v -> Y ^   | INVX1  | 0.018 |   0.272 |   -0.014 | 
     | regKey/\reg_reg[59] | D ^          | DFFSR  | 0.000 |   0.272 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[78]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.165
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.165 + 0.147 = 0.312
Initial Slack = totDel - AvailTime
Initial Slack = 0.312 - -0.929 = 1.241
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.165 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.094
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[78] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.312
  Slack Time                    0.356
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.356 | 
     | regKey/\reg_reg[78] | CLK ^ -> Q v | DFFSR  | 0.147 |   0.147 |   -0.209 | 
     | mux_80/U110         | A v -> Y ^   | MUX2X1 | 0.054 |   0.201 |   -0.155 | 
     | mux_80/U109         | A ^ -> Y v   | INVX1  | 0.034 |   0.235 |   -0.121 | 
     | regKey/U272         | A v -> Y ^   | MUX2X1 | 0.049 |   0.283 |   -0.073 | 
     | regKey/U271         | A ^ -> Y v   | INVX1  | 0.029 |   0.312 |   -0.044 | 
     | regKey/\reg_reg[59] | D v          | DFFSR  | 0.000 |   0.312 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[77]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.118
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.118 + 0.174 = 0.291
Initial Slack = totDel - AvailTime
Initial Slack = 0.291 - -0.899 = 1.191
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.118 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.017
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[77] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.291
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.306 | 
     | regKey/\reg_reg[77] | CLK ^ -> Q ^ | DFFSR  | 0.173 |   0.173 |   -0.133 | 
     | mux_80/U108         | A ^ -> Y v   | MUX2X1 | 0.040 |   0.213 |   -0.093 | 
     | mux_80/U107         | A v -> Y ^   | INVX1  | 0.029 |   0.242 |   -0.064 | 
     | regKey/U270         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.276 |   -0.030 | 
     | regKey/U269         | A v -> Y ^   | INVX1  | 0.016 |   0.291 |   -0.014 | 
     | regKey/\reg_reg[58] | D ^          | DFFSR  | 0.000 |   0.291 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[77]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.165
This Block's Segment Delay(segDel): 0.156
Total delay(totDel): 0.165 + 0.156 = 0.322
Initial Slack = totDel - AvailTime
Initial Slack = 0.322 - -0.928 = 1.250
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.165 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.043 = 1.093
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[77] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.322
  Slack Time                    0.365
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.365 | 
     | regKey/\reg_reg[77] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.156 |   -0.209 | 
     | mux_80/U108         | A v -> Y ^   | MUX2X1 | 0.050 |   0.205 |   -0.159 | 
     | mux_80/U107         | A ^ -> Y v   | INVX1  | 0.036 |   0.241 |   -0.123 | 
     | regKey/U270         | A v -> Y ^   | MUX2X1 | 0.052 |   0.294 |   -0.071 | 
     | regKey/U269         | A ^ -> Y v   | INVX1  | 0.028 |   0.322 |   -0.043 | 
     | regKey/\reg_reg[58] | D v          | DFFSR  | 0.000 |   0.322 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[76]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.136
This Block's Segment Delay(segDel): 0.211
Total delay(totDel): 0.136 + 0.211 = 0.347
Initial Slack = totDel - AvailTime
Initial Slack = 0.347 - -0.899 = 1.246
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.136 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.036
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[76] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.347
  Slack Time                    0.361
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.361 | 
     | regKey/\reg_reg[76] | CLK ^ -> Q ^ | DFFSR  | 0.209 |   0.209 |   -0.152 | 
     | mux_80/U106         | A ^ -> Y v   | MUX2X1 | 0.055 |   0.264 |   -0.097 | 
     | mux_80/U105         | A v -> Y ^   | INVX1  | 0.029 |   0.293 |   -0.068 | 
     | regKey/U268         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.325 |   -0.037 | 
     | regKey/U267         | A v -> Y ^   | INVX1  | 0.022 |   0.347 |   -0.014 | 
     | regKey/\reg_reg[57] | D ^          | DFFSR  | 0.000 |   0.347 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[76]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.194
This Block's Segment Delay(segDel): 0.164
Total delay(totDel): 0.194 + 0.164 = 0.358
Initial Slack = totDel - AvailTime
Initial Slack = 0.358 - -0.931 = 1.289
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.194 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.046 = 1.125
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[76] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.358
  Slack Time                    0.404
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.404 | 
     | regKey/\reg_reg[76] | CLK ^ -> Q v | DFFSR  | 0.163 |   0.163 |   -0.241 | 
     | mux_80/U106         | A v -> Y ^   | MUX2X1 | 0.074 |   0.237 |   -0.167 | 
     | mux_80/U105         | A ^ -> Y v   | INVX1  | 0.041 |   0.278 |   -0.126 | 
     | regKey/U268         | A v -> Y ^   | MUX2X1 | 0.049 |   0.327 |   -0.077 | 
     | regKey/U267         | A ^ -> Y v   | INVX1  | 0.031 |   0.358 |   -0.046 | 
     | regKey/\reg_reg[57] | D v          | DFFSR  | 0.000 |   0.358 |   -0.046 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[75]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.896
Available budget after adjustments(AvailTime) = (0.000 - 0.896) = -0.896

External Segment Delay(extSegDel): 0.126
This Block's Segment Delay(segDel): 0.158
Total delay(totDel): 0.126 + 0.158 = 0.284
Initial Slack = totDel - AvailTime
Initial Slack = 0.284 - -0.896 = 1.180
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.126 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.011 = 1.022
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[75] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.284
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.295 | 
     | regKey/\reg_reg[75] | CLK ^ -> Q ^ | DFFSR  | 0.158 |   0.158 |   -0.137 | 
     | mux_80/U104         | A ^ -> Y v   | MUX2X1 | 0.036 |   0.194 |   -0.101 | 
     | mux_80/U103         | A v -> Y ^   | INVX1  | 0.020 |   0.214 |   -0.081 | 
     | regKey/U266         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.248 |   -0.047 | 
     | regKey/U265         | A v -> Y ^   | INVX1  | 0.035 |   0.283 |   -0.012 | 
     | regKey/\reg_reg[56] | D ^          | DFFSR  | 0.000 |   0.284 |   -0.011 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[75]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.052) = -0.937
Available budget after adjustments(AvailTime) = (0.000 - 0.937) = -0.937

External Segment Delay(extSegDel): 0.174
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.174 + 0.146 = 0.320
Initial Slack = totDel - AvailTime
Initial Slack = 0.320 - -0.937 = 1.257
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.174 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.052 = 1.111
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[75] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.052
  Arrival Time                  0.320
  Slack Time                    0.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.372 | 
     | regKey/\reg_reg[75] | CLK ^ -> Q v | DFFSR  | 0.146 |   0.146 |   -0.226 | 
     | mux_80/U104         | A v -> Y ^   | MUX2X1 | 0.051 |   0.197 |   -0.175 | 
     | mux_80/U103         | A ^ -> Y v   | INVX1  | 0.030 |   0.227 |   -0.145 | 
     | regKey/U266         | A v -> Y ^   | MUX2X1 | 0.053 |   0.280 |   -0.092 | 
     | regKey/U265         | A ^ -> Y v   | INVX1  | 0.040 |   0.320 |   -0.052 | 
     | regKey/\reg_reg[56] | D v          | DFFSR  | 0.000 |   0.320 |   -0.052 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[74]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.120 + 0.175 = 0.295
Initial Slack = totDel - AvailTime
Initial Slack = 0.295 - -0.899 = 1.195
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.120 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.020
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[74] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.295
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.309 | 
     | regKey/\reg_reg[74] | CLK ^ -> Q ^ | DFFSR  | 0.174 |   0.174 |   -0.135 | 
     | mux_80/U102         | A ^ -> Y v   | MUX2X1 | 0.040 |   0.214 |   -0.095 | 
     | mux_80/U101         | A v -> Y ^   | INVX1  | 0.029 |   0.243 |   -0.067 | 
     | regKey/U264         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.275 |   -0.034 | 
     | regKey/U263         | A v -> Y ^   | INVX1  | 0.020 |   0.295 |   -0.014 | 
     | regKey/\reg_reg[55] | D ^          | DFFSR  | 0.000 |   0.295 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[74]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.165
This Block's Segment Delay(segDel): 0.157
Total delay(totDel): 0.165 + 0.157 = 0.322
Initial Slack = totDel - AvailTime
Initial Slack = 0.322 - -0.930 = 1.252
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.165 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.094
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[74] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.322
  Slack Time                    0.367
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.367 | 
     | regKey/\reg_reg[74] | CLK ^ -> Q v | DFFSR  | 0.157 |   0.157 |   -0.210 | 
     | mux_80/U102         | A v -> Y ^   | MUX2X1 | 0.049 |   0.205 |   -0.161 | 
     | mux_80/U101         | A ^ -> Y v   | INVX1  | 0.036 |   0.241 |   -0.126 | 
     | regKey/U264         | A v -> Y ^   | MUX2X1 | 0.050 |   0.291 |   -0.075 | 
     | regKey/U263         | A ^ -> Y v   | INVX1  | 0.030 |   0.322 |   -0.045 | 
     | regKey/\reg_reg[55] | D v          | DFFSR  | 0.000 |   0.322 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[73]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.111
This Block's Segment Delay(segDel): 0.170
Total delay(totDel): 0.111 + 0.170 = 0.281
Initial Slack = totDel - AvailTime
Initial Slack = 0.281 - -0.899 = 1.181
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.111 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.010
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[73] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.281
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.295 | 
     | regKey/\reg_reg[73] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |   -0.126 | 
     | mux_80/U100         | A ^ -> Y v   | MUX2X1 | 0.039 |   0.208 |   -0.087 | 
     | mux_80/U99          | A v -> Y ^   | INVX1  | 0.022 |   0.230 |   -0.065 | 
     | regKey/U262         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.261 |   -0.034 | 
     | regKey/U261         | A v -> Y ^   | INVX1  | 0.020 |   0.281 |   -0.014 | 
     | regKey/\reg_reg[54] | D ^          | DFFSR  | 0.000 |   0.281 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[73]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.157
This Block's Segment Delay(segDel): 0.154
Total delay(totDel): 0.157 + 0.154 = 0.312
Initial Slack = totDel - AvailTime
Initial Slack = 0.312 - -0.930 = 1.242
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.157 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.087
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[73] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.312
  Slack Time                    0.357
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.357 | 
     | regKey/\reg_reg[73] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |   -0.203 | 
     | mux_80/U100         | A v -> Y ^   | MUX2X1 | 0.049 |   0.202 |   -0.154 | 
     | mux_80/U99          | A ^ -> Y v   | INVX1  | 0.031 |   0.234 |   -0.123 | 
     | regKey/U262         | A v -> Y ^   | MUX2X1 | 0.048 |   0.282 |   -0.075 | 
     | regKey/U261         | A ^ -> Y v   | INVX1  | 0.030 |   0.312 |   -0.045 | 
     | regKey/\reg_reg[54] | D v          | DFFSR  | 0.000 |   0.312 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[72]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.128
This Block's Segment Delay(segDel): 0.169
Total delay(totDel): 0.128 + 0.169 = 0.296
Initial Slack = totDel - AvailTime
Initial Slack = 0.296 - -0.899 = 1.196
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.128 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.027
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.296
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.311 | 
     | regKey/\reg_reg[72] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |   -0.142 | 
     | mux_80/U98          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.210 |   -0.101 | 
     | mux_80/U97          | A v -> Y ^   | INVX1  | 0.039 |   0.249 |   -0.062 | 
     | regKey/U260         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.281 |   -0.030 | 
     | regKey/U259         | A v -> Y ^   | INVX1  | 0.016 |   0.296 |   -0.014 | 
     | regKey/\reg_reg[53] | D ^          | DFFSR  | 0.000 |   0.296 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[72]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.173
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.173 + 0.153 = 0.326
Initial Slack = totDel - AvailTime
Initial Slack = 0.326 - -0.928 = 1.254
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.173 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.043 = 1.101
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.326
  Slack Time                    0.369
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.369 | 
     | regKey/\reg_reg[72] | CLK ^ -> Q v | DFFSR  | 0.153 |   0.153 |   -0.216 | 
     | mux_80/U98          | A v -> Y ^   | MUX2X1 | 0.054 |   0.207 |   -0.163 | 
     | mux_80/U97          | A ^ -> Y v   | INVX1  | 0.043 |   0.249 |   -0.120 | 
     | regKey/U260         | A v -> Y ^   | MUX2X1 | 0.049 |   0.298 |   -0.071 | 
     | regKey/U259         | A ^ -> Y v   | INVX1  | 0.028 |   0.326 |   -0.043 | 
     | regKey/\reg_reg[53] | D v          | DFFSR  | 0.000 |   0.326 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[71]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.212
This Block's Segment Delay(segDel): 0.424
Total delay(totDel): 0.212 + 0.424 = 0.636
Initial Slack = totDel - AvailTime
Initial Slack = 0.636 - -0.899 = 1.535
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.212 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.111
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[71] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.636
  Slack Time                    0.650
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.650 | 
     | regKey/\reg_reg[71] | CLK ^ -> Q ^ | DFFSR  | 0.422 |   0.422 |   -0.228 | 
     | mux_80/U96          | A ^ -> Y v   | MUX2X1 | 0.134 |   0.556 |   -0.094 | 
     | mux_80/U95          | A v -> Y ^   | INVX1  | 0.027 |   0.584 |   -0.067 | 
     | regKey/U258         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.615 |   -0.035 | 
     | regKey/U257         | A v -> Y ^   | INVX1  | 0.021 |   0.636 |   -0.014 | 
     | regKey/\reg_reg[52] | D ^          | DFFSR  | 0.000 |   0.636 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[71]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.164
This Block's Segment Delay(segDel): 0.167
Total delay(totDel): 0.164 + 0.167 = 0.331
Initial Slack = totDel - AvailTime
Initial Slack = 0.331 - -0.930 = 1.262
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.164 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.094
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[71] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.331
  Slack Time                    0.377
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.377 | 
     | regKey/\reg_reg[71] | CLK ^ -> Q v | DFFSR  | 0.166 |   0.166 |   -0.211 | 
     | mux_80/U96          | A v -> Y ^   | MUX2X1 | 0.051 |   0.217 |   -0.160 | 
     | mux_80/U95          | A ^ -> Y v   | INVX1  | 0.035 |   0.252 |   -0.125 | 
     | regKey/U258         | A v -> Y ^   | MUX2X1 | 0.049 |   0.300 |   -0.076 | 
     | regKey/U257         | A ^ -> Y v   | INVX1  | 0.031 |   0.331 |   -0.045 | 
     | regKey/\reg_reg[52] | D v          | DFFSR  | 0.000 |   0.331 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[70]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.209
This Block's Segment Delay(segDel): 0.424
Total delay(totDel): 0.209 + 0.424 = 0.632
Initial Slack = totDel - AvailTime
Initial Slack = 0.632 - -0.899 = 1.532
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.209 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.108
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[70] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.632
  Slack Time                    0.647
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.647 | 
     | regKey/\reg_reg[70] | CLK ^ -> Q ^ | DFFSR  | 0.423 |   0.423 |   -0.224 | 
     | mux_80/U94          | A ^ -> Y v   | MUX2X1 | 0.135 |   0.558 |   -0.089 | 
     | mux_80/U93          | A v -> Y ^   | INVX1  | 0.021 |   0.579 |   -0.068 | 
     | regKey/U256         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.613 |   -0.033 | 
     | regKey/U255         | A v -> Y ^   | INVX1  | 0.019 |   0.632 |   -0.014 | 
     | regKey/\reg_reg[51] | D ^          | DFFSR  | 0.000 |   0.632 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[70]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.168
This Block's Segment Delay(segDel): 0.156
Total delay(totDel): 0.168 + 0.156 = 0.323
Initial Slack = totDel - AvailTime
Initial Slack = 0.323 - -0.929 = 1.253
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.168 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.097
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[70] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.323
  Slack Time                    0.368
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.368 | 
     | regKey/\reg_reg[70] | CLK ^ -> Q v | DFFSR  | 0.155 |   0.155 |   -0.213 | 
     | mux_80/U94          | A v -> Y ^   | MUX2X1 | 0.053 |   0.208 |   -0.160 | 
     | mux_80/U93          | A ^ -> Y v   | INVX1  | 0.031 |   0.239 |   -0.129 | 
     | regKey/U256         | A v -> Y ^   | MUX2X1 | 0.054 |   0.293 |   -0.075 | 
     | regKey/U255         | A ^ -> Y v   | INVX1  | 0.030 |   0.323 |   -0.045 | 
     | regKey/\reg_reg[51] | D v          | DFFSR  | 0.000 |   0.323 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[69]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.217
This Block's Segment Delay(segDel): 0.426
Total delay(totDel): 0.217 + 0.426 = 0.642
Initial Slack = totDel - AvailTime
Initial Slack = 0.642 - -0.899 = 1.542
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.217 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.116
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.642
  Slack Time                    0.656
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.656 | 
     | regKey/\reg_reg[69] | CLK ^ -> Q ^ | DFFSR  | 0.424 |   0.424 |   -0.233 | 
     | mux_80/U92          | A ^ -> Y v   | MUX2X1 | 0.142 |   0.566 |   -0.091 | 
     | mux_80/U91          | A v -> Y ^   | INVX1  | 0.024 |   0.589 |   -0.067 | 
     | regKey/U254         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.622 |   -0.034 | 
     | regKey/U253         | A v -> Y ^   | INVX1  | 0.020 |   0.642 |   -0.014 | 
     | regKey/\reg_reg[50] | D ^          | DFFSR  | 0.000 |   0.642 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[69]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.182
This Block's Segment Delay(segDel): 0.167
Total delay(totDel): 0.182 + 0.167 = 0.348
Initial Slack = totDel - AvailTime
Initial Slack = 0.348 - -0.930 = 1.278
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.182 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.111
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.348
  Slack Time                    0.393
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.393 | 
     | regKey/\reg_reg[69] | CLK ^ -> Q v | DFFSR  | 0.164 |   0.164 |   -0.229 | 
     | mux_80/U92          | A v -> Y ^   | MUX2X1 | 0.067 |   0.231 |   -0.162 | 
     | mux_80/U91          | A ^ -> Y v   | INVX1  | 0.034 |   0.266 |   -0.127 | 
     | regKey/U254         | A v -> Y ^   | MUX2X1 | 0.052 |   0.318 |   -0.075 | 
     | regKey/U253         | A ^ -> Y v   | INVX1  | 0.031 |   0.348 |   -0.045 | 
     | regKey/\reg_reg[50] | D v          | DFFSR  | 0.000 |   0.348 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[68]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.114
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.114 + 0.174 = 0.287
Initial Slack = totDel - AvailTime
Initial Slack = 0.287 - -0.899 = 1.187
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.114 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.013
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[68] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.287
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.302 | 
     | regKey/\reg_reg[68] | CLK ^ -> Q ^ | DFFSR  | 0.172 |   0.172 |   -0.129 | 
     | mux_80/U88          | A ^ -> Y v   | MUX2X1 | 0.034 |   0.206 |   -0.095 | 
     | mux_80/U87          | A v -> Y ^   | INVX1  | 0.029 |   0.235 |   -0.067 | 
     | regKey/U250         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.269 |   -0.033 | 
     | regKey/U249         | A v -> Y ^   | INVX1  | 0.019 |   0.287 |   -0.014 | 
     | regKey/\reg_reg[49] | D ^          | DFFSR  | 0.000 |   0.287 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[68]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.165
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.165 + 0.168 = 0.334
Initial Slack = totDel - AvailTime
Initial Slack = 0.334 - -0.929 = 1.263
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.165 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.095
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[68] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.333
  Slack Time                    0.378
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.378 | 
     | regKey/\reg_reg[68] | CLK ^ -> Q v | DFFSR  | 0.167 |   0.167 |   -0.211 | 
     | mux_80/U88          | A v -> Y ^   | MUX2X1 | 0.049 |   0.215 |   -0.163 | 
     | mux_80/U87          | A ^ -> Y v   | INVX1  | 0.035 |   0.251 |   -0.127 | 
     | regKey/U250         | A v -> Y ^   | MUX2X1 | 0.053 |   0.304 |   -0.074 | 
     | regKey/U249         | A ^ -> Y v   | INVX1  | 0.030 |   0.333 |   -0.045 | 
     | regKey/\reg_reg[49] | D v          | DFFSR  | 0.000 |   0.333 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[67]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.118
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.118 + 0.174 = 0.291
Initial Slack = totDel - AvailTime
Initial Slack = 0.291 - -0.899 = 1.191
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.118 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.017
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[67] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.291
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.306 | 
     | regKey/\reg_reg[67] | CLK ^ -> Q ^ | DFFSR  | 0.173 |   0.173 |   -0.133 | 
     | mux_80/U86          | A ^ -> Y v   | MUX2X1 | 0.046 |   0.219 |   -0.086 | 
     | mux_80/U85          | A v -> Y ^   | INVX1  | 0.022 |   0.241 |   -0.064 | 
     | regKey/U248         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.273 |   -0.033 | 
     | regKey/U247         | A v -> Y ^   | INVX1  | 0.018 |   0.291 |   -0.014 | 
     | regKey/\reg_reg[48] | D ^          | DFFSR  | 0.000 |   0.291 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[67]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.171
This Block's Segment Delay(segDel): 0.157
Total delay(totDel): 0.171 + 0.157 = 0.328
Initial Slack = totDel - AvailTime
Initial Slack = 0.328 - -0.929 = 1.257
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.171 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.100
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[67] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.327
  Slack Time                    0.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.372 | 
     | regKey/\reg_reg[67] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.156 |   -0.216 | 
     | mux_80/U86          | A v -> Y ^   | MUX2X1 | 0.061 |   0.217 |   -0.155 | 
     | mux_80/U85          | A ^ -> Y v   | INVX1  | 0.033 |   0.250 |   -0.122 | 
     | regKey/U248         | A v -> Y ^   | MUX2X1 | 0.049 |   0.299 |   -0.073 | 
     | regKey/U247         | A ^ -> Y v   | INVX1  | 0.029 |   0.327 |   -0.044 | 
     | regKey/\reg_reg[48] | D v          | DFFSR  | 0.000 |   0.327 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[66]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.119
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.119 + 0.168 = 0.287
Initial Slack = totDel - AvailTime
Initial Slack = 0.287 - -0.899 = 1.187
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.119 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.018
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[66] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.287
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.302 | 
     | regKey/\reg_reg[66] | CLK ^ -> Q ^ | DFFSR  | 0.168 |   0.168 |   -0.134 | 
     | mux_80/U84          | A ^ -> Y v   | MUX2X1 | 0.039 |   0.207 |   -0.095 | 
     | mux_80/U83          | A v -> Y ^   | INVX1  | 0.029 |   0.236 |   -0.066 | 
     | regKey/U246         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.267 |   -0.035 | 
     | regKey/U245         | A v -> Y ^   | INVX1  | 0.021 |   0.287 |   -0.014 | 
     | regKey/\reg_reg[47] | D ^          | DFFSR  | 0.000 |   0.287 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[66]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.163
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.163 + 0.153 = 0.316
Initial Slack = totDel - AvailTime
Initial Slack = 0.316 - -0.930 = 1.247
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.163 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.094
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[66] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.316
  Slack Time                    0.362
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.362 | 
     | regKey/\reg_reg[66] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |   -0.209 | 
     | mux_80/U84          | A v -> Y ^   | MUX2X1 | 0.051 |   0.203 |   -0.159 | 
     | mux_80/U83          | A ^ -> Y v   | INVX1  | 0.036 |   0.239 |   -0.123 | 
     | regKey/U246         | A v -> Y ^   | MUX2X1 | 0.047 |   0.286 |   -0.076 | 
     | regKey/U245         | A ^ -> Y v   | INVX1  | 0.030 |   0.316 |   -0.045 | 
     | regKey/\reg_reg[47] | D v          | DFFSR  | 0.000 |   0.316 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[65]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.118
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.118 + 0.168 = 0.286
Initial Slack = totDel - AvailTime
Initial Slack = 0.286 - -0.899 = 1.185
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.118 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.017
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[65] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.286
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.300 | 
     | regKey/\reg_reg[65] | CLK ^ -> Q ^ | DFFSR  | 0.168 |   0.167 |   -0.133 | 
     | mux_80/U82          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.208 |   -0.092 | 
     | mux_80/U81          | A v -> Y ^   | INVX1  | 0.021 |   0.230 |   -0.070 | 
     | regKey/U244         | A ^ -> Y v   | MUX2X1 | 0.036 |   0.266 |   -0.035 | 
     | regKey/U163         | A v -> Y ^   | INVX1  | 0.020 |   0.286 |   -0.014 | 
     | regKey/\reg_reg[46] | D ^          | DFFSR  | 0.000 |   0.286 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[65]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.173
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.173 + 0.153 = 0.325
Initial Slack = totDel - AvailTime
Initial Slack = 0.325 - -0.930 = 1.255
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.173 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.103
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[65] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.325
  Slack Time                    0.370
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.370 | 
     | regKey/\reg_reg[65] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |   -0.218 | 
     | mux_80/U82          | A v -> Y ^   | MUX2X1 | 0.054 |   0.206 |   -0.164 | 
     | mux_80/U81          | A ^ -> Y v   | INVX1  | 0.031 |   0.237 |   -0.133 | 
     | regKey/U244         | A v -> Y ^   | MUX2X1 | 0.056 |   0.294 |   -0.076 | 
     | regKey/U163         | A ^ -> Y v   | INVX1  | 0.031 |   0.325 |   -0.045 | 
     | regKey/\reg_reg[46] | D v          | DFFSR  | 0.000 |   0.325 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[64]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.170
Total delay(totDel): 0.122 + 0.170 = 0.292
Initial Slack = totDel - AvailTime
Initial Slack = 0.292 - -0.899 = 1.191
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.122 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.022
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[64] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.292
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.306 | 
     | regKey/\reg_reg[64] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |   -0.137 | 
     | mux_80/U80          | A ^ -> Y v   | MUX2X1 | 0.045 |   0.214 |   -0.092 | 
     | mux_80/U79          | A v -> Y ^   | INVX1  | 0.021 |   0.234 |   -0.072 | 
     | regKey/U162         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.266 |   -0.040 | 
     | regKey/U161         | A v -> Y ^   | INVX1  | 0.025 |   0.292 |   -0.015 | 
     | regKey/\reg_reg[45] | D ^          | DFFSR  | 0.000 |   0.292 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[64]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.176
This Block's Segment Delay(segDel): 0.154
Total delay(totDel): 0.176 + 0.154 = 0.330
Initial Slack = totDel - AvailTime
Initial Slack = 0.330 - -0.932 = 1.262
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.176 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.047 = 1.108
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[64] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.330
  Slack Time                    0.377
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.377 | 
     | regKey/\reg_reg[64] | CLK ^ -> Q v | DFFSR  | 0.153 |   0.153 |   -0.224 | 
     | mux_80/U80          | A v -> Y ^   | MUX2X1 | 0.061 |   0.214 |   -0.163 | 
     | mux_80/U79          | A ^ -> Y v   | INVX1  | 0.032 |   0.246 |   -0.131 | 
     | regKey/U162         | A v -> Y ^   | MUX2X1 | 0.050 |   0.296 |   -0.081 | 
     | regKey/U161         | A ^ -> Y v   | INVX1  | 0.034 |   0.330 |   -0.047 | 
     | regKey/\reg_reg[45] | D v          | DFFSR  | 0.000 |   0.330 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[63]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.135
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.135 + 0.174 = 0.309
Initial Slack = totDel - AvailTime
Initial Slack = 0.309 - -0.899 = 1.208
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.135 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.034
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[63] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.309
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.323 | 
     | regKey/\reg_reg[63] | CLK ^ -> Q ^ | DFFSR  | 0.174 |   0.174 |   -0.149 | 
     | mux_80/U78          | A ^ -> Y v   | MUX2X1 | 0.051 |   0.225 |   -0.099 | 
     | mux_80/U77          | A v -> Y ^   | INVX1  | 0.029 |   0.254 |   -0.070 | 
     | regKey/U160         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.285 |   -0.039 | 
     | regKey/U159         | A v -> Y ^   | INVX1  | 0.024 |   0.309 |   -0.014 | 
     | regKey/\reg_reg[44] | D ^          | DFFSR  | 0.000 |   0.309 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[63]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.188
This Block's Segment Delay(segDel): 0.157
Total delay(totDel): 0.188 + 0.157 = 0.345
Initial Slack = totDel - AvailTime
Initial Slack = 0.345 - -0.932 = 1.276
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.188 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.047 = 1.120
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[63] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.345
  Slack Time                    0.391
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.391 | 
     | regKey/\reg_reg[63] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.156 |   -0.235 | 
     | mux_80/U78          | A v -> Y ^   | MUX2X1 | 0.069 |   0.226 |   -0.166 | 
     | mux_80/U77          | A ^ -> Y v   | INVX1  | 0.039 |   0.265 |   -0.127 | 
     | regKey/U160         | A v -> Y ^   | MUX2X1 | 0.047 |   0.312 |   -0.080 | 
     | regKey/U159         | A ^ -> Y v   | INVX1  | 0.033 |   0.344 |   -0.047 | 
     | regKey/\reg_reg[44] | D v          | DFFSR  | 0.000 |   0.345 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[62]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.160
Total delay(totDel): 0.122 + 0.160 = 0.281
Initial Slack = totDel - AvailTime
Initial Slack = 0.281 - -0.899 = 1.181
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.122 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.021
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[62] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.281
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.296 | 
     | regKey/\reg_reg[62] | CLK ^ -> Q ^ | DFFSR  | 0.160 |   0.160 |   -0.136 | 
     | mux_80/U76          | A ^ -> Y v   | MUX2X1 | 0.037 |   0.196 |   -0.099 | 
     | mux_80/U75          | A v -> Y ^   | INVX1  | 0.030 |   0.227 |   -0.069 | 
     | regKey/U158         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.257 |   -0.039 | 
     | regKey/U157         | A v -> Y ^   | INVX1  | 0.024 |   0.281 |   -0.015 | 
     | regKey/\reg_reg[43] | D ^          | DFFSR  | 0.000 |   0.281 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[62]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.167
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.167 + 0.147 = 0.314
Initial Slack = totDel - AvailTime
Initial Slack = 0.314 - -0.932 = 1.246
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.167 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.047 = 1.099
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[62] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.314
  Slack Time                    0.361
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.361 | 
     | regKey/\reg_reg[62] | CLK ^ -> Q v | DFFSR  | 0.147 |   0.147 |   -0.214 | 
     | mux_80/U76          | A v -> Y ^   | MUX2X1 | 0.051 |   0.198 |   -0.163 | 
     | mux_80/U75          | A ^ -> Y v   | INVX1  | 0.037 |   0.235 |   -0.126 | 
     | regKey/U158         | A v -> Y ^   | MUX2X1 | 0.047 |   0.281 |   -0.080 | 
     | regKey/U157         | A ^ -> Y v   | INVX1  | 0.033 |   0.314 |   -0.047 | 
     | regKey/\reg_reg[43] | D v          | DFFSR  | 0.000 |   0.314 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[61]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.129
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.129 + 0.168 = 0.297
Initial Slack = totDel - AvailTime
Initial Slack = 0.297 - -0.899 = 1.196
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.129 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.028
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[61] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.297
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.311 | 
     | regKey/\reg_reg[61] | CLK ^ -> Q ^ | DFFSR  | 0.167 |   0.167 |   -0.144 | 
     | mux_80/U74          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.210 |   -0.101 | 
     | mux_80/U73          | A v -> Y ^   | INVX1  | 0.025 |   0.234 |   -0.076 | 
     | regKey/U156         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.266 |   -0.045 | 
     | regKey/U155         | A v -> Y ^   | INVX1  | 0.030 |   0.297 |   -0.014 | 
     | regKey/\reg_reg[42] | D ^          | DFFSR  | 0.000 |   0.297 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[61]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.177
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.177 + 0.153 = 0.330
Initial Slack = totDel - AvailTime
Initial Slack = 0.330 - -0.935 = 1.264
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.177 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.050 = 1.112
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[61] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.330
  Slack Time                    0.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.379 | 
     | regKey/\reg_reg[61] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |   -0.227 | 
     | mux_80/U74          | A v -> Y ^   | MUX2X1 | 0.057 |   0.209 |   -0.170 | 
     | mux_80/U73          | A ^ -> Y v   | INVX1  | 0.034 |   0.243 |   -0.136 | 
     | regKey/U156         | A v -> Y ^   | MUX2X1 | 0.049 |   0.293 |   -0.087 | 
     | regKey/U155         | A ^ -> Y v   | INVX1  | 0.037 |   0.329 |   -0.050 | 
     | regKey/\reg_reg[42] | D v          | DFFSR  | 0.000 |   0.330 |   -0.050 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[60]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.127
This Block's Segment Delay(segDel): 0.166
Total delay(totDel): 0.127 + 0.166 = 0.293
Initial Slack = totDel - AvailTime
Initial Slack = 0.293 - -0.899 = 1.192
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.127 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.026
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[60] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.293
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.307 | 
     | regKey/\reg_reg[60] | CLK ^ -> Q ^ | DFFSR  | 0.165 |   0.165 |   -0.142 | 
     | mux_80/U72          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.206 |   -0.101 | 
     | mux_80/U71          | A v -> Y ^   | INVX1  | 0.032 |   0.238 |   -0.069 | 
     | regKey/U154         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.272 |   -0.035 | 
     | regKey/U153         | A v -> Y ^   | INVX1  | 0.020 |   0.293 |   -0.014 | 
     | regKey/\reg_reg[41] | D ^          | DFFSR  | 0.000 |   0.293 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[60]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.178
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.178 + 0.151 = 0.329
Initial Slack = totDel - AvailTime
Initial Slack = 0.329 - -0.930 = 1.259
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.178 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.108
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[60] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.329
  Slack Time                    0.374
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.374 | 
     | regKey/\reg_reg[60] | CLK ^ -> Q v | DFFSR  | 0.151 |   0.151 |   -0.224 | 
     | mux_80/U72          | A v -> Y ^   | MUX2X1 | 0.056 |   0.207 |   -0.168 | 
     | mux_80/U71          | A ^ -> Y v   | INVX1  | 0.038 |   0.245 |   -0.129 | 
     | regKey/U154         | A v -> Y ^   | MUX2X1 | 0.054 |   0.298 |   -0.076 | 
     | regKey/U153         | A ^ -> Y v   | INVX1  | 0.031 |   0.329 |   -0.045 | 
     | regKey/\reg_reg[41] | D v          | DFFSR  | 0.000 |   0.329 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[59]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.103
This Block's Segment Delay(segDel): 0.161
Total delay(totDel): 0.103 + 0.161 = 0.264
Initial Slack = totDel - AvailTime
Initial Slack = 0.264 - -0.899 = 1.164
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.103 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.003
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[59] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.264
  Slack Time                    0.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.279 | 
     | regKey/\reg_reg[59] | CLK ^ -> Q ^ | DFFSR  | 0.161 |   0.161 |   -0.118 | 
     | mux_80/U70          | A ^ -> Y v   | MUX2X1 | 0.036 |   0.197 |   -0.081 | 
     | mux_80/U69          | A v -> Y ^   | INVX1  | 0.019 |   0.216 |   -0.062 | 
     | regKey/U152         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.246 |   -0.032 | 
     | regKey/U151         | A v -> Y ^   | INVX1  | 0.018 |   0.264 |   -0.014 | 
     | regKey/\reg_reg[40] | D ^          | DFFSR  | 0.000 |   0.264 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[59]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.153
This Block's Segment Delay(segDel): 0.148
Total delay(totDel): 0.153 + 0.148 = 0.301
Initial Slack = totDel - AvailTime
Initial Slack = 0.301 - -0.929 = 1.231
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.153 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.083
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[59] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.301
  Slack Time                    0.346
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.346 | 
     | regKey/\reg_reg[59] | CLK ^ -> Q v | DFFSR  | 0.148 |   0.148 |   -0.198 | 
     | mux_80/U70          | A v -> Y ^   | MUX2X1 | 0.049 |   0.197 |   -0.148 | 
     | mux_80/U69          | A ^ -> Y v   | INVX1  | 0.029 |   0.227 |   -0.119 | 
     | regKey/U152         | A v -> Y ^   | MUX2X1 | 0.046 |   0.273 |   -0.073 | 
     | regKey/U151         | A ^ -> Y v   | INVX1  | 0.029 |   0.301 |   -0.044 | 
     | regKey/\reg_reg[40] | D v          | DFFSR  | 0.000 |   0.301 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[58]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.125
This Block's Segment Delay(segDel): 0.164
Total delay(totDel): 0.125 + 0.164 = 0.290
Initial Slack = totDel - AvailTime
Initial Slack = 0.290 - -0.899 = 1.189
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.125 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.025
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[58] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.289
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.304 | 
     | regKey/\reg_reg[58] | CLK ^ -> Q ^ | DFFSR  | 0.164 |   0.164 |   -0.140 | 
     | mux_80/U66          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.206 |   -0.098 | 
     | mux_80/U65          | A v -> Y ^   | INVX1  | 0.028 |   0.234 |   -0.070 | 
     | regKey/U148         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.269 |   -0.035 | 
     | regKey/U147         | A v -> Y ^   | INVX1  | 0.021 |   0.289 |   -0.014 | 
     | regKey/\reg_reg[39] | D ^          | DFFSR  | 0.000 |   0.289 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[58]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.180
This Block's Segment Delay(segDel): 0.150
Total delay(totDel): 0.180 + 0.150 = 0.330
Initial Slack = totDel - AvailTime
Initial Slack = 0.330 - -0.930 = 1.260
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.180 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.110
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[58] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.330
  Slack Time                    0.375
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.375 | 
     | regKey/\reg_reg[58] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.226 | 
     | mux_80/U66          | A v -> Y ^   | MUX2X1 | 0.059 |   0.208 |   -0.167 | 
     | mux_80/U65          | A ^ -> Y v   | INVX1  | 0.036 |   0.245 |   -0.131 | 
     | regKey/U148         | A v -> Y ^   | MUX2X1 | 0.054 |   0.299 |   -0.077 | 
     | regKey/U147         | A ^ -> Y v   | INVX1  | 0.031 |   0.330 |   -0.045 | 
     | regKey/\reg_reg[39] | D v          | DFFSR  | 0.000 |   0.330 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[57]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.113
This Block's Segment Delay(segDel): 0.171
Total delay(totDel): 0.113 + 0.171 = 0.285
Initial Slack = totDel - AvailTime
Initial Slack = 0.285 - -0.899 = 1.184
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.113 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.013
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[57] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.284
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.299 | 
     | regKey/\reg_reg[57] | CLK ^ -> Q ^ | DFFSR  | 0.170 |   0.170 |   -0.128 | 
     | mux_80/U64          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.213 |   -0.086 | 
     | mux_80/U63          | A v -> Y ^   | INVX1  | 0.022 |   0.234 |   -0.065 | 
     | regKey/U146         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.268 |   -0.030 | 
     | regKey/U145         | A v -> Y ^   | INVX1  | 0.016 |   0.284 |   -0.014 | 
     | regKey/\reg_reg[38] | D ^          | DFFSR  | 0.000 |   0.284 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[57]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.168
This Block's Segment Delay(segDel): 0.155
Total delay(totDel): 0.168 + 0.155 = 0.323
Initial Slack = totDel - AvailTime
Initial Slack = 0.323 - -0.928 = 1.251
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.168 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.043 = 1.096
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[57] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.323
  Slack Time                    0.366
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.366 | 
     | regKey/\reg_reg[57] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |   -0.212 | 
     | mux_80/U64          | A v -> Y ^   | MUX2X1 | 0.055 |   0.209 |   -0.157 | 
     | mux_80/U63          | A ^ -> Y v   | INVX1  | 0.032 |   0.241 |   -0.125 | 
     | regKey/U146         | A v -> Y ^   | MUX2X1 | 0.054 |   0.294 |   -0.072 | 
     | regKey/U145         | A ^ -> Y v   | INVX1  | 0.028 |   0.323 |   -0.043 | 
     | regKey/\reg_reg[38] | D v          | DFFSR  | 0.000 |   0.323 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[56]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.122 + 0.186 = 0.308
Initial Slack = totDel - AvailTime
Initial Slack = 0.308 - -0.899 = 1.208
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.122 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.021
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[56] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.308
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.323 | 
     | regKey/\reg_reg[56] | CLK ^ -> Q ^ | DFFSR  | 0.185 |   0.185 |   -0.137 | 
     | mux_80/U62          | A ^ -> Y v   | MUX2X1 | 0.045 |   0.230 |   -0.092 | 
     | mux_80/U61          | A v -> Y ^   | INVX1  | 0.028 |   0.258 |   -0.064 | 
     | regKey/U144         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.291 |   -0.032 | 
     | regKey/U143         | A v -> Y ^   | INVX1  | 0.017 |   0.308 |   -0.014 | 
     | regKey/\reg_reg[37] | D ^          | DFFSR  | 0.000 |   0.308 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[56]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.168
This Block's Segment Delay(segDel): 0.165
Total delay(totDel): 0.168 + 0.165 = 0.333
Initial Slack = totDel - AvailTime
Initial Slack = 0.333 - -0.929 = 1.262
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.168 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.097
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[56] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.333
  Slack Time                    0.377
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.377 | 
     | regKey/\reg_reg[56] | CLK ^ -> Q v | DFFSR  | 0.164 |   0.164 |   -0.213 | 
     | mux_80/U62          | A v -> Y ^   | MUX2X1 | 0.054 |   0.218 |   -0.159 | 
     | mux_80/U61          | A ^ -> Y v   | INVX1  | 0.035 |   0.253 |   -0.124 | 
     | regKey/U144         | A v -> Y ^   | MUX2X1 | 0.051 |   0.304 |   -0.072 | 
     | regKey/U143         | A ^ -> Y v   | INVX1  | 0.029 |   0.333 |   -0.044 | 
     | regKey/\reg_reg[37] | D v          | DFFSR  | 0.000 |   0.333 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[55]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.131
This Block's Segment Delay(segDel): 0.165
Total delay(totDel): 0.131 + 0.165 = 0.296
Initial Slack = totDel - AvailTime
Initial Slack = 0.296 - -0.899 = 1.195
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.131 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.030
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[55] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.296
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.310 | 
     | regKey/\reg_reg[55] | CLK ^ -> Q ^ | DFFSR  | 0.165 |   0.165 |   -0.146 | 
     | mux_80/U60          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.206 |   -0.104 | 
     | mux_80/U59          | A v -> Y ^   | INVX1  | 0.033 |   0.238 |   -0.072 | 
     | regKey/U142         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.271 |   -0.039 | 
     | regKey/U141         | A v -> Y ^   | INVX1  | 0.025 |   0.296 |   -0.014 | 
     | regKey/\reg_reg[36] | D ^          | DFFSR  | 0.000 |   0.296 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[55]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.178
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.178 + 0.151 = 0.329
Initial Slack = totDel - AvailTime
Initial Slack = 0.329 - -0.932 = 1.262
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.178 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.047 = 1.110
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[55] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.329
  Slack Time                    0.376
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.376 | 
     | regKey/\reg_reg[55] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.226 | 
     | mux_80/U60          | A v -> Y ^   | MUX2X1 | 0.056 |   0.206 |   -0.170 | 
     | mux_80/U59          | A ^ -> Y v   | INVX1  | 0.039 |   0.245 |   -0.132 | 
     | regKey/U142         | A v -> Y ^   | MUX2X1 | 0.051 |   0.296 |   -0.081 | 
     | regKey/U141         | A ^ -> Y v   | INVX1  | 0.034 |   0.329 |   -0.047 | 
     | regKey/\reg_reg[36] | D v          | DFFSR  | 0.000 |   0.329 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[54]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.117
This Block's Segment Delay(segDel): 0.201
Total delay(totDel): 0.117 + 0.201 = 0.318
Initial Slack = totDel - AvailTime
Initial Slack = 0.318 - -0.899 = 1.218
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.117 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.017
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[54] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.318
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.333 | 
     | regKey/\reg_reg[54] | CLK ^ -> Q ^ | DFFSR  | 0.200 |   0.200 |   -0.133 | 
     | mux_80/U58          | A ^ -> Y v   | MUX2X1 | 0.040 |   0.240 |   -0.093 | 
     | mux_80/U57          | A v -> Y ^   | INVX1  | 0.023 |   0.262 |   -0.070 | 
     | regKey/U140         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.295 |   -0.037 | 
     | regKey/U139         | A v -> Y ^   | INVX1  | 0.023 |   0.318 |   -0.015 | 
     | regKey/\reg_reg[35] | D ^          | DFFSR  | 0.000 |   0.318 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[54]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.165
This Block's Segment Delay(segDel): 0.163
Total delay(totDel): 0.165 + 0.163 = 0.328
Initial Slack = totDel - AvailTime
Initial Slack = 0.328 - -0.931 = 1.259
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.165 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.046 = 1.096
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[54] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.328
  Slack Time                    0.374
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.374 | 
     | regKey/\reg_reg[54] | CLK ^ -> Q v | DFFSR  | 0.162 |   0.162 |   -0.212 | 
     | mux_80/U58          | A v -> Y ^   | MUX2X1 | 0.050 |   0.212 |   -0.162 | 
     | mux_80/U57          | A ^ -> Y v   | INVX1  | 0.032 |   0.244 |   -0.130 | 
     | regKey/U140         | A v -> Y ^   | MUX2X1 | 0.052 |   0.295 |   -0.078 | 
     | regKey/U139         | A ^ -> Y v   | INVX1  | 0.032 |   0.328 |   -0.046 | 
     | regKey/\reg_reg[35] | D v          | DFFSR  | 0.000 |   0.328 |   -0.046 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[53]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.163
Total delay(totDel): 0.120 + 0.163 = 0.283
Initial Slack = totDel - AvailTime
Initial Slack = 0.283 - -0.899 = 1.182
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.120 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.020
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[53] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.283
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.297 | 
     | regKey/\reg_reg[53] | CLK ^ -> Q ^ | DFFSR  | 0.162 |   0.162 |   -0.135 | 
     | mux_80/U56          | A ^ -> Y v   | MUX2X1 | 0.039 |   0.202 |   -0.096 | 
     | mux_80/U55          | A v -> Y ^   | INVX1  | 0.020 |   0.222 |   -0.075 | 
     | regKey/U138         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.254 |   -0.043 | 
     | regKey/U137         | A v -> Y ^   | INVX1  | 0.029 |   0.283 |   -0.015 | 
     | regKey/\reg_reg[34] | D ^          | DFFSR  | 0.000 |   0.283 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[53]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.170
This Block's Segment Delay(segDel): 0.149
Total delay(totDel): 0.170 + 0.149 = 0.319
Initial Slack = totDel - AvailTime
Initial Slack = 0.319 - -0.934 = 1.253
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.170 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.049 = 1.104
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[53] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.319
  Slack Time                    0.368
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.368 | 
     | regKey/\reg_reg[53] | CLK ^ -> Q v | DFFSR  | 0.149 |   0.149 |   -0.220 | 
     | mux_80/U56          | A v -> Y ^   | MUX2X1 | 0.054 |   0.203 |   -0.165 | 
     | mux_80/U55          | A ^ -> Y v   | INVX1  | 0.030 |   0.233 |   -0.135 | 
     | regKey/U138         | A v -> Y ^   | MUX2X1 | 0.050 |   0.283 |   -0.085 | 
     | regKey/U137         | A ^ -> Y v   | INVX1  | 0.036 |   0.319 |   -0.049 | 
     | regKey/\reg_reg[34] | D v          | DFFSR  | 0.000 |   0.319 |   -0.049 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[52]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.126
This Block's Segment Delay(segDel): 0.161
Total delay(totDel): 0.126 + 0.161 = 0.287
Initial Slack = totDel - AvailTime
Initial Slack = 0.287 - -0.898 = 1.185
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.126 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.013 = 1.024
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[52] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.287
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.300 | 
     | regKey/\reg_reg[52] | CLK ^ -> Q ^ | DFFSR  | 0.161 |   0.161 |   -0.139 | 
     | mux_80/U54          | A ^ -> Y v   | MUX2X1 | 0.037 |   0.198 |   -0.102 | 
     | mux_80/U53          | A v -> Y ^   | INVX1  | 0.026 |   0.224 |   -0.076 | 
     | regKey/U136         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.256 |   -0.045 | 
     | regKey/U135         | A v -> Y ^   | INVX1  | 0.031 |   0.287 |   -0.014 | 
     | regKey/\reg_reg[33] | D ^          | DFFSR  | 0.000 |   0.287 |   -0.013 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[52]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.171
This Block's Segment Delay(segDel): 0.148
Total delay(totDel): 0.171 + 0.148 = 0.319
Initial Slack = totDel - AvailTime
Initial Slack = 0.319 - -0.935 = 1.254
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.171 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.050 = 1.106
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[52] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.319
  Slack Time                    0.369
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.369 | 
     | regKey/\reg_reg[52] | CLK ^ -> Q v | DFFSR  | 0.148 |   0.148 |   -0.221 | 
     | mux_80/U54          | A v -> Y ^   | MUX2X1 | 0.051 |   0.199 |   -0.170 | 
     | mux_80/U53          | A ^ -> Y v   | INVX1  | 0.034 |   0.233 |   -0.136 | 
     | regKey/U136         | A v -> Y ^   | MUX2X1 | 0.049 |   0.281 |   -0.087 | 
     | regKey/U135         | A ^ -> Y v   | INVX1  | 0.037 |   0.319 |   -0.050 | 
     | regKey/\reg_reg[33] | D v          | DFFSR  | 0.000 |   0.319 |   -0.050 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[51]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.119
This Block's Segment Delay(segDel): 0.169
Total delay(totDel): 0.119 + 0.169 = 0.288
Initial Slack = totDel - AvailTime
Initial Slack = 0.288 - -0.899 = 1.188
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.119 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.019
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[51] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.288
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.303 | 
     | regKey/\reg_reg[51] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |   -0.134 | 
     | mux_80/U52          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.210 |   -0.093 | 
     | mux_80/U51          | A v -> Y ^   | INVX1  | 0.029 |   0.239 |   -0.064 | 
     | regKey/U134         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.271 |   -0.032 | 
     | regKey/U133         | A v -> Y ^   | INVX1  | 0.017 |   0.288 |   -0.014 | 
     | regKey/\reg_reg[32] | D ^          | DFFSR  | 0.000 |   0.288 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[51]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.168
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.168 + 0.153 = 0.322
Initial Slack = totDel - AvailTime
Initial Slack = 0.322 - -0.929 = 1.251
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.168 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.097
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[51] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.322
  Slack Time                    0.366
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.366 | 
     | regKey/\reg_reg[51] | CLK ^ -> Q v | DFFSR  | 0.153 |   0.153 |   -0.213 | 
     | mux_80/U52          | A v -> Y ^   | MUX2X1 | 0.055 |   0.208 |   -0.158 | 
     | mux_80/U51          | A ^ -> Y v   | INVX1  | 0.036 |   0.244 |   -0.122 | 
     | regKey/U134         | A v -> Y ^   | MUX2X1 | 0.049 |   0.293 |   -0.072 | 
     | regKey/U133         | A ^ -> Y v   | INVX1  | 0.028 |   0.322 |   -0.044 | 
     | regKey/\reg_reg[32] | D v          | DFFSR  | 0.000 |   0.322 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[50]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.119
This Block's Segment Delay(segDel): 0.161
Total delay(totDel): 0.119 + 0.161 = 0.279
Initial Slack = totDel - AvailTime
Initial Slack = 0.279 - -0.899 = 1.179
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.119 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.018
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[50] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.279
  Slack Time                    0.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.294 | 
     | regKey/\reg_reg[50] | CLK ^ -> Q ^ | DFFSR  | 0.161 |   0.161 |   -0.133 | 
     | mux_80/U50          | A ^ -> Y v   | MUX2X1 | 0.038 |   0.198 |   -0.095 | 
     | mux_80/U49          | A v -> Y ^   | INVX1  | 0.034 |   0.232 |   -0.061 | 
     | regKey/U132         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.264 |   -0.030 | 
     | regKey/U131         | A v -> Y ^   | INVX1  | 0.015 |   0.279 |   -0.014 | 
     | regKey/\reg_reg[31] | D ^          | DFFSR  | 0.000 |   0.279 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[50]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.166
This Block's Segment Delay(segDel): 0.148
Total delay(totDel): 0.166 + 0.148 = 0.314
Initial Slack = totDel - AvailTime
Initial Slack = 0.314 - -0.928 = 1.242
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.166 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.043 = 1.095
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[50] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.314
  Slack Time                    0.357
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.357 | 
     | regKey/\reg_reg[50] | CLK ^ -> Q v | DFFSR  | 0.148 |   0.148 |   -0.209 | 
     | mux_80/U50          | A v -> Y ^   | MUX2X1 | 0.052 |   0.199 |   -0.158 | 
     | mux_80/U49          | A ^ -> Y v   | INVX1  | 0.039 |   0.239 |   -0.119 | 
     | regKey/U132         | A v -> Y ^   | MUX2X1 | 0.048 |   0.287 |   -0.070 | 
     | regKey/U131         | A ^ -> Y v   | INVX1  | 0.027 |   0.314 |   -0.043 | 
     | regKey/\reg_reg[31] | D v          | DFFSR  | 0.000 |   0.314 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[49]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.233
Total delay(totDel): 0.120 + 0.233 = 0.353
Initial Slack = totDel - AvailTime
Initial Slack = 0.353 - -0.899 = 1.252
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.120 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.019
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.353
  Slack Time                    0.367
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.367 | 
     | regKey/\reg_reg[49] | CLK ^ -> Q ^ | DFFSR  | 0.231 |   0.231 |   -0.136 | 
     | mux_80/U48          | A ^ -> Y v   | MUX2X1 | 0.046 |   0.278 |   -0.089 | 
     | mux_80/U47          | A v -> Y ^   | INVX1  | 0.024 |   0.302 |   -0.065 | 
     | regKey/U130         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.334 |   -0.033 | 
     | regKey/U129         | A v -> Y ^   | INVX1  | 0.018 |   0.353 |   -0.014 | 
     | regKey/\reg_reg[30] | D ^          | DFFSR  | 0.000 |   0.353 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[49]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.159
This Block's Segment Delay(segDel): 0.164
Total delay(totDel): 0.159 + 0.164 = 0.323
Initial Slack = totDel - AvailTime
Initial Slack = 0.323 - -0.929 = 1.252
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.159 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.088
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.323
  Slack Time                    0.367
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.367 | 
     | regKey/\reg_reg[49] | CLK ^ -> Q v | DFFSR  | 0.163 |   0.163 |   -0.204 | 
     | mux_80/U48          | A v -> Y ^   | MUX2X1 | 0.048 |   0.211 |   -0.156 | 
     | mux_80/U47          | A ^ -> Y v   | INVX1  | 0.033 |   0.244 |   -0.123 | 
     | regKey/U130         | A v -> Y ^   | MUX2X1 | 0.050 |   0.294 |   -0.073 | 
     | regKey/U129         | A ^ -> Y v   | INVX1  | 0.029 |   0.323 |   -0.044 | 
     | regKey/\reg_reg[30] | D v          | DFFSR  | 0.000 |   0.323 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[48]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.128
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.128 + 0.175 = 0.302
Initial Slack = totDel - AvailTime
Initial Slack = 0.302 - -0.899 = 1.202
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.128 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.027
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[48] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.302
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.317 | 
     | regKey/\reg_reg[48] | CLK ^ -> Q ^ | DFFSR  | 0.174 |   0.174 |   -0.143 | 
     | mux_80/U44          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.216 |   -0.100 | 
     | mux_80/U43          | A v -> Y ^   | INVX1  | 0.030 |   0.247 |   -0.070 | 
     | regKey/U126         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.281 |   -0.036 | 
     | regKey/U125         | A v -> Y ^   | INVX1  | 0.021 |   0.302 |   -0.014 | 
     | regKey/\reg_reg[29] | D ^          | DFFSR  | 0.000 |   0.302 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[48]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.175
This Block's Segment Delay(segDel): 0.157
Total delay(totDel): 0.175 + 0.157 = 0.333
Initial Slack = totDel - AvailTime
Initial Slack = 0.333 - -0.930 = 1.263
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.175 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.106
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[48] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.332
  Slack Time                    0.378
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.378 | 
     | regKey/\reg_reg[48] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.157 |   -0.221 | 
     | mux_80/U44          | A v -> Y ^   | MUX2X1 | 0.053 |   0.210 |   -0.168 | 
     | mux_80/U43          | A ^ -> Y v   | INVX1  | 0.037 |   0.247 |   -0.131 | 
     | regKey/U126         | A v -> Y ^   | MUX2X1 | 0.055 |   0.301 |   -0.077 | 
     | regKey/U125         | A ^ -> Y v   | INVX1  | 0.031 |   0.332 |   -0.046 | 
     | regKey/\reg_reg[29] | D v          | DFFSR  | 0.000 |   0.332 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[47]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.110
This Block's Segment Delay(segDel): 0.171
Total delay(totDel): 0.110 + 0.171 = 0.281
Initial Slack = totDel - AvailTime
Initial Slack = 0.281 - -0.899 = 1.180
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.110 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.009
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[47] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.281
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.295 | 
     | regKey/\reg_reg[47] | CLK ^ -> Q ^ | DFFSR  | 0.170 |   0.170 |   -0.125 | 
     | mux_80/U42          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.212 |   -0.083 | 
     | mux_80/U41          | A v -> Y ^   | INVX1  | 0.018 |   0.230 |   -0.065 | 
     | regKey/U124         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.261 |   -0.034 | 
     | regKey/U123         | A v -> Y ^   | INVX1  | 0.020 |   0.281 |   -0.014 | 
     | regKey/\reg_reg[28] | D ^          | DFFSR  | 0.000 |   0.281 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[47]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.160
This Block's Segment Delay(segDel): 0.155
Total delay(totDel): 0.160 + 0.155 = 0.315
Initial Slack = totDel - AvailTime
Initial Slack = 0.315 - -0.930 = 1.245
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.160 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.090
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[47] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.315
  Slack Time                    0.360
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.360 | 
     | regKey/\reg_reg[47] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |   -0.206 | 
     | mux_80/U42          | A v -> Y ^   | MUX2X1 | 0.054 |   0.208 |   -0.152 | 
     | mux_80/U41          | A ^ -> Y v   | INVX1  | 0.029 |   0.237 |   -0.122 | 
     | regKey/U124         | A v -> Y ^   | MUX2X1 | 0.048 |   0.285 |   -0.075 | 
     | regKey/U123         | A ^ -> Y v   | INVX1  | 0.030 |   0.315 |   -0.045 | 
     | regKey/\reg_reg[28] | D v          | DFFSR  | 0.000 |   0.315 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[46]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.105
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.105 + 0.168 = 0.273
Initial Slack = totDel - AvailTime
Initial Slack = 0.273 - -0.899 = 1.173
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.105 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.005
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[46] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.273
  Slack Time                    0.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.288 | 
     | regKey/\reg_reg[46] | CLK ^ -> Q ^ | DFFSR  | 0.167 |   0.167 |   -0.120 | 
     | mux_80/U40          | A ^ -> Y v   | MUX2X1 | 0.040 |   0.207 |   -0.080 | 
     | mux_80/U39          | A v -> Y ^   | INVX1  | 0.020 |   0.228 |   -0.060 | 
     | regKey/U122         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.258 |   -0.030 | 
     | regKey/U121         | A v -> Y ^   | INVX1  | 0.015 |   0.273 |   -0.014 | 
     | regKey/\reg_reg[27] | D ^          | DFFSR  | 0.000 |   0.273 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[46]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.155
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.155 + 0.153 = 0.308
Initial Slack = totDel - AvailTime
Initial Slack = 0.308 - -0.928 = 1.237
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.155 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.043 = 1.084
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[46] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.308
  Slack Time                    0.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.352 | 
     | regKey/\reg_reg[46] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |   -0.200 | 
     | mux_80/U40          | A v -> Y ^   | MUX2X1 | 0.053 |   0.205 |   -0.146 | 
     | mux_80/U39          | A ^ -> Y v   | INVX1  | 0.030 |   0.236 |   -0.116 | 
     | regKey/U122         | A v -> Y ^   | MUX2X1 | 0.046 |   0.281 |   -0.070 | 
     | regKey/U121         | A ^ -> Y v   | INVX1  | 0.027 |   0.308 |   -0.043 | 
     | regKey/\reg_reg[27] | D v          | DFFSR  | 0.000 |   0.308 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[45]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.128
This Block's Segment Delay(segDel): 0.165
Total delay(totDel): 0.128 + 0.165 = 0.292
Initial Slack = totDel - AvailTime
Initial Slack = 0.292 - -0.898 = 1.190
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.128 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.013 = 1.025
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[45] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.292
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.305 | 
     | regKey/\reg_reg[45] | CLK ^ -> Q ^ | DFFSR  | 0.164 |   0.164 |   -0.141 | 
     | mux_80/U38          | A ^ -> Y v   | MUX2X1 | 0.038 |   0.203 |   -0.102 | 
     | mux_80/U37          | A v -> Y ^   | INVX1  | 0.023 |   0.226 |   -0.079 | 
     | regKey/U120         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.259 |   -0.046 | 
     | regKey/U119         | A v -> Y ^   | INVX1  | 0.033 |   0.292 |   -0.013 | 
     | regKey/\reg_reg[26] | D ^          | DFFSR  | 0.000 |   0.292 |   -0.013 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[45]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.051) = -0.936
Available budget after adjustments(AvailTime) = (0.000 - 0.936) = -0.936

External Segment Delay(extSegDel): 0.174
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.174 + 0.151 = 0.324
Initial Slack = totDel - AvailTime
Initial Slack = 0.324 - -0.936 = 1.260
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.174 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.051 = 1.109
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[45] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.051
+ Phase Shift                   0.000
= Required Time                -0.051
  Arrival Time                  0.324
  Slack Time                    0.375
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.375 | 
     | regKey/\reg_reg[45] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.225 | 
     | mux_80/U38          | A v -> Y ^   | MUX2X1 | 0.051 |   0.201 |   -0.174 | 
     | mux_80/U37          | A ^ -> Y v   | INVX1  | 0.032 |   0.234 |   -0.141 | 
     | regKey/U120         | A v -> Y ^   | MUX2X1 | 0.052 |   0.286 |   -0.089 | 
     | regKey/U119         | A ^ -> Y v   | INVX1  | 0.038 |   0.324 |   -0.051 | 
     | regKey/\reg_reg[26] | D v          | DFFSR  | 0.000 |   0.324 |   -0.051 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[44]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.118
This Block's Segment Delay(segDel): 0.213
Total delay(totDel): 0.118 + 0.213 = 0.331
Initial Slack = totDel - AvailTime
Initial Slack = 0.331 - -0.899 = 1.230
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.118 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.017
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.331
  Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.345 | 
     | regKey/\reg_reg[44] | CLK ^ -> Q ^ | DFFSR  | 0.212 |   0.212 |   -0.133 | 
     | mux_80/U36          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.254 |   -0.091 | 
     | mux_80/U35          | A v -> Y ^   | INVX1  | 0.027 |   0.281 |   -0.064 | 
     | regKey/U118         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.312 |   -0.033 | 
     | regKey/U117         | A v -> Y ^   | INVX1  | 0.019 |   0.331 |   -0.014 | 
     | regKey/\reg_reg[25] | D ^          | DFFSR  | 0.000 |   0.331 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[44]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.162
This Block's Segment Delay(segDel): 0.163
Total delay(totDel): 0.162 + 0.163 = 0.325
Initial Slack = totDel - AvailTime
Initial Slack = 0.325 - -0.930 = 1.255
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.162 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.092
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.325
  Slack Time                    0.370
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.370 | 
     | regKey/\reg_reg[44] | CLK ^ -> Q v | DFFSR  | 0.161 |   0.161 |   -0.208 | 
     | mux_80/U36          | A v -> Y ^   | MUX2X1 | 0.052 |   0.214 |   -0.156 | 
     | mux_80/U35          | A ^ -> Y v   | INVX1  | 0.035 |   0.249 |   -0.121 | 
     | regKey/U118         | A v -> Y ^   | MUX2X1 | 0.047 |   0.296 |   -0.074 | 
     | regKey/U117         | A ^ -> Y v   | INVX1  | 0.029 |   0.325 |   -0.045 | 
     | regKey/\reg_reg[25] | D v          | DFFSR  | 0.000 |   0.325 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[43]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.120 + 0.199 = 0.319
Initial Slack = totDel - AvailTime
Initial Slack = 0.319 - -0.899 = 1.218
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.120 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.020
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[43] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.319
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.333 | 
     | regKey/\reg_reg[43] | CLK ^ -> Q ^ | DFFSR  | 0.197 |   0.197 |   -0.136 | 
     | mux_80/U34          | A ^ -> Y v   | MUX2X1 | 0.050 |   0.247 |   -0.086 | 
     | mux_80/U33          | A v -> Y ^   | INVX1  | 0.021 |   0.268 |   -0.065 | 
     | regKey/U116         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.300 |   -0.033 | 
     | regKey/U115         | A v -> Y ^   | INVX1  | 0.019 |   0.319 |   -0.014 | 
     | regKey/\reg_reg[24] | D ^          | DFFSR  | 0.000 |   0.319 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[43]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.177
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.177 + 0.159 = 0.336
Initial Slack = totDel - AvailTime
Initial Slack = 0.336 - -0.930 = 1.266
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.177 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.106
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[43] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.336
  Slack Time                    0.381
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.381 | 
     | regKey/\reg_reg[43] | CLK ^ -> Q v | DFFSR  | 0.158 |   0.158 |   -0.223 | 
     | mux_80/U34          | A v -> Y ^   | MUX2X1 | 0.067 |   0.225 |   -0.156 | 
     | mux_80/U33          | A ^ -> Y v   | INVX1  | 0.033 |   0.258 |   -0.122 | 
     | regKey/U116         | A v -> Y ^   | MUX2X1 | 0.048 |   0.306 |   -0.074 | 
     | regKey/U115         | A ^ -> Y v   | INVX1  | 0.029 |   0.336 |   -0.045 | 
     | regKey/\reg_reg[24] | D v          | DFFSR  | 0.000 |   0.336 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[42]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.119
This Block's Segment Delay(segDel): 0.172
Total delay(totDel): 0.119 + 0.172 = 0.291
Initial Slack = totDel - AvailTime
Initial Slack = 0.291 - -0.899 = 1.190
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.119 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.018
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[42] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.290
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.305 | 
     | regKey/\reg_reg[42] | CLK ^ -> Q ^ | DFFSR  | 0.170 |   0.170 |   -0.135 | 
     | mux_80/U32          | A ^ -> Y v   | MUX2X1 | 0.053 |   0.223 |   -0.082 | 
     | mux_80/U31          | A v -> Y ^   | INVX1  | 0.019 |   0.242 |   -0.063 | 
     | regKey/U114         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.273 |   -0.032 | 
     | regKey/U113         | A v -> Y ^   | INVX1  | 0.017 |   0.290 |   -0.014 | 
     | regKey/\reg_reg[23] | D ^          | DFFSR  | 0.000 |   0.290 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[42]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.184
This Block's Segment Delay(segDel): 0.155
Total delay(totDel): 0.184 + 0.155 = 0.339
Initial Slack = totDel - AvailTime
Initial Slack = 0.339 - -0.929 = 1.268
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.184 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.113
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[42] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.339
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.383 | 
     | regKey/\reg_reg[42] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |   -0.229 | 
     | mux_80/U32          | A v -> Y ^   | MUX2X1 | 0.075 |   0.229 |   -0.154 | 
     | mux_80/U31          | A ^ -> Y v   | INVX1  | 0.034 |   0.263 |   -0.120 | 
     | regKey/U114         | A v -> Y ^   | MUX2X1 | 0.048 |   0.311 |   -0.072 | 
     | regKey/U113         | A ^ -> Y v   | INVX1  | 0.028 |   0.339 |   -0.044 | 
     | regKey/\reg_reg[23] | D v          | DFFSR  | 0.000 |   0.339 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[41]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.127
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.127 + 0.178 = 0.305
Initial Slack = totDel - AvailTime
Initial Slack = 0.305 - -0.899 = 1.205
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.127 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.026
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.305
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.319 | 
     | regKey/\reg_reg[41] | CLK ^ -> Q ^ | DFFSR  | 0.178 |   0.178 |   -0.142 | 
     | mux_80/U30          | A ^ -> Y v   | MUX2X1 | 0.044 |   0.222 |   -0.097 | 
     | mux_80/U29          | A v -> Y ^   | INVX1  | 0.022 |   0.244 |   -0.075 | 
     | regKey/U112         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.277 |   -0.042 | 
     | regKey/U111         | A v -> Y ^   | INVX1  | 0.028 |   0.305 |   -0.015 | 
     | regKey/\reg_reg[22] | D ^          | DFFSR  | 0.000 |   0.305 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[41]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.174
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.174 + 0.159 = 0.333
Initial Slack = totDel - AvailTime
Initial Slack = 0.333 - -0.933 = 1.267
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.174 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.048 = 1.107
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.333
  Slack Time                    0.382
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.382 | 
     | regKey/\reg_reg[41] | CLK ^ -> Q v | DFFSR  | 0.159 |   0.159 |   -0.223 | 
     | mux_80/U30          | A v -> Y ^   | MUX2X1 | 0.056 |   0.215 |   -0.167 | 
     | mux_80/U29          | A ^ -> Y v   | INVX1  | 0.032 |   0.246 |   -0.135 | 
     | regKey/U112         | A v -> Y ^   | MUX2X1 | 0.052 |   0.298 |   -0.084 | 
     | regKey/U111         | A ^ -> Y v   | INVX1  | 0.035 |   0.333 |   -0.049 | 
     | regKey/\reg_reg[22] | D v          | DFFSR  | 0.000 |   0.333 |   -0.048 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[40]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.133
This Block's Segment Delay(segDel): 0.158
Total delay(totDel): 0.133 + 0.158 = 0.292
Initial Slack = totDel - AvailTime
Initial Slack = 0.292 - -0.899 = 1.191
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.133 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.033
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[40] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.292
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.306 | 
     | regKey/\reg_reg[40] | CLK ^ -> Q ^ | DFFSR  | 0.158 |   0.158 |   -0.148 | 
     | mux_80/U28          | A ^ -> Y v   | MUX2X1 | 0.040 |   0.198 |   -0.108 | 
     | mux_80/U27          | A v -> Y ^   | INVX1  | 0.033 |   0.231 |   -0.075 | 
     | regKey/U110         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.265 |   -0.041 | 
     | regKey/U109         | A v -> Y ^   | INVX1  | 0.027 |   0.291 |   -0.015 | 
     | regKey/\reg_reg[21] | D ^          | DFFSR  | 0.000 |   0.292 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[40]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.185
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.185 + 0.146 = 0.331
Initial Slack = totDel - AvailTime
Initial Slack = 0.331 - -0.933 = 1.264
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.185 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.048 = 1.117
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[40] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.331
  Slack Time                    0.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.379 | 
     | regKey/\reg_reg[40] | CLK ^ -> Q v | DFFSR  | 0.146 |   0.146 |   -0.232 | 
     | mux_80/U28          | A v -> Y ^   | MUX2X1 | 0.058 |   0.204 |   -0.174 | 
     | mux_80/U27          | A ^ -> Y v   | INVX1  | 0.039 |   0.243 |   -0.135 | 
     | regKey/U110         | A v -> Y ^   | MUX2X1 | 0.053 |   0.296 |   -0.083 | 
     | regKey/U109         | A ^ -> Y v   | INVX1  | 0.035 |   0.331 |   -0.048 | 
     | regKey/\reg_reg[21] | D v          | DFFSR  | 0.000 |   0.331 |   -0.048 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[39]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.134
This Block's Segment Delay(segDel): 0.171
Total delay(totDel): 0.134 + 0.171 = 0.305
Initial Slack = totDel - AvailTime
Initial Slack = 0.305 - -0.898 = 1.203
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.134 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.013 = 1.032
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[39] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.305
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.318 | 
     | regKey/\reg_reg[39] | CLK ^ -> Q ^ | DFFSR  | 0.170 |   0.170 |   -0.148 | 
     | mux_80/U26          | A ^ -> Y v   | MUX2X1 | 0.042 |   0.212 |   -0.106 | 
     | mux_80/U25          | A v -> Y ^   | INVX1  | 0.026 |   0.238 |   -0.080 | 
     | regKey/U108         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.273 |   -0.045 | 
     | regKey/U107         | A v -> Y ^   | INVX1  | 0.032 |   0.305 |   -0.013 | 
     | regKey/\reg_reg[20] | D ^          | DFFSR  | 0.000 |   0.305 |   -0.013 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[39]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.183
This Block's Segment Delay(segDel): 0.155
Total delay(totDel): 0.183 + 0.155 = 0.338
Initial Slack = totDel - AvailTime
Initial Slack = 0.338 - -0.935 = 1.273
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.183 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.050 = 1.118
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[39] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.338
  Slack Time                    0.388
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.388 | 
     | regKey/\reg_reg[39] | CLK ^ -> Q v | DFFSR  | 0.154 |   0.154 |   -0.234 | 
     | mux_80/U26          | A v -> Y ^   | MUX2X1 | 0.055 |   0.209 |   -0.179 | 
     | mux_80/U25          | A ^ -> Y v   | INVX1  | 0.034 |   0.243 |   -0.145 | 
     | regKey/U108         | A v -> Y ^   | MUX2X1 | 0.056 |   0.299 |   -0.089 | 
     | regKey/U107         | A ^ -> Y v   | INVX1  | 0.039 |   0.337 |   -0.050 | 
     | regKey/\reg_reg[20] | D v          | DFFSR  | 0.000 |   0.338 |   -0.050 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[38]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.197
This Block's Segment Delay(segDel): 0.425
Total delay(totDel): 0.197 + 0.425 = 0.623
Initial Slack = totDel - AvailTime
Initial Slack = 0.623 - -0.899 = 1.522
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.197 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.097
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[38] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.623
  Slack Time                    0.637
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.637 | 
     | regKey/\reg_reg[38] | CLK ^ -> Q ^ | DFFSR  | 0.424 |   0.424 |   -0.213 | 
     | mixer/U1            | B ^ -> Y ^   | XOR2X1 | 0.078 |   0.502 |   -0.135 | 
     | mux_80/U22          | A ^ -> Y v   | MUX2X1 | 0.035 |   0.537 |   -0.100 | 
     | mux_80/U21          | A v -> Y ^   | INVX1  | 0.024 |   0.562 |   -0.075 | 
     | regKey/U104         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.596 |   -0.041 | 
     | regKey/U103         | A v -> Y ^   | INVX1  | 0.026 |   0.623 |   -0.015 | 
     | regKey/\reg_reg[19] | D ^          | DFFSR  | 0.000 |   0.623 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[38]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.179
This Block's Segment Delay(segDel): 0.171
Total delay(totDel): 0.179 + 0.171 = 0.350
Initial Slack = totDel - AvailTime
Initial Slack = 0.350 - -0.899 = 1.250
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.179 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.079
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[38] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.350
  Slack Time                    0.365
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.365 | 
     | regKey/\reg_reg[38] | CLK ^ -> Q v | DFFSR  | 0.169 |   0.169 |   -0.196 | 
     | mixer/U1            | B v -> Y ^   | XOR2X1 | 0.061 |   0.230 |   -0.135 | 
     | mux_80/U22          | A ^ -> Y v   | MUX2X1 | 0.035 |   0.265 |   -0.100 | 
     | mux_80/U21          | A v -> Y ^   | INVX1  | 0.024 |   0.289 |   -0.075 | 
     | regKey/U104         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.324 |   -0.041 | 
     | regKey/U103         | A v -> Y ^   | INVX1  | 0.026 |   0.350 |   -0.015 | 
     | regKey/\reg_reg[19] | D ^          | DFFSR  | 0.000 |   0.350 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[37]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.188
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.188 + 0.184 = 0.373
Initial Slack = totDel - AvailTime
Initial Slack = 0.373 - -0.898 = 1.271
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.188 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.013 = 1.087
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[37] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.373
  Slack Time                    0.386
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.386 | 
     | regKey/\reg_reg[37] | CLK ^ -> Q ^ | DFFSR  | 0.183 |   0.183 |   -0.203 | 
     | mixer/U2            | B ^ -> Y ^   | XOR2X1 | 0.068 |   0.251 |   -0.135 | 
     | mux_80/U20          | A ^ -> Y v   | MUX2X1 | 0.031 |   0.282 |   -0.104 | 
     | mux_80/U19          | A v -> Y ^   | INVX1  | 0.023 |   0.305 |   -0.081 | 
     | regKey/U102         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.340 |   -0.045 | 
     | regKey/U101         | A v -> Y ^   | INVX1  | 0.032 |   0.372 |   -0.013 | 
     | regKey/\reg_reg[18] | D ^          | DFFSR  | 0.000 |   0.373 |   -0.013 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[37]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.183
This Block's Segment Delay(segDel): 0.164
Total delay(totDel): 0.183 + 0.164 = 0.347
Initial Slack = totDel - AvailTime
Initial Slack = 0.347 - -0.898 = 1.245
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.183 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.013 = 1.081
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[37] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.347
  Slack Time                    0.360
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.360 | 
     | regKey/\reg_reg[37] | CLK ^ -> Q v | DFFSR  | 0.162 |   0.162 |   -0.197 | 
     | mixer/U2            | B v -> Y ^   | XOR2X1 | 0.063 |   0.225 |   -0.135 | 
     | mux_80/U20          | A ^ -> Y v   | MUX2X1 | 0.031 |   0.256 |   -0.104 | 
     | mux_80/U19          | A v -> Y ^   | INVX1  | 0.023 |   0.279 |   -0.081 | 
     | regKey/U102         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.315 |   -0.045 | 
     | regKey/U101         | A v -> Y ^   | INVX1  | 0.032 |   0.346 |   -0.013 | 
     | regKey/\reg_reg[18] | D ^          | DFFSR  | 0.000 |   0.347 |   -0.013 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[36]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.177
This Block's Segment Delay(segDel): 0.139
Total delay(totDel): 0.177 + 0.139 = 0.316
Initial Slack = totDel - AvailTime
Initial Slack = 0.316 - -0.899 = 1.215
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.177 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.077
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[36] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.316
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.330 | 
     | regKey/\reg_reg[36] | CLK ^ -> Q ^ | DFFSR  | 0.137 |   0.137 |   -0.193 | 
     | mixer/U3            | B ^ -> Y ^   | XOR2X1 | 0.059 |   0.196 |   -0.134 | 
     | mux_80/U18          | A ^ -> Y v   | MUX2X1 | 0.034 |   0.230 |   -0.101 | 
     | mux_80/U17          | A v -> Y ^   | INVX1  | 0.027 |   0.257 |   -0.074 | 
     | regKey/U100         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.289 |   -0.041 | 
     | regKey/U99          | A v -> Y ^   | INVX1  | 0.027 |   0.316 |   -0.014 | 
     | regKey/\reg_reg[17] | D ^          | DFFSR  | 0.000 |   0.316 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[36]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.177
This Block's Segment Delay(segDel): 0.162
Total delay(totDel): 0.177 + 0.162 = 0.339
Initial Slack = totDel - AvailTime
Initial Slack = 0.339 - -0.899 = 1.238
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.177 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.077
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[36] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.339
  Slack Time                    0.353
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.353 | 
     | regKey/\reg_reg[36] | CLK ^ -> Q v | DFFSR  | 0.160 |   0.160 |   -0.193 | 
     | mixer/U3            | B v -> Y ^   | XOR2X1 | 0.059 |   0.219 |   -0.134 | 
     | mux_80/U18          | A ^ -> Y v   | MUX2X1 | 0.034 |   0.253 |   -0.101 | 
     | mux_80/U17          | A v -> Y ^   | INVX1  | 0.027 |   0.280 |   -0.074 | 
     | regKey/U100         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.312 |   -0.041 | 
     | regKey/U99          | A v -> Y ^   | INVX1  | 0.027 |   0.339 |   -0.014 | 
     | regKey/\reg_reg[17] | D ^          | DFFSR  | 0.000 |   0.339 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[35]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.176
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.176 + 0.187 = 0.363
Initial Slack = totDel - AvailTime
Initial Slack = 0.363 - -0.899 = 1.262
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.176 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.075
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[35] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.363
  Slack Time                    0.377
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.377 | 
     | regKey/\reg_reg[35] | CLK ^ -> Q ^ | DFFSR  | 0.186 |   0.187 |   -0.191 | 
     | mixer/U4            | B ^ -> Y ^   | XOR2X1 | 0.070 |   0.257 |   -0.121 | 
     | mux_80/U16          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.289 |   -0.088 | 
     | mux_80/U15          | A v -> Y ^   | INVX1  | 0.018 |   0.307 |   -0.070 | 
     | regKey/U98          | A ^ -> Y v   | MUX2X1 | 0.031 |   0.338 |   -0.039 | 
     | regKey/U97          | A v -> Y ^   | INVX1  | 0.024 |   0.363 |   -0.015 | 
     | regKey/\reg_reg[16] | D ^          | DFFSR  | 0.000 |   0.363 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[35]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.171
This Block's Segment Delay(segDel): 0.166
Total delay(totDel): 0.171 + 0.166 = 0.336
Initial Slack = totDel - AvailTime
Initial Slack = 0.336 - -0.899 = 1.235
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.171 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.070
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[35] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.336
  Slack Time                    0.350
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.350 | 
     | regKey/\reg_reg[35] | CLK ^ -> Q v | DFFSR  | 0.165 |   0.165 |   -0.186 | 
     | mixer/U4            | B v -> Y ^   | XOR2X1 | 0.065 |   0.230 |   -0.121 | 
     | mux_80/U16          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.262 |   -0.088 | 
     | mux_80/U15          | A v -> Y ^   | INVX1  | 0.018 |   0.280 |   -0.070 | 
     | regKey/U98          | A ^ -> Y v   | MUX2X1 | 0.031 |   0.311 |   -0.039 | 
     | regKey/U97          | A v -> Y ^   | INVX1  | 0.024 |   0.336 |   -0.015 | 
     | regKey/\reg_reg[16] | D ^          | DFFSR  | 0.000 |   0.336 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[34]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.168
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.168 + 0.197 = 0.365
Initial Slack = totDel - AvailTime
Initial Slack = 0.365 - -0.899 = 1.264
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.168 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.067
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[34] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.365
  Slack Time                    0.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.379 | 
     | regKey/\reg_reg[34] | CLK ^ -> Q ^ | DFFSR  | 0.196 |   0.196 |   -0.183 | 
     | mixer/U5            | B ^ -> Y ^   | XOR2X1 | 0.069 |   0.265 |   -0.114 | 
     | mux_80/U14          | A ^ -> Y v   | MUX2X1 | 0.034 |   0.299 |   -0.080 | 
     | mux_80/U13          | A v -> Y ^   | INVX1  | 0.019 |   0.317 |   -0.062 | 
     | regKey/U96          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.349 |   -0.030 | 
     | regKey/U95          | A v -> Y ^   | INVX1  | 0.015 |   0.365 |   -0.014 | 
     | regKey/\reg_reg[15] | D ^          | DFFSR  | 0.000 |   0.365 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[34]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.162
This Block's Segment Delay(segDel): 0.172
Total delay(totDel): 0.162 + 0.172 = 0.334
Initial Slack = totDel - AvailTime
Initial Slack = 0.334 - -0.899 = 1.233
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.162 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.062
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[34] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.334
  Slack Time                    0.348
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.348 | 
     | regKey/\reg_reg[34] | CLK ^ -> Q v | DFFSR  | 0.171 |   0.171 |   -0.177 | 
     | mixer/U5            | B v -> Y ^   | XOR2X1 | 0.063 |   0.234 |   -0.114 | 
     | mux_80/U14          | A ^ -> Y v   | MUX2X1 | 0.034 |   0.268 |   -0.080 | 
     | mux_80/U13          | A v -> Y ^   | INVX1  | 0.019 |   0.286 |   -0.062 | 
     | regKey/U96          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.318 |   -0.030 | 
     | regKey/U95          | A v -> Y ^   | INVX1  | 0.015 |   0.334 |   -0.014 | 
     | regKey/\reg_reg[15] | D ^          | DFFSR  | 0.000 |   0.334 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[33]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.116
This Block's Segment Delay(segDel): 0.166
Total delay(totDel): 0.116 + 0.166 = 0.283
Initial Slack = totDel - AvailTime
Initial Slack = 0.283 - -0.899 = 1.182
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.116 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.016
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[33] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.283
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.297 | 
     | regKey/\reg_reg[33] | CLK ^ -> Q ^ | DFFSR  | 0.166 |   0.166 |   -0.132 | 
     | mux_80/U12          | A ^ -> Y v   | MUX2X1 | 0.041 |   0.206 |   -0.091 | 
     | mux_80/U11          | A v -> Y ^   | INVX1  | 0.025 |   0.231 |   -0.066 | 
     | regKey/U94          | A ^ -> Y v   | MUX2X1 | 0.030 |   0.261 |   -0.036 | 
     | regKey/U93          | A v -> Y ^   | INVX1  | 0.022 |   0.283 |   -0.014 | 
     | regKey/\reg_reg[14] | D ^          | DFFSR  | 0.000 |   0.283 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[33]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.164
This Block's Segment Delay(segDel): 0.152
Total delay(totDel): 0.164 + 0.152 = 0.316
Initial Slack = totDel - AvailTime
Initial Slack = 0.316 - -0.931 = 1.247
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.164 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.046 = 1.095
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[33] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.316
  Slack Time                    0.362
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.362 | 
     | regKey/\reg_reg[33] | CLK ^ -> Q v | DFFSR  | 0.151 |   0.151 |   -0.211 | 
     | mux_80/U12          | A v -> Y ^   | MUX2X1 | 0.054 |   0.205 |   -0.156 | 
     | mux_80/U11          | A ^ -> Y v   | INVX1  | 0.033 |   0.238 |   -0.123 | 
     | regKey/U94          | A v -> Y ^   | MUX2X1 | 0.046 |   0.285 |   -0.077 | 
     | regKey/U93          | A ^ -> Y v   | INVX1  | 0.031 |   0.316 |   -0.046 | 
     | regKey/\reg_reg[14] | D v          | DFFSR  | 0.000 |   0.316 |   -0.046 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[32]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.119
This Block's Segment Delay(segDel): 0.170
Total delay(totDel): 0.119 + 0.170 = 0.288
Initial Slack = totDel - AvailTime
Initial Slack = 0.288 - -0.899 = 1.188
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.119 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.018
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[32] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.288
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.303 | 
     | regKey/\reg_reg[32] | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |   -0.134 | 
     | mux_80/U10          | A ^ -> Y v   | MUX2X1 | 0.040 |   0.209 |   -0.094 | 
     | mux_80/U9           | A v -> Y ^   | INVX1  | 0.029 |   0.238 |   -0.065 | 
     | regKey/U92          | A ^ -> Y v   | MUX2X1 | 0.031 |   0.268 |   -0.034 | 
     | regKey/U91          | A v -> Y ^   | INVX1  | 0.020 |   0.288 |   -0.014 | 
     | regKey/\reg_reg[13] | D ^          | DFFSR  | 0.000 |   0.288 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[32]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.163
This Block's Segment Delay(segDel): 0.154
Total delay(totDel): 0.163 + 0.154 = 0.317
Initial Slack = totDel - AvailTime
Initial Slack = 0.317 - -0.930 = 1.247
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.163 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.093
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[32] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.317
  Slack Time                    0.362
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.362 | 
     | regKey/\reg_reg[32] | CLK ^ -> Q v | DFFSR  | 0.153 |   0.153 |   -0.209 | 
     | mux_80/U10          | A v -> Y ^   | MUX2X1 | 0.051 |   0.204 |   -0.158 | 
     | mux_80/U9           | A ^ -> Y v   | INVX1  | 0.036 |   0.240 |   -0.122 | 
     | regKey/U92          | A v -> Y ^   | MUX2X1 | 0.047 |   0.287 |   -0.075 | 
     | regKey/U91          | A ^ -> Y v   | INVX1  | 0.030 |   0.317 |   -0.045 | 
     | regKey/\reg_reg[13] | D v          | DFFSR  | 0.000 |   0.317 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[31]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.112
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.112 + 0.168 = 0.280
Initial Slack = totDel - AvailTime
Initial Slack = 0.280 - -0.899 = 1.179
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.112 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.011
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[31] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.280
  Slack Time                    0.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.294 | 
     | regKey/\reg_reg[31] | CLK ^ -> Q ^ | DFFSR  | 0.167 |   0.167 |   -0.127 | 
     | mux_80/U8           | A ^ -> Y v   | MUX2X1 | 0.039 |   0.207 |   -0.087 | 
     | mux_80/U7           | A v -> Y ^   | INVX1  | 0.024 |   0.231 |   -0.063 | 
     | regKey/U90          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.263 |   -0.031 | 
     | regKey/U89          | A v -> Y ^   | INVX1  | 0.016 |   0.280 |   -0.014 | 
     | regKey/\reg_reg[12] | D ^          | DFFSR  | 0.000 |   0.280 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[31]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.162
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.162 + 0.153 = 0.315
Initial Slack = totDel - AvailTime
Initial Slack = 0.315 - -0.928 = 1.243
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.162 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.043 = 1.091
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[31] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.315
  Slack Time                    0.358
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.358 | 
     | regKey/\reg_reg[31] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |   -0.206 | 
     | mux_80/U8           | A v -> Y ^   | MUX2X1 | 0.052 |   0.204 |   -0.154 | 
     | mux_80/U7           | A ^ -> Y v   | INVX1  | 0.033 |   0.236 |   -0.122 | 
     | regKey/U90          | A v -> Y ^   | MUX2X1 | 0.050 |   0.287 |   -0.071 | 
     | regKey/U89          | A ^ -> Y v   | INVX1  | 0.028 |   0.315 |   -0.043 | 
     | regKey/\reg_reg[12] | D v          | DFFSR  | 0.000 |   0.315 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[30]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.109
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.109 + 0.175 = 0.284
Initial Slack = totDel - AvailTime
Initial Slack = 0.284 - -0.899 = 1.183
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.109 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.008
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[30] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.284
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.298 | 
     | regKey/\reg_reg[30] | CLK ^ -> Q ^ | DFFSR  | 0.174 |   0.174 |   -0.124 | 
     | mux_80/U6           | A ^ -> Y v   | MUX2X1 | 0.043 |   0.216 |   -0.082 | 
     | mux_80/U5           | A v -> Y ^   | INVX1  | 0.019 |   0.235 |   -0.063 | 
     | regKey/U88          | A ^ -> Y v   | MUX2X1 | 0.030 |   0.265 |   -0.033 | 
     | regKey/U87          | A v -> Y ^   | INVX1  | 0.019 |   0.284 |   -0.014 | 
     | regKey/\reg_reg[11] | D ^          | DFFSR  | 0.000 |   0.284 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[30]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.157
This Block's Segment Delay(segDel): 0.158
Total delay(totDel): 0.157 + 0.158 = 0.314
Initial Slack = totDel - AvailTime
Initial Slack = 0.314 - -0.929 = 1.244
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.157 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.086
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[30] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.314
  Slack Time                    0.359
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.359 | 
     | regKey/\reg_reg[30] | CLK ^ -> Q v | DFFSR  | 0.156 |   0.156 |   -0.203 | 
     | mux_80/U6           | A v -> Y ^   | MUX2X1 | 0.053 |   0.210 |   -0.149 | 
     | mux_80/U5           | A ^ -> Y v   | INVX1  | 0.029 |   0.239 |   -0.120 | 
     | regKey/U88          | A v -> Y ^   | MUX2X1 | 0.046 |   0.285 |   -0.074 | 
     | regKey/U87          | A ^ -> Y v   | INVX1  | 0.029 |   0.314 |   -0.045 | 
     | regKey/\reg_reg[11] | D v          | DFFSR  | 0.000 |   0.314 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[29]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.123
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.123 + 0.168 = 0.290
Initial Slack = totDel - AvailTime
Initial Slack = 0.290 - -0.899 = 1.190
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.123 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.022
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[29] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.290
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.305 | 
     | regKey/\reg_reg[29] | CLK ^ -> Q ^ | DFFSR  | 0.167 |   0.167 |   -0.137 | 
     | mux_80/U4           | A ^ -> Y v   | MUX2X1 | 0.040 |   0.207 |   -0.098 | 
     | mux_80/U3           | A v -> Y ^   | INVX1  | 0.033 |   0.240 |   -0.065 | 
     | regKey/U86          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.272 |   -0.033 | 
     | regKey/U85          | A v -> Y ^   | INVX1  | 0.018 |   0.290 |   -0.014 | 
     | regKey/\reg_reg[10] | D ^          | DFFSR  | 0.000 |   0.290 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[29]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.169
This Block's Segment Delay(segDel): 0.152
Total delay(totDel): 0.169 + 0.152 = 0.321
Initial Slack = totDel - AvailTime
Initial Slack = 0.321 - -0.929 = 1.250
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.169 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.098
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[29] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.321
  Slack Time                    0.365
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.365 | 
     | regKey/\reg_reg[29] | CLK ^ -> Q v | DFFSR  | 0.152 |   0.152 |   -0.213 | 
     | mux_80/U4           | A v -> Y ^   | MUX2X1 | 0.052 |   0.204 |   -0.161 | 
     | mux_80/U3           | A ^ -> Y v   | INVX1  | 0.038 |   0.243 |   -0.123 | 
     | regKey/U86          | A v -> Y ^   | MUX2X1 | 0.049 |   0.292 |   -0.073 | 
     | regKey/U85          | A ^ -> Y v   | INVX1  | 0.029 |   0.321 |   -0.044 | 
     | regKey/\reg_reg[10] | D v          | DFFSR  | 0.000 |   0.321 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[28]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.127
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.127 + 0.194 = 0.321
Initial Slack = totDel - AvailTime
Initial Slack = 0.321 - -0.899 = 1.220
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.127 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.026
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[28] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.321
  Slack Time                    0.335
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.335 | 
     | regKey/\reg_reg[28] | CLK ^ -> Q ^ | DFFSR  | 0.193 |   0.193 |   -0.142 | 
     | mux_80/U160         | A ^ -> Y v   | MUX2X1 | 0.044 |   0.237 |   -0.098 | 
     | mux_80/U159         | A v -> Y ^   | INVX1  | 0.026 |   0.263 |   -0.073 | 
     | regKey/U322         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.294 |   -0.041 | 
     | regKey/U321         | A v -> Y ^   | INVX1  | 0.027 |   0.321 |   -0.014 | 
     | regKey/\reg_reg[9]  | D ^          | DFFSR  | 0.000 |   0.321 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[28]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.180
This Block's Segment Delay(segDel): 0.158
Total delay(totDel): 0.180 + 0.158 = 0.338
Initial Slack = totDel - AvailTime
Initial Slack = 0.338 - -0.933 = 1.270
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.180 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.048 = 1.113
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[28] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.338
  Slack Time                    0.386
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.386 | 
     | regKey/\reg_reg[28] | CLK ^ -> Q v | DFFSR  | 0.157 |   0.157 |   -0.229 | 
     | mux_80/U160         | A v -> Y ^   | MUX2X1 | 0.062 |   0.219 |   -0.167 | 
     | mux_80/U159         | A ^ -> Y v   | INVX1  | 0.035 |   0.254 |   -0.131 | 
     | regKey/U322         | A v -> Y ^   | MUX2X1 | 0.049 |   0.303 |   -0.082 | 
     | regKey/U321         | A ^ -> Y v   | INVX1  | 0.034 |   0.337 |   -0.048 | 
     | regKey/\reg_reg[9]  | D v          | DFFSR  | 0.000 |   0.338 |   -0.048 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[27]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.125
This Block's Segment Delay(segDel): 0.165
Total delay(totDel): 0.125 + 0.165 = 0.290
Initial Slack = totDel - AvailTime
Initial Slack = 0.290 - -0.898 = 1.187
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.125 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.013 = 1.022
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[27] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.290
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.302 | 
     | regKey/\reg_reg[27] | CLK ^ -> Q ^ | DFFSR  | 0.164 |   0.164 |   -0.138 | 
     | mux_80/U158         | A ^ -> Y v   | MUX2X1 | 0.039 |   0.203 |   -0.099 | 
     | mux_80/U157         | A v -> Y ^   | INVX1  | 0.021 |   0.225 |   -0.078 | 
     | regKey/U320         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.257 |   -0.046 | 
     | regKey/U319         | A v -> Y ^   | INVX1  | 0.033 |   0.289 |   -0.013 | 
     | regKey/\reg_reg[8]  | D ^          | DFFSR  | 0.000 |   0.290 |   -0.013 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[27]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.051) = -0.936
Available budget after adjustments(AvailTime) = (0.000 - 0.936) = -0.936

External Segment Delay(extSegDel): 0.171
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.171 + 0.151 = 0.322
Initial Slack = totDel - AvailTime
Initial Slack = 0.322 - -0.936 = 1.257
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.171 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.051 = 1.106
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[27] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.051
+ Phase Shift                   0.000
= Required Time                -0.051
  Arrival Time                  0.322
  Slack Time                    0.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.372 | 
     | regKey/\reg_reg[27] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.222 | 
     | mux_80/U158         | A v -> Y ^   | MUX2X1 | 0.052 |   0.202 |   -0.170 | 
     | mux_80/U157         | A ^ -> Y v   | INVX1  | 0.031 |   0.233 |   -0.139 | 
     | regKey/U320         | A v -> Y ^   | MUX2X1 | 0.050 |   0.283 |   -0.089 | 
     | regKey/U319         | A ^ -> Y v   | INVX1  | 0.038 |   0.321 |   -0.051 | 
     | regKey/\reg_reg[8]  | D v          | DFFSR  | 0.000 |   0.322 |   -0.051 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[26]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.109
This Block's Segment Delay(segDel): 0.166
Total delay(totDel): 0.109 + 0.166 = 0.274
Initial Slack = totDel - AvailTime
Initial Slack = 0.274 - -0.899 = 1.174
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.109 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.008
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[26] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.274
  Slack Time                    0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.289 | 
     | regKey/\reg_reg[26] | CLK ^ -> Q ^ | DFFSR  | 0.165 |   0.165 |   -0.124 | 
     | mux_80/U156         | A ^ -> Y v   | MUX2X1 | 0.042 |   0.207 |   -0.082 | 
     | mux_80/U155         | A v -> Y ^   | INVX1  | 0.019 |   0.225 |   -0.063 | 
     | regKey/U318         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.259 |   -0.030 | 
     | regKey/U317         | A v -> Y ^   | INVX1  | 0.015 |   0.274 |   -0.014 | 
     | regKey/\reg_reg[7]  | D ^          | DFFSR  | 0.000 |   0.274 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[26]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.166
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.166 + 0.151 = 0.318
Initial Slack = totDel - AvailTime
Initial Slack = 0.318 - -0.928 = 1.246
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.166 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.043 = 1.094
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[26] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.318
  Slack Time                    0.361
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.361 | 
     | regKey/\reg_reg[26] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.210 | 
     | mux_80/U156         | A v -> Y ^   | MUX2X1 | 0.057 |   0.208 |   -0.153 | 
     | mux_80/U155         | A ^ -> Y v   | INVX1  | 0.030 |   0.238 |   -0.123 | 
     | regKey/U318         | A v -> Y ^   | MUX2X1 | 0.052 |   0.290 |   -0.071 | 
     | regKey/U317         | A ^ -> Y v   | INVX1  | 0.028 |   0.317 |   -0.043 | 
     | regKey/\reg_reg[7]  | D v          | DFFSR  | 0.000 |   0.318 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[25]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.118
This Block's Segment Delay(segDel): 0.165
Total delay(totDel): 0.118 + 0.165 = 0.283
Initial Slack = totDel - AvailTime
Initial Slack = 0.283 - -0.899 = 1.183
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.118 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.017
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[25] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.283
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.298 | 
     | regKey/\reg_reg[25] | CLK ^ -> Q ^ | DFFSR  | 0.165 |   0.165 |   -0.133 | 
     | mux_80/U134         | A ^ -> Y v   | MUX2X1 | 0.040 |   0.204 |   -0.093 | 
     | mux_80/U133         | A v -> Y ^   | INVX1  | 0.027 |   0.231 |   -0.066 | 
     | regKey/U296         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.265 |   -0.033 | 
     | regKey/U295         | A v -> Y ^   | INVX1  | 0.019 |   0.283 |   -0.014 | 
     | regKey/\reg_reg[6]  | D ^          | DFFSR  | 0.000 |   0.283 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[25]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.169
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.169 + 0.151 = 0.320
Initial Slack = totDel - AvailTime
Initial Slack = 0.320 - -0.929 = 1.250
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.169 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.099
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[25] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.320
  Slack Time                    0.365
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.365 | 
     | regKey/\reg_reg[25] | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.214 | 
     | mux_80/U134         | A v -> Y ^   | MUX2X1 | 0.053 |   0.204 |   -0.161 | 
     | mux_80/U133         | A ^ -> Y v   | INVX1  | 0.035 |   0.238 |   -0.126 | 
     | regKey/U296         | A v -> Y ^   | MUX2X1 | 0.053 |   0.291 |   -0.074 | 
     | regKey/U295         | A ^ -> Y v   | INVX1  | 0.030 |   0.320 |   -0.044 | 
     | regKey/\reg_reg[6]  | D v          | DFFSR  | 0.000 |   0.320 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[24]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.108
This Block's Segment Delay(segDel): 0.160
Total delay(totDel): 0.108 + 0.160 = 0.268
Initial Slack = totDel - AvailTime
Initial Slack = 0.268 - -0.899 = 1.167
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.108 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.007
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[24] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.268
  Slack Time                    0.282
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.282 | 
     | regKey/\reg_reg[24] | CLK ^ -> Q ^ | DFFSR  | 0.160 |   0.160 |   -0.122 | 
     | mux_80/U112         | A ^ -> Y v   | MUX2X1 | 0.039 |   0.199 |   -0.083 | 
     | mux_80/U111         | A v -> Y ^   | INVX1  | 0.021 |   0.220 |   -0.062 | 
     | regKey/U274         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.250 |   -0.032 | 
     | regKey/U273         | A v -> Y ^   | INVX1  | 0.018 |   0.268 |   -0.014 | 
     | regKey/\reg_reg[5]  | D ^          | DFFSR  | 0.000 |   0.268 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[24]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.161
This Block's Segment Delay(segDel): 0.148
Total delay(totDel): 0.161 + 0.148 = 0.308
Initial Slack = totDel - AvailTime
Initial Slack = 0.308 - -0.929 = 1.237
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.161 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.090
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[24] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.308
  Slack Time                    0.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.352 | 
     | regKey/\reg_reg[24] | CLK ^ -> Q v | DFFSR  | 0.147 |   0.148 |   -0.205 | 
     | mux_80/U112         | A v -> Y ^   | MUX2X1 | 0.055 |   0.202 |   -0.150 | 
     | mux_80/U111         | A ^ -> Y v   | INVX1  | 0.031 |   0.234 |   -0.119 | 
     | regKey/U274         | A v -> Y ^   | MUX2X1 | 0.046 |   0.280 |   -0.073 | 
     | regKey/U273         | A ^ -> Y v   | INVX1  | 0.029 |   0.308 |   -0.044 | 
     | regKey/\reg_reg[5]  | D v          | DFFSR  | 0.000 |   0.308 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[23]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.112
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.112 + 0.159 = 0.270
Initial Slack = totDel - AvailTime
Initial Slack = 0.270 - -0.899 = 1.170
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.112 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.011
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.270
  Slack Time                    0.285
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.285 | 
     | regKey/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR  | 0.159 |   0.159 |   -0.126 | 
     | mux_80/U90          | A ^ -> Y v   | MUX2X1 | 0.035 |   0.193 |   -0.091 | 
     | mux_80/U89          | A v -> Y ^   | INVX1  | 0.026 |   0.219 |   -0.065 | 
     | regKey/U252         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.252 |   -0.033 | 
     | regKey/U251         | A v -> Y ^   | INVX1  | 0.019 |   0.270 |   -0.014 | 
     | regKey/\reg_reg[4]  | D ^          | DFFSR  | 0.000 |   0.270 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[23]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.161
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.161 + 0.147 = 0.307
Initial Slack = totDel - AvailTime
Initial Slack = 0.307 - -0.929 = 1.237
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.161 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.090
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[23] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.307
  Slack Time                    0.351
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.351 | 
     | regKey/\reg_reg[23] | CLK ^ -> Q v | DFFSR  | 0.146 |   0.146 |   -0.205 | 
     | mux_80/U90          | A v -> Y ^   | MUX2X1 | 0.047 |   0.194 |   -0.158 | 
     | mux_80/U89          | A ^ -> Y v   | INVX1  | 0.034 |   0.228 |   -0.124 | 
     | regKey/U252         | A v -> Y ^   | MUX2X1 | 0.050 |   0.278 |   -0.074 | 
     | regKey/U251         | A ^ -> Y v   | INVX1  | 0.029 |   0.307 |   -0.044 | 
     | regKey/\reg_reg[4]  | D v          | DFFSR  | 0.000 |   0.307 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[22]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.125
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.125 + 0.187 = 0.312
Initial Slack = totDel - AvailTime
Initial Slack = 0.312 - -0.899 = 1.211
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.125 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.024
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[22] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.312
  Slack Time                    0.326
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.326 | 
     | regKey/\reg_reg[22] | CLK ^ -> Q ^ | DFFSR  | 0.186 |   0.186 |   -0.140 | 
     | mux_80/U68          | A ^ -> Y v   | MUX2X1 | 0.048 |   0.234 |   -0.092 | 
     | mux_80/U67          | A v -> Y ^   | INVX1  | 0.022 |   0.256 |   -0.070 | 
     | regKey/U150         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.286 |   -0.040 | 
     | regKey/U149         | A v -> Y ^   | INVX1  | 0.025 |   0.311 |   -0.015 | 
     | regKey/\reg_reg[3]  | D ^          | DFFSR  | 0.000 |   0.312 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[22]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.171
This Block's Segment Delay(segDel): 0.165
Total delay(totDel): 0.171 + 0.165 = 0.336
Initial Slack = totDel - AvailTime
Initial Slack = 0.336 - -0.932 = 1.268
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.171 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.047 = 1.103
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[22] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.336
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.383 | 
     | regKey/\reg_reg[22] | CLK ^ -> Q v | DFFSR  | 0.164 |   0.164 |   -0.219 | 
     | mux_80/U68          | A v -> Y ^   | MUX2X1 | 0.060 |   0.224 |   -0.159 | 
     | mux_80/U67          | A ^ -> Y v   | INVX1  | 0.032 |   0.256 |   -0.128 | 
     | regKey/U150         | A v -> Y ^   | MUX2X1 | 0.047 |   0.303 |   -0.081 | 
     | regKey/U149         | A ^ -> Y v   | INVX1  | 0.033 |   0.336 |   -0.047 | 
     | regKey/\reg_reg[3]  | D v          | DFFSR  | 0.000 |   0.336 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[21]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.113
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.113 + 0.178 = 0.291
Initial Slack = totDel - AvailTime
Initial Slack = 0.291 - -0.899 = 1.190
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.113 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.012
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[21] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.291
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.305 | 
     | regKey/\reg_reg[21] | CLK ^ -> Q ^ | DFFSR  | 0.177 |   0.177 |   -0.128 | 
     | mux_80/U46          | A ^ -> Y v   | MUX2X1 | 0.044 |   0.221 |   -0.084 | 
     | mux_80/U45          | A v -> Y ^   | INVX1  | 0.019 |   0.240 |   -0.064 | 
     | regKey/U128         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.273 |   -0.032 | 
     | regKey/U127         | A v -> Y ^   | INVX1  | 0.017 |   0.291 |   -0.014 | 
     | regKey/\reg_reg[2]  | D ^          | DFFSR  | 0.000 |   0.291 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[21]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.165
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.165 + 0.159 = 0.324
Initial Slack = totDel - AvailTime
Initial Slack = 0.324 - -0.929 = 1.253
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.165 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.094
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[21] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.324
  Slack Time                    0.368
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.368 | 
     | regKey/\reg_reg[21] | CLK ^ -> Q v | DFFSR  | 0.158 |   0.158 |   -0.209 | 
     | mux_80/U46          | A v -> Y ^   | MUX2X1 | 0.056 |   0.214 |   -0.154 | 
     | mux_80/U45          | A ^ -> Y v   | INVX1  | 0.030 |   0.244 |   -0.124 | 
     | regKey/U128         | A v -> Y ^   | MUX2X1 | 0.051 |   0.295 |   -0.072 | 
     | regKey/U127         | A ^ -> Y v   | INVX1  | 0.029 |   0.324 |   -0.044 | 
     | regKey/\reg_reg[2]  | D v          | DFFSR  | 0.000 |   0.324 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[20]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.132
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.132 + 0.175 = 0.307
Initial Slack = totDel - AvailTime
Initial Slack = 0.307 - -0.899 = 1.206
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.132 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.031
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[20] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.307
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.321 | 
     | regKey/\reg_reg[20] | CLK ^ -> Q ^ | DFFSR  | 0.175 |   0.175 |   -0.147 | 
     | mux_80/U24          | A ^ -> Y v   | MUX2X1 | 0.045 |   0.220 |   -0.101 | 
     | mux_80/U23          | A v -> Y ^   | INVX1  | 0.025 |   0.244 |   -0.077 | 
     | regKey/U106         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.277 |   -0.044 | 
     | regKey/U105         | A v -> Y ^   | INVX1  | 0.030 |   0.307 |   -0.014 | 
     | regKey/\reg_reg[1]  | D ^          | DFFSR  | 0.000 |   0.307 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[20]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.179
This Block's Segment Delay(segDel): 0.158
Total delay(totDel): 0.179 + 0.158 = 0.337
Initial Slack = totDel - AvailTime
Initial Slack = 0.337 - -0.934 = 1.271
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.179 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.049 = 1.113
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[20] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.336
  Slack Time                    0.386
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.386 | 
     | regKey/\reg_reg[20] | CLK ^ -> Q v | DFFSR  | 0.157 |   0.157 |   -0.229 | 
     | mux_80/U24          | A v -> Y ^   | MUX2X1 | 0.058 |   0.215 |   -0.171 | 
     | mux_80/U23          | A ^ -> Y v   | INVX1  | 0.034 |   0.249 |   -0.137 | 
     | regKey/U106         | A v -> Y ^   | MUX2X1 | 0.050 |   0.299 |   -0.086 | 
     | regKey/U105         | A ^ -> Y v   | INVX1  | 0.037 |   0.336 |   -0.050 | 
     | regKey/\reg_reg[1]  | D v          | DFFSR  | 0.000 |   0.336 |   -0.049 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[19]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.010) = -0.895
Available budget after adjustments(AvailTime) = (0.000 - 0.895) = -0.895

External Segment Delay(extSegDel): 0.131
This Block's Segment Delay(segDel): 0.164
Total delay(totDel): 0.131 + 0.164 = 0.294
Initial Slack = totDel - AvailTime
Initial Slack = 0.294 - -0.895 = 1.189
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.131 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.010 = 1.026
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D  (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[19] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.010
+ Phase Shift                   0.000
= Required Time                -0.010
  Arrival Time                  0.294
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.304 | 
     | regKey/\reg_reg[19] | CLK ^ -> Q ^ | DFFSR  | 0.163 |   0.163 |   -0.141 | 
     | mux_80/U2           | A ^ -> Y v   | MUX2X1 | 0.037 |   0.200 |   -0.104 | 
     | mux_80/U1           | A v -> Y ^   | INVX1  | 0.023 |   0.224 |   -0.081 | 
     | regKey/U84          | A ^ -> Y v   | MUX2X1 | 0.032 |   0.256 |   -0.048 | 
     | regKey/U83          | A v -> Y ^   | INVX1  | 0.038 |   0.294 |   -0.011 | 
     | regKey/\reg_reg[0]  | D ^          | DFFSR  | 0.000 |   0.294 |   -0.010 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[19]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.053) = -0.938
Available budget after adjustments(AvailTime) = (0.000 - 0.938) = -0.938

External Segment Delay(extSegDel): 0.174
This Block's Segment Delay(segDel): 0.150
Total delay(totDel): 0.174 + 0.150 = 0.323
Initial Slack = totDel - AvailTime
Initial Slack = 0.323 - -0.938 = 1.261
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.174 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.053 = 1.111
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D  (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[19] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
= Required Time                -0.053
  Arrival Time                  0.323
  Slack Time                    0.376
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.376 | 
     | regKey/\reg_reg[19] | CLK ^ -> Q v | DFFSR  | 0.149 |   0.150 |   -0.226 | 
     | mux_80/U2           | A v -> Y ^   | MUX2X1 | 0.049 |   0.199 |   -0.177 | 
     | mux_80/U1           | A ^ -> Y v   | INVX1  | 0.032 |   0.231 |   -0.145 | 
     | regKey/U84          | A v -> Y ^   | MUX2X1 | 0.050 |   0.281 |   -0.095 | 
     | regKey/U83          | A ^ -> Y v   | INVX1  | 0.041 |   0.323 |   -0.053 | 
     | regKey/\reg_reg[0]  | D v          | DFFSR  | 0.000 |   0.323 |   -0.053 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[18]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.896
Available budget after adjustments(AvailTime) = (0.000 - 0.896) = -0.896

External Segment Delay(extSegDel): 0.218
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.218 + 0.206 = 0.425
Initial Slack = totDel - AvailTime
Initial Slack = 0.425 - -0.896 = 1.321
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.218 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.011 = 1.115
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[18] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.425
  Slack Time                    0.436
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.436 | 
     | regKey/\reg_reg[18] | CLK ^ -> Q ^ | DFFSR   | 0.110 |   0.110 |   -0.326 | 
     | mixer/s1/U39        | S ^ -> Y v   | MUX2X1  | 0.151 |   0.260 |   -0.176 | 
     | mixer/s1/U38        | C v -> Y ^   | OAI21X1 | 0.040 |   0.300 |   -0.136 | 
     | mux_80/U148         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.333 |   -0.103 | 
     | mux_80/U147         | A v -> Y ^   | INVX1   | 0.022 |   0.355 |   -0.081 | 
     | regKey/U310         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.388 |   -0.047 | 
     | regKey/U309         | A v -> Y ^   | INVX1   | 0.036 |   0.424 |   -0.012 | 
     | regKey/\reg_reg[76] | D ^          | DFFSR   | 0.000 |   0.425 |   -0.011 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[18]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.896
Available budget after adjustments(AvailTime) = (0.000 - 0.896) = -0.896

External Segment Delay(extSegDel): 0.209
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.209 + 0.191 = 0.400
Initial Slack = totDel - AvailTime
Initial Slack = 0.400 - -0.896 = 1.296
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.209 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.011 = 1.106
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[18] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.400
  Slack Time                    0.411
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.411 | 
     | regKey/\reg_reg[18] | CLK ^ -> Q v | DFFSR   | 0.115 |   0.115 |   -0.296 | 
     | mixer/s1/U39        | S v -> Y v   | MUX2X1  | 0.121 |   0.236 |   -0.176 | 
     | mixer/s1/U38        | C v -> Y ^   | OAI21X1 | 0.040 |   0.276 |   -0.136 | 
     | mux_80/U148         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.308 |   -0.103 | 
     | mux_80/U147         | A v -> Y ^   | INVX1   | 0.022 |   0.331 |   -0.081 | 
     | regKey/U310         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.364 |   -0.047 | 
     | regKey/U309         | A v -> Y ^   | INVX1   | 0.036 |   0.400 |   -0.012 | 
     | regKey/\reg_reg[76] | D ^          | DFFSR   | 0.000 |   0.400 |   -0.011 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[17]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.896
Available budget after adjustments(AvailTime) = (0.000 - 0.896) = -0.896

External Segment Delay(extSegDel): 0.276
This Block's Segment Delay(segDel): 0.426
Total delay(totDel): 0.276 + 0.426 = 0.702
Initial Slack = totDel - AvailTime
Initial Slack = 0.702 - -0.896 = 1.598
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.276 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.011 = 1.172
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.702
  Slack Time                    0.713
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.713 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |   -0.289 | 
     | mixer/s1/U21        | A ^ -> Y ^   | AND2X1  | 0.018 |   0.442 |   -0.271 | 
     | mixer/s1/U22        | A ^ -> Y v   | INVX1   | 0.030 |   0.472 |   -0.241 | 
     | mixer/s1/U42        | A v -> Y v   | OR2X1   | 0.049 |   0.520 |   -0.192 | 
     | mixer/s1/U38        | B v -> Y ^   | OAI21X1 | 0.057 |   0.577 |   -0.136 | 
     | mux_80/U148         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.610 |   -0.103 | 
     | mux_80/U147         | A v -> Y ^   | INVX1   | 0.022 |   0.632 |   -0.081 | 
     | regKey/U310         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.666 |   -0.047 | 
     | regKey/U309         | A v -> Y ^   | INVX1   | 0.036 |   0.701 |   -0.012 | 
     | regKey/\reg_reg[76] | D ^          | DFFSR   | 0.000 |   0.702 |   -0.011 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[17]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.210
This Block's Segment Delay(segDel): 0.171
Total delay(totDel): 0.210 + 0.171 = 0.380
Initial Slack = totDel - AvailTime
Initial Slack = 0.380 - -0.899 = 1.280
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.210 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.109
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.380
  Slack Time                    0.395
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.395 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q v | DFFSR   | 0.169 |   0.169 |   -0.226 | 
     | mixer/s1/U32        | C v -> Y ^   | NAND3X1 | 0.055 |   0.223 |   -0.171 | 
     | mixer/s1/U31        | B ^ -> Y v   | NAND3X1 | 0.025 |   0.248 |   -0.146 | 
     | mixer/s1/U30        | A v -> Y ^   | INVX1   | 0.018 |   0.267 |   -0.128 | 
     | mux_80/U150         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.297 |   -0.098 | 
     | mux_80/U149         | A v -> Y ^   | INVX1   | 0.027 |   0.324 |   -0.071 | 
     | regKey/U312         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.355 |   -0.039 | 
     | regKey/U311         | A v -> Y ^   | INVX1   | 0.025 |   0.380 |   -0.014 | 
     | regKey/\reg_reg[77] | D ^          | DFFSR   | 0.000 |   0.380 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[16]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.278
This Block's Segment Delay(segDel): 0.214
Total delay(totDel): 0.278 + 0.214 = 0.492
Initial Slack = totDel - AvailTime
Initial Slack = 0.492 - -0.899 = 1.391
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.278 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.177
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[16] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.492
  Slack Time                    0.506
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.506 | 
     | regKey/\reg_reg[16] | CLK ^ -> Q ^ | DFFSR   | 0.212 |   0.212 |   -0.294 | 
     | mixer/s1/U19        | A ^ -> Y ^   | AND2X1  | 0.065 |   0.277 |   -0.229 | 
     | mixer/s1/U6         | A ^ -> Y ^   | AND2X1  | 0.031 |   0.308 |   -0.198 | 
     | mixer/s1/U7         | A ^ -> Y v   | INVX1   | 0.028 |   0.336 |   -0.171 | 
     | mixer/s1/U23        | A v -> Y ^   | NAND3X1 | 0.056 |   0.392 |   -0.114 | 
     | mux_80/U154         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.423 |   -0.083 | 
     | mux_80/U153         | A v -> Y ^   | INVX1   | 0.021 |   0.444 |   -0.062 | 
     | regKey/U316         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.475 |   -0.031 | 
     | regKey/U315         | A v -> Y ^   | INVX1   | 0.017 |   0.492 |   -0.014 | 
     | regKey/\reg_reg[79] | D ^          | DFFSR   | 0.000 |   0.492 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[16]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.253
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.253 + 0.183 = 0.436
Initial Slack = totDel - AvailTime
Initial Slack = 0.436 - -0.899 = 1.335
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.253 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.152
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[16] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.436
  Slack Time                    0.450
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.450 | 
     | regKey/\reg_reg[16] | CLK ^ -> Q v | DFFSR   | 0.182 |   0.182 |   -0.268 | 
     | mixer/s1/U15        | A v -> Y v   | AND2X1  | 0.061 |   0.243 |   -0.207 | 
     | mixer/s1/U16        | A v -> Y ^   | INVX1   | 0.019 |   0.262 |   -0.189 | 
     | mixer/s1/U24        | C ^ -> Y v   | NAND3X1 | 0.022 |   0.283 |   -0.167 | 
     | mixer/s1/U23        | B v -> Y ^   | NAND3X1 | 0.053 |   0.336 |   -0.114 | 
     | mux_80/U154         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.367 |   -0.083 | 
     | mux_80/U153         | A v -> Y ^   | INVX1   | 0.021 |   0.388 |   -0.062 | 
     | regKey/U316         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.419 |   -0.031 | 
     | regKey/U315         | A v -> Y ^   | INVX1   | 0.017 |   0.436 |   -0.014 | 
     | regKey/\reg_reg[79] | D ^          | DFFSR   | 0.000 |   0.436 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[15]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.896
Available budget after adjustments(AvailTime) = (0.000 - 0.896) = -0.896

External Segment Delay(extSegDel): 0.230
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.230 + 0.187 = 0.418
Initial Slack = totDel - AvailTime
Initial Slack = 0.418 - -0.896 = 1.314
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.230 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.011 = 1.127
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[15] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.417
  Slack Time                    0.429
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.429 | 
     | regKey/\reg_reg[15] | CLK ^ -> Q ^ | DFFSR   | 0.109 |   0.109 |   -0.319 | 
     | mixer/s1/U41        | A ^ -> Y ^   | AND2X1  | 0.115 |   0.224 |   -0.204 | 
     | mixer/s1/U39        | B ^ -> Y v   | MUX2X1  | 0.029 |   0.253 |   -0.176 | 
     | mixer/s1/U38        | C v -> Y ^   | OAI21X1 | 0.040 |   0.293 |   -0.136 | 
     | mux_80/U148         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.326 |   -0.103 | 
     | mux_80/U147         | A v -> Y ^   | INVX1   | 0.022 |   0.348 |   -0.081 | 
     | regKey/U310         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.381 |   -0.047 | 
     | regKey/U309         | A v -> Y ^   | INVX1   | 0.036 |   0.417 |   -0.012 | 
     | regKey/\reg_reg[76] | D ^          | DFFSR   | 0.000 |   0.417 |   -0.011 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[15]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.896
Available budget after adjustments(AvailTime) = (0.000 - 0.896) = -0.896

External Segment Delay(extSegDel): 0.186
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.186 + 0.178 = 0.365
Initial Slack = totDel - AvailTime
Initial Slack = 0.365 - -0.896 = 1.261
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.186 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.011 = 1.083
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[15] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.365
  Slack Time                    0.376
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.376 | 
     | regKey/\reg_reg[15] | CLK ^ -> Q v | DFFSR   | 0.115 |   0.115 |   -0.261 | 
     | mixer/s1/U38        | A v -> Y ^   | OAI21X1 | 0.125 |   0.240 |   -0.136 | 
     | mux_80/U148         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.273 |   -0.103 | 
     | mux_80/U147         | A v -> Y ^   | INVX1   | 0.022 |   0.295 |   -0.081 | 
     | regKey/U310         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.328 |   -0.047 | 
     | regKey/U309         | A v -> Y ^   | INVX1   | 0.036 |   0.364 |   -0.012 | 
     | regKey/\reg_reg[76] | D ^          | DFFSR   | 0.000 |   0.365 |   -0.011 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[14]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.116
This Block's Segment Delay(segDel): 0.140
Total delay(totDel): 0.116 + 0.140 = 0.256
Initial Slack = totDel - AvailTime
Initial Slack = 0.256 - -0.899 = 1.155
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.116 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.016
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[14] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.256
  Slack Time                    0.270
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.270 | 
     | regKey/\reg_reg[14] | CLK ^ -> Q ^ | DFFSR  | 0.140 |   0.140 |   -0.130 | 
     | mux_80/U146         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.172 |   -0.099 | 
     | mux_80/U145         | A v -> Y ^   | INVX1  | 0.027 |   0.199 |   -0.071 | 
     | regKey/U308         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.232 |   -0.039 | 
     | regKey/U307         | A v -> Y ^   | INVX1  | 0.024 |   0.256 |   -0.015 | 
     | regKey/\reg_reg[75] | D ^          | DFFSR  | 0.000 |   0.256 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[14]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.167
This Block's Segment Delay(segDel): 0.134
Total delay(totDel): 0.167 + 0.134 = 0.301
Initial Slack = totDel - AvailTime
Initial Slack = 0.301 - -0.932 = 1.233
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.167 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.047 = 1.099
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[14] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.301
  Slack Time                    0.348
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.348 | 
     | regKey/\reg_reg[14] | CLK ^ -> Q v | DFFSR  | 0.134 |   0.134 |   -0.214 | 
     | mux_80/U146         | A v -> Y ^   | MUX2X1 | 0.048 |   0.182 |   -0.166 | 
     | mux_80/U145         | A ^ -> Y v   | INVX1  | 0.035 |   0.217 |   -0.131 | 
     | regKey/U308         | A v -> Y ^   | MUX2X1 | 0.051 |   0.268 |   -0.080 | 
     | regKey/U307         | A ^ -> Y v   | INVX1  | 0.033 |   0.301 |   -0.047 | 
     | regKey/\reg_reg[75] | D v          | DFFSR  | 0.000 |   0.301 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[13]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.105
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.105 + 0.146 = 0.251
Initial Slack = totDel - AvailTime
Initial Slack = 0.251 - -0.899 = 1.151
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.105 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.005
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[13] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.251
  Slack Time                    0.266
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.266 | 
     | regKey/\reg_reg[13] | CLK ^ -> Q ^ | DFFSR  | 0.146 |   0.146 |   -0.120 | 
     | mux_80/U144         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.181 |   -0.085 | 
     | mux_80/U143         | A v -> Y ^   | INVX1  | 0.018 |   0.199 |   -0.066 | 
     | regKey/U306         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.231 |   -0.034 | 
     | regKey/U305         | A v -> Y ^   | INVX1  | 0.020 |   0.251 |   -0.014 | 
     | regKey/\reg_reg[74] | D ^          | DFFSR  | 0.000 |   0.251 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[13]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.163
This Block's Segment Delay(segDel): 0.138
Total delay(totDel): 0.163 + 0.138 = 0.301
Initial Slack = totDel - AvailTime
Initial Slack = 0.301 - -0.930 = 1.231
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.163 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.093
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[13] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.301
  Slack Time                    0.346
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.346 | 
     | regKey/\reg_reg[13] | CLK ^ -> Q v | DFFSR  | 0.138 |   0.138 |   -0.208 | 
     | mux_80/U144         | A v -> Y ^   | MUX2X1 | 0.053 |   0.191 |   -0.155 | 
     | mux_80/U143         | A ^ -> Y v   | INVX1  | 0.030 |   0.221 |   -0.125 | 
     | regKey/U306         | A v -> Y ^   | MUX2X1 | 0.050 |   0.271 |   -0.075 | 
     | regKey/U305         | A ^ -> Y v   | INVX1  | 0.030 |   0.301 |   -0.045 | 
     | regKey/\reg_reg[74] | D v          | DFFSR  | 0.000 |   0.301 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[12]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.101
This Block's Segment Delay(segDel): 0.138
Total delay(totDel): 0.101 + 0.138 = 0.240
Initial Slack = totDel - AvailTime
Initial Slack = 0.240 - -0.899 = 1.139
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.101 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.001
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[12] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.239
  Slack Time                    0.254
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.254 | 
     | regKey/\reg_reg[12] | CLK ^ -> Q ^ | DFFSR  | 0.138 |   0.138 |   -0.116 | 
     | mux_80/U142         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.171 |   -0.083 | 
     | mux_80/U141         | A v -> Y ^   | INVX1  | 0.020 |   0.191 |   -0.062 | 
     | regKey/U304         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.223 |   -0.031 | 
     | regKey/U303         | A v -> Y ^   | INVX1  | 0.017 |   0.239 |   -0.014 | 
     | regKey/\reg_reg[73] | D ^          | DFFSR  | 0.000 |   0.239 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[12]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.157
This Block's Segment Delay(segDel): 0.133
Total delay(totDel): 0.157 + 0.133 = 0.290
Initial Slack = totDel - AvailTime
Initial Slack = 0.290 - -0.929 = 1.219
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.157 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.086
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[12] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.290
  Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.334 | 
     | regKey/\reg_reg[12] | CLK ^ -> Q v | DFFSR  | 0.133 |   0.133 |   -0.201 | 
     | mux_80/U142         | A v -> Y ^   | MUX2X1 | 0.050 |   0.183 |   -0.151 | 
     | mux_80/U141         | A ^ -> Y v   | INVX1  | 0.030 |   0.214 |   -0.120 | 
     | regKey/U304         | A v -> Y ^   | MUX2X1 | 0.048 |   0.262 |   -0.072 | 
     | regKey/U303         | A ^ -> Y v   | INVX1  | 0.028 |   0.290 |   -0.044 | 
     | regKey/\reg_reg[73] | D v          | DFFSR  | 0.000 |   0.290 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[11]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.135
Total delay(totDel): 0.100 + 0.135 = 0.234
Initial Slack = totDel - AvailTime
Initial Slack = 0.234 - -0.899 = 1.134
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.100 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 0.999
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[11] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.234
  Slack Time                    0.249
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.249 | 
     | regKey/\reg_reg[11] | CLK ^ -> Q ^ | DFFSR  | 0.135 |   0.135 |   -0.114 | 
     | mux_80/U140         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.167 |   -0.082 | 
     | mux_80/U139         | A v -> Y ^   | INVX1  | 0.018 |   0.185 |   -0.063 | 
     | regKey/U302         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.215 |   -0.033 | 
     | regKey/U301         | A v -> Y ^   | INVX1  | 0.019 |   0.234 |   -0.014 | 
     | regKey/\reg_reg[72] | D ^          | DFFSR  | 0.000 |   0.234 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[11]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.154
This Block's Segment Delay(segDel): 0.131
Total delay(totDel): 0.154 + 0.131 = 0.285
Initial Slack = totDel - AvailTime
Initial Slack = 0.285 - -0.929 = 1.215
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.154 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.084
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[11] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.285
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.330 | 
     | regKey/\reg_reg[11] | CLK ^ -> Q v | DFFSR  | 0.131 |   0.131 |   -0.199 | 
     | mux_80/U140         | A v -> Y ^   | MUX2X1 | 0.050 |   0.181 |   -0.149 | 
     | mux_80/U139         | A ^ -> Y v   | INVX1  | 0.029 |   0.210 |   -0.120 | 
     | regKey/U302         | A v -> Y ^   | MUX2X1 | 0.046 |   0.256 |   -0.074 | 
     | regKey/U301         | A ^ -> Y v   | INVX1  | 0.029 |   0.285 |   -0.045 | 
     | regKey/\reg_reg[72] | D v          | DFFSR  | 0.000 |   0.285 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[10]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.115
This Block's Segment Delay(segDel): 0.135
Total delay(totDel): 0.115 + 0.135 = 0.250
Initial Slack = totDel - AvailTime
Initial Slack = 0.250 - -0.899 = 1.150
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.115 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.014
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[10] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.250
  Slack Time                    0.265
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.265 | 
     | regKey/\reg_reg[10] | CLK ^ -> Q ^ | DFFSR  | 0.135 |   0.135 |   -0.129 | 
     | mux_80/U138         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.166 |   -0.098 | 
     | mux_80/U137         | A v -> Y ^   | INVX1  | 0.029 |   0.195 |   -0.070 | 
     | regKey/U300         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.228 |   -0.036 | 
     | regKey/U299         | A v -> Y ^   | INVX1  | 0.022 |   0.250 |   -0.014 | 
     | regKey/\reg_reg[71] | D ^          | DFFSR  | 0.000 |   0.250 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[10]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.166
This Block's Segment Delay(segDel): 0.131
Total delay(totDel): 0.166 + 0.131 = 0.297
Initial Slack = totDel - AvailTime
Initial Slack = 0.297 - -0.931 = 1.228
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.166 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.046 = 1.097
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[10] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.297
  Slack Time                    0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.343 | 
     | regKey/\reg_reg[10] | CLK ^ -> Q v | DFFSR  | 0.131 |   0.131 |   -0.212 | 
     | mux_80/U138         | A v -> Y ^   | MUX2X1 | 0.047 |   0.178 |   -0.165 | 
     | mux_80/U137         | A ^ -> Y v   | INVX1  | 0.036 |   0.214 |   -0.130 | 
     | regKey/U300         | A v -> Y ^   | MUX2X1 | 0.052 |   0.266 |   -0.078 | 
     | regKey/U299         | A ^ -> Y v   | INVX1  | 0.032 |   0.297 |   -0.046 | 
     | regKey/\reg_reg[71] | D v          | DFFSR  | 0.000 |   0.297 |   -0.046 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[9]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.109
This Block's Segment Delay(segDel): 0.144
Total delay(totDel): 0.109 + 0.144 = 0.253
Initial Slack = totDel - AvailTime
Initial Slack = 0.253 - -0.899 = 1.152
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.109 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.008
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[9] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.253
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.267 | 
     | regKey/\reg_reg[9]  | CLK ^ -> Q ^ | DFFSR  | 0.144 |   0.144 |   -0.123 | 
     | mux_80/U136         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.177 |   -0.090 | 
     | mux_80/U135         | A v -> Y ^   | INVX1  | 0.019 |   0.196 |   -0.072 | 
     | regKey/U298         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.226 |   -0.041 | 
     | regKey/U297         | A v -> Y ^   | INVX1  | 0.027 |   0.252 |   -0.015 | 
     | regKey/\reg_reg[70] | D ^          | DFFSR  | 0.000 |   0.253 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[9]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.159
This Block's Segment Delay(segDel): 0.137
Total delay(totDel): 0.159 + 0.137 = 0.296
Initial Slack = totDel - AvailTime
Initial Slack = 0.296 - -0.933 = 1.229
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.159 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.048 = 1.092
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[9] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.296
  Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.344 | 
     | regKey/\reg_reg[9]  | CLK ^ -> Q v | DFFSR  | 0.137 |   0.137 |   -0.207 | 
     | mux_80/U136         | A v -> Y ^   | MUX2X1 | 0.049 |   0.186 |   -0.158 | 
     | mux_80/U135         | A ^ -> Y v   | INVX1  | 0.029 |   0.216 |   -0.129 | 
     | regKey/U298         | A v -> Y ^   | MUX2X1 | 0.046 |   0.262 |   -0.082 | 
     | regKey/U297         | A ^ -> Y v   | INVX1  | 0.034 |   0.296 |   -0.048 | 
     | regKey/\reg_reg[70] | D v          | DFFSR  | 0.000 |   0.296 |   -0.048 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[8]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.103
This Block's Segment Delay(segDel): 0.152
Total delay(totDel): 0.103 + 0.152 = 0.255
Initial Slack = totDel - AvailTime
Initial Slack = 0.255 - -0.899 = 1.154
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.103 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.002
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[8] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.255
  Slack Time                    0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.269 | 
     | regKey/\reg_reg[8]  | CLK ^ -> Q ^ | DFFSR  | 0.152 |   0.152 |   -0.117 | 
     | mux_80/U132         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.185 |   -0.084 | 
     | mux_80/U131         | A v -> Y ^   | INVX1  | 0.019 |   0.204 |   -0.065 | 
     | regKey/U294         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.236 |   -0.033 | 
     | regKey/U293         | A v -> Y ^   | INVX1  | 0.019 |   0.255 |   -0.014 | 
     | regKey/\reg_reg[69] | D ^          | DFFSR  | 0.000 |   0.255 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[8]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.156
This Block's Segment Delay(segDel): 0.142
Total delay(totDel): 0.156 + 0.142 = 0.298
Initial Slack = totDel - AvailTime
Initial Slack = 0.298 - -0.930 = 1.228
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.156 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.086
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[8] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.298
  Slack Time                    0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.343 | 
     | regKey/\reg_reg[8]  | CLK ^ -> Q v | DFFSR  | 0.142 |   0.142 |   -0.201 | 
     | mux_80/U132         | A v -> Y ^   | MUX2X1 | 0.049 |   0.191 |   -0.152 | 
     | mux_80/U131         | A ^ -> Y v   | INVX1  | 0.029 |   0.220 |   -0.123 | 
     | regKey/U294         | A v -> Y ^   | MUX2X1 | 0.049 |   0.269 |   -0.074 | 
     | regKey/U293         | A ^ -> Y v   | INVX1  | 0.029 |   0.298 |   -0.045 | 
     | regKey/\reg_reg[69] | D v          | DFFSR  | 0.000 |   0.298 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[7]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.107
This Block's Segment Delay(segDel): 0.140
Total delay(totDel): 0.107 + 0.140 = 0.247
Initial Slack = totDel - AvailTime
Initial Slack = 0.247 - -0.899 = 1.147
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.107 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.007
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[7] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.247
  Slack Time                    0.262
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.262 | 
     | regKey/\reg_reg[7]  | CLK ^ -> Q ^ | DFFSR  | 0.140 |   0.140 |   -0.122 | 
     | mux_80/U130         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.173 |   -0.088 | 
     | mux_80/U129         | A v -> Y ^   | INVX1  | 0.024 |   0.198 |   -0.064 | 
     | regKey/U292         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.231 |   -0.030 | 
     | regKey/U291         | A v -> Y ^   | INVX1  | 0.016 |   0.247 |   -0.014 | 
     | regKey/\reg_reg[68] | D ^          | DFFSR  | 0.000 |   0.247 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[7]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.165
This Block's Segment Delay(segDel): 0.134
Total delay(totDel): 0.165 + 0.134 = 0.299
Initial Slack = totDel - AvailTime
Initial Slack = 0.299 - -0.928 = 1.227
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.165 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.043 = 1.093
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[7] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.299
  Slack Time                    0.342
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.342 | 
     | regKey/\reg_reg[7]  | CLK ^ -> Q v | DFFSR  | 0.134 |   0.134 |   -0.208 | 
     | mux_80/U130         | A v -> Y ^   | MUX2X1 | 0.051 |   0.185 |   -0.157 | 
     | mux_80/U129         | A ^ -> Y v   | INVX1  | 0.033 |   0.218 |   -0.124 | 
     | regKey/U292         | A v -> Y ^   | MUX2X1 | 0.053 |   0.271 |   -0.071 | 
     | regKey/U291         | A ^ -> Y v   | INVX1  | 0.028 |   0.299 |   -0.043 | 
     | regKey/\reg_reg[68] | D v          | DFFSR  | 0.000 |   0.299 |   -0.043 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[6]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.104
This Block's Segment Delay(segDel): 0.148
Total delay(totDel): 0.104 + 0.148 = 0.252
Initial Slack = totDel - AvailTime
Initial Slack = 0.252 - -0.899 = 1.151
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.104 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.003
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[6] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.252
  Slack Time                    0.266
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.266 | 
     | regKey/\reg_reg[6]  | CLK ^ -> Q ^ | DFFSR  | 0.148 |   0.148 |   -0.118 | 
     | mux_80/U128         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.183 |   -0.083 | 
     | mux_80/U127         | A v -> Y ^   | INVX1  | 0.020 |   0.203 |   -0.064 | 
     | regKey/U290         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.233 |   -0.033 | 
     | regKey/U289         | A v -> Y ^   | INVX1  | 0.019 |   0.252 |   -0.014 | 
     | regKey/\reg_reg[67] | D ^          | DFFSR  | 0.000 |   0.252 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[6]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.159
This Block's Segment Delay(segDel): 0.140
Total delay(totDel): 0.159 + 0.140 = 0.299
Initial Slack = totDel - AvailTime
Initial Slack = 0.299 - -0.930 = 1.228
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.159 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.045 = 1.089
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[6] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.299
  Slack Time                    0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.343 | 
     | regKey/\reg_reg[6]  | CLK ^ -> Q v | DFFSR  | 0.140 |   0.140 |   -0.204 | 
     | mux_80/U128         | A v -> Y ^   | MUX2X1 | 0.053 |   0.192 |   -0.151 | 
     | mux_80/U127         | A ^ -> Y v   | INVX1  | 0.030 |   0.222 |   -0.121 | 
     | regKey/U290         | A v -> Y ^   | MUX2X1 | 0.047 |   0.269 |   -0.074 | 
     | regKey/U289         | A ^ -> Y v   | INVX1  | 0.029 |   0.298 |   -0.045 | 
     | regKey/\reg_reg[67] | D v          | DFFSR  | 0.000 |   0.299 |   -0.045 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[5]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.138
Total delay(totDel): 0.100 + 0.138 = 0.238
Initial Slack = totDel - AvailTime
Initial Slack = 0.238 - -0.899 = 1.137
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.100 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 0.999
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[5] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.237
  Slack Time                    0.252
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.252 | 
     | regKey/\reg_reg[5]  | CLK ^ -> Q ^ | DFFSR  | 0.138 |   0.138 |   -0.114 | 
     | mux_80/U126         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.169 |   -0.083 | 
     | mux_80/U125         | A v -> Y ^   | INVX1  | 0.021 |   0.190 |   -0.061 | 
     | regKey/U288         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.221 |   -0.031 | 
     | regKey/U287         | A v -> Y ^   | INVX1  | 0.017 |   0.237 |   -0.014 | 
     | regKey/\reg_reg[66] | D ^          | DFFSR  | 0.000 |   0.237 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[5]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.153
This Block's Segment Delay(segDel): 0.133
Total delay(totDel): 0.153 + 0.133 = 0.286
Initial Slack = totDel - AvailTime
Initial Slack = 0.286 - -0.929 = 1.214
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.153 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.044 = 1.082
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[5] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.286
  Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.329 | 
     | regKey/\reg_reg[5]  | CLK ^ -> Q v | DFFSR  | 0.133 |   0.133 |   -0.197 | 
     | mux_80/U126         | A v -> Y ^   | MUX2X1 | 0.048 |   0.180 |   -0.149 | 
     | mux_80/U125         | A ^ -> Y v   | INVX1  | 0.031 |   0.211 |   -0.118 | 
     | regKey/U288         | A v -> Y ^   | MUX2X1 | 0.047 |   0.258 |   -0.071 | 
     | regKey/U287         | A ^ -> Y v   | INVX1  | 0.028 |   0.286 |   -0.044 | 
     | regKey/\reg_reg[66] | D v          | DFFSR  | 0.000 |   0.286 |   -0.044 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[4]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.119
This Block's Segment Delay(segDel): 0.137
Total delay(totDel): 0.119 + 0.137 = 0.256
Initial Slack = totDel - AvailTime
Initial Slack = 0.256 - -0.899 = 1.156
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.119 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.019
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[4] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.256
  Slack Time                    0.271
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.271 | 
     | regKey/\reg_reg[4]  | CLK ^ -> Q ^ | DFFSR  | 0.137 |   0.137 |   -0.134 | 
     | mux_80/U124         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.169 |   -0.101 | 
     | mux_80/U123         | A v -> Y ^   | INVX1  | 0.027 |   0.197 |   -0.074 | 
     | regKey/U286         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.228 |   -0.043 | 
     | regKey/U285         | A v -> Y ^   | INVX1  | 0.028 |   0.256 |   -0.015 | 
     | regKey/\reg_reg[65] | D ^          | DFFSR  | 0.000 |   0.256 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[4]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.169
This Block's Segment Delay(segDel): 0.132
Total delay(totDel): 0.169 + 0.132 = 0.301
Initial Slack = totDel - AvailTime
Initial Slack = 0.301 - -0.934 = 1.234
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.169 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.049 = 1.102
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[4] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.301
  Slack Time                    0.349
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.349 | 
     | regKey/\reg_reg[4]  | CLK ^ -> Q v | DFFSR  | 0.132 |   0.132 |   -0.217 | 
     | mux_80/U124         | A v -> Y ^   | MUX2X1 | 0.050 |   0.182 |   -0.167 | 
     | mux_80/U123         | A ^ -> Y v   | INVX1  | 0.035 |   0.217 |   -0.132 | 
     | regKey/U286         | A v -> Y ^   | MUX2X1 | 0.048 |   0.265 |   -0.084 | 
     | regKey/U285         | A ^ -> Y v   | INVX1  | 0.035 |   0.301 |   -0.049 | 
     | regKey/\reg_reg[65] | D v          | DFFSR  | 0.000 |   0.301 |   -0.049 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[3]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.115
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.115 + 0.151 = 0.266
Initial Slack = totDel - AvailTime
Initial Slack = 0.266 - -0.899 = 1.165
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.115 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.014
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[3] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.266
  Slack Time                    0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.280 | 
     | regKey/\reg_reg[3]  | CLK ^ -> Q ^ | DFFSR  | 0.151 |   0.151 |   -0.129 | 
     | mux_80/U122         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.184 |   -0.096 | 
     | mux_80/U121         | A v -> Y ^   | INVX1  | 0.020 |   0.204 |   -0.076 | 
     | regKey/U284         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.236 |   -0.044 | 
     | regKey/U283         | A v -> Y ^   | INVX1  | 0.030 |   0.266 |   -0.014 | 
     | regKey/\reg_reg[64] | D ^          | DFFSR  | 0.000 |   0.266 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[3]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.164
This Block's Segment Delay(segDel): 0.142
Total delay(totDel): 0.164 + 0.142 = 0.306
Initial Slack = totDel - AvailTime
Initial Slack = 0.306 - -0.934 = 1.240
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.164 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.049 = 1.098
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[3] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.306
  Slack Time                    0.355
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.355 | 
     | regKey/\reg_reg[3]  | CLK ^ -> Q v | DFFSR  | 0.142 |   0.142 |   -0.213 | 
     | mux_80/U122         | A v -> Y ^   | MUX2X1 | 0.047 |   0.189 |   -0.166 | 
     | mux_80/U121         | A ^ -> Y v   | INVX1  | 0.030 |   0.219 |   -0.136 | 
     | regKey/U284         | A v -> Y ^   | MUX2X1 | 0.051 |   0.269 |   -0.086 | 
     | regKey/U283         | A ^ -> Y v   | INVX1  | 0.036 |   0.306 |   -0.049 | 
     | regKey/\reg_reg[64] | D v          | DFFSR  | 0.000 |   0.306 |   -0.049 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[2]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.896
Available budget after adjustments(AvailTime) = (0.000 - 0.896) = -0.896

External Segment Delay(extSegDel): 0.129
This Block's Segment Delay(segDel): 0.144
Total delay(totDel): 0.129 + 0.144 = 0.273
Initial Slack = totDel - AvailTime
Initial Slack = 0.273 - -0.896 = 1.168
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.129 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.011 = 1.025
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[2] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.273
  Slack Time                    0.283
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.283 | 
     | regKey/\reg_reg[2]  | CLK ^ -> Q ^ | DFFSR  | 0.144 |   0.144 |   -0.140 | 
     | mux_80/U120         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.178 |   -0.106 | 
     | mux_80/U119         | A v -> Y ^   | INVX1  | 0.028 |   0.205 |   -0.078 | 
     | regKey/U282         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.236 |   -0.048 | 
     | regKey/U281         | A v -> Y ^   | INVX1  | 0.037 |   0.272 |   -0.011 | 
     | regKey/\reg_reg[63] | D ^          | DFFSR  | 0.000 |   0.273 |   -0.011 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[2]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.052) = -0.937
Available budget after adjustments(AvailTime) = (0.000 - 0.937) = -0.937

External Segment Delay(extSegDel): 0.174
This Block's Segment Delay(segDel): 0.137
Total delay(totDel): 0.174 + 0.137 = 0.311
Initial Slack = totDel - AvailTime
Initial Slack = 0.311 - -0.937 = 1.248
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.174 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.052 = 1.112
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[2] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.052
  Arrival Time                  0.311
  Slack Time                    0.363
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.363 | 
     | regKey/\reg_reg[2]  | CLK ^ -> Q v | DFFSR  | 0.137 |   0.137 |   -0.227 | 
     | mux_80/U120         | A v -> Y ^   | MUX2X1 | 0.051 |   0.188 |   -0.175 | 
     | mux_80/U119         | A ^ -> Y v   | INVX1  | 0.035 |   0.223 |   -0.140 | 
     | regKey/U282         | A v -> Y ^   | MUX2X1 | 0.047 |   0.270 |   -0.093 | 
     | regKey/U281         | A ^ -> Y v   | INVX1  | 0.040 |   0.311 |   -0.053 | 
     | regKey/\reg_reg[63] | D v          | DFFSR  | 0.000 |   0.311 |   -0.052 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[1]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.112
This Block's Segment Delay(segDel): 0.148
Total delay(totDel): 0.112 + 0.148 = 0.260
Initial Slack = totDel - AvailTime
Initial Slack = 0.260 - -0.899 = 1.159
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.112 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.011
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[1] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.260
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.274 | 
     | regKey/\reg_reg[1]  | CLK ^ -> Q ^ | DFFSR  | 0.148 |   0.148 |   -0.126 | 
     | mux_80/U118         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.180 |   -0.094 | 
     | mux_80/U117         | A v -> Y ^   | INVX1  | 0.027 |   0.207 |   -0.067 | 
     | regKey/U280         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.238 |   -0.036 | 
     | regKey/U279         | A v -> Y ^   | INVX1  | 0.021 |   0.259 |   -0.014 | 
     | regKey/\reg_reg[62] | D ^          | DFFSR  | 0.000 |   0.260 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[1]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.161
This Block's Segment Delay(segDel): 0.140
Total delay(totDel): 0.161 + 0.140 = 0.301
Initial Slack = totDel - AvailTime
Initial Slack = 0.301 - -0.931 = 1.231
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.161 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.046 = 1.092
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[1] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.301
  Slack Time                    0.346
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.346 | 
     | regKey/\reg_reg[1]  | CLK ^ -> Q v | DFFSR  | 0.139 |   0.139 |   -0.207 | 
     | mux_80/U118         | A v -> Y ^   | MUX2X1 | 0.047 |   0.187 |   -0.160 | 
     | mux_80/U117         | A ^ -> Y v   | INVX1  | 0.034 |   0.221 |   -0.126 | 
     | regKey/U280         | A v -> Y ^   | MUX2X1 | 0.049 |   0.270 |   -0.077 | 
     | regKey/U279         | A ^ -> Y v   | INVX1  | 0.031 |   0.301 |   -0.046 | 
     | regKey/\reg_reg[62] | D v          | DFFSR  | 0.000 |   0.301 |   -0.046 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[0]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.137
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.137 + 0.199 = 0.335
Initial Slack = totDel - AvailTime
Initial Slack = 0.335 - -0.899 = 1.235
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.137 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.036
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[0] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.335
  Slack Time                    0.350
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.350 | 
     | regKey/\reg_reg[0]  | CLK ^ -> Q ^ | DFFSR  | 0.197 |   0.197 |   -0.152 | 
     | mux_80/U116         | A ^ -> Y v   | MUX2X1 | 0.037 |   0.234 |   -0.115 | 
     | mux_80/U115         | A v -> Y ^   | INVX1  | 0.041 |   0.275 |   -0.074 | 
     | regKey/U278         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.310 |   -0.040 | 
     | regKey/U277         | A v -> Y ^   | INVX1  | 0.025 |   0.335 |   -0.014 | 
     | regKey/\reg_reg[61] | D ^          | DFFSR  | 0.000 |   0.335 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[0]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.182
This Block's Segment Delay(segDel): 0.161
Total delay(totDel): 0.182 + 0.161 = 0.343
Initial Slack = totDel - AvailTime
Initial Slack = 0.343 - -0.932 = 1.275
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.182 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.047 = 1.114
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[0] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.343
  Slack Time                    0.390
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.390 | 
     | regKey/\reg_reg[0]  | CLK ^ -> Q v | DFFSR  | 0.160 |   0.159 |   -0.231 | 
     | mux_80/U116         | A v -> Y ^   | MUX2X1 | 0.051 |   0.210 |   -0.180 | 
     | mux_80/U115         | A ^ -> Y v   | INVX1  | 0.044 |   0.254 |   -0.136 | 
     | regKey/U278         | A v -> Y ^   | MUX2X1 | 0.055 |   0.309 |   -0.081 | 
     | regKey/U277         | A ^ -> Y v   | INVX1  | 0.034 |   0.343 |   -0.047 | 
     | regKey/\reg_reg[61] | D v          | DFFSR  | 0.000 |   0.343 |   -0.047 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: enable
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = 0.000
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.000 + 0.014) = -0.014
Available budget after adjustments(AvailTime) = (0.000 - 0.014) = -0.014

External Segment Delay(extSegDel): 0.314
This Block's Segment Delay(segDel): 0.223
Total delay(totDel): 0.314 + 0.223 = 0.537
Initial Slack = totDel - AvailTime
Initial Slack = 0.537 - -0.014 = 0.551
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.276
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.314 - 0.000 * 0.314 / 0.537 - 0.276 + 0.000 + 0.000 + 0.000 - 0.006 = 0.032
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q   (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.537
  Slack Time                    0.551
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                    |              |        |       |  Time   |   Time   | 
     |--------------------+--------------+--------+-------+---------+----------| 
     |                    | clk ^        |        |       |   0.000 |   -0.551 | 
     | SM/\state_reg[1]   | CLK ^ -> Q v | DFFSR  | 0.138 |   0.138 |   -0.414 | 
     | SM/U12             | B v -> Y v   | OR2X1  | 0.067 |   0.204 |   -0.347 | 
     | SM/U13             | A v -> Y ^   | INVX1  | 0.110 |   0.314 |   -0.238 | 
     | regKey/U322        | S ^ -> Y v   | MUX2X1 | 0.196 |   0.510 |   -0.041 | 
     | regKey/U321        | A v -> Y ^   | INVX1  | 0.027 |   0.537 |   -0.014 | 
     | regKey/\reg_reg[9] | D ^          | DFFSR  | 0.000 |   0.537 |   -0.014 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: enable
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = 0.000
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.000 + 0.014) = -0.014
Available budget after adjustments(AvailTime) = (0.000 - 0.014) = -0.014

External Segment Delay(extSegDel): 0.298
This Block's Segment Delay(segDel): 0.226
Total delay(totDel): 0.298 + 0.226 = 0.524
Initial Slack = totDel - AvailTime
Initial Slack = 0.524 - -0.014 = 0.538
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.269
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.298 - 0.000 * 0.298 / 0.524 - 0.269 + 0.000 + 0.000 + 0.000 - 0.004 = 0.025
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.524
  Slack Time                    0.538
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                    |              |        |       |  Time   |   Time   | 
     |--------------------+--------------+--------+-------+---------+----------| 
     |                    | clk ^        |        |       |   0.000 |   -0.538 | 
     | SM/\state_reg[0]   | CLK ^ -> Q v | DFFSR  | 0.126 |   0.126 |   -0.412 | 
     | SM/U34             | A v -> Y ^   | INVX1  | 0.028 |   0.154 |   -0.384 | 
     | SM/U12             | A ^ -> Y ^   | OR2X1  | 0.064 |   0.217 |   -0.321 | 
     | SM/U13             | A ^ -> Y v   | INVX1  | 0.081 |   0.298 |   -0.240 | 
     | regKey/U322        | S v -> Y v   | MUX2X1 | 0.199 |   0.497 |   -0.041 | 
     | regKey/U321        | A v -> Y ^   | INVX1  | 0.027 |   0.523 |   -0.014 | 
     | regKey/\reg_reg[9] | D ^          | DFFSR  | 0.000 |   0.524 |   -0.014 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: reset
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = 0.000
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.000 + -0.282) = 0.282
Available budget after adjustments(AvailTime) = (0.000 - -0.282) = 0.282

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.068
Total delay(totDel): 0.000 + 0.068 = 0.068
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.282 * 0.000 / 0.068 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Removal Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /R (^) checked with rising edge of 'clk'
Beginpoint: reset                  (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Removal                       0.282
+ Phase Shift                   0.000
= Required Time                 0.282
  Arrival Time                  0.101
  Slack Time                   -0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     +-----------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell | Delay | Arrival | Required | 
     |                     |            |       |       |  Time   |   Time   | 
     |---------------------+------------+-------+-------+---------+----------| 
     |                     | reset v    |       |       |   0.033 |    0.214 | 
     | regKey/U82          | A v -> Y ^ | INVX2 | 0.068 |   0.101 |    0.281 | 
     | regKey/\reg_reg[15] | R ^        | DFFSR | 0.001 |   0.101 |    0.282 | 
     +-----------------------------------------------------------------------+ 
