L 1 "..\..\..\..\hldd\src\qspi.c"
N/*****************************************************************************
N*   This software is copyright protected. All rights reserved
N*   Toshiba Electronics Europe GmbH
N*   European LSI Design and Engineering Center (ELDEC)
N******************************************************************************
N*   DESCRIPTION : QSPI functions
N******************************************************************************
N*    PLATFORM    : TMPR46xXBG-300
N*   PROJECT     : TSM-Driver
N*   MODULE      : General
N*   LIBRARIES   : None
N******************************************************************************
N*   VERSION     : $Revision: 1.21 $
N*   DATE        : $Date: 2015/06/24 15:15:15 $
N*   TAG         : $Name: HLDD_1_1 $
N*   RELEASE     : Preliminary & Confidential
N*****************************************************************************/
N/**********************************************
N*                Include files                *
N**********************************************/
N#include <stdio.h>
L 1 "C:\Keil_v5\ARM\ARMCC_505u2\Bin\..\include\stdio.h" 1
N/* stdio.h: ANSI 'C' (X3J11 Oct 88) library header, section 4.9 */
N/* Copyright (C) Codemist Ltd., 1988-1993                       */
N/* Copyright 1991-1998 ARM Limited. All rights reserved.        */
N
N/*
N * RCS $Revision: 185531 $
N * Checkin $Date: 2014-05-29 15:16:06 +0100 (Thu, 29 May 2014) $
N * Revising $Author: sdouglas $
N */
N
N/*
N * stdio.h declares two types, several macros, and many functions for
N * performing input and output. For a discussion on Streams and Files
N * refer to sections 4.9.2 and 4.9.3 in the above ANSI draft, or to a
N * modern textbook on C.
N */
N
N#ifndef __stdio_h
N#define __stdio_h
N#define __ARMCLIB_VERSION 5050157
N
N/*
N * Depending on compiler version __int64 or __INT64_TYPE__ should be defined.
N */
N#ifndef __int64
N  #ifdef __INT64_TYPE__
S    #define __int64 __INT64_TYPE__
N  #endif
N  /* On some architectures neither of these may be defined - if so, fall
N     through and error out if used. */
N#endif
N
N
N#define _ARMABI __declspec(__nothrow)
N
N  #ifndef __STDIO_DECLS
N  #define __STDIO_DECLS
N
N    #undef __CLIBNS
N    #ifdef __cplusplus
S      namespace std {
S      #define __CLIBNS ::std::
S        extern "C" {
N    #else /* ndef __cplusplus */
N      #define __CLIBNS
N    #endif /* ndef __cplusplus */
N
N#if defined(__cplusplus) || !defined(__STRICT_ANSI__) || !defined(__size_t)
X#if 0L || !0L || !0L
N /* always defined in C++ and non-strict C for consistency of debug info */
N  #if __sizeof_ptr == 8
X  #if 4 == 8
S    typedef unsigned long size_t;   /* see <stddef.h> */
N  #else
N    typedef unsigned int size_t;   /* see <stddef.h> */
N  #endif
N  #if !defined(__cplusplus) && defined(__STRICT_ANSI__)
X  #if !0L && 0L
S    #define __size_t 1
N  #endif
N#endif
N
N#undef NULL
N#define NULL 0                   /* see <stddef.h> */
N
N/* ANSI forbids va_list to be defined here */
N/* keep in step with <stdarg.h> and <wchar.h> */
N#if !defined(__va_list) && (defined(__cplusplus) || !defined(__STRICT_ANSI__) || !defined(__va_list_defined))
X#if !0L && (0L || !0L || !0L)
N/* always defined in C++ and non-strict C for consistency of debug info */
N  #ifdef __clang__
S    typedef __builtin_va_list __va_list;
N  #else
N    typedef struct __va_list __va_list;
N  #endif
N  #if !defined(__cplusplus) && defined(__STRICT_ANSI__)
X  #if !0L && 0L
S    #define __va_list_defined 1
N  #endif
N#endif
N
N   /*
N    * If the compiler supports signalling nans as per N965 then it
N    * will define __SUPPORT_SNAN__, in which case a user may define
N    * _WANT_SNAN in order to obtain compliant versions of the printf
N    * and scanf families of functions
N    */
N#if defined(__SUPPORT_SNAN__) && defined(_WANT_SNAN)
X#if 0L && 0L
S#pragma import(__use_snan)
N#endif
N
Ntypedef struct __fpos_t_struct {
N    unsigned __int64 __pos;
N    /*
N     * this structure is equivalent to an mbstate_t, but we're not
N     * allowed to actually define the type name `mbstate_t' within
N     * stdio.h
N     */
N    struct {
N        unsigned int __state1, __state2;
N    } __mbstate;
N} fpos_t;
N   /*
N    * fpos_t is an object capable of recording all information needed to
N    * specify uniquely every position within a file.
N    */
N
N#define _SYS_OPEN 16
N   /* _SYS_OPEN defines a limit on the number of open files that is imposed
N    * by this C library
N    */
N
Ntypedef struct __FILE FILE;
N   /*
N    * FILE is an object capable of recording all information needed to control
N    * a stream, such as its file position indicator, a pointer to its
N    * associated buffer, an error indicator that records whether a read/write
N    * error has occurred and an end-of-file indicator that records whether the
N    * end-of-file has been reached.
N    * Its structure is not made known to library clients.
N    */
N
N#if defined(__STRICT_ANSI__) && !__FILE_INCOMPLETE
X#if 0L && !__FILE_INCOMPLETE
Sstruct __FILE {
S    union {
S        long __FILE_alignment;
S#ifdef __TARGET_ARCH_AARCH64
S        char __FILE_size[136];
S#else /* __TARGET_ARCH_AARCH64 */
S        char __FILE_size[84];
S#endif /* __TARGET_ARCH_AARCH64 */
S    } __FILE_opaque;
S};
S    /*
S     * FILE must be an object type (C99 - 7.19.1) and an object type fully
S     * describes an object [including its static size] (C99 - 6.2.5).
S     * This definition is a placeholder which matches the struct __FILE in
S     * size and alignment as used internally by libc.
S     */
N#endif
N
N
Nextern FILE __stdin, __stdout, __stderr;
Nextern FILE *__aeabi_stdin, *__aeabi_stdout, *__aeabi_stderr;
N
N#if _AEABI_PORTABILITY_LEVEL != 0 || (!defined _AEABI_PORTABILITY_LEVEL && __DEFAULT_AEABI_PORTABILITY_LEVEL != 0)
X#if _AEABI_PORTABILITY_LEVEL != 0 || (!0L && __DEFAULT_AEABI_PORTABILITY_LEVEL != 0)
S#define stdin  (__CLIBNS __aeabi_stdin)
S   /* pointer to a FILE object associated with standard input stream */
S#define stdout (__CLIBNS __aeabi_stdout)
S   /* pointer to a FILE object associated with standard output stream */
S#define stderr (__CLIBNS __aeabi_stderr)
S   /* pointer to a FILE object associated with standard error stream */
Sextern const int __aeabi_IOFBF;
S#define _IOFBF (__CLIBNS __aeabi_IOFBF)
Sextern const int __aeabi_IONBF;
S#define _IONBF (__CLIBNS __aeabi_IONBF)
Sextern const int __aeabi_IOLBF;
S#define _IOLBF (__CLIBNS __aeabi_IOLBF)
Sextern const int __aeabi_BUFSIZ;
S#define BUFSIZ (__CLIBNS __aeabi_BUFSIZ)
Sextern const int __aeabi_FOPEN_MAX;
S#define FOPEN_MAX (__CLIBNS __aeabi_FOPEN_MAX)
Sextern const int __aeabi_TMP_MAX;
S#define TMP_MAX (__CLIBNS __aeabi_TMP_MAX)
Sextern const int __aeabi_FILENAME_MAX;
S#define FILENAME_MAX (__CLIBNS __aeabi_FILENAME_MAX)
Sextern const int __aeabi_L_tmpnam;
S#define L_tmpnam (__CLIBNS __aeabi_L_tmpnam)
N#else
N#define stdin  (&__CLIBNS __stdin)
N   /* pointer to a FILE object associated with standard input stream */
N#define stdout (&__CLIBNS __stdout)
N   /* pointer to a FILE object associated with standard output stream */
N#define stderr (&__CLIBNS __stderr)
N   /* pointer to a FILE object associated with standard error stream */
N
N#define _IOFBF           0x100 /* fully buffered IO */
N#define _IOLBF           0x200 /* line buffered IO */
N#define _IONBF           0x400 /* unbuffered IO */
N
N    /* Various default file IO buffer sizes */
N#define BUFSIZ       (512)  /* system buffer size (as used by setbuf) */
N
N#define FOPEN_MAX _SYS_OPEN
N   /*
N    * an integral constant expression that is the minimum number of files that
N    * this implementation guarantees can be open simultaneously.
N    */
N
N#define FILENAME_MAX 256
N   /*
N    * an integral constant expression that is the size of an array of char
N    * large enough to hold the longest filename string
N    */
N#define L_tmpnam FILENAME_MAX
N   /*
N    * an integral constant expression that is the size of an array of char
N    * large enough to hold a temporary file name string generated by the
N    * tmpnam function.
N    */
N#define TMP_MAX 256
N   /*
N    * an integral constant expression that is the minimum number of unique
N    * file names that shall be generated by the tmpnam function.
N    */
N
N#endif
N
N#define EOF      (-1)
N   /*
N    * negative integral constant, indicates end-of-file, that is, no more input
N    * from a stream.
N    */
N
N#define SEEK_SET 0 /* start of stream (see fseek) */
N#define SEEK_CUR 1 /* current position in stream (see fseek) */
N#define SEEK_END 2 /* end of stream (see fseek) */
N
N    /*
N     * _IOBIN is the flag passed to _sys_write to denote a binary
N     * file.
N     */
N#define _IOBIN            0x04     /* binary stream */
N
N#define __STDIN_BUFSIZ  (64)  /* default stdin buffer size */
N#define __STDOUT_BUFSIZ (64)  /* default stdout buffer size */
N#define __STDERR_BUFSIZ (16)  /* default stderr buffer size */
N
Nextern _ARMABI int remove(const char * /*filename*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int remove(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * causes the file whose name is the string pointed to by filename to be
N    * removed. Subsequent attempts to open the file will fail, unless it is
N    * created anew. If the file is open, the behaviour of the remove function
N    * is implementation-defined.
N    * Returns: zero if the operation succeeds, nonzero if it fails.
N    */
Nextern _ARMABI int rename(const char * /*old*/, const char * /*new*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int rename(const char *  , const char *  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * causes the file whose name is the string pointed to by old to be
N    * henceforth known by the name given by the string pointed to by new. The
N    * file named old is effectively removed. If a file named by the string
N    * pointed to by new exists prior to the call of the rename function, the
N    * behaviour is implementation-defined.
N    * Returns: zero if the operation succeeds, nonzero if it fails, in which
N    *          case if the file existed previously it is still known by its
N    *          original name.
N    */
Nextern _ARMABI FILE *tmpfile(void);
Xextern __declspec(__nothrow) FILE *tmpfile(void);
N   /*
N    * creates a temporary binary file that will be automatically removed when
N    * it is closed or at program termination. The file is opened for update.
N    * Returns: a pointer to the stream of the file that it created. If the file
N    *          cannot be created, a null pointer is returned.
N    */
Nextern _ARMABI char *tmpnam(char * /*s*/);
Xextern __declspec(__nothrow) char *tmpnam(char *  );
N   /*
N    * generates a string that is not the same as the name of an existing file.
N    * The tmpnam function generates a different string each time it is called,
N    * up to TMP_MAX times. If it is called more than TMP_MAX times, the
N    * behaviour is implementation-defined.
N    * Returns: If the argument is a null pointer, the tmpnam function leaves
N    *          its result in an internal static object and returns a pointer to
N    *          that object. Subsequent calls to the tmpnam function may modify
N    *          the same object. if the argument is not a null pointer, it is
N    *          assumed to point to an array of at least L_tmpnam characters;
N    *          the tmpnam function writes its result in that array and returns
N    *          the argument as its value.
N    */
N
Nextern _ARMABI int fclose(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fclose(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * causes the stream pointed to by stream to be flushed and the associated
N    * file to be closed. Any unwritten buffered data for the stream are
N    * delivered to the host environment to be written to the file; any unread
N    * buffered data are discarded. The stream is disassociated from the file.
N    * If the associated buffer was automatically allocated, it is deallocated.
N    * Returns: zero if the stream was succesfully closed, or nonzero if any
N    *          errors were detected or if the stream was already closed.
N    */
Nextern _ARMABI int fflush(FILE * /*stream*/);
Xextern __declspec(__nothrow) int fflush(FILE *  );
N   /*
N    * If the stream points to an output or update stream in which the most
N    * recent operation was output, the fflush function causes any unwritten
N    * data for that stream to be delivered to the host environment to be
N    * written to the file. If the stream points to an input or update stream,
N    * the fflush function undoes the effect of any preceding ungetc operation
N    * on the stream.
N    * Returns: nonzero if a write error occurs.
N    */
Nextern _ARMABI FILE *fopen(const char * __restrict /*filename*/,
Xextern __declspec(__nothrow) FILE *fopen(const char * __restrict  ,
N                           const char * __restrict /*mode*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * opens the file whose name is the string pointed to by filename, and
N    * associates a stream with it.
N    * The argument mode points to a string beginning with one of the following
N    * sequences:
N    * "r"         open text file for reading
N    * "w"         create text file for writing, or truncate to zero length
N    * "a"         append; open text file or create for writing at eof
N    * "rb"        open binary file for reading
N    * "wb"        create binary file for writing, or truncate to zero length
N    * "ab"        append; open binary file or create for writing at eof
N    * "r+"        open text file for update (reading and writing)
N    * "w+"        create text file for update, or truncate to zero length
N    * "a+"        append; open text file or create for update, writing at eof
N    * "r+b"/"rb+" open binary file for update (reading and writing)
N    * "w+b"/"wb+" create binary file for update, or truncate to zero length
N    * "a+b"/"ab+" append; open binary file or create for update, writing at eof
N    *
N    * Opening a file with read mode ('r' as the first character in the mode
N    * argument) fails if the file does not exist or cannot be read.
N    * Opening a file with append mode ('a' as the first character in the mode
N    * argument) causes all subsequent writes to be forced to the current end of
N    * file, regardless of intervening calls to the fseek function. In some
N    * implementations, opening a binary file with append mode ('b' as the
N    * second or third character in the mode argument) may initially position
N    * the file position indicator beyond the last data written, because of the
N    * NUL padding.
N    * When a file is opened with update mode ('+' as the second or third
N    * character in the mode argument), both input and output may be performed
N    * on the associated stream. However, output may not be directly followed
N    * by input without an intervening call to the fflush fuction or to a file
N    * positioning function (fseek, fsetpos, or rewind), and input be not be
N    * directly followed by output without an intervening call to the fflush
N    * fuction or to a file positioning function, unless the input operation
N    * encounters end-of-file. Opening a file with update mode may open or
N    * create a binary stream in some implementations. When opened, a stream
N    * is fully buffered if and only if it does not refer to an interactive
N    * device. The error and end-of-file indicators for the stream are
N    * cleared.
N    * Returns: a pointer to the object controlling the stream. If the open
N    *          operation fails, fopen returns a null pointer.
N    */
Nextern _ARMABI FILE *freopen(const char * __restrict /*filename*/,
Xextern __declspec(__nothrow) FILE *freopen(const char * __restrict  ,
N                    const char * __restrict /*mode*/,
N                    FILE * __restrict /*stream*/) __attribute__((__nonnull__(2,3)));
N   /*
N    * opens the file whose name is the string pointed to by filename and
N    * associates the stream pointed to by stream with it. The mode argument is
N    * used just as in the fopen function.
N    * The freopen function first attempts to close any file that is associated
N    * with the specified stream. Failure to close the file successfully is
N    * ignored. The error and end-of-file indicators for the stream are cleared.
N    * Returns: a null pointer if the operation fails. Otherwise, freopen
N    *          returns the value of the stream.
N    */
Nextern _ARMABI void setbuf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) void setbuf(FILE * __restrict  ,
N                    char * __restrict /*buf*/) __attribute__((__nonnull__(1)));
N   /*
N    * Except that it returns no value, the setbuf function is equivalent to the
N    * setvbuf function invoked with the values _IOFBF for mode and BUFSIZ for
N    * size, or (if buf is a null pointer), with the value _IONBF for mode.
N    * Returns: no value.
N    */
Nextern _ARMABI int setvbuf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int setvbuf(FILE * __restrict  ,
N                   char * __restrict /*buf*/,
N                   int /*mode*/, size_t /*size*/) __attribute__((__nonnull__(1)));
N   /*
N    * may be used after the stream pointed to by stream has been associated
N    * with an open file but before it is read or written. The argument mode
N    * determines how stream will be buffered, as follows: _IOFBF causes
N    * input/output to be fully buffered; _IOLBF causes output to be line
N    * buffered (the buffer will be flushed when a new-line character is
N    * written, when the buffer is full, or when input is requested); _IONBF
N    * causes input/output to be completely unbuffered. If buf is not the null
N    * pointer, the array it points to may be used instead of an automatically
N    * allocated buffer (the buffer must have a lifetime at least as great as
N    * the open stream, so the stream should be closed before a buffer that has
N    * automatic storage duration is deallocated upon block exit). The argument
N    * size specifies the size of the array. The contents of the array at any
N    * time are indeterminate.
N    * Returns: zero on success, or nonzero if an invalid value is given for
N    *          mode or size, or if the request cannot be honoured.
N    */
N#pragma __printf_args
Nextern _ARMABI int fprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int fprintf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * writes output to the stream pointed to by stream, under control of the
N    * string pointed to by format that specifies how subsequent arguments are
N    * converted for output. If there are insufficient arguments for the format,
N    * the behaviour is undefined. If the format is exhausted while arguments
N    * remain, the excess arguments are evaluated but otherwise ignored. The
N    * fprintf function returns when the end of the format string is reached.
N    * The format shall be a multibyte character sequence, beginning and ending
N    * in its initial shift state. The format is composed of zero or more
N    * directives: ordinary multibyte characters (not %), which are copied
N    * unchanged to the output stream; and conversion specifiers, each of which
N    * results in fetching zero or more subsequent arguments. Each conversion
N    * specification is introduced by the character %. For a description of the
N    * available conversion specifiers refer to section 4.9.6.1 in the ANSI
N    * draft mentioned at the start of this file or to any modern textbook on C.
N    * The minimum value for the maximum number of characters producable by any
N    * single conversion is at least 509.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
N#pragma __printf_args
Nextern _ARMABI int _fprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _fprintf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, but does not support floating-point formats.
N    * You can use instead of fprintf to improve code size.
N    * Returns: as fprintf.
N    */
N#pragma __printf_args
Nextern _ARMABI int printf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int printf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fprintf with the argument stdout interposed before the
N    * arguments to printf.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
N#pragma __printf_args
Nextern _ARMABI int _printf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _printf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to printf, but does not support floating-point formats.
N    * You can use instead of printf to improve code size.
N    * Returns: as printf.
N    */
N#pragma __printf_args
Nextern _ARMABI int sprintf(char * __restrict /*s*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int sprintf(char * __restrict  , const char * __restrict  , ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, except that the argument s specifies an array
N    * into which the generated output is to be written, rather than to a
N    * stream. A null character is written at the end of the characters written;
N    * it is not counted as part of the returned sum.
N    * Returns: the number of characters written to the array, not counting the
N    *          terminating null character.
N    */
N#pragma __printf_args
Nextern _ARMABI int _sprintf(char * __restrict /*s*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _sprintf(char * __restrict  , const char * __restrict  , ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sprintf, but does not support floating-point formats.
N    * You can use instead of sprintf to improve code size.
N    * Returns: as sprintf.
N    */
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
X#if !0L || (1L && 199901L <= 199409L)
N#pragma __printf_args
Nextern _ARMABI int snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int snprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to fprintf, except that the argument s specifies an array
N    * into which the generated output is to be written, rather than to a
N    * stream. The argument n specifies the size of the output array, so as to
N    * avoid overflowing the buffer.
N    * A null character is written at the end of the characters written, even
N    * if the formatting was not completed; it is not counted as part of the
N    * returned sum. At most n characters of the output buffer are used,
N    * _including_ the null character.
N    * Returns: the number of characters that would have been written to the
N    *          array, not counting the terminating null character, if the
N    *          array had been big enough. So if the return is >=0 and <n, then
N    *          the entire string was successfully formatted; if the return is
N    *          >=n, the string was truncated (but there is still a null char
N    *          at the end of what was written); if the return is <0, there was
N    *          an error.
N    */
N#endif
N#pragma __printf_args
Nextern _ARMABI int _snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int _snprintf(char * __restrict  , size_t  ,
N                      const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to snprintf, but does not support floating-point formats.
N    * You can use instead of snprintf to improve code size.
N    * Returns: as snprintf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int fscanf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int fscanf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * reads input from the stream pointed to by stream, under control of the
N    * string pointed to by format that specifies the admissible input sequences
N    * and how thay are to be converted for assignment, using subsequent
N    * arguments as pointers to the objects to receive the converted input. If
N    * there are insufficient arguments for the format, the behaviour is
N    * undefined. If the format is exhausted while arguments remain, the excess
N    * arguments are evaluated but otherwise ignored.
N    * The format is composed of zero or more directives: one or more
N    * white-space characters; an ordinary character (not %); or a conversion
N    * specification. Each conversion specification is introduced by the
N    * character %. For a description of the available conversion specifiers
N    * refer to section 4.9.6.2 in the ANSI draft mentioned at the start of this
N    * file, or to any modern textbook on C.
N    * If end-of-file is encountered during input, conversion is terminated. If
N    * end-of-file occurs before any characters matching the current directive
N    * have been read (other than leading white space, where permitted),
N    * execution of the current directive terminates with an input failure;
N    * otherwise, unless execution of the current directive is terminated with a
N    * matching failure, execution of the following directive (if any) is
N    * terminated with an input failure.
N    * If conversions terminates on a conflicting input character, the offending
N    * input character is left unread in the input strem. Trailing white space
N    * (including new-line characters) is left unread unless matched by a
N    * directive. The success of literal matches and suppressed asignments is
N    * not directly determinable other than via the %n directive.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the fscanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early conflict between an input
N    *          character and the format.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _fscanf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _fscanf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fscanf, but does not support floating-point formats.
N    * You can use instead of fscanf to improve code size.
N    * Returns: as fscanf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int scanf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int scanf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fscanf with the argument stdin interposed before the
N    * arguments to scanf.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the scanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early matching failure.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _scanf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _scanf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to scanf, but does not support floating-point formats.
N    * You can use instead of scanf to improve code size.
N    * Returns: as scanf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int sscanf(const char * __restrict /*s*/,
Xextern __declspec(__nothrow) int sscanf(const char * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fscanf except that the argument s specifies a string
N    * from which the input is to be obtained, rather than from a stream.
N    * Reaching the end of the string is equivalent to encountering end-of-file
N    * for the fscanf function.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the scanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early matching failure.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _sscanf(const char * __restrict /*s*/,
Xextern __declspec(__nothrow) int _sscanf(const char * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sscanf, but does not support floating-point formats.
N    * You can use instead of sscanf to improve code size.
N    * Returns: as sscanf.
N    */
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
X#if !0L || (1L && 199901L <= 199409L)
N/* C99 additions */
Nextern _ARMABI int vfscanf(FILE * __restrict /*stream*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int vfscanf(FILE * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int vscanf(const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int vscanf(const char * __restrict  , __va_list) __attribute__((__nonnull__(1)));
Nextern _ARMABI int vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
N#endif
Nextern _ARMABI int _vfscanf(FILE * __restrict /*stream*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _vfscanf(FILE * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int _vscanf(const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _vscanf(const char * __restrict  , __va_list) __attribute__((__nonnull__(1)));
Nextern _ARMABI int _vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
N
Nextern _ARMABI int vprintf(const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int vprintf(const char * __restrict  , __va_list  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to printf, with the variable argument list replaced by arg,
N    * which has been initialised by the va_start macro (and possibly subsequent
N    * va_arg calls). The vprintf function does not invoke the va_end function.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
Nextern _ARMABI int _vprintf(const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _vprintf(const char * __restrict  , __va_list  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to vprintf, but does not support floating-point formats.
N    * You can use instead of vprintf to improve code size.
N    * Returns: as vprintf.
N    */
Nextern _ARMABI int vfprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int vfprintf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vfprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
Nextern _ARMABI int vsprintf(char * __restrict /*s*/,
Xextern __declspec(__nothrow) int vsprintf(char * __restrict  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vsprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters written in the array, not counting the
N    *          terminating null character.
N    */
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
X#if !0L || (1L && 199901L <= 199409L)
Nextern _ARMABI int vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int vsnprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to snprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vsprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters that would have been written in the
N    *          array, not counting the terminating null character. As
N    *          snprintf.
N    */
N#endif
Nextern _ARMABI int _vsprintf(char * __restrict /*s*/,
Xextern __declspec(__nothrow) int _vsprintf(char * __restrict  ,
N                      const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to vsprintf, but does not support floating-point formats.
N    * You can use instead of vsprintf to improve code size.
N    * Returns: as vsprintf.
N    */
Nextern _ARMABI int _vfprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _vfprintf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to vfprintf, but does not support floating-point formats.
N    * You can use instead of vfprintf to improve code size.
N    * Returns: as vfprintf.
N    */
Nextern _ARMABI int _vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int _vsnprintf(char * __restrict  , size_t  ,
N                      const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to vsnprintf, but does not support floating-point formats.
N    * You can use instead of vsnprintf to improve code size.
N    * Returns: as vsnprintf.
N    */
Nextern _ARMABI int fgetc(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fgetc(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * obtains the next character (if present) as an unsigned char converted to
N    * an int, from the input stream pointed to by stream, and advances the
N    * associated file position indicator (if defined).
N    * Returns: the next character from the input stream pointed to by stream.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and fgetc returns EOF. If a read error occurs, the error
N    *          indicator is set and fgetc returns EOF.
N    */
Nextern _ARMABI char *fgets(char * __restrict /*s*/, int /*n*/,
Xextern __declspec(__nothrow) char *fgets(char * __restrict  , int  ,
N                    FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,3)));
N   /*
N    * reads at most one less than the number of characters specified by n from
N    * the stream pointed to by stream into the array pointed to by s. No
N    * additional characters are read after a new-line character (which is
N    * retained) or after end-of-file. A null character is written immediately
N    * after the last character read into the array.
N    * Returns: s if successful. If end-of-file is encountered and no characters
N    *          have been read into the array, the contents of the array remain
N    *          unchanged and a null pointer is returned. If a read error occurs
N    *          during the operation, the array contents are indeterminate and a
N    *          null pointer is returned.
N    */
Nextern _ARMABI int fputc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int fputc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * writes the character specified by c (converted to an unsigned char) to
N    * the output stream pointed to by stream, at the position indicated by the
N    * asociated file position indicator (if defined), and advances the
N    * indicator appropriately. If the file position indicator is not defined,
N    * the character is appended to the output stream.
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and fputc returns EOF.
N    */
Nextern _ARMABI int fputs(const char * __restrict /*s*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fputs(const char * __restrict  , FILE * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * writes the string pointed to by s to the stream pointed to by stream.
N    * The terminating null character is not written.
N    * Returns: EOF if a write error occurs; otherwise it returns a nonnegative
N    *          value.
N    */
Nextern _ARMABI int getc(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int getc(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fgetc except that it may be implemented as an unsafe
N    * macro (stream may be evaluated more than once, so the argument should
N    * never be an expression with side-effects).
N    * Returns: the next character from the input stream pointed to by stream.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and getc returns EOF. If a read error occurs, the error
N    *          indicator is set and getc returns EOF.
N    */
N#ifdef __cplusplus
S    inline int getchar() { return getc(stdin); }
N#else
N    #define getchar() getc(stdin)
N    extern _ARMABI int (getchar)(void);
X    extern __declspec(__nothrow) int (getchar)(void);
N#endif
N   /*
N    * is equivalent to getc with the argument stdin.
N    * Returns: the next character from the input stream pointed to by stdin.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and getchar returns EOF. If a read error occurs, the error
N    *          indicator is set and getchar returns EOF.
N    */
Nextern _ARMABI char *gets(char * /*s*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) char *gets(char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * reads characters from the input stream pointed to by stdin into the array
N    * pointed to by s, until end-of-file is encountered or a new-line character
N    * is read. Any new-line character is discarded, and a null character is
N    * written immediately after the last character read into the array.
N    * Returns: s if successful. If end-of-file is encountered and no characters
N    *          have been read into the array, the contents of the array remain
N    *          unchanged and a null pointer is returned. If a read error occurs
N    *          during the operation, the array contents are indeterminate and a
N    *          null pointer is returned.
N    */
Nextern _ARMABI int putc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int putc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * is equivalent to fputc except that it may be implemented as aan unsafe
N    * macro (stream may be evaluated more than once, so the argument should
N    * never be an expression with side-effects).
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and putc returns EOF.
N    */
N#ifdef __cplusplus
S    inline int putchar(int __c) { return putc(__c, stdout); }
N#else
N    #define putchar(c) putc(c, stdout)
N    extern _ARMABI int (putchar)(int /*c*/);
X    extern __declspec(__nothrow) int (putchar)(int  );
N#endif
N   /*
N    * is equivalent to putc with the second argument stdout.
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and putc returns EOF.
N    */
Nextern _ARMABI int puts(const char * /*s*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int puts(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * writes the string pointed to by s to the stream pointed to by stdout, and
N    * appends a new-line character to the output. The terminating null
N    * character is not written.
N    * Returns: EOF if a write error occurs; otherwise it returns a nonnegative
N    *          value.
N    */
Nextern _ARMABI int ungetc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int ungetc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * pushes the character specified by c (converted to an unsigned char) back
N    * onto the input stream pointed to by stream. The character will be
N    * returned by the next read on that stream. An intervening call to the
N    * fflush function or to a file positioning function (fseek, fsetpos,
N    * rewind) discards any pushed-back characters. The extern _ARMABIal storage
N    * corresponding to the stream is unchanged.
N    * One character pushback is guaranteed. If the unget function is called too
N    * many times on the same stream without an intervening read or file
N    * positioning operation on that stream, the operation may fail.
N    * If the value of c equals that of the macro EOF, the operation fails and
N    * the input stream is unchanged.
N    * A successful call to the ungetc function clears the end-of-file
N    * indicator. The value of the file position indicator after reading or
N    * discarding all pushed-back characters shall be the same as it was before
N    * the characters were pushed back. For a text stream, the value of the file
N    * position indicator after a successful call to the ungetc function is
N    * unspecified until all pushed-back characters are read or discarded. For a
N    * binary stream, the file position indicator is decremented by each
N    * successful call to the ungetc function; if its value was zero before a
N    * call, it is indeterminate after the call.
N    * Returns: the character pushed back after conversion, or EOF if the
N    *          operation fails.
N    */
N
Nextern _ARMABI size_t fread(void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t fread(void * __restrict  ,
N                    size_t /*size*/, size_t /*nmemb*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,4)));
N   /*
N    * reads into the array pointed to by ptr, up to nmemb members whose size is
N    * specified by size, from the stream pointed to by stream. The file
N    * position indicator (if defined) is advanced by the number of characters
N    * successfully read. If an error occurs, the resulting value of the file
N    * position indicator is indeterminate. If a partial member is read, its
N    * value is indeterminate. The ferror or feof function shall be used to
N    * distinguish between a read error and end-of-file.
N    * Returns: the number of members successfully read, which may be less than
N    *          nmemb if a read error or end-of-file is encountered. If size or
N    *          nmemb is zero, fread returns zero and the contents of the array
N    *          and the state of the stream remain unchanged.
N    */
N
Nextern _ARMABI size_t __fread_bytes_avail(void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t __fread_bytes_avail(void * __restrict  ,
N                    size_t /*count*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,3)));
N   /*
N    * reads into the array pointed to by ptr, up to count characters from the
N    * stream pointed to by stream. The file position indicator (if defined)
N    * is advanced by the number of characters successfully read. If an error
N    * occurs, the resulting value of the file position indicator is
N    * indeterminate. The ferror or feof function shall be used to
N    * distinguish between a read error and end-of-file.  The call will block
N    * only if no characters are available.
N    * Returns: the number of characters successfully read, which may be less than
N    *          count. If count is zero, __fread_bytes_avail returns zero and
N    *          the contents of the array and the state of the stream remain
N    *          unchanged.
N    */
N
Nextern _ARMABI size_t fwrite(const void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t fwrite(const void * __restrict  ,
N                    size_t /*size*/, size_t /*nmemb*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,4)));
N   /*
N    * writes, from the array pointed to by ptr up to nmemb members whose size
N    * is specified by size, to the stream pointed to by stream. The file
N    * position indicator (if defined) is advanced by the number of characters
N    * successfully written. If an error occurs, the resulting value of the file
N    * position indicator is indeterminate.
N    * Returns: the number of members successfully written, which will be less
N    *          than nmemb only if a write error is encountered.
N    */
N
Nextern _ARMABI int fgetpos(FILE * __restrict /*stream*/, fpos_t * __restrict /*pos*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fgetpos(FILE * __restrict  , fpos_t * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * stores the current value of the file position indicator for the stream
N    * pointed to by stream in the object pointed to by pos. The value stored
N    * contains unspecified information usable by the fsetpos function for
N    * repositioning the stream to its position at the time  of the call to the
N    * fgetpos function.
N    * Returns: zero, if successful. Otherwise nonzero is returned and the
N    *          integer expression errno is set to an implementation-defined
N    *          nonzero value.
N    */
Nextern _ARMABI int fseek(FILE * /*stream*/, long int /*offset*/, int /*whence*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fseek(FILE *  , long int  , int  ) __attribute__((__nonnull__(1)));
N   /*
N    * sets the file position indicator for the stream pointed to by stream.
N    * For a binary stream, the new position is at the signed number of
N    * characters specified by offset away from the point specified by whence.
N    * The specified point is the beginning of the file for SEEK_SET, the
N    * current position in the file for SEEK_CUR, or end-of-file for SEEK_END.
N    * A binary stream need not meaningfully support fseek calls with a whence
N    * value of SEEK_END.
N    * For a text stream, either offset shall be zero, or offset shall be a
N    * value returned by an earlier call to the ftell function on the same
N    * stream and whence shall be SEEK_SET.
N    * The fseek function clears the end-of-file indicator and undoes any
N    * effects of the ungetc function on the same stream. After an fseek call,
N    * the next operation on an update stream may be either input or output.
N    * Returns: nonzero only for a request that cannot be satisfied.
N    */
Nextern _ARMABI int fsetpos(FILE * __restrict /*stream*/, const fpos_t * __restrict /*pos*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fsetpos(FILE * __restrict  , const fpos_t * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * sets  the file position indicator for the stream pointed to by stream
N    * according to the value of the object pointed to by pos, which shall be a
N    * value returned by an earlier call to the fgetpos function on the same
N    * stream.
N    * The fsetpos function clears the end-of-file indicator and undoes any
N    * effects of the ungetc function on the same stream. After an fsetpos call,
N    * the next operation on an update stream may be either input or output.
N    * Returns: zero, if successful. Otherwise nonzero is returned and the
N    *          integer expression errno is set to an implementation-defined
N    *          nonzero value.
N    */
Nextern _ARMABI long int ftell(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) long int ftell(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * obtains the current value of the file position indicator for the stream
N    * pointed to by stream. For a binary stream, the value is the number of
N    * characters from the beginning of the file. For a text stream, the file
N    * position indicator contains unspecified information, usable by the fseek
N    * function for returning the file position indicator to its position at the
N    * time of the ftell call; the difference between two such return values is
N    * not necessarily a meaningful measure of the number of characters written
N    * or read.
N    * Returns: if successful, the current value of the file position indicator.
N    *          On failure, the ftell function returns -1L and sets the integer
N    *          expression errno to an implementation-defined nonzero value.
N    */
Nextern _ARMABI void rewind(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) void rewind(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * sets the file position indicator for the stream pointed to by stream to
N    * the beginning of the file. It is equivalent to
N    *          (void)fseek(stream, 0L, SEEK_SET)
N    * except that the error indicator for the stream is also cleared.
N    * Returns: no value.
N    */
N
Nextern _ARMABI void clearerr(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) void clearerr(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * clears the end-of-file and error indicators for the stream pointed to by
N    * stream. These indicators are cleared only when the file is opened or by
N    * an explicit call to the clearerr function or to the rewind function.
N    * Returns: no value.
N    */
N
Nextern _ARMABI int feof(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int feof(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * tests the end-of-file indicator for the stream pointed to by stream.
N    * Returns: nonzero iff the end-of-file indicator is set for stream.
N    */
Nextern _ARMABI int ferror(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int ferror(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * tests the error indicator for the stream pointed to by stream.
N    * Returns: nonzero iff the error indicator is set for stream.
N    */
Nextern _ARMABI void perror(const char * /*s*/);
Xextern __declspec(__nothrow) void perror(const char *  );
N   /*
N    * maps the error number  in the integer expression errno to an error
N    * message. It writes a sequence of characters to the standard error stream
N    * thus: first (if s is not a null pointer and the character pointed to by
N    * s is not the null character), the string pointed to by s followed by a
N    * colon and a space; then an appropriate error message string followed by
N    * a new-line character. The contents of the error message strings are the
N    * same as those returned by the strerror function with argument errno,
N    * which are implementation-defined.
N    * Returns: no value.
N    */
N
Nextern _ARMABI int _fisatty(FILE * /*stream*/ ) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _fisatty(FILE *   ) __attribute__((__nonnull__(1)));
N    /* Returns 1 if the stream is tty (stdin), 0 otherwise. Not ANSI compliant.
N     */
N
Nextern _ARMABI void __use_no_semihosting_swi(void);
Xextern __declspec(__nothrow) void __use_no_semihosting_swi(void);
Nextern _ARMABI void __use_no_semihosting(void);
Xextern __declspec(__nothrow) void __use_no_semihosting(void);
N    /*
N     * Referencing either of these symbols will cause a link-time
N     * error if any library functions that use semihosting SWI
N     * calls are also present in the link, i.e. you define it if
N     * you want to make sure you haven't accidentally used any such
N     * SWIs.
N     */
N
N    #ifdef __cplusplus
S        }  /* extern "C" */
S      }  /* namespace std */
N    #endif
N  #endif /* __STDIO_DECLS */
N
N  #if _AEABI_PORTABILITY_LEVEL != 0 && !defined _AEABI_PORTABLE
X  #if _AEABI_PORTABILITY_LEVEL != 0 && !0L
S    #define _AEABI_PORTABLE
N  #endif
N
N  #if defined(__cplusplus) && !defined(__STDIO_NO_EXPORTS)
X  #if 0L && !0L
S    using ::std::size_t;
S    using ::std::fpos_t;
S    using ::std::FILE;
S    using ::std::remove;
S    using ::std::rename;
S    using ::std::tmpfile;
S    using ::std::tmpnam;
S    using ::std::fclose;
S    using ::std::fflush;
S    using ::std::fopen;
S    using ::std::freopen;
S    using ::std::setbuf;
S    using ::std::setvbuf;
S    using ::std::fprintf;
S    using ::std::_fprintf;
S    using ::std::printf;
S    using ::std::_printf;
S    using ::std::sprintf;
S    using ::std::_sprintf;
S    #if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
S      using ::std::snprintf;
S      using ::std::vsnprintf;
S      using ::std::vfscanf;
S      using ::std::vscanf;
S      using ::std::vsscanf;
S    #endif
S    using ::std::_snprintf;
S    using ::std::_vsnprintf;
S    using ::std::fscanf;
S    using ::std::_fscanf;
S    using ::std::scanf;
S    using ::std::_scanf;
S    using ::std::sscanf;
S    using ::std::_sscanf;
S    using ::std::_vfscanf;
S    using ::std::_vscanf;
S    using ::std::_vsscanf;
S    using ::std::vprintf;
S    using ::std::_vprintf;
S    using ::std::vfprintf;
S    using ::std::_vfprintf;
S    using ::std::vsprintf;
S    using ::std::_vsprintf;
S    using ::std::fgetc;
S    using ::std::fgets;
S    using ::std::fputc;
S    using ::std::fputs;
S    using ::std::getc;
S    using ::std::getchar;
S    using ::std::gets;
S    using ::std::putc;
S    using ::std::putchar;
S    using ::std::puts;
S    using ::std::ungetc;
S    using ::std::fread;
S    using ::std::__fread_bytes_avail;
S    using ::std::fwrite;
S    using ::std::fgetpos;
S    using ::std::fseek;
S    using ::std::fsetpos;
S    using ::std::ftell;
S    using ::std::rewind;
S    using ::std::clearerr;
S    using ::std::feof;
S    using ::std::ferror;
S    using ::std::perror;
S    using ::std::_fisatty;
S    using ::std::__use_no_semihosting_swi;
S    using ::std::__use_no_semihosting;
N  #endif
N
N#endif /* ndef __stdio_h */
N
N/* end of stdio.h */
N
L 22 "..\..\..\..\hldd\src\qspi.c" 2
N#include "qspi.h"
L 1 "..\..\..\..\hldd\inc\qspi.h" 1
N/*****************************************************************************
N*   This software is copyright protected. All rights reserved
N*   Toshiba Electronics Europe GmbH
N*   European LSI Design and Engineering Center (ELDEC)
N******************************************************************************
N*   DESCRIPTION : QSPI functions header file
N******************************************************************************
N*   PLATFORM    : TMPR46xXBG-300
N*   PROJECT     : TSM-Driver
N*   MODULE      : General
N*   LIBRARIES   : None
N******************************************************************************
N*   VERSION     : $Revision: 1.14 $
N*   DATE        : $Date: 2015/06/24 15:14:52 $
N*   TAG         : $Name: HLDD_1_1 $
N*   RELEASE     : Preliminary & Confidential
N*****************************************************************************/
N#ifndef _QSPI_H
N#define _QSPI_H
N
N/**********************************************
N*                Include files                *
N**********************************************/
N#include "captypes.h"
L 1 "..\..\..\..\common\inc\captypes.h" 1
N/*****************************************************************************
N*   This software is copyright protected. All rights reserved
N*   Toshiba Electronics Europe GmbH
N*   European LSI Design and Engineering Center (ELDEC)
N******************************************************************************
N*   DESCRIPTION : Standard core definitions
N******************************************************************************
N*   PLATFORM    : TMPR46xXBG-300
N*   PROJECT     :
N*   MODULE      : Capricorn standard C types
N*   LIBRARIES   : None
N******************************************************************************
N*   VERSION     : $Revision: 1.6 $
N*   DATE        : $Date: 2015/05/04 09:07:19 $
N*   TAG         : $Name:  $
N*   RELEASE     : Preliminary & Confidential
N*****************************************************************************/
N#ifndef CAPTYPES_H
N#define CAPTYPES_H
N
N/**********************************************
N*                Include files                *
N**********************************************/
N
N/*********************************************/
N
N
N/**********************************************
N*                Definitions                  *
N**********************************************/
N/* Simple error codes */
N#define C_SUCCESS                           (0)
N#define C_FAILED                            (-1)
N
N/* Simple boolean value */
N#define C_FALSE                             (0)
N#define C_TRUE                              (1)
N
N/* NULL pointer definition */
N#define C_NULL                              ((void*)0)
N
N/* NULL pointer definition */
N#define TYPES_NULL_PTR   ((void *)0UL)
N
N/*********************************************/
N
N
N/**********************************************
N*            Primitive data types             *
N**********************************************/
N
N/*
N *  MISRA-C & ELDEC MPU/MCU software coding
N *  guideline compliant type definitions
N */
Ntypedef signed char int8_t;                 /* 1 byte,  prefix i8 */
Ntypedef signed short int16_t;               /* 2 bytes, prefix i16 */
Ntypedef signed int int32_t;                 /* 4 bytes, prefix i32 */
Ntypedef signed long long int64_t;           /* 8 bytes, prefix i64 */
Ntypedef unsigned char uint8_t;              /* 1 byte,  prefix u8 */
Ntypedef unsigned short uint16_t;            /* 2 bytes, prefix u16 */
Ntypedef unsigned int uint32_t;              /* 4 bytes, prefix u32 */
Ntypedef unsigned long long uint64_t;        /* 8 bytes, prefix u64 */
Ntypedef int bool_t;                         /* 4 bytes, prefix bo */
Ntypedef float float32_t;                    /* 4 bytes, prefix f32 */
Ntypedef double float64_t;                   /* 8 bytes, prefix f64 */
N
N/*********************************************/
N/*
N Definition for Cortex R4 32-bit memory/registers */
N#define TYPES_REG32 (volatile int32_t*)
N/*
N Definition for Cortex R4 16-bit memory/registers */
N#define TYPES_REG16 (volatile uint16_t*)
N/*
N Definition for Cortex R4 8-bit memory/registers */
N#define TYPES_REG8 (volatile uint8_t*)
N
N
N#endif /* CAPTYPES_H */
N
N/***************************************************************************/
N
N
N/***********************  BEGIN of DISCLAIMER   *****************************
N
N- TOSHIBA is continually working to improve the quality and reliability of
N  its products.
N  Nevertheless, semiconductor devices in general can malfunction or fail
N  due to their inherent electrical sensitivity and vulnerability to physical
N  stress. It is the responsibility of the buyer, when utilizing TOSHIBA
N  products, to comply with the standards of safety in making a safe design
N  for the entire system, and to avoid situations in which a malfunction or
N  failure of such TOSHIBA products could cause loss of human life,
N  bodily injury or damage to property.
N
N  In developing your designs, please ensure that TOSHIBA products are used
N  within specified operating ranges as set forth in the most recent TOSHIBA
N  products specifications. Also, please keep in mind the precautions and
N  conditions set forth in the Handling Guide for Semiconductor Devices, or
N  TOSHIBA Semiconductor Reliability Handbook etc..
N
N- The Toshiba products listed in this document are intended for usage in
N  general electronics applications (computer, personal equipment,
N  office equipment, measuring equipment,industrial robotics, domestic
N  appliances, etc.). These Toshiba products are neither intended nor
N  warranted for usage in equipment that requires extraordinarily high quality
N  and/or reliability or a malfunction or failure of which may cause loss
N  of human life or bodily injury (Unintended Usage).
N  Unintended Usage include atomic energy control instruments, airplane or
N  spaceship instruments, transportation instruments, traffic signal
N  instruments, combustion control instruments, medical instruments,
N  all types of safety devices, etc..
N  Unintended Usage of Toshiba products listed in this document shall be made
N  at the customers own risk.
N
N- Toshiba assumes no liability for any damage or losses (including but not
N  limited to, loss of business profit,business interruption, loss of business
N  information,and other pecuniary losses) occurring from the use of,
N  or inability to use, this product.
N
N- The products described in this document are subject to the foreign exchange
N  and foreign trade laws.
N
N- The products described in this document contain components made in the
N  United States and subject to export control of the U.S. authorities.
N  Diversion contrary to the U.S. law is prohibited.
N
N- The information contained herein is presented only as a guide for the
N  applications of our products.
N  No responsibility is assumed by TOSHIBA CORPORATION for any infringements
N  of intellectual property or other rights of the third parties which may
N  result from its use.
N  No license is granted by implication or otherwise under any intellectual
N  property or other rights of TOSHIBA CORPORATION or others.
N
N- The information contained herein is subject to change without notice.
N
N****************************  END of DISCLAIMER ****************************/
N
L 25 "..\..\..\..\hldd\inc\qspi.h" 2
N#include "qspic.h"
L 1 "..\..\..\..\lldd\inc\qspic.h" 1
N/*****************************************************************************
N*   This software is copyright protected. All rights reserved
N*   Toshiba Electronics Europe GmbH
N*   European LSI Design and Engineering Center (ELDEC)
N******************************************************************************
N*   DESCRIPTION : QSPI controler low level register access
N******************************************************************************
N*   PLATFORM    : TMPR46xXBG-300
N*   PROJECT     :
N*   MODULE      : QSPI
N*   LIBRARIES   : None
N******************************************************************************
N*   VERSION     : $Revision: 1.35 $
N*   DATE        : $Date: 2015/05/04 09:07:14 $
N*   TAG         : $Name: LLDD_1_6 $
N*   RELEASE     : Preliminary & Confidential
N*****************************************************************************/
N#ifndef QSPIC_H
N#define QSPIC_H
N
N/**********************************************
N*                Include files                *
N**********************************************/
N#include "captypes.h"
N
N/*********************************************/
N
N
N/**********************************************
N*                 Constants                   *
N**********************************************/
N#define LLDD_QSPIC_H_REVISION     "$Revision: 1.35 $"
N#define LLDD_QSPIC_H_TAG          "$Name: LLDD_1_6 $"
N
N#if defined(__GHS__) || defined(__ghs__)
X#if 0L || 0L
S  #pragma ghs nowarning 1840  /* Rule 5.7  [A] : disable No reuse of identifiers */
N#endif
N/****************************************************************************
N*                          CONTROLER SELECTION MACROS
N*             (Please use these macros to select module instances)
N*****************************************************************************/
Ntypedef enum tag_qspic_cntrl_e
N{
N#ifdef FPGA
S  QSPIC_CNTRL_0 = 0x0U,
S  QSPIC_CNTRL_1 = 0x800U,
S  QSPIC_CNTRL_2 = 0x1000
N#else
N  QSPIC_CNTRL_0 = 0,
N  QSPIC_CNTRL_1 = 0xAF8000,  
N  QSPIC_CNTRL_2 = 0x1000
N#endif   
N} qspic_cntrl_e;
N
N/*********************************************/
N
N
N/**********************************************
N*                    Macros                   *
N**********************************************/
Nextern void    read_burst4(int32_t i32addr, uint32_t * pu32Data);
Nextern void    read_burst8(int32_t i32addr, uint32_t * pu32Data);
Nextern void    word_write(int32_t i32addr, int32_t data);
Nextern void    hword_write(int32_t i32addr, int32_t data);
Nextern void    byte_write(int32_t i32addr, int32_t data);
Nextern int32_t word_read(int32_t i32addr);
Nextern int32_t hword_read(int32_t i32addr);
Nextern int32_t byte_read(int32_t i32addr);
N
N/*********************************************/
N
N/**********************************************
N*               Enumerations                  *
N**********************************************/
N/* Command Operation Code */
Ntypedef enum tag_qspic_CmdOp_e
N{
N  QSPI_CMD_READ_SINGLE        = 0x03,
N  QSPI_CMD_FAST_READ_SINGLE   = 0x0B,
N  QSPI_CMD_FAST_READ_DUAL_OUT = 0x3B,
N  QSPI_CMD_FAST_READ_DUAL_IO  = 0xBB,
N  QSPI_CMD_FAST_READ_QUAD_OUT = 0x6B,
N  QSPI_CMD_FAST_READ_QUAD_IO  = 0xEB
N} qspi_CmdOp_e;
N
N/* SPI I/O Control */
Ntypedef enum tag_qspic_IOCtrl_e
N{
N  QSPI_SINGLE = 0,
N  QSPI_DUAL   = 1,
N  QSPI_QUAD   = 2
N} qspi_IOCtrl_e;
N
N/* Address byte count */
Ntypedef enum tag_qspic_AddrByte_e
N{
N  QSPI_ADDR_3BYTE = 0,
N  QSPI_ADDR_4BYTE = 1
N} qspi_AddrByte_e;
N
N/* QSPI flash device no. */
Ntypedef enum tag_qspic_dev_e
N{
N    QSPIC_DEV_0 = 0,                         /* QSPI flash on CS0 */
N    QSPIC_DEV_1 = 1                          /* QSPI flash on CS1 */
N} qspic_dev_e;
N
N/* SPI flash density */
Ntypedef enum tag_qspic_density_e
N{
N    /* dependant on SI_AddrByte */
N    /* SI_AddrByte = 0 */
N    QSPIC_64KB   = 0,                         /*  64 KB */
N    QSPIC_128KB  = 1,                         /* 128 KB */
N    QSPIC_256KB  = 2,                         /* 256 KB */
N    QSPIC_512KB  = 3,                         /* 512 KB */
N    QSPIC_1MB    = 4,                         /*   1 MB */
N    QSPIC_2MB    = 5,                         /*   2 MB */
N    QSPIC_4MB    = 6,                         /*   4 MB */
N    QSPIC_8MB    = 7,                         /*   8 MB */
N    QSPIC_16MB   = 8,                         /*  16 MB */
N    /* SI_AddrByte = 1 */
N    QSPIC_32MB   = 9,                         /*  32 MB */
N    QSPIC_64MB   = 10,                        /*  64 MB */
N    QSPIC_128MB  = 11,                        /* 128 MB */
N    QSPIC_256MB  = 12                         /* 256 MB */
N} qspic_density_e;
N
N/* SPI data capture edge */
Ntypedef enum tag_qspic_sdce_e
N{
N    QSPIC_1ST_POS_EDGE = 0x00,              /* data capture @ 1st positive edge */
N    QSPIC_1ST_NEG_EDGE = 0x01,              /* data capture @ 1st negative edge */ 
N    QSPIC_2ND_POS_EDGE = 0x02,              /* data capture @ 2nd positive edge */
N    QSPIC_2ND_NEG_EDGE = 0x03               /* data capture @ 2nd negative edge */ 
N} qspic_sdce_e;
N
N/* SPI program access opcode */
Ntypedef enum tag_qspic_opcode_e
N{
N    /* read */
N    QSPIC_OPCODE_FAST_READ   = 0x0B,            /* Fast READ opcode */
N    QSPIC_OPCODE_READ_ID     = 0x90,            /* Read ID */   
N    QSPIC_OPCODE_READ_EXTID  = 0x9F,            /* Read Extended ID */
N    /* write control */
N    QSPIC_OPCODE_WRITE_EN    = 0x06,            /* WRITE enable */
N    QSPIC_OPCODE_WRITE_DIS   = 0x04,            /* WRITE disable */
N    /* erase */
N    QSPIC_OPCODE_4KBS_ERASE  = 0x20,            /* 4kB sector ERASE */
N    QSPIC_OPCODE_8KBS_ERASE  = 0x40,            /* 8kB sector ERASE */
N    QSPIC_OPCODE_64KBS_ERASE = 0xD8,            /* 64kB sector ERASE */
N    QSPIC_OPCODE_CHIP_ERASE  = 0xC7,            /* full chip ERASE opcode */
N    /* program */
N    QSPIC_OPCODE_PAGE_PGRM   = 0x02,            /* Page PROGRAM opcode */
N    /* Status */
N    QSPIC_OPCODE_RFST_READ   = 0x70,            /* Read Flag status register */
N    QSPIC_OPCODE_STS_READ    = 0x05,            /* Status read opcode */
N    QSPIC_OPCODE_STS_CLEAR   = 0x30,            /* Status clear */
N    /* Configuration read */
N    QSPIC_OPCODE_CFG_READ    = 0x35,            /* Configuration register read */
N    QSPIC_OPCODE_CFGM_READ   = 0x15,            /* Configuration register read */
N    /* Register write */
N    QSPIC_OPCODE_WRITE_REG   = 0x01,            /* Write Configuration & Status register opcode */
N    /* Release deep power down */
N    QSPIC_OPCODE_RELEASE_DP  = 0xAB,            /* Release from deep power down mode */
N    /* set 3/4 byte mode */
N    QSPIC_OPCODE_3_BYTE_MODE  = 0xE9,           /* Enable 3-byte mode */
N    QSPIC_OPCODE_4_BYTE_MODE  = 0xB7            /* Enable 4-byte mode */
N} qspic_opcode_e;
N
N/* Enable/disable */
Ntypedef enum tag_qspic_en_e
N{
N    QSPIC_DISABLE = 0x0U,                       /* Disable */
N    QSPIC_ENABLE  = 0x1U                        /* Enable */
N} qspic_en_e;
N
N/*********************************************/
N
N/**********************************************
N*                 Structures                  *
N**********************************************/
N/* SPI direct read control strucutre */
Ntypedef struct tag_qspic_direct_rd_ctrl_st
N{
N    qspi_CmdOp_e     eCmd;                  /* Quad-SPI command code   */
N    uint32_t         u32DummyByteCnt;       /* Number of dummy bytes   */
N    qspi_AddrByte_e  eAddrByteCnt;          /* Address mode 3-/4-Byte  */
N    qspi_IOCtrl_e    eSpiDatIOCtrl;         /* SPI Data I/O control    */
N    qspi_IOCtrl_e    eSpiDmyIOCtrl;         /* SPI Dummy I/O control   */
N    qspi_IOCtrl_e    eSpiAdrIOCtrl;         /* SPI Address I/O control */
N} qspic_direct_rd_ctrl_st;
N
Ntypedef struct tag_qspic_directconfig_st
N{
N    uint16_t                u16FlashBaseAddress;   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N    qspic_density_e         eFlashDensity;         /* flash density */
N    qspic_en_e              eEnableMemMapRd;       /* enable memory map read */
N    qspic_direct_rd_ctrl_st stRdCtrl;              /* SPI mode read */
N    qspic_en_e              eWIPEnable;            /* WIP bit enable */
N    uint8_t                 u8CSTime;              /* deassertion time */
N    qspic_sdce_e            eEdge;                 /* capture edge */
N} qspic_directconfig_st;
N
Ntypedef struct tag_qspic_prgconfig_st
N{
N    uint8_t             u8CSTime;           /* deassertion time */
N    qspic_sdce_e        eEdge;              /* capture edge */
N    qspi_AddrByte_e     eAddrByteCnt;       /* Address mode 3-/4-Byte  */
N} qspic_prgconfig_st;
N
N/*********************************************/
N
N/**********************************************
N*            Forward declarations             *
N**********************************************/
N
N/*********************************************/
N
N/**********************************************
N*        Exported function prototypes         *
N**********************************************/
N
N/****************************************************************************
N *
N * Function:      vQSPIC_GetVersion
N *
N * Purpose:       Retrieve pointers to module and header revision and tag string
N *
N * Inputs:        none
N *
N * Outputs:       pau8ModuleRevision - pointer to module revision string
N *                pau8ModuleTag      - pointer to module tag string
N *                pau8HeaderRevision - pointer to header revision string
N *                pau8HeaderTag      - pointer to header tag string
N *                pau8IORevision     - pointer to IO header revision string
N *                pau8IOTag          - pointer to IO header tag string
N *
N * Return Values: void
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nvoid vQSPIC_GetVersion(uint8_t** pau8ModuleRevision, uint8_t** pau8ModuleTag,
N                       uint8_t** pau8HeaderRevision, uint8_t** pau8HeaderTag,
N                       uint8_t** pau8IORevision, uint8_t** pau8IOTag);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_ConfigureDirectControl
N *
N * Purpose:       does complete configuration for direct access
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *                pstDirConf     pointer to configuration for direct access
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   The base address must be aligned on a boundary that is an integer
N *                 multiple of the density of the SPI Flash selected
N *                otherwise, correct operation is not guaranteed
N *
N ***************************************************************************/
Nint32_t i32QSPIC_ConfigureDirectControl(qspic_cntrl_e eController, qspic_dev_e eDevice, qspic_directconfig_st *pstDirConf);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_ConfigurePrgControl
N *
N * Purpose:       does complete configuration for program access
N *
N * Inputs:        eController     flash controller no.
N *                pstPrgConf      pointer to configuration for program access
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_ConfigurePrgControl(qspic_cntrl_e eController, qspic_prgconfig_st *pstPrgConf);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_SetDirectFlashBaseAddress
N *
N * Purpose:       set memory mapping and flash size
N *
N * Inputs:        eController           flash controller no.
N *                eDevice               device no.
N *                u16FlashBaseAddress   physical base address (bits [31:16]), upper 4 bits are fixed and don't care
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   Specifies the base address of a CPU memory space to which SPI Flash #0/1
N *                should be mapped.
N *                The base address must be aligned on a boundary that is an integer
N *                multiple of the density of the SPI Flash selected
N *                otherwise, correct operation is not guaranteed
N *
N ***************************************************************************/
Nint32_t i32QSPIC_SetDirectFlashBaseAddress(qspic_cntrl_e eController, qspic_dev_e eDevice, uint16_t u16FlashBaseAddress);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_GetDirectFlashBaseAddress 
N *
N * Purpose:       Reads memory base address of flash.
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *
N * Outputs:       physical base address (bits [31:16]), upper 4 bits are fixed and don't care
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_GetDirectFlashBaseAddress(qspic_cntrl_e eController, qspic_dev_e eDevice, uint16_t * u16FlashBaseAddress);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_SetDirectFlashDensity
N *
N * Purpose:       set flash size
N *
N * Inputs:        eController      flash controller no.
N *                eDevice          device no.
N *                eFlashDensity    flash density (size)
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_SetDirectFlashDensity(qspic_cntrl_e eController, qspic_dev_e eDevice, qspic_density_e eFlashDensity);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_GetDirectFlashDensity 
N *
N * Purpose:       Reads flash density.
N *
N * Inputs:        eController      flash controller no.
N *                eDevice          device no.
N *
N * Outputs:       flash density (size)
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_GetDirectFlashDensity(qspic_cntrl_e eController, qspic_dev_e eDevice, qspic_density_e * eFlashDensity);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_EnableDirectMemMapRd 
N *
N * Purpose:       Enables and disables read access.
N *                If disabled, the SPI Flash device is not memory-mapped.
N *
N * Inputs:        eController      flash controller no.
N *                eDevice          device no.
N *                eEnableMemMap    enable/disable
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_EnableDirectMemMapRd(qspic_cntrl_e eController, qspic_dev_e eDevice, qspic_en_e eEnableMemMap);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_GetDirectMemMapStatusRd 
N *
N * Purpose:       Reads status of direct memory map read.
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *
N * Outputs:       enable/disable
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_GetDirectMemMapStatusRd(qspic_cntrl_e eController, qspic_dev_e eDevice, qspic_en_e * eEnableMemMap);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_SetDirectFlashMemMap
N *
N * Purpose:       set memory mapping and flash size
N *
N * Inputs:        eController            flash controller no.
N *                eDevice                device no.
N *                u16FlashBaseAddress    physical base address (bits [31:16]), upper 4 bits are fixed and don't care
N *                eFlashDensity          flash density (size)
N *                eEnableMemMapRd        enable/disable read
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   Specifies the base address of a CPU memory space to which SPI Flash #0/1
N *                should be mapped.
N *                The base address must be aligned on a boundary that is an integer
N *                multiple of the density of the SPI Flash selected
N *                otherwise, correct operation is not guaranteed
N *
N ***************************************************************************/
Nint32_t i32QSPIC_SetDirectFlashMemMap(qspic_cntrl_e eController, qspic_dev_e eDevice, uint16_t u16FlashBaseAddress,
N                                      qspic_density_e eFlashDensity, qspic_en_e eEnableMemMapRd);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_DirectSetReadCtrl  
N *
N * Purpose:       specifies the configuration of the read command 
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *                u32Ctrl        read control value 
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   specifies the configuration of the read command
N *                that the hardware sequencer should issue to an
N *                SPI Flash device for direct read accesses.
N *                It affects Dual I/O and Quad I/O reads
N *
N ***************************************************************************/
Nint32_t i32QSPIC_DirectSetReadCtrl(qspic_cntrl_e eController, qspic_dev_e eDevice, uint32_t u32Ctrl);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_DirectGetReadCtrl 
N *
N * Purpose:       Reads the configuration of the read command.
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *
N * Outputs:       read control value
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_DirectGetReadCtrl(qspic_cntrl_e eController, qspic_dev_e eDevice, uint32_t * u32Ctrl);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_DirectEnableWIPPolling      
N *
N * Purpose:       Enables and disables the polling of the WIP bit of the
N *                status register in the SPI Flash (until the SPI Flash write
N *                is completed) before issuing a read command to it. 
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *                eEnable        enable/disable 
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_DirectEnableWIPPolling(qspic_cntrl_e eController, qspic_dev_e eDevice, qspic_en_e eEnable);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_DirectGetStatusWIPPolling 
N *
N * Purpose:       Reads Status of WIP polling bit.
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *
N * Outputs:       enable/disable
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_DirectGetStatusWIPPolling(qspic_cntrl_e eController, qspic_dev_e eDevice, qspic_en_e * eEnable);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_DirectSetCSDeassertionTime
N *
N * Purpose:       Specifies the deassertion time of SPI_CS_N for direct access
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *                u8CSTime       numerical value = (CSTime / HBUS cycle time)
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_DirectSetCSDeassertionTime(qspic_cntrl_e eController, qspic_dev_e eDevice, uint8_t u8CSTime);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_DirectGetCSDeassertionTime 
N *
N * Purpose:       Reads Direct Deassertion Time.
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *
N * Outputs:       numerical value = (CSTime / HBUS cycle time)
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_DirectGetCSDeassertionTime(qspic_cntrl_e eController, qspic_dev_e eDevice, uint8_t * u8CSTime);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmSetCSDeassertionTime
N *
N * Purpose:       specifies the deassertion time of SPI_CS_0/1 for program access
N *
N * Inputs:        eController    flash controller no.
N *                u8CSTime       numerical value = (CSTime / HBUS cycle time) 
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmSetCSDeassertionTime(qspic_cntrl_e eController, uint8_t u8CSTime);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmGetCSDeassertionTime 
N *
N * Purpose:       Reads Program Deassertion Time.
N *
N * Inputs:        eController    flash controller no.
N *
N * Outputs:       numerical value = (CSTime / HBUS cycle time)
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmGetCSDeassertionTime(qspic_cntrl_e eController, uint8_t * u8CSTime);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_DirectSetDataCaptureEdge
N *
N * Purpose:       Selects the active edge of SPI_CLK used to capture
N *                data on the SPI bus for direct access
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *                eEdge          1st pos. edge / 1st neg. edge 
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_DirectSetDataCaptureEdge(qspic_cntrl_e eController, qspic_dev_e eDevice, qspic_sdce_e eEdge);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_DirectGetDataCaptureEdge 
N *
N * Purpose:       Reads Direct Capture Edge.
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *
N * Outputs:       1st pos. edge / 1st neg. edge
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_DirectGetDataCaptureEdge(qspic_cntrl_e eController, qspic_dev_e eDevice, qspic_sdce_e * eEdge);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmSetDataCaptureEdge
N *
N * Purpose:       Selects the active edge of SPI_CLK used to capture
N *                data on the SPI bus for programm access
N *
N * Inputs:        eController    flash controller no.
N *                eEdge          capture edge: 1st pos. edge / 1st neg. edge
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmSetDataCaptureEdge(qspic_cntrl_e eController, qspic_sdce_e eEdge);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmGetDataCaptureEdge 
N *
N * Purpose:       Reads Program Capture Edge.
N *
N * Inputs:        eController    flash controller no.
N *
N * Outputs:       Capture edge: 1st pos. edge / 1st neg. edge
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmGetDataCaptureEdge(qspic_cntrl_e eController, qspic_sdce_e * eEdge);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_EnableInterrupt      
N *
N * Purpose:       Enables and disables SPI interrupts generated on completion
N *                of a program register access cycle 
N *
N * Inputs:        eController    flash controller no.
N *                eEnable        enable/disable 
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   If enabled, generates an interrupt when the
N *                SPI Cycle Done bit is set to 1.
N *
N ***************************************************************************/
Nint32_t i32QSPIC_EnableInterrupt(qspic_cntrl_e eController, qspic_en_e eEnable);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_GetInterruptStatus 
N *
N * Purpose:       Reads Interrupt status.
N *
N * Inputs:        eController    flash controller no.
N *
N * Outputs:       Interrupt Status
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_GetInterruptStatus(qspic_cntrl_e eController, qspic_en_e * eEnable);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_IsSpiCycleDone 
N *
N * Purpose:       checks if SPI cycle is in progress and clears the cycle
N *                done flag.
N *
N * Inputs:        eController    flash controller no.
N *
N * Outputs:       C_TRUE or C_FALSE
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_IsSpiCycleDone(qspic_cntrl_e eController, bool_t * bResult);
N
N/****************************************************************************
N *
N * Function:      boQSPIC_IsSpiCycleInPgrs 
N *
N * Purpose:       checks if SPI cycle is in progress 
N *
N * Inputs:        eController    flash controller no.
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nbool_t boQSPIC_IsSpiCycleInPgrs(qspic_cntrl_e eController);
N
N/****************************************************************************
N *
N * Function:      boQSPIC_IsSpiCycleDone 
N *
N * Purpose:       checks if SPI cycle is in progress and clears the cycle
N *                done flag.
N *
N * Inputs:        eController    flash controller no.
N *
N * Outputs:       none
N *
N * Return Values: CC_TRUE or C_FALSE
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nbool_t boQSPIC_IsSpiCycleDone(qspic_cntrl_e eController);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_WaitForCompletion 
N *
N * Purpose:       Wait for cycle completion of previous program access
N *
N * Inputs:        eController    flash controller no.
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_WaitForCompletion(qspic_cntrl_e eController);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmStatusRead 
N *
N * Purpose:       Retrieve the value of the status register
N *                in the addressed SPI Flash device
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *
N * Outputs:       *pu8Status    status register of SPI Flash device
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmStatusRead(qspic_cntrl_e eController, qspic_dev_e eDevice, uint8_t* const pu8Status);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmStatusFlagRead 
N *
N * Purpose:       Retrieve the value of the status register
N *                in the addressed SPI Flash device for Micron
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *
N * Outputs:       *pu8Status    status register of SPI Flash device
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmStatusFlagRead(qspic_cntrl_e eController, qspic_dev_e eDevice, uint8_t* const pu8Status);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmClearStatus 
N *
N * Purpose:       Clear the status register
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *
N * Outputs:       None
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   None
N *
N ***************************************************************************/
Nextern int32_t i32QSPIC_PgrmClearStatus(qspic_cntrl_e eController, qspic_dev_e eDevice);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmReleaseDP 
N *
N * Purpose:       Release from deep sleep power mode
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *
N * Outputs:       None
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   None
N *
N ***************************************************************************/
Nextern int32_t i32QSPIC_PgrmReleaseDP(qspic_cntrl_e eController, qspic_dev_e eDevice);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmConfigurationRead 
N *
N * Purpose:       Retrieve the current value of the configuration register
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *
N * Outputs:       pu8Configuration Handle to the current configuration value
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   None
N *
N ***************************************************************************/
Nextern int32_t i32QSPIC_PgrmConfigurationRead(qspic_cntrl_e eController, qspic_dev_e eDevice, uint8_t* const pu8Configuration);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmConfigurationWrite 
N *
N * Purpose:       Modify the value of the Status and Configuration registers
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *                u8Status       Desired value of the Status register  
N *                u8Conf         Desired value of the Configuration register  
N *
N * Outputs:       pu8Configuration Handle to the current configuration value
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   None
N *
N ***************************************************************************/
Nextern int32_t i32QSPIC_PgrmConfigurationWrite(qspic_cntrl_e eController, qspic_dev_e eDevice, uint8_t u8Status,  uint8_t u8Conf);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmWriteEnable
N *
N * Purpose:       Enable writing
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmWriteEnable(qspic_cntrl_e eController, qspic_dev_e eDevice);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmWriteDisable
N *
N * Purpose:       Disable writing
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmWriteDisable(qspic_cntrl_e eController, qspic_dev_e eDevice);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmSectErase
N *
N * Purpose:       SPI Flash Sector Erase
N *
N * Inputs:        eController       flash controller no.
N *                eDevice           device no.
N *                eOpcode           Sector erase opcode
N *                u32SpiPhysAddr    addr [23:0] of phys. SPI flash device
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmSectErase(qspic_cntrl_e eController, qspic_dev_e eDevice, qspic_opcode_e eOpcode, uint32_t u32SpiPhysAddr);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmChipErase
N *
N * Purpose:       Full Chip Erase
N *
N * Inputs:        eController    flash controller no.
N *                eDevice        device no.
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmChipErase(qspic_cntrl_e eController, qspic_dev_e eDevice);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmPagePgrm
N *
N * Purpose:       Programming 256 bytes of data
N *
N * Inputs:        eController       flash controller no.
N *                eDevice           device no.
N *                u32SpiPhysAddr    addr [23:0] of phys. SPI flash device
N *                u16DataCount      number of bytes to be written
N *                pu8Data           pointer to data buffer to be written into
N *                                  flash device
N *
N * Outputs:       
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmPagePgrm(qspic_cntrl_e eController, qspic_dev_e eDevice, uint32_t u32SpiPhysAddr, uint16_t u16DataCount, uint8_t* const pu8Data);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmFastRead 
N *
N * Purpose:       Perform fast reading of 256 byte of data
N *
N * Inputs:        eController       flash controller no.
N *                eDevice           device no.
N *                u32SpiPhysAddr    addr [23:0] of phys. SPI flash device
N *                u16DataCount      number of bytes to be written
N *
N * Outputs:       pu8Data           pointer to data buffer 
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmFastRead(qspic_cntrl_e eController, qspic_dev_e eDevice, uint32_t u32SpiPhysAddr, uint16_t u16DataCount, uint8_t* const pu8Data);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmGetID 
N *
N * Purpose:       Retrieve device identification
N *
N * Inputs:        eController       flash controller no.
N *                eDevice           device no.
N *
N * Outputs:       pu8ManID          Manufacturer ID
N *                pu8DevID          Device ID
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmGetID(qspic_cntrl_e eController, qspic_dev_e eDevice, uint8_t* const pu8ManID, uint8_t* const pu8DevID);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmGetExtendedID 
N *
N * Purpose:       Retrieve extended device identification
N *
N * Inputs:        eController       flash controller no.
N *                eDevice           device no.
N *
N * Outputs:       pu8Information    Handle to the infromation buffer
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmGetExtendedID(qspic_cntrl_e eController, qspic_dev_e eDevice, uint8_t* const pu8Information);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_WriteByte 
N *
N * Purpose:       Write one Byte to the device
N *
N * Inputs:        eController       flash controller no.
N *                eDevice           device no.
N *                u8Value           value to be send
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_WriteByte(qspic_cntrl_e eController, qspic_dev_e eDevice, uint8_t u8Value);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmGetRegister 
N *
N * Purpose:       Retrieve content of register
N *
N * Inputs:        eController       flash controller no.
N *                eDevice           device no.
N *                u8Command         command to be issued
N *                u16Count          number of bytes to be read
N *
N * Outputs:       pu8Information    Handle to the infromation buffer
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmGetRegister(qspic_cntrl_e eController, qspic_dev_e eDevice, uint8_t u8Command, uint16_t u16Count, uint8_t* pu8Information);
N
N/****************************************************************************
N *
N * Function:      i32QSPIC_PgrmWriteRegister 
N *
N * Purpose:       Write data
N *
N * Inputs:        eController       flash controller no.
N *                eDevice           device no.
N *                u8Command         command to be issued
N *                u16Count          number of bytes to be read
N *                pu8Information    Handle to the infromation buffer
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32QSPIC_PgrmWriteRegister(qspic_cntrl_e eController, qspic_dev_e eDevice, uint8_t u8Command, uint16_t u16Count, uint8_t* pu8Information);
N
N/****************************************************************************
N *
N * Function:      u32QSPIC_DirectReadWord
N *
N * Purpose:       Perform reading of one word from QSPI
N *
N * Inputs:        u32SpiPhysAddr    addr [23:0] of phys. SPI flash device
N *
N * Outputs:       none
N *
N * Return Values: read word
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nuint32_t u32QSPIC_DirectReadWord(uint32_t u32SpiPhysAddr);
N
N/****************************************************************************
N *
N * Function:      vQSPIC_DirectReadBurst4
N *
N * Purpose:       Perform reading 4 words in burst from QSPI
N *
N * Inputs:        u32SpiPhysAddr    addr [23:0] of phys. SPI flash device
N *                pu32Data          pointer to return memory
N *
N * Outputs:       none
N *
N * Return Values: none
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nvoid vQSPIC_DirectReadBurst4(uint32_t u32SpiPhysAddr, uint32_t * pu32Data);
N
N/****************************************************************************
N *
N * Function:      vQSPIC_DirectReadBurst8
N *
N * Purpose:       Perform reading 8 words in burst from QSPI
N *
N * Inputs:        u32SpiPhysAddr    addr [23:0] of phys. SPI flash device
N *                pu32Data          pointer to return memory
N *
N * Outputs:       none
N *
N * Return Values: none
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nvoid vQSPIC_DirectReadBurst8(uint32_t u32SpiPhysAddr, uint32_t * pu32Data);
N
N/****************************************************************************/
N
N
N#endif /* QSPIC_H */
N
N/****************************************************************************/
N
N
N/***********************  BEGIN of DISCLAIMER   *****************************
N
N- TOSHIBA is continually working to improve the quality and reliability of
N  its products.
N  Nevertheless, semiconductor devices in general can malfunction or fail
N  due to their inherent electrical sensitivity and vulnerability to physical
N  stress. It is the responsibility of the buyer, when utilizing TOSHIBA
N  products, to comply with the standards of safety in making a safe design
N  for the entire system, and to avoid situations in which a malfunction or
N  failure of such TOSHIBA products could cause loss of human life,
N  bodily injury or damage to property.
N
N  In developing your designs, please ensure that TOSHIBA products are used
N  within specified operating ranges as set forth in the most recent TOSHIBA
N  products specifications. Also, please keep in mind the precautions and
N  conditions set forth in the Handling Guide for Semiconductor Devices, or
N  TOSHIBA Semiconductor Reliability Handbook etc..
N
N- The Toshiba products listed in this document are intended for usage in
N  general electronics applications (computer, personal equipment,
N  office equipment, measuring equipment,industrial robotics, domestic
N  appliances, etc.). These Toshiba products are neither intended nor
N  warranted for usage in equipment that requires extraordinarily high quality
N  and/or reliability or a malfunction or failure of which may cause loss
N  of human life or bodily injury (Unintended Usage).
N  Unintended Usage include atomic energy control instruments, airplane or
N  spaceship instruments, transportation instruments, traffic signal
N  instruments, combustion control instruments, medical instruments,
N  all types of safety devices, etc..
N  Unintended Usage of Toshiba products listed in this document shall be made
N  at the customers own risk.
N
N- Toshiba assumes no liability for any damage or losses (including but not
N  limited to, loss of business profit,business interruption, loss of business
N  information,and other pecuniary losses) occurring from the use of,
N  or inability to use, this product.
N
N- The products described in this document are subject to the foreign exchange
N  and foreign trade laws.
N
N- The products described in this document contain components made in the
N  United States and subject to export control of the U.S. authorities.
N  Diversion contrary to the U.S. law is prohibited.
N
N- The information contained herein is presented only as a guide for the
N  applications of our products.
N  No responsibility is assumed by TOSHIBA CORPORATION for any infringements
N  of intellectual property or other rights of the third parties which may
N  result from its use.
N  No license is granted by implication or otherwise under any intellectual
N  property or other rights of TOSHIBA CORPORATION or others.
N
N- The information contained herein is subject to change without notice.
N
N****************************  END of DISCLAIMER ****************************/
N
L 26 "..\..\..\..\hldd\inc\qspi.h" 2
N#include "ccr.h"
L 1 "..\..\..\..\lldd\inc\ccr.h" 1
N/*****************************************************************************
N*   This software is copyright protected. All rights reserved
N*   Toshiba Electronics Europe GmbH
N*   European LSI Design and Engineering Center (ELDEC)
N******************************************************************************
N*   DESCRIPTION : CCR Low-level register
N******************************************************************************
N*   PLATFORM    : TMPR46xXBG-300
N*   PROJECT     :
N*   MODULE      : CCR
N*   LIBRARIES   : None
N******************************************************************************
N*   VERSION     : $Revision: 1.22 $
N*   DATE        : $Date: 2015/05/18 13:49:55 $
N*   TAG         : $Name: LLDD_1_6 $
N*   RELEASE     : Preliminary & Confidential
N*****************************************************************************/
N#ifndef CCR_LLDD_H
N#define CCR_LLDD_H
N
N/**********************************************
N*                Include files                *
N**********************************************/
N#include "captypes.h"
N
N/*********************************************/
N
N/**********************************************
N*                 Constants                   *
N**********************************************/
N
N#define LLDD_CCR_H_REVISION     "$Revision: 1.22 $"
N#define LLDD_CCR_H_TAG          "$Name: LLDD_1_6 $"
N
N#if defined(__GHS__) || defined(__ghs__)
X#if 0L || 0L
S  #pragma ghs nowarning 1862  /* Rule 19.7 : disable function-like macro not allowed */
N#endif
N/*********************************************/
N
N/**********************************************
N*                    Macros                   *
N**********************************************/
N/* CCR unlock key value */
N#define CCR_KEY_VAL 0xA5C0F17BU
N
N/* CCR PDS unlock macro */
N#define vCCR_PDS_UNLOCK()(vSetCCR_KEYR_KEYVAL(CCR_KEY_VAL))
N
N/* CCR PDH unlock macro */
N#define vCCR_PDH_UNLOCK()(vSetPDHR_KEYR_KEYVAL(CCR_KEY_VAL))
N
N/**********************************************
N*               Enumerations                  *
N**********************************************/
Ntypedef enum tag_ccr_enable_e
N{
N  CCR_DISABLE = 0,  /* disable */
N  CCR_ENABLE  = 1   /* enable  */
N} ccr_enable_e;
N
Ntypedef enum tag_ccr_alarm_no_e
N{
N  CCR_ALARM_0  = 0,   /* Alarm 0 */
N  CCR_ALARM_1  = 1   /* Alarm 1  */
N} ccr_alarm_no_e;
N
N/* Controller selection */
Ntypedef enum tag_ccr_cntrl_e
N{
N    CCR_QSPI_0        =  0,   /* QSPI 0 */
N    CCR_QSPI_1        =  1,   /* QSPI 1 */
N    CCR_QSPI_INT      =  2,   /* QSPI Internal */
N    CCR_SDRAM         =  3,   /* SDRAM */
N    CCR_I2S           =  4,   /* I2S */
N    CCR_GDC_0         =  5,   /* GDC 0 */
N    CCR_GDC_1         =  6,   /* GDC 1 */
N    CCR_DMA           =  7,   /* DMA */
N    CCR_PARFLASH      =  8,   /* Parallel Flash */
N    CCR_DAP           =  9,   /*  */
N    CCR_GA            = 10,   /* GA Engine */
N    CCR_PNG           = 11,   /* PNG Decoder */
N    CCR_FG            = 12,   /* Framegrabber */
N    CCR_MLB           = 13,   /* MLB */
N    CCR_SMC           = 14,   /* Stepper Motor */
N    CCR_HSPWM         = 15,   /* HSPWM */
N    CCR_I2SM          = 16,   /* I2SM */
N    CCR_TSM           = 17,   /* TSM */
N    CCR_TRACE         = 18,   /* Trace */
N    CCR_320MHz        = 19    /* 320MHz */
N} ccr_cntrl_e;
N
N/* Modulation type */
Ntypedef enum tag_ccr_modulated_clk_e
N{
N    CCR_MODULATED     = 0,    /* modulated clock */
N    CCR_NON_MODULATED = 1     /* non modulated clock */
N} ccr_modulated_clk_e;
N
N/*  */
Ntypedef enum tag_ccr_clock_type_e
N{
N    CCR_MODULATED_GDC0       = 0,    /* Modulated clock for GDC0 */
N    CCR_MODULATED_GDC1       = 1,    /* Modulated clock for GDC1 */
N    CCR_NON_MODULATED_GDC0   = 2,    /* Non modulated clock for GDC0 */
N    CCR_NON_MODULATED_GDC1   = 3,    /* Non modulated clock for GDC1 */
N    CCR_DOTCLKIN             = 4,    /* DOTCLKIN for GDC0 or GDC1 */
N    CCR_MODULATED_I2S        = 5,    /* Modulated clock for I2S */
N    CCR_NON_MODULATED_I2S    = 6,    /* Non modulated clock for I2S */
N    CCR_I2SMCLKIN            = 7,    /* I2SMCLKIN for I2S */
N    CCR_MODULATED_320MHZ     = 8,    /* Modulated clock for 320MHz */
N    CCR_NON_MODULATED_320MHZ = 9     /* Non modulated clock for 320MHz */
N} ccr_clock_type_e;
N
N/* Clock divider values (input clock: 900MHz) */
Ntypedef enum tag_ccr_clk_freq_e
N{
N    CCR_CLKDIV_112_5MHz =  8,    /* 112,5 MHz output clk */
N    CCR_CLKDIV_100_0MHz =  9,    /* 100,0 MHz output clk */
N    CCR_CLKDIV_90_0MHz  = 10,    /*  90,0 MHz output clk */
N    CCR_CLKDIV_81_8MHz  = 11,    /*  81,8 MHz output clk */
N    CCR_CLKDIV_75_0MHz  = 12,    /*  75,0 MHz output clk */
N    CCR_CLKDIV_69_2MHz  = 13,    /*  69,2 MHz output clk */
N    CCR_CLKDIV_64_3MHz  = 14,    /*  64,3 MHz output clk */
N    CCR_CLKDIV_60_0MHz  = 15,    /*  60,0 MHz output clk */
N    CCR_CLKDIV_56_3MHz  = 16,    /*  56,3 MHz output clk */
N    CCR_CLKDIV_52_9MHz  = 17,    /*  52,9 MHz output clk */
N    CCR_CLKDIV_50_0MHz  = 18,    /*  50,0 MHz output clk */
N    CCR_CLKDIV_47_4MHz  = 19,    /*  47,4 MHz output clk */
N    CCR_CLKDIV_45_0MHz  = 20,    /*  45,0 MHz output clk */
N    CCR_CLKDIV_42_9MHz  = 21,    /*  42,9 MHz output clk */
N    CCR_CLKDIV_40_9MHz  = 22,    /*  40,9 MHz output clk */
N    CCR_CLKDIV_39_1MHz  = 23,    /*  39,1 MHz output clk */
N    CCR_CLKDIV_37_5MHz  = 24,    /*  37,5 MHz output clk */
N    CCR_CLKDIV_36_0MHz  = 25,    /*  36,0 MHz output clk */
N    CCR_CLKDIV_34_6MHz  = 26,    /*  34,6 MHz output clk */
N    CCR_CLKDIV_33_3MHz  = 27,    /*  33,3 MHz output clk */
N    CCR_CLKDIV_32_1MHz  = 28,    /*  32,1 MHz output clk */
N    CCR_CLKDIV_31_0MHz  = 29,    /*  31,0 MHz output clk */
N    CCR_CLKDIV_30_0MHz  = 30,    /*  30,0 MHz output clk */
N    CCR_CLKDIV_29_0MHz  = 31,    /*  29,0 MHz output clk */
N    CCR_CLKDIV_28_1MHz  = 32,    /*  28,1 MHz output clk */
N    CCR_CLKDIV_27_2MHz  = 33,    /*  27,2 MHz output clk */
N    CCR_CLKDIV_26_4MHz  = 34,    /*  26,4 MHz output clk */
N    CCR_CLKDIV_25_7MHz  = 35,    /*  25,7 MHz output clk */
N    CCR_CLKDIV_25_0MHz  = 36,    /*  25,0 MHz output clk */
N    CCR_CLKDIV_24_3MHz  = 37,    /*  24,3 MHz output clk */
N    CCR_CLKDIV_23_6MHz  = 38,    /*  23,6 MHz output clk */
N    CCR_CLKDIV_23_0MHz  = 39,    /*  23,0 MHz output clk */
N    CCR_CLKDIV_22_5MHz  = 40     /*  22,5 MHz output clk */
N} ccr_clk_freq_e;
N
N/* Clock stability */
Ntypedef enum tag_ccr_clock_stability_e
N{
N    CCR_CLOCK_NOT_STABLE     = 0,    /* Clock is not stable */
N    CCR_CLOCK_STABLE         = 1,    /* Clock is stable */
N    CCR_CLOCK_STABILITY_FAIL = 2     /* Clock stability faild */
N} ccr_clock_stability_e;
N
N/* Clocks */
Ntypedef enum tag_ccr_clocks_e
N{
N    CCR_OSC10M            = 0,    /* 10M clock */
N    CCR_OSC32K            = 1,    /* 32K clock */
N    CCR_RC100K            = 2,    /* RC100K clock */
N    CCR_MODULATED_PLL     = 3,    /* modulated PLL */
N    CCR_NON_MODULATED_PLL = 4     /* non-modulated PLL */
N} ccr_clocks_e;
N
N/* Reset types */
Ntypedef enum tag_reset_type_e
N{
N    CCR_FULL_RST    = 0,    /* Software full reset */
N    CCR_DBG_RST     = 1,    /* Debug reset */
N    CCR_SW_PART_RST = 2     /* Software part reset */
N} ccr_reset_type_e;
N
N/* target device mode */
Ntypedef enum tag_ccr_device_mode_e
N{
N    CCR_DEVICE_MODE_TRANSITION = 0x00000000,    /* M_PLL */
N    CCR_DEVICE_MODE_M_PLL      = 0x005C0001,    /* M_PLL */
N    CCR_DEVICE_MODE_M_OSC10    = 0x005C0002,    /* M_OSC10 */
N    CCR_DEVICE_MODE_STB_OSC10  = 0x005C0004,    /* STB_OSC10 */
N    CCR_DEVICE_MODE_SLP_OSC10  = 0x005C0008,    /* SLP_OSC10 */
N    CCR_DEVICE_MODE_SLP_RC10   = 0x005C0010,    /* SLP_RC10 */
N    CCR_DEVICE_MODE_STOP_R     = 0x005C0020,    /* STOP_R */
N    CCR_DEVICE_MODE_STOP       = 0x005C0040     /* STOP */
N} ccr_device_mode_e;
N
N/* Interupts */
Ntypedef enum tag_ccr_interrupts_e
N{
N    CCR_INTERRUPTS_STATE_CHANGE = 0,    /* state change interrupt*/
N    CCR_INTERRUPTS_ALARM_0      = 1,    /* alarm comparator 0 interrupt */
N    CCR_INTERRUPTS_ALARM_1      = 2,    /* alarm comparator 1 interrupt */
N    CCR_INTERRUPTS_BECC         = 3,    /* backup RAM ECC interrupt */
N    CCR_INTERRUPTS_MECC         = 4     /* main memory ECC interrupt */
N} ccr_interrupts_e;
N
N/* Interrupt occurred */
Ntypedef enum tag_ccr_int_occurred_e
N{
N  CCR_INT_NOT_OCCURRED = 0,  /* interrupt did not occur */
N  CCR_INT_OCCURRED     = 1   /* interrupt occurred */
N} ccr_int_occurred_e;
N
N/* Operation mode type */
Ntypedef enum tag_ccr_operation_mode_type_e
N{
N    CCR_SSCG_MODE_DECIMAL_FACTOR = 0,    /* Decimal factor mode */
N    CCR_SSCG_MODE_INTEGER_FACTOR = 1     /* Integer factor mode */
N} ccr_operation_mode_type_e;
N
N/* Modulation direction */
Ntypedef enum tag_ccr_modulation_direction
N{
N    CCR_SSCG_MD_DOWN_SPREAD   = 0,    /* modulation direction is down spread */
N    CCR_SSCG_MD_CENTER_SPREAD = 1     /* modulation direction is up spread */
N} ccr_modulation_direction;
N
N/* Feedback division ratio prescaler value */
Ntypedef enum tag_ccr_fdr_prescaler_e
N{
N    CCR_FDR_PRESCALER_1 = 0,    /* feedback division ratio not doubled */
N    CCR_FDR_PRESCALER_2 = 1     /* feedback division ratio doubled */
N} ccr_fdr_prescaler_e;
N
N/* Watchdof timer alarm output configuration */
Ntypedef enum tag_ccr_wdt_alarm_type_e
N{
N    CCR_WDT_ALARM_AS_NMI   = 0,    /* watchdog timer alarm as watchdog timer NMI */
N    CCR_WDT_ALARM_AS_RESET = 1     /* watchdog timer alarm as watchdog timer RESET */
N} ccr_wdt_alarm_type_e;
N
N/* CAN modes */
Ntypedef enum tag_ccr_can_mode_e
N{                                     /*             tranceiver , combined channels, sepatate channels, pin pairs, description */
N    CCR_CAN_MODE_T_1_1_1_1  = 0x0,    /* CAN mode  1:     yes   ,         -        ,         4        ,    4     ,   1+1+1+1   */
N    CCR_CAN_MODE_T_2_1_1    = 0x1,    /* CAN mode  2:     yes   ,         2        ,         2        ,    3     ,    2+1+1    */
N    CCR_CAN_MODE_T_2_2      = 0x2,    /* CAN mode  3:     yes   ,         4        ,         -        ,    2     ,     2+2     */
N    CCR_CAN_MODE_T_3_1      = 0x3,    /* CAN mode  4:     yes   ,         3        ,         1        ,    2     ,     3+1     */
N    CCR_CAN_MODE_T_ALL      = 0x4,    /* CAN mode  5:     yes   ,         4        ,         -        ,    1     , all to one  */
N    CCR_CAN_MODE_NT_1_1_1_1 = 0x8,    /* CAN mode  5:      no   ,         -        ,         4        ,    4     ,   1+1+1+1   */
N    CCR_CAN_MODE_NT_2_1_1   = 0x9,    /* CAN mode  6:      no   ,         2        ,         2        ,    3     ,    2+1+1    */
N    CCR_CAN_MODE_NT_2_2     = 0xA,    /* CAN mode  7:      no   ,         4        ,         -        ,    2     ,     2+2     */
N    CCR_CAN_MODE_NT_3_1     = 0xB,    /* CAN mode  8:      no   ,         3        ,         1        ,    2     ,     3+1     */
N    CCR_CAN_MODE_NT_ALL     = 0xC,    /* CAN mode  9:      no   ,         4        ,         -        ,    1     , all to all  */
N    CCR_CAN_MODE_NT_INTER   = 0xF     /* CAN mode 10:      no   ,         -        ,         4        ,    -     , internal    */
N} ccr_can_mode_e;
N
N/* ECC modes */
Ntypedef enum tag_ccr_ecc_mode_e
N{
N    CCR_ECC_MODE_256KB  = 0,    /* 256KB with ECC */
N    CCR_ECC_MODE_128KB  = 2,    /* 128KB with ECC */
N    CCR_ECC_MODE_NO_ECC = 3     /* without ECC */
N} ccr_ecc_mode_e;
N
N/* TBIO channel */
Ntypedef enum tag_ccr_tbio_channel_e
N{
N    CCR_TBIO_0 = 0,    /* TBIO channel 0 */
N    CCR_TBIO_1 = 1,    /* TBIO channel 1 */
N    CCR_TBIO_2 = 2,    /* TBIO channel 2 */
N    CCR_TBIO_3 = 3,    /* TBIO channel 3 */
N    CCR_TBIO_4 = 4,    /* TBIO channel 4 */
N    CCR_TBIO_5 = 5,    /* TBIO channel 5 */
N    CCR_TBIO_6 = 6,    /* TBIO channel 6 */
N    CCR_TBIO_7 = 7,    /* TBIO channel 7 */
N    CCR_TBIO_8 = 8,    /* TBIO channel 8 */
N    CCR_TBIO_9 = 9     /* TBIO channel 9 */
N} ccr_tbio_channel_e;
N
N/* TBIO port direction */
Ntypedef enum tag_ccr_tbio_direction_e
N{
N    CCR_TBIO_IN  = 0,    /* TBIO pin as input */
N    CCR_TBIO_OUT = 1     /* TBIO pin as output */
N} ccr_tbio_direction_e;
N
N/* TBIN0 signal select for Complex Timer 4 */
Ntypedef enum tag_ccr_tbin_source_ctimer4_e
N{
N    CCR_TBIN_CTIMER4_PWMOUT00       =  0,    /* TBIN0 signal for Complex Timer 4 is PWMOUT00 */
N    CCR_TBIN_CTIMER4_PWMOUT02       =  1,    /* TBIN0 signal for Complex Timer 4 is PWMOUT02 */
N    CCR_TBIN_CTIMER4_PWMOUT04       =  2,    /* TBIN0 signal for Complex Timer 4 is PWMOUT04 */
N    CCR_TBIN_CTIMER4_PWMOUT06       =  3,    /* TBIN0 signal for Complex Timer 4 is PWMOUT06 */
N    CCR_TBIN_CTIMER4_PWMOUT08       =  4,    /* TBIN0 signal for Complex Timer 4 is PWMOUT08 */
N    CCR_TBIN_CTIMER4_PWMOUT10       =  5,    /* TBIN0 signal for Complex Timer 4 is PWMOUT10 */
N    CCR_TBIN_CTIMER4_PWMOUT12       =  6,    /* TBIN0 signal for Complex Timer 4 is PWMOUT12 */
N    CCR_TBIN_CTIMER4_PWMOUT14       =  7,    /* TBIN0 signal for Complex Timer 4 is PWMOUT14 */
N    CCR_TBIN_CTIMER4_PWMOUT16       =  8,    /* TBIN0 signal for Complex Timer 4 is PWMOUT16 */
N    CCR_TBIN_CTIMER4_PWMOUT18       =  9,    /* TBIN0 signal for Complex Timer 4 is PWMOUT18 */
N    CCR_TBIN_CTIMER4_PWMOUT20       = 10,    /* TBIN0 signal for Complex Timer 4 is PWMOUT20 */
N    CCR_TBIN_CTIMER4_PWMOUT22       = 11,    /* TBIN0 signal for Complex Timer 4 is PWMOUT22 */
N    CCR_TBIN_CTIMER4_GDC_PWMOUT0    = 12,    /* TBIN0 signal for Complex Timer 4 is GDC_PWMOUT0 */
N    CCR_TBIN_CTIMER4_GDC_SIN_PLUS0  = 13,    /* TBIN0 signal for Complex Timer 4 is SIN_PLUS0 */
N    CCR_TBIN_CTIMER4_GDC_SIN_MINUS0 = 14     /* TBIN0 signal for Complex Timer 4 is SIN_MINUS0 */
N} ccr_tbin_source_ctimer4_e;
N
N/* TBIN0 signal select for Complex Timer 5 */
Ntypedef enum tag_ccr_tbin_source_ctimer5_e
N{
N    CCR_TBIN_CTIMER5_PWMOUT00       =  0,    /* TBIN0 signal for Complex Timer 4 is PWMOUT00 */
N    CCR_TBIN_CTIMER5_PWMOUT02       =  1,    /* TBIN0 signal for Complex Timer 4 is PWMOUT02 */
N    CCR_TBIN_CTIMER5_PWMOUT04       =  2,    /* TBIN0 signal for Complex Timer 4 is PWMOUT04 */
N    CCR_TBIN_CTIMER5_PWMOUT06       =  3,    /* TBIN0 signal for Complex Timer 4 is PWMOUT06 */
N    CCR_TBIN_CTIMER5_PWMOUT08       =  4,    /* TBIN0 signal for Complex Timer 4 is PWMOUT08 */
N    CCR_TBIN_CTIMER5_PWMOUT10       =  5,    /* TBIN0 signal for Complex Timer 4 is PWMOUT10 */
N    CCR_TBIN_CTIMER5_PWMOUT12       =  6,    /* TBIN0 signal for Complex Timer 4 is PWMOUT12 */
N    CCR_TBIN_CTIMER5_PWMOUT14       =  7,    /* TBIN0 signal for Complex Timer 4 is PWMOUT14 */
N    CCR_TBIN_CTIMER5_PWMOUT16       =  8,    /* TBIN0 signal for Complex Timer 4 is PWMOUT16 */
N    CCR_TBIN_CTIMER5_PWMOUT18       =  9,    /* TBIN0 signal for Complex Timer 4 is PWMOUT18 */
N    CCR_TBIN_CTIMER5_PWMOUT20       = 10,    /* TBIN0 signal for Complex Timer 4 is PWMOUT20 */
N    CCR_TBIN_CTIMER5_PWMOUT22       = 11,    /* TBIN0 signal for Complex Timer 4 is PWMOUT22 */
N    CCR_TBIN_CTIMER5_GDC_PWMOUT1    = 12,    /* TBIN0 signal for Complex Timer 4 is GDC_PWMOUT1 */
N    CCR_TBIN_CTIMER5_GDC_COS_PLUS0  = 13,    /* TBIN0 signal for Complex Timer 4 is COS_PLUS0 */
N    CCR_TBIN_CTIMER5_GDC_COS_MINUS0 = 14     /* TBIN0 signal for Complex Timer 4 is COS_MINUS0 */
N} ccr_tbin_source_ctimer5_e;
N
N/* Synchronisation between GDC0 and GDC1 */
Ntypedef enum tag_ccr_gdc_sync_e
N{
N    CCR_GDC_SYNC_INDEPENDANT   = 0,    /* independant operation of GDC1 */
N    CCR_GDC_SYNC_GDC1_USE_GDC0 = 1     /* GDC1 uses GDC0 synchronisation signals */
N} ccr_gdc_sync_e;
N
N/* NOR channel */
Ntypedef enum tag_ccr_nor_channel_e
N{
N    CCR_NOR_CHANNEL_0 = 0,    /* NOR channel 0 */
N    CCR_NOR_CHANNEL_1 = 1     /* NOR channel 1 */
N} ccr_nor_channel_e;
N
N/* NAND channel */
Ntypedef enum tag_ccr_nand_channel_e
N{
N    CCR_NAND_CHANNEL_0 = 0,    /* NAND channel 0 */
N    CCR_NAND_CHANNEL_1 = 1     /* NAND channel 1 */
N} ccr_nand_channel_e;
N
N/* SRAM channel */
Ntypedef enum tag_ccr_sram_channel_e
N{
N    CCR_SRAM_CHANNEL_0 = 0,    /* SRAM channel 0 */
N    CCR_SRAM_CHANNEL_1 = 1,    /* SRAM channel 1 */
N    CCR_SRAM_CHANNEL_2 = 2,    /* SRAM channel 2 */
N    CCR_SRAM_CHANNEL_3 = 3     /* SRAM channel 3 */
N} ccr_sram_channel_e;
N
N/* Complex timer */
Ntypedef enum tag_ccr_complex_timer_e
N{
N    CCR_COMPLEX_TIMER_0_TO_5 = 0,    /* Complex timer 0 to 5 */
N    CCR_COMPLEX_TIMER_6_TO_9 = 1     /* Complex timer 6 to 9 */
N} ccr_complex_timer_e;
N
N/* Device version */
Ntypedef enum tag_ccr_device_version_e
N{
N    DEVICE_CAP_BT_1  = 0,    /* TMPR461XBG-300 (BGA-328, no SIP Flash)   */
N    DEVICE_CAP_C     = 1,    /* TMPR462XBG-300 (BGA-328, with SIP Flash) */
N    DEVICE_CAP_BT_0  = 2,    /* TMPR460XBG-300 (BGA-244, no SIP Flash)   */
N    DEVICE_INVALID   = 3     /* Reserved   */
N} ccr_device_version_e;
N
N/* SIP Flash size */
Ntypedef enum tag_ccr_SIPflash_size_e
N{
N    CCR_SIP_FLASH_SIZE_2MB  = 0,    /*  2MB SIP FLASH size */
N    CCR_SIP_FLASH_SIZE_4MB  = 1,    /*  4MB SIP FLASH size */
N    CCR_SIP_FLASH_SIZE_8MB  = 2,    /*  8MB SIP FLASH size */
N    CCR_SIP_FLASH_SIZE_16MB = 3     /* 16MB SIP FLASH size */
N} ccr_SIPflash_size_e;
N
Ntypedef enum tag_processor_device_e
N{
N    CCR_CR4 = 0,    /* processor R4 */
N    CCR_M3  = 1     /* processor M3 */
N} ccr_processor_device_e;
N
N/* Voltage regulator current trim */
Ntypedef enum tag_vreg_current_trim_e
N{
N    CCR_VREG_CURRENT_TRIM_M_40_PROZ = 4,    /* -40% */
N    CCR_VREG_CURRENT_TRIM_M_30_PROZ = 5,    /* -30% */
N    CCR_VREG_CURRENT_TRIM_M_20_PROZ = 6,    /* -20% */
N    CCR_VREG_CURRENT_TRIM_M_10_PROZ = 7,    /* -10% */
N    CCR_VREG_CURRENT_TRIM_0_PROZ    = 0,    /*   0% */
N    CCR_VREG_CURRENT_TRIM_P_10_PROZ = 1,    /*  10% */
N    CCR_VREG_CURRENT_TRIM_P_20_PROZ = 2,    /*  20% */
N    CCR_VREG_CURRENT_TRIM_P_30_PROZ = 3     /*  30% */
N} ccr_vreg_current_trim_e;
N
N/* Voltage regulator reference voltage trim */
Ntypedef enum tag_vreg_ref_voltage_trim_e
N{
N    CCR_VREG_REF_VOLTAGE_TRIM_M_7_5_PROZ = 15,    /* -7.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_M_7_0_PROZ = 14,    /* -7.0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_M_6_5_PROZ = 13,    /* -6.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_M_6_0_PROZ = 12,    /* -6.0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_M_5_5_PROZ = 11,    /* -5.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_M_5_0_PROZ = 10,    /* -5.0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_M_4_5_PROZ =  9,    /* -4.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_M_4_0_PROZ =  8,    /* -4.0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_M_3_5_PROZ =  7,    /* -3.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_M_3_0_PROZ =  6,    /* -3.0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_M_2_5_PROZ =  5,    /* -2.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_M_2_0_PROZ =  4,    /* -2.0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_M_1_5_PROZ =  3,    /* -1.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_M_1_0_PROZ =  2,    /* -1.0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_M_0_5_PROZ =  1,    /* -0.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_0_PROZ     =  0,    /*    0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_0_5_PROZ = 31,    /* 0.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_1_0_PROZ = 30,    /* 1.0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_1_5_PROZ = 29,    /* 1.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_2_0_PROZ = 28,    /* 2.0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_2_5_PROZ = 27,    /* 2.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_3_0_PROZ = 26,    /* 3.0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_3_5_PROZ = 25,    /* 3.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_4_0_PROZ = 24,    /* 4.0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_4_5_PROZ = 23,    /* 4.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_5_0_PROZ = 22,    /* 5.0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_5_5_PROZ = 21,    /* 5.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_6_0_PROZ = 20,    /* 6.0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_6_5_PROZ = 19,    /* 6.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_7_0_PROZ = 18,    /* 7.0% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_7_5_PROZ = 17,    /* 7.5% */
N    CCR_VREG_REF_VOLTAGE_TRIM_P_8_0_PROZ = 16     /* 8.0% */
N} ccr_vreg_ref_voltage_trim_e;
N
N/* Voltage regulator current trim */
Ntypedef enum tag_vreg_temperature_trim_e
N{
N    CCR_VREG_TEMPERATURE_TRIM_M_60_DEGC = 4,    /* -60degC */
N    CCR_VREG_TEMPERATURE_TRIM_M_50_DEGC = 5,    /* -50degC */
N    CCR_VREG_TEMPERATURE_TRIM_M_40_DEGC = 6,    /* -40degC */
N    CCR_VREG_TEMPERATURE_TRIM_M_25_DEGC = 7,    /* -25degC */
N    CCR_VREG_TEMPERATURE_TRIM_0_DEGC    = 0,    /*   0degC */
N    CCR_VREG_TEMPERATURE_TRIM_P_25_DEGC = 1,    /*  25degC */
N    CCR_VREG_TEMPERATURE_TRIM_P_50_DEGC = 2,    /*  50degC */
N    CCR_VREG_TEMPERATURE_TRIM_P_70_DEGC = 3     /*  70degC */
N} ccr_vreg_temperature_trim_e;
N
N/* Oscillator adjustment */
Ntypedef enum tag_osc_adjustment_e
N{
N    CCR_OSC_ADJUSTMENT_M_8 =  8,    /* -8 */
N    CCR_OSC_ADJUSTMENT_M_7 =  9,    /* -7 */
N    CCR_OSC_ADJUSTMENT_M_6 = 10,    /* -6 */
N    CCR_OSC_ADJUSTMENT_M_5 = 11,    /* -5 */
N    CCR_OSC_ADJUSTMENT_M_4 = 12,    /* -4 */
N    CCR_OSC_ADJUSTMENT_M_3 = 13,    /* -3 */
N    CCR_OSC_ADJUSTMENT_M_2 = 14,    /* -2 */
N    CCR_OSC_ADJUSTMENT_M_1 = 15,    /* -1 */
N    CCR_OSC_ADJUSTMENT_0   =  0,    /*  0 */
N    CCR_OSC_ADJUSTMENT_P_1 =  1,    /*  1 */
N    CCR_OSC_ADJUSTMENT_P_2 =  2,    /*  2 */
N    CCR_OSC_ADJUSTMENT_P_3 =  3,    /*  3 */
N    CCR_OSC_ADJUSTMENT_P_4 =  4,    /*  4 */
N    CCR_OSC_ADJUSTMENT_P_5 =  5,    /*  5 */
N    CCR_OSC_ADJUSTMENT_P_6 =  6,    /*  6 */
N    CCR_OSC_ADJUSTMENT_P_7 =  7     /*  7 */
N} ccr_osc_adjustment_e;
N
N/* Threshold for power-good sensing */
Ntypedef enum tag_threshold_power_good_sensing_e
N{
N    CCR_POWER_GOOD_SENSING_0 = 0,    /* threshold 0 */
N    CCR_POWER_GOOD_SENSING_1 = 1,    /* threshold 1 */
N    CCR_POWER_GOOD_SENSING_2 = 2,    /* threshold 2 */
N    CCR_POWER_GOOD_SENSING_3 = 3,    /* threshold 3 */
N    CCR_POWER_GOOD_SENSING_4 = 7,    /* threshold 4 */
N    CCR_POWER_GOOD_SENSING_5 = 6,    /* threshold 5 */
N    CCR_POWER_GOOD_SENSING_6 = 5,    /* threshold 6 */
N    CCR_POWER_GOOD_SENSING_7 = 4     /* threshold 7 */
N} ccr_threshold_power_good_sensing_e;
N
N/* SMC IO level */
Ntypedef enum tag_smc_io_level_e
N{
N    CCR_SMC_IO_LEVEL_5V0 = 0,    /* operate with 5V */
N    CCR_SMC_IO_LEVEL_3V3 = 1     /* operate with 3.3V */
N} ccr_smc_io_level_e;
N
N/* Interrupts */
Ntypedef enum tag_system_interrupt_e
N{
N    CCR_OSC10M_CLOCK_MISSING_INT = 0x00000001,    /* OSC10MHz */
N    CCR_OSC32K_CLOCK_MISSING_INT = 0x00000100,    /* OSC32KHz */
N    CCR_EROR_INT_0               = 0x00010000,    /* Error interrupt 0 */
N    CCR_EROR_INT_1               = 0x00020000,    /* Error interrupt 1 */
N    CCR_EROR_INT_2               = 0x00040000,    /* Error interrupt 2 */
N    CCR_BACKUP_ECC_RAM_INT       = 0x01000000,    /* Backup ECC-RAM */
N    CCR_MAIN_MEMORY_ECC_RAM_INT  = 0x02000000,    /* Main memory ECC-RAM */
N    CCR_STPU_INT                 = 0x04000000,    /* STPU */
N    CCR_WDT_INT                  = 0x08000000,    /* WDT */
N    CCR_IO_INT                   = 0x10000000     /* IO */
N} ccr_system_interrupt_e;
N
N/* ECC */
Ntypedef enum tag_ecc_e
N{
N    CCR_BACKUP_RAM_ECC  = 0,    /* Backup RAM ECC */
N    CCR_MAIN_MEMORY_ECC = 1     /* Main memory ECC */
N} ccr_ecc_e;
N
N/* ECC interrupt type */
Ntypedef enum tag_ecc_interrupt_type_e
N{
N    CCR_ECC_SYSC_INTR    = 0,    /* SYSC_INTR will be generated */
N    CCR_ECC_SYSC_NMI     = 1,    /* SYSC_NMI will be generated */
N    CCR_ECC_SW_FULL_RSTN = 2     /* SW_FULL_RSTN will be generated */
N} ccr_ecc_interrupt_type_e;
N
N/* Modes */
Ntypedef enum tag_modes_e
N{
N    CCR_STB_MODE      = 0,    /* mission state entered from STB_ISC10 */
N    CCR_SLPOSC10_MODE = 1,    /* mission state entered from SLP_OSC10 */
N    CCR_SLPRCOSC_MODE = 2,    /* mission state entered from SLP_RD100K */
N    CCR_STOPR_MODE    = 3,    /* mission state entered from STOP_R */
N    CCR_STOP_MODE     = 4     /* mission state entered from STOP */
N} ccr_modes_e;
N
N/* Wakeup attributes */
Ntypedef enum tag_wakeup_attribute_e
N{
N    CCR_LOW_LEVEL  = 0,    /* low level wakeup */
N    CCR_HIGH_LEVEL = 1,    /* high level wakeup */
N    CCR_FALL_EDGE  = 2,    /* falling edge wakeup */
N    CCR_RISE_EDGE  = 3     /* rising edge wakeup */
N} ccr_wakeup_attribute_e;
N
N/* Wakeup sources */
Ntypedef enum tag_wakeup_source_e
N{
N    CCR_WAKEUP_SOURCE_0     =  0,    /* wakeup source 0 */
N    CCR_WAKEUP_SOURCE_1     =  1,    /* wakeup source 1 */
N    CCR_WAKEUP_SOURCE_2     =  2,    /* wakeup source 2 */
N    CCR_WAKEUP_SOURCE_3     =  3,    /* wakeup source 3 */
N    CCR_WAKEUP_SOURCE_4     =  4,    /* wakeup source 4 */
N    CCR_WAKEUP_SOURCE_5     =  5,    /* wakeup source 5 */
N    CCR_WAKEUP_SOURCE_6     =  6,    /* wakeup source 6 */
N    CCR_WAKEUP_SOURCE_7     =  7,    /* wakeup source 7 */
N    CCR_WAKEUP_SOURCE_NMI   =  8,    /* wakeup source NMI */
N    CCR_WAKEUP_SOURCE_ALARM =  9,    /* wakeup source ALARM */
N    CCR_WAKEUP_SOURCE_RTC   = 10     /* wakeup source RTC */
N} ccr_wakeup_source_e;
N
N/*********************************************/
N
N/**********************************************
N*                 Structures                  *
N**********************************************/
N
N/* SSCG configuration structure */
Ntypedef struct tag_ccr_sscg_congig_st
N{
N    ccr_modulation_direction  eModulationDirection;
N    uint8_t                   u8ModulationCycleLengthFractionalN;
N    uint16_t                  u16ModulationDegree;
N} ccr_sscg_congig_st;
N
N/* SRAM bit error inspection configuration */
Ntypedef struct tag_ccr_sram_bit_error_insp_config_st
N{
N    uint8_t u8PosFirstError;     /* Position of first bit error to be injected in SRAM */
N    uint8_t u8PosSecondError;    /* Position of second bit error to be injected in SRAM */
N    uint8_t u8ByteSelect;        /* Byte select for bit error injection in SRAM */
N} ccr_sram_bit_error_insp_config_st;
N
N/*********************************************/
N
N/**********************************************
N*            Forward declarations             *
N**********************************************/
N
N/*********************************************/
N
N/**********************************************
N*        Exported function prototypes         *
N**********************************************/
N
N/****************************************************************************
N *
N * Function:      vCCR_GetVersion
N *
N * Purpose:       Retrieve pointers to module and header revision and tag string
N *
N * Inputs:        none
N *
N * Outputs:       pau8ModuleRevision - pointer to module revision string
N *                pau8ModuleTag      - pointer to module tag string
N *                pau8HeaderRevision - pointer to header revision string
N *                pau8HeaderTag      - pointer to header tag string
N *                pau8IOPDHRevision  - pointer to PDH IO header revision string
N *                pau8IOPDHTag       - pointer to PDH IO header tag string
N *                pau8IOPDSRevision  - pointer to PDS IO header revision string
N *                pau8IOPDSTag       - pointer to PDS IO header tag string
N *
N * Return Values: void
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nvoid vCCR_GetVersion(uint8_t** pau8ModuleRevision, uint8_t** pau8ModuleTag,
N                     uint8_t** pau8HeaderRevision, uint8_t** pau8HeaderTag,
N                     uint8_t** pau8IOPDHRevision, uint8_t** pau8IOPDHTag,
N                     uint8_t** pau8IOPDSRevision, uint8_t** pau8IOPDSTag);
N
N/****************************************************************************
N *
N * Function:      i32CCR_EnableModuleClock
N *
N * Purpose:       Enable or disable module clock
N *                Normally first the clock frequency should be set. Than the
N *                module should be switched on. Switching off the module is not
N *                necessary before setting the clock frequency.
N *
N * Inputs:        eCntrl     Controller
N *                eEn        CCR_Enable if clock should be enabled
N *                           CCR_Disable if clock should be disabled
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_EnableModuleClock(ccr_cntrl_e eCntrl, ccr_enable_e eEn);
N
N/****************************************************************************
N *
N * Function:      i32CCR_GetEnabledModuleClock
N *
N * Purpose:       Enable or disable module clock
N *                Normally first the clock frequency should be set. Than the
N *                module should be switched on. Switching off the module is not
N *                necessary before setting the clock frequency.
N *
N * Inputs:        eCntrl     Controller
N *                peEn       status of module clock
N *                           CCR_Enable clock is enabled
N *                           CCR_Disable clock is disabled
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on invalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_GetEnabledModuleClock(ccr_cntrl_e eCntrl, ccr_enable_e * peEn);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetClockFreq
N *
N * Purpose:       Configures clock frequency
N *                Clock frequency can be changed every time because no glitch
N *                should occur during switching. To be on the save side every
N *                action of the module should be finished.
N *                Normally first the clock frequency should be set. Than the
N *                module should be switched on. Switching off the module is not
N *                necessary before setting the clock frequency.
N *
N * Inputs:        eCntrl     Controller
N *                eFreq      Target frequency
N *                eModulated modulation type
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetClockFreq(ccr_cntrl_e eCntrl, ccr_clk_freq_e eFreq, ccr_modulated_clk_e eModulated);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SelectClockType
N *
N * Purpose:       Select clock type
N *
N * Inputs:        eCntrl        Controller
N *                eClockType    Clock type
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SelectClockType(ccr_cntrl_e eCntrl, ccr_clock_type_e eClockType);
N
N/****************************************************************************
N *
N * Function:      vCCR_SetPllClockStabilizationCompareValue
N *
N * Purpose:       Set Pll clock stabilization compare value
N *
N * Inputs:        u8Value    Stabilization compare value
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_SetPllClockStabilizationCompareValue(uint8_t u8Value);
N
N/****************************************************************************
N *
N * Function:      eCCR_ReadClockStability
N *
N * Purpose:       Read stability value of different oscillators and PLLs
N *
N * Inputs:        eClk        Clock or PLL
N *
N * Outputs:       none
N *
N * Return Values: clock stability value
N *
N * Limitations:
N *
N ***************************************************************************/
Nccr_clock_stability_e eCCR_ReadClockStability(ccr_clocks_e eClk);
N
N/****************************************************************************
N *
N * Function:      i32CCR_GenerateReset
N *
N * Purpose:       Generate different types of reset
N *
N * Inputs:        eResetType     Reset type
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_GenerateReset(ccr_reset_type_e eResetType);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetDeviceMode
N *
N * Purpose:       Set device mode
N *
N * Inputs:        eMode     Device mode
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:   Transitions to STB_OSC10, SLP_OSC10, SLP_RC10, STOP_R
N *                and STOP are only possible in rom2ram-project without
N *                any probe connected.
N *
N ***************************************************************************/
Nint32_t i32CCR_SetDeviceMode(ccr_device_mode_e eMode);
N
N/****************************************************************************
N *
N * Function:      i32CCR_EnableInterrupt
N *
N * Purpose:       Enable interrupts
N *
N * Inputs:        eInterrupt     Interrupt type
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_EnableInterrupt(ccr_interrupts_e eInterrupt, ccr_enable_e eEn);
N
N/****************************************************************************
N *
N * Function:      u32CCR_GetInterruptStatusAll
N *
N * Purpose:       Read status of all interrupts
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: Status of all interrupts
N *
N * Limitations:
N *
N ***************************************************************************/
Nuint32_t u32CCR_GetInterruptStatusAll(void);
N
N/****************************************************************************
N *
N * Function:      i32CCR_GetInterruptStatus
N *
N * Purpose:       Read interrupt status
N *
N * Inputs:        eInterrupt     Interrupt type
N *
N * Outputs:       peIntOccurred  Status of interrupt
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_GetInterruptStatusSingle(ccr_interrupts_e eInterrupt, ccr_int_occurred_e * peIntOccurred);
N
N/****************************************************************************
N *
N * Function:      vCCR_ClearInterruptsAll
N *
N * Purpose:       Clear all interrupts
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_ClearInterruptsAll(void);
N
N/****************************************************************************
N *
N * Function:      i32CCR_ClearInterruptSingle
N *
N * Purpose:       Clear single interrupt
N *
N * Inputs:        eInterrupt     Interrupt type
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_ClearInterruptSingle(ccr_interrupts_e eInterrupt);
N
N/****************************************************************************
N *
N * Function:      eCCR_GetCurrentDeviceMode
N *
N * Purpose:       Read current device mode
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: Device mode
N *
N * Limitations:
N *
N ***************************************************************************/
Nccr_device_mode_e eCCR_GetCurrentDeviceMode(void);
N
N/****************************************************************************
N *
N * Function:      vCCR_ConfigureSSCG
N *
N * Purpose:       Configure the SSCG and start it with new settings
N *
N * Inputs:        pstSSCGConfig    Pointer to SSCG-configuration
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_ConfigureSSCG(ccr_sscg_congig_st * pstSSCGConfig);
N
N/****************************************************************************
N *
N * Function:      vCCR_SetWDTAlarmType
N *
N * Purpose:       Configure WDT alarm type
N *
N * Inputs:        eAlarmType    WDT alarm type
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_SetWDTAlarmType(ccr_wdt_alarm_type_e eAlarmType);
N
N/****************************************************************************
N *
N * Function:      vCCR_EnableBitErrorInjectionInRAM
N *
N * Purpose:       Enable or disable error injection in Back-up RAM
N *
N * Inputs:        eEn    Enable or disable
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_EnableBitErrorInjectionInRAM(ccr_enable_e eEn);
N
N/****************************************************************************
N *
N * Function:      vCCR_SetPositionOfBitErrorInjectionInRAM
N *
N * Purpose:       Set bit positions to be injected in Back-up RAM
N *
N * Inputs:        u8FirstPosition     first position
N *                u8SecondPosition    second position
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_SetPositionOfBitErrorInjectionInRAM(uint8_t u8FirstPosition, uint8_t u8SecondPosition);
N
N/****************************************************************************
N *
N * Function:      vCCR_SetCANMode
N *
N * Purpose:       Set CAN mode
N *
N * Inputs:        eCANMode     CAN mode
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_SetCANMode(ccr_can_mode_e eCANMode);
N
N/****************************************************************************
N *
N * Function:      vCCR_SetECCMode
N *
N * Purpose:       Set ECC mode
N *
N * Inputs:        eECCMode     ECC mode
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_SetECCMode(ccr_ecc_mode_e eECCMode);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetTBIODirection
N *
N * Purpose:       Set TBIO port direction
N *
N * Inputs:        eTBIOChannel     TBIO channel
N *                eDirection       Pin direction
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetTBIODirection(ccr_tbio_channel_e eTBIOChannel, ccr_tbio_direction_e eDirection);
N
N/****************************************************************************
N *
N * Function:      vCCR_SetInputForComplexTimer4
N *
N * Purpose:       Set signal for Complex Timer 4
N *
N * Inputs:        eSource     Source for timer
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_SetInputForComplexTimer4(ccr_tbin_source_ctimer4_e eSource);
N
N/****************************************************************************
N *
N * Function:      vCCR_SetInputForComplexTimer5
N *
N * Purpose:       Set signal for Complex Timer 5
N *
N * Inputs:        eSource     Source for timer
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_SetInputForComplexTimer5(ccr_tbin_source_ctimer5_e eSource);
N
N/****************************************************************************
N *
N * Function:      vCCR_EnableGDC0Interface
N *
N * Purpose:       Enable/disable GDC0 interface
N *
N * Inputs:        eEn     Enable or disable
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_EnableGDC0Interface(ccr_enable_e eEn);
N
N/****************************************************************************
N *
N * Function:      vCCR_EnableGDC1Interface
N *
N * Purpose:       Enable/disable GDC1 interface
N *
N * Inputs:        eEn     Enable or disable
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_EnableGDC1Interface(ccr_enable_e eEn);
N
N/****************************************************************************
N *
N * Function:      vCCR_EnableGDCPanelInterface
N *
N * Purpose:       Enable/disable GDC panel interface
N *
N * Inputs:        eEn     Enable or disable
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_EnableGDCPanelInterface(ccr_enable_e eEn);
N
N/****************************************************************************
N *
N * Function:      vCCR_SetGDCSynchronisation
N *
N * Purpose:       Set synchronisation type between GDC0 and GDC1
N *
N * Inputs:        eGDCSync     GDC synchronisation type
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_SetGDCSynchronisation(ccr_gdc_sync_e eGDCSync);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetNORAddressMask
N *
N * Purpose:       Set NOR-interface address mask
N *
N * Inputs:        eChannel          NOR-channel
N *                u16AddressMask    Address maks
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetNORAddressMask(ccr_nor_channel_e eChannel, uint16_t u16AddressMask);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetNORAddressMatch
N *
N * Purpose:       Set NOR-interface address match
N *
N * Inputs:        eChannel          NOR-channel
N *                u16AddressMask    Address match
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetNORAddressMatch(ccr_nor_channel_e eChannel, uint16_t u16AddressMatch);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetNANDAddressMask
N *
N * Purpose:       Set NAND-interface address mask
N *
N * Inputs:        eChannel          NAND-channel
N *                u16AddressMask    Address maks
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetNANDAddressMask(ccr_nand_channel_e eChannel, uint16_t u16AddressMask);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetNANDAddressMatch
N *
N * Purpose:       Set NAND-interface address match
N *
N * Inputs:        eChannel          NAND-channel
N *                u16AddressMask    Address match
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetNANDAddressMatch(ccr_nand_channel_e eChannel, uint16_t u16AddressMatch);
N
N/****************************************************************************
N *
N * Function:      vCCR_SetNORChipSelect
N *
N * Purpose:       Set NAND-interface address mask & address match as a word
N *                for channel 0 and 1
N *
N * Inputs:        u32Value:   value
N *
N * Outputs:       none
N *
N * Return Values: none
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid  vCCR_SetNORChipSelect(uint32_t u32Value);
N
N/****************************************************************************
N *
N * Function:      vCCR_SetNANDChipSelect
N *
N * Purpose:       Set NOR-interface address mask & address match as a word
N *                for channel 0 and 1
N *
N * Inputs:        u32Value:  value
N *
N * Outputs:       none
N *
N * Return Values: none
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid  vCCR_SetNANDChipSelect(uint32_t u32Value);
N
N/****************************************************************************
N *
N * Function:      i32CCR_EnableSRAMBitErrorInspection
N *
N * Purpose:       Enable or disable SRAM bit error inspection
N *
N * Inputs:        eChannel    SRAM-channel
N *                eEn         Enable or disable
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_EnableSRAMBitErrorInspection(ccr_sram_channel_e eChannel, ccr_enable_e eEn);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetSRAMBitErrorInspectionConfiguration
N *
N * Purpose:       Set SRAM bit error inspection configuration
N *
N * Inputs:        eChannel    SRAM-channel
N *                pstConfig   Pointer to configuration
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetSRAMBitErrorInspectionConfiguration(ccr_sram_channel_e eChannel, ccr_sram_bit_error_insp_config_st * pstConfig);
N
N/****************************************************************************
N *
N * Function:      vCCR_ClearWDTAlarm
N *
N * Purpose:       Clear WDT alarm bit
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_ClearWDTAlarm(void);
N
N/****************************************************************************
N *
N * Function:      vCCR_ClearErrorIrgFlagOfBackupRAM
N *
N * Purpose:       Clear error IRQ flag of Back-up RAM
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_ClearErrorIrgFlagOfBackupRAM(void);
N
N/****************************************************************************
N *
N * Function:      vCCR_ClearWarningIrgFlagOfBackupRAM
N *
N * Purpose:       Clear warning IRQ flag of Back-up RAM
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_ClearWarningIrgFlagOfBackupRAM(void);
N
N/****************************************************************************
N *
N * Function:      i32CCR_ClearErrorIrgFlagOfSRAM
N *
N * Purpose:       Clear error IRQ flag of SRAM
N *
N * Inputs:        eChannel    SRAM-channel
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_ClearErrorIrgFlagOfSRAM(ccr_sram_channel_e eChannel);
N
N/****************************************************************************
N *
N * Function:      i32CCR_ClearWarningIrgFlagOfSRAM
N *
N * Purpose:       Clear warning IRQ flag of SRAM
N *
N * Inputs:        eChannel    SRAM-channel
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_ClearWarningIrgFlagOfSRAM(ccr_sram_channel_e eChannel);
N
N/****************************************************************************
N *
N * Function:      i32CCR_IssueSynchronPulseToCTimer
N *
N * Purpose:       Issue synchronous pulse to complex timer 0 to 5 or  to 9
N *
N * Inputs:        eComplexTimer    Complex timers
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_IssueSynchronPulseToCTimer(ccr_complex_timer_e eComplexTimer);
N
N/****************************************************************************
N *
N * Function:      eCCR_GetWDTAlarmStatusBit
N *
N * Purpose:       Get WDT alarm status bit
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: Enable or disable
N *
N * Limitations:
N *
N ***************************************************************************/
Nccr_enable_e eCCR_GetWDTAlarmStatusBit(void);
N
N/****************************************************************************
N *
N * Function:      eCCR_GetIRQErrorFlafForBackupRAM
N *
N * Purpose:       Get IRQ flag for error condition for Back-up RAM
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: Enable or disable
N *
N * Limitations:
N *
N ***************************************************************************/
Nccr_enable_e eCCR_GetIRQErrorFlafForBackupRAM(void);
N
N/****************************************************************************
N *
N * Function:      eCCR_GetIRQWarningFlafForBackupRAM
N *
N * Purpose:       Get IRQ flag for warning condition for Back-up RAM
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: Enable or disable
N *
N * Limitations:
N *
N ***************************************************************************/
Nccr_enable_e eCCR_GetIRQWarningFlafForBackupRAM(void);
N
N/****************************************************************************
N *
N * Function:      u8CCR_GetPosOfBitErrorInBackupRAM
N *
N * Purpose:       Get position of bit error for Back-up RAM
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: Enable or disable
N *
N * Limitations:
N *
N ***************************************************************************/
Nuint8_t u8CCR_GetPosOfBitErrorInBackupRAM(void);
N
N/****************************************************************************
N *
N * Function:      eCCR_GetLastCheckResultForBackupRAM
N *
N * Purpose:       Get last check result for Back-up RAM
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: Enable or disable
N *
N * Limitations:
N *
N ***************************************************************************/
Nccr_enable_e eCCR_GetLastCheckResultForBackupRAM(void);
N
N/****************************************************************************
N *
N * Function:      eCCR_GetDebuggerCR4PowerDownRequestStatus
N *
N * Purpose:       Get status of debugger CR4 power down request
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: Status
N *
N * Limitations:
N *
N ***************************************************************************/
Nccr_enable_e eCCR_GetDebuggerCR4PowerDownRequestStatus(void);
N
N/****************************************************************************
N *
N * Function:      i32CCR_GetSRAMIrgErrorCondition
N *
N * Purpose:       Get IRQ flag error condition for SRAM
N *
N * Inputs:        eChannel    SRAM-channel
N *                peEn        Pointer to bit result
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_GetSRAMIrgErrorCondition(ccr_sram_channel_e eChannel, ccr_enable_e * peEn);
N
N/****************************************************************************
N *
N * Function:      i32CCR_GetSRAMIrgWarningCondition
N *
N * Purpose:       Get IRQ flag warning condition for SRAM
N *
N * Inputs:        eChannel    SRAM-channel
N *                peEn        Pointer to bit result
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_GetSRAMIrgWarningCondition(ccr_sram_channel_e eChannel, ccr_enable_e * peEn);
N
N/****************************************************************************
N *
N * Function:      i32CCR_GetSRAMPositionOfBitError
N *
N * Purpose:       Get position of bit error for SRAM
N *
N * Inputs:        eChannel      SRAM-channel
N *                pu8Position   Pointer to position
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_GetSRAMPositionOfBitError(ccr_sram_channel_e eChannel, uint8_t * pu8Position);
N
N/****************************************************************************
N *
N * Function:      i32CCR_GetSRAMLastCheckResult
N *
N * Purpose:       Get last check result for SRAM
N *
N * Inputs:        eChannel    SRAM-channel
N *                peEn        Pointer to bit result
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_GetSRAMLastCheckResult(ccr_sram_channel_e eChannel, ccr_enable_e * peEn);
N
N/****************************************************************************
N *
N * Function:      eCCR_GetDeviceVersion
N *
N * Purpose:       Read device version
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: device version
N *
N * Limitations:
N *
N ***************************************************************************/
Nccr_device_version_e eCCR_GetDeviceVersion(void);
N
N/****************************************************************************
N *
N * Function:      eCCR_GetSIPFlashSize
N *
N * Purpose:       Read size of SIP flash
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: SIP flash size
N *
N * Limitations:
N *
N ***************************************************************************/
Nccr_SIPflash_size_e eCCR_GetSIPFlashSize(void);
N
N/****************************************************************************
N *
N * Function:      eCCR_GeCR4DebugStatus
N *
N * Purpose:       Provides information about the availability of the debug port.
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: CCR_DISABLE - Debug Port DISABLED
N *                CCR_ENABLE  - Debug Port ENABLED
N *
N * Limitations:
N *
N ***************************************************************************/
Nccr_enable_e eCCR_GeCR4DebugStatus(void);
N
N/****************************************************************************
N *
N * Function:      i32CCR_EnableR4DebugPort
N *
N * Purpose:       Enable or disable debug port of processors
N *
N * Inputs:        eProcessorType     Processor type
N *                eEn                Enable or disable
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_EnableR4DebugPort(ccr_processor_device_e eProcessorType, ccr_enable_e eEn);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetVRegCurrentTrim
N *
N * Purpose:       Set voltage regulator current trim value
N *
N * Inputs:        eValue     voltage regulator current trim value
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetVRegCurrentTrim(ccr_vreg_current_trim_e eValue);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetVRegRefVoltageTrim
N *
N * Purpose:       Set voltage regulator reference voltage trim value
N *
N * Inputs:        eValue     voltage regulator reference voltage trim value
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetVRegRefVoltageTrim(ccr_vreg_ref_voltage_trim_e eValue);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetVRegTemperatureTrim
N *
N * Purpose:       Set voltage regulator temperature trim value
N *
N * Inputs:        eValue     voltage regulator temperature trim value
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetVRegTemperatureTrim(ccr_vreg_temperature_trim_e eValue);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetOscAdjustment
N *
N * Purpose:       Set oscillator adjustment value
N *
N * Inputs:        eValue     oscillator adjustment value
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetOscAdjustment(ccr_osc_adjustment_e eValue);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetThresholdPowerGoodSensing
N *
N * Purpose:       Set threshold for power good sensing
N *
N * Inputs:        eValue     threshold for power good sensing
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetThresholdPowerGoodSensing(ccr_threshold_power_good_sensing_e eValue);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetAlarmComparatorThreshold
N *
N * Purpose:       Set alarm comparator threshold for Alarm 0 or 1
N *
N * Inputs:        eAlarmNo :  alarm comparator 0 or 1
N *                u8Value     alarm comparator threshold setting (0..31)
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetAlarmComparatorThreshold(ccr_alarm_no_e eAlarmNo, uint8_t u8Value);
N
N/****************************************************************************
N *
N * Function:      vCCR_EnableAlarm
N *
N * Purpose:       Enables/Disables CCR alarm comparator
N *
N * Inputs:        eAlarmNo :  alarm comparator 0 or 1
N *                eEn      :  enable/disbale alarm
N *
N * Outputs:       none
N *
N * Return Values: none
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_EnableAlarm(ccr_alarm_no_e eAlarmNo, ccr_enable_e eEn);
N
N/****************************************************************************
N *
N * Function:      i32CCR_EnableClockSupervisor
N *
N * Purpose:       Enable/disable clock supervisor
N *
N * Inputs:        eClocks    clock type
N *                eEN        enable or disable
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_EnableClockSupervisor(ccr_clocks_e eClocks, ccr_enable_e eEn);
N
N/****************************************************************************
N *
N * Function:      vCCR_EnableOSC10MClockSupervisorOutputResetFunction
N *
N * Purpose:       Enable/disable OSC10M clock supervisor output reset function
N *
N * Inputs:        eEN     enable or disable
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_EnableOSC10MClockSupervisorOutputResetFunction(ccr_enable_e eEn);
N
N/****************************************************************************
N *
N * Function:      vCCR_EnableOSC32KHz
N *
N * Purpose:       Enable/disable OSC32KHz
N *
N * Inputs:        eEN     enable or disable
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_EnableOSC32KHz(ccr_enable_e eEn);
N
N/****************************************************************************
N *
N * Function:      vCCR_ConfigureSmcIOLevel
N *
N * Purpose:       Set SMC IO level
N *
N * Inputs:        eLevel     SMC IO level
N *
N * Outputs:       none
N *
N * Return Values: void
N *
N * Limitations:
N *
N ***************************************************************************/
Nvoid vCCR_ConfigureSmcIOLevel(ccr_smc_io_level_e eLevel);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetClockStabilizationCompareValue
N *
N * Purpose:       Set Clock Stabilization Compare Value
N *
N * Inputs:        eClocks    clock type
N *                u8Value    clock stabilization compare value
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetClockStabilizationCompareValue(ccr_clocks_e eClocks, uint8_t u8Value);
N
N/****************************************************************************
N *
N * Function:      u16CCR_getBootOptions
N *
N * Purpose:       Read boot options
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: Boot options
N *
N * Limitations:
N *
N ***************************************************************************/
Nuint16_t u16CCR_GetBootOptions(void);
N
N/****************************************************************************
N *
N * Function:      u32CCR_GetSystemIntStatusAll
N *
N * Purpose:       Read interrupt status of all interrupts
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: Interrupt status of all interrupts
N *
N * Limitations:
N *
N ***************************************************************************/
Nuint32_t u32CCR_GetSystemIntStatusAll(void);
N
N/****************************************************************************
N *
N * Function:      eCCR_GetSystemIntStatusSingle
N *
N * Purpose:       Read interrupt status of a singe interrupt
N *
N * Inputs:        eInt    Interrupt
N *
N * Outputs:       none
N *
N * Return Values: enabled or disabled
N *
N * Limitations:
N *
N ***************************************************************************/
Nccr_enable_e eCCR_GetSystemIntStatusSingle(ccr_system_interrupt_e eInt);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetClockStabilizationCompareValue
N *
N * Purpose:       Clear interrupt status of a single interrupt
N *
N * Inputs:        eInt    Interrupt
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_ClearSystemIntStatusSingle(ccr_system_interrupt_e eInt);
N
N/****************************************************************************
N *
N * Function:      i32CCR_EnableECCInterrupt
N *
N * Purpose:       Enable ECC interrupt
N *
N * Inputs:        eEccType      ECC type
N *                eEccIntType   ECC inte3rrupt type
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_EnableECCInterrupt(ccr_ecc_e eEccType, ccr_ecc_interrupt_type_e eEccIntType);
N
N/****************************************************************************
N *
N * Function:      u8CCR_GetDeviceModesAll
N *
N * Purpose:       Read all device modes
N *
N * Inputs:        void
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nuint8_t u8CCR_GetDeviceModesAll(void);
N
N/****************************************************************************
N *
N * Function:      eCCR_GetDeviceModesSingle
N *
N * Purpose:       read single device mode
N *
N * Inputs:        eMode      Device mode
N *
N * Outputs:       none
N *
N * Return Values: enabled or disabled
N *
N * Limitations:
N *
N ***************************************************************************/
Nccr_enable_e eCCR_GetDeviceModesSingle(ccr_modes_e eMode);
N
N/****************************************************************************
N *
N * Function:      i32CCR_EnableWakeupSource
N *
N * Purpose:       Enable or disable wakeup source
N *
N * Inputs:        eSource    wakeup source
N *                eEn        enable or disable
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_EnableWakeupSource(ccr_wakeup_source_e eSource, ccr_enable_e eEn);
N
N/****************************************************************************
N *
N * Function:      i32CCR_SetWakeupAttribute
N *
N * Purpose:       Set wakeup attribute
N *
N * Inputs:        eSource       wakeup source
N *                eAttribute    wakeup attribute
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_SetWakeupAttribute(ccr_wakeup_source_e eSource, ccr_wakeup_attribute_e eAttribute);
N
N/****************************************************************************
N *
N * Function:      u16CCR_GetWakeupSourceInterruptAll
N *
N * Purpose:       Read all wakeup source interrupts
N *
N * Inputs:        eSource       wakeup source
N *
N * Outputs:       none
N *
N * Return Values: wakeup source interrupt status vector
N *
N * Limitations:
N *
N ***************************************************************************/
Nuint16_t u16CCR_GetWakeupSourceInterruptAll(ccr_wakeup_source_e eSource);
N
N/****************************************************************************
N *
N * Function:      eCCR_GetWakeupSourceInterruptSingle
N *
N * Purpose:       Read single wakeup source interrupts
N *
N * Inputs:        eSource       wakeup source
N *
N * Outputs:       none
N *
N * Return Values: enabled or disabled
N *
N * Limitations:
N *
N ***************************************************************************/
Nccr_enable_e eCCR_GetWakeupSourceInterruptSingle(ccr_wakeup_source_e eSource);
N
N/****************************************************************************
N *
N * Function:      i32CCR_ClearWakeupInterruptSource
N *
N * Purpose:       Clear wakeup interrupt source
N *
N * Inputs:        eSource       wakeup source
N *
N * Outputs:       none
N *
N * Return Values: C_SUCCESS on success
N *                C_FAILED on ivalid parameter range
N *
N * Limitations:
N *
N ***************************************************************************/
Nint32_t i32CCR_ClearWakeupInterruptSource(ccr_wakeup_source_e eSource);
N
N/****************************************************************************/
N
N
N#endif /* CCR_LLDD_H */
N
N/****************************************************************************/
N
N
N/***********************  BEGIN of DISCLAIMER   *****************************
N
N- TOSHIBA is continually working to improve the quality and reliability of
N  its products.
N  Nevertheless, semiconductor devices in general can malfunction or fail
N  due to their inherent electrical sensitivity and vulnerability to physical
N  stress. It is the responsibility of the buyer, when utilizing TOSHIBA
N  products, to comply with the standards of safety in making a safe design
N  for the entire system, and to avoid situations in which a malfunction or
N  failure of such TOSHIBA products could cause loss of human life,
N  bodily injury or damage to property.
N
N  In developing your designs, please ensure that TOSHIBA products are used
N  within specified operating ranges as set forth in the most recent TOSHIBA
N  products specifications. Also, please keep in mind the precautions and
N  conditions set forth in the Handling Guide for Semiconductor Devices, or
N  TOSHIBA Semiconductor Reliability Handbook etc..
N
N- The Toshiba products listed in this document are intended for usage in
N  general electronics applications (computer, personal equipment,
N  office equipment, measuring equipment,industrial robotics, domestic
N  appliances, etc.). These Toshiba products are neither intended nor
N  warranted for usage in equipment that requires extraordinarily high quality
N  and/or reliability or a malfunction or failure of which may cause loss
N  of human life or bodily injury (Unintended Usage).
N  Unintended Usage include atomic energy control instruments, airplane or
N  spaceship instruments, transportation instruments, traffic signal
N  instruments, combustion control instruments, medical instruments,
N  all types of safety devices, etc..
N  Unintended Usage of Toshiba products listed in this document shall be made
N  at the customers own risk.
N
N- Toshiba assumes no liability for any damage or losses (including but not
N  limited to, loss of business profit,business interruption, loss of business
N  information,and other pecuniary losses) occurring from the use of,
N  or inability to use, this product.
N
N- The products described in this document are subject to the foreign exchange
N  and foreign trade laws.
N
N- The products described in this document contain components made in the
N  United States and subject to export control of the U.S. authorities.
N  Diversion contrary to the U.S. law is prohibited.
N
N- The information contained herein is presented only as a guide for the
N  applications of our products.
N  No responsibility is assumed by TOSHIBA CORPORATION for any infringements
N  of intellectual property or other rights of the third parties which may
N  result from its use.
N  No license is granted by implication or otherwise under any intellectual
N  property or other rights of TOSHIBA CORPORATION or others.
N
N- The information contained herein is subject to change without notice.
N
N****************************  END of DISCLAIMER ****************************/
N
L 27 "..\..\..\..\hldd\inc\qspi.h" 2
N
N/*********************************************/
N
N/**********************************************
N*                 Constants                   *
N**********************************************/
N#define QSPI_WIP      0x1
N#define QSPI_WE       0x80
N#define SIZE_64KB     0x10000
N#define SIZE_256B     0x100
N#define MASK_64KB     0xFFFF0000
N
N/*********************************************/
N
N/**********************************************
N*                    Macros                   *
N**********************************************/
N
N/*********************************************/
N
N/**********************************************
N*               Enumerations                  *
N**********************************************/
N/* qspi devices */
Ntypedef enum qspi_dev_type_e
N{
N    DEV_MX25L3235E            =  1,   /* QSPI Device Type Micronix  - MX25L3235E */
N    DEV_MX25L6435E            =  2,   /* QSPI Device Type Micronix  - MX25L6435E */
N    DEV_MX25L12835F           =  3,   /* QSPI Device Type Micronix  - MX25L12835F */
N    DEV_MX66L51239F_3BYTE_ADR =  4,   /* QSPI Device Type Micronix  - MX66L51239F 3 Byte Addressing */
N    DEV_MX66L51239F_4BYTE_ADR =  5,   /* QSPI Device Type Micronix  - MX66L51239F 4 Byte Addressing */
N    DEV_N25Q064A              =  6,   /* QSPI Device Type Micron    - DEV_N25Q064A new */
N    DEV_N25Q512A_3BYTE_ADR    =  7,   /* QSPI Device Type Micron    - DEV_N25Q512A 3 Byte Addressing */
N    DEV_N25Q512A_4BYTE_ADR    =  8,   /* QSPI Device Type Micron    - DEV_N25Q512A 4 Byte Addressing */
N    DEV_S25FL032P             =  9,   /* QSPI Device Type Spansion  - S25FL032P */
N    DEV_S25FL064P             = 10,   /* QSPI Device Type Spansion  - S25FL064P */
N    DEV_S25FL127P             = 11,   /* QSPI Device Type Spansion  - S25FL127P */
N    DEV_S25FL116KIF01         = 12,   /* QSPI Device Type Spansion  - DEV_S25FL116KIF01 */
N    DEV_S25FL132KIF01         = 13,   /* QSPI Device Type Spansion  - DEV_S25FL132KIF01 */
N    DEV_S25FL164KIF01         = 14,   /* QSPI Device Type Spansion  - DEV_S25FL164KIF01 */
N    DEV_W25Q32B               = 15,   /* QSPI Device Type Winbond   - W25Q32B */
N    DEV_W25Q64C               = 16,   /* QSPI Device Type Winbond   - W25Q64C */
N    DEV_W25Q256F_3BYTE_ADR    = 17,   /* QSPI Device Type Winbond   - W25Q256F 3 Byte Addressing */
N    DEV_W25Q256F_4BYTE_ADR    = 18,   /* QSPI Device Type Winbond   - W25Q256F 4 Byte Addressing */
N    DEV_INTERNAL_32MBIT       = 19,   /* Internal QSPI (MX25L3235E) - 32MBit */
N    DEV_INTERNAL_64MBIT       = 20,   /* Internal QSPI (MX25L6435E) - 64MBit */
N    DEV_TYPE_INVALID          = 21    /* Device Invalid */
N} qspi_dev_type_e;
N
N/*********************************************/
N
N/**********************************************
N*                 Structures                  *
N**********************************************/
N
N/*********************************************/
N
N/**********************************************
N*            Forward declarations             *
N**********************************************/
N
N/*********************************************/
N
N/**********************************************
N*        Exported function prototypes         *
N**********************************************/
N
N/****************************************************************************
N *
N * Function:      vAssignQSPISettings
N *
N * Purpose:       assign settings dependant on
N *
N * Inputs:        u32QSPI_DeviceType   QSPI device selection (0 uses config in qspi_settings.h)
N *                u16BaseAddress       physical base address
N *
N * Outputs:       peClocFreq           pointer to clock frequence
N *                peModulationType     pointer to clock modulation type
N *                pstDirectConfig      pointer to direct interface configuration
N *                pstProgConfig        pointer to program interface configuration
N *
N * Return Values: C_SUCCESS/C_FAILED (parameter error)
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32AssignQSPISettings(qspi_dev_type_e eQSPI_DeviceType, uint16_t u16BaseAddress,
N                              ccr_clk_freq_e * peClocFreq, ccr_modulated_clk_e * peModulationType,
N                              qspic_directconfig_st * pstDirectConfig, qspic_prgconfig_st * pstProgConfig);
N
N/****************************************************************************
N *
N * Function:      i32ClearFlash
N *
N * Purpose:       clears flash sector by sector
N *
N * Inputs:        eController       flash controller no.
N *                eDevice           device no.
N *                u32SpiPhysAddr    addr [23:0] of phys. SPI flash device
N *                u32SectorCount    number of sectors to be erased
N *
N * Outputs:       none
N *
N * Return Values: C_FAILED or C_SUCCESS
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32ClearFlash(qspic_cntrl_e eController, qspic_dev_e eDevice, uint32_t u32SpiPhysAddr, uint32_t u32SectorCount);
N
N/****************************************************************************
N *
N * Function:      i32WriteToFlashWOE
N *
N * Purpose:       Perform program of Flash without erase
N *
N * Inputs:        eController       flash controller no.
N *                eDevice           device no.
N *                u32SpiPhysAddr    addr [23:0] of phys. SPI flash device
N *                u32DataCount      number of bytes to be written
N *                pu8Data           pointer to data buffer
N *
N * Outputs:       none
N *
N * Return Values: C_FAILED or C_SUCCESS
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32WriteToFlashWOE(qspic_cntrl_e eController, qspic_dev_e eDevice, uint32_t u32SpiPhysAddr, uint32_t u32DataCount, uint8_t* const pu8Data);
N
N/****************************************************************************
N *
N * Function:      i32WriteToFlashWE
N *
N * Purpose:       Perform program of Flash with erase
N *
N * Inputs:        eController       flash controller no.
N *                eDevice           device no.
N *                u32SpiPhysAddr    addr [23:0] of phys. SPI flash device
N *                u32DataCount      number of bytes to be written
N *                pu8Data           pointer to data buffer
N *
N * Outputs:       none
N *
N * Return Values: C_FAILED or C_SUCCESS
N *
N * Limitations:   none
N *
N ***************************************************************************/
Nint32_t i32WriteToFlashWE(qspic_cntrl_e eController, qspic_dev_e eDevice, uint32_t u32SpiPhysAddr, uint32_t u32DataCount, uint8_t* const pu8Data);
N
N
N#endif /* _QSPI_H */
N
N
N/************************* BEGIN of DISCLAIMER   *****************************
N
N- TOSHIBA is continually working to improve the quality and reliability of its
N  products. Nevertheless, semiconductor devices in general can malfunction or
N  fail due to their inherent electrical sensitivity and vulnerability to
N  physical stress. It is the responsibility of the buyer, when utilizing
N  TOSHIBA products, to comply with the standards of safety in making a safe
N  design for the entire system, and to avoid situations in which a malfunction
N  or failure of such TOSHIBA products could cause loss of human life, bodily
N  injury or damage to property.
N
N  In developing your designs, please ensure that TOSHIBA products are used
N  within specified operating ranges as set forth in the most recent TOSHIBA
N  products specifications. Also, please keep in mind the precautions and
N  conditions set forth in the ?Handling Guide for Semiconductor Devices,?
N  or ?TOSHIBA Semiconductor Reliability Handbook? etc..
N
N- The Toshiba products listed in this document are intended for usage in
N general electronics applications (computer, personal equipment, office
N  equipment, measuring equipment, industrial robotics, domestic appliances,
N  etc.). These Toshiba products are neither intended nor warranted for usage
N  in equipment that requires extraordinarily high quality and/or reliability
N  or a malfunction or failure of which may cause loss of human life or bodily
N  injury (?Unintended Usage?). Unintended Usage include atomic energy control
N  instruments, airplane or spaceship instruments, transportation instruments,
N  traffic signal instruments, combustion control instruments, medical
N  instruments, all types of safety devices, etc..
N  Unintended Usage of Toshiba products listed in this document shall be made
N  at the customer?s own risk.
N
N- Toshiba assumes no liability for any damage or losses (including but not
N  limited to, loss of business profit, business interruption, loss of business
N  information, and other pecuniary losses) occurring from the use of, or
N  inability to use, this product.
N
N- The products described in this document are subject to the foreign exchange
N  and foreign trade laws.
N
N- The products described in this document contain components made in the
N  United States and subject to export control of the U.S. authorities.
N  Diversion contrary to the U.S. law is prohibited.
N
N- The information contained herein is presented only as a guide for the
N  applications of our products. No responsibility is assumed by TOSHIBA
N  CORPORATION for any infringements of intellectual property or other rights
N  of the third parties which may result from its use. No license is granted by
N  implication or otherwise under any intellectual property or other rights
N  of TOSHIBA CORPORATION or others.
N
N- The information contained herein is subject to change without notice.
N
N****************************  END of DISCLAIMER *****************************/
N
L 23 "..\..\..\..\hldd\src\qspi.c" 2
N#include "qspic_io.h"
L 1 "..\..\..\..\lldd\hdr\qspic_io.h" 1
N
N/*##########################################################################    
N/  AUTOMATICALLY GENERATED FROM A REG_XML-FILE 
N/  Module                       : QSPIC 
N/  Date of creation (y-m-d:time): 2015-01-20+01:00  :  09:50:23.19+01:00
N/  Excel2XML Tool ver.          : XLS2XML Converter 2.6.2
N/  Stylesheet  ver              : $Revision: 1.25 $ 
N/  Excel Sheet ver.             : v1.21
N/  Excel Sheet date             : 2015-Jan-12
N/  Excel Sheet author           : ALN
N/##########################################################################*/
N
N/****************************************************************************
N*   This software is copyright protected. All rights reserved
N*   Toshiba Electronics Europe GmbH,
N*   European LSI Design and Engineering Centre (ELDEC)
N*****************************************************************************
N*   DESCRIPTION : QSPI low level driver io-header file
N*****************************************************************************
N*   PLATFORM    : TMPR46xXBG-300
N*   PROJECT     :
N*   MODULE      : QSPI
N*   LIBRARIES   : None
N*****************************************************************************
N*   VERSION     : $Revision: 1.25 $ 
N*   DATE        : $Date: 2015/05/04 09:07:16 $
N*   TAG         : $Name: LLDD_1_6 $
N*   RELEASE     : Preliminary and Confidential
N*****************************************************************************/
N
N
N#ifndef QSPICIO_H
N#define QSPICIO_H
N
N/**********************************************
N*                Include files                *
N**********************************************/
N/* Following include file(s) needed for proper operation: */
N#include "captypes.h"   /* Core specific primitive type definitions */
N
N/*********************************************/
N
N/**********************************************
N*                 Constants                   *
N**********************************************/
N#define LLDD_QSPIC_IO_H_REVISION     "$Revision: 1.25 $"
N#define LLDD_QSPIC_IO_H_TAG          "$Name: LLDD_1_6 $"
N
N/* disable following Misra errors for io files */
N#if defined(__GHS__) || defined(__ghs__)
X#if 0L || 0L
S  #pragma ghs nowarning 1840   /* Rule 5.7   [A] : No reuse of identifiers  */
S  #pragma ghs nowarning 230    /* Rule 6.4   [R] : Bitfields can only have `unsigned int' or `signed int' types */
S  #pragma ghs nowarning 1829   /* Rule 19.10 [R] : 	In function-like macro definition, wrap each parameter reference in parentheses */
N#endif
N
N/****************************************************************************
N*                          CONTROLER SELECTION MACROS
N*             (Please use these macros to select module instances)
N*****************************************************************************/
Ntypedef enum tag_qspic_cntrl_def_e
N{
N  QSPIC_CNTRL_0__ = 0,
N  QSPIC_CNTRL_1__ = 0xAF8000,
N  QSPIC_CNTRL_2__ = 0x1000 
N} qspic_cntrl_def_e; 
N
N/****************************************************************************   
N*                                                                               
N*       REGISTER: QSPIC_FlshMemMap0                                
N*       SIZE    : 32-bits                        
N*       ADDRESS : 0xC0109000                             
N*       ACCESS  : 8, 16, 32, BIT-level                       
N*                                                                               
N*****************************************************************************/
N/* Assign Register address: */
N#define QSPIC_FlshMemMap0_REG__       0xC0109000U
N     
N/************************       STRUCTURES        ***************************/
N         
N        
N/* BIT View */
Ntypedef struct{
N  uint32_t   RE	:1; 	 /* 0..0  bit(s) R/W */
N  uint32_t   RSRVD1	:1; 	 /* 1..1  bit(s) R */
N  uint32_t   FDEN	:4; 	 /* 2..5  bit(s) R/W */
N  uint32_t   RSRVD6	:10; 	 /* 6..15  bit(s) R */ 
N  uint32_t   FBA	:16; 	 /* 16..31  bit(s) R/W */                    
N} QSPIC_FlshMemMap0_bit_view_st;
N        
N
N/* BYTE View */
Ntypedef struct{      
N  uint8_t u8LL;      
N  uint8_t u8LH;      
N  uint8_t u8HL;      
N  uint8_t u8HH;      
N} QSPIC_FlshMemMap0_byte_view_st;
N            
N/* HALFWORD View */
Ntypedef struct{      
N  uint16_t u16L;     
N  uint16_t u16H;     
N} QSPIC_FlshMemMap0_halfword_view_st;
N            
N/* WORD View */
Ntypedef uint32_t u32QSPIC_FlshMemMap0_word_view;
N                 
N
N
N/************************     ACCESS POINTERS     ****************************/
N        
N/* Pointer to BIT-struct */
N#define pst_bitQSPIC_FlshMemMap0(ctrlr)     ((volatile QSPIC_FlshMemMap0_bit_view_st *)\
N(QSPIC_FlshMemMap0_REG__  + ((int32_t)(ctrlr))))
X#define pst_bitQSPIC_FlshMemMap0(ctrlr)     ((volatile QSPIC_FlshMemMap0_bit_view_st *)(QSPIC_FlshMemMap0_REG__  + ((int32_t)(ctrlr))))
N        
N/* Pointer to BYTE-struct  */
N#define pst_u8QSPIC_FlshMemMap0(ctrlr)     ((volatile QSPIC_FlshMemMap0_byte_view_st *)\
N(QSPIC_FlshMemMap0_REG__  + ((int32_t)(ctrlr))))
X#define pst_u8QSPIC_FlshMemMap0(ctrlr)     ((volatile QSPIC_FlshMemMap0_byte_view_st *)(QSPIC_FlshMemMap0_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to HALFWORD-struct */
N#define pst_u16QSPIC_FlshMemMap0(ctrlr)     ((volatile QSPIC_FlshMemMap0_halfword_view_st *)\
N(QSPIC_FlshMemMap0_REG__  + ((int32_t)(ctrlr))))
X#define pst_u16QSPIC_FlshMemMap0(ctrlr)     ((volatile QSPIC_FlshMemMap0_halfword_view_st *)(QSPIC_FlshMemMap0_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to WORD  */ 
N#define pu32QSPIC_FlshMemMap0(ctrlr)     ((volatile u32QSPIC_FlshMemMap0_word_view *)\
N(QSPIC_FlshMemMap0_REG__  + ((int32_t)(ctrlr))))
X#define pu32QSPIC_FlshMemMap0(ctrlr)     ((volatile u32QSPIC_FlshMemMap0_word_view *)(QSPIC_FlshMemMap0_REG__  + ((int32_t)(ctrlr))))
N                 
N
N/************************ REGISTER ACCESS MACROS ****************************/
N            
N/* ACCESS MACROS - ATTENTION: REGISTER SHADOW TECHNIQUE MIGHT BE APPLIED */
N/* Bit-struct access */
N#define biGetQSPIC_FlshMemMap0_RE(ctrlr) (pst_bitQSPIC_FlshMemMap0(ctrlr) -> RE)
N#define vSetQSPIC_FlshMemMap0_RE(ctrlr,ParValue)  (pst_bitQSPIC_FlshMemMap0(ctrlr) -> RE=(ParValue))            
N#define biGetQSPIC_FlshMemMap0_RSRVD1(ctrlr) (pst_bitQSPIC_FlshMemMap0(ctrlr) -> RSRVD1)
N#define biGetQSPIC_FlshMemMap0_FDEN(ctrlr) (pst_bitQSPIC_FlshMemMap0(ctrlr) -> FDEN)
N#define vSetQSPIC_FlshMemMap0_FDEN(ctrlr,ParValue)  (pst_bitQSPIC_FlshMemMap0(ctrlr) -> FDEN=(ParValue))            
N#define biGetQSPIC_FlshMemMap0_RSRVD6(ctrlr) (pst_bitQSPIC_FlshMemMap0(ctrlr) -> RSRVD6)
N#define biGetQSPIC_FlshMemMap0_FBA(ctrlr) (pst_bitQSPIC_FlshMemMap0(ctrlr) -> FBA)
N#define vSetQSPIC_FlshMemMap0_FBA(ctrlr,ParValue)  (pst_bitQSPIC_FlshMemMap0(ctrlr) -> FBA=(ParValue))
N            
N/* LL-struct byte access */
N#define vSetQSPIC_FlshMemMap0LL(ctrlr,ParValue) (pst_u8QSPIC_FlshMemMap0(ctrlr) -> u8LL = (ParValue))
N#define u8GetQSPIC_FlshMemMap0LL(ctrlr) (pst_u8QSPIC_FlshMemMap0(ctrlr) -> u8LL)
N/* LH-struct byte access */
N#define vSetQSPIC_FlshMemMap0LH(ctrlr,ParValue) (pst_u8QSPIC_FlshMemMap0(ctrlr) -> u8LH = (ParValue))
N#define u8GetQSPIC_FlshMemMap0LH(ctrlr) (pst_u8QSPIC_FlshMemMap0(ctrlr) -> u8LH)
N/* HL-struct byte access */
N#define vSetQSPIC_FlshMemMap0HL(ctrlr,ParValue) (pst_u8QSPIC_FlshMemMap0(ctrlr) -> u8HL = (ParValue))
N#define u8GetQSPIC_FlshMemMap0HL(ctrlr) (pst_u8QSPIC_FlshMemMap0(ctrlr) -> u8HL)
N/* HH-struct byte access */
N#define vSetQSPIC_FlshMemMap0HH(ctrlr,ParValue) (pst_u8QSPIC_FlshMemMap0(ctrlr) -> u8HH = (ParValue))
N#define u8GetQSPIC_FlshMemMap0HH(ctrlr) (pst_u8QSPIC_FlshMemMap0(ctrlr) -> u8HH)
N            
N            
N/* Half-word struct access */ 
N#define vSetQSPIC_FlshMemMap0L(ctrlr,ParValue) (pst_u16QSPIC_FlshMemMap0(ctrlr) -> u16L = (ParValue))
N#define u16GetQSPIC_FlshMemMap0L(ctrlr) (pst_u16QSPIC_FlshMemMap0(ctrlr) -> u16L)
N#define vSetQSPIC_FlshMemMap0H(ctrlr,ParValue) (pst_u16QSPIC_FlshMemMap0(ctrlr) -> u16H = (ParValue))
N#define u16GetQSPIC_FlshMemMap0H(ctrlr) (pst_u16QSPIC_FlshMemMap0(ctrlr) -> u16H)
N            
N/* Word access */
N#define vSetQSPIC_FlshMemMap0(ctrlr,ParValue)  (*pu32QSPIC_FlshMemMap0(ctrlr) = (ParValue))
N#define u32GetQSPIC_FlshMemMap0(ctrlr)  (*pu32QSPIC_FlshMemMap0(ctrlr) )
N                 
N    
N/****************************************************************************   
N*                                                                               
N*       REGISTER: QSPIC_FlshMemMap1                                
N*       SIZE    : 32-bits                        
N*       ADDRESS : 0xC0109004                             
N*       ACCESS  : 8, 16, 32, BIT-level                       
N*                                                                               
N*****************************************************************************/
N/* Assign Register address: */
N#define QSPIC_FlshMemMap1_REG__       0xC0109004U
N     
N/************************       STRUCTURES        ***************************/
N         
N        
N/* BIT View */
Ntypedef struct{
N  uint32_t   RE	:1; 	 /* 0..0  bit(s) R/W */
N  uint32_t   RSRVD1	:1; 	 /* 1..1  bit(s) R */
N  uint32_t   FDEN	:4; 	 /* 2..5  bit(s) R/W */
N  uint32_t   RSRVD6	:10; 	 /* 6..15  bit(s) R */ 
N  uint32_t   FBA	:16; 	 /* 16..31  bit(s) R/W */                    
N} QSPIC_FlshMemMap1_bit_view_st;
N        
N
N/* BYTE View */
Ntypedef struct{      
N  uint8_t u8LL;      
N  uint8_t u8LH;      
N  uint8_t u8HL;      
N  uint8_t u8HH;      
N} QSPIC_FlshMemMap1_byte_view_st;
N            
N/* HALFWORD View */
Ntypedef struct{      
N  uint16_t u16L;     
N  uint16_t u16H;     
N} QSPIC_FlshMemMap1_halfword_view_st;
N            
N/* WORD View */
Ntypedef uint32_t u32QSPIC_FlshMemMap1_word_view;
N                 
N
N
N/************************     ACCESS POINTERS     ****************************/
N        
N/* Pointer to BIT-struct */
N#define pst_bitQSPIC_FlshMemMap1(ctrlr)     ((volatile QSPIC_FlshMemMap1_bit_view_st *)\
N(QSPIC_FlshMemMap1_REG__  + ((int32_t)(ctrlr))))
X#define pst_bitQSPIC_FlshMemMap1(ctrlr)     ((volatile QSPIC_FlshMemMap1_bit_view_st *)(QSPIC_FlshMemMap1_REG__  + ((int32_t)(ctrlr))))
N        
N/* Pointer to BYTE-struct  */
N#define pst_u8QSPIC_FlshMemMap1(ctrlr)     ((volatile QSPIC_FlshMemMap1_byte_view_st *)\
N(QSPIC_FlshMemMap1_REG__  + ((int32_t)(ctrlr))))
X#define pst_u8QSPIC_FlshMemMap1(ctrlr)     ((volatile QSPIC_FlshMemMap1_byte_view_st *)(QSPIC_FlshMemMap1_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to HALFWORD-struct */
N#define pst_u16QSPIC_FlshMemMap1(ctrlr)     ((volatile QSPIC_FlshMemMap1_halfword_view_st *)\
N(QSPIC_FlshMemMap1_REG__  + ((int32_t)(ctrlr))))
X#define pst_u16QSPIC_FlshMemMap1(ctrlr)     ((volatile QSPIC_FlshMemMap1_halfword_view_st *)(QSPIC_FlshMemMap1_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to WORD  */ 
N#define pu32QSPIC_FlshMemMap1(ctrlr)     ((volatile u32QSPIC_FlshMemMap1_word_view *)\
N(QSPIC_FlshMemMap1_REG__  + ((int32_t)(ctrlr))))
X#define pu32QSPIC_FlshMemMap1(ctrlr)     ((volatile u32QSPIC_FlshMemMap1_word_view *)(QSPIC_FlshMemMap1_REG__  + ((int32_t)(ctrlr))))
N                 
N
N/************************ REGISTER ACCESS MACROS ****************************/
N            
N/* ACCESS MACROS - ATTENTION: REGISTER SHADOW TECHNIQUE MIGHT BE APPLIED */
N/* Bit-struct access */
N#define biGetQSPIC_FlshMemMap1_RE(ctrlr) (pst_bitQSPIC_FlshMemMap1(ctrlr) -> RE)
N#define vSetQSPIC_FlshMemMap1_RE(ctrlr,ParValue)  (pst_bitQSPIC_FlshMemMap1(ctrlr) -> RE=(ParValue))            
N#define biGetQSPIC_FlshMemMap1_RSRVD1(ctrlr) (pst_bitQSPIC_FlshMemMap1(ctrlr) -> RSRVD1)
N#define biGetQSPIC_FlshMemMap1_FDEN(ctrlr) (pst_bitQSPIC_FlshMemMap1(ctrlr) -> FDEN)
N#define vSetQSPIC_FlshMemMap1_FDEN(ctrlr,ParValue)  (pst_bitQSPIC_FlshMemMap1(ctrlr) -> FDEN=(ParValue))            
N#define biGetQSPIC_FlshMemMap1_RSRVD6(ctrlr) (pst_bitQSPIC_FlshMemMap1(ctrlr) -> RSRVD6)
N#define biGetQSPIC_FlshMemMap1_FBA(ctrlr) (pst_bitQSPIC_FlshMemMap1(ctrlr) -> FBA)
N#define vSetQSPIC_FlshMemMap1_FBA(ctrlr,ParValue)  (pst_bitQSPIC_FlshMemMap1(ctrlr) -> FBA=(ParValue))
N            
N/* LL-struct byte access */
N#define vSetQSPIC_FlshMemMap1LL(ctrlr,ParValue) (pst_u8QSPIC_FlshMemMap1(ctrlr) -> u8LL = (ParValue))
N#define u8GetQSPIC_FlshMemMap1LL(ctrlr) (pst_u8QSPIC_FlshMemMap1(ctrlr) -> u8LL)
N/* LH-struct byte access */
N#define vSetQSPIC_FlshMemMap1LH(ctrlr,ParValue) (pst_u8QSPIC_FlshMemMap1(ctrlr) -> u8LH = (ParValue))
N#define u8GetQSPIC_FlshMemMap1LH(ctrlr) (pst_u8QSPIC_FlshMemMap1(ctrlr) -> u8LH)
N/* HL-struct byte access */
N#define vSetQSPIC_FlshMemMap1HL(ctrlr,ParValue) (pst_u8QSPIC_FlshMemMap1(ctrlr) -> u8HL = (ParValue))
N#define u8GetQSPIC_FlshMemMap1HL(ctrlr) (pst_u8QSPIC_FlshMemMap1(ctrlr) -> u8HL)
N/* HH-struct byte access */
N#define vSetQSPIC_FlshMemMap1HH(ctrlr,ParValue) (pst_u8QSPIC_FlshMemMap1(ctrlr) -> u8HH = (ParValue))
N#define u8GetQSPIC_FlshMemMap1HH(ctrlr) (pst_u8QSPIC_FlshMemMap1(ctrlr) -> u8HH)
N            
N            
N/* Half-word struct access */ 
N#define vSetQSPIC_FlshMemMap1L(ctrlr,ParValue) (pst_u16QSPIC_FlshMemMap1(ctrlr) -> u16L = (ParValue))
N#define u16GetQSPIC_FlshMemMap1L(ctrlr) (pst_u16QSPIC_FlshMemMap1(ctrlr) -> u16L)
N#define vSetQSPIC_FlshMemMap1H(ctrlr,ParValue) (pst_u16QSPIC_FlshMemMap1(ctrlr) -> u16H = (ParValue))
N#define u16GetQSPIC_FlshMemMap1H(ctrlr) (pst_u16QSPIC_FlshMemMap1(ctrlr) -> u16H)
N            
N/* Word access */
N#define vSetQSPIC_FlshMemMap1(ctrlr,ParValue)  (*pu32QSPIC_FlshMemMap1(ctrlr) = (ParValue))
N#define u32GetQSPIC_FlshMemMap1(ctrlr)  (*pu32QSPIC_FlshMemMap1(ctrlr) )
N                 
N    
N/****************************************************************************   
N*                                                                               
N*       REGISTER: QSPIC_DirAccCtrl0                                
N*       SIZE    : 32-bits                        
N*       ADDRESS : 0xC0109008                             
N*       ACCESS  : 8, 16, 32, BIT-level                       
N*                                                                               
N*****************************************************************************/
N/* Assign Register address: */
N#define QSPIC_DirAccCtrl0_REG__       0xC0109008U
N     
N/************************       STRUCTURES        ***************************/
N         
N        
N/* BIT View */
Ntypedef struct{
N  uint32_t   SMOD	:2; 	 /* 0..1  bit(s) R */
N  uint32_t   RSRVD2	:2; 	 /* 2..3  bit(s) R */
N  uint32_t   SDCE	:2; 	 /* 4..5  bit(s) R/W */
N  uint32_t   PollWIP	:1; 	 /* 6..6  bit(s) R/W */
N  uint32_t   RSRVD7	:1; 	 /* 7..7  bit(s) R */
N  uint32_t   SCSD	:8; 	 /* 8..15  bit(s) R/W */
N  uint32_t   RSRVD16	:5; 	 /* 16..20  bit(s) R */ 
N  uint32_t   RSRVD21	:11; 	 /* 21..31  bit(s) R */
N} QSPIC_DirAccCtrl0_bit_view_st;
N        
N
N/* BYTE View */
Ntypedef struct{      
N  uint8_t u8LL;      
N  uint8_t u8LH;      
N  uint8_t u8HL;      
N  uint8_t u8HH;      
N} QSPIC_DirAccCtrl0_byte_view_st;
N            
N/* HALFWORD View */
Ntypedef struct{      
N  uint16_t u16L;     
N  uint16_t u16H;     
N} QSPIC_DirAccCtrl0_halfword_view_st;
N            
N/* WORD View */
Ntypedef uint32_t u32QSPIC_DirAccCtrl0_word_view;
N                 
N
N
N/************************     ACCESS POINTERS     ****************************/
N        
N/* Pointer to BIT-struct */
N#define pst_bitQSPIC_DirAccCtrl0(ctrlr)     ((volatile QSPIC_DirAccCtrl0_bit_view_st *)\
N(QSPIC_DirAccCtrl0_REG__  + ((int32_t)(ctrlr))))
X#define pst_bitQSPIC_DirAccCtrl0(ctrlr)     ((volatile QSPIC_DirAccCtrl0_bit_view_st *)(QSPIC_DirAccCtrl0_REG__  + ((int32_t)(ctrlr))))
N        
N/* Pointer to BYTE-struct  */
N#define pst_u8QSPIC_DirAccCtrl0(ctrlr)     ((volatile QSPIC_DirAccCtrl0_byte_view_st *)\
N(QSPIC_DirAccCtrl0_REG__  + ((int32_t)(ctrlr))))
X#define pst_u8QSPIC_DirAccCtrl0(ctrlr)     ((volatile QSPIC_DirAccCtrl0_byte_view_st *)(QSPIC_DirAccCtrl0_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to HALFWORD-struct */
N#define pst_u16QSPIC_DirAccCtrl0(ctrlr)     ((volatile QSPIC_DirAccCtrl0_halfword_view_st *)\
N(QSPIC_DirAccCtrl0_REG__  + ((int32_t)(ctrlr))))
X#define pst_u16QSPIC_DirAccCtrl0(ctrlr)     ((volatile QSPIC_DirAccCtrl0_halfword_view_st *)(QSPIC_DirAccCtrl0_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to WORD  */ 
N#define pu32QSPIC_DirAccCtrl0(ctrlr)     ((volatile u32QSPIC_DirAccCtrl0_word_view *)\
N(QSPIC_DirAccCtrl0_REG__  + ((int32_t)(ctrlr))))
X#define pu32QSPIC_DirAccCtrl0(ctrlr)     ((volatile u32QSPIC_DirAccCtrl0_word_view *)(QSPIC_DirAccCtrl0_REG__  + ((int32_t)(ctrlr))))
N                 
N
N/************************ REGISTER ACCESS MACROS ****************************/
N            
N/* ACCESS MACROS - ATTENTION: REGISTER SHADOW TECHNIQUE MIGHT BE APPLIED */
N/* Bit-struct access */            
N#define biGetQSPIC_DirAccCtrl0_SMOD(ctrlr) (pst_bitQSPIC_DirAccCtrl0(ctrlr) -> SMOD)            
N#define biGetQSPIC_DirAccCtrl0_RSRVD2(ctrlr) (pst_bitQSPIC_DirAccCtrl0(ctrlr) -> RSRVD2)
N#define biGetQSPIC_DirAccCtrl0_SDCE(ctrlr) (pst_bitQSPIC_DirAccCtrl0(ctrlr) -> SDCE)
N#define vSetQSPIC_DirAccCtrl0_SDCE(ctrlr,ParValue)  (pst_bitQSPIC_DirAccCtrl0(ctrlr) -> SDCE=(ParValue))
N#define biGetQSPIC_DirAccCtrl0_PollWIP(ctrlr) (pst_bitQSPIC_DirAccCtrl0(ctrlr) -> PollWIP)
N#define vSetQSPIC_DirAccCtrl0_PollWIP(ctrlr,ParValue)  (pst_bitQSPIC_DirAccCtrl0(ctrlr) -> PollWIP=(ParValue))            
N#define biGetQSPIC_DirAccCtrl0_RSRVD7(ctrlr) (pst_bitQSPIC_DirAccCtrl0(ctrlr) -> RSRVD7)
N#define biGetQSPIC_DirAccCtrl0_SCSD(ctrlr) (pst_bitQSPIC_DirAccCtrl0(ctrlr) -> SCSD)
N#define vSetQSPIC_DirAccCtrl0_SCSD(ctrlr,ParValue)  (pst_bitQSPIC_DirAccCtrl0(ctrlr) -> SCSD=(ParValue))            
N#define biGetQSPIC_DirAccCtrl0_RSRVD16(ctrlr) (pst_bitQSPIC_DirAccCtrl0(ctrlr) -> RSRVD16)            
N#define biGetQSPIC_DirAccCtrl0_RSRVD21(ctrlr) (pst_bitQSPIC_DirAccCtrl0(ctrlr) -> RSRVD21)
N            
N/* LL-struct byte access */
N#define vSetQSPIC_DirAccCtrl0LL(ctrlr,ParValue) (pst_u8QSPIC_DirAccCtrl0(ctrlr) -> u8LL = (ParValue))
N#define u8GetQSPIC_DirAccCtrl0LL(ctrlr) (pst_u8QSPIC_DirAccCtrl0(ctrlr) -> u8LL)
N/* LH-struct byte access */
N#define vSetQSPIC_DirAccCtrl0LH(ctrlr,ParValue) (pst_u8QSPIC_DirAccCtrl0(ctrlr) -> u8LH = (ParValue))
N#define u8GetQSPIC_DirAccCtrl0LH(ctrlr) (pst_u8QSPIC_DirAccCtrl0(ctrlr) -> u8LH)
N/* HL-struct byte access */
N#define vSetQSPIC_DirAccCtrl0HL(ctrlr,ParValue) (pst_u8QSPIC_DirAccCtrl0(ctrlr) -> u8HL = (ParValue))
N#define u8GetQSPIC_DirAccCtrl0HL(ctrlr) (pst_u8QSPIC_DirAccCtrl0(ctrlr) -> u8HL)
N/* HH-struct byte access */
N#define vSetQSPIC_DirAccCtrl0HH(ctrlr,ParValue) (pst_u8QSPIC_DirAccCtrl0(ctrlr) -> u8HH = (ParValue))
N#define u8GetQSPIC_DirAccCtrl0HH(ctrlr) (pst_u8QSPIC_DirAccCtrl0(ctrlr) -> u8HH)
N            
N            
N/* Half-word struct access */ 
N#define vSetQSPIC_DirAccCtrl0L(ctrlr,ParValue) (pst_u16QSPIC_DirAccCtrl0(ctrlr) -> u16L = (ParValue))
N#define u16GetQSPIC_DirAccCtrl0L(ctrlr) (pst_u16QSPIC_DirAccCtrl0(ctrlr) -> u16L)
N#define vSetQSPIC_DirAccCtrl0H(ctrlr,ParValue) (pst_u16QSPIC_DirAccCtrl0(ctrlr) -> u16H = (ParValue))
N#define u16GetQSPIC_DirAccCtrl0H(ctrlr) (pst_u16QSPIC_DirAccCtrl0(ctrlr) -> u16H)
N            
N/* Word access */
N#define vSetQSPIC_DirAccCtrl0(ctrlr,ParValue)  (*pu32QSPIC_DirAccCtrl0(ctrlr) = (ParValue))
N#define u32GetQSPIC_DirAccCtrl0(ctrlr)  (*pu32QSPIC_DirAccCtrl0(ctrlr) )                 
N
N    
N/****************************************************************************   
N*                                                                               
N*       REGISTER: QSPIC_DirAccCtrl1                                
N*       SIZE    : 32-bits                        
N*       ADDRESS : 0xC010900C                             
N*       ACCESS  : 8, 16, 32, BIT-level                       
N*                                                                               
N*****************************************************************************/
N/* Assign Register address: */
N#define QSPIC_DirAccCtrl1_REG__       0xC010900CU
N     
N/************************       STRUCTURES        ***************************/
N         
N        
N/* BIT View */
Ntypedef struct{
N  uint32_t   SMOD	:2; 	 /* 0..1  bit(s) R */
N  uint32_t   RSRVD2	:2; 	 /* 2..3  bit(s) R */
N  uint32_t   SDCE	:2; 	 /* 4..5  bit(s) R/W */
N  uint32_t   PollWIP	:1; 	 /* 6..6  bit(s) R/W */
N  uint32_t   RSRVD7	:1; 	 /* 7..7  bit(s) R */
N  uint32_t   SCSD	:8; 	 /* 8..15  bit(s) R/W */
N  uint32_t   RSRVD16	:5; 	 /* 16..20  bit(s) R */ 
N  uint32_t   RSRVD21	:11; 	 /* 21..31  bit(s) R */                                        
N} QSPIC_DirAccCtrl1_bit_view_st;
N        
N
N/* BYTE View */
Ntypedef struct{      
N  uint8_t u8LL;      
N  uint8_t u8LH;      
N  uint8_t u8HL;      
N  uint8_t u8HH;      
N} QSPIC_DirAccCtrl1_byte_view_st;
N            
N/* HALFWORD View */
Ntypedef struct{      
N  uint16_t u16L;     
N  uint16_t u16H;     
N} QSPIC_DirAccCtrl1_halfword_view_st;
N            
N/* WORD View */
Ntypedef uint32_t u32QSPIC_DirAccCtrl1_word_view;
N                 
N
N
N/************************     ACCESS POINTERS     ****************************/
N        
N/* Pointer to BIT-struct */
N#define pst_bitQSPIC_DirAccCtrl1(ctrlr)     ((volatile QSPIC_DirAccCtrl1_bit_view_st *)\
N(QSPIC_DirAccCtrl1_REG__  + ((int32_t)(ctrlr))))
X#define pst_bitQSPIC_DirAccCtrl1(ctrlr)     ((volatile QSPIC_DirAccCtrl1_bit_view_st *)(QSPIC_DirAccCtrl1_REG__  + ((int32_t)(ctrlr))))
N        
N/* Pointer to BYTE-struct  */
N#define pst_u8QSPIC_DirAccCtrl1(ctrlr)     ((volatile QSPIC_DirAccCtrl1_byte_view_st *)\
N(QSPIC_DirAccCtrl1_REG__  + ((int32_t)(ctrlr))))
X#define pst_u8QSPIC_DirAccCtrl1(ctrlr)     ((volatile QSPIC_DirAccCtrl1_byte_view_st *)(QSPIC_DirAccCtrl1_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to HALFWORD-struct */
N#define pst_u16QSPIC_DirAccCtrl1(ctrlr)     ((volatile QSPIC_DirAccCtrl1_halfword_view_st *)\
N(QSPIC_DirAccCtrl1_REG__  + ((int32_t)(ctrlr))))
X#define pst_u16QSPIC_DirAccCtrl1(ctrlr)     ((volatile QSPIC_DirAccCtrl1_halfword_view_st *)(QSPIC_DirAccCtrl1_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to WORD  */ 
N#define pu32QSPIC_DirAccCtrl1(ctrlr)     ((volatile u32QSPIC_DirAccCtrl1_word_view *)\
N(QSPIC_DirAccCtrl1_REG__  + ((int32_t)(ctrlr))))
X#define pu32QSPIC_DirAccCtrl1(ctrlr)     ((volatile u32QSPIC_DirAccCtrl1_word_view *)(QSPIC_DirAccCtrl1_REG__  + ((int32_t)(ctrlr))))
N                 
N
N/************************ REGISTER ACCESS MACROS ****************************/
N            
N/* ACCESS MACROS - ATTENTION: REGISTER SHADOW TECHNIQUE MIGHT BE APPLIED */
N/* Bit-struct access */            
N#define biGetQSPIC_DirAccCtrl1_SMOD(ctrlr) (pst_bitQSPIC_DirAccCtrl1(ctrlr) -> SMOD)            
N#define biGetQSPIC_DirAccCtrl1_RSRVD2(ctrlr) (pst_bitQSPIC_DirAccCtrl1(ctrlr) -> RSRVD2)
N#define biGetQSPIC_DirAccCtrl1_SDCE(ctrlr) (pst_bitQSPIC_DirAccCtrl1(ctrlr) -> SDCE)
N#define vSetQSPIC_DirAccCtrl1_SDCE(ctrlr,ParValue)  (pst_bitQSPIC_DirAccCtrl1(ctrlr) -> SDCE=(ParValue))
N#define biGetQSPIC_DirAccCtrl1_PollWIP(ctrlr) (pst_bitQSPIC_DirAccCtrl1(ctrlr) -> PollWIP)
N#define vSetQSPIC_DirAccCtrl1_PollWIP(ctrlr,ParValue)  (pst_bitQSPIC_DirAccCtrl1(ctrlr) -> PollWIP=(ParValue))            
N#define biGetQSPIC_DirAccCtrl1_RSRVD7(ctrlr) (pst_bitQSPIC_DirAccCtrl1(ctrlr) -> RSRVD7)
N#define biGetQSPIC_DirAccCtrl1_SCSD(ctrlr) (pst_bitQSPIC_DirAccCtrl1(ctrlr) -> SCSD)
N#define vSetQSPIC_DirAccCtrl1_SCSD(ctrlr,ParValue)  (pst_bitQSPIC_DirAccCtrl1(ctrlr) -> SCSD=(ParValue))            
N#define biGetQSPIC_DirAccCtrl1_RSRVD16(ctrlr) (pst_bitQSPIC_DirAccCtrl1(ctrlr) -> RSRVD16)            
N#define biGetQSPIC_DirAccCtrl1_RSRVD21(ctrlr) (pst_bitQSPIC_DirAccCtrl1(ctrlr) -> RSRVD21)
N            
N/* LL-struct byte access */
N#define vSetQSPIC_DirAccCtrl1LL(ctrlr,ParValue) (pst_u8QSPIC_DirAccCtrl1(ctrlr) -> u8LL = (ParValue))
N#define u8GetQSPIC_DirAccCtrl1LL(ctrlr) (pst_u8QSPIC_DirAccCtrl1(ctrlr) -> u8LL)
N/* LH-struct byte access */
N#define vSetQSPIC_DirAccCtrl1LH(ctrlr,ParValue) (pst_u8QSPIC_DirAccCtrl1(ctrlr) -> u8LH = (ParValue))
N#define u8GetQSPIC_DirAccCtrl1LH(ctrlr) (pst_u8QSPIC_DirAccCtrl1(ctrlr) -> u8LH)
N/* HL-struct byte access */
N#define vSetQSPIC_DirAccCtrl1HL(ctrlr,ParValue) (pst_u8QSPIC_DirAccCtrl1(ctrlr) -> u8HL = (ParValue))
N#define u8GetQSPIC_DirAccCtrl1HL(ctrlr) (pst_u8QSPIC_DirAccCtrl1(ctrlr) -> u8HL)
N/* HH-struct byte access */
N#define vSetQSPIC_DirAccCtrl1HH(ctrlr,ParValue) (pst_u8QSPIC_DirAccCtrl1(ctrlr) -> u8HH = (ParValue))
N#define u8GetQSPIC_DirAccCtrl1HH(ctrlr) (pst_u8QSPIC_DirAccCtrl1(ctrlr) -> u8HH)
N            
N            
N/* Half-word struct access */ 
N#define vSetQSPIC_DirAccCtrl1L(ctrlr,ParValue) (pst_u16QSPIC_DirAccCtrl1(ctrlr) -> u16L = (ParValue))
N#define u16GetQSPIC_DirAccCtrl1L(ctrlr) (pst_u16QSPIC_DirAccCtrl1(ctrlr) -> u16L)
N#define vSetQSPIC_DirAccCtrl1H(ctrlr,ParValue) (pst_u16QSPIC_DirAccCtrl1(ctrlr) -> u16H = (ParValue))
N#define u16GetQSPIC_DirAccCtrl1H(ctrlr) (pst_u16QSPIC_DirAccCtrl1(ctrlr) -> u16H)
N            
N/* Word access */
N#define vSetQSPIC_DirAccCtrl1(ctrlr,ParValue)  (*pu32QSPIC_DirAccCtrl1(ctrlr) = (ParValue))
N#define u32GetQSPIC_DirAccCtrl1(ctrlr)  (*pu32QSPIC_DirAccCtrl1(ctrlr) )
N                 
N    
N/****************************************************************************   
N*                                                                               
N*       REGISTER: QSPIC_DirRdCtrl0                                
N*       SIZE    : 32-bits                        
N*       ADDRESS : 0xC0109010                             
N*       ACCESS  : 8, 16, 32, BIT-level                       
N*                                                                               
N*****************************************************************************/
N/* Assign Register address: */
N#define QSPIC_DirRdCtrl0_REG__       0xC0109010U
N     
N/************************       STRUCTURES        ***************************/
N         
N        
N/* BIT View */
Ntypedef struct{
N  uint32_t   SpiCmdIOCtrl	:2; 	 /* 0..1  bit(s) R */
N  uint32_t   SpiAdrIOCtrl	:2; 	 /* 2..3  bit(s) R/W */
N  uint32_t   SpiDmyIOCtrl	:2; 	 /* 4..5  bit(s) R/W */
N  uint32_t   SpiDatIOCtrl	:2; 	 /* 6..7  bit(s) R/W */
N  uint32_t   RSRVD8	:3; 	 /* 8..10  bit(s) R */
N  uint32_t   SpiAddrByteCnt	:1; 	 /* 11..11  bit(s) R/W */
N  uint32_t   SpiDmyByteCnt	:4; 	 /* 12..15  bit(s) R/W */
N  uint32_t   RSRVD16	:8; 	 /* 16..23  bit(s) R */ 
N  uint32_t   SpiRdCmdOp	:8; 	 /* 24..31  bit(s) R/W */                                        
N} QSPIC_DirRdCtrl0_bit_view_st;
N        
N
N/* BYTE View */
Ntypedef struct{      
N  uint8_t u8LL;      
N  uint8_t u8LH;      
N  uint8_t u8HL;      
N  uint8_t u8HH;      
N} QSPIC_DirRdCtrl0_byte_view_st;
N            
N/* HALFWORD View */
Ntypedef struct{      
N  uint16_t u16L;     
N  uint16_t u16H;     
N} QSPIC_DirRdCtrl0_halfword_view_st;
N            
N/* WORD View */
Ntypedef uint32_t u32QSPIC_DirRdCtrl0_word_view;
N                 
N
N
N/************************     ACCESS POINTERS     ****************************/
N        
N/* Pointer to BIT-struct */
N#define pst_bitQSPIC_DirRdCtrl0(ctrlr)     ((volatile QSPIC_DirRdCtrl0_bit_view_st *)\
N(QSPIC_DirRdCtrl0_REG__  + ((int32_t)(ctrlr))))
X#define pst_bitQSPIC_DirRdCtrl0(ctrlr)     ((volatile QSPIC_DirRdCtrl0_bit_view_st *)(QSPIC_DirRdCtrl0_REG__  + ((int32_t)(ctrlr))))
N        
N/* Pointer to BYTE-struct  */
N#define pst_u8QSPIC_DirRdCtrl0(ctrlr)     ((volatile QSPIC_DirRdCtrl0_byte_view_st *)\
N(QSPIC_DirRdCtrl0_REG__  + ((int32_t)(ctrlr))))
X#define pst_u8QSPIC_DirRdCtrl0(ctrlr)     ((volatile QSPIC_DirRdCtrl0_byte_view_st *)(QSPIC_DirRdCtrl0_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to HALFWORD-struct */
N#define pst_u16QSPIC_DirRdCtrl0(ctrlr)     ((volatile QSPIC_DirRdCtrl0_halfword_view_st *)\
N(QSPIC_DirRdCtrl0_REG__  + ((int32_t)(ctrlr))))
X#define pst_u16QSPIC_DirRdCtrl0(ctrlr)     ((volatile QSPIC_DirRdCtrl0_halfword_view_st *)(QSPIC_DirRdCtrl0_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to WORD  */ 
N#define pu32QSPIC_DirRdCtrl0(ctrlr)     ((volatile u32QSPIC_DirRdCtrl0_word_view *)\
N(QSPIC_DirRdCtrl0_REG__  + ((int32_t)(ctrlr))))
X#define pu32QSPIC_DirRdCtrl0(ctrlr)     ((volatile u32QSPIC_DirRdCtrl0_word_view *)(QSPIC_DirRdCtrl0_REG__  + ((int32_t)(ctrlr))))
N                 
N
N/************************ REGISTER ACCESS MACROS ****************************/
N            
N/* ACCESS MACROS - ATTENTION: REGISTER SHADOW TECHNIQUE MIGHT BE APPLIED */
N/* Bit-struct access */            
N#define biGetQSPIC_DirRdCtrl0_SpiCmdIOCtrl(ctrlr) (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> SpiCmdIOCtrl)
N#define biGetQSPIC_DirRdCtrl0_SpiAdrIOCtrl(ctrlr) (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> SpiAdrIOCtrl)
N#define vSetQSPIC_DirRdCtrl0_SpiAdrIOCtrl(ctrlr,ParValue)  (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> SpiAdrIOCtrl=(ParValue))
N#define biGetQSPIC_DirRdCtrl0_SpiDmyIOCtrl(ctrlr) (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> SpiDmyIOCtrl)
N#define vSetQSPIC_DirRdCtrl0_SpiDmyIOCtrl(ctrlr,ParValue)  (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> SpiDmyIOCtrl=(ParValue))
N#define biGetQSPIC_DirRdCtrl0_SpiDatIOCtrl(ctrlr) (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> SpiDatIOCtrl)
N#define vSetQSPIC_DirRdCtrl0_SpiDatIOCtrl(ctrlr,ParValue)  (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> SpiDatIOCtrl=(ParValue))            
N#define biGetQSPIC_DirRdCtrl0_RSRVD8(ctrlr) (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> RSRVD8)
N#define biGetQSPIC_DirRdCtrl0_SpiAddrByteCnt(ctrlr) (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> SpiAddrByteCnt)
N#define vSetQSPIC_DirRdCtrl0_SpiAddrByteCnt(ctrlr,ParValue)  (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> SpiAddrByteCnt=(ParValue))
N#define biGetQSPIC_DirRdCtrl0_SpiDmyByteCnt(ctrlr) (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> SpiDmyByteCnt)
N#define vSetQSPIC_DirRdCtrl0_SpiDmyByteCnt(ctrlr,ParValue)  (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> SpiDmyByteCnt=(ParValue))            
N#define biGetQSPIC_DirRdCtrl0_RSRVD16(ctrlr) (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> RSRVD16)
N#define biGetQSPIC_DirRdCtrl0_SpiRdCmdOp(ctrlr) (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> SpiRdCmdOp)
N#define vSetQSPIC_DirRdCtrl0_SpiRdCmdOp(ctrlr,ParValue)  (pst_bitQSPIC_DirRdCtrl0(ctrlr) -> SpiRdCmdOp=(ParValue))
N            
N/* LL-struct byte access */
N#define vSetQSPIC_DirRdCtrl0LL(ctrlr,ParValue) (pst_u8QSPIC_DirRdCtrl0(ctrlr) -> u8LL = (ParValue))
N#define u8GetQSPIC_DirRdCtrl0LL(ctrlr) (pst_u8QSPIC_DirRdCtrl0(ctrlr) -> u8LL)
N/* LH-struct byte access */
N#define vSetQSPIC_DirRdCtrl0LH(ctrlr,ParValue) (pst_u8QSPIC_DirRdCtrl0(ctrlr) -> u8LH = (ParValue))
N#define u8GetQSPIC_DirRdCtrl0LH(ctrlr) (pst_u8QSPIC_DirRdCtrl0(ctrlr) -> u8LH)
N/* HL-struct byte access */
N#define vSetQSPIC_DirRdCtrl0HL(ctrlr,ParValue) (pst_u8QSPIC_DirRdCtrl0(ctrlr) -> u8HL = (ParValue))
N#define u8GetQSPIC_DirRdCtrl0HL(ctrlr) (pst_u8QSPIC_DirRdCtrl0(ctrlr) -> u8HL)
N/* HH-struct byte access */
N#define vSetQSPIC_DirRdCtrl0HH(ctrlr,ParValue) (pst_u8QSPIC_DirRdCtrl0(ctrlr) -> u8HH = (ParValue))
N#define u8GetQSPIC_DirRdCtrl0HH(ctrlr) (pst_u8QSPIC_DirRdCtrl0(ctrlr) -> u8HH)
N            
N            
N/* Half-word struct access */ 
N#define vSetQSPIC_DirRdCtrl0L(ctrlr,ParValue) (pst_u16QSPIC_DirRdCtrl0(ctrlr) -> u16L = (ParValue))
N#define u16GetQSPIC_DirRdCtrl0L(ctrlr) (pst_u16QSPIC_DirRdCtrl0(ctrlr) -> u16L)
N#define vSetQSPIC_DirRdCtrl0H(ctrlr,ParValue) (pst_u16QSPIC_DirRdCtrl0(ctrlr) -> u16H = (ParValue))
N#define u16GetQSPIC_DirRdCtrl0H(ctrlr) (pst_u16QSPIC_DirRdCtrl0(ctrlr) -> u16H)
N            
N/* Word access */
N#define vSetQSPIC_DirRdCtrl0(ctrlr,ParValue)  (*pu32QSPIC_DirRdCtrl0(ctrlr) = (ParValue))
N#define u32GetQSPIC_DirRdCtrl0(ctrlr)  (*pu32QSPIC_DirRdCtrl0(ctrlr) )
N                 
N    
N/****************************************************************************   
N*                                                                               
N*       REGISTER: QSPIC_DirRdCtrl1                                
N*       SIZE    : 32-bits                        
N*       ADDRESS : 0xC0109014                             
N*       ACCESS  : 8, 16, 32, BIT-level                       
N*                                                                               
N*****************************************************************************/
N/* Assign Register address: */
N#define QSPIC_DirRdCtrl1_REG__       0xC0109014U
N     
N/************************       STRUCTURES        ***************************/
N         
N        
N/* BIT View */
Ntypedef struct{
N  uint32_t   SpiCmdIOCtrl	:2; 	 /* 0..1  bit(s) R */
N  uint32_t   SpiAdrIOCtrl	:2; 	 /* 2..3  bit(s) R/W */
N  uint32_t   SpiDmyIOCtrl	:2; 	 /* 4..5  bit(s) R/W */
N  uint32_t   SpiDatIOCtrl	:2; 	 /* 6..7  bit(s) R/W */
N  uint32_t   RSRVD8	:3; 	 /* 8..10  bit(s) R */
N  uint32_t   SpiAddrByteCnt	:1; 	 /* 11..11  bit(s) R/W */
N  uint32_t   SpiDmyByteCnt	:4; 	 /* 12..15  bit(s) R/W */
N  uint32_t   RSRVD16	:8; 	 /* 16..23  bit(s) R */ 
N  uint32_t   SpiRdCmdOp	:8; 	 /* 24..31  bit(s) R/W */ 
N} QSPIC_DirRdCtrl1_bit_view_st;
N        
N
N/* BYTE View */
Ntypedef struct{      
N  uint8_t u8LL;      
N  uint8_t u8LH;      
N  uint8_t u8HL;      
N  uint8_t u8HH;      
N} QSPIC_DirRdCtrl1_byte_view_st;
N            
N/* HALFWORD View */
Ntypedef struct{      
N  uint16_t u16L;     
N  uint16_t u16H;     
N} QSPIC_DirRdCtrl1_halfword_view_st;
N            
N/* WORD View */
Ntypedef uint32_t u32QSPIC_DirRdCtrl1_word_view;
N                 
N
N
N/************************     ACCESS POINTERS     ****************************/
N        
N/* Pointer to BIT-struct */
N#define pst_bitQSPIC_DirRdCtrl1(ctrlr)     ((volatile QSPIC_DirRdCtrl1_bit_view_st *)\
N(QSPIC_DirRdCtrl1_REG__  + ((int32_t)(ctrlr))))
X#define pst_bitQSPIC_DirRdCtrl1(ctrlr)     ((volatile QSPIC_DirRdCtrl1_bit_view_st *)(QSPIC_DirRdCtrl1_REG__  + ((int32_t)(ctrlr))))
N        
N/* Pointer to BYTE-struct  */
N#define pst_u8QSPIC_DirRdCtrl1(ctrlr)     ((volatile QSPIC_DirRdCtrl1_byte_view_st *)\
N(QSPIC_DirRdCtrl1_REG__  + ((int32_t)(ctrlr))))
X#define pst_u8QSPIC_DirRdCtrl1(ctrlr)     ((volatile QSPIC_DirRdCtrl1_byte_view_st *)(QSPIC_DirRdCtrl1_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to HALFWORD-struct */
N#define pst_u16QSPIC_DirRdCtrl1(ctrlr)     ((volatile QSPIC_DirRdCtrl1_halfword_view_st *)\
N(QSPIC_DirRdCtrl1_REG__  + ((int32_t)(ctrlr))))
X#define pst_u16QSPIC_DirRdCtrl1(ctrlr)     ((volatile QSPIC_DirRdCtrl1_halfword_view_st *)(QSPIC_DirRdCtrl1_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to WORD  */ 
N#define pu32QSPIC_DirRdCtrl1(ctrlr)     ((volatile u32QSPIC_DirRdCtrl1_word_view *)\
N(QSPIC_DirRdCtrl1_REG__  + ((int32_t)(ctrlr))))
X#define pu32QSPIC_DirRdCtrl1(ctrlr)     ((volatile u32QSPIC_DirRdCtrl1_word_view *)(QSPIC_DirRdCtrl1_REG__  + ((int32_t)(ctrlr))))
N                 
N
N/************************ REGISTER ACCESS MACROS ****************************/
N            
N/* ACCESS MACROS - ATTENTION: REGISTER SHADOW TECHNIQUE MIGHT BE APPLIED */
N/* Bit-struct access */            
N#define biGetQSPIC_DirRdCtrl1_SpiCmdIOCtrl(ctrlr) (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> SpiCmdIOCtrl)
N#define biGetQSPIC_DirRdCtrl1_SpiAdrIOCtrl(ctrlr) (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> SpiAdrIOCtrl)
N#define vSetQSPIC_DirRdCtrl1_SpiAdrIOCtrl(ctrlr,ParValue)  (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> SpiAdrIOCtrl=(ParValue))
N#define biGetQSPIC_DirRdCtrl1_SpiDmyIOCtrl(ctrlr) (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> SpiDmyIOCtrl)
N#define vSetQSPIC_DirRdCtrl1_SpiDmyIOCtrl(ctrlr,ParValue)  (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> SpiDmyIOCtrl=(ParValue))
N#define biGetQSPIC_DirRdCtrl1_SpiDatIOCtrl(ctrlr) (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> SpiDatIOCtrl)
N#define vSetQSPIC_DirRdCtrl1_SpiDatIOCtrl(ctrlr,ParValue)  (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> SpiDatIOCtrl=(ParValue))            
N#define biGetQSPIC_DirRdCtrl1_RSRVD8(ctrlr) (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> RSRVD8)
N#define biGetQSPIC_DirRdCtrl1_SpiAddrByteCnt(ctrlr) (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> SpiAddrByteCnt)
N#define vSetQSPIC_DirRdCtrl1_SpiAddrByteCnt(ctrlr,ParValue)  (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> SpiAddrByteCnt=(ParValue))
N#define biGetQSPIC_DirRdCtrl1_SpiDmyByteCnt(ctrlr) (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> SpiDmyByteCnt)
N#define vSetQSPIC_DirRdCtrl1_SpiDmyByteCnt(ctrlr,ParValue)  (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> SpiDmyByteCnt=(ParValue))            
N#define biGetQSPIC_DirRdCtrl1_RSRVD16(ctrlr) (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> RSRVD16)
N#define biGetQSPIC_DirRdCtrl1_SpiRdCmdOp(ctrlr) (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> SpiRdCmdOp)
N#define vSetQSPIC_DirRdCtrl1_SpiRdCmdOp(ctrlr,ParValue)  (pst_bitQSPIC_DirRdCtrl1(ctrlr) -> SpiRdCmdOp=(ParValue))
N            
N/* LL-struct byte access */
N#define vSetQSPIC_DirRdCtrl1LL(ctrlr,ParValue) (pst_u8QSPIC_DirRdCtrl1(ctrlr) -> u8LL = (ParValue))
N#define u8GetQSPIC_DirRdCtrl1LL(ctrlr) (pst_u8QSPIC_DirRdCtrl1(ctrlr) -> u8LL)
N/* LH-struct byte access */
N#define vSetQSPIC_DirRdCtrl1LH(ctrlr,ParValue) (pst_u8QSPIC_DirRdCtrl1(ctrlr) -> u8LH = (ParValue))
N#define u8GetQSPIC_DirRdCtrl1LH(ctrlr) (pst_u8QSPIC_DirRdCtrl1(ctrlr) -> u8LH)
N/* HL-struct byte access */
N#define vSetQSPIC_DirRdCtrl1HL(ctrlr,ParValue) (pst_u8QSPIC_DirRdCtrl1(ctrlr) -> u8HL = (ParValue))
N#define u8GetQSPIC_DirRdCtrl1HL(ctrlr) (pst_u8QSPIC_DirRdCtrl1(ctrlr) -> u8HL)
N/* HH-struct byte access */
N#define vSetQSPIC_DirRdCtrl1HH(ctrlr,ParValue) (pst_u8QSPIC_DirRdCtrl1(ctrlr) -> u8HH = (ParValue))
N#define u8GetQSPIC_DirRdCtrl1HH(ctrlr) (pst_u8QSPIC_DirRdCtrl1(ctrlr) -> u8HH)
N            
N            
N/* Half-word struct access */ 
N#define vSetQSPIC_DirRdCtrl1L(ctrlr,ParValue) (pst_u16QSPIC_DirRdCtrl1(ctrlr) -> u16L = (ParValue))
N#define u16GetQSPIC_DirRdCtrl1L(ctrlr) (pst_u16QSPIC_DirRdCtrl1(ctrlr) -> u16L)
N#define vSetQSPIC_DirRdCtrl1H(ctrlr,ParValue) (pst_u16QSPIC_DirRdCtrl1(ctrlr) -> u16H = (ParValue))
N#define u16GetQSPIC_DirRdCtrl1H(ctrlr) (pst_u16QSPIC_DirRdCtrl1(ctrlr) -> u16H)
N            
N/* Word access */
N#define vSetQSPIC_DirRdCtrl1(ctrlr,ParValue)  (*pu32QSPIC_DirRdCtrl1(ctrlr) = (ParValue))
N#define u32GetQSPIC_DirRdCtrl1(ctrlr)  (*pu32QSPIC_DirRdCtrl1(ctrlr) )
N                 
N    
N/****************************************************************************   
N*                                                                               
N*       REGISTER: QSPIC_PrgAccCtrl0                                
N*       SIZE    : 32-bits                        
N*       ADDRESS : 0xC0109400                             
N*       ACCESS  : 8, 16, 32, BIT-level                       
N*                                                                               
N*****************************************************************************/
N/* Assign Register address: */
N#define QSPIC_PrgAccCtrl0_REG__       0xC0109400U
N     
N/************************       STRUCTURES        ***************************/
N         
N        
N/* BIT View */
Ntypedef struct{
N  uint32_t   SMOD	:2; 	 /* 0..1  bit(s) R */
N  uint32_t   RSRVD2	:2; 	 /* 2..3  bit(s) R */
N  uint32_t   SDCE	:2; 	 /* 4..5  bit(s) R/W */
N  uint32_t   RSRVD6	:2; 	 /* 6..7  bit(s) R */
N  uint32_t   SCSD	:8; 	 /* 8..15  bit(s) R/W */
N  uint32_t   RSRVD16	:5; 	 /* 16..20  bit(s) R */ 
N  uint32_t   RSRVD21	:11; 	 /* 21..31  bit(s) R */
N} QSPIC_PrgAccCtrl0_bit_view_st;
N        
N
N/* BYTE View */
Ntypedef struct{      
N  uint8_t u8LL;      
N  uint8_t u8LH;      
N  uint8_t u8HL;      
N  uint8_t u8HH;      
N} QSPIC_PrgAccCtrl0_byte_view_st;
N            
N/* HALFWORD View */
Ntypedef struct{      
N  uint16_t u16L;     
N  uint16_t u16H;     
N} QSPIC_PrgAccCtrl0_halfword_view_st;
N            
N/* WORD View */
Ntypedef uint32_t u32QSPIC_PrgAccCtrl0_word_view;
N                 
N
N
N/************************     ACCESS POINTERS     ****************************/
N        
N/* Pointer to BIT-struct */
N#define pst_bitQSPIC_PrgAccCtrl0(ctrlr)     ((volatile QSPIC_PrgAccCtrl0_bit_view_st *)\
N(QSPIC_PrgAccCtrl0_REG__  + ((int32_t)(ctrlr))))
X#define pst_bitQSPIC_PrgAccCtrl0(ctrlr)     ((volatile QSPIC_PrgAccCtrl0_bit_view_st *)(QSPIC_PrgAccCtrl0_REG__  + ((int32_t)(ctrlr))))
N        
N/* Pointer to BYTE-struct  */
N#define pst_u8QSPIC_PrgAccCtrl0(ctrlr)     ((volatile QSPIC_PrgAccCtrl0_byte_view_st *)\
N(QSPIC_PrgAccCtrl0_REG__  + ((int32_t)(ctrlr))))
X#define pst_u8QSPIC_PrgAccCtrl0(ctrlr)     ((volatile QSPIC_PrgAccCtrl0_byte_view_st *)(QSPIC_PrgAccCtrl0_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to HALFWORD-struct */
N#define pst_u16QSPIC_PrgAccCtrl0(ctrlr)     ((volatile QSPIC_PrgAccCtrl0_halfword_view_st *)\
N(QSPIC_PrgAccCtrl0_REG__  + ((int32_t)(ctrlr))))
X#define pst_u16QSPIC_PrgAccCtrl0(ctrlr)     ((volatile QSPIC_PrgAccCtrl0_halfword_view_st *)(QSPIC_PrgAccCtrl0_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to WORD  */ 
N#define pu32QSPIC_PrgAccCtrl0(ctrlr)     ((volatile u32QSPIC_PrgAccCtrl0_word_view *)\
N(QSPIC_PrgAccCtrl0_REG__  + ((int32_t)(ctrlr))))
X#define pu32QSPIC_PrgAccCtrl0(ctrlr)     ((volatile u32QSPIC_PrgAccCtrl0_word_view *)(QSPIC_PrgAccCtrl0_REG__  + ((int32_t)(ctrlr))))
N                 
N
N/************************ REGISTER ACCESS MACROS ****************************/
N            
N/* ACCESS MACROS - ATTENTION: REGISTER SHADOW TECHNIQUE MIGHT BE APPLIED */
N/* Bit-struct access */            
N#define biGetQSPIC_PrgAccCtrl0_SMOD(ctrlr) (pst_bitQSPIC_PrgAccCtrl0(ctrlr) -> SMOD)            
N#define biGetQSPIC_PrgAccCtrl0_RSRVD2(ctrlr) (pst_bitQSPIC_PrgAccCtrl0(ctrlr) -> RSRVD2)
N#define biGetQSPIC_PrgAccCtrl0_SDCE(ctrlr) (pst_bitQSPIC_PrgAccCtrl0(ctrlr) -> SDCE)
N#define vSetQSPIC_PrgAccCtrl0_SDCE(ctrlr,ParValue)  (pst_bitQSPIC_PrgAccCtrl0(ctrlr) -> SDCE=(ParValue))            
N#define biGetQSPIC_PrgAccCtrl0_RSRVD6(ctrlr) (pst_bitQSPIC_PrgAccCtrl0(ctrlr) -> RSRVD6)
N#define biGetQSPIC_PrgAccCtrl0_SCSD(ctrlr) (pst_bitQSPIC_PrgAccCtrl0(ctrlr) -> SCSD)
N#define vSetQSPIC_PrgAccCtrl0_SCSD(ctrlr,ParValue)  (pst_bitQSPIC_PrgAccCtrl0(ctrlr) -> SCSD=(ParValue))
N#define biGetQSPIC_PrgAccCtrl0_RSRVD16(ctrlr) (pst_bitQSPIC_PrgAccCtrl0(ctrlr) -> RSRVD16)
N#define biGetQSPIC_PrgAccCtrl0_RSRVD21(ctrlr) (pst_bitQSPIC_PrgAccCtrl0(ctrlr) -> RSRVD21)
N            
N/* LL-struct byte access */
N#define vSetQSPIC_PrgAccCtrl0LL(ctrlr,ParValue) (pst_u8QSPIC_PrgAccCtrl0(ctrlr) -> u8LL = (ParValue))
N#define u8GetQSPIC_PrgAccCtrl0LL(ctrlr) (pst_u8QSPIC_PrgAccCtrl0(ctrlr) -> u8LL)
N/* LH-struct byte access */
N#define vSetQSPIC_PrgAccCtrl0LH(ctrlr,ParValue) (pst_u8QSPIC_PrgAccCtrl0(ctrlr) -> u8LH = (ParValue))
N#define u8GetQSPIC_PrgAccCtrl0LH(ctrlr) (pst_u8QSPIC_PrgAccCtrl0(ctrlr) -> u8LH)
N/* HL-struct byte access */
N#define vSetQSPIC_PrgAccCtrl0HL(ctrlr,ParValue) (pst_u8QSPIC_PrgAccCtrl0(ctrlr) -> u8HL = (ParValue))
N#define u8GetQSPIC_PrgAccCtrl0HL(ctrlr) (pst_u8QSPIC_PrgAccCtrl0(ctrlr) -> u8HL)
N/* HH-struct byte access */
N#define vSetQSPIC_PrgAccCtrl0HH(ctrlr,ParValue) (pst_u8QSPIC_PrgAccCtrl0(ctrlr) -> u8HH = (ParValue))
N#define u8GetQSPIC_PrgAccCtrl0HH(ctrlr) (pst_u8QSPIC_PrgAccCtrl0(ctrlr) -> u8HH)
N            
N            
N/* Half-word struct access */ 
N#define vSetQSPIC_PrgAccCtrl0L(ctrlr,ParValue) (pst_u16QSPIC_PrgAccCtrl0(ctrlr) -> u16L = (ParValue))
N#define u16GetQSPIC_PrgAccCtrl0L(ctrlr) (pst_u16QSPIC_PrgAccCtrl0(ctrlr) -> u16L)
N#define vSetQSPIC_PrgAccCtrl0H(ctrlr,ParValue) (pst_u16QSPIC_PrgAccCtrl0(ctrlr) -> u16H = (ParValue))
N#define u16GetQSPIC_PrgAccCtrl0H(ctrlr) (pst_u16QSPIC_PrgAccCtrl0(ctrlr) -> u16H)
N            
N/* Word access */
N#define vSetQSPIC_PrgAccCtrl0(ctrlr,ParValue)  (*pu32QSPIC_PrgAccCtrl0(ctrlr) = (ParValue))
N#define u32GetQSPIC_PrgAccCtrl0(ctrlr)  (*pu32QSPIC_PrgAccCtrl0(ctrlr) )
N                 
N    
N/****************************************************************************   
N*                                                                               
N*       REGISTER: QSPIC_PrgAccCtrl1                                
N*       SIZE    : 32-bits                        
N*       ADDRESS : 0xC0109404                             
N*       ACCESS  : 8, 16, 32, BIT-level                       
N*                                                                               
N*****************************************************************************/
N/* Assign Register address: */
N#define QSPIC_PrgAccCtrl1_REG__       0xC0109404U
N     
N/************************       STRUCTURES        ***************************/
N         
N        
N/* BIT View */
Ntypedef struct{
N  uint32_t   SpiCycGo	:1; 	 /* 0..0  bit(s) R/W */
N  uint32_t   SpiCsNum	:1; 	 /* 1..1  bit(s) R/W */
N  uint32_t   RSRVD2	:2; 	 /* 2..3  bit(s) R */
N  uint32_t   PriBufEn	:1; 	 /* 4..4  bit(s) R/W */
N  uint32_t   SecBufEn	:1; 	 /* 5..5  bit(s) R/W */
N  uint32_t   RSRVD6	:10; 	 /* 6..15  bit(s) R */
N  uint32_t   PriBufDatByteCnt	:3; 	 /* 16..18  bit(s) R/W */
N  uint32_t   RSRVD19	:5; 	 /* 19..23  bit(s) R */ 
N  uint32_t   SecBufDatByteCnt	:8; 	 /* 24..31  bit(s) R/W */                    
N} QSPIC_PrgAccCtrl1_bit_view_st;
N        
N
N/* BYTE View */
Ntypedef struct{      
N  uint8_t u8LL;      
N  uint8_t u8LH;      
N  uint8_t u8HL;      
N  uint8_t u8HH;      
N} QSPIC_PrgAccCtrl1_byte_view_st;
N            
N/* HALFWORD View */
Ntypedef struct{      
N  uint16_t u16L;     
N  uint16_t u16H;     
N} QSPIC_PrgAccCtrl1_halfword_view_st;
N            
N/* WORD View */
Ntypedef uint32_t u32QSPIC_PrgAccCtrl1_word_view;
N                 
N
N
N/************************     ACCESS POINTERS     ****************************/
N        
N/* Pointer to BIT-struct */
N#define pst_bitQSPIC_PrgAccCtrl1(ctrlr)     ((volatile QSPIC_PrgAccCtrl1_bit_view_st *)\
N(QSPIC_PrgAccCtrl1_REG__  + ((int32_t)(ctrlr))))
X#define pst_bitQSPIC_PrgAccCtrl1(ctrlr)     ((volatile QSPIC_PrgAccCtrl1_bit_view_st *)(QSPIC_PrgAccCtrl1_REG__  + ((int32_t)(ctrlr))))
N        
N/* Pointer to BYTE-struct  */
N#define pst_u8QSPIC_PrgAccCtrl1(ctrlr)     ((volatile QSPIC_PrgAccCtrl1_byte_view_st *)\
N(QSPIC_PrgAccCtrl1_REG__  + ((int32_t)(ctrlr))))
X#define pst_u8QSPIC_PrgAccCtrl1(ctrlr)     ((volatile QSPIC_PrgAccCtrl1_byte_view_st *)(QSPIC_PrgAccCtrl1_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to HALFWORD-struct */
N#define pst_u16QSPIC_PrgAccCtrl1(ctrlr)     ((volatile QSPIC_PrgAccCtrl1_halfword_view_st *)\
N(QSPIC_PrgAccCtrl1_REG__  + ((int32_t)(ctrlr))))
X#define pst_u16QSPIC_PrgAccCtrl1(ctrlr)     ((volatile QSPIC_PrgAccCtrl1_halfword_view_st *)(QSPIC_PrgAccCtrl1_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to WORD  */ 
N#define pu32QSPIC_PrgAccCtrl1(ctrlr)     ((volatile u32QSPIC_PrgAccCtrl1_word_view *)\
N(QSPIC_PrgAccCtrl1_REG__  + ((int32_t)(ctrlr))))
X#define pu32QSPIC_PrgAccCtrl1(ctrlr)     ((volatile u32QSPIC_PrgAccCtrl1_word_view *)(QSPIC_PrgAccCtrl1_REG__  + ((int32_t)(ctrlr))))
N                 
N
N/************************ REGISTER ACCESS MACROS ****************************/
N            
N/* ACCESS MACROS - ATTENTION: REGISTER SHADOW TECHNIQUE MIGHT BE APPLIED */
N/* Bit-struct access */
N#define biGetQSPIC_PrgAccCtrl1_SpiCycGo(ctrlr) (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> SpiCycGo)
N#define vSetQSPIC_PrgAccCtrl1_SpiCycGo(ctrlr,ParValue)  (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> SpiCycGo=(ParValue))
N#define biGetQSPIC_PrgAccCtrl1_SpiCsNum(ctrlr) (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> SpiCsNum)
N#define vSetQSPIC_PrgAccCtrl1_SpiCsNum(ctrlr,ParValue)  (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> SpiCsNum=(ParValue))            
N#define biGetQSPIC_PrgAccCtrl1_RSRVD2(ctrlr) (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> RSRVD2)
N#define biGetQSPIC_PrgAccCtrl1_PriBufEn(ctrlr) (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> PriBufEn)
N#define vSetQSPIC_PrgAccCtrl1_PriBufEn(ctrlr,ParValue)  (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> PriBufEn=(ParValue))
N#define biGetQSPIC_PrgAccCtrl1_SecBufEn(ctrlr) (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> SecBufEn)
N#define vSetQSPIC_PrgAccCtrl1_SecBufEn(ctrlr,ParValue)  (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> SecBufEn=(ParValue))            
N#define biGetQSPIC_PrgAccCtrl1_RSRVD6(ctrlr) (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> RSRVD6)
N#define biGetQSPIC_PrgAccCtrl1_PriBufDatByteCnt(ctrlr) (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> PriBufDatByteCnt)
N#define vSetQSPIC_PrgAccCtrl1_PriBufDatByteCnt(ctrlr,ParValue)  (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> PriBufDatByteCnt=(ParValue))            
N#define biGetQSPIC_PrgAccCtrl1_RSRVD19(ctrlr) (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> RSRVD19)
N#define biGetQSPIC_PrgAccCtrl1_SecBufDatByteCnt(ctrlr) (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> SecBufDatByteCnt)
N#define vSetQSPIC_PrgAccCtrl1_SecBufDatByteCnt(ctrlr,ParValue)  (pst_bitQSPIC_PrgAccCtrl1(ctrlr) -> SecBufDatByteCnt=(ParValue))
N            
N/* LL-struct byte access */
N#define vSetQSPIC_PrgAccCtrl1LL(ctrlr,ParValue) (pst_u8QSPIC_PrgAccCtrl1(ctrlr) -> u8LL = (ParValue))
N#define u8GetQSPIC_PrgAccCtrl1LL(ctrlr) (pst_u8QSPIC_PrgAccCtrl1(ctrlr) -> u8LL)
N/* LH-struct byte access */
N#define vSetQSPIC_PrgAccCtrl1LH(ctrlr,ParValue) (pst_u8QSPIC_PrgAccCtrl1(ctrlr) -> u8LH = (ParValue))
N#define u8GetQSPIC_PrgAccCtrl1LH(ctrlr) (pst_u8QSPIC_PrgAccCtrl1(ctrlr) -> u8LH)
N/* HL-struct byte access */
N#define vSetQSPIC_PrgAccCtrl1HL(ctrlr,ParValue) (pst_u8QSPIC_PrgAccCtrl1(ctrlr) -> u8HL = (ParValue))
N#define u8GetQSPIC_PrgAccCtrl1HL(ctrlr) (pst_u8QSPIC_PrgAccCtrl1(ctrlr) -> u8HL)
N/* HH-struct byte access */
N#define vSetQSPIC_PrgAccCtrl1HH(ctrlr,ParValue) (pst_u8QSPIC_PrgAccCtrl1(ctrlr) -> u8HH = (ParValue))
N#define u8GetQSPIC_PrgAccCtrl1HH(ctrlr) (pst_u8QSPIC_PrgAccCtrl1(ctrlr) -> u8HH)
N            
N            
N/* Half-word struct access */ 
N#define vSetQSPIC_PrgAccCtrl1L(ctrlr,ParValue) (pst_u16QSPIC_PrgAccCtrl1(ctrlr) -> u16L = (ParValue))
N#define u16GetQSPIC_PrgAccCtrl1L(ctrlr) (pst_u16QSPIC_PrgAccCtrl1(ctrlr) -> u16L)
N#define vSetQSPIC_PrgAccCtrl1H(ctrlr,ParValue) (pst_u16QSPIC_PrgAccCtrl1(ctrlr) -> u16H = (ParValue))
N#define u16GetQSPIC_PrgAccCtrl1H(ctrlr) (pst_u16QSPIC_PrgAccCtrl1(ctrlr) -> u16H)
N            
N/* Word access */
N#define vSetQSPIC_PrgAccCtrl1(ctrlr,ParValue)  (*pu32QSPIC_PrgAccCtrl1(ctrlr) = (ParValue))
N#define u32GetQSPIC_PrgAccCtrl1(ctrlr)  (*pu32QSPIC_PrgAccCtrl1(ctrlr) )
N                 
N    
N/****************************************************************************   
N*                                                                               
N*       REGISTER: QSPIC_PrgAccIntEn                                
N*       SIZE    : 32-bits                        
N*       ADDRESS : 0xC0109408                             
N*       ACCESS  : 8, 16, 32, BIT-level                       
N*                                                                               
N*****************************************************************************/
N/* Assign Register address: */
N#define QSPIC_PrgAccIntEn_REG__       0xC0109408U
N     
N/************************       STRUCTURES        ***************************/
N         
N        
N/* BIT View */
Ntypedef struct{
N  uint32_t   SpiIntEn	:1; 	 /* 0..0  bit(s) R/W */ 
N  uint32_t   RSRVD1	:31; 	 /* 1..31  bit(s) R */                    
N} QSPIC_PrgAccIntEn_bit_view_st;
N        
N
N/* BYTE View */
Ntypedef struct{      
N  uint8_t u8LL;      
N  uint8_t u8LH;      
N  uint8_t u8HL;      
N  uint8_t u8HH;      
N} QSPIC_PrgAccIntEn_byte_view_st;
N            
N/* HALFWORD View */
Ntypedef struct{      
N  uint16_t u16L;     
N  uint16_t u16H;     
N} QSPIC_PrgAccIntEn_halfword_view_st;
N            
N/* WORD View */
Ntypedef uint32_t u32QSPIC_PrgAccIntEn_word_view;
N                 
N
N
N/************************     ACCESS POINTERS     ****************************/
N        
N/* Pointer to BIT-struct */
N#define pst_bitQSPIC_PrgAccIntEn(ctrlr)     ((volatile QSPIC_PrgAccIntEn_bit_view_st *)\
N(QSPIC_PrgAccIntEn_REG__  + ((int32_t)(ctrlr))))
X#define pst_bitQSPIC_PrgAccIntEn(ctrlr)     ((volatile QSPIC_PrgAccIntEn_bit_view_st *)(QSPIC_PrgAccIntEn_REG__  + ((int32_t)(ctrlr))))
N        
N/* Pointer to BYTE-struct  */
N#define pst_u8QSPIC_PrgAccIntEn(ctrlr)     ((volatile QSPIC_PrgAccIntEn_byte_view_st *)\
N(QSPIC_PrgAccIntEn_REG__  + ((int32_t)(ctrlr))))
X#define pst_u8QSPIC_PrgAccIntEn(ctrlr)     ((volatile QSPIC_PrgAccIntEn_byte_view_st *)(QSPIC_PrgAccIntEn_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to HALFWORD-struct */
N#define pst_u16QSPIC_PrgAccIntEn(ctrlr)     ((volatile QSPIC_PrgAccIntEn_halfword_view_st *)\
N(QSPIC_PrgAccIntEn_REG__  + ((int32_t)(ctrlr))))
X#define pst_u16QSPIC_PrgAccIntEn(ctrlr)     ((volatile QSPIC_PrgAccIntEn_halfword_view_st *)(QSPIC_PrgAccIntEn_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to WORD  */ 
N#define pu32QSPIC_PrgAccIntEn(ctrlr)     ((volatile u32QSPIC_PrgAccIntEn_word_view *)\
N(QSPIC_PrgAccIntEn_REG__  + ((int32_t)(ctrlr))))
X#define pu32QSPIC_PrgAccIntEn(ctrlr)     ((volatile u32QSPIC_PrgAccIntEn_word_view *)(QSPIC_PrgAccIntEn_REG__  + ((int32_t)(ctrlr))))
N                 
N
N/************************ REGISTER ACCESS MACROS ****************************/
N            
N/* ACCESS MACROS - ATTENTION: REGISTER SHADOW TECHNIQUE MIGHT BE APPLIED */
N/* Bit-struct access */
N#define biGetQSPIC_PrgAccIntEn_SpiIntEn(ctrlr) (pst_bitQSPIC_PrgAccIntEn(ctrlr) -> SpiIntEn)
N#define vSetQSPIC_PrgAccIntEn_SpiIntEn(ctrlr,ParValue)  (pst_bitQSPIC_PrgAccIntEn(ctrlr) -> SpiIntEn=(ParValue))            
N#define biGetQSPIC_PrgAccIntEn_RSRVD1(ctrlr) (pst_bitQSPIC_PrgAccIntEn(ctrlr) -> RSRVD1)
N            
N/* LL-struct byte access */
N#define vSetQSPIC_PrgAccIntEnLL(ctrlr,ParValue) (pst_u8QSPIC_PrgAccIntEn(ctrlr) -> u8LL = (ParValue))
N#define u8GetQSPIC_PrgAccIntEnLL(ctrlr) (pst_u8QSPIC_PrgAccIntEn(ctrlr) -> u8LL)
N/* LH-struct byte access */
N#define vSetQSPIC_PrgAccIntEnLH(ctrlr,ParValue) (pst_u8QSPIC_PrgAccIntEn(ctrlr) -> u8LH = (ParValue))
N#define u8GetQSPIC_PrgAccIntEnLH(ctrlr) (pst_u8QSPIC_PrgAccIntEn(ctrlr) -> u8LH)
N/* HL-struct byte access */
N#define vSetQSPIC_PrgAccIntEnHL(ctrlr,ParValue) (pst_u8QSPIC_PrgAccIntEn(ctrlr) -> u8HL = (ParValue))
N#define u8GetQSPIC_PrgAccIntEnHL(ctrlr) (pst_u8QSPIC_PrgAccIntEn(ctrlr) -> u8HL)
N/* HH-struct byte access */
N#define vSetQSPIC_PrgAccIntEnHH(ctrlr,ParValue) (pst_u8QSPIC_PrgAccIntEn(ctrlr) -> u8HH = (ParValue))
N#define u8GetQSPIC_PrgAccIntEnHH(ctrlr) (pst_u8QSPIC_PrgAccIntEn(ctrlr) -> u8HH)
N            
N            
N/* Half-word struct access */ 
N#define vSetQSPIC_PrgAccIntEnL(ctrlr,ParValue) (pst_u16QSPIC_PrgAccIntEn(ctrlr) -> u16L = (ParValue))
N#define u16GetQSPIC_PrgAccIntEnL(ctrlr) (pst_u16QSPIC_PrgAccIntEn(ctrlr) -> u16L)
N#define vSetQSPIC_PrgAccIntEnH(ctrlr,ParValue) (pst_u16QSPIC_PrgAccIntEn(ctrlr) -> u16H = (ParValue))
N#define u16GetQSPIC_PrgAccIntEnH(ctrlr) (pst_u16QSPIC_PrgAccIntEn(ctrlr) -> u16H)
N            
N/* Word access */
N#define vSetQSPIC_PrgAccIntEn(ctrlr,ParValue)  (*pu32QSPIC_PrgAccIntEn(ctrlr) = (ParValue))
N#define u32GetQSPIC_PrgAccIntEn(ctrlr)  (*pu32QSPIC_PrgAccIntEn(ctrlr) )
N                 
N    
N/****************************************************************************   
N*                                                                               
N*       REGISTER: QSPIC_PrgAccStat                                
N*       SIZE    : 32-bits                        
N*       ADDRESS : 0xC010940C                             
N*       ACCESS  : 8, 16, 32, BIT-level                       
N*                                                                               
N*****************************************************************************/
N/* Assign Register address: */
N#define QSPIC_PrgAccStat_REG__       0xC010940CU
N     
N/************************       STRUCTURES        ***************************/
N         
N        
N/* BIT View */
Ntypedef struct{
N  uint32_t   SpiCycDone	:1; 	 /* 0..0  bit(s) R/W */
N  uint32_t   SpiCycInPrgrs	:1; 	 /* 1..1  bit(s) R/W */ 
N  uint32_t   RSRVD2	:30; 	 /* 2..31  bit(s) R */                    
N} QSPIC_PrgAccStat_bit_view_st;
N        
N
N/* BYTE View */
Ntypedef struct{      
N  uint8_t u8LL;      
N  uint8_t u8LH;      
N  uint8_t u8HL;      
N  uint8_t u8HH;      
N} QSPIC_PrgAccStat_byte_view_st;
N            
N/* HALFWORD View */
Ntypedef struct{      
N  uint16_t u16L;     
N  uint16_t u16H;     
N} QSPIC_PrgAccStat_halfword_view_st;
N            
N/* WORD View */
Ntypedef uint32_t u32QSPIC_PrgAccStat_word_view;
N                 
N
N
N/************************     ACCESS POINTERS     ****************************/
N        
N/* Pointer to BIT-struct */
N#define pst_bitQSPIC_PrgAccStat(ctrlr)     ((volatile QSPIC_PrgAccStat_bit_view_st *)\
N(QSPIC_PrgAccStat_REG__  + ((int32_t)(ctrlr))))
X#define pst_bitQSPIC_PrgAccStat(ctrlr)     ((volatile QSPIC_PrgAccStat_bit_view_st *)(QSPIC_PrgAccStat_REG__  + ((int32_t)(ctrlr))))
N        
N/* Pointer to BYTE-struct  */
N#define pst_u8QSPIC_PrgAccStat(ctrlr)     ((volatile QSPIC_PrgAccStat_byte_view_st *)\
N(QSPIC_PrgAccStat_REG__  + ((int32_t)(ctrlr))))
X#define pst_u8QSPIC_PrgAccStat(ctrlr)     ((volatile QSPIC_PrgAccStat_byte_view_st *)(QSPIC_PrgAccStat_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to HALFWORD-struct */
N#define pst_u16QSPIC_PrgAccStat(ctrlr)     ((volatile QSPIC_PrgAccStat_halfword_view_st *)\
N(QSPIC_PrgAccStat_REG__  + ((int32_t)(ctrlr))))
X#define pst_u16QSPIC_PrgAccStat(ctrlr)     ((volatile QSPIC_PrgAccStat_halfword_view_st *)(QSPIC_PrgAccStat_REG__  + ((int32_t)(ctrlr))))
N            
N/* Pointer to WORD  */ 
N#define pu32QSPIC_PrgAccStat(ctrlr)     ((volatile u32QSPIC_PrgAccStat_word_view *)\
N(QSPIC_PrgAccStat_REG__  + ((int32_t)(ctrlr))))
X#define pu32QSPIC_PrgAccStat(ctrlr)     ((volatile u32QSPIC_PrgAccStat_word_view *)(QSPIC_PrgAccStat_REG__  + ((int32_t)(ctrlr))))
N                 
N
N/************************ REGISTER ACCESS MACROS ****************************/
N            
N/* ACCESS MACROS - ATTENTION: REGISTER SHADOW TECHNIQUE MIGHT BE APPLIED */
N/* Bit-struct access */
N#define biGetQSPIC_PrgAccStat_SpiCycDone(ctrlr) (pst_bitQSPIC_PrgAccStat(ctrlr) -> SpiCycDone)
N#define vSetQSPIC_PrgAccStat_SpiCycDone(ctrlr,ParValue)  (pst_bitQSPIC_PrgAccStat(ctrlr) -> SpiCycDone=(ParValue))
N#define biGetQSPIC_PrgAccStat_SpiCycInPrgrs(ctrlr) (pst_bitQSPIC_PrgAccStat(ctrlr) -> SpiCycInPrgrs)
N#define vSetQSPIC_PrgAccStat_SpiCycInPrgrs(ctrlr,ParValue)  (pst_bitQSPIC_PrgAccStat(ctrlr) -> SpiCycInPrgrs=(ParValue))            
N#define biGetQSPIC_PrgAccStat_RSRVD2(ctrlr) (pst_bitQSPIC_PrgAccStat(ctrlr) -> RSRVD2)
N            
N/* LL-struct byte access */
N#define vSetQSPIC_PrgAccStatLL(ctrlr,ParValue) (pst_u8QSPIC_PrgAccStat(ctrlr) -> u8LL = (ParValue))
N#define u8GetQSPIC_PrgAccStatLL(ctrlr) (pst_u8QSPIC_PrgAccStat(ctrlr) -> u8LL)
N/* LH-struct byte access */
N#define vSetQSPIC_PrgAccStatLH(ctrlr,ParValue) (pst_u8QSPIC_PrgAccStat(ctrlr) -> u8LH = (ParValue))
N#define u8GetQSPIC_PrgAccStatLH(ctrlr) (pst_u8QSPIC_PrgAccStat(ctrlr) -> u8LH)
N/* HL-struct byte access */
N#define vSetQSPIC_PrgAccStatHL(ctrlr,ParValue) (pst_u8QSPIC_PrgAccStat(ctrlr) -> u8HL = (ParValue))
N#define u8GetQSPIC_PrgAccStatHL(ctrlr) (pst_u8QSPIC_PrgAccStat(ctrlr) -> u8HL)
N/* HH-struct byte access */
N#define vSetQSPIC_PrgAccStatHH(ctrlr,ParValue) (pst_u8QSPIC_PrgAccStat(ctrlr) -> u8HH = (ParValue))
N#define u8GetQSPIC_PrgAccStatHH(ctrlr) (pst_u8QSPIC_PrgAccStat(ctrlr) -> u8HH)
N            
N            
N/* Half-word struct access */ 
N#define vSetQSPIC_PrgAccStatL(ctrlr,ParValue) (pst_u16QSPIC_PrgAccStat(ctrlr) -> u16L = (ParValue))
N#define u16GetQSPIC_PrgAccStatL(ctrlr) (pst_u16QSPIC_PrgAccStat(ctrlr) -> u16L)
N#define vSetQSPIC_PrgAccStatH(ctrlr,ParValue) (pst_u16QSPIC_PrgAccStat(ctrlr) -> u16H = (ParValue))
N#define u16GetQSPIC_PrgAccStatH(ctrlr) (pst_u16QSPIC_PrgAccStat(ctrlr) -> u16H)
N            
N/* Word access */
N#define vSetQSPIC_PrgAccStat(ctrlr,ParValue)  (*pu32QSPIC_PrgAccStat(ctrlr) = (ParValue))
N#define u32GetQSPIC_PrgAccStat(ctrlr)  (*pu32QSPIC_PrgAccStat(ctrlr) )
N                 
N    
N/****************************************************************************   
N*                                                                               
N*       REGISTER: QSPIC_PriBufDatN                                
N*       SIZE    : 8-bits                        
N*       ADDRESS : 0xC0109500                             
N*       ACCESS  : 8, BIT-level                       
N*                                                                               
N*****************************************************************************/
N/* Assign Register address: */
N#define QSPIC_PriBufDatN_REG__       0xC0109500U
N     
N/************************       STRUCTURES        ***************************/
N         
N        
N/* BIT View */
Ntypedef struct{ 
N  uint8_t   PriBufDatN	:8; 	 /* 0..7  bit(s) R/W */                    
N} QSPIC_PriBufDatN_bit_view_st;
N        
N
N/* BYTE View */
Ntypedef uint8_t u8QSPIC_PriBufDatN_byte_view;
N                 
N
N
N/************************     ACCESS POINTERS     ****************************/
N        
N/* Pointer to BIT-struct */
N#define pst_bitQSPIC_PriBufDatN(ctrlr,ch)     ((volatile QSPIC_PriBufDatN_bit_view_st *)\
N(QSPIC_PriBufDatN_REG__  + ((int32_t)(ctrlr)) + ((int32_t)(ch) * 0x001U)))
X#define pst_bitQSPIC_PriBufDatN(ctrlr,ch)     ((volatile QSPIC_PriBufDatN_bit_view_st *)(QSPIC_PriBufDatN_REG__  + ((int32_t)(ctrlr)) + ((int32_t)(ch) * 0x001U)))
N        
N/* Pointer to BYTE  */
N#define pu8QSPIC_PriBufDatN(ctrlr,ch)     ((volatile u8QSPIC_PriBufDatN_byte_view *)\
N(QSPIC_PriBufDatN_REG__  + ((int32_t)(ctrlr)) + ((int32_t)(ch) * 0x001U)))
X#define pu8QSPIC_PriBufDatN(ctrlr,ch)     ((volatile u8QSPIC_PriBufDatN_byte_view *)(QSPIC_PriBufDatN_REG__  + ((int32_t)(ctrlr)) + ((int32_t)(ch) * 0x001U)))
N                 
N
N/************************ REGISTER ACCESS MACROS ****************************/
N            
N/* ACCESS MACROS - ATTENTION: REGISTER SHADOW TECHNIQUE MIGHT BE APPLIED */
N/* Bit-struct access */
N#define biGetQSPIC_PriBufDatN_PriBufDatN(ctrlr,ch) (pst_bitQSPIC_PriBufDatN(ctrlr,ch) -> PriBufDatN)
N#define vSetQSPIC_PriBufDatN_PriBufDatN(ctrlr,ch,ParValue)  (pst_bitQSPIC_PriBufDatN(ctrlr,ch) -> PriBufDatN=(ParValue))
N            
N/* byte access */
N#define vSetQSPIC_PriBufDatN(ctrlr,ch,ParValue) (*pu8QSPIC_PriBufDatN(ctrlr,ch) = (ParValue))
N#define u8GetQSPIC_PriBufDatN(ctrlr,ch) (*pu8QSPIC_PriBufDatN(ctrlr,ch) )
N                 
N    
N/****************************************************************************   
N*                                                                               
N*       REGISTER: QSPIC_SecBufDatN                                
N*       SIZE    : 8-bits                        
N*       ADDRESS : 0xC0109600                             
N*       ACCESS  : 8, BIT-level                       
N*                                                                               
N*****************************************************************************/
N/* Assign Register address: */
N#define QSPIC_SecBufDatN_REG__       0xC0109600U
N     
N/************************       STRUCTURES        ***************************/
N         
N        
N/* BIT View */
Ntypedef struct{ 
N  uint8_t   SecBufDatN	:8; 	 /* 0..7  bit(s) R/W */                    
N} QSPIC_SecBufDatN_bit_view_st;
N        
N
N/* BYTE View */
Ntypedef uint8_t u8QSPIC_SecBufDatN_byte_view;
N                 
N
N
N/************************     ACCESS POINTERS     ****************************/
N        
N/* Pointer to BIT-struct */
N#define pst_bitQSPIC_SecBufDatN(ctrlr,ch)     ((volatile QSPIC_SecBufDatN_bit_view_st *)\
N(QSPIC_SecBufDatN_REG__  + ((int32_t)(ctrlr)) + ((int32_t)(ch) * 0x001U)))
X#define pst_bitQSPIC_SecBufDatN(ctrlr,ch)     ((volatile QSPIC_SecBufDatN_bit_view_st *)(QSPIC_SecBufDatN_REG__  + ((int32_t)(ctrlr)) + ((int32_t)(ch) * 0x001U)))
N        
N/* Pointer to BYTE  */
N#define pu8QSPIC_SecBufDatN(ctrlr,ch)     ((volatile u8QSPIC_SecBufDatN_byte_view *)\
N(QSPIC_SecBufDatN_REG__  + ((int32_t)(ctrlr)) + ((int32_t)(ch) * 0x001U)))
X#define pu8QSPIC_SecBufDatN(ctrlr,ch)     ((volatile u8QSPIC_SecBufDatN_byte_view *)(QSPIC_SecBufDatN_REG__  + ((int32_t)(ctrlr)) + ((int32_t)(ch) * 0x001U)))
N                 
N
N/************************ REGISTER ACCESS MACROS ****************************/
N            
N/* ACCESS MACROS - ATTENTION: REGISTER SHADOW TECHNIQUE MIGHT BE APPLIED */
N/* Bit-struct access */
N#define biGetQSPIC_SecBufDatN_SecBufDatN(ctrlr,ch) (pst_bitQSPIC_SecBufDatN(ctrlr,ch) -> SecBufDatN)
N#define vSetQSPIC_SecBufDatN_SecBufDatN(ctrlr,ch,ParValue)  (pst_bitQSPIC_SecBufDatN(ctrlr,ch) -> SecBufDatN=(ParValue))
N            
N/* byte access */
N#define vSetQSPIC_SecBufDatN(ctrlr,ch,ParValue) (*pu8QSPIC_SecBufDatN(ctrlr,ch) = (ParValue))
N#define u8GetQSPIC_SecBufDatN(ctrlr,ch) (*pu8QSPIC_SecBufDatN(ctrlr,ch) )
N
N/******************************************************************************/
N#if defined(__GHS__) || defined(__ghs__)
X#if 0L || 0L
S  #pragma ghs endnowarning
N#endif /* defined(__GHS__) || defined(__ghs__) */ 
N/******************************************************************************/
N
N/****************************************************************************/	
N/*****************************************************************************
N**             >>>>     MISRA-C 2004 Deviation Report     <<<<
N**                          (MISRA Rule Violation)
N** **************************************************************************
N**  ------------------------------------------------------------------------
N** |
N** | RULE   :   Deactivated:
N** |     Not requested Rules: 
N** |         Rule 5.7  [A] : disable No reuse of identifiers
N** |
N** |     Requested Rules:
N** |
N** |         Rule 6.4  [R]   : Bitfields can only have `unsigned int' or `signed int' types
N** |                           Used for bit definitons generated by converter tool
N** |         Rule 19.10 [R] : In function-like macro definition, wrap each parameter reference in parentheses
N** |                          Used to call macros generated by converter tool
N** |
N**  ------------------------------------------------------------------------
N**
N*****************************************************************************/
N/****************************************************************************/
N
N#endif /* QSPICIO_H */ 
N    
N/************************** BEGIN of DISCLAIMER   ************************* 
N
N- TOSHIBA is continually working to improve the quality and reliability of 
N  its products. Nevertheless, semiconductor devices in general can 
N  malfunction or fail due to their inherent electrical sensitivity and  
N  vulnerability to physical stress. It is the responsibility of the buyer, 
N  when utilizing TOSHIBA products, to comply with the standards of safety 
N  in making a safe design for the entire system, and to avoid situations in 
N  which a malfunction or failure of such TOSHIBA products could cause loss of 
N  human life, bodily injury or damage to property. 
N  
N  In developing your designs, please ensure that TOSHIBA products are used 
N  within specified operating ranges as set forth in the most recent TOSHIBA 
N  products specifications. 
N  Also, please keep in mind the precautions and conditions set forth in the 
N  Handling Guide for Semiconductor Devices, or 
N  TOSHIBA Semiconductor Reliability Handbook etc..
N
N- The Toshiba products listed in this document are intended for usage in 
N  general electronics applications (computer, personal equipment, office 
N  equipment, measuring equipment, industrial robotics, domestic appliances,
N  etc.). 
N  These Toshiba products are neither intended nor warranted for usage in 
N  equipment that requires extraordinarily high quality and/or reliability or 
N  a malfunction or failure of which may cause loss of human life or bodily 
N  injury (Unintended Usage). Unintended Usage include atomic energy control 
N  instruments, airplane or spaceship instruments, transportation instruments, 
N  traffic signal instruments, combustion control instruments, medical 
N  instruments, all types of safety devices, etc.. 
N  Unintended Usage of Toshiba products listed in this document shall be 
N  made at the customers own risk. 
N
N- Toshiba assumes no liability for any damage or losses (including but not 
N  limited to, loss of business profit,business interruption, loss of business 
N  information,and other pecuniary losses) occurring 
N  from the use of, or inability to use, this product. 
N
N- The products described in this document are subject to the foreign exchange 
N  and foreign trade laws. 
N
N- The products described in this document contain components made in the 
N  United States and subject to export control of the U.S. authorities. 
N  Diversion contrary to the U.S. law is prohibited. 
N
N- The information contained herein is presented only as a guide for the 
N  applications of our products. 
N  No responsibility is assumed by TOSHIBA CORPORATION for any infringements 
N  of intellectual property or other rights of the third parties which may 
N  result from its use.  
N  No license is granted by implication or otherwise under any intellectual 
N  property or other rights of TOSHIBA CORPORATION or others. 
N
N- The information contained herein is subject to change without notice. 
N
N****************************  END of DISCLAIMER ****************************/ 
N
L 24 "..\..\..\..\hldd\src\qspi.c" 2
N
N/*********************************************/
N
N/**********************************************
N*                 Constants                   *
N**********************************************/
N
N/*********************************************/
N
N/**********************************************
N*                    Macros                   *
N**********************************************/
N
N/*********************************************/
N
N/**********************************************
N*               Enumerations                  *
N**********************************************/
N
N/*********************************************/
N
N/**********************************************
N*                 Structures                  *
N**********************************************/
N
N/*********************************************/
N
N/**********************************************
N*              Global Variables               *
N**********************************************/
Nstatic qspi_dev_type_e  eQSPI_DeviceHldd = DEV_TYPE_INVALID;
N
N/*********************************************/
N
N/**********************************************
N*                 Functions                   *
N**********************************************/
N
Nint32_t i32AssignQSPISettings(qspi_dev_type_e eQSPI_DeviceType, uint16_t u16BaseAddress,
N                              ccr_clk_freq_e * peClocFreq, ccr_modulated_clk_e * peModulationType,
N                              qspic_directconfig_st * pstDirectConfig, qspic_prgconfig_st * pstProgConfig)
N{
N    int32_t i32Res = C_SUCCESS;
X    int32_t i32Res = (0);
N    
N    /* check pointer not to be zerro: */
N    if ((peClocFreq == 0) || (peModulationType == 0) ||(pstDirectConfig == 0) ||(pstProgConfig == 0) )
N    {
N        return C_FAILED; 
X        return (-1); 
N    }    
N    
N    /* depend on type of flash: */
N    switch(eQSPI_DeviceType)
N    {
N        case DEV_MX25L3235E: /* MX25L3235E */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_4MB;                        /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte count */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Address Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_MX25L6435E: /* MX25L6435E */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_8MB;                        /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Adress Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_MX25L12835F: /* MX25L12835F */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_16MB;                       /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Adress Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_MX66L51239F_3BYTE_ADR: /* MX66L51239F - 3 byte address mode */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_32MB;                       /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Adress Io Ctrl */
N
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_MX66L51239F_4BYTE_ADR: /* MX66L51239F - 4 byte address mode */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_64MB;                       /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_4BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Adress Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_4BYTE;                  /* address byte count */
N            break;
N
N        case DEV_N25Q064A: /* N25Q064A */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_39_1MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_32MB;                       /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_SINGLE;  /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 1;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_SINGLE;                /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_SINGLE;                /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_SINGLE;                /* Adress Io Ctrl */
N
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_N25Q512A_3BYTE_ADR: /* N25Q512A - 3 byte address mode */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_39_1MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_32MB;                       /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_SINGLE;  /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 1;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_SINGLE;                /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_SINGLE;                /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_SINGLE;                /* Adress Io Ctrl */
N
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_N25Q512A_4BYTE_ADR: /* N25Q512A - 4 byte address mode */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_39_1MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_64MB;                       /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_SINGLE;  /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 1;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_4BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_SINGLE;                /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_SINGLE;                /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_SINGLE;                /* Adress Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_4BYTE;                  /* address byte count */
N            break;
N
N        case DEV_S25FL032P: /* S25FL032P */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_4MB;                        /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte count */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Address Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_S25FL064P: /* S25FL064P */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_8MB;                        /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Adress Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_S25FL127P: /* S25FL127P */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_16MB;                       /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Adress Io Ctrl */
N
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_S25FL132KIF01: /* S25FL132KIF01 */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_4MB;                        /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte count */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Address Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_S25FL164KIF01: /* S25FL164KIF01 */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_8MB;                        /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Adress Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_S25FL116KIF01: /* S25FL116KIF01 */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_2MB;                       /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Adress Io Ctrl */
N
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_W25Q32B: /* W25Q32B */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_4MB;                        /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte count */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Address Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_W25Q64C: /* W25Q64C */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_8MB;                        /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Adress Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_W25Q256F_3BYTE_ADR: /* W25Q256F - 3 byte address mode */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_32MB;                       /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Adress Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_W25Q256F_4BYTE_ADR: /* W25Q256F - 4 byte address mode */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_64MB;                       /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_4BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Adress Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_INTERNAL_32MBIT: /* MX25L3235E internal */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_4MB;                        /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte count */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Address Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        case DEV_INTERNAL_64MBIT: /* MX25L6435E internal */
N            eQSPI_DeviceHldd = eQSPI_DeviceType;
N
N            *peClocFreq       = CCR_CLKDIV_56_3MHz;
N            *peModulationType = CCR_NON_MODULATED;
N
N            pstDirectConfig->u16FlashBaseAddress = u16BaseAddress;                   /* physical base address (bits [31:16]), upper 4 bits are fixed and don't care */
N            pstDirectConfig->eFlashDensity       = QSPIC_8MB;                        /* flash density */
N            pstDirectConfig->eEnableMemMapRd     = QSPIC_ENABLE;                     /* enable memory map read */
N            
N            pstDirectConfig->stRdCtrl.eCmd             = QSPI_CMD_FAST_READ_QUAD_IO; /* command OP */
N            pstDirectConfig->stRdCtrl.u32DummyByteCnt  = 3;                          /* dummy byte */
N            pstDirectConfig->stRdCtrl.eAddrByteCnt     = QSPI_ADDR_3BYTE;            /* Address byte cuont */
N            pstDirectConfig->stRdCtrl.eSpiDatIOCtrl    = QSPI_QUAD;                  /* Data Io Ctrl */
N            pstDirectConfig->stRdCtrl.eSpiDmyIOCtrl    = QSPI_QUAD;                  /* Dummy Io Ctrl  */
N            pstDirectConfig->stRdCtrl.eSpiAdrIOCtrl    = QSPI_QUAD;                  /* Adress Io Ctrl */
N            
N            pstDirectConfig->eWIPEnable          = QSPIC_DISABLE;                    /* WIP bit disable */
N            pstDirectConfig->u8CSTime            = 0x20;                             /* deassertion time */
N            pstDirectConfig->eEdge               = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N
N            pstProgConfig->u8CSTime              = 0x20;                             /* deassertion time */
N            pstProgConfig->eEdge                 = QSPIC_1ST_NEG_EDGE;               /* capture edge */
N            pstProgConfig->eAddrByteCnt          = QSPI_ADDR_3BYTE;                  /* address byte count */
N            break;
N
N        default: /* error */
N            eQSPI_DeviceHldd = DEV_TYPE_INVALID;
N            i32Res = C_FAILED;
X            i32Res = (-1);
N            break;
N    }
N  return i32Res;  
N}
N
N
N/***************************************************************************/
N
Nint32_t i32ClearFlash(qspic_cntrl_e eController, qspic_dev_e eDevice, uint32_t u32SpiPhysAddr, uint32_t u32SectorCount)
N{
N    uint16_t u16EraseIndex;
N    uint8_t  *pu8Status;
N    uint8_t  u8Status;
N    int32_t  i32Res = C_FAILED;
X    int32_t  i32Res = (-1);
N    uint32_t u32BaseAddress;
N    uint32_t u16SectorOffset;
N
N    /* get status pointer */
N    pu8Status = &u8Status;
N
N    /* wait for cycle completion of previous program access */
N    i32QSPIC_WaitForCompletion(eController);
N
N    /* check status of flash */
N    if ((eQSPI_DeviceHldd == DEV_N25Q512A_3BYTE_ADR) || (eQSPI_DeviceHldd == DEV_N25Q512A_4BYTE_ADR))
N    {
N        do {
N            i32QSPIC_PgrmStatusFlagRead(eController, eDevice, pu8Status);
N        } while ((u8Status&QSPI_WE) == 0);
X        } while ((u8Status&0x80) == 0);
N    }
N    else
N    {
N        do {
N            i32QSPIC_PgrmStatusRead(eController, eDevice, pu8Status);
N        } while ((u8Status&QSPI_WIP) == 1);
X        } while ((u8Status&0x1) == 1);
N    }
N
N    /* erase device */
N    if (u32SectorCount == 0)
N    {
N        /* erase complete flash */
N        i32QSPIC_PgrmChipErase(eController, eDevice);
N    }
N    else
N    {
N        /* calculate sector offset */
N        u32BaseAddress = (biGetQSPIC_FlshMemMap0_FBA(eController) << 16);
X        u32BaseAddress = ((((volatile QSPIC_FlshMemMap0_bit_view_st *)(0xC0109000U + ((int32_t)(eController)))) -> FBA) << 16);
N        u16SectorOffset = (u32SpiPhysAddr - u32BaseAddress) / SIZE_64KB;
X        u16SectorOffset = (u32SpiPhysAddr - u32BaseAddress) / 0x10000;
N
N        /* erase given number of sectors */
N        for (u16EraseIndex=0; u16EraseIndex<u32SectorCount; u16EraseIndex++)
N        {
N            /* enable writing */
N            i32QSPIC_PgrmWriteEnable(eController, eDevice);
N
N            /* erase 64KB sector */
N            i32QSPIC_PgrmSectErase(eController, eDevice, QSPIC_OPCODE_64KBS_ERASE, u32SpiPhysAddr + u16EraseIndex*SIZE_64KB);
X            i32QSPIC_PgrmSectErase(eController, eDevice, QSPIC_OPCODE_64KBS_ERASE, u32SpiPhysAddr + u16EraseIndex*0x10000);
N
N            /* display progress */
N            printf("Erase sector: %d\n", u16SectorOffset + u16EraseIndex);
N
N            /* check status of flash */
N            if ((eQSPI_DeviceHldd == DEV_N25Q512A_3BYTE_ADR) || (eQSPI_DeviceHldd == DEV_N25Q512A_4BYTE_ADR))
N            {
N                do {
N                    i32QSPIC_PgrmStatusFlagRead(eController, eDevice, pu8Status);
N                } while ((u8Status&QSPI_WE) == 0);
X                } while ((u8Status&0x80) == 0);
N            }
N            else
N            {
N                do {
N                    i32QSPIC_PgrmStatusRead(eController, eDevice, pu8Status);
N                } while ((u8Status&QSPI_WIP) == 1);
X                } while ((u8Status&0x1) == 1);
N            }
N        }
N    }
N
N    i32Res = C_SUCCESS;
X    i32Res = (0);
N
N    return i32Res;
N}
N
N
N/***************************************************************************/
N
Nint32_t i32WriteToFlashWOE(qspic_cntrl_e eController, qspic_dev_e eDevice, uint32_t u32SpiPhysAddr, uint32_t u32DataCount, uint8_t* const pu8Data)
N{
N    uint32_t u32ProgramIndex;
N    uint32_t u32ProgramCount;
N    uint16_t u16ByteCount;
N    uint8_t *pu8Buffer;
N    uint8_t *pu8Status;
N    uint8_t u8Status;
N    int32_t i32Res = C_FAILED;
X    int32_t i32Res = (-1);
N
N    /* get result buffer pointer */
N    pu8Buffer = pu8Data;
N
N    /* get status pointer */
N    pu8Status = &u8Status;
N
N    /* check for valid data buffer pointer */
N    if (C_NULL == pu8Buffer)
X    if (((void*)0) == pu8Buffer)
N    {
N        return i32Res;
N    }
N
N    /* wait for cycle completion of previous program access */
N    i32QSPIC_WaitForCompletion(eController);
N
N    /* check status of flash */
N    if ((eQSPI_DeviceHldd == DEV_N25Q512A_3BYTE_ADR) || (eQSPI_DeviceHldd == DEV_N25Q512A_4BYTE_ADR))
N    {
N        do {
N            i32QSPIC_PgrmStatusFlagRead(eController, eDevice, pu8Status);
N        } while ((u8Status&QSPI_WE) == 0);
X        } while ((u8Status&0x80) == 0);
N    }
N    else
N    {
N        do {
N            i32QSPIC_PgrmStatusRead(eController, eDevice, pu8Status);
N        } while ((u8Status&QSPI_WIP) == 1);
X        } while ((u8Status&0x1) == 1);
N    }
N
N    /* calculate number of SIZE_256B blocks */
N    u32ProgramCount = u32DataCount / SIZE_256B;
X    u32ProgramCount = u32DataCount / 0x100;
N    if (u32DataCount % SIZE_256B != 0)
X    if (u32DataCount % 0x100 != 0)
N    {
N    	u32ProgramCount = u32ProgramCount + 1;
N    }
N
N    /* program device */
N    for (u32ProgramIndex=0; u32ProgramIndex<u32ProgramCount; u32ProgramIndex++)
N    {
N        /* calculate number of bytes to be written */
N        if ((u32DataCount-u32ProgramIndex*SIZE_256B)>=SIZE_256B)
X        if ((u32DataCount-u32ProgramIndex*0x100)>=0x100)
N        {
N            u16ByteCount = SIZE_256B;
X            u16ByteCount = 0x100;
N        }
N        else
N        {
N            u16ByteCount = u32DataCount - u32ProgramIndex*SIZE_256B;
X            u16ByteCount = u32DataCount - u32ProgramIndex*0x100;
N        }
N
N        /* enable writing */
N        i32QSPIC_PgrmWriteEnable(eController, eDevice);
N
N        /* write to flash */
N        i32QSPIC_PgrmPagePgrm(eController, eDevice, u32SpiPhysAddr + u32ProgramIndex*SIZE_256B, u16ByteCount, (pu8Data+u32ProgramIndex*SIZE_256B));
X        i32QSPIC_PgrmPagePgrm(eController, eDevice, u32SpiPhysAddr + u32ProgramIndex*0x100, u16ByteCount, (pu8Data+u32ProgramIndex*0x100));
N
N        /* check status of flash */
N        if ((eQSPI_DeviceHldd == DEV_N25Q512A_3BYTE_ADR) || (eQSPI_DeviceHldd == DEV_N25Q512A_4BYTE_ADR))
N        {
N            do {
N                i32QSPIC_PgrmStatusFlagRead(eController, eDevice, pu8Status);
N            } while ((u8Status&QSPI_WE) == 0);
X            } while ((u8Status&0x80) == 0);
N        }
N        else
N        {
N            do {
N                i32QSPIC_PgrmStatusRead(eController, eDevice, pu8Status);
N            } while ((u8Status&QSPI_WIP) == 1);
X            } while ((u8Status&0x1) == 1);
N        }
N    }
N
N    i32Res = C_SUCCESS;
X    i32Res = (0);
N
N    return i32Res;
N}
N
N
N/***************************************************************************/
N
Nint32_t i32WriteToFlashWE(qspic_cntrl_e eController, qspic_dev_e eDevice, uint32_t u32SpiPhysAddr, uint32_t u32DataCount, uint8_t* const pu8Data)
N{
N    uint16_t u16EraseIndex;
N    uint16_t u16EraseSectorCount;
N    uint32_t u32ProgramIndex;
N    uint32_t u32ProgramCount;
N    uint16_t u16ByteCount;
N    uint8_t *pu8Buffer;
N    uint8_t *pu8Status;
N    uint8_t u8Status;
N    uint8_t u8Information[2];
N    int32_t i32Res = C_FAILED;
X    int32_t i32Res = (-1);
N
N    /* get result buffer pointer */
N    pu8Buffer = pu8Data;
N
N    /* get status pointer */
N    pu8Status = &u8Status;
N
N    /* check for valid data buffer pointer */
N    if (C_NULL == pu8Buffer)
X    if (((void*)0) == pu8Buffer)
N    {
N        return i32Res;
N    }
N
N    /* wait for cycle completion of previous program access */
N    i32QSPIC_WaitForCompletion(eController);
N
N    /* check status of flash */
N    if ((eQSPI_DeviceHldd == DEV_N25Q512A_3BYTE_ADR) || (eQSPI_DeviceHldd == DEV_N25Q512A_4BYTE_ADR))
N    {
N        do {
N            i32QSPIC_PgrmStatusFlagRead(eController, eDevice, pu8Status);
N        } while ((u8Status&QSPI_WE) == 0);
X        } while ((u8Status&0x80) == 0);
N    }
N    else
N    {
N        do {
N            i32QSPIC_PgrmStatusRead(eController, eDevice, pu8Status);
N        } while ((u8Status&QSPI_WIP) == 1);
X        } while ((u8Status&0x1) == 1);
N    }
N
N    /* calculate number of 64KB sectors to be erased */
N    u16EraseSectorCount = u32DataCount / SIZE_64KB;
X    u16EraseSectorCount = u32DataCount / 0x10000;
N    if (u32DataCount % SIZE_64KB != 0)
X    if (u32DataCount % 0x10000 != 0)
N    {
N      u16EraseSectorCount = u16EraseSectorCount + 1;
N    }
N
N    /* erase device */
N    for (u16EraseIndex=0; u16EraseIndex<u16EraseSectorCount; u16EraseIndex++)
N    {
N        /* enable writing */
N        i32QSPIC_PgrmWriteEnable(eController, eDevice);
N        /* erase 64KB sector */
N        i32QSPIC_PgrmSectErase(eController, eDevice, QSPIC_OPCODE_64KBS_ERASE, u32SpiPhysAddr + u16EraseIndex*SIZE_64KB);
X        i32QSPIC_PgrmSectErase(eController, eDevice, QSPIC_OPCODE_64KBS_ERASE, u32SpiPhysAddr + u16EraseIndex*0x10000);
N
N        if ((eQSPI_DeviceHldd == DEV_N25Q512A_3BYTE_ADR) || (eQSPI_DeviceHldd == DEV_N25Q512A_4BYTE_ADR))
N        {
N            i32QSPIC_PgrmGetRegister(eController, eDevice, 0x70, 1, &u8Information[0]);
N        }
N
N        /* display progress */
N     	  printf("Erase sector: %d\n", u16EraseIndex);
N
N        /* check status of flash */
N        if ((eQSPI_DeviceHldd == DEV_N25Q512A_3BYTE_ADR) || (eQSPI_DeviceHldd == DEV_N25Q512A_4BYTE_ADR))
N        {
N            do {
N                i32QSPIC_PgrmStatusFlagRead(eController, eDevice, pu8Status);
N            } while ((u8Status&QSPI_WE) == 0);
X            } while ((u8Status&0x80) == 0);
N        }
N        else
N        {
N            do {
N                i32QSPIC_PgrmStatusRead(eController, eDevice, pu8Status);
N            } while ((u8Status&QSPI_WIP) == 1);
X            } while ((u8Status&0x1) == 1);
N        }
N    }
N
N    /* calculate number of SIZE_256B blocks */
N    u32ProgramCount = u32DataCount / SIZE_256B;
X    u32ProgramCount = u32DataCount / 0x100;
N    if (u32DataCount % SIZE_256B != 0)
X    if (u32DataCount % 0x100 != 0)
N    {
N    	u32ProgramCount = u32ProgramCount + 1;
N    }
N
N    /* program device */
N    for (u32ProgramIndex=0; u32ProgramIndex<u32ProgramCount; u32ProgramIndex++)
N    {
N        /* enable writing */
N        i32QSPIC_PgrmWriteEnable(eController, eDevice);
N
N        /* calculate number of bytes to be written */
N        if ((u32DataCount-u32ProgramIndex*SIZE_256B)>=SIZE_256B)
X        if ((u32DataCount-u32ProgramIndex*0x100)>=0x100)
N        {
N            u16ByteCount = SIZE_256B;
X            u16ByteCount = 0x100;
N        }
N        else
N        {
N            u16ByteCount = u32DataCount - u32ProgramIndex*SIZE_256B;
X            u16ByteCount = u32DataCount - u32ProgramIndex*0x100;
N        }
N
N        /* write to flash */
N        i32QSPIC_PgrmPagePgrm(eController, eDevice, u32SpiPhysAddr + u32ProgramIndex*SIZE_256B, u16ByteCount, (pu8Data+u32ProgramIndex*SIZE_256B));
X        i32QSPIC_PgrmPagePgrm(eController, eDevice, u32SpiPhysAddr + u32ProgramIndex*0x100, u16ByteCount, (pu8Data+u32ProgramIndex*0x100));
N
N        /* check status of flash */
N        if ((eQSPI_DeviceHldd == DEV_N25Q512A_3BYTE_ADR) || (eQSPI_DeviceHldd == DEV_N25Q512A_4BYTE_ADR))
N        {
N            do {
N                i32QSPIC_PgrmStatusFlagRead(eController, eDevice, pu8Status);
N            } while ((u8Status&QSPI_WE) == 0);
X            } while ((u8Status&0x80) == 0);
N        }
N        else
N        {
N            do {
N                i32QSPIC_PgrmStatusRead(eController, eDevice, pu8Status);
N            } while ((u8Status&QSPI_WIP) == 1);
X            } while ((u8Status&0x1) == 1);
N        }
N    }
N
N    i32Res = C_SUCCESS;
X    i32Res = (0);
N
N    return i32Res;
N}
N
N/***************************************************************************/
N
N
N/************************* BEGIN of DISCLAIMER   *****************************
N
N- TOSHIBA is continually working to improve the quality and reliability of its
N  products. Nevertheless, semiconductor devices in general can malfunction or
N  fail due to their inherent electrical sensitivity and vulnerability to
N  physical stress. It is the responsibility of the buyer, when utilizing
N  TOSHIBA products, to comply with the standards of safety in making a safe
N  design for the entire system, and to avoid situations in which a malfunction
N  or failure of such TOSHIBA products could cause loss of human life, bodily
N  injury or damage to property.
N
N  In developing your designs, please ensure that TOSHIBA products are used
N  within specified operating ranges as set forth in the most recent TOSHIBA
N  products specifications. Also, please keep in mind the precautions and
N  conditions set forth in the ?Handling Guide for Semiconductor Devices,?
N  or ?TOSHIBA Semiconductor Reliability Handbook? etc..
N
N- The Toshiba products listed in this document are intended for usage in
N general electronics applications (computer, personal equipment, office
N  equipment, measuring equipment, industrial robotics, domestic appliances,
N  etc.). These Toshiba products are neither intended nor warranted for usage
N  in equipment that requires extraordinarily high quality and/or reliability
N  or a malfunction or failure of which may cause loss of human life or bodily
N  injury (?Unintended Usage?). Unintended Usage include atomic energy control
N  instruments, airplane or spaceship instruments, transportation instruments,
N  traffic signal instruments, combustion control instruments, medical
N  instruments, all types of safety devices, etc..
N  Unintended Usage of Toshiba products listed in this document shall be made
N  at the customer?s own risk.
N
N- Toshiba assumes no liability for any damage or losses (including but not
N  limited to, loss of business profit, business interruption, loss of business
N  information, and other pecuniary losses) occurring from the use of, or
N  inability to use, this product.
N
N- The products described in this document are subject to the foreign exchange
N  and foreign trade laws.
N
N- The products described in this document contain components made in the
N  United States and subject to export control of the U.S. authorities.
N  Diversion contrary to the U.S. law is prohibited.
N
N- The information contained herein is presented only as a guide for the
N  applications of our products. No responsibility is assumed by TOSHIBA
N  CORPORATION for any infringements of intellectual property or other rights
N  of the third parties which may result from its use. No license is granted by
N  implication or otherwise under any intellectual property or other rights
N  of TOSHIBA CORPORATION or others.
N
N- The information contained herein is subject to change without notice.
N
N****************************  END of DISCLAIMER *****************************/
N
