set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_global_assignment -name TOP_LEVEL_ENTITY fpga_top
############################################################################################
#                               Synthesis Options                                          #
############################################################################################

set_global_assignment -name FAMILY "Arria 10"
set_global_assignment -name DEVICE 10AX115U3F45E2SG
#set_global_assignment   -name  DEVICE 10AX115U3F45I2SGE2
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 1932
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 2
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100

set_global_assignment -name SMART_RECOMPILE OFF
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:33:52  DECEMBER 29, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Pro Edition"
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
#set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT EXTRA
set_global_assignment -name AUTO_RESERVE_CLKUSR_FOR_CALIBRATION OFF
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING OFF
set_global_assignment -name AUTO_DELAY_CHAINS_FOR_HIGH_FANOUT_INPUT_PINS ON
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name VERILOG_CONSTANT_LOOP_LIMIT 5000
#set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
#set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
set_global_assignment -name ADD_PASS_THROUGH_LOGIC_TO_INFERRED_RAMS OFF
set_global_assignment -name USE_HIGH_SPEED_ADDER ON
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
#set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
#set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ON
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name FITTER_EFFORT "AUTO FIT"
set_global_assignment -name ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION AUTO
set_global_assignment -name QII_AUTO_PACKED_REGISTERS AUTO
set_global_assignment -name MUX_RESTRUCTURE ON
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP ON
set_global_assignment -name OPTIMIZATION_MODE "HIGH PERFORMANCE EFFORT"
set_global_assignment -name PROGRAMMABLE_POWER_TECHNOLOGY_SETTING "FORCE ALL TILES WITH FAILING TIMING PATHS TO HIGH SPEED"
#set_global_assignment -name FITTER_AUTO_EFFORT_DESIRED_SLACK_MARGIN "0.2 ns"
set_global_assignment -name AUTO_GLOBAL_REGISTER_CONTROLS OFF

set_global_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON

# Enable Scrubbing. Set Divider to 2 when using D1 Device
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name INTERNAL_SCRUBBING ON
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO"
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING"
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_100MHZ

set_global_assignment -name VCCA_L_USER_VOLTAGE 1.8V
set_global_assignment -name VCCA_R_USER_VOLTAGE 1.8V
set_global_assignment -name VCCP_USER_VOLTAGE 0.95V
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 0.95V
set_global_assignment -name VCCBAT_USER_VOLTAGE 1.8V
set_global_assignment -name VCCERAM_USER_VOLTAGE 0.95V

set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

############################################################################################
#                       GLOBAL PINS                                                        #
############################################################################################

# Electrical standard assigments
set_instance_assignment -name IO_STANDARD "1.8-V" -to PwrGood
set_instance_assignment -name IO_STANDARD "1.8-V" -to Resetb
set_instance_assignment -name IO_STANDARD HCSL -to SYS_RefClk
set_instance_assignment -name IO_STANDARD HCSL -to "SYS_RefClk(n)"
# Assigned to LVDS as QUARTUS Pro 15.1.2 does not allow the HCSL for those pins
set_instance_assignment -name IO_STANDARD LVDS -to FAB_RefClk
set_instance_assignment -name IO_STANDARD LVDS -to "FAB_RefClk(n)"
set_instance_assignment -name IO_STANDARD HCSL -to HSSI_RefClk
set_instance_assignment -name IO_STANDARD HCSL -to "HSSI_RefClk(n)"
set_instance_assignment -name IO_STANDARD HCSL -to ETH_RefClk
set_instance_assignment -name IO_STANDARD HCSL -to "ETH_RefClk(n)"

set_instance_assignment -name IO_STANDARD "1.8-V" -to CLKUSR_inp
set_instance_assignment -name IO_STANDARD "1.8-V" -to CLKUSR_out

set_instance_assignment -name SLEW_RATE 0 -to CLKUSR_out

set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to CLKUSR_out

# Location assignments
set_location_assignment PIN_H22 -to PwrGood
set_location_assignment PIN_J22 -to Resetb

set_location_assignment PIN_T35 -to "SYS_RefClk(n)"
set_location_assignment PIN_T36 -to SYS_RefClk
set_location_assignment PIN_D19 -to "FAB_RefClk(n)"
set_location_assignment PIN_E19 -to FAB_RefClk
set_location_assignment PIN_AM9 -to HSSI_RefClk
set_location_assignment PIN_AM10 -to "HSSI_RefClk(n)"
set_location_assignment PIN_AV9 -to ETH_RefClk
set_location_assignment PIN_AV10 -to "ETH_RefClk(n)"

set_location_assignment PIN_AL32 -to CLKUSR_inp
set_location_assignment PIN_AK32 -to CLKUSR_out

############################################################################################
#                       MISCELANEOUS PINS                                                  #
############################################################################################

# Electrical standard assigments
set_instance_assignment -name IO_STANDARD "1.8-V" -to GPIO_a[4]
set_instance_assignment -name IO_STANDARD "1.8-V" -to GPIO_a[3]
set_instance_assignment -name IO_STANDARD "1.8-V" -to GPIO_a[2]
set_instance_assignment -name IO_STANDARD "1.8-V" -to GPIO_a[1]
set_instance_assignment -name IO_STANDARD "1.8-V" -to GPIO_a[0]
set_instance_assignment -name IO_STANDARD "1.8-V" -to GPIO_b[4]
set_instance_assignment -name IO_STANDARD "1.8-V" -to GPIO_b[3]
set_instance_assignment -name IO_STANDARD "1.8-V" -to GPIO_b[2]
set_instance_assignment -name IO_STANDARD "1.8-V" -to GPIO_b[1]
set_instance_assignment -name IO_STANDARD "1.8-V" -to GPIO_b[0]
set_instance_assignment -name IO_STANDARD "1.8-V" -to I2C0_scl
set_instance_assignment -name IO_STANDARD "1.8-V" -to I2C0_sda
set_instance_assignment -name IO_STANDARD "1.8-V" -to I2C0_rstn
set_instance_assignment -name IO_STANDARD "1.8-V" -to I2C1_scl
set_instance_assignment -name IO_STANDARD "1.8-V" -to I2C1_sda
set_instance_assignment -name IO_STANDARD "1.8-V" -to I2C1_rstn

set_instance_assignment -name SLEW_RATE 0 -to GPIO_a[4]
set_instance_assignment -name SLEW_RATE 0 -to GPIO_a[3]
set_instance_assignment -name SLEW_RATE 0 -to GPIO_a[2]
set_instance_assignment -name SLEW_RATE 0 -to GPIO_a[1]
set_instance_assignment -name SLEW_RATE 0 -to GPIO_a[0]
set_instance_assignment -name SLEW_RATE 0 -to GPIO_b[4]
set_instance_assignment -name SLEW_RATE 0 -to GPIO_b[3]
set_instance_assignment -name SLEW_RATE 0 -to GPIO_b[2]
set_instance_assignment -name SLEW_RATE 0 -to GPIO_b[1]
set_instance_assignment -name SLEW_RATE 0 -to GPIO_b[0]
set_instance_assignment -name SLEW_RATE 0 -to I2C0_scl
set_instance_assignment -name SLEW_RATE 0 -to I2C0_sda
set_instance_assignment -name SLEW_RATE 0 -to I2C0_rstn
set_instance_assignment -name SLEW_RATE 0 -to I2C1_scl
set_instance_assignment -name SLEW_RATE 0 -to I2C1_sda
set_instance_assignment -name SLEW_RATE 0 -to I2C1_rstn

#set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to GPIO_a_0
#set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to GPIO_b_0

#set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to GPIO_a[4]
#set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to GPIO_a[3]
#set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to GPIO_a[2]
#set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to GPIO_a[1]
#set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to GPIO_b[4]
#set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to GPIO_b[3]
#set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to GPIO_b[2]
#set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to GPIO_b[1]

#set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to I2C0_scl
#set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to I2C0_sda
#set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to I2C0_scl
#set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to I2C0_sda

# Location assignments
set_location_assignment PIN_AW29 -to GPIO_a[4]
set_location_assignment PIN_AV29 -to GPIO_a[3]
set_location_assignment PIN_AR27 -to GPIO_a[2]
set_location_assignment PIN_AP27 -to GPIO_a[1]
set_location_assignment PIN_AM28 -to GPIO_a[0]
set_location_assignment PIN_BA25 -to GPIO_b[4]
set_location_assignment PIN_BB26 -to GPIO_b[3]
set_location_assignment PIN_AW25 -to GPIO_b[2]
set_location_assignment PIN_BC26 -to GPIO_b[1]
set_location_assignment PIN_BA27 -to GPIO_b[0]

set_location_assignment PIN_AW27 -to I2C0_scl
set_location_assignment PIN_AU28 -to I2C0_sda
set_location_assignment PIN_AT28 -to I2C0_rstn
set_location_assignment PIN_AV26 -to I2C1_scl
set_location_assignment PIN_AP25 -to I2C1_sda
set_location_assignment PIN_AT26 -to I2C1_rstn

##############################################################################
#                                   HSSI Pins                                #
##############################################################################

# Electrical standard assignments
set_instance_assignment -name IO_STANDARD "1.8-V" -to HSSI_Resetb
set_instance_assignment -name IO_STANDARD "1.8-V" -to HSSI_Resetb_o
set_instance_assignment -name SLEW_RATE 0 -to HSSI_Resetb_o
set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to HSSI_Resetb_o

set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[0]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[1]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[2]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[3]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[4]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[5]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[6]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[7]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[8]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[9]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[10]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[11]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[12]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[13]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[14]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to HSSI_Tx[15]

set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[0]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[1]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[2]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[3]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[4]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[5]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[6]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[7]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[8]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[9]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[10]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[11]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[12]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[13]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[14]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Tx[15]

set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[0]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[1]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[2]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[3]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[4]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[5]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[6]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[7]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[8]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[9]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[10]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[11]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[12]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[13]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[14]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to HSSI_Rx[15]

set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[0]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[0]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[0]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[0]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[0]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[0]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[1]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[1]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[1]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[1]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[1]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[1]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[2]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[2]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[2]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[2]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[2]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[2]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[3]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[3]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[3]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[3]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[3]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[3]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[4]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[4]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[4]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[4]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[4]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[4]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[5]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[5]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[5]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[5]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[5]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[5]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[6]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[6]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[6]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[6]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[6]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[6]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[7]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[7]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[7]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[7]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[7]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[7]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[8]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[8]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[8]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[8]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[8]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[8]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[9]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[9]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[9]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[9]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[9]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[9]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[10]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[10]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[10]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[10]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[10]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[10]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[11]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[11]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[11]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[11]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[11]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[11]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[12]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[12]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[12]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[12]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[12]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[12]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[13]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[13]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[13]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[13]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[13]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[13]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[14]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[14]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[14]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[14]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[14]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[14]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to HSSI_Rx[15]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to HSSI_Rx[15]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to HSSI_Rx[15]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to HSSI_Rx[15]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to HSSI_Rx[15]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to HSSI_Rx[15]

# Location assignments
set_location_assignment PIN_AW30 -to HSSI_Resetb
set_location_assignment PIN_H21 -to HSSI_Resetb_o

set_location_assignment PIN_BB5 -to HSSI_Rx[0]
set_location_assignment PIN_AY5 -to HSSI_Rx[1]
set_location_assignment PIN_AW7 -to HSSI_Rx[2]
set_location_assignment PIN_AV5 -to HSSI_Rx[3]
set_location_assignment PIN_AU7 -to HSSI_Rx[4]
set_location_assignment PIN_AT5 -to HSSI_Rx[5]
set_location_assignment PIN_AR7 -to HSSI_Rx[6]
set_location_assignment PIN_AP5 -to HSSI_Rx[7]
set_location_assignment PIN_AJ7 -to HSSI_Rx[8]
set_location_assignment PIN_AH5 -to HSSI_Rx[9]
set_location_assignment PIN_AG7 -to HSSI_Rx[10]
set_location_assignment PIN_AF5 -to HSSI_Rx[11]
set_location_assignment PIN_AE7 -to HSSI_Rx[12]
set_location_assignment PIN_AD5 -to HSSI_Rx[13]
set_location_assignment PIN_AC7 -to HSSI_Rx[14]
set_location_assignment PIN_AB5 -to HSSI_Rx[15]
set_location_assignment PIN_BB6 -to "HSSI_Rx[0](n)"
set_location_assignment PIN_AY6 -to "HSSI_Rx[1](n)"
set_location_assignment PIN_AW8 -to "HSSI_Rx[2](n)"
set_location_assignment PIN_AV6 -to "HSSI_Rx[3](n)"
set_location_assignment PIN_AU8 -to "HSSI_Rx[4](n)"
set_location_assignment PIN_AT6 -to "HSSI_Rx[5](n)"
set_location_assignment PIN_AR8 -to "HSSI_Rx[6](n)"
set_location_assignment PIN_AP6 -to "HSSI_Rx[7](n)"
set_location_assignment PIN_AJ8 -to "HSSI_Rx[8](n)"
set_location_assignment PIN_AH6 -to "HSSI_Rx[9](n)"
set_location_assignment PIN_AG8 -to "HSSI_Rx[10](n)"
set_location_assignment PIN_AF6 -to "HSSI_Rx[11](n)"
set_location_assignment PIN_AE8 -to "HSSI_Rx[12](n)"
set_location_assignment PIN_AD6 -to "HSSI_Rx[13](n)"
set_location_assignment PIN_AC8 -to "HSSI_Rx[14](n)"
set_location_assignment PIN_AB6 -to "HSSI_Rx[15](n)"

set_location_assignment PIN_BA3 -to HSSI_Tx[0]
set_location_assignment PIN_AY1 -to HSSI_Tx[1]
set_location_assignment PIN_AW3 -to HSSI_Tx[2]
set_location_assignment PIN_AV1 -to HSSI_Tx[3]
set_location_assignment PIN_AU3 -to HSSI_Tx[4]
set_location_assignment PIN_AT1 -to HSSI_Tx[5]
set_location_assignment PIN_AR3 -to HSSI_Tx[6]
set_location_assignment PIN_AP1 -to HSSI_Tx[7]
set_location_assignment PIN_AJ3 -to HSSI_Tx[8]
set_location_assignment PIN_AH1 -to HSSI_Tx[9]
set_location_assignment PIN_AG3 -to HSSI_Tx[10]
set_location_assignment PIN_AF1 -to HSSI_Tx[11]
set_location_assignment PIN_AE3 -to HSSI_Tx[12]
set_location_assignment PIN_AD1 -to HSSI_Tx[13]
set_location_assignment PIN_AC3 -to HSSI_Tx[14]
set_location_assignment PIN_AB1 -to HSSI_Tx[15]
set_location_assignment PIN_BA4 -to "HSSI_Tx[0](n)"
set_location_assignment PIN_AY2 -to "HSSI_Tx[1](n)"
set_location_assignment PIN_AW4 -to "HSSI_Tx[2](n)"
set_location_assignment PIN_AV2 -to "HSSI_Tx[3](n)"
set_location_assignment PIN_AU4 -to "HSSI_Tx[4](n)"
set_location_assignment PIN_AT2 -to "HSSI_Tx[5](n)"
set_location_assignment PIN_AR4 -to "HSSI_Tx[6](n)"
set_location_assignment PIN_AP2 -to "HSSI_Tx[7](n)"
set_location_assignment PIN_AJ4 -to "HSSI_Tx[8](n)"
set_location_assignment PIN_AH2 -to "HSSI_Tx[9](n)"
set_location_assignment PIN_AG4 -to "HSSI_Tx[10](n)"
set_location_assignment PIN_AF2 -to "HSSI_Tx[11](n)"
set_location_assignment PIN_AE4 -to "HSSI_Tx[12](n)"
set_location_assignment PIN_AD2 -to "HSSI_Tx[13](n)"
set_location_assignment PIN_AC4 -to "HSSI_Tx[14](n)"
set_location_assignment PIN_AB2 -to "HSSI_Tx[15](n)"

############################################################################################
#                                  KTI Pins                                                #
############################################################################################

# Electrical standard assignments
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[0]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[1]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[2]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[3]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[4]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[5]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[6]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[7]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[8]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[9]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[10]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[11]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[12]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[13]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[14]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[15]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[16]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[17]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[18]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[19]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[20]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[21]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[22]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Tx[23]

set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[0]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[1]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[2]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[3]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[4]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[5]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[6]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[7]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[8]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[9]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[10]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[11]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[12]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[13]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[14]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[15]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[16]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[17]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[18]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[19]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[20]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[21]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[22]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to UPI_Rx[23]

# Location assignments
set_location_assignment PIN_C34 -to UPI_Rx[23]
set_location_assignment PIN_C33 -to "UPI_Rx[23](n)"
set_location_assignment PIN_E34 -to UPI_Rx[22]
set_location_assignment PIN_E33 -to "UPI_Rx[22](n)"
set_location_assignment PIN_B36 -to UPI_Rx[21]
set_location_assignment PIN_B35 -to "UPI_Rx[21](n)"
set_location_assignment PIN_D36 -to UPI_Rx[20]
set_location_assignment PIN_D35 -to "UPI_Rx[20](n)"
set_location_assignment PIN_F36 -to UPI_Rx[19]
set_location_assignment PIN_F35 -to "UPI_Rx[19](n)"
set_location_assignment PIN_C38 -to UPI_Rx[18]
set_location_assignment PIN_C37 -to "UPI_Rx[18](n)"
set_location_assignment PIN_E38 -to UPI_Rx[17]
set_location_assignment PIN_E37 -to "UPI_Rx[17](n)"
set_location_assignment PIN_D40 -to UPI_Rx[16]
set_location_assignment PIN_D39 -to "UPI_Rx[16](n)"
set_location_assignment PIN_G38 -to UPI_Rx[15]
set_location_assignment PIN_G37 -to "UPI_Rx[15](n)"
set_location_assignment PIN_F40 -to UPI_Rx[14]
set_location_assignment PIN_F39 -to "UPI_Rx[14](n)"
set_location_assignment PIN_H40 -to UPI_Rx[13]
set_location_assignment PIN_H39 -to "UPI_Rx[13](n)"
set_location_assignment PIN_J38 -to UPI_Rx[12]
set_location_assignment PIN_J37 -to "UPI_Rx[12](n)"
set_location_assignment PIN_K40 -to UPI_Rx[11]
set_location_assignment PIN_K39 -to "UPI_Rx[11](n)"
set_location_assignment PIN_L38 -to UPI_Rx[10]
set_location_assignment PIN_L37 -to "UPI_Rx[10](n)"
set_location_assignment PIN_M40 -to UPI_Rx[9]
set_location_assignment PIN_M39 -to "UPI_Rx[9](n)"
set_location_assignment PIN_N38 -to UPI_Rx[8]
set_location_assignment PIN_N37 -to "UPI_Rx[8](n)"
set_location_assignment PIN_P40 -to UPI_Rx[7]
set_location_assignment PIN_P39 -to "UPI_Rx[7](n)"
set_location_assignment PIN_R38 -to UPI_Rx[6]
set_location_assignment PIN_R37 -to "UPI_Rx[6](n)"
set_location_assignment PIN_T40 -to UPI_Rx[5]
set_location_assignment PIN_T39 -to "UPI_Rx[5](n)"
set_location_assignment PIN_U38 -to UPI_Rx[4]
set_location_assignment PIN_U37 -to "UPI_Rx[4](n)"
set_location_assignment PIN_V40 -to UPI_Rx[3]
set_location_assignment PIN_V39 -to "UPI_Rx[3](n)"
set_location_assignment PIN_W38 -to UPI_Rx[2]
set_location_assignment PIN_W37 -to "UPI_Rx[2](n)"
set_location_assignment PIN_Y40 -to UPI_Rx[1]
set_location_assignment PIN_Y39 -to "UPI_Rx[1](n)"
set_location_assignment PIN_AA38 -to UPI_Rx[0]
set_location_assignment PIN_AA37 -to "UPI_Rx[0](n)"
set_location_assignment PIN_A34 -to UPI_Tx[23]
set_location_assignment PIN_A33 -to "UPI_Tx[23](n)"
set_location_assignment PIN_A38 -to UPI_Tx[22]
set_location_assignment PIN_A37 -to "UPI_Tx[22](n)"
set_location_assignment PIN_B40 -to UPI_Tx[21]
set_location_assignment PIN_B39 -to "UPI_Tx[21](n)"
set_location_assignment PIN_A42 -to UPI_Tx[20]
set_location_assignment PIN_A41 -to "UPI_Tx[20](n)"
set_location_assignment PIN_B44 -to UPI_Tx[19]
set_location_assignment PIN_B43 -to "UPI_Tx[19](n)"
set_location_assignment PIN_C42 -to UPI_Tx[18]
set_location_assignment PIN_C41 -to "UPI_Tx[18](n)"
set_location_assignment PIN_D44 -to UPI_Tx[17]
set_location_assignment PIN_D43 -to "UPI_Tx[17](n)"
set_location_assignment PIN_E42 -to UPI_Tx[16]
set_location_assignment PIN_E41 -to "UPI_Tx[16](n)"
set_location_assignment PIN_F44 -to UPI_Tx[15]
set_location_assignment PIN_F43 -to "UPI_Tx[15](n)"
set_location_assignment PIN_G42 -to UPI_Tx[14]
set_location_assignment PIN_G41 -to "UPI_Tx[14](n)"
set_location_assignment PIN_H44 -to UPI_Tx[13]
set_location_assignment PIN_H43 -to "UPI_Tx[13](n)"
set_location_assignment PIN_J42 -to UPI_Tx[12]
set_location_assignment PIN_J41 -to "UPI_Tx[12](n)"
set_location_assignment PIN_K44 -to UPI_Tx[11]
set_location_assignment PIN_K43 -to "UPI_Tx[11](n)"
set_location_assignment PIN_L42 -to UPI_Tx[10]
set_location_assignment PIN_L41 -to "UPI_Tx[10](n)"
set_location_assignment PIN_M44 -to UPI_Tx[9]
set_location_assignment PIN_M43 -to "UPI_Tx[9](n)"
set_location_assignment PIN_N42 -to UPI_Tx[8]
set_location_assignment PIN_N41 -to "UPI_Tx[8](n)"
set_location_assignment PIN_P44 -to UPI_Tx[7]
set_location_assignment PIN_P43 -to "UPI_Tx[7](n)"
set_location_assignment PIN_R42 -to UPI_Tx[6]
set_location_assignment PIN_R41 -to "UPI_Tx[6](n)"
set_location_assignment PIN_T44 -to UPI_Tx[5]
set_location_assignment PIN_T43 -to "UPI_Tx[5](n)"
set_location_assignment PIN_U42 -to UPI_Tx[4]
set_location_assignment PIN_U41 -to "UPI_Tx[4](n)"
set_location_assignment PIN_V44 -to UPI_Tx[3]
set_location_assignment PIN_V43 -to "UPI_Tx[3](n)"
set_location_assignment PIN_W42 -to UPI_Tx[2]
set_location_assignment PIN_W41 -to "UPI_Tx[2](n)"
set_location_assignment PIN_Y44 -to UPI_Tx[1]
set_location_assignment PIN_Y43 -to "UPI_Tx[1](n)"
set_location_assignment PIN_AA42 -to UPI_Tx[0]
set_location_assignment PIN_AA41 -to "UPI_Tx[0](n)"

# Tuned UPI PHY analog settings based on FPGA-to-FPGA high-speed serial interface
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[0]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[1]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[2]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[3]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[4]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[5]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[6]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[7]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[8]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[9]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[10]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[11]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[12]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[13]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[14]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[15]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[16]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[17]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[18]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[19]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[20]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[21]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[22]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Rx[23]

set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[0]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[1]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[2]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[3]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[4]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[5]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[6]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[7]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[8]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[9]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[10]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[11]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[12]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[13]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[14]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[15]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[16]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[17]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[18]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[19]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[20]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[21]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[22]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to UPI_Tx[23]

set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[0]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[1]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[2]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[3]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[4]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[5]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[6]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[7]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[8]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[9]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[10]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[11]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[12]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[13]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[14]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[15]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[16]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[17]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[18]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[19]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[20]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[21]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[22]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_14 -to UPI_Rx[23]

set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[0]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[1]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[2]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[3]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[4]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[5]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[6]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[7]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[8]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[9]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[10]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[11]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[12]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[13]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[14]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[15]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[16]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[17]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[18]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[19]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[20]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[21]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[22]
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL RADP_VGA_SEL_4 -to UPI_Rx[23]

set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[0]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[1]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[2]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[3]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[4]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[5]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[6]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[7]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[8]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[9]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[10]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[11]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[12]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[13]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[14]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[15]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[16]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[17]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[18]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[19]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[20]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[21]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[22]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R2 -to UPI_Rx[23]

set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[0]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[1]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[2]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[3]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[4]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[5]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[6]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[7]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[8]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[9]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[10]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[11]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[12]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[13]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[14]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[15]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[16]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[17]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[18]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[19]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[20]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[21]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[22]
set_instance_assignment -name XCVR_A10_TX_TERM_SEL R_R2 -to UPI_Tx[23]

set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[0]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[1]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[2]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[3]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[4]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[5]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[6]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[7]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[8]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[9]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[10]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[11]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[12]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[13]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[14]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[15]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[16]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[17]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[18]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[19]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[20]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[21]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[22]
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 31 -to UPI_Tx[23]

set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[0]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[1]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[2]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[3]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[4]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[5]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[6]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[7]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[8]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[9]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[10]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[11]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[12]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[13]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[14]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[15]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[16]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[17]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[18]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[19]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[20]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[21]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[22]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 2 -to UPI_Tx[23]

set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[0]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[1]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[2]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[3]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[4]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[5]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[6]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[7]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[8]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[9]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[10]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[11]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[12]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[13]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[14]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[15]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[16]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[17]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[18]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[19]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[20]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[21]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[22]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T FIR_PRE_1T_NEG -to UPI_Tx[23]

set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[0]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[1]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[2]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[3]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[4]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[5]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[6]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[7]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[8]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[9]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[10]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[11]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[12]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[13]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[14]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[15]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[16]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[17]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[18]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[19]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[20]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[21]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[22]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 8 -to UPI_Tx[23]

set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[0]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[1]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[2]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[3]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[4]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[5]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[6]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[7]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[8]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[9]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[10]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[11]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[12]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[13]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[14]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[15]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[16]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[17]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[18]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[19]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[20]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[21]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[22]
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP FIR_POST_1T_NEG -to UPI_Tx[23]

set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[0]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[1]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[2]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[3]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[4]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[5]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[6]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[7]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[8]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[9]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[10]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[11]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[12]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[13]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[14]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[15]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[16]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[17]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[18]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[19]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[20]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[21]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[22]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to UPI_Rx[23]

############################################################################################
#                               PCIE Pins                                                  #
############################################################################################

# Electrical standard assignments
set_instance_assignment -name IO_STANDARD "1.8-V" -to PCIE0_Resetb
set_instance_assignment -name IO_STANDARD "1.8-V" -to PCIE0_Resetb_o
set_instance_assignment -name SLEW_RATE 0 -to PCIE0_Resetb_o
set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to PCIE0_Resetb_o

set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE0_Tx[0]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE0_Tx[1]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE0_Tx[2]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE0_Tx[3]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE0_Tx[4]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE0_Tx[5]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE0_Tx[6]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE0_Tx[7]

set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE0_Rx[0]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE0_Rx[1]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE0_Rx[2]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE0_Rx[3]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE0_Rx[4]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE0_Rx[5]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE0_Rx[6]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE0_Rx[7]

set_instance_assignment -name IO_STANDARD "1.8-V" -to PCIE1_Resetb
set_instance_assignment -name IO_STANDARD "1.8-V" -to PCIE1_Resetb_o
set_instance_assignment -name SLEW_RATE 0 -to PCIE1_Resetb_o
set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to PCIE1_Resetb_o

set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE1_Tx[0]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE1_Tx[1]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE1_Tx[2]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE1_Tx[3]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE1_Tx[4]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE1_Tx[5]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE1_Tx[6]
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to PCIE1_Tx[7]

set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE1_Rx[0]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE1_Rx[1]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE1_Rx[2]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE1_Rx[3]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE1_Rx[4]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE1_Rx[5]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE1_Rx[6]
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to PCIE1_Rx[7]

set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Rx[0]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE0_Rx[0]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE0_Rx[0]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE0_Rx[0]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE0_Rx[0]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE0_Rx[0]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Rx[1]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE0_Rx[1]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE0_Rx[1]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE0_Rx[1]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE0_Rx[1]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE0_Rx[1]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Rx[2]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE0_Rx[2]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE0_Rx[2]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE0_Rx[2]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE0_Rx[2]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE0_Rx[2]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Rx[3]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE0_Rx[3]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE0_Rx[3]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE0_Rx[3]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE0_Rx[3]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE0_Rx[3]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Rx[4]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE0_Rx[4]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE0_Rx[4]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE0_Rx[4]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE0_Rx[4]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE0_Rx[4]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Rx[5]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE0_Rx[5]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE0_Rx[5]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE0_Rx[5]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE0_Rx[5]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE0_Rx[5]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Rx[6]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE0_Rx[6]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE0_Rx[6]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE0_Rx[6]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE0_Rx[6]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE0_Rx[6]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Rx[7]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE0_Rx[7]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE0_Rx[7]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE0_Rx[7]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE0_Rx[7]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE0_Rx[7]

set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Tx[0]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Tx[1]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Tx[2]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Tx[3]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Tx[4]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Tx[5]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Tx[6]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE0_Tx[7]

set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Rx[0]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE1_Rx[0]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE1_Rx[0]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE1_Rx[0]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE1_Rx[0]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE1_Rx[0]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Rx[1]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE1_Rx[1]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE1_Rx[1]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE1_Rx[1]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE1_Rx[1]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE1_Rx[1]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Rx[2]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE1_Rx[2]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE1_Rx[2]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE1_Rx[2]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE1_Rx[2]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE1_Rx[2]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Rx[3]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE1_Rx[3]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE1_Rx[3]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE1_Rx[3]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE1_Rx[3]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE1_Rx[3]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Rx[4]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE1_Rx[4]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE1_Rx[4]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE1_Rx[4]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE1_Rx[4]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE1_Rx[4]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Rx[5]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE1_Rx[5]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE1_Rx[5]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE1_Rx[5]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE1_Rx[5]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE1_Rx[5]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Rx[6]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE1_Rx[6]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE1_Rx[6]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE1_Rx[6]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE1_Rx[6]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE1_Rx[6]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Rx[7]
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to PCIE1_Rx[7]
set_instance_assignment -name XCVR_A10_RX_TERM_SEL R_R1 -to PCIE1_Rx[7]
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM STG1_GAIN7 -to PCIE1_Rx[7]
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE NON_S1_MODE -to PCIE1_Rx[7]
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S RADP_CTLE_ACGAIN_4S_7 -to PCIE1_Rx[7]

set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Tx[0]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Tx[1]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Tx[2]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Tx[3]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Tx[4]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Tx[5]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Tx[6]
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_0V -to PCIE1_Tx[7]

# PCIe Port 0 Pins -> Schematic PCIe Endpoint Unit 1 (MCP lower octet)
set_location_assignment PIN_BA30 -to PCIE0_Resetb
set_location_assignment PIN_P22 -to PCIE0_Resetb_o

set_location_assignment PIN_AJ42 -to PCIE0_Tx[0]
set_location_assignment PIN_AH44 -to PCIE0_Tx[1]
set_location_assignment PIN_AG42 -to PCIE0_Tx[2]
set_location_assignment PIN_AF44 -to PCIE0_Tx[3]
set_location_assignment PIN_AE42 -to PCIE0_Tx[4]
set_location_assignment PIN_AD44 -to PCIE0_Tx[5]
set_location_assignment PIN_AC42 -to PCIE0_Tx[6]
set_location_assignment PIN_AB44 -to PCIE0_Tx[7]
set_location_assignment PIN_AJ41 -to "PCIE0_Tx[0](n)"
set_location_assignment PIN_AH43 -to "PCIE0_Tx[1](n)"
set_location_assignment PIN_AG41 -to "PCIE0_Tx[2](n)"
set_location_assignment PIN_AF43 -to "PCIE0_Tx[3](n)"
set_location_assignment PIN_AE41 -to "PCIE0_Tx[4](n)"
set_location_assignment PIN_AD43 -to "PCIE0_Tx[5](n)"
set_location_assignment PIN_AC41 -to "PCIE0_Tx[6](n)"
set_location_assignment PIN_AB43 -to "PCIE0_Tx[7](n)"

set_location_assignment PIN_AJ38 -to PCIE0_Rx[0]
set_location_assignment PIN_AH40 -to PCIE0_Rx[1]
set_location_assignment PIN_AG38 -to PCIE0_Rx[2]
set_location_assignment PIN_AF40 -to PCIE0_Rx[3]
set_location_assignment PIN_AE38 -to PCIE0_Rx[4]
set_location_assignment PIN_AD40 -to PCIE0_Rx[5]
set_location_assignment PIN_AC38 -to PCIE0_Rx[6]
set_location_assignment PIN_AB40 -to PCIE0_Rx[7]
set_location_assignment PIN_AJ37 -to "PCIE0_Rx[0](n)"
set_location_assignment PIN_AH39 -to "PCIE0_Rx[1](n)"
set_location_assignment PIN_AG37 -to "PCIE0_Rx[2](n)"
set_location_assignment PIN_AF39 -to "PCIE0_Rx[3](n)"
set_location_assignment PIN_AE37 -to "PCIE0_Rx[4](n)"
set_location_assignment PIN_AD39 -to "PCIE0_Rx[5](n)"
set_location_assignment PIN_AC37 -to "PCIE0_Rx[6](n)"
set_location_assignment PIN_AB39 -to "PCIE0_Rx[7](n)"

# PCIe Port 1 Pins -> Schematic PCIe Endpoint Unit 0 (MCP upper octet)
set_location_assignment PIN_BC31 -to PCIE1_Resetb
set_location_assignment PIN_N22 -to PCIE1_Resetb_o

set_location_assignment PIN_BA42 -to PCIE1_Tx[0]
set_location_assignment PIN_AY44 -to PCIE1_Tx[1]
set_location_assignment PIN_AW42 -to PCIE1_Tx[2]
set_location_assignment PIN_AV44 -to PCIE1_Tx[3]
set_location_assignment PIN_AU42 -to PCIE1_Tx[4]
set_location_assignment PIN_AT44 -to PCIE1_Tx[5]
set_location_assignment PIN_AR42 -to PCIE1_Tx[6]
set_location_assignment PIN_AP44 -to PCIE1_Tx[7]
set_location_assignment PIN_BA41 -to "PCIE1_Tx[0](n)"
set_location_assignment PIN_AY43 -to "PCIE1_Tx[1](n)"
set_location_assignment PIN_AW41 -to "PCIE1_Tx[2](n)"
set_location_assignment PIN_AV43 -to "PCIE1_Tx[3](n)"
set_location_assignment PIN_AU41 -to "PCIE1_Tx[4](n)"
set_location_assignment PIN_AT43 -to "PCIE1_Tx[5](n)"
set_location_assignment PIN_AR41 -to "PCIE1_Tx[6](n)"
set_location_assignment PIN_AP43 -to "PCIE1_Tx[7](n)"

set_location_assignment PIN_BB40 -to PCIE1_Rx[0]
set_location_assignment PIN_AY40 -to PCIE1_Rx[1]
set_location_assignment PIN_AW38 -to PCIE1_Rx[2]
set_location_assignment PIN_AV40 -to PCIE1_Rx[3]
set_location_assignment PIN_AU38 -to PCIE1_Rx[4]
set_location_assignment PIN_AT40 -to PCIE1_Rx[5]
set_location_assignment PIN_AR38 -to PCIE1_Rx[6]
set_location_assignment PIN_AP40 -to PCIE1_Rx[7]
set_location_assignment PIN_BB39 -to "PCIE1_Rx[0](n)"
set_location_assignment PIN_AY39 -to "PCIE1_Rx[1](n)"
set_location_assignment PIN_AW37 -to "PCIE1_Rx[2](n)"
set_location_assignment PIN_AV39 -to "PCIE1_Rx[3](n)"
set_location_assignment PIN_AU37 -to "PCIE1_Rx[4](n)"
set_location_assignment PIN_AT39 -to "PCIE1_Rx[5](n)"
set_location_assignment PIN_AR37 -to "PCIE1_Rx[6](n)"
set_location_assignment PIN_AP39 -to "PCIE1_Rx[7](n)"
 
##############################################################################
#                                  SMBus Pins                                #
##############################################################################

# Electrical standard assignments
set_instance_assignment -name IO_STANDARD "1.8-V" -to SMB_Clk
set_instance_assignment -name IO_STANDARD "1.8-V" -to SMB_Data

# Location assignments
set_location_assignment PIN_C17 -to SMB_Clk
set_location_assignment PIN_A18 -to SMB_Data

set_instance_assignment -name SLEW_RATE 0 -to SMB_Clk
set_instance_assignment -name SLEW_RATE 0 -to SMB_Data

set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to SMB_Clk
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to SMB_Data

##############################################################################
#                                  FME Pins                                  #
##############################################################################

# Electrical standard assignments
set_instance_assignment -name IO_STANDARD "1.8-V" -to FME_Mbp_N
set_instance_assignment -name IO_STANDARD "1.8-V" -to FME_ProcHot_N
set_instance_assignment -name IO_STANDARD "1.8-V" -to FME_RCerror_N
set_instance_assignment -name IO_STANDARD "1.8-V" -to FME_ThermTrip
set_instance_assignment -name IO_STANDARD "1.8-V" -to FME_OverClk[0]
set_instance_assignment -name IO_STANDARD "1.8-V" -to FME_OverClk[1]
set_instance_assignment -name IO_STANDARD "1.8-V" -to FME_OverClk[2]

set_instance_assignment -name SLEW_RATE 0 -to FME_RCerror_N
set_instance_assignment -name SLEW_RATE 0 -to FME_ThermTrip
set_instance_assignment -name SLEW_RATE 1 -to FME_OverClk[0]
set_instance_assignment -name SLEW_RATE 0 -to FME_OverClk[1]
set_instance_assignment -name SLEW_RATE 0 -to FME_OverClk[2]

set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to FME_RCerror_N
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to FME_ThermTrip
set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to FME_OverClk[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to FME_OverClk[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to FME_OverClk[0]

set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to FME_OverClk[0]

# Location assignments
set_location_assignment PIN_AW33 -to FME_Mbp_N
set_location_assignment PIN_H19 -to FME_ProcHot_N
set_location_assignment PIN_R22 -to FME_ThermTrip
set_location_assignment PIN_R20 -to FME_RCerror_N
set_location_assignment PIN_G20 -to FME_OverClk[0]
set_location_assignment PIN_F22 -to FME_OverClk[1]
set_location_assignment PIN_L22 -to FME_OverClk[2]

############################################################################################
#                                TOP Files                                                 #
############################################################################################
#set_global_assignment -name SDC_FILE            ./syn/top/setup/jtag_timing.sdc
# HSSI_ETH SDC needs to be listed before the derive_pll_clocks command being called in fpga_top.sdc
############################################################################################
#                               hssi_eth Files                                                 #
############################################################################################

# ETH Common files
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/hsl_files
#
## ETH XCVRs and PLLs
#set_global_assignment -name MISC_FILE ./rtl/hssi_eth/fpll_r.ip
#set_global_assignment -name MISC_FILE ./rtl/hssi_eth/fpll_t.ip
#set_global_assignment -name MISC_FILE ./rtl/hssi_eth/pll_atxpll/altera_xcvr_atx_pll_ip.ip
#set_global_assignment -name MISC_FILE ./rtl/hssi_eth/native_xcvr.ip
#
#
## ETH_4x10G
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/e10/eth_traffic_controller
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/e10/eth_traffic_controller/crc32
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/e10/eth_traffic_controller/crc32/crc32_lib
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/e10/mac/altera_eth_10g_mac/alt_em10g32_160/synth
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/e10/mac/altera_eth_10g_mac/alt_em10g32_160/synth/rtl
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/e10/mac/altera_eth_10g_mac/alt_em10g32_160/synth/adapters/altera_eth_avalon_st_adapter
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/e10/mac/altera_eth_10g_mac/alt_em10g32_160/synth/adapters/altera_eth_avalon_mm_adapter
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/e10/mac/altera_eth_10g_mac/alt_em10g32_160/synth/adapters/altera_eth_xgmii_width_adaptor
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/e10/address_decoder/address_decode/altera_merlin_router_160/synth
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/e10/address_decoder/address_decode/altera_merlin_multiplexer_160/synth
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/e10/address_decoder/address_decode/altera_merlin_demultiplexer_160/synth
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/e10/address_decoder/address_decode/altera_merlin_burst_adapter_160/synth
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/e10/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_160/synth
#
#
## ETH_2x40G
#set_global_assignment -name SEARCH_PATH ./rtl/hssi_eth/e40/alt_eth_ultra_160/synth
#
## PLL PLACEMENT
#set_location_assignment HSSIPMALCPLL_4EB -to inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst
#set_location_assignment FPLL_4DB -to inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|fpll_inst
#set_location_assignment FPLL_4CT -to inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|fpll_inst
##set_location_assignment FPLL_4CB         -to inst_fiu_top|inst_hssi_eth|pll_rpre|xcvr_fpll_a10_0|fpll_inst
#
## Assign clocks from SR to PR to global net
#set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk*
#set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk*

############################################################################################
#                               USER_CLK Files                                             #
############################################################################################

# USER_CLK

# location assignments for user clk pll
#set_location_assignment FPLL_4ET -to inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst
#set_location_assignment FPLLREFCLKSELECT_4ET -to inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_refclk_select_inst

##################################################################################
#                           UPI/CCI/Cache/Tag Files                              #
##################################################################################





############################################################################################
#                               PCIE Files                                                 #
############################################################################################



#set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/pcie/ips/quartus_pro_16.0.1/pcie1_ep_g3x8/pcie1_ep_g3x8/altera_xcvr_native_a10_160/synth/pcie1_ep_g3x8_altera_xcvr_native_a10_160_rvigzly.sv
#set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/pcie/ips/quartus_pro_16.0.1/pcie1_ep_g3x8/pcie1_ep_g3x8/altera_xcvr_atx_pll_a10_160/synth/pcie1_ep_g3x8_altera_xcvr_atx_pll_a10_160_xdpo2jq.sv


############################################################################################
#                               SMBUS Files                                                #
############################################################################################



############################################################################################
#                              Fabric Files                                                #
############################################################################################




set_instance_assignment -name GLOBAL_SIGNAL OFF -to "*ccip_fabric_top:inst_ccip_frabic_top|ccie_t_cdc:inst_pcie*_cdc|c32ui_SoftReset_q"
set_instance_assignment -name GLOBAL_SIGNAL OFF -to "*async_fifo:inst_async_C*Tx_fifo|dcfifo*rdaclr*"
set_instance_assignment -name GLOBAL_SIGNAL OFF -to "*inst_pcie*_cdc|async_fifo:inst_async_C*Rx_fifo|dcfifo*rdaclr*"

set_instance_assignment -name QII_AUTO_PACKED_REGISTERS "MINIMIZE AREA" -to *inst_ccip_fabric_top|inst_qpi_cdc|inst_sync_C0Tx_fifo|inst_gram_sdp
set_instance_assignment -name QII_AUTO_PACKED_REGISTERS "MINIMIZE AREA" -to *inst_ccip_fabric_top|inst_qpi_cdc|inst_sync_C1Tx_fifo|inst_gram_sdp

set_instance_assignment -name QII_AUTO_PACKED_REGISTERS "MINIMIZE AREA" -to *inst_ccip_fabric_top|inst_cvl_top|gen_ccip_ports[0].inst_ccip_front_end|inst_C0Tx_fifo|inst_gram_sdp
set_instance_assignment -name QII_AUTO_PACKED_REGISTERS "MINIMIZE AREA" -to *inst_ccip_fabric_top|inst_cvl_top|gen_ccip_ports[0].inst_ccip_front_end|inst_C1Tx_fifo|inst_gram_sdp
set_instance_assignment -name QII_AUTO_PACKED_REGISTERS "MINIMIZE AREA" -to *inst_ccip_fabric_top|inst_cvl_top|gen_ccip_ports[0].inst_ccip_front_end|inst_CfgTx_fifo_cdc|inst_gram_sdp


############################################################################################
#                                 IOMMU Files                                              #
############################################################################################

#set_global_assignment -name SEARCH_PATH ./rtl/iommu/lib

# Select ONLY one of the following two files to be included.
#set_global_assignment -name VQM_FILE ./rtl/iommu/syn/iommu_skx_fpga_reduced_memory.vqm

############################################################################################
#                               FME Files                                                  #
############################################################################################

# PT_MNGR

# FME

############################################################################################
#                               FIU Files                                                  #
############################################################################################


############################################################################################
#                               PARTIAL RECONFIGURATION                                    #
############################################################################################

# Specify PR Partition and turn PR ON for that partition
set_instance_assignment -name PARTITION persona1 -to inst_green_bs
set_instance_assignment -name PARTIAL_RECONFIGURATION_PARTITION ON -to inst_green_bs

# Lock ccip_interface_reg in blue bs close to SR & PR interface
set_instance_assignment -name PLACE_REGION "72 4 74 224" -to inst_blue_ccip_interface_reg
set_instance_assignment -name RESERVE_PLACE_REGION OFF -to inst_blue_ccip_interface_reg
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to inst_blue_ccip_interface_reg

# Reserve Exclusive Placement and Routing region for Persona1
set_instance_assignment -name PLACE_REGION "75 4 200 224;201 119 224 224" -to inst_green_bs
set_instance_assignment -name RESERVE_PLACE_REGION ON -to inst_green_bs
set_instance_assignment -name ROUTE_REGION "0 0 224 224" -to inst_green_bs
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to inst_green_bs

# FloorPlan I/OPORTs in PR region

# HSSI ETH FP
#set_instance_assignment -name PLACE_REGION "201 0 224 118" -to inst_fiu_top|inst_hssi_eth
#set_instance_assignment -name RESERVE_PLACE_REGION ON -to inst_fiu_top|inst_hssi_eth
#set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to inst_fiu_top|inst_hssi_eth

# south floorplan
set_instance_assignment -name PLACE_REGION "50 0 125 3" -to inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl
set_instance_assignment -name RESERVE_PLACE_REGION OFF -to inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl

set_instance_assignment -name PLACE_REGION "30 0 200 3" -to inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|gen_ccip_ports*|inst_remote_green_stp
set_instance_assignment -name RESERVE_PLACE_REGION OFF -to inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|gen_ccip_ports*|inst_remote_green_stp
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|gen_ccip_ports*|inst_remote_green_stp

set_instance_assignment -name PLACE_REGION "30 0 200 3" -to auto_fab_0
set_instance_assignment -name RESERVE_PLACE_REGION OFF -to auto_fab_0
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to auto_fab_0

# BBS sub-floorplan 
set_instance_assignment -name PLACE_REGION "0 136 30 224" -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst

set_instance_assignment -name PLACE_REGION "2 168 16 189" -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|mac|ltssm_top|ltssm_com_inst
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|mac|ltssm_top|ltssm_com_inst

set_instance_assignment -name PLACE_REGION "2 168 16 189" -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|mac|rx_top|rx_l0cdet
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|mac|rx_top|rx_l0cdet

set_instance_assignment -name PLACE_REGION "2 168 16 189" -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|mac|tx_top|tx_l0cgen
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|mac|tx_top|tx_l0cgen

set_instance_assignment -name PLACE_REGION "0 59 29 113" -to inst_fiu_top|inst_pcie0_ccib_top
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to inst_fiu_top|inst_pcie0_ccib_top

set_instance_assignment -name PLACE_REGION "0 1 29 58" -to inst_fiu_top|inst_pcie1_ccib_top
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to inst_fiu_top|inst_pcie1_ccib_top

# FIX Fitter issue: Explicit clock assignments for UPI clocks to prevent clock reservvation in adjacent splines
# Region 0- Clocks 23:18
set_instance_assignment -name CLOCK_REGION 0 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[18].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 0 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[18].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 0 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[19].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 0 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[19].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 0 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[20].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 0 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[20].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 0 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[21].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 0 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[21].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 0 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[22].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 0 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[22].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 0 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[23].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 0 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[23].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
# Region 1- Clocks 17:12
set_instance_assignment -name CLOCK_REGION 1 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[17].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 1 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[17].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 1 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[16].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 1 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[16].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 1 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[15].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 1 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[15].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 1 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[14].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 1 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[14].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 1 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[13].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 1 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[13].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 1 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[12].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 1 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[12].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
# Region 2- Clocks 11:6
set_instance_assignment -name CLOCK_REGION 2 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[11].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 2 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[11].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 2 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[10].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 2 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[10].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 2 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[9].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 2 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[9].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 2 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[8].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 2 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[8].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 2 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[7].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 2 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[7].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 2 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[6].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 2 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[6].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
# Region 3- Clocks 5:0
set_instance_assignment -name CLOCK_REGION 3 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[5].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 3 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[5].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 3 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[4].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 3 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[4].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 3 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[3].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 3 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[3].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 3 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[2].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 3 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[2].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 3 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[1].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 3 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[1].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out
set_instance_assignment -name CLOCK_REGION 3 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[0].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name CLOCK_REGION 3 -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[0].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out

set_instance_assignment -name CLOCK_REGION 31 -to ETH_RefClk*
set_instance_assignment -name CLOCK_REGION "0,1,2,3,15" -to SYS_RefClk*
#set_instance_assignment -name CLOCK_REGION "8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31" -to inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0
#set_instance_assignment -name CLOCK_REGION "8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31" -to inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk1
#set_instance_assignment -name CLOCK_REGION "8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31" -to inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0
#set_instance_assignment -name CLOCK_REGION "8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31" -to inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk1

# Add PCIe constraints
set_instance_assignment -name CLOCK_REGION "4,5,6,7" -to inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUT
set_instance_assignment -name CLOCK_REGION "5,6,7" -to inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUT

# From full chip recipe2
set_location_assignment FPLL_1FT -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|fpll_inst

# Don't promote globals
set_instance_assignment -name GLOBAL_SIGNAL OFF -to PwrGood

# Partial Reconfiguration Files

############################################################################################
#                               SECURITY                                                   #
############################################################################################


# AES DECRYPTION
#set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/aes_decrypt/rtl/aes_decrypt/intl_psg_aes_rco.sv
#set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/memmac/rtl/intl_psg_pipe_enable_arst.sv
#set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/memmac/rtl/intl_psg_mblock_wrapper.sv
#set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox1/rtl/intl_psg_sboxrom.sv

# AES ENCRYPTION





############################################################################################
#                               REMOTE GREEN SIGNAL TAP                                    #
############################################################################################

# Remote STP Files


############################################################################################
#                                    AFU Files                                             #
############################################################################################


# QSYS IPs

# IPs


# NLB SDC

### Configure nlb test mode
# Valid options are:
# NLB400_MODE_0 - implements loopback test
# NLB400_MODE_3 - implements read, write, throughput (simultaneous read+write) tests
# NLB400_MODE_7 - implements HW/Sw ping pong test

### Uncomment only one of the following lines
set_global_assignment -name VERILOG_MACRO NLB400_MODE_0
#set_global_assignment -name VERILOG_MACRO "NLB400_MODE_3" 
#set_global_assignment -name VERILOG_MACRO "NLB400_MODE_7"

############################################################################################
#                                 GLOBAL/ PERIPHERY CLOCK CONSTRAINTS                      #
############################################################################################

# UPI PHY periphery clocks
set_instance_assignment -name GLOBAL_SIGNAL "PERIPHERY CLOCK" -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[*].*|inst_twentynm_pcs|out_pld_pcs_tx_clk_out
set_instance_assignment -name GLOBAL_SIGNAL "PERIPHERY CLOCK" -to *upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[*].*|inst_twentynm_pcs|out_pld_pcs_rx_clk_out

# CCI-P clocks: 400, 200, 100MHz clocks
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|*|outclk0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|*|outclk1
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|*|outclk2

# CCI-P clocks: user clocks
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|*|outclk*

set_global_assignment -name SEED 0
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL

set_instance_assignment -name RESERVE_PLACE_REGION OFF -to inst_fiu_top|inst_pcie0_ccib_top
set_instance_assignment -name RESERVE_PLACE_REGION OFF -to inst_fiu_top|inst_pcie1_ccib_top
set_instance_assignment -name RESERVE_PLACE_REGION OFF -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst
set_instance_assignment -name RESERVE_PLACE_REGION OFF -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|mac|ltssm_top|ltssm_com_inst
set_instance_assignment -name RESERVE_PLACE_REGION OFF -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|mac|rx_top|rx_l0cdet
set_instance_assignment -name RESERVE_PLACE_REGION OFF -to inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|mac|tx_top|tx_l0cgen
#set_global_assignment -name QSYS_FILE ./rtl/remote_stp/QSYS_IPs/PR/SLD_HUB_CONT_SYS_WO_SLD_EP.ip

set_global_assignment -name REVISION_TYPE PR_BASE
set_instance_assignment -name PARTITION_COLOUR 4286729471 -to fpga_top

set_global_assignment -name MISC_FILE ./rtl/fme/user_clk/qph_user_clk_fpll_RF100M.ip
set_global_assignment -name MISC_FILE ./rtl/kti/kti_phy/altera_upiphy/fpll/altera_upiphy_fpll.ip
set_global_assignment -name MISC_FILE ./rtl/kti/kti_phy/altera_upiphy/iopll/altera_upiphy_iopll.ip
set_global_assignment -name MISC_FILE ./rtl/kti/kti_phy/altera_upiphy/upiphy/altera_upiphy.ip
set_global_assignment -name MISC_FILE ./rtl/pcie/ips/quartus_pro_16.0.1/pcie_sriov_ep_g3x8/pcie_sriov_ep_g3x8.ip
set_global_assignment -name MISC_FILE ./rtl/pcie/ips/quartus_pro_16.0.1/pcie1_ep_g3x8/pcie1_ep_g3x8.ip
set_global_assignment -name MISC_FILE ./rtl/fabric/lib/async_C0Tx_fifo.ip
set_global_assignment -name MISC_FILE ./rtl/fabric/lib/async_C1Tx_fifo.ip
set_global_assignment -name MISC_FILE ./rtl/fabric/lib/async_C0Rx_fifo.ip
set_global_assignment -name MISC_FILE ./rtl/fabric/lib/async_C1Rx_fifo.ip
set_global_assignment -name MISC_FILE ./rtl/fabric/lib/async_CfgTx_fifo.ip
set_global_assignment -name MISC_FILE ./rtl/partial_reconfig/PR_async_FIFO.ip
set_global_assignment -name MISC_FILE ./rtl/partial_reconfig/PR_IP.ip
set_global_assignment -name MISC_FILE ./rtl/security/QSYS_IPs/FIFO/Sec_FE_sync_FIFO.ip
set_global_assignment -name MISC_FILE ./rtl/security/QSYS_IPs/RAM/Sec_RF.ip
set_global_assignment -name MISC_FILE ./rtl/remote_stp/QSYS_IPs/FIFO/Remote_Debug_TxFIFO.ip
set_global_assignment -name MISC_FILE ./rtl/remote_stp/QSYS_IPs/FIFO/Remote_Debug_RxFIFO.ip
set_global_assignment -name MISC_FILE ./rtl/remote_stp/QSYS_IPs/PR/SLD_HUB_CONT_SYS_WO_SLD_EP.ip
set_global_assignment -name MISC_FILE ./rtl/remote_stp/QSYS_IPs/AFU_debug/SCJIO.ip
set_global_assignment -name MISC_FILE ./rtl/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT.ip
set_global_assignment -name MISC_FILE ./rtl/afu/nlb_400/QSYS_IPs/RAM/req_C1TxRAM2PORT.ip
set_global_assignment -name SDC_FILE ./syn/hssi/setup/hssi_eth.sdc
set_global_assignment -name SDC_FILE ./syn/top/setup/fpga_top.sdc
set_global_assignment -name VERILOG_FILE ./fpga_defines.vh
set_global_assignment -name VERILOG_FILE ./rtl/fabric/lib/vendor_defines.vh
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/top/gpio_bid.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/top/fpga_top.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/lib/ccip_if_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/lib/cvl_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/pcie/avl_bridge_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/includes/mc_defines.vh
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/includes/csr_defines.vh
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/includes/kti_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/hssi_eth/lib/hssi_eth_pkg.sv
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/skl_hssi_ctrl.v
set_global_assignment -name QSYS_FILE ./rtl/hssi_eth/fpll_r.ip
set_global_assignment -name QSYS_FILE ./rtl/hssi_eth/fpll_t.ip
set_global_assignment -name QSYS_FILE ./rtl/hssi_eth/pll_atxpll/altera_xcvr_atx_pll_ip.ip
set_global_assignment -name QSYS_FILE ./rtl/hssi_eth/native_xcvr.ip
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/native_xcvr/altera_xcvr_native_a10_160/synth/native_xcvr_altera_xcvr_native_a10_160_nuoejhi.sv
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_160/synth/alt_xcvr_atx_pll_rcfg_opt_logic_rye3vzy.sv
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/e10/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_160/synth/altera_xcvr_native_a10_functions_h.sv
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/e10/address_decoder/address_decode/synth/address_decode.v
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/e10/address_decoder/address_decode/altera_reset_controller_160/synth/altera_reset_controller.v
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/e10/address_decoder/address_decode/altera_reset_controller_160/synth/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/e10/address_decoder/address_decode/altera_mm_interconnect_160/synth/address_decode_altera_mm_interconnect_160_iwepkdq.v
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/e10/address_decoder/address_decode/altera_merlin_router_160/synth/address_decode_altera_merlin_router_160_5lccm3q.sv
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/e10/address_decoder/address_decode/altera_avalon_st_adapter_160/synth/address_decode_altera_avalon_st_adapter_160_ei6afni.v
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/e10/address_decoder/address_decode/altera_merlin_burst_adapter_160/synth/altera_merlin_burst_adapter_13_1.sv
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/e10/address_decoder/address_decode/error_adapter_160/synth/address_decode_error_adapter_160_eavjraa.sv
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/e10/xcvr_reset_controller/reset_control/synth/reset_control.v
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/e10/fifo_scfifo/sc_fifo/synth/sc_fifo.v
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/e10/mac/altera_eth_10g_mac/synth/altera_eth_10g_mac.v
set_global_assignment -name VERILOG_FILE ./rtl/hssi_eth/e10/altera_eth_10g_mac_base_r.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/user_clk/qph_user_clk_mmmach.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/user_clk/qph_user_clk_freq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/user_clk/qph_user_clk_fpll_RF100M/synth/qph_user_clk_fpll_RF100M.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/user_clk/qph_user_clk.sv
set_global_assignment -name QSYS_FILE ./rtl/fme/user_clk/qph_user_clk_fpll_RF100M.ip
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/ram/quad_ram.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/ram/ram_1r1w.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/ram/ram_2rw.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/ram/ram_2r2w.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/ram/gram_tdp.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/ram/gram_sdp.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/ram/a10_ram_sdp_wysiwyg.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/fifo/sbv_gfifo.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/fifo/sb_gfifo.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/fifo/afifo.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/fifo/bfifo.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/fifo/cfifo.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/fifo/dfifo.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/fifo/gfifo.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/fifo/mfifo.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/fifo/qfifo.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/fifo/tx_fifo.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cci/cci_cnflt.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cache_tag/tag_n_cache.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cache_tag/tag_data.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cache_tag/pseudo_lru.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cache_tag/fpga_tag_intv.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cache_tag/fpga_tag.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cache_tag/fpga_cache.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cache_tag/cache_ram.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cci/req_monitor.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/csr/config_box.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cci/re_request.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cci/pu_inject.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cci/cci_top.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cci/cci_request_buffer.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cci/cci_pu.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cci/cci_hold.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/cci/if_redirect.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/csr/csr_top.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/kti_top/umsg_addr_xltr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/kti_top/kti_top.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/kti_link/kti_link.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/kti_link/link_tracker.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/kti_proto/kti_proto.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/kti_proto/tag_tracker.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/kti_proto/task_manager.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/kti_phy/altera_upiphy_intccru.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/kti_phy/altera_upiphy_wrap.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/kti/kti_phy/kti_phy.v
set_global_assignment -name QSYS_FILE ./rtl/kti/kti_phy/altera_upiphy/fpll/altera_upiphy_fpll.ip
set_global_assignment -name QSYS_FILE ./rtl/kti/kti_phy/altera_upiphy/iopll/altera_upiphy_iopll.ip
set_global_assignment -name QSYS_FILE ./rtl/kti/kti_phy/altera_upiphy/upiphy/altera_upiphy.ip
set_global_assignment -name SDC_FILE ./syn/../syn/kti/setup/kti.sdc
set_global_assignment -name SDC_FILE ./rtl/kti/kti_phy/altera_upiphy/upiphy/altera_upiphy/altera_upiphy_160/synth/dcfifo_o402.sdc
set_global_assignment -name SDC_FILE ./rtl/kti/kti_phy/altera_upiphy/upiphy/altera_upiphy/altera_xcvr_native_a10_160/synth/altera_xcvr_native_a10_false_paths.sdc
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/pcie/avl_cci_bridge.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/pcie/avl_fifo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/pcie/avl_sdp_mem.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/pcie/avl_sdp_mlab.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/pcie/pcie0_ccib_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/pcie/pcie1_ccib_top.sv
set_global_assignment -name QSYS_FILE ./rtl/pcie/ips/quartus_pro_16.0.1/pcie_sriov_ep_g3x8/pcie_sriov_ep_g3x8.ip
set_global_assignment -name QSYS_FILE ./rtl/pcie/ips/quartus_pro_16.0.1/pcie1_ep_g3x8/pcie1_ep_g3x8.ip
set_global_assignment -name SDC_FILE ./syn/pcie/setup/pcie.sdc
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_ffclr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_ffset.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lndna.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lnmas.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lnmcd.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lnmdqc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lnmfl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lnmgo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lnmuqc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lnpro.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lnrou.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lnscd.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lnsdqc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lnsfl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lnsla.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lnsuqc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/lnk/smb_lnunit.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phass.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phassq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phbtrk.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phcko.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phcnt.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phdat.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phdcd.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phdeg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phmb.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phmcg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phmco.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phmk.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phmrst.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phmsp.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phmst.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phmto.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phss.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phssp.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phsst.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phtdat.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phuarb.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phudc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phumsg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/phy/smb_phunit.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smt_csr.svh
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smt_csr_base.svh
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smt.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smt_cgctrl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smt_common.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smt_crp.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smt_host.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smt_ln_ph.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smt_master.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smt_target.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smt_toggle_sync.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smtcpl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smtdebug.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smtdma.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smterr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smtint.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smtmcrc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smtmctrl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smtmf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smtmkill.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smtmprot.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smtreq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smtrst.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smtrxq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smttctrl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smttprot.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smttprotarp.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smttprotctrl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smttprotgprd.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smttprotgpwr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smttprothost.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smttprottcrc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smttprottf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smb/rtl/smt/smttrbproc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smbus_io/altera_gpio_151/synth/smbus_io_altera_gpio_151_slifsli.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smbus_io/altera_gpio_151/synth/smbus_io_altera_gpio_151_slifsli_cfg.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smbus_io/altera_gpio_core20_151/synth/altera_gpio.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smbus_io/synth/smbus_io.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/subIP/smbus_io/synth/smbus_io_cfg.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/common/macros.svh
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/common/smt_sync2ff_pst.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/common/smtsyncq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/reg/prv_reg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/reg/pub_reg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/reg/smb_reg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/smb/smb_master.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/smb/smb_target.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/smbus/top/skxp_smb.sv
set_global_assignment -name SDC_FILE ./syn/smbus/setup/smbus.sdc
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/ap_mach.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/ccie_blockMode.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/ccie_t_cdc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/ccip_fabric_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/ccip_front_end.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/convert_blk2cl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/create_afifo_almFull.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/cvl_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/lib/fair_arbiter.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/lib/gram_sdp_2clks.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/lib/port_csr_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/lib/sbv_gfifo_v2.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/lib/sbv_gfifo_v3.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/lib/sync_C0Tx_fifo.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/lib/sync_C1Tx_fifo.v
set_global_assignment -name QSYS_FILE ./rtl/fabric/lib/async_C0Tx_fifo.ip
set_global_assignment -name QSYS_FILE ./rtl/fabric/lib/async_C1Tx_fifo.ip
set_global_assignment -name QSYS_FILE ./rtl/fabric/lib/async_C0Rx_fifo.ip
set_global_assignment -name QSYS_FILE ./rtl/fabric/lib/async_C1Rx_fifo.ip
set_global_assignment -name QSYS_FILE ./rtl/fabric/lib/async_CfgTx_fifo.ip
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/perf_count.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/perf_mon_fab.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/port_csr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/qpi_cdc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/tx_controller.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/ccip_chkr.sv
set_global_assignment -name SDC_FILE ./syn/fabric/setup/fabric.sdc
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/lib/iommu_primary_if_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/treg_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/sec_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/mem_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/calc_parity.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/iommu_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/defeature_regs.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/cci_pri_if_wrapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/cci_pri_if_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/c1devtlb.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/c0devtlb.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/slow_to_fast_sync_transfer.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/devtlbintf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/transaction_buffer.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/transaction_buffer_wr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/buffer_ptr_manager.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/sync_16UI_to_32UI.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/sync_16UI_to_32UI_wo_delay.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/perf_mon_iommu.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/ffifo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/iommu/lib/fifo.sv
set_global_assignment -name VQM_FILE ./rtl/iommu/syn/iommu_skx_fpga.vqm
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/ptmgr/ptmgr_general_pkg.svh
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temp_cmp_rom/rom_1port_151/synth/ptmgr_temp_cmp_rom_rom_1port_151_nctdvsa.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temp_cmp_rom/synth/ptmgr_temp_cmp_rom.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temp_cmp_rom/synth/ptmgr_temp_cmp_rom_cfg.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temp_cnv_rom/rom_1port_151/synth/ptmgr_temp_cnv_rom_rom_1port_151_dv6c2iq.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temp_cnv_rom/synth/ptmgr_temp_cnv_rom.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temp_cnv_rom/synth/ptmgr_temp_cnv_rom_cfg.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temp_sensor/altera_temp_sense_151/synth/altera_temp_sense.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temp_sensor/synth/ptmgr_temp_sensor.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temp_sensor/synth/ptmgr_temp_sensor_cfg.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temperature.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/ptmgr/ptmgr_skx_top.sv
set_global_assignment -name SDC_FILE ./syn/fme/setup/ptmgr.sdc
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/fme_csr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/fme_csr_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/fme_top.sv
set_global_assignment -name VERILOG_FILE ./rtl/fme/ras_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fme/ap_state_changer.sv
set_global_assignment -name SDC_FILE ./syn/fme/setup/fme.sdc
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fiu/smb_decod.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fiu/csr_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fiu/fiu_top.sv
set_global_assignment -name SDC_FILE ./syn/fiu/setup/fiu.sdc
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/fabric/ccip_interface_reg.sv
set_global_assignment -name SDC_FILE ./syn/partial_reconfig/setup/sdc_oport.sdc
set_global_assignment -name QSYS_FILE ./rtl/partial_reconfig/PR_async_FIFO.ip
set_global_assignment -name QSYS_FILE ./rtl/partial_reconfig/PR_IP.ip
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/partial_reconfig/pr_cntrl.sv
set_global_assignment -name SDC_FILE ./syn/partial_reconfig/setup/pr.sdc
set_global_assignment -name VERILOG_FILE ./rtl/security/defines/sec_block_defines.v
set_global_assignment -name VERILOG_FILE ./rtl/security/defines/sec_ctrl_defines.v
set_global_assignment -name VERILOG_FILE ./rtl/security/defines/sec_emode_defines.v
set_global_assignment -name VERILOG_FILE ./rtl/security/defines/sec_filter_defines.v
set_global_assignment -name VERILOG_FILE ./rtl/security/defines/sec_ijtagif_defines.v
set_global_assignment -name QSYS_FILE ./rtl/security/QSYS_IPs/FIFO/Sec_FE_sync_FIFO.ip
set_global_assignment -name QSYS_FILE ./rtl/security/QSYS_IPs/RAM/Sec_RF.ip
set_global_assignment -name MIF_FILE ./rtl/security/AES_decrypt/sbox1/rtl/sbox_decr.mif
set_global_assignment -name VERILOG_FILE ./rtl/security/AES_decrypt/memmac/rtl/macros.vh
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/aes_decrypt/rtl/aes_decrypt/intl_psg_aes_decmix.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/aes_decrypt/rtl/aes_decrypt/intl_psg_aes_inv_pipe.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/aes_decrypt/rtl/aes_decrypt/intl_psg_aes_inv_pipe_wrapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/aes_decrypt/rtl/aes_decrypt/intl_psg_aes_inv_round.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/aes_decrypt/rtl/aes_decrypt/intl_psg_inv_aeskey.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/aes_decrypt/rtl/aes_decrypt/intl_psg_keymem.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/memmac/rtl/intl_psg_mblock_fifo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/memmac/rtl/intl_psg_mblock_phase_fifo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/memmac/rtl/intl_psg_mlab_mem.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/memmac/rtl/intl_psg_mlab_wrap_reg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox2/rtl/intl_psg_affine_transform.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox2/rtl/intl_psg_aes_sbox.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox2/rtl/intl_psg_inv_compact_sbox_flop.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox2/rtl/intl_psg_compact_sbox_flop.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox2/rtl/intl_psg_comb_invdel_affine.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox2/rtl/intl_psg_delta_sbox.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox2/rtl/intl_psg_half_inv_sbox.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox2/rtl/intl_psg_inv_aes_sbox.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox2/rtl/intl_psg_inv_affine_transform.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox2/rtl/intl_psg_inv_delta_sbox.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox2/rtl/intl_psg_mult_by_lam.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox2/rtl/intl_psg_sbox_mult2.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox2/rtl/intl_psg_sbox_mult4.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_decrypt/sbox2/rtl/intl_psg_square_sbox.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_encrypt/memmac/rtl/intl_psg_pipe_enable.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_encrypt/memmac/rtl/intl_psg_pipe_enable_arst.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_encrypt/memmac/rtl/intl_psg_mblock_wrapper.sv
set_global_assignment -name MIF_FILE ./rtl/security/AES_encrypt/sbox1/rtl/sbox_encr.mif
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_encrypt/sbox1/rtl/intl_psg_sboxrom.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_encrypt/encrypt/rtl/intl_psg_aeskey.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_encrypt/encrypt/rtl/intl_psg_aes_round.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_encrypt/encrypt/rtl/intl_psg_aes_rco.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_encrypt/encrypt/rtl/intl_psg_aes_pipe_wrapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_encrypt/encrypt/rtl/intl_psg_aes_pipe.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/security/AES_encrypt/encrypt/rtl/intl_psg_aes_encmix.sv
set_global_assignment -name VERILOG_FILE ./rtl/security/ijtag/ijtcdm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ijtag/ijtcm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ijtag/ijtdmm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ijtag/ijtfkmm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ijtag/ijtgm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ijtag/ijtldam_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ijtag/ijtmem_dp.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ijtag/ijtsdm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ijtag/ijttckm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ijtag/ijttmsm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ijtag/ijtxm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ijtag/sec_ijtagif.v
set_global_assignment -name VERILOG_FILE ./rtl/security/filter/filter_dp.v
set_global_assignment -name VERILOG_FILE ./rtl/security/filter/filteraescm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/filter/filterprgm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/filter/filterrmm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/filter/sec_filter.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ctrl/ctrlbfm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ctrl/ctrlbkeym_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ctrl/ctrlgvkm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ctrl/ctrlmcm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ctrl/ctrlmkfm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ctrl/ctrlmm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ctrl/ctrlrdfm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ctrl/ctrlvkm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ctrl/ctrlwrtvkm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ctrl/ctrlzmm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/ctrl/sec_ctrl.v
set_global_assignment -name VERILOG_FILE ./rtl/security/emode/emodedbr_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/emode/emodemm_fsm.v
set_global_assignment -name VERILOG_FILE ./rtl/security/emode/sec_emode.v
set_global_assignment -name VERILOG_FILE ./rtl/security/top/sec_fbb.v
set_global_assignment -name VERILOG_FILE ./rtl/security/top/sec_block.v
set_global_assignment -name QSYS_FILE ./rtl/remote_stp/QSYS_IPs/FIFO/Remote_Debug_TxFIFO.ip
set_global_assignment -name QSYS_FILE ./rtl/remote_stp/QSYS_IPs/FIFO/Remote_Debug_RxFIFO.ip
set_global_assignment -name QSYS_FILE ./rtl/remote_stp/QSYS_IPs/AFU_debug/SCJIO.ip
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/remote_stp/remote_green_stp.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/remote_stp/stp_ep.sv
#set_global_assignment -name QSYS_FILE ./rtl/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT.ip
#set_global_assignment -name QSYS_FILE ./rtl/afu/nlb_400/QSYS_IPs/RAM/req_C1TxRAM2PORT.ip
#set_global_assignment -name VERILOG_FILE ./rtl/afu/nlb_400/nlb_gram_sdp.v
#set_global_assignment -name VERILOG_FILE ./rtl/afu/nlb_400/nlb_C1Tx_fifo.sv
#set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/afu/nlb_400/test_sw1.sv
#set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/afu/nlb_400/test_rdwr.sv
#set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/afu/nlb_400/test_lpbk1.sv
#set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/afu/nlb_400/requestor.sv
#set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/afu/nlb_400/nlb_lpbk.sv
#set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/afu/nlb_400/nlb_csr.sv
#set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/afu/nlb_400/arbiter.sv
#set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/afu/nlb_400/ccip_std_afu.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./rtl/afu/green_bs.sv
set_global_assignment -name SDC_FILE ./syn/afu/setup/nlb.sdc
set_global_assignment -name SEARCH_PATH ./rtl/security/defines/
set_global_assignment -name SEARCH_PATH ./rtl/afu/nlb_400/include_files/common
set_instance_assignment -name PARTITION_COLOUR 4294952853 -to auto_fab_0
set_instance_assignment -name PARTITION_COLOUR 4294962846 -to inst_green_bs




##
## CCI_MPF_SRC must be defined before this file is included pointing to the
## MPF source tree, e.g.:
##
##   set CCI_MPF_SRC "../src/cci-mpf"
##

##
## MPF support multiple CCI platforms.  One of the platform macros must
## in cci_mpf_platform.vh must be defined, e.g.:
##
##   set_global_assignment -name VERILOG_MACRO "MPF_PLATFORM_BDX=1"
##


## MPF directories
##
set_global_assignment -name VERILOG_MACRO "MPF_PLATFORM_BDX=1"

set_global_assignment -name SEARCH_PATH ./hw/rtl
set_global_assignment -name SEARCH_PATH "./hw/rtl/cci-if"
set_global_assignment -name SEARCH_PATH "./hw/rtl/cci-mpf-if"
set_global_assignment -name SEARCH_PATH "./hw/rtl/cci-mpf-prims"
set_global_assignment -name SEARCH_PATH "./hw/rtl/cci-mpf-shims"
set_global_assignment -name SEARCH_PATH "./hw/rtl/cci-mpf-shims/cci_mpf_shim_edge"
set_global_assignment -name SEARCH_PATH "./hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite"
set_global_assignment -name SEARCH_PATH "./hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp"
set_global_assignment -name SEARCH_PATH "./hw/rtl/cci-mpf-shims/cci_mpf_shim_wro"

## Type and interface Packages and header files
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-if/ccis_if_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-if/ccis_if_funcs_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-if/ccip_if_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-if/ccip_if_funcs_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-if/cci_csr_if_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-if/ccip_feature_list_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci_mpf_csrs.h
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci_mpf_csrs_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_pkg.sv"

## Primary MPF module that instantiates the desired shims
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci_mpf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci_mpf_pipe_std.sv

## Map CCI wires to MPF's primary interface
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-if/ccip_wires_to_mpf.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-if/ccis_wires_to_mpf.sv"

## Primitives used by MPF shims
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_arb_rr.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo1.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo2.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_bram.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_cam.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_counting.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_decode.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_heap.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_lfsr.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_lutram.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_onehot_to_bin.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_ram_simple.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_repl_lru_pseudo.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_repl_random.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_rob.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv"

## MPF shims -- the building blocks of constructed MPF instances
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_lockstep.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_dedup_reads.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_mux.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_null.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_cam_group.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "./hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv"

## Constraints
set_global_assignment -name SDC_FILE ./hw/rtl/par/sdc_cci_mpf.sdc







source opencl_sys.qsf
set_global_assignment -name SYSTEMVERILOG_FILE ./bsp_logic.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./system.v
set_global_assignment -name SYSTEMVERILOG_FILE ./ccip_std_afu.sv
set_global_assignment -name QIP_FILE ./board/board.qip
set_global_assignment -name QSYS_FILE ./board.qsys
set_global_assignment -name QSYS_FILE ./iface/cci_interface.qsys
set_global_assignment -name QIP_FILE ./kernel_system/kernel_system.qip
set_global_assignment -name VERILOG_FILE ./ip/freeze_wrapper.v
set_global_assignment -name VERILOG_FILE ./ip/kernel_wrapper.v
set_instance_assignment -name MAX_FANOUT 800 -to inst_ccip_interface_reg|inst_green_top|inst_ccip_std_afu|u0|board_inst|cci_interface|mm_cci_bridge_0|*
set_instance_assignment -name MAX_FANOUT 750 -to inst_ccip_interface_reg|inst_ccip_std_afu|u0|board_inst|cci_interface|mm_cci_bridge_0|cci_requester_inst|dfifo_component|staging_reg|r_valid
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to inst_ccip_interface_reg|inst_green_top|inst_ccip_std_afu|u0|board_inst|kernel_clk_generator|kernel_pll|altera_pll_i|twentynm_pll|outclk[0]
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to inst_ccip_interface_reg|inst_green_top|inst_ccip_std_afu|u0|board_inst|kernel_clk_generator|kernel_pll|altera_pll_i|twentynm_pll|outclk[1]
set_global_assignment -name SDC_FILE ./reset.sdc


source opencl_bsp_ip.qsf