<module name="CONTROLSS_SDFM1_CONTROLSS_SDFM1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CONTROLSS_SDFM1_SDIFLG" acronym="CONTROLSS_SDFM1_SDIFLG" offset="0x0" width="32" description="">
		<bitfield id="MIF" width="1" begin="31" end="31" resetval="0x0" description="Set whenever any 'error' interrupt (MF1-4,IFL1-4,IFH1-4,SDFFOVF1-4) is active" range="31" rwaccess="RO"/> 
		<bitfield id="SDFFINT4" width="1" begin="23" end="23" resetval="0x0" description="SDFIFO data ready interrupt for Ch4" range="23" rwaccess="RO"/> 
		<bitfield id="SDFFINT3" width="1" begin="22" end="22" resetval="0x0" description="SDFIFO data ready interrupt for Ch3" range="22" rwaccess="RO"/> 
		<bitfield id="SDFFINT2" width="1" begin="21" end="21" resetval="0x0" description="SDFIFO data ready interrupt for Ch2" range="21" rwaccess="RO"/> 
		<bitfield id="SDFFINT1" width="1" begin="20" end="20" resetval="0x0" description="SDFIFO data ready interrupt for Ch1   0:  SDFIFO data ready interrupt has NOT occurred  1:  SDFIFO data ready interrupt has occurred" range="20" rwaccess="RO"/> 
		<bitfield id="SDFFOVF4" width="1" begin="19" end="19" resetval="0x0" description="FIFO Overflow Flag for Ch4" range="19" rwaccess="RO"/> 
		<bitfield id="SDFFOVF3" width="1" begin="18" end="18" resetval="0x0" description="FIFO Overflow Flag for Ch3" range="18" rwaccess="RO"/> 
		<bitfield id="SDFFOVF2" width="1" begin="17" end="17" resetval="0x0" description="FIFO Overflow Flag for Ch2" range="17" rwaccess="RO"/> 
		<bitfield id="SDFFOVF1" width="1" begin="16" end="16" resetval="0x0" description="FIFO Overflow Flag for Ch1  0 - FIFO has not overflowed  1 - FIFO overflowed.  # words received in FIFO ' FIFO depth (16), NEW word is lost" range="16" rwaccess="RO"/> 
		<bitfield id="AF4" width="1" begin="15" end="15" resetval="0x0" description="Acknowledge flag for Filter 4  0: No new data available for Filter  (in non-FIFO mode)  1: New data available for Filter  (in non-FIFO mode)" range="15" rwaccess="RO"/> 
		<bitfield id="AF3" width="1" begin="14" end="14" resetval="0x0" description="Acknowledge flag for Filter 3  0: No new data available for Filter  (in non-FIFO mode)  1: New data available for Filter  (in non-FIFO mode)" range="14" rwaccess="RO"/> 
		<bitfield id="AF2" width="1" begin="13" end="13" resetval="0x0" description="Acknowledge flag for Filter 2  0: No new data available for Filter  (in non-FIFO mode)  1: New data available for Filter  (in non-FIFO mode)" range="13" rwaccess="RO"/> 
		<bitfield id="AF1" width="1" begin="12" end="12" resetval="0x0" description="Acknowledge flag for Filter 1  0: No new data available for Filter (in non-FIFO mode)  1: New data available for Filter (in non-FIFO mode)" range="12" rwaccess="RO"/> 
		<bitfield id="MF4" width="1" begin="11" end="11" resetval="0x0" description="Modulator Failure for Filter 4  0: Modulator is operating normally for Filter  1: Modulator failure for Filter" range="11" rwaccess="RO"/> 
		<bitfield id="MF3" width="1" begin="10" end="10" resetval="0x0" description="Modulator Failure for Filter 3  0: Modulator is operating normally for Filter  1: Modulator failure for Filter" range="10" rwaccess="RO"/> 
		<bitfield id="MF2" width="1" begin="9" end="9" resetval="0x0" description="Modulator Failure for Filter 2  0: Modulator is operating normally for Filter  1: Modulator failure for Filter" range="9" rwaccess="RO"/> 
		<bitfield id="MF1" width="1" begin="8" end="8" resetval="0x0" description="Modulator Failure for Filter 1  0: Modulator is operating normally for Filter  1: Modulator failure for Filter" range="8" rwaccess="RO"/> 
		<bitfield id="FLT4_FLG_CEVT2" width="1" begin="7" end="7" resetval="0x0" description="CEVT2 Interrupt flag for filter4  0: CEVT2 event has not occured  1: CEVT2  event has occurred" range="7" rwaccess="RO"/> 
		<bitfield id="FLT4_FLG_CEVT1" width="1" begin="6" end="6" resetval="0x0" description="CEVT1 Interrupt flag for filter4  0: CEVT1 event has not occured  1: CEVT1  event has occurred" range="6" rwaccess="RO"/> 
		<bitfield id="FLT3_FLG_CEVT2" width="1" begin="5" end="5" resetval="0x0" description="CEVT2 Interrupt flag for filter3  0: CEVT2 event has not occured  1: CEVT2  event has occurred" range="5" rwaccess="RO"/> 
		<bitfield id="FLT3_FLG_CEVT1" width="1" begin="4" end="4" resetval="0x0" description="CEVT1 Interrupt flag for filter3  0: CEVT1 event has not occured  1: CEVT1  event has occurred" range="4" rwaccess="RO"/> 
		<bitfield id="FLT2_FLG_CEVT2" width="1" begin="3" end="3" resetval="0x0" description="CEVT2 Interrupt flag for filter2  0: CEVT2 event has not occured  1: CEVT2  event has occurred" range="3" rwaccess="RO"/> 
		<bitfield id="FLT2_FLG_CEVT1" width="1" begin="2" end="2" resetval="0x0" description="CEVT1 Interrupt flag for filter2  0: CEVT1 event has not occured  1: CEVT1  event has occurred" range="2" rwaccess="RO"/> 
		<bitfield id="FLT1_FLG_CEVT2" width="1" begin="1" end="1" resetval="0x0" description="CEVT2 Interrupt flag for filter1  0: CEVT2 event has not occured  1: CEVT2  event has occurred" range="1" rwaccess="RO"/> 
		<bitfield id="FLT1_FLG_CEVT1" width="1" begin="0" end="0" resetval="0x0" description="CEVT1 Interrupt flag for filter1  0: CEVT1 event has not occured  1: CEVT1  event has occurred" range="0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDIFLGCLR" acronym="CONTROLSS_SDFM1_SDIFLGCLR" offset="0x4" width="32" description="">
		<bitfield id="MIF" width="1" begin="31" end="31" resetval="0x0" description="Flag-clear bit for SDFM Master Interrupt flag.   Writing a  1 to clear MIF flag in SDIFLG register  Writes of '0' are ignored.  Note: If the MIF flag is cleared and other Interrupts are still pending, MIF will again be set to 1 on the following SysClk cycle, and the INT output will be reasserted (pulsed low)" range="31" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="SDFFINT4" width="1" begin="23" end="23" resetval="0x0" description="SDFIFO data ready Interrupt flag-clear bit for Ch4" range="23" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="SDFFINT3" width="1" begin="22" end="22" resetval="0x0" description="SDFIFO data ready Interrupt flag-clear bit for Ch3" range="22" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="SDFFINT2" width="1" begin="21" end="21" resetval="0x0" description="SDFIFO data ready Interrupt flag-clear bit for Ch2" range="21" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="SDFFINT1" width="1" begin="20" end="20" resetval="0x0" description="SDFIFO data ready Interrupt flag-clear bit for Ch1" range="20" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="SDFFOVF4" width="1" begin="19" end="19" resetval="0x0" description="SDFIFO overflow clear Ch4" range="19" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="SDFFOVF3" width="1" begin="18" end="18" resetval="0x0" description="SDFIFO overflow clear Ch3" range="18" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="SDFFOVF2" width="1" begin="17" end="17" resetval="0x0" description="SDFIFO overflow clear Ch2" range="17" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="SDFFOVF1" width="1" begin="16" end="16" resetval="0x0" description="SDFIFO overflow clear Ch1" range="16" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="AF4" width="1" begin="15" end="15" resetval="0x0" description="Flag-clear bit for Acknowledge flag for Filter 4" range="15" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="AF3" width="1" begin="14" end="14" resetval="0x0" description="Flag Clear bit for AF3" range="14" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="AF2" width="1" begin="13" end="13" resetval="0x0" description="Flag Clear bit for AF2" range="13" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="AF1" width="1" begin="12" end="12" resetval="0x0" description="Flag Clear bit for AF1" range="12" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="MF4" width="1" begin="11" end="11" resetval="0x0" description="Flag Clear bit for MF4" range="11" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="MF3" width="1" begin="10" end="10" resetval="0x0" description="Flag Clear bit for MF3" range="10" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="MF2" width="1" begin="9" end="9" resetval="0x0" description="Flag Clear bit for MF2" range="9" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="MF1" width="1" begin="8" end="8" resetval="0x0" description="Flag Clear bit for MF1" range="8" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="FLT4_FLG_CEVT2" width="1" begin="7" end="7" resetval="0x0" description="Flag Clear bit for FLT4_FLG_CEVT2" range="7" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="FLT4_FLG_CEVT1" width="1" begin="6" end="6" resetval="0x0" description="Flag Clear bit for FLT4_FLG_CEVT1" range="6" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="FLT3_FLG_CEVT2" width="1" begin="5" end="5" resetval="0x0" description="Flag Clear bit for FLT3_FLG_CEVT2" range="5" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="FLT3_FLG_CEVT1" width="1" begin="4" end="4" resetval="0x0" description="Flag Clear bit for FLT3_FLG_CEVT1" range="4" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="FLT2_FLG_CEVT2" width="1" begin="3" end="3" resetval="0x0" description="Flag Clear bit for FLT2_FLG_CEVT2" range="3" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="FLT2_FLG_CEVT1" width="1" begin="2" end="2" resetval="0x0" description="Flag Clear bit for FLT2_FLG_CEVT1" range="2" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="FLT1_FLG_CEVT2" width="1" begin="1" end="1" resetval="0x0" description="Flag Clear bit for FLT1_FLG_CEVT2" range="1" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="FLT1_FLG_CEVT1" width="1" begin="0" end="0" resetval="0x0" description="Flag Clear bit for FLT1_FLG_CEVT1" range="0" rwaccess="RW
	  			 RRETURNS0S"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCTL" acronym="CONTROLSS_SDFM1_SDCTL" offset="0x8" width="16" description="">
		<bitfield id="MIE" width="1" begin="13" end="13" resetval="0x0" description="Master SDy_ERR interrupt enable  0: SDy_ERR Interrupt and interrupt flags are disabled  1: SDy_ERR Interrupt and interrupt flags are enabled" range="13" rwaccess="RW"/> 
		<bitfield id="HZ4" width="1" begin="3" end="3" resetval="0x0" description="Flag Clear bit for HZ4" range="3" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="HZ3" width="1" begin="2" end="2" resetval="0x0" description="Flag Clear bit for HZ3" range="2" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="HZ2" width="1" begin="1" end="1" resetval="0x0" description="Flag Clear bit for HZ2" range="1" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="HZ1" width="1" begin="0" end="0" resetval="0x0" description="Flag Clear bit for HZ1" range="0" rwaccess="RW
	  			 RRETURNS0S"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDMFILEN" acronym="CONTROLSS_SDFM1_SDMFILEN" offset="0xC" width="16" description="">
		<bitfield id="MFE" width="1" begin="11" end="11" resetval="0x0" description="Master Filter Enable  0: All the four data filter units of SDFM module are disabled. All FIFOs      are cleared  1: Data filter units can be enabled if bit FEN is '1'." range="11" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDSTATUS" acronym="CONTROLSS_SDFM1_SDSTATUS" offset="0xE" width="16" description="">
		<bitfield id="HZ4" width="1" begin="3" end="3" resetval="0x0" description="High-level Threshold crossing (Z) flag Ch4  Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt.  0: Comparator filter output '    SDCMPHZ4.HLTZ  1: Comparator filter output '=  SDCMPHZ4.HLTZ" range="3" rwaccess="RO"/> 
		<bitfield id="HZ3" width="1" begin="2" end="2" resetval="0x0" description="High-level Threshold crossing (Z) flag Ch3  Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt.  0: Comparator filter output '    SDCMPHZ3.HLTZ  1: Comparator filter output '=  SDCMPHZ3.HLTZ" range="2" rwaccess="RO"/> 
		<bitfield id="HZ2" width="1" begin="1" end="1" resetval="0x0" description="High-level Threshold crossing (Z) flag Ch2  Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt.  0: Comparator filter output '    SDCMPHZ2.HLTZ  1: Comparator filter output '=  SDCMPHZ2.HLTZ" range="1" rwaccess="RO"/> 
		<bitfield id="HZ1" width="1" begin="0" end="0" resetval="0x0" description="High-level Threshold crossing (Z) flag Ch1  Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt.  0: Comparator filter output '    SDCMPHZ1.HLTZ  1: Comparator filter output '=  SDCMPHZ1.HLTZ" range="0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCTLPARM1" acronym="CONTROLSS_SDFM1_SDCTLPARM1" offset="0x20" width="16" description="">
		<bitfield id="SDDATASYNC" width="1" begin="6" end="6" resetval="0x0" description="0: SD Data is not passed through a synchronizer. 1: SD Data is passed through a synchronizer." range="6" rwaccess="RW"/> 
		<bitfield id="SDCLKSYNC" width="1" begin="4" end="4" resetval="0x0" description="0: SD Clock is not passed through a synchronizer. 1: SD Clock is passed through a synchronizer." range="4" rwaccess="RW"/> 
		<bitfield id="SDCLKSEL" width="1" begin="3" end="3" resetval="0x0" description="SD1 Clock source select. 0: Clock source to SDFM filter is its channel clock. 1: Clock source to SDFM filter is SD1 filter clock." range="3" rwaccess="RW"/> 
		<bitfield id="MOD" width="2" begin="1" end="0" resetval="0x0" description="Modulator clock modes  0: Mode 0: Modulator clock running at 1x data rate 1: Reserved 2: Reserved 3: Reserved" range="1 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDFPARM1" acronym="CONTROLSS_SDFM1_SDDFPARM1" offset="0x22" width="16" description="">
		<bitfield id="SDSYNCEN" width="1" begin="12" end="12" resetval="0x0" description="PWM synchronization (SDSYNC) of data filter  0: PWM synchronization  of data filter is disabled  1: PWM synchronization of data filter is enabled  Note: SDSYNCx.SYNCSEL bits define which PWM signal is used to              synchronize PWMs" range="12" rwaccess="RW"/> 
		<bitfield id="SST" width="2" begin="11" end="10" resetval="0x0" description="Data filter structure  00: Data filter runs with a Sincfast structure 01: Data filter runs with a Sinc1 structure 10: Data filter runs with a Sinc2 structure 11: Data filter runs with a Sinc3 structure" range="11 - 10" rwaccess="RW"/> 
		<bitfield id="AE" width="1" begin="9" end="9" resetval="0x0" description="Data filter Acknowledge Enable  0: Acknowledge flag is disabled for the particular filter  1: Acknowledge flag is enabled for the particular filter" range="9" rwaccess="RW"/> 
		<bitfield id="FEN" width="1" begin="8" end="8" resetval="0x0" description="Filter Enable  0:  The data filter is disabled and no data is produced  1:  The data filter is enabled and data are produced in the data filter  Note: When filter is disabled, DOSR counter held in reset, filter data          erased. Also resets FIFO pointers and clears the FIFO" range="8" rwaccess="RW"/> 
		<bitfield id="DOSR" width="8" begin="7" end="0" resetval="0x0" description="Data filter Oversampling ratio  The actual oversampling ratio of data filter is DOSR + 1  These bits set the oversampling ratio of the data filter. 0x0FF represents an oversampling ratio of 256." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDPARM1" acronym="CONTROLSS_SDFM1_SDDPARM1" offset="0x24" width="16" description="">
		<bitfield id="SH" width="5" begin="15" end="11" resetval="0x0" description="Shift Control These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen." range="15 - 11" rwaccess="RW"/> 
		<bitfield id="DR" width="1" begin="10" end="10" resetval="0x0" description="Data filter Data representation  0: Data stored in 16b 2's complement  1: Data stored in 32b 2's complement" range="10" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT1CMPH1" acronym="CONTROLSS_SDFM1_SDFLT1CMPH1" offset="0x26" width="16" description="">
		<bitfield id="HLT" width="15" begin="14" end="0" resetval="0x32767" description="Unsigned high-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT1CMPL1" acronym="CONTROLSS_SDFM1_SDFLT1CMPL1" offset="0x28" width="16" description="">
		<bitfield id="LLT" width="15" begin="14" end="0" resetval="0x0" description="Unsigned low-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCPARM1" acronym="CONTROLSS_SDFM1_SDCPARM1" offset="0x2A" width="16" description="">
		<bitfield id="CEVT2SEL" width="2" begin="15" end="14" resetval="0x0" description="Comparator Event2 Select 00:  COMPL1 01: COMPL1 OR COMPH1 10: COMPL2 11: COMPL2 OR COMPH2" range="15 - 14" rwaccess="RW"/> 
		<bitfield id="CEN" width="1" begin="13" end="13" resetval="0x0" description="Comparator Filter enable  0: Disable comparator filter  1: Enable comparator filter" range="13" rwaccess="RW"/> 
		<bitfield id="CEVT1SEL" width="2" begin="12" end="11" resetval="0x0" description="Comparator Event1 Select 00:  COMPH1 01: COMPL1 OR COMPH1 10: COMPH2 11: COMPL2 OR COMPH2" range="12 - 11" rwaccess="RW"/> 
		<bitfield id="HZEN" width="1" begin="10" end="10" resetval="0x0" description="High level (Z) Threshold crossing output enable  0: Disable Higher level Threshold (Z) crossing  1: Enable Higher level Threhold (Z) crossing" range="10" rwaccess="RW"/> 
		<bitfield id="MFIE" width="1" begin="9" end="9" resetval="0x0" description="Modulator Failure Interrupt Enable  0: Disable modulator failure interrupt and its flag  1: Enable modulator failure interrupt and its flag" range="9" rwaccess="RW"/> 
		<bitfield id="CS1_CS0" width="2" begin="8" end="7" resetval="0x0" description="Comparator filter structure  00: Comparator filter runs with a sincfast structure 01: Comparator filter runs with a Sinc1 structure 10: Comparator filter runs with a Sinc2 structure 11: Comparator filter runs with a Sinc3 structure" range="8 - 7" rwaccess="RW"/> 
		<bitfield id="EN_CEVT2" width="1" begin="6" end="6" resetval="0x0" description="CEVT2 interrupt enable  0: Disable CEVT2 interrupt  1: Enable CEVT2 interrupt" range="6" rwaccess="RW"/> 
		<bitfield id="EN_CEVT1" width="1" begin="5" end="5" resetval="0x0" description="CEVT1 interrupt enable  0: Disable CEVT1 interrupt  1: Enable CEVT1 interrupt" range="5" rwaccess="RW"/> 
		<bitfield id="COSR" width="5" begin="4" end="0" resetval="0x0" description="Comparator Oversampling ratio.   The actual rate is COSR + 1. These bits set the oversampling ratio of the filter. 0x1F represents an oversampling ratio of 32" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDATA1" acronym="CONTROLSS_SDFM1_SDDATA1" offset="0x2C" width="32" description="">
		<bitfield id="DATA32HI" width="16" begin="31" end="16" resetval="0x0" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="DATA16" width="16" begin="15" end="0" resetval="0x0" description="Lo-order 16b in 32b mode" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDATFIFO1" acronym="CONTROLSS_SDFM1_SDDATFIFO1" offset="0x30" width="32" description="">
		<bitfield id="DATA32HI" width="16" begin="31" end="16" resetval="0x0" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="DATA16" width="16" begin="15" end="0" resetval="0x0" description="Lo-order 16b in 32b mode" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCDATA1" acronym="CONTROLSS_SDFM1_SDCDATA1" offset="0x34" width="16" description="">
		<bitfield id="DATA16" width="16" begin="15" end="0" resetval="0x0" description="Comparator Data output - 16b only" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT1CMPH2" acronym="CONTROLSS_SDFM1_SDFLT1CMPH2" offset="0x36" width="16" description="">
		<bitfield id="HLT2" width="15" begin="14" end="0" resetval="0x32767" description="Second Unsigned high-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT1CMPHZ" acronym="CONTROLSS_SDFM1_SDFLT1CMPHZ" offset="0x38" width="16" description="">
		<bitfield id="HLTZ" width="15" begin="14" end="0" resetval="0x0" description="Unsigned High-level threshold (Z) for the comparator filter output  Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFIFOCTL1" acronym="CONTROLSS_SDFM1_SDFIFOCTL1" offset="0x3A" width="16" description="">
		<bitfield id="OVFIEN" width="1" begin="15" end="15" resetval="0x0" description="SDFIFO Overflow interrupt enable  0: SDFIFO Overflow condition will not generate an interrupt  1: SDFIFO overflow condition generates an interrupt on SDy_ERR" range="15" rwaccess="RW"/> 
		<bitfield id="DRINTSEL" width="1" begin="14" end="14" resetval="0x0" description="Data-Ready Interrupt (DRINT) source select  0 = AF1          (Select non-FIFO data-ready interrupt)  1 = SDFFINT1 (Select FIFO data-ready interrupt)" range="14" rwaccess="RW"/> 
		<bitfield id="FFEN" width="1" begin="13" end="13" resetval="0x0" description="SDFIFO Enable  0:  Disable FIFO operation 1:  Enable FIFO operation  Note: When FIFO is disabled, FIFO contents are cleared" range="13" rwaccess="RW"/> 
		<bitfield id="FFIEN" width="1" begin="12" end="12" resetval="0x0" description="SDFIFO data ready Interrupt Enable" range="12" rwaccess="RW"/> 
		<bitfield id="SDFFST" width="5" begin="10" end="6" resetval="0x0" description="SDFIFO Status  00000 FIFO empty 00001 FIFO has 1 word  . . . . 10000 FIFO has 16 words" range="10 - 6" rwaccess="RO"/> 
		<bitfield id="SDFFIL" width="5" begin="4" end="0" resetval="0x0" description="SDFIFO interrupt level bits   The FIFO will generate an interrupt when the FIFO status (SDFFST) '= FIFO level (SDFFIL )" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDSYNC1" acronym="CONTROLSS_SDFM1_SDSYNC1" offset="0x3C" width="16" description="">
		<bitfield id="WTSCLREN" width="1" begin="10" end="10" resetval="0x1" description="WTSYNFLG Clear-on-FIFOINT Enable  0: WTSYNFLG can only be cleared manually (using WTSYNCLR bit)  1: WTSYNFLG is cleared automatically on SDFFINT" range="10" rwaccess="RW"/> 
		<bitfield id="FFSYNCCLREN" width="1" begin="9" end="9" resetval="0x0" description="FIFO Clear-on-SDSYNC Enable  0: SDFIFO is not automaticaly cleared upon receiving SDSYNC   1: SDFIFO is automaticaly cleared upon receiving SDSYNC" range="9" rwaccess="RW"/> 
		<bitfield id="WTSYNCLR" width="1" begin="8" end="8" resetval="0x0" description="Wait-for-Sync Flag Clear (always reads 0)  0: Write of 0 has no affect  1: Write of 1 clears WTSYNFLG" range="8" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="WTSYNFLG" width="1" begin="7" end="7" resetval="0x0" description="Wait-for-Sync Flag  0: SDSYNC event has not occurred  1: SDSYNC event occurred." range="7" rwaccess="RO"/> 
		<bitfield id="WTSYNCEN" width="1" begin="6" end="6" resetval="0x0" description="Wait-for-Sync Enable  0: Incoming Data written to SDFIFO on every Data-Ready (DR) Event  1: Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs" range="6" rwaccess="RW"/> 
		<bitfield id="SYNCSEL" width="6" begin="5" end="0" resetval="0x0" description="Defines source for the SDSYNC Input on this channel  Refer SDSYNCx.SYNCSEL table" range="5 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT1CMPL2" acronym="CONTROLSS_SDFM1_SDFLT1CMPL2" offset="0x3E" width="16" description="">
		<bitfield id="LLT2" width="15" begin="14" end="0" resetval="0x0" description="Second Unsigned low-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCTLPARM2" acronym="CONTROLSS_SDFM1_SDCTLPARM2" offset="0x40" width="16" description="">
		<bitfield id="SDDATASYNC" width="1" begin="6" end="6" resetval="0x0" description="0: SD Data is not passed through a synchronizer. 1: SD Data is passed through a synchronizer." range="6" rwaccess="RW"/> 
		<bitfield id="SDCLKSYNC" width="1" begin="4" end="4" resetval="0x0" description="0: SD Clock is not passed through a synchronizer. 1: SD Clock is passed through a synchronizer." range="4" rwaccess="RW"/> 
		<bitfield id="SDCLKSEL" width="1" begin="3" end="3" resetval="0x0" description="SD2 Clock source select. 0: Clock source to SDFM filter is its channel clock. 1: Clock source to SDFM filter is SD1 filter clock." range="3" rwaccess="RW"/> 
		<bitfield id="MOD" width="2" begin="1" end="0" resetval="0x0" description="Modulator clock modes  0: Mode 0: Modulator clock running at 1x data rate 1: Reserved 2: Reserved 3: Reserved" range="1 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDFPARM2" acronym="CONTROLSS_SDFM1_SDDFPARM2" offset="0x42" width="16" description="">
		<bitfield id="SDSYNCEN" width="1" begin="12" end="12" resetval="0x0" description="PWM synchronization (SDSYNC) of data filter  0: PWM synchronization  of data filter is disabled  1: PWM synchronization of data filter is enabled  Note: SDSYNCx.SYNCSEL bits define which PWM signal is used to              synchronize PWMs" range="12" rwaccess="RW"/> 
		<bitfield id="SST" width="2" begin="11" end="10" resetval="0x0" description="Data filter structure  00: Data filter runs with a Sincfast structure 01: Data filter runs with a Sinc1 structure 10: Data filter runs with a Sinc2 structure 11: Data filter runs with a Sinc3 structure" range="11 - 10" rwaccess="RW"/> 
		<bitfield id="AE" width="1" begin="9" end="9" resetval="0x0" description="Data filter Acknowledge Enable  0: Acknowledge flag is disabled for the particular filter  1: Acknowledge flag is enabled for the particular filter" range="9" rwaccess="RW"/> 
		<bitfield id="FEN" width="1" begin="8" end="8" resetval="0x0" description="Filter Enable  0:  The data filter is disabled and no data is produced  1:  The data filter is enabled and data are produced in the data filter  Note: When filter is disabled, DOSR counter held in reset, filter data          erased. Also resets FIFO pointers and clears the FIFO" range="8" rwaccess="RW"/> 
		<bitfield id="DOSR" width="8" begin="7" end="0" resetval="0x0" description="Data filter Oversampling ratio  The actual oversampling ratio of data filter is DOSR + 1  These bits set the oversampling ratio of the data filter. 0x0FF represents an oversampling ratio of 256." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDPARM2" acronym="CONTROLSS_SDFM1_SDDPARM2" offset="0x44" width="16" description="">
		<bitfield id="SH" width="5" begin="15" end="11" resetval="0x0" description="Shift Control These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen." range="15 - 11" rwaccess="RW"/> 
		<bitfield id="DR" width="1" begin="10" end="10" resetval="0x0" description="Data filter Data representation  0: Data stored in 16b 2's complement  1: Data stored in 32b 2's complement" range="10" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT2CMPH1" acronym="CONTROLSS_SDFM1_SDFLT2CMPH1" offset="0x46" width="16" description="">
		<bitfield id="HLT" width="15" begin="14" end="0" resetval="0x32767" description="Unsigned high-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT2CMPL1" acronym="CONTROLSS_SDFM1_SDFLT2CMPL1" offset="0x48" width="16" description="">
		<bitfield id="LLT" width="15" begin="14" end="0" resetval="0x0" description="Unsigned low-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCPARM2" acronym="CONTROLSS_SDFM1_SDCPARM2" offset="0x4A" width="16" description="">
		<bitfield id="CEVT2SEL" width="2" begin="15" end="14" resetval="0x0" description="Comparator Event2 Select 00:  COMPL1 01: COMPL1 OR COMPH1 10: COMPL2 11: COMPL2 OR COMPH2" range="15 - 14" rwaccess="RW"/> 
		<bitfield id="CEN" width="1" begin="13" end="13" resetval="0x0" description="Comparator Filter enable  0: Disable comparator filter  1: Enable comparator filter" range="13" rwaccess="RW"/> 
		<bitfield id="CEVT1SEL" width="2" begin="12" end="11" resetval="0x0" description="Comparator Event1 Select 00:  COMPH1 01: COMPL1 OR COMPH1 10: COMPH2 11: COMPL2 OR COMPH2" range="12 - 11" rwaccess="RW"/> 
		<bitfield id="HZEN" width="1" begin="10" end="10" resetval="0x0" description="High level (Z) Threshold crossing output enable  0: Disable Higher level Threshold (Z) crossing  1: Enable Higher level Threhold (Z) crossing" range="10" rwaccess="RW"/> 
		<bitfield id="MFIE" width="1" begin="9" end="9" resetval="0x0" description="Modulator Failure Interrupt Enable  0: Disable modulator failure interrupt and its flag  1: Enable modulator failure interrupt and its flag" range="9" rwaccess="RW"/> 
		<bitfield id="CS1_CS0" width="2" begin="8" end="7" resetval="0x0" description="Comparator filter structure  00: Comparator filter runs with a sincfast structure 01: Comparator filter runs with a Sinc1 structure 10: Comparator filter runs with a Sinc2 structure 11: Comparator filter runs with a Sinc3 structure" range="8 - 7" rwaccess="RW"/> 
		<bitfield id="EN_CEVT2" width="1" begin="6" end="6" resetval="0x0" description="CEVT2 interrupt enable  0: Disable CEVT2 interrupt  1: Enable CEVT2 interrupt" range="6" rwaccess="RW"/> 
		<bitfield id="EN_CEVT1" width="1" begin="5" end="5" resetval="0x0" description="CEVT1 interrupt enable  0: Disable CEVT1 interrupt  1: Enable CEVT1 interrupt" range="5" rwaccess="RW"/> 
		<bitfield id="COSR" width="5" begin="4" end="0" resetval="0x0" description="Comparator Oversampling ratio.   The actual rate is COSR + 1. These bits set the oversampling ratio of the filter. 0x1F represents an oversampling ratio of 32" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDATA2" acronym="CONTROLSS_SDFM1_SDDATA2" offset="0x4C" width="32" description="">
		<bitfield id="DATA32HI" width="16" begin="31" end="16" resetval="0x0" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="DATA16" width="16" begin="15" end="0" resetval="0x0" description="Lo-order 16b in 32b mode" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDATFIFO2" acronym="CONTROLSS_SDFM1_SDDATFIFO2" offset="0x50" width="32" description="">
		<bitfield id="DATA32HI" width="16" begin="31" end="16" resetval="0x0" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="DATA16" width="16" begin="15" end="0" resetval="0x0" description="Lo-order 16b in 32b mode" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCDATA2" acronym="CONTROLSS_SDFM1_SDCDATA2" offset="0x54" width="16" description="">
		<bitfield id="DATA16" width="16" begin="15" end="0" resetval="0x0" description="Comparator Data output - 16b only" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT2CMPH2" acronym="CONTROLSS_SDFM1_SDFLT2CMPH2" offset="0x56" width="16" description="">
		<bitfield id="HLT2" width="15" begin="14" end="0" resetval="0x32767" description="Second Unsigned high-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT2CMPHZ" acronym="CONTROLSS_SDFM1_SDFLT2CMPHZ" offset="0x58" width="16" description="">
		<bitfield id="HLTZ" width="15" begin="14" end="0" resetval="0x0" description="Unsigned High-level threshold (Z) for the comparator filter output  Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFIFOCTL2" acronym="CONTROLSS_SDFM1_SDFIFOCTL2" offset="0x5A" width="16" description="">
		<bitfield id="OVFIEN" width="1" begin="15" end="15" resetval="0x0" description="SDFIFO Overflow interrupt enable  0: SDFIFO Overflow condition will not generate an interrupt  1: SDFIFO overflow condition generates an interrupt on SDy_ERR" range="15" rwaccess="RW"/> 
		<bitfield id="DRINTSEL" width="1" begin="14" end="14" resetval="0x0" description="Data-Ready Interrupt (DRINT) source select  0 = AF1          (Select non-FIFO data-ready interrupt)  1 = SDFFINT1 (Select FIFO data-ready interrupt)" range="14" rwaccess="RW"/> 
		<bitfield id="FFEN" width="1" begin="13" end="13" resetval="0x0" description="SDFIFO Enable  0:  Disable FIFO operation 1:  Enable FIFO operation  Note: When FIFO is disabled, FIFO contents are cleared" range="13" rwaccess="RW"/> 
		<bitfield id="FFIEN" width="1" begin="12" end="12" resetval="0x0" description="SDFIFO data ready Interrupt Enable" range="12" rwaccess="RW"/> 
		<bitfield id="SDFFST" width="5" begin="10" end="6" resetval="0x0" description="SDFIFO Status  00000 FIFO empty 00001 FIFO has 1 word  . . . . 10000 FIFO has 16 words" range="10 - 6" rwaccess="RO"/> 
		<bitfield id="SDFFIL" width="5" begin="4" end="0" resetval="0x0" description="SDFIFO interrupt level bits   The FIFO will generate an interrupt when the FIFO status (SDFFST) '= FIFO level (SDFFIL )" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDSYNC2" acronym="CONTROLSS_SDFM1_SDSYNC2" offset="0x5C" width="16" description="">
		<bitfield id="WTSCLREN" width="1" begin="10" end="10" resetval="0x1" description="WTSYNFLG Clear-on-FIFOINT Enable  0: WTSYNFLG can only be cleared manually (using WTSYNCLR bit)  1: WTSYNFLG is cleared automatically on SDFFINT" range="10" rwaccess="RW"/> 
		<bitfield id="FFSYNCCLREN" width="1" begin="9" end="9" resetval="0x0" description="FIFO Clear-on-SDSYNC Enable  0: SDFIFO is not automaticaly cleared upon receiving SDSYNC   1: SDFIFO is automaticaly cleared upon receiving SDSYNC" range="9" rwaccess="RW"/> 
		<bitfield id="WTSYNCLR" width="1" begin="8" end="8" resetval="0x0" description="Wait-for-Sync Flag Clear (always reads 0)  0: Write of 0 has no affect  1: Write of 1 clears WTSYNFLG" range="8" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="WTSYNFLG" width="1" begin="7" end="7" resetval="0x0" description="Wait-for-Sync Flag  0: SDSYNC event has not occurred  1: SDSYNC event occurred." range="7" rwaccess="RO"/> 
		<bitfield id="WTSYNCEN" width="1" begin="6" end="6" resetval="0x0" description="Wait-for-Sync Enable  0: Incoming Data written to SDFIFO on every Data-Ready (DR) Event  1: Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs" range="6" rwaccess="RW"/> 
		<bitfield id="SYNCSEL" width="6" begin="5" end="0" resetval="0x0" description="Defines source for the SDSYNC Input on this channel  Refer SDSYNCx.SYNCSEL table" range="5 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT2CMPL2" acronym="CONTROLSS_SDFM1_SDFLT2CMPL2" offset="0x5E" width="16" description="">
		<bitfield id="LLT2" width="15" begin="14" end="0" resetval="0x0" description="Second Unsigned low-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCTLPARM3" acronym="CONTROLSS_SDFM1_SDCTLPARM3" offset="0x60" width="16" description="">
		<bitfield id="SDDATASYNC" width="1" begin="6" end="6" resetval="0x0" description="0: SD Data is not passed through a synchronizer. 1: SD Data is passed through a synchronizer." range="6" rwaccess="RW"/> 
		<bitfield id="SDCLKSYNC" width="1" begin="4" end="4" resetval="0x0" description="0: SD Clock is not passed through a synchronizer. 1: SD Clock is passed through a synchronizer." range="4" rwaccess="RW"/> 
		<bitfield id="SDCLKSEL" width="1" begin="3" end="3" resetval="0x0" description="SD3 Clock source select. 0: Clock source to SDFM filter is its channel clock. 1: Clock source to SDFM filter is SD1 filter clock." range="3" rwaccess="RW"/> 
		<bitfield id="MOD" width="2" begin="1" end="0" resetval="0x0" description="Modulator clock modes  0: Mode 0: Modulator clock running at 1x data rate 1: Reserved 2: Reserved 3: Reserved" range="1 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDFPARM3" acronym="CONTROLSS_SDFM1_SDDFPARM3" offset="0x62" width="16" description="">
		<bitfield id="SDSYNCEN" width="1" begin="12" end="12" resetval="0x0" description="PWM synchronization (SDSYNC) of data filter  0: PWM synchronization  of data filter is disabled  1: PWM synchronization of data filter is enabled  Note: SDSYNCx.SYNCSEL bits define which PWM signal is used to              synchronize PWMs" range="12" rwaccess="RW"/> 
		<bitfield id="SST" width="2" begin="11" end="10" resetval="0x0" description="Data filter structure  00: Data filter runs with a Sincfast structure 01: Data filter runs with a Sinc1 structure 10: Data filter runs with a Sinc2 structure 11: Data filter runs with a Sinc3 structure" range="11 - 10" rwaccess="RW"/> 
		<bitfield id="AE" width="1" begin="9" end="9" resetval="0x0" description="Data filter Acknowledge Enable  0: Acknowledge flag is disabled for the particular filter  1: Acknowledge flag is enabled for the particular filter" range="9" rwaccess="RW"/> 
		<bitfield id="FEN" width="1" begin="8" end="8" resetval="0x0" description="Filter Enable  0:  The data filter is disabled and no data is produced  1:  The data filter is enabled and data are produced in the data filter  Note: When filter is disabled, DOSR counter held in reset, filter data          erased. Also resets FIFO pointers and clears the FIFO" range="8" rwaccess="RW"/> 
		<bitfield id="DOSR" width="8" begin="7" end="0" resetval="0x0" description="Data filter Oversampling ratio  The actual oversampling ratio of data filter is DOSR + 1  These bits set the oversampling ratio of the data filter. 0x0FF represents an oversampling ratio of 256." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDPARM3" acronym="CONTROLSS_SDFM1_SDDPARM3" offset="0x64" width="16" description="">
		<bitfield id="SH" width="5" begin="15" end="11" resetval="0x0" description="Shift Control These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen." range="15 - 11" rwaccess="RW"/> 
		<bitfield id="DR" width="1" begin="10" end="10" resetval="0x0" description="Data filter Data representation  0: Data stored in 16b 2's complement  1: Data stored in 32b 2's complement" range="10" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT3CMPH1" acronym="CONTROLSS_SDFM1_SDFLT3CMPH1" offset="0x66" width="16" description="">
		<bitfield id="HLT" width="15" begin="14" end="0" resetval="0x32767" description="Unsigned high-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT3CMPL1" acronym="CONTROLSS_SDFM1_SDFLT3CMPL1" offset="0x68" width="16" description="">
		<bitfield id="LLT" width="15" begin="14" end="0" resetval="0x0" description="Unsigned low-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCPARM3" acronym="CONTROLSS_SDFM1_SDCPARM3" offset="0x6A" width="16" description="">
		<bitfield id="CEVT2SEL" width="2" begin="15" end="14" resetval="0x0" description="Comparator Event2 Select 00:  COMPL1 01: COMPL1 OR COMPH1 10: COMPL2 11: COMPL2 OR COMPH2" range="15 - 14" rwaccess="RW"/> 
		<bitfield id="CEN" width="1" begin="13" end="13" resetval="0x0" description="Comparator Filter enable  0: Disable comparator filter  1: Enable comparator filter" range="13" rwaccess="RW"/> 
		<bitfield id="CEVT1SEL" width="2" begin="12" end="11" resetval="0x0" description="Comparator Event1 Select 00:  COMPH1 01: COMPL1 OR COMPH1 10: COMPH2 11: COMPL2 OR COMPH2" range="12 - 11" rwaccess="RW"/> 
		<bitfield id="HZEN" width="1" begin="10" end="10" resetval="0x0" description="High level (Z) Threshold crossing output enable  0: Disable Higher level Threshold (Z) crossing  1: Enable Higher level Threhold (Z) crossing" range="10" rwaccess="RW"/> 
		<bitfield id="MFIE" width="1" begin="9" end="9" resetval="0x0" description="Modulator Failure Interrupt Enable  0: Disable modulator failure interrupt and its flag  1: Enable modulator failure interrupt and its flag" range="9" rwaccess="RW"/> 
		<bitfield id="CS1_CS0" width="2" begin="8" end="7" resetval="0x0" description="Comparator filter structure  00: Comparator filter runs with a sincfast structure 01: Comparator filter runs with a Sinc1 structure 10: Comparator filter runs with a Sinc2 structure 11: Comparator filter runs with a Sinc3 structure" range="8 - 7" rwaccess="RW"/> 
		<bitfield id="EN_CEVT2" width="1" begin="6" end="6" resetval="0x0" description="CEVT2 interrupt enable  0: Disable CEVT2 interrupt  1: Enable CEVT2 interrupt" range="6" rwaccess="RW"/> 
		<bitfield id="EN_CEVT1" width="1" begin="5" end="5" resetval="0x0" description="CEVT1 interrupt enable  0: Disable CEVT1 interrupt  1: Enable CEVT1 interrupt" range="5" rwaccess="RW"/> 
		<bitfield id="COSR" width="5" begin="4" end="0" resetval="0x0" description="Comparator Oversampling ratio.   The actual rate is COSR + 1. These bits set the oversampling ratio of the filter. 0x1F represents an oversampling ratio of 32" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDATA3" acronym="CONTROLSS_SDFM1_SDDATA3" offset="0x6C" width="32" description="">
		<bitfield id="DATA32HI" width="16" begin="31" end="16" resetval="0x0" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="DATA16" width="16" begin="15" end="0" resetval="0x0" description="Lo-order 16b in 32b mode" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDATFIFO3" acronym="CONTROLSS_SDFM1_SDDATFIFO3" offset="0x70" width="32" description="">
		<bitfield id="DATA32HI" width="16" begin="31" end="16" resetval="0x0" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="DATA16" width="16" begin="15" end="0" resetval="0x0" description="Lo-order 16b in 32b mode" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCDATA3" acronym="CONTROLSS_SDFM1_SDCDATA3" offset="0x74" width="16" description="">
		<bitfield id="DATA16" width="16" begin="15" end="0" resetval="0x0" description="Comparator Data output - 16b only" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT3CMPH2" acronym="CONTROLSS_SDFM1_SDFLT3CMPH2" offset="0x76" width="16" description="">
		<bitfield id="HLT2" width="15" begin="14" end="0" resetval="0x32767" description="Second Unsigned high-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT3CMPHZ" acronym="CONTROLSS_SDFM1_SDFLT3CMPHZ" offset="0x78" width="16" description="">
		<bitfield id="HLTZ" width="15" begin="14" end="0" resetval="0x0" description="Unsigned High-level threshold (Z) for the comparator filter output  Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFIFOCTL3" acronym="CONTROLSS_SDFM1_SDFIFOCTL3" offset="0x7A" width="16" description="">
		<bitfield id="OVFIEN" width="1" begin="15" end="15" resetval="0x0" description="SDFIFO Overflow interrupt enable  0: SDFIFO Overflow condition will not generate an interrupt  1: SDFIFO overflow condition generates an interrupt on SDy_ERR" range="15" rwaccess="RW"/> 
		<bitfield id="DRINTSEL" width="1" begin="14" end="14" resetval="0x0" description="Data-Ready Interrupt (DRINT) source select  0 = AF1          (Select non-FIFO data-ready interrupt)  1 = SDFFINT1 (Select FIFO data-ready interrupt)" range="14" rwaccess="RW"/> 
		<bitfield id="FFEN" width="1" begin="13" end="13" resetval="0x0" description="SDFIFO Enable  0:  Disable FIFO operation 1:  Enable FIFO operation  Note: When FIFO is disabled, FIFO contents are cleared" range="13" rwaccess="RW"/> 
		<bitfield id="FFIEN" width="1" begin="12" end="12" resetval="0x0" description="SDFIFO data ready Interrupt Enable" range="12" rwaccess="RW"/> 
		<bitfield id="SDFFST" width="5" begin="10" end="6" resetval="0x0" description="SDFIFO Status  00000 FIFO empty 00001 FIFO has 1 word  . . . . 10000 FIFO has 16 words" range="10 - 6" rwaccess="RO"/> 
		<bitfield id="SDFFIL" width="5" begin="4" end="0" resetval="0x0" description="SDFIFO interrupt level bits   The FIFO will generate an interrupt when the FIFO status (SDFFST) '= FIFO level (SDFFIL )" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDSYNC3" acronym="CONTROLSS_SDFM1_SDSYNC3" offset="0x7C" width="16" description="">
		<bitfield id="WTSCLREN" width="1" begin="10" end="10" resetval="0x1" description="WTSYNFLG Clear-on-FIFOINT Enable  0: WTSYNFLG can only be cleared manually (using WTSYNCLR bit)  1: WTSYNFLG is cleared automatically on SDFFINT" range="10" rwaccess="RW"/> 
		<bitfield id="FFSYNCCLREN" width="1" begin="9" end="9" resetval="0x0" description="FIFO Clear-on-SDSYNC Enable  0: SDFIFO is not automaticaly cleared upon receiving SDSYNC   1: SDFIFO is automaticaly cleared upon receiving SDSYNC" range="9" rwaccess="RW"/> 
		<bitfield id="WTSYNCLR" width="1" begin="8" end="8" resetval="0x0" description="Wait-for-Sync Flag Clear (always reads 0)  0: Write of 0 has no affect  1: Write of 1 clears WTSYNFLG" range="8" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="WTSYNFLG" width="1" begin="7" end="7" resetval="0x0" description="Wait-for-Sync Flag  0: SDSYNC event has not occurred  1: SDSYNC event occurred." range="7" rwaccess="RO"/> 
		<bitfield id="WTSYNCEN" width="1" begin="6" end="6" resetval="0x0" description="Wait-for-Sync Enable  0: Incoming Data written to SDFIFO on every Data-Ready (DR) Event  1: Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs" range="6" rwaccess="RW"/> 
		<bitfield id="SYNCSEL" width="6" begin="5" end="0" resetval="0x0" description="Defines source for the SDSYNC Input on this channel  Refer SDSYNCx.SYNCSEL table" range="5 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT3CMPL2" acronym="CONTROLSS_SDFM1_SDFLT3CMPL2" offset="0x7E" width="16" description="">
		<bitfield id="LLT2" width="15" begin="14" end="0" resetval="0x0" description="Second Unsigned low-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCTLPARM4" acronym="CONTROLSS_SDFM1_SDCTLPARM4" offset="0x80" width="16" description="">
		<bitfield id="SDDATASYNC" width="1" begin="6" end="6" resetval="0x0" description="0: SD Data is not passed through a synchronizer. 1: SD Data is passed through a synchronizer." range="6" rwaccess="RW"/> 
		<bitfield id="SDCLKSYNC" width="1" begin="4" end="4" resetval="0x0" description="0: SD Clock is not passed through a synchronizer. 1: SD Clock is passed through a synchronizer." range="4" rwaccess="RW"/> 
		<bitfield id="SDCLKSEL" width="1" begin="3" end="3" resetval="0x0" description="SD4 Clock source select. 0: Clock source to SDFM filter is its channel clock. 1: Clock source to SDFM filter is SD1 filter clock." range="3" rwaccess="RW"/> 
		<bitfield id="MOD" width="2" begin="1" end="0" resetval="0x0" description="Modulator clock modes  0: Mode 0: Modulator clock running at 1x data rate 1: Reserved 2: Reserved 3: Reserved" range="1 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDFPARM4" acronym="CONTROLSS_SDFM1_SDDFPARM4" offset="0x82" width="16" description="">
		<bitfield id="SDSYNCEN" width="1" begin="12" end="12" resetval="0x0" description="PWM synchronization (SDSYNC) of data filter  0: PWM synchronization  of data filter is disabled  1: PWM synchronization of data filter is enabled  Note: SDSYNCx.SYNCSEL bits define which PWM signal is used to              synchronize PWMs" range="12" rwaccess="RW"/> 
		<bitfield id="SST" width="2" begin="11" end="10" resetval="0x0" description="Data filter structure  00: Data filter runs with a Sincfast structure 01: Data filter runs with a Sinc1 structure 10: Data filter runs with a Sinc2 structure 11: Data filter runs with a Sinc3 structure" range="11 - 10" rwaccess="RW"/> 
		<bitfield id="AE" width="1" begin="9" end="9" resetval="0x0" description="Data filter Acknowledge Enable  0: Acknowledge flag is disabled for the particular filter  1: Acknowledge flag is enabled for the particular filter" range="9" rwaccess="RW"/> 
		<bitfield id="FEN" width="1" begin="8" end="8" resetval="0x0" description="Filter Enable  0:  The data filter is disabled and no data is produced  1:  The data filter is enabled and data are produced in the data filter  Note: When filter is disabled, DOSR counter held in reset, filter data          erased. Also resets FIFO pointers and clears the FIFO" range="8" rwaccess="RW"/> 
		<bitfield id="DOSR" width="8" begin="7" end="0" resetval="0x0" description="Data filter Oversampling ratio  The actual oversampling ratio of data filter is DOSR + 1  These bits set the oversampling ratio of the data filter. 0x0FF represents an oversampling ratio of 256." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDPARM4" acronym="CONTROLSS_SDFM1_SDDPARM4" offset="0x84" width="16" description="">
		<bitfield id="SH" width="5" begin="15" end="11" resetval="0x0" description="Shift Control These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen." range="15 - 11" rwaccess="RW"/> 
		<bitfield id="DR" width="1" begin="10" end="10" resetval="0x0" description="Data filter Data representation  0: Data stored in 16b 2's complement  1: Data stored in 32b 2's complement" range="10" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT4CMPH1" acronym="CONTROLSS_SDFM1_SDFLT4CMPH1" offset="0x86" width="16" description="">
		<bitfield id="HLT" width="15" begin="14" end="0" resetval="0x32767" description="Unsigned high-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT4CMPL1" acronym="CONTROLSS_SDFM1_SDFLT4CMPL1" offset="0x88" width="16" description="">
		<bitfield id="LLT" width="15" begin="14" end="0" resetval="0x0" description="Unsigned low-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCPARM4" acronym="CONTROLSS_SDFM1_SDCPARM4" offset="0x8A" width="16" description="">
		<bitfield id="CEVT2SEL" width="2" begin="15" end="14" resetval="0x0" description="Comparator Event2 Select 00:  COMPL1 01: COMPL1 OR COMPH1 10: COMPL2 11: COMPL2 OR COMPH2" range="15 - 14" rwaccess="RW"/> 
		<bitfield id="CEN" width="1" begin="13" end="13" resetval="0x0" description="Comparator Filter enable  0: Disable comparator filter  1: Enable comparator filter" range="13" rwaccess="RW"/> 
		<bitfield id="CEVT1SEL" width="2" begin="12" end="11" resetval="0x0" description="Comparator Event1 Select 00:  COMPH1 01: COMPL1 OR COMPH1 10: COMPH2 11: COMPL2 OR COMPH2" range="12 - 11" rwaccess="RW"/> 
		<bitfield id="HZEN" width="1" begin="10" end="10" resetval="0x0" description="High level (Z) Threshold crossing output enable  0: Disable Higher level Threshold (Z) crossing  1: Enable Higher level Threhold (Z) crossing" range="10" rwaccess="RW"/> 
		<bitfield id="MFIE" width="1" begin="9" end="9" resetval="0x0" description="Modulator Failure Interrupt Enable  0: Disable modulator failure interrupt and its flag  1: Enable modulator failure interrupt and its flag" range="9" rwaccess="RW"/> 
		<bitfield id="CS1_CS0" width="2" begin="8" end="7" resetval="0x0" description="Comparator filter structure  00: Comparator filter runs with a sincfast structure 01: Comparator filter runs with a Sinc1 structure 10: Comparator filter runs with a Sinc2 structure 11: Comparator filter runs with a Sinc3 structure" range="8 - 7" rwaccess="RW"/> 
		<bitfield id="EN_CEVT2" width="1" begin="6" end="6" resetval="0x0" description="CEVT2 interrupt enable  0: Disable CEVT2 interrupt  1: Enable CEVT2 interrupt" range="6" rwaccess="RW"/> 
		<bitfield id="EN_CEVT1" width="1" begin="5" end="5" resetval="0x0" description="CEVT1 interrupt enable  0: Disable CEVT1 interrupt  1: Enable CEVT1 interrupt" range="5" rwaccess="RW"/> 
		<bitfield id="COSR" width="5" begin="4" end="0" resetval="0x0" description="Comparator Oversampling ratio.   The actual rate is COSR + 1. These bits set the oversampling ratio of the filter. 0x1F represents an oversampling ratio of 32" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDATA4" acronym="CONTROLSS_SDFM1_SDDATA4" offset="0x8C" width="32" description="">
		<bitfield id="DATA32HI" width="16" begin="31" end="16" resetval="0x0" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="DATA16" width="16" begin="15" end="0" resetval="0x0" description="Lo-order 16b in 32b mode" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDDATFIFO4" acronym="CONTROLSS_SDFM1_SDDATFIFO4" offset="0x90" width="32" description="">
		<bitfield id="DATA32HI" width="16" begin="31" end="16" resetval="0x0" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="DATA16" width="16" begin="15" end="0" resetval="0x0" description="Lo-order 16b in 32b mode" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCDATA4" acronym="CONTROLSS_SDFM1_SDCDATA4" offset="0x94" width="16" description="">
		<bitfield id="DATA16" width="16" begin="15" end="0" resetval="0x0" description="Comparator Data output - 16b only" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT4CMPH2" acronym="CONTROLSS_SDFM1_SDFLT4CMPH2" offset="0x96" width="16" description="">
		<bitfield id="HLT2" width="15" begin="14" end="0" resetval="0x32767" description="Second Unsigned high-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT4CMPHZ" acronym="CONTROLSS_SDFM1_SDFLT4CMPHZ" offset="0x98" width="16" description="">
		<bitfield id="HLTZ" width="15" begin="14" end="0" resetval="0x0" description="Unsigned High-level threshold (Z) for the comparator filter output  Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFIFOCTL4" acronym="CONTROLSS_SDFM1_SDFIFOCTL4" offset="0x9A" width="16" description="">
		<bitfield id="OVFIEN" width="1" begin="15" end="15" resetval="0x0" description="SDFIFO Overflow interrupt enable  0: SDFIFO Overflow condition will not generate an interrupt  1: SDFIFO overflow condition generates an interrupt on SDy_ERR" range="15" rwaccess="RW"/> 
		<bitfield id="DRINTSEL" width="1" begin="14" end="14" resetval="0x0" description="Data-Ready Interrupt (DRINT) source select  0 = AF1          (Select non-FIFO data-ready interrupt)  1 = SDFFINT1 (Select FIFO data-ready interrupt)" range="14" rwaccess="RW"/> 
		<bitfield id="FFEN" width="1" begin="13" end="13" resetval="0x0" description="SDFIFO Enable  0:  Disable FIFO operation 1:  Enable FIFO operation  Note: When FIFO is disabled, FIFO contents are cleared" range="13" rwaccess="RW"/> 
		<bitfield id="FFIEN" width="1" begin="12" end="12" resetval="0x0" description="SDFIFO data ready Interrupt Enable" range="12" rwaccess="RW"/> 
		<bitfield id="SDFFST" width="5" begin="10" end="6" resetval="0x0" description="SDFIFO Status  00000 FIFO empty 00001 FIFO has 1 word  . . . . 10000 FIFO has 16 words" range="10 - 6" rwaccess="RO"/> 
		<bitfield id="SDFFIL" width="5" begin="4" end="0" resetval="0x0" description="SDFIFO interrupt level bits   The FIFO will generate an interrupt when the FIFO status (SDFFST) '= FIFO level (SDFFIL )" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDSYNC4" acronym="CONTROLSS_SDFM1_SDSYNC4" offset="0x9C" width="16" description="">
		<bitfield id="WTSCLREN" width="1" begin="10" end="10" resetval="0x1" description="WTSYNFLG Clear-on-FIFOINT Enable  0: WTSYNFLG can only be cleared manually (using WTSYNCLR bit)  1: WTSYNFLG is cleared automatically on SDFFINT" range="10" rwaccess="RW"/> 
		<bitfield id="FFSYNCCLREN" width="1" begin="9" end="9" resetval="0x0" description="FIFO Clear-on-SDSYNC Enable  0: SDFIFO is not automaticaly cleared upon receiving SDSYNC   1: SDFIFO is automaticaly cleared upon receiving SDSYNC" range="9" rwaccess="RW"/> 
		<bitfield id="WTSYNCLR" width="1" begin="8" end="8" resetval="0x0" description="Wait-for-Sync Flag Clear (always reads 0)  0: Write of 0 has no affect  1: Write of 1 clears WTSYNFLG" range="8" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="WTSYNFLG" width="1" begin="7" end="7" resetval="0x0" description="Wait-for-Sync Flag  0: SDSYNC event has not occurred  1: SDSYNC event occurred." range="7" rwaccess="RO"/> 
		<bitfield id="WTSYNCEN" width="1" begin="6" end="6" resetval="0x0" description="Wait-for-Sync Enable  0: Incoming Data written to SDFIFO on every Data-Ready (DR) Event  1: Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs" range="6" rwaccess="RW"/> 
		<bitfield id="SYNCSEL" width="6" begin="5" end="0" resetval="0x0" description="Defines source for the SDSYNC Input on this channel  Refer SDSYNCx.SYNCSEL table" range="5 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDFLT4CMPL2" acronym="CONTROLSS_SDFM1_SDFLT4CMPL2" offset="0x9E" width="16" description="">
		<bitfield id="LLT2" width="15" begin="14" end="0" resetval="0x0" description="Second Unsigned low-level threshold for the comparator filter output." range="14 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP1CTL" acronym="CONTROLSS_SDFM1_SDCOMP1CTL" offset="0xC0" width="16" description="">
		<bitfield id="CEVT2DIGFILTSEL" width="2" begin="11" end="10" resetval="0x0" description="High comparator COMPH source select.    0  CEVT2 output drives COMPLOUT   1  Reserved   2  Output of digital filter drives COMPLOUT   3  Reserved" range="11 - 10" rwaccess="RW"/> 
		<bitfield id="CEVT1DIGFILTSEL" width="2" begin="3" end="2" resetval="0x0" description="High comparator COMPH source select.    0  CEVT1 output drives COMPHOUT   1  Reserved   2  Output of digital filter drives COMPHOUT   3  Reserved" range="3 - 2" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP1EVT2FLTCTL" acronym="CONTROLSS_SDFM1_SDCOMP1EVT2FLTCTL" offset="0xC2" width="16" description="">
		<bitfield id="FILINIT" width="1" begin="15" end="15" resetval="0x0" description="Low filter initialization.    0  No effect   1  Initialize all samples to the filter input value" range="15" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="THRESH" width="5" begin="13" end="9" resetval="0x0" description="Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state." range="13 - 9" rwaccess="RW"/> 
		<bitfield id="SAMPWIN" width="5" begin="8" end="4" resetval="0x0" description="Low filter sample window size. Number of samples to monitor is SAMPWIN+1." range="8 - 4" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP1EVT2FLTCLKCTL" acronym="CONTROLSS_SDFM1_SDCOMP1EVT2FLTCLKCTL" offset="0xC4" width="16" description="">
		<bitfield id="CLKPRESCALE" width="10" begin="9" end="0" resetval="0x0" description="Low filter sample clock prescale. Number of system clocks between samples." range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP1EVT1FLTCTL" acronym="CONTROLSS_SDFM1_SDCOMP1EVT1FLTCTL" offset="0xC6" width="16" description="">
		<bitfield id="FILINIT" width="1" begin="15" end="15" resetval="0x0" description="High filter initialization.    0  No effect   1  Initialize all samples to the filter input value" range="15" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="THRESH" width="5" begin="13" end="9" resetval="0x0" description="High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state." range="13 - 9" rwaccess="RW"/> 
		<bitfield id="SAMPWIN" width="5" begin="8" end="4" resetval="0x0" description="High filter sample window size. Number of samples to monitor is SAMPWIN+1." range="8 - 4" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP1EVT1FLTCLKCTL" acronym="CONTROLSS_SDFM1_SDCOMP1EVT1FLTCLKCTL" offset="0xC8" width="16" description="">
		<bitfield id="CLKPRESCALE" width="10" begin="9" end="0" resetval="0x0" description="High filter sample clock prescale. Number of system clocks between samples." range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP1LOCK" acronym="CONTROLSS_SDFM1_SDCOMP1LOCK" offset="0xCE" width="16" description="">
		<bitfield id="COMP" width="1" begin="3" end="3" resetval="0x0" description="Lock write-access to the SDCOMP1EVT1/2FLTTCTL and COMP1FILCLKCTL registers.    0  SDCOMP1EVT1/2FLTCTL and SDCOMP1EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect.   1  SDCOMP1EVT1/2FLTCTL and SDCOMP1EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit." range="3" rwaccess="RW
	  			 SONCE"/> 
		<bitfield id="SDCOMP1CTL" width="1" begin="0" end="0" resetval="0x0" description="Lock write-access to the SDCOMP1CTL register.    0  SDCOMP1CTL register is not locked. Write 0 to this bit has no effect.   1  SDCOMP1CTL register is locked. Only a system reset can clear this bit." range="0" rwaccess="RW
	  			 SONCE"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP2CTL" acronym="CONTROLSS_SDFM1_SDCOMP2CTL" offset="0xD0" width="16" description="">
		<bitfield id="CEVT2DIGFILTSEL" width="2" begin="11" end="10" resetval="0x0" description="High comparator COMPH source select.    0  CEVT2 output drives COMPLOUT   1  Reserved   2  Output of digital filter drives COMPLOUT   3  Reserved" range="11 - 10" rwaccess="RW"/> 
		<bitfield id="CEVT1DIGFILTSEL" width="2" begin="3" end="2" resetval="0x0" description="High comparator COMPH source select.    0  CEVT1 output drives COMPHOUT   1  Reserved   2  Output of digital filter drives COMPHOUT   3  Reserved" range="3 - 2" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP2EVT2FLTCTL" acronym="CONTROLSS_SDFM1_SDCOMP2EVT2FLTCTL" offset="0xD2" width="16" description="">
		<bitfield id="FILINIT" width="1" begin="15" end="15" resetval="0x0" description="Low filter initialization.    0  No effect   1  Initialize all samples to the filter input value" range="15" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="THRESH" width="5" begin="13" end="9" resetval="0x0" description="Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state." range="13 - 9" rwaccess="RW"/> 
		<bitfield id="SAMPWIN" width="5" begin="8" end="4" resetval="0x0" description="Low filter sample window size. Number of samples to monitor is SAMPWIN+1." range="8 - 4" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP2EVT2FLTCLKCTL" acronym="CONTROLSS_SDFM1_SDCOMP2EVT2FLTCLKCTL" offset="0xD4" width="16" description="">
		<bitfield id="CLKPRESCALE" width="10" begin="9" end="0" resetval="0x0" description="Low filter sample clock prescale. Number of system clocks between samples." range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP2EVT1FLTCTL" acronym="CONTROLSS_SDFM1_SDCOMP2EVT1FLTCTL" offset="0xD6" width="16" description="">
		<bitfield id="FILINIT" width="1" begin="15" end="15" resetval="0x0" description="High filter initialization.    0  No effect   1  Initialize all samples to the filter input value" range="15" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="THRESH" width="5" begin="13" end="9" resetval="0x0" description="High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state." range="13 - 9" rwaccess="RW"/> 
		<bitfield id="SAMPWIN" width="5" begin="8" end="4" resetval="0x0" description="High filter sample window size. Number of samples to monitor is SAMPWIN+1." range="8 - 4" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP2EVT1FLTCLKCTL" acronym="CONTROLSS_SDFM1_SDCOMP2EVT1FLTCLKCTL" offset="0xD8" width="16" description="">
		<bitfield id="CLKPRESCALE" width="10" begin="9" end="0" resetval="0x0" description="High filter sample clock prescale. Number of system clocks between samples." range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP2LOCK" acronym="CONTROLSS_SDFM1_SDCOMP2LOCK" offset="0xDE" width="16" description="">
		<bitfield id="COMP" width="1" begin="3" end="3" resetval="0x0" description="Lock write-access to the SDCOMP2EVT1/2FLTTCTL and COMP2FILCLKCTL registers.    0  SDCOMP2EVT1/2FLTCTL and SDCOMP2EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect.   1  SDCOMP2EVT1/2FLTCTL and SDCOMP2EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit." range="3" rwaccess="RW
	  			 SONCE"/> 
		<bitfield id="SDCOMP2CTL" width="1" begin="0" end="0" resetval="0x0" description="Lock write-access to the SDCOMP2CTL register.    0  SDCOMP2CTL register is not locked. Write 0 to this bit has no effect.   1  SDCOMP2CTL register is locked. Only a system reset can clear this bit." range="0" rwaccess="RW
	  			 SONCE"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP3CTL" acronym="CONTROLSS_SDFM1_SDCOMP3CTL" offset="0xE0" width="16" description="">
		<bitfield id="CEVT2DIGFILTSEL" width="2" begin="11" end="10" resetval="0x0" description="High comparator COMPH source select.    0  CEVT2 output drives COMPLOUT   1  Reserved   2  Output of digital filter drives COMPLOUT   3  Reserved" range="11 - 10" rwaccess="RW"/> 
		<bitfield id="CEVT1DIGFILTSEL" width="2" begin="3" end="2" resetval="0x0" description="High comparator COMPH source select.    0  CEVT1 output drives COMPHOUT   1  Reserved   2  Output of digital filter drives COMPHOUT   3  Reserved" range="3 - 2" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP3EVT2FLTCTL" acronym="CONTROLSS_SDFM1_SDCOMP3EVT2FLTCTL" offset="0xE2" width="16" description="">
		<bitfield id="FILINIT" width="1" begin="15" end="15" resetval="0x0" description="Low filter initialization.    0  No effect   1  Initialize all samples to the filter input value" range="15" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="THRESH" width="5" begin="13" end="9" resetval="0x0" description="Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state." range="13 - 9" rwaccess="RW"/> 
		<bitfield id="SAMPWIN" width="5" begin="8" end="4" resetval="0x0" description="Low filter sample window size. Number of samples to monitor is SAMPWIN+1." range="8 - 4" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP3EVT2FLTCLKCTL" acronym="CONTROLSS_SDFM1_SDCOMP3EVT2FLTCLKCTL" offset="0xE4" width="16" description="">
		<bitfield id="CLKPRESCALE" width="10" begin="9" end="0" resetval="0x0" description="Low filter sample clock prescale. Number of system clocks between samples." range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP3EVT1FLTCTL" acronym="CONTROLSS_SDFM1_SDCOMP3EVT1FLTCTL" offset="0xE6" width="16" description="">
		<bitfield id="FILINIT" width="1" begin="15" end="15" resetval="0x0" description="High filter initialization.    0  No effect   1  Initialize all samples to the filter input value" range="15" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="THRESH" width="5" begin="13" end="9" resetval="0x0" description="High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state." range="13 - 9" rwaccess="RW"/> 
		<bitfield id="SAMPWIN" width="5" begin="8" end="4" resetval="0x0" description="High filter sample window size. Number of samples to monitor is SAMPWIN+1." range="8 - 4" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP3EVT1FLTCLKCTL" acronym="CONTROLSS_SDFM1_SDCOMP3EVT1FLTCLKCTL" offset="0xE8" width="16" description="">
		<bitfield id="CLKPRESCALE" width="10" begin="9" end="0" resetval="0x0" description="High filter sample clock prescale. Number of system clocks between samples." range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP3LOCK" acronym="CONTROLSS_SDFM1_SDCOMP3LOCK" offset="0xEE" width="16" description="">
		<bitfield id="COMP" width="1" begin="3" end="3" resetval="0x0" description="Lock write-access to the SDCOMP3EVT1/2FLTTCTL and COMP3FILCLKCTL registers.    0  SDCOMP3EVT1/2FLTCTL and SDCOMP3EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect.   1  SDCOMP3EVT1/2FLTCTL and SDCOMP3EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit." range="3" rwaccess="RW
	  			 SONCE"/> 
		<bitfield id="SDCOMP3CTL" width="1" begin="0" end="0" resetval="0x0" description="Lock write-access to the SDCOMP3CTL register.    0  SDCOMP3CTL register is not locked. Write 0 to this bit has no effect.   1  SDCOMP3CTL register is locked. Only a system reset can clear this bit." range="0" rwaccess="RW
	  			 SONCE"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP4CTL" acronym="CONTROLSS_SDFM1_SDCOMP4CTL" offset="0xF0" width="16" description="">
		<bitfield id="CEVT2DIGFILTSEL" width="2" begin="11" end="10" resetval="0x0" description="High comparator COMPH source select.    0  CEVT2 output drives COMPLOUT   1  Reserved   2  Output of digital filter drives COMPLOUT   3  Reserved" range="11 - 10" rwaccess="RW"/> 
		<bitfield id="CEVT1DIGFILTSEL" width="2" begin="3" end="2" resetval="0x0" description="High comparator COMPH source select.    0  CEVT1 output drives COMPHOUT   1  Reserved   2  Output of digital filter drives COMPHOUT   3  Reserved" range="3 - 2" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP4EVT2FLTCTL" acronym="CONTROLSS_SDFM1_SDCOMP4EVT2FLTCTL" offset="0xF2" width="16" description="">
		<bitfield id="FILINIT" width="1" begin="15" end="15" resetval="0x0" description="Low filter initialization.    0  No effect   1  Initialize all samples to the filter input value" range="15" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="THRESH" width="5" begin="13" end="9" resetval="0x0" description="Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state." range="13 - 9" rwaccess="RW"/> 
		<bitfield id="SAMPWIN" width="5" begin="8" end="4" resetval="0x0" description="Low filter sample window size. Number of samples to monitor is SAMPWIN+1." range="8 - 4" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP4EVT2FLTCLKCTL" acronym="CONTROLSS_SDFM1_SDCOMP4EVT2FLTCLKCTL" offset="0xF4" width="16" description="">
		<bitfield id="CLKPRESCALE" width="10" begin="9" end="0" resetval="0x0" description="Low filter sample clock prescale. Number of system clocks between samples." range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP4EVT1FLTCTL" acronym="CONTROLSS_SDFM1_SDCOMP4EVT1FLTCTL" offset="0xF6" width="16" description="">
		<bitfield id="FILINIT" width="1" begin="15" end="15" resetval="0x0" description="High filter initialization.    0  No effect   1  Initialize all samples to the filter input value" range="15" rwaccess="RW
	  			 RRETURNS0S"/> 
		<bitfield id="THRESH" width="5" begin="13" end="9" resetval="0x0" description="High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state." range="13 - 9" rwaccess="RW"/> 
		<bitfield id="SAMPWIN" width="5" begin="8" end="4" resetval="0x0" description="High filter sample window size. Number of samples to monitor is SAMPWIN+1." range="8 - 4" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP4EVT1FLTCLKCTL" acronym="CONTROLSS_SDFM1_SDCOMP4EVT1FLTCLKCTL" offset="0xF8" width="16" description="">
		<bitfield id="CLKPRESCALE" width="10" begin="9" end="0" resetval="0x0" description="High filter sample clock prescale. Number of system clocks between samples." range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_SDFM1_SDCOMP4LOCK" acronym="CONTROLSS_SDFM1_SDCOMP4LOCK" offset="0xFE" width="16" description="">
		<bitfield id="COMP" width="1" begin="3" end="3" resetval="0x0" description="Lock write-access to the SDCOMP4EVT1/2FLTTCTL and COMP4FILCLKCTL registers.    0  SDCOMP4EVT1/2FLTCTL and SDCOMP4EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect.   1  SDCOMP4EVT1/2FLTCTL and SDCOMP4EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit." range="3" rwaccess="RW
	  			 SONCE"/> 
		<bitfield id="SDCOMP4CTL" width="1" begin="0" end="0" resetval="0x0" description="Lock write-access to the SDCOMP4CTL register.    0  SDCOMP4CTL register is not locked. Write 0 to this bit has no effect.   1  SDCOMP4CTL register is locked. Only a system reset can clear this bit." range="0" rwaccess="RW
	  			 SONCE"/>
	</register>
</module>