<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p219" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_219{left:96px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2_219{left:811px;bottom:48px;letter-spacing:-0.1px;}
#t3_219{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.59px;}
#t4_219{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t5_219{left:96px;bottom:1038px;letter-spacing:0.08px;word-spacing:-0.5px;}
#t6_219{left:96px;bottom:999px;letter-spacing:0.12px;}
#t7_219{left:162px;bottom:999px;letter-spacing:0.19px;word-spacing:-0.1px;}
#t8_219{left:96px;bottom:973px;}
#t9_219{left:124px;bottom:973px;letter-spacing:0.16px;word-spacing:-0.55px;}
#ta_219{left:96px;bottom:945px;}
#tb_219{left:124px;bottom:945px;letter-spacing:0.16px;word-spacing:-0.46px;}
#tc_219{left:96px;bottom:910px;letter-spacing:0.13px;word-spacing:-0.48px;}
#td_219{left:96px;bottom:889px;letter-spacing:0.11px;word-spacing:-0.42px;}
#te_219{left:96px;bottom:853px;letter-spacing:0.12px;word-spacing:-0.39px;}
#tf_219{left:96px;bottom:832px;letter-spacing:0.14px;word-spacing:-0.52px;}
#tg_219{left:96px;bottom:811px;letter-spacing:0.14px;word-spacing:-0.56px;}
#th_219{left:96px;bottom:775px;letter-spacing:0.12px;word-spacing:-0.41px;}
#ti_219{left:96px;bottom:754px;letter-spacing:0.14px;word-spacing:-0.94px;}
#tj_219{left:96px;bottom:733px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tk_219{left:96px;bottom:711px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tl_219{left:96px;bottom:690px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tm_219{left:96px;bottom:669px;letter-spacing:0.15px;word-spacing:-0.66px;}
#tn_219{left:96px;bottom:633px;letter-spacing:0.11px;word-spacing:-0.49px;}
#to_219{left:96px;bottom:594px;letter-spacing:0.18px;}
#tp_219{left:147px;bottom:594px;letter-spacing:0.18px;word-spacing:-0.1px;}
#tq_219{left:96px;bottom:558px;letter-spacing:0.14px;word-spacing:-0.56px;}
#tr_219{left:96px;bottom:519px;letter-spacing:0.12px;}
#ts_219{left:162px;bottom:519px;letter-spacing:0.16px;word-spacing:-0.02px;}
#tt_219{left:96px;bottom:493px;}
#tu_219{left:124px;bottom:493px;letter-spacing:0.09px;word-spacing:-0.39px;}
#tv_219{left:96px;bottom:465px;}
#tw_219{left:124px;bottom:465px;letter-spacing:0.16px;word-spacing:-0.47px;}
#tx_219{left:96px;bottom:430px;letter-spacing:0.1px;word-spacing:-0.4px;}
#ty_219{left:96px;bottom:409px;letter-spacing:0.14px;word-spacing:-0.56px;}
#tz_219{left:96px;bottom:387px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t10_219{left:96px;bottom:366px;letter-spacing:0.12px;word-spacing:-0.43px;}
#t11_219{left:96px;bottom:345px;letter-spacing:0.07px;word-spacing:-0.4px;}
#t12_219{left:96px;bottom:323px;letter-spacing:0.05px;word-spacing:-0.35px;}
#t13_219{left:96px;bottom:283px;letter-spacing:0.12px;}
#t14_219{left:162px;bottom:283px;letter-spacing:0.17px;word-spacing:-0.04px;}
#t15_219{left:96px;bottom:257px;}
#t16_219{left:124px;bottom:257px;letter-spacing:0.1px;word-spacing:-0.49px;}
#t17_219{left:96px;bottom:230px;}
#t18_219{left:124px;bottom:230px;letter-spacing:0.15px;word-spacing:-0.54px;}
#t19_219{left:96px;bottom:195px;letter-spacing:0.11px;word-spacing:-0.5px;}
#t1a_219{left:96px;bottom:173px;letter-spacing:0.14px;word-spacing:-0.54px;}
#t1b_219{left:96px;bottom:152px;letter-spacing:0.1px;word-spacing:-0.41px;}
#t1c_219{left:96px;bottom:131px;letter-spacing:0.14px;word-spacing:-0.51px;}
#t1d_219{left:96px;bottom:109px;letter-spacing:0.04px;word-spacing:-0.44px;}
#t1e_219{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_219{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_219{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_219{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_219{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_219{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts219" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg219Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg219" style="-webkit-user-select: none;"><object width="935" height="1210" data="219/219.svg" type="image/svg+xml" id="pdf219" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_219" class="t s1_219">Streaming SIMD Extensions Media and Scientific Programming </span><span id="t2_219" class="t s1_219">183 </span>
<span id="t3_219" class="t s1_219">24592—Rev. 3.23—October 2020 </span><span id="t4_219" class="t s1_219">AMD64 Technology </span>
<span id="t5_219" class="t s2_219">The AVX instruction VPTEST has both a 128-bit and a 256-bit form. </span>
<span id="t6_219" class="t s3_219">4.6.8.2 </span><span id="t7_219" class="t s3_219">OR and Exclusive OR </span>
<span id="t8_219" class="t s4_219">• </span><span id="t9_219" class="t s2_219">(V)POR—Packed Logical Bitwise OR </span>
<span id="ta_219" class="t s4_219">• </span><span id="tb_219" class="t s2_219">(V)PXOR—Packed Logical Bitwise Exclusive OR </span>
<span id="tc_219" class="t s2_219">The (V)POR instruction performs a logical bitwise OR of the values in the first and second operands </span>
<span id="td_219" class="t s2_219">and writes the result to the destination. </span>
<span id="te_219" class="t s2_219">The (V)PXOR instruction is analogous to (V)POR except it performs a bit-wise exclusive OR of the </span>
<span id="tf_219" class="t s2_219">two source operands. (V)PXOR can be used to clear all bits in an XMM register by specifying the </span>
<span id="tg_219" class="t s2_219">same register for both operands. </span>
<span id="th_219" class="t s2_219">For the legacy form and the 128-bit extended form of these instructions, the first source operand is an </span>
<span id="ti_219" class="t s2_219">XMM register and the second source operand is either an XMM register or a 128-bit memory location. </span>
<span id="tj_219" class="t s2_219">For the 256-bit extended form, the first source operand is a YMM register and the second source </span>
<span id="tk_219" class="t s2_219">operand is either a YMM register or a 256-bit memory location. In the legacy form of these </span>
<span id="tl_219" class="t s2_219">instructions, the first source XMM register is also the destination. The extended form specifies a </span>
<span id="tm_219" class="t s2_219">separate destination YMM/XMM register encoded in the instruction. </span>
<span id="tn_219" class="t s2_219">AVX2 adds support for 256-bit operands to the extended forms of these instructions. </span>
<span id="to_219" class="t s3_219">4.6.9 </span><span id="tp_219" class="t s3_219">Save and Restore State </span>
<span id="tq_219" class="t s2_219">These instructions save and restore the entire processor state for legacy SSE instructions. </span>
<span id="tr_219" class="t s3_219">4.6.9.1 </span><span id="ts_219" class="t s3_219">Save and Restore 128-Bit, 64-Bit, and x87 State </span>
<span id="tt_219" class="t s4_219">• </span><span id="tu_219" class="t s2_219">FXSAVE—Save XMM, MMX, and x87 State </span>
<span id="tv_219" class="t s4_219">• </span><span id="tw_219" class="t s2_219">FXRSTOR—Restore XMM, MMX, and x87 State </span>
<span id="tx_219" class="t s2_219">The FXSAVE and FXRSTOR instructions save and restore the entire 512-byte processor state for </span>
<span id="ty_219" class="t s2_219">legacy SSE instructions, 64-bit media instructions, and x87 floating-point instructions. The </span>
<span id="tz_219" class="t s2_219">architecture supports two memory formats for FXSAVE and FXRSTOR, a 512-byte 32-bit legacy </span>
<span id="t10_219" class="t s2_219">format and a 512-byte 64-bit format. Selection of the 32-bit or 64-bit format is determined by the </span>
<span id="t11_219" class="t s2_219">effective operand size for the FXSAVE and FXRSTOR instructions. For details, see “FXSAVE and </span>
<span id="t12_219" class="t s2_219">FXRSTOR Instructions” in Volume 2. </span>
<span id="t13_219" class="t s3_219">4.6.9.2 </span><span id="t14_219" class="t s3_219">Save and Restore Extended Processor Context </span>
<span id="t15_219" class="t s4_219">• </span><span id="t16_219" class="t s2_219">XSAVE—Save Extended Processor Context. </span>
<span id="t17_219" class="t s4_219">• </span><span id="t18_219" class="t s2_219">XRSTOR—Restore Extended Processor Context. </span>
<span id="t19_219" class="t s2_219">The XSAVE and XRSTOR instructions provide a flexible means of saving and restoring not only the </span>
<span id="t1a_219" class="t s2_219">x87, 64-bit media, and legacy SSE state, but also the extended SSE context. The first 512 bytes of the </span>
<span id="t1b_219" class="t s2_219">save area supports the FXSAVE/FXRSTOR 512-byte 64-bit format. Subsequent bytes support an </span>
<span id="t1c_219" class="t s2_219">extensible data structure to be used for extended processor context such as the extended SSE context </span>
<span id="t1d_219" class="t s2_219">including the contents of the YMM registers. XSAVEOPT, XSAVEC, XSAVES and XRSTORS are </span>
<span id="t1e_219" class="t s5_219">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
