
*** Running vivado
    with args -log design_1_max_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_max_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_max_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/boullie.d/Documents/second_impl/max_value'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/boullie.d/Documents/second_impl/max_value' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.runs/design_1_max_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_max_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19604
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1032.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_max_0_0' [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ip/design_1_max_0_0/synth/design_1_max_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'max' [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/max.v:12]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (1#1) [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (2#1) [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (3#1) [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (3#1) [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (3#1) [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (3#1) [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (3#1) [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (3#1) [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (3#1) [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'max' (4#1) [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ipshared/65f8/hdl/verilog/max.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_max_0_0' (5#1) [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ip/design_1_max_0_0/synth/design_1_max_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1080.656 ; gain = 47.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1080.656 ; gain = 47.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1080.656 ; gain = 47.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1080.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ip/design_1_max_0_0/constraints/max_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.srcs/sources_1/bd/design_1/ip/design_1_max_0_0/constraints/max_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.runs/design_1_max_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.runs/design_1_max_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1193.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1205.453 ; gain = 11.563
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.runs/design_1_max_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 31    
+---Muxes : 
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 23    
	   4 Input    2 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 56    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT1   |     1|
|3     |LUT2   |     2|
|4     |LUT3   |    42|
|5     |LUT4   |    35|
|6     |LUT5   |    52|
|7     |LUT6   |    17|
|8     |FDRE   |   143|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1205.453 ; gain = 172.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1205.453 ; gain = 47.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1205.453 ; gain = 172.750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1216.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1216.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1216.863 ; gain = 184.160
INFO: [Common 17-1381] The checkpoint 'C:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.runs/design_1_max_0_0_synth_1/design_1_max_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_max_0_0, cache-ID = 78a45b583fce7717
INFO: [Coretcl 2-1174] Renamed 43 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/boullie.d/Documents/second_impl/max_value_viv/max_value_viv.runs/design_1_max_0_0_synth_1/design_1_max_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_max_0_0_utilization_synth.rpt -pb design_1_max_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  4 17:04:16 2022...
