I 000044 55 780           1729550647698 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729550647699 2024.10.21 18:44:07)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 56505e55530406405706420c035053515451565055)
	(_ent
		(_time 1729550647677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 780           1729550672890 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729550672891 2024.10.21 18:44:32)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code b9b9e8edb3ebe9afb8e9ade3ecbfbcbebbbeb9bfba)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1468          1729550672942 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729550672943 2024.10.21 18:44:32)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code e8e9b0bbb5bebfffedb9fab3bceeebefeceee1eebe)
	(_ent
		(_time 1729550672933)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729550706198 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729550706199 2024.10.21 18:45:06)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code da8b898888888accdb8ace808fdcdfddd8dddadcd9)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1468          1729550706234 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729550706235 2024.10.21 18:45:06)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f9a9a3a9a5afaeeefca8eba2adfffafefdfff0ffaf)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729550706256 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729550706257 2024.10.21 18:45:06)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 18494c1e124f1a0e1d1f0a42481e4c1d4e1e1b1e4e)
	(_ent
		(_time 1729550706246)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
V 000044 55 780           1729550952774 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729550952775 2024.10.21 18:49:12)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 0c580c0a5c5e5c1a0d5c1856590a090b0e0b0c0a0f)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
V 000051 55 1468          1729550952818 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729550952819 2024.10.21 18:49:12)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 2b7e222f2c7d7c3c2e7a39707f2d282c2f2d222d7d)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000044 55 1165          1729550952832 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729550952833 2024.10.21 18:49:12)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 3b6f3b3f6b6c392d3e3c29616b3d6f3e6d3d383d6d)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
V 000051 55 1760          1729550952862 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729550952863 2024.10.21 18:49:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5a0f5b59580c0b4c535c19010e5c5b5c095d5f5c5b)
	(_ent
		(_time 1729550952851)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_branch_control 2 0 10(_ent(_in))))
		(_port(_int ALU_branch_response -1 0 11(_ent(_out))))
		(_port(_int ALU_output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 18(_array -1((_dto i 32 i 0)))))
		(_sig(_int result_temp 3 0 18(_arch(_uni(_string \"000000000000000000000000000000000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5)(6)(7(d_32_0))(7))(_sens(0)(1)(2)(3)(4)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729568823048 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729568823049 2024.10.21 23:47:03)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 606e6160633230766130743a356665676267606663)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1468          1729568823096 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729568823097 2024.10.21 23:47:03)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8f8087818cd9d8988ade9dd4db898c888b898689d9)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729568823121 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729568823122 2024.10.21 23:47:03)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code aea0aff8f9f9acb8aba9bcf4fea8faabf8a8ada8f8)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1760          1729568823146 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729568823147 2024.10.21 23:47:03)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cdc2cd98ca9b9cdbc4cb8e9699cbcccb9ecac8cbcc)
	(_ent
		(_time 1729550952850)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_branch_control 2 0 10(_ent(_in))))
		(_port(_int ALU_branch_response -1 0 11(_ent(_out))))
		(_port(_int ALU_output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 18(_array -1((_dto i 32 i 0)))))
		(_sig(_int result_temp 3 0 18(_arch(_uni(_string \"000000000000000000000000000000000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5)(6)(7(d_32_0))(7))(_sens(0)(1)(2)(3)(4)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1467          1729568840263 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729568840264 2024.10.21 23:47:20)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a2f0aff5f5f4f5b5a7f3b0f9f6a4a1a5a6a4aba4f4)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729568842123 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729568842124 2024.10.21 23:47:22)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code e6b5b4b5e3b4b6f0e7b6f2bcb3e0e3e1e4e1e6e0e5)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729568842138 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729568842139 2024.10.21 23:47:22)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f5a7aea5a5a3a2e2f0a4e7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729568842151 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729568842152 2024.10.21 23:47:22)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 05565602025207130002175f550351005303060353)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1760          1729568842164 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729568842165 2024.10.21 23:47:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 15474712434344031c13564e411314134612101314)
	(_ent
		(_time 1729550952850)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_branch_control 2 0 10(_ent(_in))))
		(_port(_int ALU_branch_response -1 0 11(_ent(_out))))
		(_port(_int ALU_output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 18(_array -1((_dto i 32 i 0)))))
		(_sig(_int result_temp 3 0 18(_arch(_uni(_string \"000000000000000000000000000000000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5)(6)(7(d_32_0))(7))(_sens(0)(1)(2)(3)(4)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729569727640 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729569727641 2024.10.22 00:02:07)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code f1f3a4a1f3a3a1e7f0a1e5aba4f7f4f6f3f6f1f7f2)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729569727657 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729569727658 2024.10.22 00:02:07)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 01025e07555756160450135a550702060507080757)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729569727677 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729569727678 2024.10.22 00:02:07)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 20227625227722362527327a702674257626232676)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1760          1729569727689 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729569727690 2024.10.22 00:02:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 30336735636661263936736b643631366337353631)
	(_ent
		(_time 1729550952850)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_branch_control 2 0 10(_ent(_in))))
		(_port(_int ALU_branch_response -1 0 11(_ent(_out))))
		(_port(_int ALU_output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 18(_array -1((_dto i 32 i 0)))))
		(_sig(_int result_temp 3 0 18(_arch(_uni(_string \"000000000000000000000000000000000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5)(6)(7(d_32_0))(7))(_sens(0)(1)(2)(3)(4)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 4038          1729569727724 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729569727725 2024.10.22 00:02:07)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 4f4d1b4d1c181c594a4156154d494a484d494a4948)
	(_ent
		(_time 1729569727722)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8))(_sens(3)(4)(9))(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3973          1729569868811 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729569868812 2024.10.22 00:04:28)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 656a61656532367360607c3f676360626763606362)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(9)(7)(8))(_sens(0)(1)(9)(2)(3)(4)(5)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729569958313 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729569958314 2024.10.22 00:05:58)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 01530507035351170051155b540704060306010702)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729569958334 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729569958335 2024.10.22 00:05:58)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 21722c25757776362470337a752722262527282777)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729569958351 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729569958352 2024.10.22 00:05:58)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 30623434326732263537226a603664356636333666)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1760          1729569958366 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729569958367 2024.10.22 00:05:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 40134542131611564946031b144641461347454641)
	(_ent
		(_time 1729550952850)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_branch_control 2 0 10(_ent(_in))))
		(_port(_int ALU_branch_response -1 0 11(_ent(_out))))
		(_port(_int ALU_output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 18(_array -1((_dto i 32 i 0)))))
		(_sig(_int result_temp 3 0 18(_arch(_uni(_string \"000000000000000000000000000000000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5)(6)(7(d_32_0))(7))(_sens(0)(1)(2)(3)(4)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729569958405 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729569958406 2024.10.22 00:05:58)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 5f0d595c0c080c495a5a46055d595a585d595a5958)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729571861610 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729571861611 2024.10.22 00:37:41)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code c2909797c39092d4c392d69897c4c7c5c0c5c2c4c1)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729571861634 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729571861635 2024.10.22 00:37:41)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code e1b2bdb2b5b7b6f6e4b0f3bab5e7e2e6e5e7e8e7b7)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729571861658 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729571861659 2024.10.22 00:37:41)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code f1a3a4a0f2a6f3e7f4f6e3aba1f7a5f4a7f7f2f7a7)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1760          1729571861680 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729571861681 2024.10.22 00:37:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 10434717434641061916534b441611164317151611)
	(_ent
		(_time 1729550952850)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_branch_control 2 0 10(_ent(_in))))
		(_port(_int ALU_branch_response -1 0 11(_ent(_out))))
		(_port(_int ALU_output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 18(_array -1((_dto i 32 i 0)))))
		(_sig(_int result_temp 3 0 18(_arch(_uni(_string \"000000000000000000000000000000000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5)(6)(7(d_32_0))(7))(_sens(0)(1)(2)(3)(4)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729571861727 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729571861728 2024.10.22 00:37:41)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 3f6d6b3a6c686c293a3a26653d393a383d393a3938)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729571861753 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729571861754 2024.10.22 00:37:41)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 5e0d015d5f095e485b0b4b045a5857580a580a5859)
	(_ent
		(_time 1729571861751)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729620173138 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729620173139 2024.10.22 14:02:53)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code a3a4f2f4a3f1f3b5a2f3b7f9f6a5a6a4a1a4a3a5a0)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729620173155 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729620173156 2024.10.22 14:02:53)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b3b5ebe7e5e5e4a4b6e2a1e8e7b5b0b4b7b5bab5e5)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729620173172 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729620173173 2024.10.22 14:02:53)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code c2c59396c295c0d4c7c5d09892c496c794c4c1c494)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1760          1729620173188 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729620173189 2024.10.22 14:02:53)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d2d48280838483c4dbd4918986d4d3d481d5d7d4d3)
	(_ent
		(_time 1729550952850)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_branch_control 2 0 10(_ent(_in))))
		(_port(_int ALU_branch_response -1 0 11(_ent(_out))))
		(_port(_int ALU_output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 18(_array -1((_dto i 32 i 0)))))
		(_sig(_int result_temp 3 0 18(_arch(_uni(_string \"000000000000000000000000000000000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5)(6)(7(d_32_0))(7))(_sens(0)(1)(2)(3)(4)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729620173223 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729620173224 2024.10.22 14:02:53)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code f1f6a2a1f5a6a2e7f4f4e8abf3f7f4f6f3f7f4f7f6)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729620173237 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729620173238 2024.10.22 14:02:53)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 01075a07545601170454145b050708075507550706)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729620173252 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 23))
	(_version vf5)
	(_time 1729620173253 2024.10.22 14:02:53)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 10164117464711071044024a171643171516451619)
	(_ent
		(_time 1729620173250)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729620178926 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729620178927 2024.10.22 14:02:58)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 383d393d336a682e39682c626d3e3d3f3a3f383e3b)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729620178944 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729620178945 2024.10.22 14:02:58)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 484c404a151e1f5f4d195a131c4e4b4f4c4e414e1e)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729620178964 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729620178965 2024.10.22 14:02:58)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 57525655520055415250450d075103520151545101)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1760          1729620178981 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729620178982 2024.10.22 14:02:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 77737776232126617e71342c237176712470727176)
	(_ent
		(_time 1729550952850)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_branch_control 2 0 10(_ent(_in))))
		(_port(_int ALU_branch_response -1 0 11(_ent(_out))))
		(_port(_int ALU_output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 18(_array -1((_dto i 32 i 0)))))
		(_sig(_int result_temp 3 0 18(_arch(_uni(_string \"000000000000000000000000000000000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5)(6)(7(d_32_0))(7))(_sens(0)(1)(2)(3)(4)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729620179021 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729620179022 2024.10.22 14:02:59)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 9693959995c1c58093938fcc949093919490939091)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729620179038 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729620179039 2024.10.22 14:02:59)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code a6a2aef1f4f1a6b0a3f3b3fca2a0afa0f2a0f2a0a1)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729620179053 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1729620179054 2024.10.22 14:02:59)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code b5b1b7e1e6e2b4a2b5e1a7efb2b3e6b2b0b3e0b3bc)
	(_ent
		(_time 1729620173249)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729620187502 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729620187503 2024.10.22 14:03:07)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code bab9b8eee8e8eaacbbeaaee0efbcbfbdb8bdbabcb9)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729620187517 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729620187518 2024.10.22 14:03:07)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code cac8c19fce9c9dddcf9bd8919eccc9cdceccc3cc9c)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729620187535 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729620187536 2024.10.22 14:03:07)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code dad9d889898dd8ccdfddc8808adc8edf8cdcd9dc8c)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1760          1729620187550 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729620187551 2024.10.22 14:03:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e9ebeabab3bfb8ffe0efaab2bdefe8efbaeeecefe8)
	(_ent
		(_time 1729550952850)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_branch_control 2 0 10(_ent(_in))))
		(_port(_int ALU_branch_response -1 0 11(_ent(_out))))
		(_port(_int ALU_output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 18(_array -1((_dto i 32 i 0)))))
		(_sig(_int result_temp 3 0 18(_arch(_uni(_string \"000000000000000000000000000000000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5)(6)(7(d_32_0))(7))(_sens(0)(1)(2)(3)(4)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729620187588 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729620187589 2024.10.22 14:03:07)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 080b090e055f5b1e0d0d11520a0e0d0f0a0e0d0e0f)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729620187603 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729620187604 2024.10.22 14:03:07)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 181a121f444f180e1d4d0d421c1e111e4c1e4c1e1f)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729620187617 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1729620187618 2024.10.22 14:03:07)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 282a282c767f293f287c3a722f2e7b2f2d2e7d2e21)
	(_ent
		(_time 1729620173249)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729620242977 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729620242978 2024.10.22 14:04:02)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 67613567633537716637733d326162606560676164)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729620242998 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729620242999 2024.10.22 14:04:02)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8681dd88d5d0d19183d794ddd280858182808f80d0)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729620243018 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729620243019 2024.10.22 14:04:03)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 9690c49892c19480939184ccc690c293c0909590c0)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1760          1729620243038 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729620243039 2024.10.22 14:04:03)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a6a1f5f1f3f0f7b0afa0e5fdf2a0a7a0f5a1a3a0a7)
	(_ent
		(_time 1729550952850)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_branch_control 2 0 10(_ent(_in))))
		(_port(_int ALU_branch_response -1 0 11(_ent(_out))))
		(_port(_int ALU_output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 18(_array -1((_dto i 32 i 0)))))
		(_sig(_int result_temp 3 0 18(_arch(_uni(_string \"000000000000000000000000000000000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5)(6)(7(d_32_0))(7))(_sens(0)(1)(2)(3)(4)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729620243079 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729620243080 2024.10.22 14:04:03)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code d4d28486d58387c2d1d1cd8ed6d2d1d3d6d2d1d2d3)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729620243094 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729620243095 2024.10.22 14:04:03)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code e4e3bfb7b4b3e4f2e1b1f1bee0e2ede2b0e2b0e2e3)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729620243110 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729620243111 2024.10.22 14:04:03)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code f4f3a5a4a6a3f5e3f4a0e6aef3f2a7f3f1f2a1f2fd)
	(_ent
		(_time 1729620173249)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729621071254 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729621071255 2024.10.22 14:17:51)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code e0b5b5b3e3b2b0f6e1b0f4bab5e6e5e7e2e7e0e6e3)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729621071273 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729621071274 2024.10.22 14:17:51)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f0a4aca0a5a6a7e7f5a1e2aba4f6f3f7f4f6f9f6a6)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729621071289 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729621071290 2024.10.22 14:17:51)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 00555607025702160507125a500654055606030656)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1760          1729621071307 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729621071308 2024.10.22 14:17:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0f5b58090a595e1906094c545b090e095c080a090e)
	(_ent
		(_time 1729550952850)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_branch_control 2 0 10(_ent(_in))))
		(_port(_int ALU_branch_response -1 0 11(_ent(_out))))
		(_port(_int ALU_output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 18(_array -1((_dto i 32 i 0)))))
		(_sig(_int result_temp 3 0 18(_arch(_uni(_string \"000000000000000000000000000000000"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(5)(6)(7(d_32_0))(7))(_sens(0)(1)(2)(3)(4)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729621071343 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729621071344 2024.10.22 14:17:51)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 3e6b6a3b6e696d283b3b27643c383b393c383b3839)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729621071367 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729621071368 2024.10.22 14:17:51)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 4e1a114c4f194e584b1b5b144a4847481a481a4849)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729621071383 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729621071384 2024.10.22 14:17:51)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 5d09085e5f0a5c4a5d094f075a5b0e5a585b085b54)
	(_ent
		(_time 1729620173249)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1729621071400 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729621071401 2024.10.22 14:17:51)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 6d39396c3b3a387b396a7e37346b6c6b386b696b6f)
	(_ent
		(_time 1729621071398)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729621414373 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729621414374 2024.10.22 14:23:34)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 35646730336137236030206e6c3235333630633361)
	(_ent
		(_time 1729621414371)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 767           1729622776638 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729622776639 2024.10.22 14:46:16)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 8fda8a818ad9de988d8e9dd5dd89db888a8887898d)
	(_ent
		(_time 1729622776636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1028          1729623952700 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729623952701 2024.10.22 15:05:52)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 7e2a797f78282f687f7138247a797a797c7828782d)
	(_ent
		(_time 1729623952698)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(131586)
		(197379)
		(33686018)
		(131843)
		(50463234)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1729623974804 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729623974805 2024.10.22 15:06:14)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code dbdd8a888b8c8ecd8fdcc88182dddadd8edddfddd9)
	(_ent
		(_time 1729621071397)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729625464069 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729625464070 2024.10.22 15:31:04)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 4d194b4f1a1f1d5b4c1d5917184b484a4f4a4d4b4e)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729625464095 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729625464096 2024.10.22 15:31:04)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 6c39636c6a3a3b7b693d7e37386a6f6b686a656a3a)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729625464125 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729625464126 2024.10.22 15:31:04)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 8bdf8d84dbdc899d8e8c99d1db8ddf8edd8d888ddd)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 3973          1729625464150 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729625464151 2024.10.22 15:31:04)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 9bcf9f94ccccc88d9e9e82c1999d9e9c999d9e9d9c)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729625464192 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729625464193 2024.10.22 15:31:04)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code ca9fc59fcf9dcadccf9fdf90ceccc3cc9ecc9ecccd)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729625464212 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729625464213 2024.10.22 15:31:04)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code d98cdc8b868ed8ced98dcb83dedf8adedcdf8cdfd0)
	(_ent
		(_time 1729620173249)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1729625464232 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729625464233 2024.10.22 15:31:04)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code e9bcedbbe2bebcffbdeefab3b0efe8efbcefedefeb)
	(_ent
		(_time 1729621071397)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729625464255 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729625464256 2024.10.22 15:31:04)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 085c0f0e035c0a1e5d0d1d53510f080e0b0d5e0e5c)
	(_ent
		(_time 1729621414370)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 767           1729625464274 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729625464275 2024.10.22 15:31:04)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 184d1e1f434e490f1a190a424a1e4c1f1d1f101e1a)
	(_ent
		(_time 1729622776635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1028          1729625464305 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729625464306 2024.10.22 15:31:04)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 37623132636166213638716d333033303531613164)
	(_ent
		(_time 1729623952697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(131586)
		(197379)
		(33686018)
		(131843)
		(50463234)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729625478686 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729625478687 2024.10.22 15:31:18)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 6e3f386e383c3e786f3e7a343b686b696c696e686d)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729625478708 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729625478709 2024.10.22 15:31:18)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 7d2d227c7c2b2a6a782c6f26297b7e7a797b747b2b)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729625478725 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729625478726 2024.10.22 15:31:18)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 8ddcdb82dbda8f9b888a9fd7dd8bd988db8b8e8bdb)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1458          1729625478743 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729625478744 2024.10.22 15:31:18)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9dcdca929acbcc8b9f98dec6c99b9c9bce9a989b9c)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729625478776 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729625478777 2024.10.22 15:31:18)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code bcede8e8eaebefaab9b9a5e6bebab9bbbebab9babb)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729625478800 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729625478801 2024.10.22 15:31:18)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code db8b8489dd8cdbcdde8ece81dfddd2dd8fdd8fdddc)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729625478815 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729625478816 2024.10.22 15:31:18)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code ebbbbeb8efbceafcebbff9b1ecedb8eceeedbeede2)
	(_ent
		(_time 1729620173249)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1729625478830 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729625478831 2024.10.22 15:31:18)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code faaaaeaba9adafecaefde9a0a3fcfbfcaffcfefcf8)
	(_ent
		(_time 1729621071397)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729625478848 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729625478849 2024.10.22 15:31:18)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 0a0d0a0c585e081c5f0f1f51530d0a0c090f5c0c5e)
	(_ent
		(_time 1729621414370)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 767           1729625478863 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729625478864 2024.10.22 15:31:18)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 1a1c1b1d184c4b0d181b0840481c4e1d1f1d121c18)
	(_ent
		(_time 1729622776635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1028          1729625478882 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729625478883 2024.10.22 15:31:18)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 292f282d737f783f28266f732d2e2d2e2b2f7f2f7a)
	(_ent
		(_time 1729623952697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(131586)
		(197379)
		(33686018)
		(131843)
		(50463234)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1458          1729625494715 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729625494716 2024.10.22 15:31:34)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fdf8a8adfaabacebfff8bea6a9fbfcfbaefaf8fbfc)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1463          1729625504504 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 110))
	(_version vf5)
	(_time 1729625504505 2024.10.22 15:31:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 424247401314135440470119164443441145474443)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 111(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1463          1729625525105 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 108))
	(_version vf5)
	(_time 1729625525106 2024.10.22 15:32:05)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c490c191939295d2c6c1879f90c2c5c297c3c1c2c5)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 109(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 109(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1458          1729625540069 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1729625540070 2024.10.22 15:32:20)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2d7e7a292a7b7c3b252b6e76792b2c2b7e2a282b2c)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729625586733 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729625586734 2024.10.22 15:33:06)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 7d2b787c2a2f2d6b7c2d6927287b787a7f7a7d7b7e)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729625586761 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729625586762 2024.10.22 15:33:06)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8cdb80828adadb9b89dd9ed7d88a8f8b888a858ada)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729625586781 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729625586782 2024.10.22 15:33:06)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code acfaa9fafdfbaebaa9abbef6fcaaf8a9faaaafaafa)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1458          1729625586799 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1729625586800 2024.10.22 15:33:06)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bbecbfefbaedeaadb2ecf8e0efbdbabde8bcbebdba)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729625586825 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729625586826 2024.10.22 15:33:06)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code cb9dcc9e9c9c98ddceced291c9cdceccc9cdcecdcc)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729625586840 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729625586841 2024.10.22 15:33:06)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code da8dd688df8ddaccdf8fcf80dedcd3dc8edc8edcdd)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729625586854 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729625586855 2024.10.22 15:33:06)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code eabdecb9edbdebfdeabef8b0edecb9edefecbfece3)
	(_ent
		(_time 1729620173249)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1729625586867 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729625586868 2024.10.22 15:33:06)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code faadfdaba9adafecaefde9a0a3fcfbfcaffcfefcf8)
	(_ent
		(_time 1729621071397)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729625586880 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729625586881 2024.10.22 15:33:06)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 095f0f0f035d0b1f5c0c1c52500e090f0a0c5f0f5d)
	(_ent
		(_time 1729621414370)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 767           1729625586893 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729625586894 2024.10.22 15:33:06)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 194e1e1e434f480e1b180b434b1f4d1e1c1e111f1b)
	(_ent
		(_time 1729622776635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1028          1729625586910 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729625586911 2024.10.22 15:33:06)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 297e2e2d737f783f28266f732d2e2d2e2b2f7f2f7a)
	(_ent
		(_time 1729623952697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(131586)
		(197379)
		(33686018)
		(131843)
		(50463234)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1412          1729627333864 Behavioral
(_unit VHDL(data_memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729627333865 2024.10.22 16:02:13)
	(_source(\../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 323063373164622432617468373437346634643530)
	(_ent
		(_time 1729627333862)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int memread -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int writedata 0 0 11(_ent(_in))))
		(_port(_int readdata 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 17(_array 1((_to i 0 i 1023)))))
		(_sig(_int mem 2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(1)(3(d_11_2))(4))(_dssslsensitivity 1)(_mon))))
			(line__30(_arch 1 0 30(_assignment(_trgt(5))(_sens(6)(2)(3(d_11_2)))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000044 55 780           1729627532460 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729627532461 2024.10.22 16:05:32)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code f3f1f6a3f3a1a3e5f2a3e7a9a6f5f6f4f1f4f3f5f0)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729627532484 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729627532485 2024.10.22 16:05:32)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 13101c1445454404164201484715101417151a1545)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729627532505 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729627532506 2024.10.22 16:05:32)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 222024272275203427253078722476277424212474)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1458          1729627532521 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1729627532522 2024.10.22 16:05:32)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 32313537636463243b657169663433346135373433)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729627532540 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729627532541 2024.10.22 16:05:32)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 424046404515115447475b18404447454044474445)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729627532559 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729627532560 2024.10.22 16:05:32)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 51525e52040651475404440b555758570557055756)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729627532581 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729627532582 2024.10.22 16:05:32)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 70737571262771677024622a777623777576257679)
	(_ent
		(_time 1729620173249)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1729627532613 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729627532614 2024.10.22 16:05:32)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 9093949e92c7c586c49783cac9969196c596949692)
	(_ent
		(_time 1729621071397)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729627532635 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729627532636 2024.10.22 16:05:32)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 9f9d9990cacb9d89ca9a8ac4c6989f999c9ac999cb)
	(_ent
		(_time 1729621414370)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 767           1729627532650 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729627532651 2024.10.22 16:05:32)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code afaca8f8aaf9feb8adaebdf5fda9fba8aaa8a7a9ad)
	(_ent
		(_time 1729622776635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1028          1729627532666 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729627532667 2024.10.22 16:05:32)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code bfbcb8ebbae9eea9beb0f9e5bbb8bbb8bdb9e9b9ec)
	(_ent
		(_time 1729623952697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(131586)
		(197379)
		(33686018)
		(131843)
		(50463234)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1412          1729627532692 Behavioral
(_unit VHDL(data_memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729627532693 2024.10.22 16:05:32)
	(_source(\../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code dedddc8c8a888ec8de8d9884dbd8dbd88ad888d9dc)
	(_ent
		(_time 1729627333861)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int memread -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int writedata 0 0 11(_ent(_in))))
		(_port(_int readdata 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 17(_array 1((_to i 0 i 1023)))))
		(_sig(_int mem 2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(1)(3(d_11_2))(4))(_dssslsensitivity 1)(_mon))))
			(line__30(_arch 1 0 30(_assignment(_trgt(5))(_sens(2)(3(d_11_2))(6))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 765           1729627532721 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729627532722 2024.10.22 16:05:32)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code fdfffcacabaaa0eaf9ade8a7aefbfcfbfefbaffba9)
	(_ent
		(_time 1729627532719)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 765           1729627538413 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729627538414 2024.10.22 16:05:38)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 35346631326268223165206f663334333633673361)
	(_ent
		(_time 1729627532718)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729639345919 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729639345920 2024.10.22 19:22:25)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code beecbceae8eceea8bfeeaae4ebb8bbb9bcb9beb8bd)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729639345959 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729639345960 2024.10.22 19:22:25)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code edbee6beecbbbafae8bcffb6b9ebeeeae9ebe4ebbb)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729639345995 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729639345996 2024.10.22 19:22:25)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 0c5e0f0b5d5b0e1a090b1e565c0a58095a0a0f0a5a)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1458          1729639346031 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1729639346032 2024.10.22 19:22:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3b68393e3a6d6a2d326c78606f3d3a3d683c3e3d3a)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729639346067 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729639346068 2024.10.22 19:22:26)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 5a085b590e0d094c5f5f4300585c5f5d585c5f5c5d)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729639346097 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729639346098 2024.10.22 19:22:26)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 792a7378242e796f7c2c6c237d7f707f2d7f2d7f7e)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729639346128 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729639346129 2024.10.22 19:22:26)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 99ca9996c6ce988e99cd8bc39e9fca9e9c9fcc9f90)
	(_ent
		(_time 1729620173249)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1729639346155 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729639346156 2024.10.22 19:22:26)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code b8ebb9edb2efedaeecbfabe2e1beb9beedbebcbeba)
	(_ent
		(_time 1729621071397)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729639346180 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729639346181 2024.10.22 19:22:26)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code c795c492c393c5d192c2d29c9ec0c7c1c4c291c193)
	(_ent
		(_time 1729621414370)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 767           1729639346210 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729639346211 2024.10.22 19:22:26)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code e7b4e5b4b3b1b6f0e5e6f5bdb5e1b3e0e2e0efe1e5)
	(_ent
		(_time 1729622776635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1028          1729639346235 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729639346236 2024.10.22 19:22:26)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 06550300535057100709405c020102010400500055)
	(_ent
		(_time 1729623952697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(131586)
		(197379)
		(33686018)
		(131843)
		(50463234)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1412          1729639346261 Behavioral
(_unit VHDL(data_memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729639346262 2024.10.22 19:22:26)
	(_source(\../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 16451611114046001645504c131013104210401114)
	(_ent
		(_time 1729627333861)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int memread -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int writedata 0 0 11(_ent(_in))))
		(_port(_int readdata 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 17(_array 1((_to i 0 i 1023)))))
		(_sig(_int mem 2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(1)(3(d_11_2))(4))(_dssslsensitivity 1)(_mon))))
			(line__30(_arch 1 0 30(_assignment(_trgt(5))(_sens(2)(3(d_11_2))(6))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 765           1729639346289 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729639346290 2024.10.22 19:22:26)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 35673631326268223165206f663334333633673361)
	(_ent
		(_time 1729627532718)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1831          1729639346315 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729639346316 2024.10.22 19:22:26)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 540759575603094252544d0e03525d5250525d5252)
	(_ent
		(_time 1729639346313)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 3 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__40(_arch 1 0 40(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(8)))))
			(line__41(_arch 2 0 41(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2268          1729639683862 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 23))
	(_version vf5)
	(_time 1729639683863 2024.10.22 19:28:03)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code dfd9878d8d888ec8d58cc6858ad9dad8d7d9d6d9db)
	(_ent
		(_time 1729639683860)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 1 0 12(_ent(_in))))
		(_port(_int readdata2in 1 0 13(_ent(_in))))
		(_port(_int immediatein 1 0 14(_ent(_in))))
		(_port(_int immediateout 1 0 15(_ent(_out))))
		(_port(_int pcoutout 0 0 16(_ent(_out))))
		(_port(_int readdata1out 1 0 17(_ent(_out))))
		(_port(_int readdata2out 1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 2 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 3 0 25(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 26(_arch(_uni))))
		(_sig(_int immediate_reg 3 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(10)(11)(12)(13))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_assignment(_alias((pcoutout)(pcout_reg)))(_trgt(7))(_sens(10)))))
			(line__48(_arch 2 0 48(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(11)))))
			(line__49(_arch 3 0 49(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(12)))))
			(line__50(_arch 4 0 50(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1834          1729639693885 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729639693886 2024.10.22 19:28:13)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code fffaf7afafa8a2e9f9ffe6a5a8f9f6f9fbf9f6f9f9)
	(_ent
		(_time 1729639688190)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 3 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__40(_arch 1 0 40(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(8)))))
			(line__41(_arch 2 0 41(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2245          1729640364325 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 19))
	(_version vf5)
	(_time 1729640364326 2024.10.22 19:39:24)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code e4e4b2b6e8b3e4f2e3b7a0beb0e3ece2b0e2e1e2b0)
	(_ent
		(_time 1729640364323)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplusimmin 0 0 8(_ent(_in))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 1 0 10(_ent(_in))))
		(_port(_int readdata2in 1 0 11(_ent(_in))))
		(_port(_int branchjumpaddrout 0 0 12(_ent(_out))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 1 0 14(_ent(_out))))
		(_port(_int readdata2out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 2 0 20(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 3 0 22(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(10)(11)(12)(13))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_alias((branchjumpaddrout)(branchjumpaddr_reg)))(_trgt(6))(_sens(10)))))
			(line__44(_arch 2 0 44(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
			(line__45(_arch 3 0 45(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(8))(_sens(12)))))
			(line__46(_arch 4 0 46(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1490          1729640558597 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729640558598 2024.10.22 19:42:38)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code cdcd9a989c9acddac8c9df97c8cbc8cb99cacacbcf)
	(_ent
		(_time 1729640558595)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 1 0 16(_arch(_uni))))
		(_sig(_int aluresult_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(6)(7))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(6)))))
			(line__34(_arch 2 0 34(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2132          1729640974665 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1729640974666 2024.10.22 19:49:34)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 0c58510a595b511a0a5815565b0a050a080a050a0a)
	(_ent
		(_time 1729640961124)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int ifidrdout 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifidrdout_reg 5 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_trgt(9)(10)(11))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(9)))))
			(line__46(_arch 2 0 46(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 3 -1)
)
I 000044 55 780           1729640993782 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729640993783 2024.10.22 19:49:53)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code c1c6c694c39391d7c091d59b94c7c4c6c3c6c1c7c2)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729640993809 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729640993810 2024.10.22 19:49:53)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code e0e6eeb3b5b6b7f7e5b1f2bbb4e6e3e7e4e6e9e6b6)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729640993830 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729640993831 2024.10.22 19:49:53)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code f0f7f7a1f2a7f2e6f5f7e2aaa0f6a4f5a6f6f3f6a6)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1458          1729640993849 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1729640993850 2024.10.22 19:49:53)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fff9f9affaa9aee9f6a8bca4abf9fef9acf8faf9fe)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729640993869 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729640993870 2024.10.22 19:49:53)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 0f0805095c585c190a0a16550d090a080d090a0908)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729640993887 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729640993888 2024.10.22 19:49:53)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 1f191e181d481f091a4a0a451b1916194b194b1918)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729640993904 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729640993905 2024.10.22 19:49:53)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 3e38353b3d693f293e6a2c6439386d393b386b3837)
	(_ent
		(_time 1729620173249)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1729640993930 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729640993931 2024.10.22 19:49:53)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 4d4b474e1b1a185b194a5e17144b4c4b184b494b4f)
	(_ent
		(_time 1729621071397)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729640993951 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729640993952 2024.10.22 19:49:53)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 5d5a555e0a095f4b08584806045a5d5b5e580b5b09)
	(_ent
		(_time 1729621414370)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 767           1729640993968 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729640993969 2024.10.22 19:49:53)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 7c7a757d7c2a2d6b7e7d6e262e7a287b797b747a7e)
	(_ent
		(_time 1729622776635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1028          1729640993988 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729640993989 2024.10.22 19:49:53)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 8c8a85828cdadd9a8d83cad6888b888b8e8ada8adf)
	(_ent
		(_time 1729623952697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(131586)
		(197379)
		(33686018)
		(131843)
		(50463234)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1412          1729640994002 Behavioral
(_unit VHDL(data_memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729640994003 2024.10.22 19:49:54)
	(_source(\../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 9c9a9093cecacc8a9ccfdac6999a999ac89aca9b9e)
	(_ent
		(_time 1729627333861)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int memread -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int writedata 0 0 11(_ent(_in))))
		(_port(_int readdata 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 17(_array 1((_to i 0 i 1023)))))
		(_sig(_int mem 2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(1)(3(d_11_2))(4))(_dssslsensitivity 1)(_mon))))
			(line__30(_arch 1 0 30(_assignment(_trgt(5))(_sens(2)(3(d_11_2))(6))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 765           1729640994022 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729640994023 2024.10.22 19:49:54)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code abaca4fdfbfcf6bcaffbbef1f8adaaada8adf9adff)
	(_ent
		(_time 1729627532718)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2132          1729640994042 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1729640994043 2024.10.22 19:49:54)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code bbbdbaefefece6adbdefa2e1ecbdb2bdbfbdb2bdbd)
	(_ent
		(_time 1729640961124)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int ifidrdout 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifidrdout_reg 5 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_trgt(9)(10)(11))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(9)))))
			(line__46(_arch 2 0 46(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2268          1729640994062 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 23))
	(_version vf5)
	(_time 1729640994063 2024.10.22 19:49:54)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code dadcdb888f8d8bcdd089c3808fdcdfddd2dcd3dcde)
	(_ent
		(_time 1729639683859)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 1 0 12(_ent(_in))))
		(_port(_int readdata2in 1 0 13(_ent(_in))))
		(_port(_int immediatein 1 0 14(_ent(_in))))
		(_port(_int immediateout 1 0 15(_ent(_out))))
		(_port(_int pcoutout 0 0 16(_ent(_out))))
		(_port(_int readdata1out 1 0 17(_ent(_out))))
		(_port(_int readdata2out 1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 2 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 3 0 25(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 26(_arch(_uni))))
		(_sig(_int immediate_reg 3 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(10)(11)(12)(13))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_assignment(_alias((pcoutout)(pcout_reg)))(_trgt(7))(_sens(10)))))
			(line__48(_arch 2 0 48(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(11)))))
			(line__49(_arch 3 0 49(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(12)))))
			(line__50(_arch 4 0 50(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2245          1729640994084 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 19))
	(_version vf5)
	(_time 1729640994085 2024.10.22 19:49:54)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code eaece7b8b3bdeafcedb9aeb0beede2ecbeecefecbe)
	(_ent
		(_time 1729640364322)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplusimmin 0 0 8(_ent(_in))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 1 0 10(_ent(_in))))
		(_port(_int readdata2in 1 0 11(_ent(_in))))
		(_port(_int branchjumpaddrout 0 0 12(_ent(_out))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 1 0 14(_ent(_out))))
		(_port(_int readdata2out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 2 0 20(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 3 0 22(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(10)(11)(12)(13))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_alias((branchjumpaddrout)(branchjumpaddr_reg)))(_trgt(6))(_sens(10)))))
			(line__44(_arch 2 0 44(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
			(line__45(_arch 3 0 45(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(8))(_sens(12)))))
			(line__46(_arch 4 0 46(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1490          1729640994106 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729640994107 2024.10.22 19:49:54)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code f9ffa5a9f5aef9eefcfdeba3fcfffcffadfefefffb)
	(_ent
		(_time 1729640558594)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 1 0 16(_arch(_uni))))
		(_sig(_int aluresult_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(6)(7))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(6)))))
			(line__34(_arch 2 0 34(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000044 55 780           1729641035770 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729641035771 2024.10.22 19:50:35)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code c1979394c39391d7c091d59b94c7c4c6c3c6c1c7c2)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729641035789 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729641035790 2024.10.22 19:50:35)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d1868a83858786c6d480c38a85d7d2d6d5d7d8d787)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729641035808 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729641035809 2024.10.22 19:50:35)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code e0b6b2b2e2b7e2f6e5e7f2bab0e6b4e5b6e6e3e6b6)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1458          1729641035827 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1729641035828 2024.10.22 19:50:35)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 00575206535651160957435b540601065307050601)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729641035845 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729641035846 2024.10.22 19:50:35)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 0f595e095c585c190a0a16550d090a080d090a0908)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(9)(7)(8))(_sens(0)(1)(9)(2)(3)(4)(5)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729641035872 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729641035873 2024.10.22 19:50:35)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 1f4845181d481f091a4a0a451b1916194b194b1918)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729641035896 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729641035897 2024.10.22 19:50:35)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 3e696e3b3d693f293e6a2c6439386d393b386b3837)
	(_ent
		(_time 1729620173249)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1729641035910 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729641035911 2024.10.22 19:50:35)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 4e191f4d19191b581a495d1417484f481b484a484c)
	(_ent
		(_time 1729621071397)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729641035924 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729641035925 2024.10.22 19:50:35)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 5d0b0e5e0a095f4b08584806045a5d5b5e580b5b09)
	(_ent
		(_time 1729621414370)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 767           1729641035938 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729641035939 2024.10.22 19:50:35)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 6d3a3f6d6a3b3c7a6f6c7f373f6b396a686a656b6f)
	(_ent
		(_time 1729622776635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1028          1729641035950 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729641035951 2024.10.22 19:50:35)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 6d3a3f6d6a3b3c7b6c622b37696a696a6f6b3b6b3e)
	(_ent
		(_time 1729623952697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(131586)
		(197379)
		(33686018)
		(131843)
		(50463234)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1412          1729641035963 Behavioral
(_unit VHDL(data_memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729641035964 2024.10.22 19:50:35)
	(_source(\../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 7d2a2a7c282b2d6b7d2e3b27787b787b297b2b7a7f)
	(_ent
		(_time 1729627333861)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int memread -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int writedata 0 0 11(_ent(_in))))
		(_port(_int readdata 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 17(_array 1((_to i 0 i 1023)))))
		(_sig(_int mem 2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(1)(3(d_11_2))(4))(_dssslsensitivity 1)(_mon))))
			(line__30(_arch 1 0 30(_assignment(_trgt(5))(_sens(2)(3(d_11_2))(6))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 765           1729641035977 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729641035978 2024.10.22 19:50:35)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 8cdad883dddbd19b88dc99d6df8a8d8a8f8ade8ad8)
	(_ent
		(_time 1729627532718)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2231          1729641035990 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1729641035991 2024.10.22 19:50:35)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 9ccbc693c9cbc18a9ac985c6cb9a959a989a959a9a)
	(_ent
		(_time 1729640961124)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int ifidrdout 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifidrdout_reg 5 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_trgt(9)(10)(11))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(9)))))
			(line__46(_arch 2 0 46(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((ifidrdout)(ifidrdout_reg)))(_trgt(8))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 2268          1729641036016 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 23))
	(_version vf5)
	(_time 1729641036017 2024.10.22 19:50:36)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code bbece1efedeceaacb1e8a2e1eebdbebcb3bdb2bdbf)
	(_ent
		(_time 1729639683859)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 1 0 12(_ent(_in))))
		(_port(_int readdata2in 1 0 13(_ent(_in))))
		(_port(_int immediatein 1 0 14(_ent(_in))))
		(_port(_int immediateout 1 0 15(_ent(_out))))
		(_port(_int pcoutout 0 0 16(_ent(_out))))
		(_port(_int readdata1out 1 0 17(_ent(_out))))
		(_port(_int readdata2out 1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 2 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 3 0 25(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 26(_arch(_uni))))
		(_sig(_int immediate_reg 3 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(10)(11)(12)(13))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_assignment(_alias((pcoutout)(pcout_reg)))(_trgt(7))(_sens(10)))))
			(line__48(_arch 2 0 48(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(11)))))
			(line__49(_arch 3 0 49(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(12)))))
			(line__50(_arch 4 0 50(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2245          1729641036030 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 19))
	(_version vf5)
	(_time 1729641036031 2024.10.22 19:50:36)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code cb9c9d9f919ccbddcc988f919fccc3cd9fcdcecd9f)
	(_ent
		(_time 1729640364322)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplusimmin 0 0 8(_ent(_in))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 1 0 10(_ent(_in))))
		(_port(_int readdata2in 1 0 11(_ent(_in))))
		(_port(_int branchjumpaddrout 0 0 12(_ent(_out))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 1 0 14(_ent(_out))))
		(_port(_int readdata2out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 2 0 20(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 3 0 22(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(10)(11)(12)(13))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_alias((branchjumpaddrout)(branchjumpaddr_reg)))(_trgt(6))(_sens(10)))))
			(line__44(_arch 2 0 44(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(7))(_sens(11)))))
			(line__45(_arch 3 0 45(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(8))(_sens(12)))))
			(line__46(_arch 4 0 46(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1490          1729641036043 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729641036044 2024.10.22 19:50:36)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code cb9ccc9e9c9ccbdccecfd991cecdcecd9fcccccdc9)
	(_ent
		(_time 1729640558594)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 1 0 16(_arch(_uni))))
		(_sig(_int aluresult_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(6)(7))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(6)))))
			(line__34(_arch 2 0 34(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2670          1729641468642 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729641468643 2024.10.22 19:57:48)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code acaea3fbfbfbfdbba7aeb5f6f9aaa9aba4aaa5aaa8)
	(_ent
		(_time 1729641455935)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 1 0 12(_ent(_in))))
		(_port(_int readdata2in 1 0 13(_ent(_in))))
		(_port(_int immediatein 1 0 14(_ent(_in))))
		(_port(_int immediateout 1 0 15(_ent(_out))))
		(_port(_int pcoutout 0 0 16(_ent(_out))))
		(_port(_int readdata1out 1 0 17(_ent(_out))))
		(_port(_int readdata2out 1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 2 0 19(_ent(_in))))
		(_port(_int rdout 2 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 4 0 27(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 28(_arch(_uni))))
		(_sig(_int immediate_reg 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(2)(3)(4)(5)(10))(_dssslsensitivity 2))))
			(line__52(_arch 1 0 52(_assignment(_alias((pcoutout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__53(_arch 2 0 53(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(13)))))
			(line__54(_arch 3 0 54(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(14)))))
			(line__55(_arch 4 0 55(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(6))(_sens(15)))))
			(line__56(_arch 5 0 56(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 2647          1729641667976 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 21))
	(_version vf5)
	(_time 1729641667977 2024.10.22 20:01:07)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 4c4f484f171b4c5a4a4e0816184b444a184a494a18)
	(_ent
		(_time 1729641667974)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplusimmin 0 0 8(_ent(_in))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 1 0 10(_ent(_in))))
		(_port(_int readdata2in 1 0 11(_ent(_in))))
		(_port(_int branchjumpaddrout 0 0 12(_ent(_out))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 1 0 14(_ent(_out))))
		(_port(_int readdata2out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 2 0 16(_ent(_in))))
		(_port(_int rdout 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 3 0 22(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 4 0 24(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 5 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(2)(3)(4)(5)(10))(_dssslsensitivity 2))))
			(line__48(_arch 1 0 48(_assignment(_alias((branchjumpaddrout)(branchjumpaddr_reg)))(_trgt(6))(_sens(12)))))
			(line__49(_arch 2 0 49(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__50(_arch 3 0 50(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(8))(_sens(14)))))
			(line__51(_arch 4 0 51(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(15)))))
			(line__52(_arch 5 0 52(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1890          1729641711417 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 17))
	(_version vf5)
	(_time 1729641711418 2024.10.22 20:01:51)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code faaaffaaaeadfaedfff4e8a0fffcfffcaefdfdfcf8)
	(_ent
		(_time 1729641711415)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 12(_ent(_in))))
		(_port(_int rdout 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 18(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(8)(9)(10))(_sens(0)(1)(2)(3)(6))(_dssslsensitivity 2))))
			(line__38(_arch 1 0 38(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(9)))))
			(line__40(_arch 3 0 40(_assignment(_alias((rdout)(rd_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729641744445 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729641744446 2024.10.22 20:02:24)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 01015207035351170051155b540704060306010702)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729641744473 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729641744474 2024.10.22 20:02:24)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 20217a24757677372571327b742623272426292676)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729641744498 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729641744499 2024.10.22 20:02:24)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 40401343421742564547521a104614451646434616)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1458          1729641744530 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1729641744531 2024.10.22 20:02:24)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5f5e0d5c5a090e4956081c040b595e590c585a595e)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729641744550 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729641744551 2024.10.22 20:02:24)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 6e6e3f6e3e393d786b6b77346c686b696c686b6869)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729641744578 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729641744579 2024.10.22 20:02:24)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 8e8fd4808fd98e988bdb9bd48a888788da88da8889)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729641744599 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729641744600 2024.10.22 20:02:24)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 9d9ccd929fca9c8a9dc98fc79a9bce9a989bc89b94)
	(_ent
		(_time 1729620173249)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1729641744622 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729641744623 2024.10.22 20:02:24)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code adacfcfbfbfaf8bbf9aabef7f4abacabf8aba9abaf)
	(_ent
		(_time 1729621071397)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729641744644 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729641744645 2024.10.22 20:02:24)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code cccc9f999c98ceda99c9d99795cbcccacfc99aca98)
	(_ent
		(_time 1729621414370)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 767           1729641744676 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729641744677 2024.10.22 20:02:24)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code ebeab9b8eabdbafce9eaf9b1b9edbfeceeece3ede9)
	(_ent
		(_time 1729622776635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1028          1729641744702 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729641744703 2024.10.22 20:02:24)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 0b0a5e0d0a5d5a1d0a044d510f0c0f0c090d5d0d58)
	(_ent
		(_time 1729623952697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(131586)
		(197379)
		(33686018)
		(131843)
		(50463234)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1412          1729641744723 Behavioral
(_unit VHDL(data_memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729641744724 2024.10.22 20:02:24)
	(_source(\../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 1a1b4a1d4a4c4a0c1a495c401f1c1f1c4e1c4c1d18)
	(_ent
		(_time 1729627333861)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int memread -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int writedata 0 0 11(_ent(_in))))
		(_port(_int readdata 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 17(_array 1((_to i 0 i 1023)))))
		(_sig(_int mem 2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(1)(3(d_11_2))(4))(_dssslsensitivity 1)(_mon))))
			(line__30(_arch 1 0 30(_assignment(_trgt(5))(_sens(2)(3(d_11_2))(6))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 765           1729641744748 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729641744749 2024.10.22 20:02:24)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 2a2a792f797d773d2e7a3f70792c2b2c292c782c7e)
	(_ent
		(_time 1729627532718)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2231          1729641744764 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 21))
	(_version vf5)
	(_time 1729641744765 2024.10.22 20:02:24)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 4948144b461e145f4f1c50131e4f404f4d4f404f4f)
	(_ent
		(_time 1729640961124)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int ifidrdout 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifidrdout_reg 5 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_trgt(9)(10)(11))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(9)))))
			(line__46(_arch 2 0 46(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(10)))))
			(line__47(_arch 3 0 47(_assignment(_alias((ifidrdout)(ifidrdout_reg)))(_trgt(8))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 2670          1729641744780 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729641744781 2024.10.22 20:02:24)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 5958045a540e084e525b40030c5f5c5e515f505f5d)
	(_ent
		(_time 1729641455935)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 1 0 12(_ent(_in))))
		(_port(_int readdata2in 1 0 13(_ent(_in))))
		(_port(_int immediatein 1 0 14(_ent(_in))))
		(_port(_int immediateout 1 0 15(_ent(_out))))
		(_port(_int pcoutout 0 0 16(_ent(_out))))
		(_port(_int readdata1out 1 0 17(_ent(_out))))
		(_port(_int readdata2out 1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 2 0 19(_ent(_in))))
		(_port(_int rdout 2 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 4 0 27(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 28(_arch(_uni))))
		(_sig(_int immediate_reg 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(2)(3)(4)(5)(10))(_dssslsensitivity 2))))
			(line__52(_arch 1 0 52(_assignment(_alias((pcoutout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__53(_arch 2 0 53(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(13)))))
			(line__54(_arch 3 0 54(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(14)))))
			(line__55(_arch 4 0 55(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(6))(_sens(15)))))
			(line__56(_arch 5 0 56(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 2647          1729641744801 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 21))
	(_version vf5)
	(_time 1729641744802 2024.10.22 20:02:24)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 68693969683f687e6e6a2c323c6f606e3c6e6d6e3c)
	(_ent
		(_time 1729641667973)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplusimmin 0 0 8(_ent(_in))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 1 0 10(_ent(_in))))
		(_port(_int readdata2in 1 0 11(_ent(_in))))
		(_port(_int branchjumpaddrout 0 0 12(_ent(_out))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 1 0 14(_ent(_out))))
		(_port(_int readdata2out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 2 0 16(_ent(_in))))
		(_port(_int rdout 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 3 0 22(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 4 0 24(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 5 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(2)(3)(4)(5)(10))(_dssslsensitivity 2))))
			(line__48(_arch 1 0 48(_assignment(_alias((branchjumpaddrout)(branchjumpaddr_reg)))(_trgt(6))(_sens(12)))))
			(line__49(_arch 2 0 49(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__50(_arch 3 0 50(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(8))(_sens(14)))))
			(line__51(_arch 4 0 51(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(15)))))
			(line__52(_arch 5 0 52(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1890          1729641744823 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 17))
	(_version vf5)
	(_time 1729641744824 2024.10.22 20:02:24)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 78797879752f786f7d766a227d7e7d7e2c7f7f7e7a)
	(_ent
		(_time 1729641711414)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 12(_ent(_in))))
		(_port(_int rdout 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 18(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(8)(9)(10))(_sens(0)(1)(2)(3)(6))(_dssslsensitivity 2))))
			(line__38(_arch 1 0 38(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(9)))))
			(line__40(_arch 3 0 40(_assignment(_alias((rdout)(rd_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729641972497 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729641972498 2024.10.22 20:06:12)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code d081d682d38280c6d180c48a85d6d5d7d2d7d0d6d3)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729641972518 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729641972519 2024.10.22 20:06:12)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code efbfe0bcecb9b8f8eabefdb4bbe9ece8ebe9e6e9b9)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729641972539 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729641972540 2024.10.22 20:06:12)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code ffaef9aeaba8fde9faf8eda5aff9abfaa9f9fcf9a9)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1458          1729641972559 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1729641972560 2024.10.22 20:06:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0e5e080808585f1807594d555a080f085d090b080f)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729641972577 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729641972578 2024.10.22 20:06:12)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 2e7f2b2a7e797d382b2b37742c282b292c282b2829)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729641972603 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729641972604 2024.10.22 20:06:12)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 3d6d33383d6a3d2b38682867393b343b693b693b3a)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729641972627 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729641972628 2024.10.22 20:06:12)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 5d0d595e5f0a5c4a5d094f075a5b0e5a585b085b54)
	(_ent
		(_time 1729620173249)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1729641972656 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729641972657 2024.10.22 20:06:12)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 7c2c797c2d2b296a287b6f26257a7d7a297a787a7e)
	(_ent
		(_time 1729621071397)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729641972674 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729641972675 2024.10.22 20:06:12)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 8bda8c85dadf899dde8e9ed0d28c8b8d888edd8ddf)
	(_ent
		(_time 1729621414370)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 767           1729641972689 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729641972690 2024.10.22 20:06:12)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 9bcb9d949acdca8c999a89c1c99dcf9c9e9c939d99)
	(_ent
		(_time 1729622776635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1028          1729641972706 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729641972707 2024.10.22 20:06:12)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code abfbadfcaafdfabdaaa4edf1afacafaca9adfdadf8)
	(_ent
		(_time 1729623952697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(131586)
		(197379)
		(33686018)
		(131843)
		(50463234)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1412          1729641972736 Behavioral
(_unit VHDL(data_memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729641972737 2024.10.22 20:06:12)
	(_source(\../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code ca9ac99f9a9c9adcca998c90cfcccfcc9ecc9ccdc8)
	(_ent
		(_time 1729627333861)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int memread -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int writedata 0 0 11(_ent(_in))))
		(_port(_int readdata 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 17(_array 1((_to i 0 i 1023)))))
		(_sig(_int mem 2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(1)(3(d_11_2))(4))(_dssslsensitivity 1)(_mon))))
			(line__30(_arch 1 0 30(_assignment(_trgt(5))(_sens(2)(3(d_11_2))(6))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 765           1729641972757 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729641972758 2024.10.22 20:06:12)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code da8bda89898d87cdde8acf8089dcdbdcd9dc88dc8e)
	(_ent
		(_time 1729627532718)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2670          1729641972774 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729641972775 2024.10.22 20:06:12)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code e9b9e7bae4beb8fee2ebf0b3bcefeceee1efe0efed)
	(_ent
		(_time 1729641455935)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 1 0 12(_ent(_in))))
		(_port(_int readdata2in 1 0 13(_ent(_in))))
		(_port(_int immediatein 1 0 14(_ent(_in))))
		(_port(_int immediateout 1 0 15(_ent(_out))))
		(_port(_int pcoutout 0 0 16(_ent(_out))))
		(_port(_int readdata1out 1 0 17(_ent(_out))))
		(_port(_int readdata2out 1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 2 0 19(_ent(_in))))
		(_port(_int rdout 2 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 4 0 27(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 28(_arch(_uni))))
		(_sig(_int immediate_reg 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(2)(3)(4)(5)(10))(_dssslsensitivity 2))))
			(line__52(_arch 1 0 52(_assignment(_alias((pcoutout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__53(_arch 2 0 53(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(13)))))
			(line__54(_arch 3 0 54(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(14)))))
			(line__55(_arch 4 0 55(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(6))(_sens(15)))))
			(line__56(_arch 5 0 56(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 2647          1729641972797 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 21))
	(_version vf5)
	(_time 1729641972798 2024.10.22 20:06:12)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 0858050f085f081e0e0a4c525c0f000e5c0e0d0e5c)
	(_ent
		(_time 1729641667973)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplusimmin 0 0 8(_ent(_in))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 1 0 10(_ent(_in))))
		(_port(_int readdata2in 1 0 11(_ent(_in))))
		(_port(_int branchjumpaddrout 0 0 12(_ent(_out))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 1 0 14(_ent(_out))))
		(_port(_int readdata2out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 2 0 16(_ent(_in))))
		(_port(_int rdout 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 3 0 22(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 4 0 24(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 5 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(2)(3)(4)(5)(10))(_dssslsensitivity 2))))
			(line__48(_arch 1 0 48(_assignment(_alias((branchjumpaddrout)(branchjumpaddr_reg)))(_trgt(6))(_sens(12)))))
			(line__49(_arch 2 0 49(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__50(_arch 3 0 50(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(8))(_sens(14)))))
			(line__51(_arch 4 0 51(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(15)))))
			(line__52(_arch 5 0 52(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1890          1729641972823 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 17))
	(_version vf5)
	(_time 1729641972824 2024.10.22 20:06:12)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 1848441f154f180f1d160a421d1e1d1e4c1f1f1e1a)
	(_ent
		(_time 1729641711414)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 12(_ent(_in))))
		(_port(_int rdout 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 18(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(8)(9)(10))(_sens(0)(1)(2)(3)(6))(_dssslsensitivity 2))))
			(line__38(_arch 1 0 38(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(9)))))
			(line__40(_arch 3 0 40(_assignment(_alias((rdout)(rd_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729641988613 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729641988614 2024.10.22 20:06:28)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code cdc9c8989a9f9ddbcc9dd99798cbc8cacfcacdcbce)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729641988628 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729641988629 2024.10.22 20:06:28)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code ddd8d18fdc8b8acad88ccf8689dbdedad9dbd4db8b)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729641988647 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729641988648 2024.10.22 20:06:28)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code ece8e9bebdbbeefae9ebfeb6bceab8e9baeaefeaba)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1458          1729641988663 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1729641988664 2024.10.22 20:06:28)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fcf9f8acfcaaadeaf5abbfa7a8fafdfaaffbf9fafd)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729641988681 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729641988682 2024.10.22 20:06:28)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 0b0f0f0d5c5c581d0e0e1251090d0e0c090d0e0d0c)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729641988701 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729641988702 2024.10.22 20:06:28)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 2b2e242f2d7c2b3d2e7e3e712f2d222d7f2d7f2d2c)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1153          1729641988721 Behavioral
(_unit VHDL(controlunit 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729641988722 2024.10.22 20:06:28)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 3a3f3f3f3d6d3b2d3a6e28603d3c693d3f3c6f3c33)
	(_ent
		(_time 1729620173249)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 10(_ent(_in))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 19(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1729641988749 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729641988750 2024.10.22 20:06:28)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 5a5f5e58090d0f4c0e5d4900035c5b5c0f5c5e5c58)
	(_ent
		(_time 1729621071397)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729641988766 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729641988767 2024.10.22 20:06:28)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 696d6f69633d6b7f3c6c7c32306e696f6a6c3f6f3d)
	(_ent
		(_time 1729621414370)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 767           1729641988783 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729641988784 2024.10.22 20:06:28)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 797c7e78232f286e7b786b232b7f2d7e7c7e717f7b)
	(_ent
		(_time 1729622776635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1028          1729641988798 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729641988799 2024.10.22 20:06:28)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 888d8f86d3ded99e8987ced28c8f8c8f8a8ede8edb)
	(_ent
		(_time 1729623952697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(131586)
		(197379)
		(33686018)
		(131843)
		(50463234)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1412          1729641988816 Behavioral
(_unit VHDL(data_memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729641988817 2024.10.22 20:06:28)
	(_source(\../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 989d9a9791cec88e98cbdec29d9e9d9ecc9ece9f9a)
	(_ent
		(_time 1729627333861)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int memread -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int writedata 0 0 11(_ent(_in))))
		(_port(_int readdata 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 17(_array 1((_to i 0 i 1023)))))
		(_sig(_int mem 2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(1)(3(d_11_2))(4))(_dssslsensitivity 1)(_mon))))
			(line__30(_arch 1 0 30(_assignment(_trgt(5))(_sens(2)(3(d_11_2))(6))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 765           1729641988839 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729641988840 2024.10.22 20:06:28)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code a8aca9fea2fff5bfacf8bdf2fbaea9aeabaefaaefc)
	(_ent
		(_time 1729627532718)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2217          1729641988855 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 26))
	(_version vf5)
	(_time 1729641988856 2024.10.22 20:06:28)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code b7b2b8e3b6e0eaa1b0b8aeede0b1beb1b3b1beb1b1)
	(_ent
		(_time 1729641988853)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_out 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(9)(10)(11))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__58(_arch 1 0 58(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(9)))))
			(line__59(_arch 2 0 59(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(10)))))
			(line__60(_arch 3 0 60(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(8))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 2670          1729641988883 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729641988884 2024.10.22 20:06:28)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code d7d2d885d48086c0dcd5ce8d82d1d2d0dfd1ded1d3)
	(_ent
		(_time 1729641455935)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 1 0 12(_ent(_in))))
		(_port(_int readdata2in 1 0 13(_ent(_in))))
		(_port(_int immediatein 1 0 14(_ent(_in))))
		(_port(_int immediateout 1 0 15(_ent(_out))))
		(_port(_int pcoutout 0 0 16(_ent(_out))))
		(_port(_int readdata1out 1 0 17(_ent(_out))))
		(_port(_int readdata2out 1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 2 0 19(_ent(_in))))
		(_port(_int rdout 2 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 4 0 27(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 28(_arch(_uni))))
		(_sig(_int immediate_reg 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(2)(3)(4)(5)(10))(_dssslsensitivity 2))))
			(line__52(_arch 1 0 52(_assignment(_alias((pcoutout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__53(_arch 2 0 53(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(13)))))
			(line__54(_arch 3 0 54(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(14)))))
			(line__55(_arch 4 0 55(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(6))(_sens(15)))))
			(line__56(_arch 5 0 56(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 2647          1729641988902 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 21))
	(_version vf5)
	(_time 1729641988903 2024.10.22 20:06:28)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code e6e3e5b4e8b1e6f0e0e4a2bcb2e1eee0b2e0e3e0b2)
	(_ent
		(_time 1729641667973)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplusimmin 0 0 8(_ent(_in))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 1 0 10(_ent(_in))))
		(_port(_int readdata2in 1 0 11(_ent(_in))))
		(_port(_int branchjumpaddrout 0 0 12(_ent(_out))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 1 0 14(_ent(_out))))
		(_port(_int readdata2out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 2 0 16(_ent(_in))))
		(_port(_int rdout 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 3 0 22(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 4 0 24(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 5 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(2)(3)(4)(5)(10))(_dssslsensitivity 2))))
			(line__48(_arch 1 0 48(_assignment(_alias((branchjumpaddrout)(branchjumpaddr_reg)))(_trgt(6))(_sens(12)))))
			(line__49(_arch 2 0 49(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__50(_arch 3 0 50(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(8))(_sens(14)))))
			(line__51(_arch 4 0 51(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(15)))))
			(line__52(_arch 5 0 52(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1890          1729641988932 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 17))
	(_version vf5)
	(_time 1729641988933 2024.10.22 20:06:28)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 0500560305520512000b175f000300035102020307)
	(_ent
		(_time 1729641711414)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 12(_ent(_in))))
		(_port(_int rdout 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 18(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(8)(9)(10))(_sens(0)(1)(2)(3)(6))(_dssslsensitivity 2))))
			(line__38(_arch 1 0 38(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(9)))))
			(line__40(_arch 3 0 40(_assignment(_alias((rdout)(rd_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1151          1729642278843 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729642278844 2024.10.22 20:11:18)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 87d08789d6d08690868595dd8081d4808281d2818e)
	(_ent
		(_time 1729642278841)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 7(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3829          1729643099218 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 54))
	(_version vf5)
	(_time 1729643099219 2024.10.22 20:24:59)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 1e1a1f194f494f09101a07444b181b19161817181a)
	(_ent
		(_time 1729643079662)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 1 0 12(_ent(_in))))
		(_port(_int readdata2in 1 0 13(_ent(_in))))
		(_port(_int immediatein 1 0 14(_ent(_in))))
		(_port(_int immediateout 1 0 15(_ent(_out))))
		(_port(_int pcoutout 0 0 16(_ent(_out))))
		(_port(_int readdata1out 1 0 17(_ent(_out))))
		(_port(_int readdata2out 1 0 18(_ent(_out))))
		(_port(_int MemtoRegin -1 0 21(_ent(_in))))
		(_port(_int RegWritein -1 0 22(_ent(_in))))
		(_port(_int MemReadin -1 0 25(_ent(_in))))
		(_port(_int MemWritein -1 0 26(_ent(_in))))
		(_port(_int Branchin -1 0 27(_ent(_in))))
		(_port(_int ALUSrcin -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 31(_ent(_in))))
		(_port(_int MemtoRegout -1 0 35(_ent(_out))))
		(_port(_int RegWriteout -1 0 36(_ent(_out))))
		(_port(_int MemReadout -1 0 39(_ent(_out))))
		(_port(_int MemWriteout -1 0 40(_ent(_out))))
		(_port(_int Branchout -1 0 41(_ent(_out))))
		(_port(_int ALUSrc -1 0 44(_ent(_out))))
		(_port(_int ALUOp 2 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 3 0 48(_ent(_in))))
		(_port(_int rdout 3 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 61(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 62(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 65(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 66(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 67(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 7 0 74(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_prcs(_trgt(26)(27)(28)(29)(37))(_sens(0)(1)(2)(3)(4)(5)(24))(_dssslsensitivity 2))))
			(line__98(_arch 1 0 98(_assignment(_alias((pcoutout)(pcout_reg)))(_trgt(7))(_sens(26)))))
			(line__99(_arch 2 0 99(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(27)))))
			(line__100(_arch 3 0 100(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(28)))))
			(line__101(_arch 4 0 101(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(6))(_sens(29)))))
			(line__102(_arch 5 0 102(_assignment(_alias((rdout)(rd_reg)))(_trgt(25))(_sens(37)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 4714          1729643661240 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 54))
	(_version vf5)
	(_time 1729643661241 2024.10.22 20:34:21)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 7e2a257f2f292f697e7f67242b787b79767877787a)
	(_ent
		(_time 1729643370065)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 1 0 12(_ent(_in))))
		(_port(_int readdata2in 1 0 13(_ent(_in))))
		(_port(_int immediatein 1 0 14(_ent(_in))))
		(_port(_int immediateout 1 0 15(_ent(_out))))
		(_port(_int PCOUTREAL 0 0 16(_ent(_out))))
		(_port(_int readdata1out 1 0 17(_ent(_out))))
		(_port(_int readdata2out 1 0 18(_ent(_out))))
		(_port(_int MemtoRegin -1 0 21(_ent(_in))))
		(_port(_int RegWritein -1 0 22(_ent(_in))))
		(_port(_int MemReadin -1 0 25(_ent(_in))))
		(_port(_int MemWritein -1 0 26(_ent(_in))))
		(_port(_int Branchin -1 0 27(_ent(_in))))
		(_port(_int ALUSrcin -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 31(_ent(_in))))
		(_port(_int MemtoRegout -1 0 35(_ent(_out))))
		(_port(_int RegWriteout -1 0 36(_ent(_out))))
		(_port(_int MemReadout -1 0 39(_ent(_out))))
		(_port(_int MemWriteout -1 0 40(_ent(_out))))
		(_port(_int Branchout -1 0 41(_ent(_out))))
		(_port(_int ALUSrc -1 0 44(_ent(_out))))
		(_port(_int ALUOp 2 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 3 0 48(_ent(_in))))
		(_port(_int rdout 3 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 61(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 62(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 65(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 66(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 67(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 7 0 74(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_prcs(_trgt(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(0)(1)(2)(3)(4)(5)(10)(11)(12)(13)(14)(15)(16)(24))(_dssslsensitivity 2))))
			(line__122(_arch 1 0 122(_assignment(_alias((PCOUTREAL)(pcin_reg)))(_trgt(7))(_sens(26)))))
			(line__123(_arch 2 0 123(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(27)))))
			(line__124(_arch 3 0 124(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(28)))))
			(line__125(_arch 4 0 125(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(6))(_sens(29)))))
			(line__128(_arch 5 0 128(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(17))(_sens(30)))))
			(line__129(_arch 6 0 129(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(18))(_sens(31)))))
			(line__130(_arch 7 0 130(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(19))(_sens(32)))))
			(line__131(_arch 8 0 131(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(33)))))
			(line__132(_arch 9 0 132(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(21))(_sens(34)))))
			(line__134(_arch 10 0 134(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(22))(_sens(35)))))
			(line__135(_arch 11 0 135(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(23))(_sens(36)))))
			(line__139(_arch 12 0 139(_assignment(_alias((rdout)(rd_reg)))(_trgt(25))(_sens(37)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
	)
	(_model . Behavioral 13 -1)
)
I 000044 55 780           1729644246164 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729644246165 2024.10.22 20:44:06)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 580e505b530a084e59084c020d5e5d5f5a5f585e5b)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1467          1729644246183 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729644246184 2024.10.22 20:44:06)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 67306667353130706236753c3361646063616e6131)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1165          1729644246203 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729644246204 2024.10.22 20:44:06)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 87d18f8882d08591828095ddd781d382d1818481d1)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1458          1729644246228 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1729644246229 2024.10.22 20:44:06)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 96c19f99c3c0c7809fc1d5cdc2909790c591939097)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3973          1729644246250 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729644246251 2024.10.22 20:44:06)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code b6e0bce2b5e1e5a0b3b3afecb4b0b3b1b4b0b3b0b1)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1097          1729644246266 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729644246267 2024.10.22 20:44:06)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code c592c4909492c5d3c090d09fc1c3ccc391c391c3c2)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1151          1729644246283 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729644246284 2024.10.22 20:44:06)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code d582de878682d4c2d4d7c78fd2d386d2d0d380d3dc)
	(_ent
		(_time 1729642278840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 7(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 630           1729644246300 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729644246301 2024.10.22 20:44:06)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code e4b3eeb6e2b3b1f2b0e3f7bebde2e5e2b1e2e0e2e6)
	(_ent
		(_time 1729621071397)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729644246318 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729644246319 2024.10.22 20:44:06)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code f4a2fca4f3a0f6e2a1f1e1afadf3f4f2f7f1a2f2a0)
	(_ent
		(_time 1729621414370)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 767           1729644246338 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729644246339 2024.10.22 20:44:06)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 04530c02535255130605165e5602500301030c0206)
	(_ent
		(_time 1729622776635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1028          1729644246353 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729644246354 2024.10.22 20:44:06)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 13441b1443454205121c5549171417141115451540)
	(_ent
		(_time 1729623952697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(131586)
		(197379)
		(33686018)
		(131843)
		(50463234)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1412          1729644246367 Behavioral
(_unit VHDL(data_memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729644246368 2024.10.22 20:44:06)
	(_source(\../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 23742e272175733523706579262526257725752421)
	(_ent
		(_time 1729627333861)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int memread -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int writedata 0 0 11(_ent(_in))))
		(_port(_int readdata 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 17(_array 1((_to i 0 i 1023)))))
		(_sig(_int mem 2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(1)(3(d_11_2))(4))(_dssslsensitivity 1)(_mon))))
			(line__30(_arch 1 0 30(_assignment(_trgt(5))(_sens(2)(3(d_11_2))(6))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 765           1729644246382 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729644246383 2024.10.22 20:44:06)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code 33653d3732646e2437632669603532353035613567)
	(_ent
		(_time 1729627532718)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2217          1729644246403 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 26))
	(_version vf5)
	(_time 1729644246404 2024.10.22 20:44:06)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 4215424046151f54454d5b1815444b4446444b4444)
	(_ent
		(_time 1729641988852)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_out 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(9)(10)(11))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__58(_arch 1 0 58(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(9)))))
			(line__59(_arch 2 0 59(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(10)))))
			(line__60(_arch 3 0 60(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(8))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 4714          1729644246419 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 54))
	(_version vf5)
	(_time 1729644246420 2024.10.22 20:44:06)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 520552515405034552534b08075457555a545b5456)
	(_ent
		(_time 1729643370065)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 1 0 12(_ent(_in))))
		(_port(_int readdata2in 1 0 13(_ent(_in))))
		(_port(_int immediatein 1 0 14(_ent(_in))))
		(_port(_int immediateout 1 0 15(_ent(_out))))
		(_port(_int PCOUTREAL 0 0 16(_ent(_out))))
		(_port(_int readdata1out 1 0 17(_ent(_out))))
		(_port(_int readdata2out 1 0 18(_ent(_out))))
		(_port(_int MemtoRegin -1 0 21(_ent(_in))))
		(_port(_int RegWritein -1 0 22(_ent(_in))))
		(_port(_int MemReadin -1 0 25(_ent(_in))))
		(_port(_int MemWritein -1 0 26(_ent(_in))))
		(_port(_int Branchin -1 0 27(_ent(_in))))
		(_port(_int ALUSrcin -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 31(_ent(_in))))
		(_port(_int MemtoRegout -1 0 35(_ent(_out))))
		(_port(_int RegWriteout -1 0 36(_ent(_out))))
		(_port(_int MemReadout -1 0 39(_ent(_out))))
		(_port(_int MemWriteout -1 0 40(_ent(_out))))
		(_port(_int Branchout -1 0 41(_ent(_out))))
		(_port(_int ALUSrc -1 0 44(_ent(_out))))
		(_port(_int ALUOp 2 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 3 0 48(_ent(_in))))
		(_port(_int rdout 3 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 61(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 62(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 65(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 66(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 67(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 7 0 74(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_prcs(_trgt(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(0)(1)(2)(3)(4)(5)(10)(11)(12)(13)(14)(15)(16)(24))(_dssslsensitivity 2))))
			(line__122(_arch 1 0 122(_assignment(_alias((PCOUTREAL)(pcin_reg)))(_trgt(7))(_sens(26)))))
			(line__123(_arch 2 0 123(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(27)))))
			(line__124(_arch 3 0 124(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(28)))))
			(line__125(_arch 4 0 125(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(6))(_sens(29)))))
			(line__128(_arch 5 0 128(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(17))(_sens(30)))))
			(line__129(_arch 6 0 129(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(18))(_sens(31)))))
			(line__130(_arch 7 0 130(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(19))(_sens(32)))))
			(line__131(_arch 8 0 131(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(33)))))
			(line__132(_arch 9 0 132(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(21))(_sens(34)))))
			(line__134(_arch 10 0 134(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(22))(_sens(35)))))
			(line__135(_arch 11 0 135(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(23))(_sens(36)))))
			(line__139(_arch 12 0 139(_assignment(_alias((rdout)(rd_reg)))(_trgt(25))(_sens(37)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
	)
	(_model . Behavioral 13 -1)
)
I 000051 55 1890          1729644246442 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 17))
	(_version vf5)
	(_time 1729644246443 2024.10.22 20:44:06)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 71262c7075267166747f632b747774772576767773)
	(_ent
		(_time 1729641711414)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 12(_ent(_in))))
		(_port(_int rdout 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 18(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(8)(9)(10))(_sens(0)(1)(2)(3)(6))(_dssslsensitivity 2))))
			(line__38(_arch 1 0 38(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(9)))))
			(line__40(_arch 3 0 40(_assignment(_alias((rdout)(rd_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 4006          1729644261056 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 45))
	(_version vf5)
	(_time 1729644261057 2024.10.22 20:44:21)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 82d1858d88d582948082c6d8d6858a84d6848784d6)
	(_ent
		(_time 1729644246437)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplusimmin 0 0 8(_ent(_in))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 1 0 10(_ent(_in))))
		(_port(_int readdata2in 1 0 11(_ent(_in))))
		(_port(_int branchjumpaddrout 0 0 12(_ent(_out))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 1 0 14(_ent(_out))))
		(_port(_int readdata2out 1 0 15(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int MemtoRegout -1 0 30(_ent(_out))))
		(_port(_int RegWriteout -1 0 31(_ent(_out))))
		(_port(_int MemRead -1 0 34(_ent(_out))))
		(_port(_int MemWrite -1 0 35(_ent(_out))))
		(_port(_int Branch -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 2 0 40(_ent(_in))))
		(_port(_int rdout 2 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 3 0 46(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 4 0 48(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 49(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 53(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 54(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 57(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 58(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 5 0 62(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_trgt(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(5)(10)(11)(12)(13)(14)(20))(_dssslsensitivity 2))))
			(line__102(_arch 1 0 102(_assignment(_alias((branchjumpaddrout)(branchjumpaddr_reg)))(_trgt(6))(_sens(22)))))
			(line__103(_arch 2 0 103(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(7))(_sens(23)))))
			(line__104(_arch 3 0 104(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(8))(_sens(24)))))
			(line__105(_arch 4 0 105(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(25)))))
			(line__109(_arch 5 0 109(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(15))(_sens(26)))))
			(line__110(_arch 6 0 110(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(27)))))
			(line__113(_arch 7 0 113(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(17))(_sens(28)))))
			(line__114(_arch 8 0 114(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(18))(_sens(29)))))
			(line__115(_arch 9 0 115(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(19))(_sens(30)))))
			(line__118(_arch 10 0 118(_assignment(_alias((rdout)(rd_reg)))(_trgt(21))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 11 -1)
)
I 000051 55 2428          1729644966301 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 27))
	(_version vf5)
	(_time 1729644966302 2024.10.22 20:56:06)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 64333564653364736765763e616261623063636266)
	(_ent
		(_time 1729644960755)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 28(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 29(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 32(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(2)(3)(6)(7)(10))(_dssslsensitivity 2))))
			(line__63(_arch 1 0 63(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(12)))))
			(line__64(_arch 2 0 64(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(15)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1141          1729647391283 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1729647391284 2024.10.22 21:36:31)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code fdaafeadffababeaf9ffeca6aefbf9fbf4fba8fbfa)
	(_ent
		(_time 1729647391281)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
V 000044 55 780           1729647696386 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729647696387 2024.10.22 21:41:36)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code c3c09796c39193d5c293d79996c5c6c4c1c4c3c5c0)
	(_ent
		(_time 1729550647676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
V 000051 55 1467          1729647696411 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729647696412 2024.10.22 21:41:36)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code e2e0bfb1b5b4b5f5e7b3f0b9b6e4e1e5e6e4ebe4b4)
	(_ent
		(_time 1729550672932)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 31)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000044 55 1165          1729647696432 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729647696433 2024.10.22 21:41:36)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code f1f2a5a0f2a6f3e7f4f6e3aba1f7a5f4a7f7f2f7a7)
	(_ent
		(_time 1729550706245)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
V 000051 55 1458          1729647696455 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1729647696456 2024.10.22 21:41:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 11134516434740071846524a451710174216141710)
	(_ent
		(_time 1729625393425)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(50463234)
		(33751554)
		(33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 3973          1729647696482 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729647696483 2024.10.22 21:41:36)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 30336735356763263535296a323635373236353637)
	(_ent
		(_time 1729569727721)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1097          1729647696510 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729647696511 2024.10.22 21:41:36)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 40421c42141740564515551a444649461446144647)
	(_ent
		(_time 1729571861750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int immediate 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 15(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1151          1729647696537 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729647696538 2024.10.22 21:41:36)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 5f5d095c5f085e485e5d4d0558590c585a590a5956)
	(_ent
		(_time 1729642278840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 7(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 630           1729647696554 Behavioral
(_unit VHDL(branchand 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729647696555 2024.10.22 21:41:36)
	(_source(\../src/branch_and.vhd\))
	(_parameters tan)
	(_code 6e6c396f39393b783a697d3437686f683b686a686c)
	(_ent
		(_time 1729621071397)
	)
	(_object
		(_port(_int ALUZero -1 0 7(_ent(_in))))
		(_port(_int ControlBranch -1 0 8(_ent(_in))))
		(_port(_int BranchResponse -1 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 793           1729647696575 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729647696576 2024.10.22 21:41:36)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 7e7d2b7f282a7c682b7b6b2527797e787d7b28782a)
	(_ent
		(_time 1729621414370)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
V 000051 55 767           1729647696591 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729647696592 2024.10.22 21:41:36)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 8e8cda8088d8df998c8f9cd4dc88da898b8986888c)
	(_ent
		(_time 1729622776635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 1028          1729647696605 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729647696606 2024.10.22 21:41:36)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 9d9fc9929acbcc8b9c92dbc7999a999a9f9bcb9bce)
	(_ent
		(_time 1729623952697)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(131586)
		(197379)
		(33686018)
		(131843)
		(50463234)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1412          1729647696625 Behavioral
(_unit VHDL(data_memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1729647696626 2024.10.22 21:41:36)
	(_source(\../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code bdbfece9e8ebedabbdeefbe7b8bbb8bbe9bbebbabf)
	(_ent
		(_time 1729627333861)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int memwrite -1 0 8(_ent(_in))))
		(_port(_int memread -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int writedata 0 0 11(_ent(_in))))
		(_port(_int readdata 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 17(_array 1((_to i 0 i 1023)))))
		(_sig(_int mem 2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(1)(3(d_11_2))(4))(_dssslsensitivity 1)(_mon))))
			(line__30(_arch 1 0 30(_assignment(_trgt(5))(_sens(2)(3(d_11_2))(6))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 765           1729647696641 Behavioral
(_unit VHDL(writebackmux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729647696642 2024.10.22 21:41:36)
	(_source(\../src/writebackmux.vhd\))
	(_parameters tan)
	(_code cccf9e989d9b91dbc89cd9969fcacdcacfca9eca98)
	(_ent
		(_time 1729627532718)
	)
	(_object
		(_port(_int memtoregcontrol -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int read_data 0 0 7(_ent(_in))))
		(_port(_int aluresult 0 0 8(_ent(_in))))
		(_port(_int writebackdata 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2217          1729647696664 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 26))
	(_version vf5)
	(_time 1729647696665 2024.10.22 21:41:36)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code dcde808e898b81cadbd3c5868bdad5dad8dad5dada)
	(_ent
		(_time 1729641988852)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_out 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(9)(10)(11))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__58(_arch 1 0 58(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(9)))))
			(line__59(_arch 2 0 59(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(10)))))
			(line__60(_arch 3 0 60(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(8))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
V 000051 55 4714          1729647696679 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 54))
	(_version vf5)
	(_time 1729647696680 2024.10.22 21:41:36)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code ebe9b7b8bdbcbafcebeaf2b1beedeeece3ede2edef)
	(_ent
		(_time 1729643370065)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcin 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 1 0 12(_ent(_in))))
		(_port(_int readdata2in 1 0 13(_ent(_in))))
		(_port(_int immediatein 1 0 14(_ent(_in))))
		(_port(_int immediateout 1 0 15(_ent(_out))))
		(_port(_int PCOUTREAL 0 0 16(_ent(_out))))
		(_port(_int readdata1out 1 0 17(_ent(_out))))
		(_port(_int readdata2out 1 0 18(_ent(_out))))
		(_port(_int MemtoRegin -1 0 21(_ent(_in))))
		(_port(_int RegWritein -1 0 22(_ent(_in))))
		(_port(_int MemReadin -1 0 25(_ent(_in))))
		(_port(_int MemWritein -1 0 26(_ent(_in))))
		(_port(_int Branchin -1 0 27(_ent(_in))))
		(_port(_int ALUSrcin -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 2 0 31(_ent(_in))))
		(_port(_int MemtoRegout -1 0 35(_ent(_out))))
		(_port(_int RegWriteout -1 0 36(_ent(_out))))
		(_port(_int MemReadout -1 0 39(_ent(_out))))
		(_port(_int MemWriteout -1 0 40(_ent(_out))))
		(_port(_int Branchout -1 0 41(_ent(_out))))
		(_port(_int ALUSrc -1 0 44(_ent(_out))))
		(_port(_int ALUOp 2 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 3 0 48(_ent(_in))))
		(_port(_int rdout 3 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 4 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 5 0 56(_arch(_uni))))
		(_sig(_int readdata2_reg 5 0 57(_arch(_uni))))
		(_sig(_int immediate_reg 5 0 58(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 61(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 62(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 65(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 66(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 67(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 6 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 7 0 74(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_prcs(_trgt(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(0)(1)(2)(3)(4)(5)(10)(11)(12)(13)(14)(15)(16)(24))(_dssslsensitivity 2))))
			(line__122(_arch 1 0 122(_assignment(_alias((PCOUTREAL)(pcin_reg)))(_trgt(7))(_sens(26)))))
			(line__123(_arch 2 0 123(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(27)))))
			(line__124(_arch 3 0 124(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(28)))))
			(line__125(_arch 4 0 125(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(6))(_sens(29)))))
			(line__128(_arch 5 0 128(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(17))(_sens(30)))))
			(line__129(_arch 6 0 129(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(18))(_sens(31)))))
			(line__130(_arch 7 0 130(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(19))(_sens(32)))))
			(line__131(_arch 8 0 131(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(33)))))
			(line__132(_arch 9 0 132(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(21))(_sens(34)))))
			(line__134(_arch 10 0 134(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(22))(_sens(35)))))
			(line__135(_arch 11 0 135(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(23))(_sens(36)))))
			(line__139(_arch 12 0 139(_assignment(_alias((rdout)(rd_reg)))(_trgt(25))(_sens(37)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
	)
	(_model . Behavioral 13 -1)
)
V 000051 55 4006          1729647696707 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 45))
	(_version vf5)
	(_time 1729647696708 2024.10.22 21:41:36)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 0b09580c515c0b1d090b4f515f0c030d5f0d0e0d5f)
	(_ent
		(_time 1729644246437)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplusimmin 0 0 8(_ent(_in))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 1 0 10(_ent(_in))))
		(_port(_int readdata2in 1 0 11(_ent(_in))))
		(_port(_int branchjumpaddrout 0 0 12(_ent(_out))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 1 0 14(_ent(_out))))
		(_port(_int readdata2out 1 0 15(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int MemtoRegout -1 0 30(_ent(_out))))
		(_port(_int RegWriteout -1 0 31(_ent(_out))))
		(_port(_int MemRead -1 0 34(_ent(_out))))
		(_port(_int MemWrite -1 0 35(_ent(_out))))
		(_port(_int Branch -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 2 0 40(_ent(_in))))
		(_port(_int rdout 2 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 3 0 46(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 4 0 48(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 49(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 53(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 54(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 57(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 58(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 5 0 62(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_trgt(22)(23)(24)(25)(26)(27)(28)(29)(30)(31))(_sens(0)(1)(2)(3)(4)(5)(10)(11)(12)(13)(14)(20))(_dssslsensitivity 2))))
			(line__102(_arch 1 0 102(_assignment(_alias((branchjumpaddrout)(branchjumpaddr_reg)))(_trgt(6))(_sens(22)))))
			(line__103(_arch 2 0 103(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(7))(_sens(23)))))
			(line__104(_arch 3 0 104(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(8))(_sens(24)))))
			(line__105(_arch 4 0 105(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(25)))))
			(line__109(_arch 5 0 109(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(15))(_sens(26)))))
			(line__110(_arch 6 0 110(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(27)))))
			(line__113(_arch 7 0 113(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(17))(_sens(28)))))
			(line__114(_arch 8 0 114(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(18))(_sens(29)))))
			(line__115(_arch 9 0 115(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(19))(_sens(30)))))
			(line__118(_arch 10 0 118(_assignment(_alias((rdout)(rd_reg)))(_trgt(21))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 11 -1)
)
V 000051 55 2428          1729647696731 Behavioral
(_unit VHDL(memwb 0 4(behavioral 0 27))
	(_version vf5)
	(_time 1729647696732 2024.10.22 21:41:36)
	(_source(\../src/memwb.vhd\))
	(_parameters tan)
	(_code 1a18181d4e4d1a0d191b08401f1c1f1c4e1d1d1c18)
	(_ent
		(_time 1729644960755)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata2in 0 0 8(_ent(_in))))
		(_port(_int aluresultin 0 0 9(_ent(_in))))
		(_port(_int readdata2out 0 0 10(_ent(_out))))
		(_port(_int aluresultout 0 0 11(_ent(_out))))
		(_port(_int MemtoRegin -1 0 14(_ent(_in))))
		(_port(_int RegWritein -1 0 15(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 22(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 22(_ent(_in))))
		(_port(_int rdout 1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata2_reg 2 0 28(_arch(_uni))))
		(_sig(_int aluresult_reg 2 0 29(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 32(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 3 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(12)(13)(14)(15)(16))(_sens(0)(1)(2)(3)(6)(7)(10))(_dssslsensitivity 2))))
			(line__63(_arch 1 0 63(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(4))(_sens(12)))))
			(line__64(_arch 2 0 64(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((MemtoReg)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(8))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((RegWrite)(RegWrite_reg)))(_simpleassign BUF)(_trgt(9))(_sens(15)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rdout)(rd_reg)))(_trgt(11))(_sens(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
V 000051 55 1141          1729647696753 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1729647696754 2024.10.22 21:41:36)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 3a386a3f3d6c6c2d3e382b61693c3e3c333c6f3c3d)
	(_ent
		(_time 1729647391280)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 909           1729649169172 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 16))
	(_version vf5)
	(_time 1729649169173 2024.10.22 22:06:09)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code df8ad18d8889dac9dcd8cd858ada89d8dad98ad9d6)
	(_ent
		(_time 1729649169170)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_port(_int ifidrs1 0 0 8(_ent(_in))))
		(_port(_int ifidrs2 0 0 9(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 10(_ent(_out))))
		(_port(_int pcwriteenable -1 0 11(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1845          1729734037000 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 30))
	(_version vf5)
	(_time 1729734037001 2024.10.23 21:40:36)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 35626730666234223766276f32336632303360333c)
	(_ent
		(_time 1729733807382)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 13(_ent(_out))))
		(_port(_int RegWrite -1 0 14(_ent(_out))))
		(_port(_int MemRead -1 0 17(_ent(_out))))
		(_port(_int MemWrite -1 0 18(_ent(_out))))
		(_port(_int Branch -1 0 19(_ent(_out))))
		(_port(_int ALUSrc -1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 23(_ent(_out))))
		(_port(_int if_flush -1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 3 0 31(_arch(_uni))))
		(_sig(_int rs2 3 0 31(_arch(_uni))))
		(_sig(_int equal_bits 3 0 32(_arch(_uni))))
		(_sig(_int branch_taken -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(1(d_19_15))))))
			(line__36(_arch 1 0 36(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(1(d_24_20))))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(12)(13))(_sens(0)(10)(11))(_read(12)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(514)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1872          1729735448880 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 1 29))
	(_version vf5)
	(_time 1729735448881 2024.10.23 22:04:08)
	(_source(\../src/ifid.vhd\(\../src/control_unit.vhd\)))
	(_parameters tan)
	(_code 585d5e5b060f594f59094a025f5e0b5f5d5e0d5e51)
	(_ent
		(_time 1729733807382)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 13(_ent(_out))))
		(_port(_int RegWrite -1 0 14(_ent(_out))))
		(_port(_int MemRead -1 0 17(_ent(_out))))
		(_port(_int MemWrite -1 0 18(_ent(_out))))
		(_port(_int Branch -1 0 19(_ent(_out))))
		(_port(_int ALUSrc -1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 23(_ent(_out))))
		(_port(_int if_flush -1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 3 1 30(_arch(_uni))))
		(_sig(_int rs2 3 1 30(_arch(_uni))))
		(_sig(_int equal_bits 3 1 31(_arch(_uni))))
		(_sig(_int branch_taken -1 1 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 1 34(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(1(d_19_15))))))
			(line__35(_arch 1 1 35(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(1(d_24_20))))))
			(line__37(_arch 2 1 37(_prcs(_simple)(_trgt(12)(13)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(11)(0))(_read(12)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 3 -1)
)
V 000049 55 1092          1729736290006 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729736290007 2024.10.23 22:18:10)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 0c0b5e0a5c5b511a590e48565c0a080a080a090b0e)
	(_ent
		(_time 1729736290002)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
V 000051 55 1563          1729743189432 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729743189433 2024.10.24 00:13:09)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code f6a2fda6f1a0f3e0f5f9e4aca3f3a0f1f3f0a3f0ff)
	(_ent
		(_time 1729743189430)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(6)(7)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1872          1729744389868 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 1 29))
	(_version vf5)
	(_time 1729744389869 2024.10.24 00:33:09)
	(_source(\../src/ifid.vhd\(\../src/control_unit.vhd\)))
	(_parameters tan)
	(_code 1c1a1a1b194b1d0b1d4f0e461b1a4f1b191a491a15)
	(_ent
		(_time 1729733807382)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 13(_ent(_out))))
		(_port(_int RegWrite -1 0 14(_ent(_out))))
		(_port(_int MemRead -1 0 17(_ent(_out))))
		(_port(_int MemWrite -1 0 18(_ent(_out))))
		(_port(_int Branch -1 0 19(_ent(_out))))
		(_port(_int ALUSrc -1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 23(_ent(_out))))
		(_port(_int if_flush -1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 3 1 30(_arch(_uni))))
		(_sig(_int rs2 3 1 30(_arch(_uni))))
		(_sig(_int equal_bits 3 1 31(_arch(_uni))))
		(_sig(_int branch_taken -1 1 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 1 34(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(1(d_19_15))))))
			(line__35(_arch 1 1 35(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(1(d_24_20))))))
			(line__37(_arch 2 1 37(_prcs(_simple)(_trgt(12)(13)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(11)(0))(_read(12)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 2217          1729744393671 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 26))
	(_version vf5)
	(_time 1729744393672 2024.10.24 00:33:13)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 00070d0606575d16070f195a570609060406090606)
	(_ent
		(_time 1729641988852)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_out 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(9)(10)(11))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__58(_arch 1 0 58(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(9)))))
			(line__59(_arch 2 0 59(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(10)))))
			(line__60(_arch 3 0 60(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(8))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
V 000051 55 2806          1729744636523 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 30))
	(_version vf5)
	(_time 1729744636524 2024.10.24 00:37:16)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 9cc9979399cb9d8b9eca8ec69b9acf9b999ac99a95)
	(_ent
		(_time 1729744636521)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int MemtoReg -1 0 13(_ent(_out))))
		(_port(_int RegWrite -1 0 14(_ent(_out))))
		(_port(_int MemRead -1 0 17(_ent(_out))))
		(_port(_int MemWrite -1 0 18(_ent(_out))))
		(_port(_int Branch -1 0 19(_ent(_out))))
		(_port(_int ALUSrc -1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 23(_ent(_out))))
		(_port(_int if_flush -1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 3 0 31(_arch(_uni))))
		(_sig(_int rs2 3 0 31(_arch(_uni))))
		(_sig(_int equal_bits 3 0 32(_arch(_uni))))
		(_sig(_int branch_taken -1 0 33(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 36(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 36(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_Branch -1 0 36(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 4 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(11))(_sens(1(d_19_15))))))
			(line__40(_arch 1 0 40(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(12))(_sens(1(d_24_20))))))
			(line__42(_arch 2 0 42(_prcs(_simple)(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(10))(_sens(11)(12)(0))(_read(13)(14)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(3))(_sens(15)(2)))))
			(line__100(_arch 4 0 100(_assignment(_trgt(4))(_sens(16)(2)))))
			(line__101(_arch 5 0 101(_assignment(_trgt(5))(_sens(17)(2)))))
			(line__102(_arch 6 0 102(_assignment(_trgt(6))(_sens(18)(2)))))
			(line__103(_arch 7 0 103(_assignment(_trgt(7))(_sens(19)(2)))))
			(line__104(_arch 8 0 104(_assignment(_trgt(8))(_sens(20)(2)))))
			(line__105(_arch 9 0 105(_assignment(_trgt(9))(_sens(21)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
