
lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f2ac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  0800f440  0800f440  0001f440  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f898  0800f898  000202e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f898  0800f898  0001f898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f8a0  0800f8a0  000202e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f8a0  0800f8a0  0001f8a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f8a4  0800f8a4  0001f8a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e0  20000000  0800f8a8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000202e0  2**0
                  CONTENTS
 10 .bss          00002024  200002e0  200002e0  000202e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002304  20002304  000202e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000202e0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020310  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001be4b  00000000  00000000  00020353  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000430c  00000000  00000000  0003c19e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000018d8  00000000  00000000  000404b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001349  00000000  00000000  00041d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000071bc  00000000  00000000  000430d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002135d  00000000  00000000  0004a28d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d5f8e  00000000  00000000  0006b5ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007c90  00000000  00000000  00141578  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000003b  00000000  00000000  00149208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002e0 	.word	0x200002e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f424 	.word	0x0800f424

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002e4 	.word	0x200002e4
 80001cc:	0800f424 	.word	0x0800f424

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	0000      	movs	r0, r0
	...

08000f48 <CalculateAccAngle>:
#include "CalculateAngle.h"

Struct_Angle Angle;

void CalculateAccAngle(Struct_Angle* Angle, Struct_MPU6050* MPU6050)
{
 8000f48:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f4c:	b082      	sub	sp, #8
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
 8000f52:	6039      	str	r1, [r7, #0]
	Angle->acc_roll  = atan(-MPU6050->acc_x / sqrt(pow(MPU6050->acc_y,2) + pow(MPU6050->acc_z,2))) * RADIAN_TO_DEGREE;
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	edd3 7a04 	vldr	s15, [r3, #16]
 8000f5a:	eef1 7a67 	vneg.f32	s15, s15
 8000f5e:	ee17 3a90 	vmov	r3, s15
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff faf0 	bl	8000548 <__aeabi_f2d>
 8000f68:	4604      	mov	r4, r0
 8000f6a:	460d      	mov	r5, r1
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	695b      	ldr	r3, [r3, #20]
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff fae9 	bl	8000548 <__aeabi_f2d>
 8000f76:	4602      	mov	r2, r0
 8000f78:	460b      	mov	r3, r1
 8000f7a:	ed9f 1b57 	vldr	d1, [pc, #348]	; 80010d8 <CalculateAccAngle+0x190>
 8000f7e:	ec43 2b10 	vmov	d0, r2, r3
 8000f82:	f00d f947 	bl	800e214 <pow>
 8000f86:	ec59 8b10 	vmov	r8, r9, d0
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	699b      	ldr	r3, [r3, #24]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff fada 	bl	8000548 <__aeabi_f2d>
 8000f94:	4602      	mov	r2, r0
 8000f96:	460b      	mov	r3, r1
 8000f98:	ed9f 1b4f 	vldr	d1, [pc, #316]	; 80010d8 <CalculateAccAngle+0x190>
 8000f9c:	ec43 2b10 	vmov	d0, r2, r3
 8000fa0:	f00d f938 	bl	800e214 <pow>
 8000fa4:	ec53 2b10 	vmov	r2, r3, d0
 8000fa8:	4640      	mov	r0, r8
 8000faa:	4649      	mov	r1, r9
 8000fac:	f7ff f96e 	bl	800028c <__adddf3>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	460b      	mov	r3, r1
 8000fb4:	ec43 2b17 	vmov	d7, r2, r3
 8000fb8:	eeb0 0a47 	vmov.f32	s0, s14
 8000fbc:	eef0 0a67 	vmov.f32	s1, s15
 8000fc0:	f00d f998 	bl	800e2f4 <sqrt>
 8000fc4:	ec53 2b10 	vmov	r2, r3, d0
 8000fc8:	4620      	mov	r0, r4
 8000fca:	4629      	mov	r1, r5
 8000fcc:	f7ff fc3e 	bl	800084c <__aeabi_ddiv>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	460b      	mov	r3, r1
 8000fd4:	ec43 2b17 	vmov	d7, r2, r3
 8000fd8:	eeb0 0a47 	vmov.f32	s0, s14
 8000fdc:	eef0 0a67 	vmov.f32	s1, s15
 8000fe0:	f00d f9b6 	bl	800e350 <atan>
 8000fe4:	ec51 0b10 	vmov	r0, r1, d0
 8000fe8:	f04f 0200 	mov.w	r2, #0
 8000fec:	4b3e      	ldr	r3, [pc, #248]	; (80010e8 <CalculateAccAngle+0x1a0>)
 8000fee:	f7ff fb03 	bl	80005f8 <__aeabi_dmul>
 8000ff2:	4602      	mov	r2, r0
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	4610      	mov	r0, r2
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	a339      	add	r3, pc, #228	; (adr r3, 80010e0 <CalculateAccAngle+0x198>)
 8000ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001000:	f7ff fc24 	bl	800084c <__aeabi_ddiv>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	4610      	mov	r0, r2
 800100a:	4619      	mov	r1, r3
 800100c:	f7ff fdcc 	bl	8000ba8 <__aeabi_d2f>
 8001010:	4602      	mov	r2, r0
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	601a      	str	r2, [r3, #0]
	Angle->acc_pitch = atan(MPU6050->acc_y / sqrt(pow(MPU6050->acc_x,2) + pow(MPU6050->acc_z,2))) * RADIAN_TO_DEGREE;
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff fa94 	bl	8000548 <__aeabi_f2d>
 8001020:	4604      	mov	r4, r0
 8001022:	460d      	mov	r5, r1
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	691b      	ldr	r3, [r3, #16]
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fa8d 	bl	8000548 <__aeabi_f2d>
 800102e:	4602      	mov	r2, r0
 8001030:	460b      	mov	r3, r1
 8001032:	ed9f 1b29 	vldr	d1, [pc, #164]	; 80010d8 <CalculateAccAngle+0x190>
 8001036:	ec43 2b10 	vmov	d0, r2, r3
 800103a:	f00d f8eb 	bl	800e214 <pow>
 800103e:	ec59 8b10 	vmov	r8, r9, d0
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	699b      	ldr	r3, [r3, #24]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fa7e 	bl	8000548 <__aeabi_f2d>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80010d8 <CalculateAccAngle+0x190>
 8001054:	ec43 2b10 	vmov	d0, r2, r3
 8001058:	f00d f8dc 	bl	800e214 <pow>
 800105c:	ec53 2b10 	vmov	r2, r3, d0
 8001060:	4640      	mov	r0, r8
 8001062:	4649      	mov	r1, r9
 8001064:	f7ff f912 	bl	800028c <__adddf3>
 8001068:	4602      	mov	r2, r0
 800106a:	460b      	mov	r3, r1
 800106c:	ec43 2b17 	vmov	d7, r2, r3
 8001070:	eeb0 0a47 	vmov.f32	s0, s14
 8001074:	eef0 0a67 	vmov.f32	s1, s15
 8001078:	f00d f93c 	bl	800e2f4 <sqrt>
 800107c:	ec53 2b10 	vmov	r2, r3, d0
 8001080:	4620      	mov	r0, r4
 8001082:	4629      	mov	r1, r5
 8001084:	f7ff fbe2 	bl	800084c <__aeabi_ddiv>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	ec43 2b17 	vmov	d7, r2, r3
 8001090:	eeb0 0a47 	vmov.f32	s0, s14
 8001094:	eef0 0a67 	vmov.f32	s1, s15
 8001098:	f00d f95a 	bl	800e350 <atan>
 800109c:	ec51 0b10 	vmov	r0, r1, d0
 80010a0:	f04f 0200 	mov.w	r2, #0
 80010a4:	4b10      	ldr	r3, [pc, #64]	; (80010e8 <CalculateAccAngle+0x1a0>)
 80010a6:	f7ff faa7 	bl	80005f8 <__aeabi_dmul>
 80010aa:	4602      	mov	r2, r0
 80010ac:	460b      	mov	r3, r1
 80010ae:	4610      	mov	r0, r2
 80010b0:	4619      	mov	r1, r3
 80010b2:	a30b      	add	r3, pc, #44	; (adr r3, 80010e0 <CalculateAccAngle+0x198>)
 80010b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b8:	f7ff fbc8 	bl	800084c <__aeabi_ddiv>
 80010bc:	4602      	mov	r2, r0
 80010be:	460b      	mov	r3, r1
 80010c0:	4610      	mov	r0, r2
 80010c2:	4619      	mov	r1, r3
 80010c4:	f7ff fd70 	bl	8000ba8 <__aeabi_d2f>
 80010c8:	4602      	mov	r2, r0
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	605a      	str	r2, [r3, #4]
	//	Angle->acc_yaw = atan(sqrt(pow(MPU6050->acc_x, 2) + pow(MPU6050->acc_y, 2)) / MPU6050->acc_z) * RADIAN_TO_DEGREE;
	//Can't use Angle->acc_yaw there is no reliability. It's based on my personal experimental view.
}
 80010ce:	bf00      	nop
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80010d8:	00000000 	.word	0x00000000
 80010dc:	40000000 	.word	0x40000000
 80010e0:	00000000 	.word	0x00000000
 80010e4:	400921fb 	.word	0x400921fb
 80010e8:	40668000 	.word	0x40668000

080010ec <CalculateCompliFilter>:
	Angle->gyro_pitch += MPU6050->gyro_x * dt;
	Angle->gyro_yaw   += MPU6050->gyro_z * dt;
}

void CalculateCompliFilter(Struct_Angle* Angle, Struct_MPU6050* MPU6050)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	6039      	str	r1, [r7, #0]
	CalculateAccAngle(Angle, MPU6050); //Prepare Acc Angle before using Complimentary Filter.
 80010f6:	6839      	ldr	r1, [r7, #0]
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f7ff ff25 	bl	8000f48 <CalculateAccAngle>

	static float alpha = 0.96f;
	Angle->ComFilt_roll  = alpha*(MPU6050->gyro_y * dt + Angle->ComFilt_roll) + (1-alpha) * Angle->acc_roll;
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001104:	4b2b      	ldr	r3, [pc, #172]	; (80011b4 <CalculateCompliFilter+0xc8>)
 8001106:	edd3 7a00 	vldr	s15, [r3]
 800110a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	edd3 7a06 	vldr	s15, [r3, #24]
 8001114:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001118:	4b27      	ldr	r3, [pc, #156]	; (80011b8 <CalculateCompliFilter+0xcc>)
 800111a:	edd3 7a00 	vldr	s15, [r3]
 800111e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001122:	4b25      	ldr	r3, [pc, #148]	; (80011b8 <CalculateCompliFilter+0xcc>)
 8001124:	edd3 7a00 	vldr	s15, [r3]
 8001128:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800112c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	edd3 7a00 	vldr	s15, [r3]
 8001136:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800113a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	edc3 7a06 	vstr	s15, [r3, #24]
	Angle->ComFilt_pitch = alpha*(MPU6050->gyro_x * dt + Angle->ComFilt_pitch) + (1-alpha) * Angle->acc_pitch;
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	ed93 7a08 	vldr	s14, [r3, #32]
 800114a:	4b1a      	ldr	r3, [pc, #104]	; (80011b4 <CalculateCompliFilter+0xc8>)
 800114c:	edd3 7a00 	vldr	s15, [r3]
 8001150:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	edd3 7a07 	vldr	s15, [r3, #28]
 800115a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800115e:	4b16      	ldr	r3, [pc, #88]	; (80011b8 <CalculateCompliFilter+0xcc>)
 8001160:	edd3 7a00 	vldr	s15, [r3]
 8001164:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001168:	4b13      	ldr	r3, [pc, #76]	; (80011b8 <CalculateCompliFilter+0xcc>)
 800116a:	edd3 7a00 	vldr	s15, [r3]
 800116e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001172:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	edd3 7a01 	vldr	s15, [r3, #4]
 800117c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001180:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	edc3 7a07 	vstr	s15, [r3, #28]
	Angle->ComFilt_yaw   = Angle->ComFilt_yaw + MPU6050->gyro_z * dt;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	ed93 7a08 	vldr	s14, [r3, #32]
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001196:	4b07      	ldr	r3, [pc, #28]	; (80011b4 <CalculateCompliFilter+0xc8>)
 8001198:	edd3 7a00 	vldr	s15, [r3]
 800119c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	edc3 7a08 	vstr	s15, [r3, #32]
}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000000 	.word	0x20000000
 80011b8:	20000004 	.word	0x20000004

080011bc <MPU6050_Writebyte>:
static float LSB_Sensitivity_GYRO;

extern I2C_HandleTypeDef hi2c2;

void MPU6050_Writebyte(uint8_t reg_addr, uint8_t val)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b086      	sub	sp, #24
 80011c0:	af04      	add	r7, sp, #16
 80011c2:	4603      	mov	r3, r0
 80011c4:	460a      	mov	r2, r1
 80011c6:	71fb      	strb	r3, [r7, #7]
 80011c8:	4613      	mov	r3, r2
 80011ca:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, reg_addr, I2C_MEMADD_SIZE_8BIT, &val, 1, 1);
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	2301      	movs	r3, #1
 80011d2:	9302      	str	r3, [sp, #8]
 80011d4:	2301      	movs	r3, #1
 80011d6:	9301      	str	r3, [sp, #4]
 80011d8:	1dbb      	adds	r3, r7, #6
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	2301      	movs	r3, #1
 80011de:	21d0      	movs	r1, #208	; 0xd0
 80011e0:	4803      	ldr	r0, [pc, #12]	; (80011f0 <MPU6050_Writebyte+0x34>)
 80011e2:	f001 fe4b 	bl	8002e7c <HAL_I2C_Mem_Write>
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200003a8 	.word	0x200003a8

080011f4 <MPU6050_Readbyte>:
{
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, reg_addr, I2C_MEMADD_SIZE_8BIT, data, len, 1);
}

void MPU6050_Readbyte(uint8_t reg_addr, uint8_t* data)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af04      	add	r7, sp, #16
 80011fa:	4603      	mov	r3, r0
 80011fc:	6039      	str	r1, [r7, #0]
 80011fe:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Read(&hi2c2, MPU6050_ADDR, reg_addr, I2C_MEMADD_SIZE_8BIT, data, 1, 1);
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	b29a      	uxth	r2, r3
 8001204:	2301      	movs	r3, #1
 8001206:	9302      	str	r3, [sp, #8]
 8001208:	2301      	movs	r3, #1
 800120a:	9301      	str	r3, [sp, #4]
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	2301      	movs	r3, #1
 8001212:	21d0      	movs	r1, #208	; 0xd0
 8001214:	4803      	ldr	r0, [pc, #12]	; (8001224 <MPU6050_Readbyte+0x30>)
 8001216:	f001 ff2b 	bl	8003070 <HAL_I2C_Mem_Read>
}
 800121a:	bf00      	nop
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	200003a8 	.word	0x200003a8

08001228 <MPU6050_Readbytes>:

void MPU6050_Readbytes(uint8_t reg_addr, uint8_t len, uint8_t* data)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af04      	add	r7, sp, #16
 800122e:	4603      	mov	r3, r0
 8001230:	603a      	str	r2, [r7, #0]
 8001232:	71fb      	strb	r3, [r7, #7]
 8001234:	460b      	mov	r3, r1
 8001236:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Read(&hi2c2, MPU6050_ADDR, reg_addr, I2C_MEMADD_SIZE_8BIT, data, len, 1);
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	b29a      	uxth	r2, r3
 800123c:	79bb      	ldrb	r3, [r7, #6]
 800123e:	b29b      	uxth	r3, r3
 8001240:	2101      	movs	r1, #1
 8001242:	9102      	str	r1, [sp, #8]
 8001244:	9301      	str	r3, [sp, #4]
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	9300      	str	r3, [sp, #0]
 800124a:	2301      	movs	r3, #1
 800124c:	21d0      	movs	r1, #208	; 0xd0
 800124e:	4803      	ldr	r0, [pc, #12]	; (800125c <MPU6050_Readbytes+0x34>)
 8001250:	f001 ff0e 	bl	8003070 <HAL_I2C_Mem_Read>
}
 8001254:	bf00      	nop
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	200003a8 	.word	0x200003a8

08001260 <MPU6050_Initialization>:

void MPU6050_Initialization(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8001266:	2032      	movs	r0, #50	; 0x32
 8001268:	f001 f9c0 	bl	80025ec <HAL_Delay>
	uint8_t who_am_i = 0;
 800126c:	2300      	movs	r3, #0
 800126e:	707b      	strb	r3, [r7, #1]
	//printf("Checking MPU6050...\n");

	MPU6050_Readbyte(MPU6050_WHO_AM_I, &who_am_i);
 8001270:	1c7b      	adds	r3, r7, #1
 8001272:	4619      	mov	r1, r3
 8001274:	2075      	movs	r0, #117	; 0x75
 8001276:	f7ff ffbd 	bl	80011f4 <MPU6050_Readbyte>
	if(who_am_i == 0x68)
 800127a:	787b      	ldrb	r3, [r7, #1]
 800127c:	2b68      	cmp	r3, #104	; 0x68
 800127e:	d003      	beq.n	8001288 <MPU6050_Initialization+0x28>
		//printf("ERROR!\n");
		//printf("MPU6050 who_am_i : 0x%02x should be 0x68\n", who_am_i);
		while(1)
		{
			//printf("who am i error. Can not recognize mpu6050\n");
			HAL_Delay(100);
 8001280:	2064      	movs	r0, #100	; 0x64
 8001282:	f001 f9b3 	bl	80025ec <HAL_Delay>
 8001286:	e7fb      	b.n	8001280 <MPU6050_Initialization+0x20>
		}
	}

	//Reset the whole module before initialization
	MPU6050_Writebyte(MPU6050_PWR_MGMT_1, 0x1<<7);
 8001288:	2180      	movs	r1, #128	; 0x80
 800128a:	206b      	movs	r0, #107	; 0x6b
 800128c:	f7ff ff96 	bl	80011bc <MPU6050_Writebyte>
	HAL_Delay(100);
 8001290:	2064      	movs	r0, #100	; 0x64
 8001292:	f001 f9ab 	bl	80025ec <HAL_Delay>

	//Power Management setting
	/* Default is sleep mode
	 * necessary to wake up MPU6050*/
	MPU6050_Writebyte(MPU6050_PWR_MGMT_1, 0x00);
 8001296:	2100      	movs	r1, #0
 8001298:	206b      	movs	r0, #107	; 0x6b
 800129a:	f7ff ff8f 	bl	80011bc <MPU6050_Writebyte>
	HAL_Delay(50);
 800129e:	2032      	movs	r0, #50	; 0x32
 80012a0:	f001 f9a4 	bl	80025ec <HAL_Delay>

	//Sample rate divider
	/*Sample Rate = Gyroscope Output Rate / (1 + SMPRT_DIV) */
	//	MPU6050_Writebyte(MPU6050_SMPRT_DIV, 0x00); // ACC output rate is 1kHz, GYRO output rate is 8kHz
	MPU6050_Writebyte(MPU6050_SMPRT_DIV, 39); // Sample Rate = 200Hz
 80012a4:	2127      	movs	r1, #39	; 0x27
 80012a6:	2019      	movs	r0, #25
 80012a8:	f7ff ff88 	bl	80011bc <MPU6050_Writebyte>
	HAL_Delay(50);
 80012ac:	2032      	movs	r0, #50	; 0x32
 80012ae:	f001 f99d 	bl	80025ec <HAL_Delay>

	//FSYNC and DLPF setting
	/*DLPF is set to 0*/
	MPU6050_Writebyte(MPU6050_CONFIG, 0x00);
 80012b2:	2100      	movs	r1, #0
 80012b4:	201a      	movs	r0, #26
 80012b6:	f7ff ff81 	bl	80011bc <MPU6050_Writebyte>
	HAL_Delay(50);
 80012ba:	2032      	movs	r0, #50	; 0x32
 80012bc:	f001 f996 	bl	80025ec <HAL_Delay>
	/*FS_SEL  Full Scale Range
	  0    	+-250 degree/s
	  1		+-500 degree/s
	  2		+-1000 degree/s
	  3		+-2000 degree/s	*/
	uint8_t FS_SCALE_GYRO = 0x0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	71fb      	strb	r3, [r7, #7]
	MPU6050_Writebyte(MPU6050_GYRO_CONFIG, FS_SCALE_GYRO<<3);
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	00db      	lsls	r3, r3, #3
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	4619      	mov	r1, r3
 80012cc:	201b      	movs	r0, #27
 80012ce:	f7ff ff75 	bl	80011bc <MPU6050_Writebyte>
	HAL_Delay(50);
 80012d2:	2032      	movs	r0, #50	; 0x32
 80012d4:	f001 f98a 	bl	80025ec <HAL_Delay>
	/*FS_SEL  Full Scale Range
	  0    	+-2g
	  1		+-4g
	  2		+-8g
	  3		+-16g	*/
	uint8_t FS_SCALE_ACC = 0x0;
 80012d8:	2300      	movs	r3, #0
 80012da:	71bb      	strb	r3, [r7, #6]
	MPU6050_Writebyte(MPU6050_ACCEL_CONFIG, FS_SCALE_ACC<<3);
 80012dc:	79bb      	ldrb	r3, [r7, #6]
 80012de:	00db      	lsls	r3, r3, #3
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	4619      	mov	r1, r3
 80012e4:	201c      	movs	r0, #28
 80012e6:	f7ff ff69 	bl	80011bc <MPU6050_Writebyte>
	HAL_Delay(50);
 80012ea:	2032      	movs	r0, #50	; 0x32
 80012ec:	f001 f97e 	bl	80025ec <HAL_Delay>

	MPU6050_Get_LSB_Sensitivity(FS_SCALE_GYRO, FS_SCALE_ACC);
 80012f0:	79ba      	ldrb	r2, [r7, #6]
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	4611      	mov	r1, r2
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 f878 	bl	80013ec <MPU6050_Get_LSB_Sensitivity>
	//printf("LSB_Sensitivity_GYRO: %f, LSB_Sensitivity_ACC: %f\n",LSB_Sensitivity_GYRO, LSB_Sensitivity_ACC);

	//Interrupt PIN setting
	uint8_t INT_LEVEL = 0x0; //0 - active high, 1 - active low
 80012fc:	2300      	movs	r3, #0
 80012fe:	717b      	strb	r3, [r7, #5]
	uint8_t LATCH_INT_EN = 0x0; //0 - INT 50us pulse, 1 - interrupt clear required
 8001300:	2300      	movs	r3, #0
 8001302:	713b      	strb	r3, [r7, #4]
	uint8_t INT_RD_CLEAR = 0x1; //0 - INT flag cleared by reading INT_STATUS, 1 - INT flag cleared by any read operation
 8001304:	2301      	movs	r3, #1
 8001306:	70fb      	strb	r3, [r7, #3]
	MPU6050_Writebyte(MPU6050_INT_PIN_CFG, (INT_LEVEL<<7)|(LATCH_INT_EN<<5)|(INT_RD_CLEAR<<4)); //
 8001308:	797b      	ldrb	r3, [r7, #5]
 800130a:	01db      	lsls	r3, r3, #7
 800130c:	b25a      	sxtb	r2, r3
 800130e:	793b      	ldrb	r3, [r7, #4]
 8001310:	015b      	lsls	r3, r3, #5
 8001312:	b25b      	sxtb	r3, r3
 8001314:	4313      	orrs	r3, r2
 8001316:	b25a      	sxtb	r2, r3
 8001318:	78fb      	ldrb	r3, [r7, #3]
 800131a:	011b      	lsls	r3, r3, #4
 800131c:	b25b      	sxtb	r3, r3
 800131e:	4313      	orrs	r3, r2
 8001320:	b25b      	sxtb	r3, r3
 8001322:	b2db      	uxtb	r3, r3
 8001324:	4619      	mov	r1, r3
 8001326:	2037      	movs	r0, #55	; 0x37
 8001328:	f7ff ff48 	bl	80011bc <MPU6050_Writebyte>
	HAL_Delay(50);
 800132c:	2032      	movs	r0, #50	; 0x32
 800132e:	f001 f95d 	bl	80025ec <HAL_Delay>

	//Interrupt enable setting
	uint8_t DATA_RDY_EN = 0x1; // 1 - enable, 0 - disable
 8001332:	2301      	movs	r3, #1
 8001334:	70bb      	strb	r3, [r7, #2]
	MPU6050_Writebyte(MPU6050_INT_ENABLE, DATA_RDY_EN);
 8001336:	78bb      	ldrb	r3, [r7, #2]
 8001338:	4619      	mov	r1, r3
 800133a:	2038      	movs	r0, #56	; 0x38
 800133c:	f7ff ff3e 	bl	80011bc <MPU6050_Writebyte>
	HAL_Delay(50);
 8001340:	2032      	movs	r0, #50	; 0x32
 8001342:	f001 f953 	bl	80025ec <HAL_Delay>

	//printf("MPU6050 setting is finished\n");
}
 8001346:	bf00      	nop
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <MPU6050_Get6AxisRawData>:
/*Get Raw Data from sensor*/
void MPU6050_Get6AxisRawData(Struct_MPU6050* mpu6050)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b086      	sub	sp, #24
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
	uint8_t data[14];
	MPU6050_Readbytes(MPU6050_ACCEL_XOUT_H, 14, data);
 8001356:	f107 0308 	add.w	r3, r7, #8
 800135a:	461a      	mov	r2, r3
 800135c:	210e      	movs	r1, #14
 800135e:	203b      	movs	r0, #59	; 0x3b
 8001360:	f7ff ff62 	bl	8001228 <MPU6050_Readbytes>

	mpu6050->acc_x_raw = (data[0] << 8) | data[1];
 8001364:	7a3b      	ldrb	r3, [r7, #8]
 8001366:	021b      	lsls	r3, r3, #8
 8001368:	b21a      	sxth	r2, r3
 800136a:	7a7b      	ldrb	r3, [r7, #9]
 800136c:	b21b      	sxth	r3, r3
 800136e:	4313      	orrs	r3, r2
 8001370:	b21a      	sxth	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	801a      	strh	r2, [r3, #0]
	mpu6050->acc_y_raw = (data[2] << 8) | data[3];
 8001376:	7abb      	ldrb	r3, [r7, #10]
 8001378:	021b      	lsls	r3, r3, #8
 800137a:	b21a      	sxth	r2, r3
 800137c:	7afb      	ldrb	r3, [r7, #11]
 800137e:	b21b      	sxth	r3, r3
 8001380:	4313      	orrs	r3, r2
 8001382:	b21a      	sxth	r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	805a      	strh	r2, [r3, #2]
	mpu6050->acc_z_raw = (data[4] << 8) | data[5];
 8001388:	7b3b      	ldrb	r3, [r7, #12]
 800138a:	021b      	lsls	r3, r3, #8
 800138c:	b21a      	sxth	r2, r3
 800138e:	7b7b      	ldrb	r3, [r7, #13]
 8001390:	b21b      	sxth	r3, r3
 8001392:	4313      	orrs	r3, r2
 8001394:	b21a      	sxth	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	809a      	strh	r2, [r3, #4]

	mpu6050->temperature_raw = (data[6] << 8) | data[7];
 800139a:	7bbb      	ldrb	r3, [r7, #14]
 800139c:	021b      	lsls	r3, r3, #8
 800139e:	b21a      	sxth	r2, r3
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	b21b      	sxth	r3, r3
 80013a4:	4313      	orrs	r3, r2
 80013a6:	b21a      	sxth	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	80da      	strh	r2, [r3, #6]

	mpu6050->gyro_x_raw = ((data[8] << 8) | data[9]);
 80013ac:	7c3b      	ldrb	r3, [r7, #16]
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	b21a      	sxth	r2, r3
 80013b2:	7c7b      	ldrb	r3, [r7, #17]
 80013b4:	b21b      	sxth	r3, r3
 80013b6:	4313      	orrs	r3, r2
 80013b8:	b21a      	sxth	r2, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	811a      	strh	r2, [r3, #8]
	mpu6050->gyro_y_raw = ((data[10] << 8) | data[11]);
 80013be:	7cbb      	ldrb	r3, [r7, #18]
 80013c0:	021b      	lsls	r3, r3, #8
 80013c2:	b21a      	sxth	r2, r3
 80013c4:	7cfb      	ldrb	r3, [r7, #19]
 80013c6:	b21b      	sxth	r3, r3
 80013c8:	4313      	orrs	r3, r2
 80013ca:	b21a      	sxth	r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	815a      	strh	r2, [r3, #10]
	mpu6050->gyro_z_raw = ((data[12] << 8) | data[13]);
 80013d0:	7d3b      	ldrb	r3, [r7, #20]
 80013d2:	021b      	lsls	r3, r3, #8
 80013d4:	b21a      	sxth	r2, r3
 80013d6:	7d7b      	ldrb	r3, [r7, #21]
 80013d8:	b21b      	sxth	r3, r3
 80013da:	4313      	orrs	r3, r2
 80013dc:	b21a      	sxth	r2, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	819a      	strh	r2, [r3, #12]
}
 80013e2:	bf00      	nop
 80013e4:	3718      	adds	r7, #24
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
	...

080013ec <MPU6050_Get_LSB_Sensitivity>:

void MPU6050_Get_LSB_Sensitivity(uint8_t FS_SCALE_GYRO, uint8_t FS_SCALE_ACC)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	460a      	mov	r2, r1
 80013f6:	71fb      	strb	r3, [r7, #7]
 80013f8:	4613      	mov	r3, r2
 80013fa:	71bb      	strb	r3, [r7, #6]
	switch(FS_SCALE_GYRO)
 80013fc:	79fb      	ldrb	r3, [r7, #7]
 80013fe:	2b03      	cmp	r3, #3
 8001400:	d81a      	bhi.n	8001438 <MPU6050_Get_LSB_Sensitivity+0x4c>
 8001402:	a201      	add	r2, pc, #4	; (adr r2, 8001408 <MPU6050_Get_LSB_Sensitivity+0x1c>)
 8001404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001408:	08001419 	.word	0x08001419
 800140c:	08001421 	.word	0x08001421
 8001410:	08001429 	.word	0x08001429
 8001414:	08001431 	.word	0x08001431
	{
	case 0:
		LSB_Sensitivity_GYRO = 131.f;
 8001418:	4b1b      	ldr	r3, [pc, #108]	; (8001488 <MPU6050_Get_LSB_Sensitivity+0x9c>)
 800141a:	4a1c      	ldr	r2, [pc, #112]	; (800148c <MPU6050_Get_LSB_Sensitivity+0xa0>)
 800141c:	601a      	str	r2, [r3, #0]
		break;
 800141e:	e00b      	b.n	8001438 <MPU6050_Get_LSB_Sensitivity+0x4c>
	case 1:
		LSB_Sensitivity_GYRO = 65.5f;
 8001420:	4b19      	ldr	r3, [pc, #100]	; (8001488 <MPU6050_Get_LSB_Sensitivity+0x9c>)
 8001422:	4a1b      	ldr	r2, [pc, #108]	; (8001490 <MPU6050_Get_LSB_Sensitivity+0xa4>)
 8001424:	601a      	str	r2, [r3, #0]
		break;
 8001426:	e007      	b.n	8001438 <MPU6050_Get_LSB_Sensitivity+0x4c>
	case 2:
		LSB_Sensitivity_GYRO = 32.8f;
 8001428:	4b17      	ldr	r3, [pc, #92]	; (8001488 <MPU6050_Get_LSB_Sensitivity+0x9c>)
 800142a:	4a1a      	ldr	r2, [pc, #104]	; (8001494 <MPU6050_Get_LSB_Sensitivity+0xa8>)
 800142c:	601a      	str	r2, [r3, #0]
		break;
 800142e:	e003      	b.n	8001438 <MPU6050_Get_LSB_Sensitivity+0x4c>
	case 3:
		LSB_Sensitivity_GYRO = 16.4f;
 8001430:	4b15      	ldr	r3, [pc, #84]	; (8001488 <MPU6050_Get_LSB_Sensitivity+0x9c>)
 8001432:	4a19      	ldr	r2, [pc, #100]	; (8001498 <MPU6050_Get_LSB_Sensitivity+0xac>)
 8001434:	601a      	str	r2, [r3, #0]
		break;
 8001436:	bf00      	nop
	}
	switch(FS_SCALE_ACC)
 8001438:	79bb      	ldrb	r3, [r7, #6]
 800143a:	2b03      	cmp	r3, #3
 800143c:	d81e      	bhi.n	800147c <MPU6050_Get_LSB_Sensitivity+0x90>
 800143e:	a201      	add	r2, pc, #4	; (adr r2, 8001444 <MPU6050_Get_LSB_Sensitivity+0x58>)
 8001440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001444:	08001455 	.word	0x08001455
 8001448:	0800145f 	.word	0x0800145f
 800144c:	08001469 	.word	0x08001469
 8001450:	08001473 	.word	0x08001473
	{
	case 0:
		LSB_Sensitivity_ACC = 16384.f;
 8001454:	4b11      	ldr	r3, [pc, #68]	; (800149c <MPU6050_Get_LSB_Sensitivity+0xb0>)
 8001456:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 800145a:	601a      	str	r2, [r3, #0]
		break;
 800145c:	e00e      	b.n	800147c <MPU6050_Get_LSB_Sensitivity+0x90>
	case 1:
		LSB_Sensitivity_ACC = 8192.f;
 800145e:	4b0f      	ldr	r3, [pc, #60]	; (800149c <MPU6050_Get_LSB_Sensitivity+0xb0>)
 8001460:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 8001464:	601a      	str	r2, [r3, #0]
		break;
 8001466:	e009      	b.n	800147c <MPU6050_Get_LSB_Sensitivity+0x90>
	case 2:
		LSB_Sensitivity_ACC = 4096.f;
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <MPU6050_Get_LSB_Sensitivity+0xb0>)
 800146a:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 800146e:	601a      	str	r2, [r3, #0]
		break;
 8001470:	e004      	b.n	800147c <MPU6050_Get_LSB_Sensitivity+0x90>
	case 3:
		LSB_Sensitivity_ACC = 2048.f;
 8001472:	4b0a      	ldr	r3, [pc, #40]	; (800149c <MPU6050_Get_LSB_Sensitivity+0xb0>)
 8001474:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 8001478:	601a      	str	r2, [r3, #0]
		break;
 800147a:	bf00      	nop
	}
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr
 8001488:	20000350 	.word	0x20000350
 800148c:	43030000 	.word	0x43030000
 8001490:	42830000 	.word	0x42830000
 8001494:	42033333 	.word	0x42033333
 8001498:	41833333 	.word	0x41833333
 800149c:	2000034c 	.word	0x2000034c

080014a0 <MPU6050_DataConvert>:

/*Convert Unit. acc_raw -> g, gyro_raw -> degree per second*/
void MPU6050_DataConvert(Struct_MPU6050* mpu6050)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
	//printf("LSB_Sensitivity_GYRO: %f, LSB_Sensitivity_ACC: %f\n",LSB_Sensitivity_GYRO,LSB_Sensitivity_ACC);
	mpu6050->acc_x = mpu6050->acc_x_raw / LSB_Sensitivity_ACC;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ae:	ee07 3a90 	vmov	s15, r3
 80014b2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014b6:	4b3c      	ldr	r3, [pc, #240]	; (80015a8 <MPU6050_DataConvert+0x108>)
 80014b8:	ed93 7a00 	vldr	s14, [r3]
 80014bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	edc3 7a04 	vstr	s15, [r3, #16]
	mpu6050->acc_y = mpu6050->acc_y_raw / LSB_Sensitivity_ACC;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80014cc:	ee07 3a90 	vmov	s15, r3
 80014d0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014d4:	4b34      	ldr	r3, [pc, #208]	; (80015a8 <MPU6050_DataConvert+0x108>)
 80014d6:	ed93 7a00 	vldr	s14, [r3]
 80014da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	edc3 7a05 	vstr	s15, [r3, #20]
	mpu6050->acc_z = mpu6050->acc_z_raw / LSB_Sensitivity_ACC;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80014ea:	ee07 3a90 	vmov	s15, r3
 80014ee:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014f2:	4b2d      	ldr	r3, [pc, #180]	; (80015a8 <MPU6050_DataConvert+0x108>)
 80014f4:	ed93 7a00 	vldr	s14, [r3]
 80014f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	edc3 7a06 	vstr	s15, [r3, #24]

	mpu6050->temperature = (float)(mpu6050->temperature_raw)/340+36.53;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001508:	ee07 3a90 	vmov	s15, r3
 800150c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001510:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80015ac <MPU6050_DataConvert+0x10c>
 8001514:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001518:	ee16 0a90 	vmov	r0, s13
 800151c:	f7ff f814 	bl	8000548 <__aeabi_f2d>
 8001520:	a31f      	add	r3, pc, #124	; (adr r3, 80015a0 <MPU6050_DataConvert+0x100>)
 8001522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001526:	f7fe feb1 	bl	800028c <__adddf3>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	4610      	mov	r0, r2
 8001530:	4619      	mov	r1, r3
 8001532:	f7ff fb39 	bl	8000ba8 <__aeabi_d2f>
 8001536:	4602      	mov	r2, r0
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	61da      	str	r2, [r3, #28]

	mpu6050->gyro_x = mpu6050->gyro_x_raw / LSB_Sensitivity_GYRO;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001542:	ee07 3a90 	vmov	s15, r3
 8001546:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800154a:	4b19      	ldr	r3, [pc, #100]	; (80015b0 <MPU6050_DataConvert+0x110>)
 800154c:	ed93 7a00 	vldr	s14, [r3]
 8001550:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	edc3 7a08 	vstr	s15, [r3, #32]
	mpu6050->gyro_y = mpu6050->gyro_y_raw / LSB_Sensitivity_GYRO;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001560:	ee07 3a90 	vmov	s15, r3
 8001564:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001568:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <MPU6050_DataConvert+0x110>)
 800156a:	ed93 7a00 	vldr	s14, [r3]
 800156e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	mpu6050->gyro_z = mpu6050->gyro_z_raw / LSB_Sensitivity_GYRO;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800157e:	ee07 3a90 	vmov	s15, r3
 8001582:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001586:	4b0a      	ldr	r3, [pc, #40]	; (80015b0 <MPU6050_DataConvert+0x110>)
 8001588:	ed93 7a00 	vldr	s14, [r3]
 800158c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	0a3d70a4 	.word	0x0a3d70a4
 80015a4:	404243d7 	.word	0x404243d7
 80015a8:	2000034c 	.word	0x2000034c
 80015ac:	43aa0000 	.word	0x43aa0000
 80015b0:	20000350 	.word	0x20000350

080015b4 <MPU6050_DataReady>:


int MPU6050_DataReady(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
			return 1;
		}
	}
	return 0;
	 */
	return HAL_GPIO_ReadPin(MPU6050_INT_PORT, MPU6050_INT_PIN);
 80015b8:	2120      	movs	r1, #32
 80015ba:	4803      	ldr	r0, [pc, #12]	; (80015c8 <MPU6050_DataReady+0x14>)
 80015bc:	f001 fae8 	bl	8002b90 <HAL_GPIO_ReadPin>
 80015c0:	4603      	mov	r3, r0
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40020400 	.word	0x40020400

080015cc <MPU6050_ProcessData>:

void MPU6050_ProcessData(Struct_MPU6050* mpu6050)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
	MPU6050_Get6AxisRawData(mpu6050);
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7ff feba 	bl	800134e <MPU6050_Get6AxisRawData>
	MPU6050_DataConvert(mpu6050);
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7ff ff60 	bl	80014a0 <MPU6050_DataConvert>
}
 80015e0:	bf00      	nop
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80015ec:	b084      	sub	sp, #16
 80015ee:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015f0:	f000 ff8a 	bl	8002508 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015f4:	f000 f848 	bl	8001688 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015f8:	f000 fae6 	bl	8001bc8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80015fc:	f000 f8ae 	bl	800175c <MX_I2C1_Init>
  MX_I2S3_Init();
 8001600:	f000 f908 	bl	8001814 <MX_I2S3_Init>
  MX_I2C2_Init();
 8001604:	f000 f8d8 	bl	80017b8 <MX_I2C2_Init>
  MX_TIM3_Init();
 8001608:	f000 f934 	bl	8001874 <MX_TIM3_Init>
  MX_TIM4_Init();
 800160c:	f000 f9c8 	bl	80019a0 <MX_TIM4_Init>
  MX_UART4_Init();
 8001610:	f000 fa5c 	bl	8001acc <MX_UART4_Init>
  MX_USART1_UART_Init();
 8001614:	f000 fa84 	bl	8001b20 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001618:	f000 faac 	bl	8001b74 <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 800161c:	f009 fc10 	bl	800ae40 <MX_USB_DEVICE_Init>

#if LAB4_2
  //while (MPU6050_Init(&hi2c2) == 1);
  //MPU6050_Init();
  //HAL_Delay(1000);
  MPU6050_Initialization();
 8001620:	f7ff fe1e 	bl	8001260 <MPU6050_Initialization>
	  MPU6050_Read_Accel();
	  MPU6050_Read_Gyro();
	  printf("%.2f, %.2f, %.2f\n", Gx, Gy, Gz);
	  HAL_Delay(250);
	  */
		if(MPU6050_DataReady() == 1)
 8001624:	f7ff ffc6 	bl	80015b4 <MPU6050_DataReady>
 8001628:	4603      	mov	r3, r0
 800162a:	2b01      	cmp	r3, #1
 800162c:	d1fa      	bne.n	8001624 <main+0x3c>
		{
			MPU6050_ProcessData(&MPU6050);
 800162e:	4813      	ldr	r0, [pc, #76]	; (800167c <main+0x94>)
 8001630:	f7ff ffcc 	bl	80015cc <MPU6050_ProcessData>
			CalculateCompliFilter(&Angle, &MPU6050);
 8001634:	4911      	ldr	r1, [pc, #68]	; (800167c <main+0x94>)
 8001636:	4812      	ldr	r0, [pc, #72]	; (8001680 <main+0x98>)
 8001638:	f7ff fd58 	bl	80010ec <CalculateCompliFilter>
			printf("%.2f, %.2f, %.2f\n", Angle.ComFilt_roll, Angle.ComFilt_pitch, Angle.ComFilt_yaw);
 800163c:	4b10      	ldr	r3, [pc, #64]	; (8001680 <main+0x98>)
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	4618      	mov	r0, r3
 8001642:	f7fe ff81 	bl	8000548 <__aeabi_f2d>
 8001646:	4680      	mov	r8, r0
 8001648:	4689      	mov	r9, r1
 800164a:	4b0d      	ldr	r3, [pc, #52]	; (8001680 <main+0x98>)
 800164c:	69db      	ldr	r3, [r3, #28]
 800164e:	4618      	mov	r0, r3
 8001650:	f7fe ff7a 	bl	8000548 <__aeabi_f2d>
 8001654:	4604      	mov	r4, r0
 8001656:	460d      	mov	r5, r1
 8001658:	4b09      	ldr	r3, [pc, #36]	; (8001680 <main+0x98>)
 800165a:	6a1b      	ldr	r3, [r3, #32]
 800165c:	4618      	mov	r0, r3
 800165e:	f7fe ff73 	bl	8000548 <__aeabi_f2d>
 8001662:	4602      	mov	r2, r0
 8001664:	460b      	mov	r3, r1
 8001666:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800166a:	e9cd 4500 	strd	r4, r5, [sp]
 800166e:	4642      	mov	r2, r8
 8001670:	464b      	mov	r3, r9
 8001672:	4804      	ldr	r0, [pc, #16]	; (8001684 <main+0x9c>)
 8001674:	f00a fe26 	bl	800c2c4 <iprintf>
		if(MPU6050_DataReady() == 1)
 8001678:	e7d4      	b.n	8001624 <main+0x3c>
 800167a:	bf00      	nop
 800167c:	20000320 	.word	0x20000320
 8001680:	200002fc 	.word	0x200002fc
 8001684:	0800f440 	.word	0x0800f440

08001688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b094      	sub	sp, #80	; 0x50
 800168c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800168e:	f107 0320 	add.w	r3, r7, #32
 8001692:	2230      	movs	r2, #48	; 0x30
 8001694:	2100      	movs	r1, #0
 8001696:	4618      	mov	r0, r3
 8001698:	f00a fe69 	bl	800c36e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800169c:	f107 030c 	add.w	r3, r7, #12
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ac:	2300      	movs	r3, #0
 80016ae:	60bb      	str	r3, [r7, #8]
 80016b0:	4b28      	ldr	r3, [pc, #160]	; (8001754 <SystemClock_Config+0xcc>)
 80016b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b4:	4a27      	ldr	r2, [pc, #156]	; (8001754 <SystemClock_Config+0xcc>)
 80016b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016ba:	6413      	str	r3, [r2, #64]	; 0x40
 80016bc:	4b25      	ldr	r3, [pc, #148]	; (8001754 <SystemClock_Config+0xcc>)
 80016be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016c8:	2300      	movs	r3, #0
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	4b22      	ldr	r3, [pc, #136]	; (8001758 <SystemClock_Config+0xd0>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a21      	ldr	r2, [pc, #132]	; (8001758 <SystemClock_Config+0xd0>)
 80016d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016d6:	6013      	str	r3, [r2, #0]
 80016d8:	4b1f      	ldr	r3, [pc, #124]	; (8001758 <SystemClock_Config+0xd0>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016e0:	607b      	str	r3, [r7, #4]
 80016e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016e4:	2301      	movs	r3, #1
 80016e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016ec:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ee:	2302      	movs	r3, #2
 80016f0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016f2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016f8:	2308      	movs	r3, #8
 80016fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80016fc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001700:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001702:	2302      	movs	r3, #2
 8001704:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001706:	2307      	movs	r3, #7
 8001708:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800170a:	f107 0320 	add.w	r3, r7, #32
 800170e:	4618      	mov	r0, r3
 8001710:	f004 f94e 	bl	80059b0 <HAL_RCC_OscConfig>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800171a:	f000 fb45 	bl	8001da8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800171e:	230f      	movs	r3, #15
 8001720:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001722:	2302      	movs	r3, #2
 8001724:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800172a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800172e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001730:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001734:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001736:	f107 030c 	add.w	r3, r7, #12
 800173a:	2105      	movs	r1, #5
 800173c:	4618      	mov	r0, r3
 800173e:	f004 fbaf 	bl	8005ea0 <HAL_RCC_ClockConfig>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001748:	f000 fb2e 	bl	8001da8 <Error_Handler>
  }
}
 800174c:	bf00      	nop
 800174e:	3750      	adds	r7, #80	; 0x50
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	40023800 	.word	0x40023800
 8001758:	40007000 	.word	0x40007000

0800175c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001760:	4b12      	ldr	r3, [pc, #72]	; (80017ac <MX_I2C1_Init+0x50>)
 8001762:	4a13      	ldr	r2, [pc, #76]	; (80017b0 <MX_I2C1_Init+0x54>)
 8001764:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001766:	4b11      	ldr	r3, [pc, #68]	; (80017ac <MX_I2C1_Init+0x50>)
 8001768:	4a12      	ldr	r2, [pc, #72]	; (80017b4 <MX_I2C1_Init+0x58>)
 800176a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800176c:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <MX_I2C1_Init+0x50>)
 800176e:	2200      	movs	r2, #0
 8001770:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001772:	4b0e      	ldr	r3, [pc, #56]	; (80017ac <MX_I2C1_Init+0x50>)
 8001774:	2200      	movs	r2, #0
 8001776:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001778:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <MX_I2C1_Init+0x50>)
 800177a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800177e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001780:	4b0a      	ldr	r3, [pc, #40]	; (80017ac <MX_I2C1_Init+0x50>)
 8001782:	2200      	movs	r2, #0
 8001784:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001786:	4b09      	ldr	r3, [pc, #36]	; (80017ac <MX_I2C1_Init+0x50>)
 8001788:	2200      	movs	r2, #0
 800178a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800178c:	4b07      	ldr	r3, [pc, #28]	; (80017ac <MX_I2C1_Init+0x50>)
 800178e:	2200      	movs	r2, #0
 8001790:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001792:	4b06      	ldr	r3, [pc, #24]	; (80017ac <MX_I2C1_Init+0x50>)
 8001794:	2200      	movs	r2, #0
 8001796:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001798:	4804      	ldr	r0, [pc, #16]	; (80017ac <MX_I2C1_Init+0x50>)
 800179a:	f001 fa2b 	bl	8002bf4 <HAL_I2C_Init>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80017a4:	f000 fb00 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017a8:	bf00      	nop
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000354 	.word	0x20000354
 80017b0:	40005400 	.word	0x40005400
 80017b4:	000186a0 	.word	0x000186a0

080017b8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80017bc:	4b12      	ldr	r3, [pc, #72]	; (8001808 <MX_I2C2_Init+0x50>)
 80017be:	4a13      	ldr	r2, [pc, #76]	; (800180c <MX_I2C2_Init+0x54>)
 80017c0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80017c2:	4b11      	ldr	r3, [pc, #68]	; (8001808 <MX_I2C2_Init+0x50>)
 80017c4:	4a12      	ldr	r2, [pc, #72]	; (8001810 <MX_I2C2_Init+0x58>)
 80017c6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017c8:	4b0f      	ldr	r3, [pc, #60]	; (8001808 <MX_I2C2_Init+0x50>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80017ce:	4b0e      	ldr	r3, [pc, #56]	; (8001808 <MX_I2C2_Init+0x50>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017d4:	4b0c      	ldr	r3, [pc, #48]	; (8001808 <MX_I2C2_Init+0x50>)
 80017d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017da:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017dc:	4b0a      	ldr	r3, [pc, #40]	; (8001808 <MX_I2C2_Init+0x50>)
 80017de:	2200      	movs	r2, #0
 80017e0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80017e2:	4b09      	ldr	r3, [pc, #36]	; (8001808 <MX_I2C2_Init+0x50>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017e8:	4b07      	ldr	r3, [pc, #28]	; (8001808 <MX_I2C2_Init+0x50>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017ee:	4b06      	ldr	r3, [pc, #24]	; (8001808 <MX_I2C2_Init+0x50>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80017f4:	4804      	ldr	r0, [pc, #16]	; (8001808 <MX_I2C2_Init+0x50>)
 80017f6:	f001 f9fd 	bl	8002bf4 <HAL_I2C_Init>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001800:	f000 fad2 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001804:	bf00      	nop
 8001806:	bd80      	pop	{r7, pc}
 8001808:	200003a8 	.word	0x200003a8
 800180c:	40005800 	.word	0x40005800
 8001810:	00061a80 	.word	0x00061a80

08001814 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001818:	4b13      	ldr	r3, [pc, #76]	; (8001868 <MX_I2S3_Init+0x54>)
 800181a:	4a14      	ldr	r2, [pc, #80]	; (800186c <MX_I2S3_Init+0x58>)
 800181c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800181e:	4b12      	ldr	r3, [pc, #72]	; (8001868 <MX_I2S3_Init+0x54>)
 8001820:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001824:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001826:	4b10      	ldr	r3, [pc, #64]	; (8001868 <MX_I2S3_Init+0x54>)
 8001828:	2200      	movs	r2, #0
 800182a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800182c:	4b0e      	ldr	r3, [pc, #56]	; (8001868 <MX_I2S3_Init+0x54>)
 800182e:	2200      	movs	r2, #0
 8001830:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001832:	4b0d      	ldr	r3, [pc, #52]	; (8001868 <MX_I2S3_Init+0x54>)
 8001834:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001838:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800183a:	4b0b      	ldr	r3, [pc, #44]	; (8001868 <MX_I2S3_Init+0x54>)
 800183c:	4a0c      	ldr	r2, [pc, #48]	; (8001870 <MX_I2S3_Init+0x5c>)
 800183e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001840:	4b09      	ldr	r3, [pc, #36]	; (8001868 <MX_I2S3_Init+0x54>)
 8001842:	2200      	movs	r2, #0
 8001844:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001846:	4b08      	ldr	r3, [pc, #32]	; (8001868 <MX_I2S3_Init+0x54>)
 8001848:	2200      	movs	r2, #0
 800184a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800184c:	4b06      	ldr	r3, [pc, #24]	; (8001868 <MX_I2S3_Init+0x54>)
 800184e:	2200      	movs	r2, #0
 8001850:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001852:	4805      	ldr	r0, [pc, #20]	; (8001868 <MX_I2S3_Init+0x54>)
 8001854:	f002 f98e 	bl	8003b74 <HAL_I2S_Init>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800185e:	f000 faa3 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	200003fc 	.word	0x200003fc
 800186c:	40003c00 	.word	0x40003c00
 8001870:	00017700 	.word	0x00017700

08001874 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08e      	sub	sp, #56	; 0x38
 8001878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800187a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]
 8001884:	609a      	str	r2, [r3, #8]
 8001886:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001888:	f107 0320 	add.w	r3, r7, #32
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001892:	1d3b      	adds	r3, r7, #4
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]
 80018a0:	615a      	str	r2, [r3, #20]
 80018a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018a4:	4b3c      	ldr	r3, [pc, #240]	; (8001998 <MX_TIM3_Init+0x124>)
 80018a6:	4a3d      	ldr	r2, [pc, #244]	; (800199c <MX_TIM3_Init+0x128>)
 80018a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80018aa:	4b3b      	ldr	r3, [pc, #236]	; (8001998 <MX_TIM3_Init+0x124>)
 80018ac:	2253      	movs	r2, #83	; 0x53
 80018ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b0:	4b39      	ldr	r3, [pc, #228]	; (8001998 <MX_TIM3_Init+0x124>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80018b6:	4b38      	ldr	r3, [pc, #224]	; (8001998 <MX_TIM3_Init+0x124>)
 80018b8:	2263      	movs	r2, #99	; 0x63
 80018ba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018bc:	4b36      	ldr	r3, [pc, #216]	; (8001998 <MX_TIM3_Init+0x124>)
 80018be:	2200      	movs	r2, #0
 80018c0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018c2:	4b35      	ldr	r3, [pc, #212]	; (8001998 <MX_TIM3_Init+0x124>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80018c8:	4833      	ldr	r0, [pc, #204]	; (8001998 <MX_TIM3_Init+0x124>)
 80018ca:	f004 fe49 	bl	8006560 <HAL_TIM_Base_Init>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80018d4:	f000 fa68 	bl	8001da8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018dc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018e2:	4619      	mov	r1, r3
 80018e4:	482c      	ldr	r0, [pc, #176]	; (8001998 <MX_TIM3_Init+0x124>)
 80018e6:	f004 ffa5 	bl	8006834 <HAL_TIM_ConfigClockSource>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80018f0:	f000 fa5a 	bl	8001da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80018f4:	4828      	ldr	r0, [pc, #160]	; (8001998 <MX_TIM3_Init+0x124>)
 80018f6:	f004 fe82 	bl	80065fe <HAL_TIM_PWM_Init>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8001900:	f000 fa52 	bl	8001da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001904:	2300      	movs	r3, #0
 8001906:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001908:	2300      	movs	r3, #0
 800190a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800190c:	f107 0320 	add.w	r3, r7, #32
 8001910:	4619      	mov	r1, r3
 8001912:	4821      	ldr	r0, [pc, #132]	; (8001998 <MX_TIM3_Init+0x124>)
 8001914:	f005 fb40 	bl	8006f98 <HAL_TIMEx_MasterConfigSynchronization>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800191e:	f000 fa43 	bl	8001da8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001922:	2360      	movs	r3, #96	; 0x60
 8001924:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001926:	2300      	movs	r3, #0
 8001928:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800192a:	2300      	movs	r3, #0
 800192c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001932:	1d3b      	adds	r3, r7, #4
 8001934:	2200      	movs	r2, #0
 8001936:	4619      	mov	r1, r3
 8001938:	4817      	ldr	r0, [pc, #92]	; (8001998 <MX_TIM3_Init+0x124>)
 800193a:	f004 feb9 	bl	80066b0 <HAL_TIM_PWM_ConfigChannel>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8001944:	f000 fa30 	bl	8001da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001948:	1d3b      	adds	r3, r7, #4
 800194a:	2204      	movs	r2, #4
 800194c:	4619      	mov	r1, r3
 800194e:	4812      	ldr	r0, [pc, #72]	; (8001998 <MX_TIM3_Init+0x124>)
 8001950:	f004 feae 	bl	80066b0 <HAL_TIM_PWM_ConfigChannel>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 800195a:	f000 fa25 	bl	8001da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800195e:	1d3b      	adds	r3, r7, #4
 8001960:	2208      	movs	r2, #8
 8001962:	4619      	mov	r1, r3
 8001964:	480c      	ldr	r0, [pc, #48]	; (8001998 <MX_TIM3_Init+0x124>)
 8001966:	f004 fea3 	bl	80066b0 <HAL_TIM_PWM_ConfigChannel>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_TIM3_Init+0x100>
  {
    Error_Handler();
 8001970:	f000 fa1a 	bl	8001da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001974:	1d3b      	adds	r3, r7, #4
 8001976:	220c      	movs	r2, #12
 8001978:	4619      	mov	r1, r3
 800197a:	4807      	ldr	r0, [pc, #28]	; (8001998 <MX_TIM3_Init+0x124>)
 800197c:	f004 fe98 	bl	80066b0 <HAL_TIM_PWM_ConfigChannel>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <MX_TIM3_Init+0x116>
  {
    Error_Handler();
 8001986:	f000 fa0f 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800198a:	4803      	ldr	r0, [pc, #12]	; (8001998 <MX_TIM3_Init+0x124>)
 800198c:	f000 fb70 	bl	8002070 <HAL_TIM_MspPostInit>

}
 8001990:	bf00      	nop
 8001992:	3738      	adds	r7, #56	; 0x38
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20000444 	.word	0x20000444
 800199c:	40000400 	.word	0x40000400

080019a0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08e      	sub	sp, #56	; 0x38
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
 80019b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019b4:	f107 0320 	add.w	r3, r7, #32
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019be:	1d3b      	adds	r3, r7, #4
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
 80019cc:	615a      	str	r2, [r3, #20]
 80019ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80019d0:	4b3c      	ldr	r3, [pc, #240]	; (8001ac4 <MX_TIM4_Init+0x124>)
 80019d2:	4a3d      	ldr	r2, [pc, #244]	; (8001ac8 <MX_TIM4_Init+0x128>)
 80019d4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 80019d6:	4b3b      	ldr	r3, [pc, #236]	; (8001ac4 <MX_TIM4_Init+0x124>)
 80019d8:	2253      	movs	r2, #83	; 0x53
 80019da:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019dc:	4b39      	ldr	r3, [pc, #228]	; (8001ac4 <MX_TIM4_Init+0x124>)
 80019de:	2200      	movs	r2, #0
 80019e0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 80019e2:	4b38      	ldr	r3, [pc, #224]	; (8001ac4 <MX_TIM4_Init+0x124>)
 80019e4:	2263      	movs	r2, #99	; 0x63
 80019e6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019e8:	4b36      	ldr	r3, [pc, #216]	; (8001ac4 <MX_TIM4_Init+0x124>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ee:	4b35      	ldr	r3, [pc, #212]	; (8001ac4 <MX_TIM4_Init+0x124>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80019f4:	4833      	ldr	r0, [pc, #204]	; (8001ac4 <MX_TIM4_Init+0x124>)
 80019f6:	f004 fdb3 	bl	8006560 <HAL_TIM_Base_Init>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8001a00:	f000 f9d2 	bl	8001da8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a08:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001a0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a0e:	4619      	mov	r1, r3
 8001a10:	482c      	ldr	r0, [pc, #176]	; (8001ac4 <MX_TIM4_Init+0x124>)
 8001a12:	f004 ff0f 	bl	8006834 <HAL_TIM_ConfigClockSource>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8001a1c:	f000 f9c4 	bl	8001da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001a20:	4828      	ldr	r0, [pc, #160]	; (8001ac4 <MX_TIM4_Init+0x124>)
 8001a22:	f004 fdec 	bl	80065fe <HAL_TIM_PWM_Init>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8001a2c:	f000 f9bc 	bl	8001da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a30:	2300      	movs	r3, #0
 8001a32:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a34:	2300      	movs	r3, #0
 8001a36:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a38:	f107 0320 	add.w	r3, r7, #32
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4821      	ldr	r0, [pc, #132]	; (8001ac4 <MX_TIM4_Init+0x124>)
 8001a40:	f005 faaa 	bl	8006f98 <HAL_TIMEx_MasterConfigSynchronization>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8001a4a:	f000 f9ad 	bl	8001da8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a4e:	2360      	movs	r3, #96	; 0x60
 8001a50:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a5e:	1d3b      	adds	r3, r7, #4
 8001a60:	2200      	movs	r2, #0
 8001a62:	4619      	mov	r1, r3
 8001a64:	4817      	ldr	r0, [pc, #92]	; (8001ac4 <MX_TIM4_Init+0x124>)
 8001a66:	f004 fe23 	bl	80066b0 <HAL_TIM_PWM_ConfigChannel>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8001a70:	f000 f99a 	bl	8001da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a74:	1d3b      	adds	r3, r7, #4
 8001a76:	2204      	movs	r2, #4
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4812      	ldr	r0, [pc, #72]	; (8001ac4 <MX_TIM4_Init+0x124>)
 8001a7c:	f004 fe18 	bl	80066b0 <HAL_TIM_PWM_ConfigChannel>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_TIM4_Init+0xea>
  {
    Error_Handler();
 8001a86:	f000 f98f 	bl	8001da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a8a:	1d3b      	adds	r3, r7, #4
 8001a8c:	2208      	movs	r2, #8
 8001a8e:	4619      	mov	r1, r3
 8001a90:	480c      	ldr	r0, [pc, #48]	; (8001ac4 <MX_TIM4_Init+0x124>)
 8001a92:	f004 fe0d 	bl	80066b0 <HAL_TIM_PWM_ConfigChannel>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_TIM4_Init+0x100>
  {
    Error_Handler();
 8001a9c:	f000 f984 	bl	8001da8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001aa0:	1d3b      	adds	r3, r7, #4
 8001aa2:	220c      	movs	r2, #12
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4807      	ldr	r0, [pc, #28]	; (8001ac4 <MX_TIM4_Init+0x124>)
 8001aa8:	f004 fe02 	bl	80066b0 <HAL_TIM_PWM_ConfigChannel>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <MX_TIM4_Init+0x116>
  {
    Error_Handler();
 8001ab2:	f000 f979 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001ab6:	4803      	ldr	r0, [pc, #12]	; (8001ac4 <MX_TIM4_Init+0x124>)
 8001ab8:	f000 fada 	bl	8002070 <HAL_TIM_MspPostInit>

}
 8001abc:	bf00      	nop
 8001abe:	3738      	adds	r7, #56	; 0x38
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	2000048c 	.word	0x2000048c
 8001ac8:	40000800 	.word	0x40000800

08001acc <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001ad0:	4b11      	ldr	r3, [pc, #68]	; (8001b18 <MX_UART4_Init+0x4c>)
 8001ad2:	4a12      	ldr	r2, [pc, #72]	; (8001b1c <MX_UART4_Init+0x50>)
 8001ad4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001ad6:	4b10      	ldr	r3, [pc, #64]	; (8001b18 <MX_UART4_Init+0x4c>)
 8001ad8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001adc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001ade:	4b0e      	ldr	r3, [pc, #56]	; (8001b18 <MX_UART4_Init+0x4c>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001ae4:	4b0c      	ldr	r3, [pc, #48]	; (8001b18 <MX_UART4_Init+0x4c>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001aea:	4b0b      	ldr	r3, [pc, #44]	; (8001b18 <MX_UART4_Init+0x4c>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001af0:	4b09      	ldr	r3, [pc, #36]	; (8001b18 <MX_UART4_Init+0x4c>)
 8001af2:	220c      	movs	r2, #12
 8001af4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001af6:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <MX_UART4_Init+0x4c>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001afc:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <MX_UART4_Init+0x4c>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001b02:	4805      	ldr	r0, [pc, #20]	; (8001b18 <MX_UART4_Init+0x4c>)
 8001b04:	f005 fac4 	bl	8007090 <HAL_UART_Init>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001b0e:	f000 f94b 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	200004d4 	.word	0x200004d4
 8001b1c:	40004c00 	.word	0x40004c00

08001b20 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b24:	4b11      	ldr	r3, [pc, #68]	; (8001b6c <MX_USART1_UART_Init+0x4c>)
 8001b26:	4a12      	ldr	r2, [pc, #72]	; (8001b70 <MX_USART1_UART_Init+0x50>)
 8001b28:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b2a:	4b10      	ldr	r3, [pc, #64]	; (8001b6c <MX_USART1_UART_Init+0x4c>)
 8001b2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b30:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b32:	4b0e      	ldr	r3, [pc, #56]	; (8001b6c <MX_USART1_UART_Init+0x4c>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b38:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <MX_USART1_UART_Init+0x4c>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b3e:	4b0b      	ldr	r3, [pc, #44]	; (8001b6c <MX_USART1_UART_Init+0x4c>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b44:	4b09      	ldr	r3, [pc, #36]	; (8001b6c <MX_USART1_UART_Init+0x4c>)
 8001b46:	220c      	movs	r2, #12
 8001b48:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b4a:	4b08      	ldr	r3, [pc, #32]	; (8001b6c <MX_USART1_UART_Init+0x4c>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b50:	4b06      	ldr	r3, [pc, #24]	; (8001b6c <MX_USART1_UART_Init+0x4c>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b56:	4805      	ldr	r0, [pc, #20]	; (8001b6c <MX_USART1_UART_Init+0x4c>)
 8001b58:	f005 fa9a 	bl	8007090 <HAL_UART_Init>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b62:	f000 f921 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20000518 	.word	0x20000518
 8001b70:	40011000 	.word	0x40011000

08001b74 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b78:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <MX_USART2_UART_Init+0x4c>)
 8001b7a:	4a12      	ldr	r2, [pc, #72]	; (8001bc4 <MX_USART2_UART_Init+0x50>)
 8001b7c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b7e:	4b10      	ldr	r3, [pc, #64]	; (8001bc0 <MX_USART2_UART_Init+0x4c>)
 8001b80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b84:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b86:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <MX_USART2_UART_Init+0x4c>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b8c:	4b0c      	ldr	r3, [pc, #48]	; (8001bc0 <MX_USART2_UART_Init+0x4c>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b92:	4b0b      	ldr	r3, [pc, #44]	; (8001bc0 <MX_USART2_UART_Init+0x4c>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b98:	4b09      	ldr	r3, [pc, #36]	; (8001bc0 <MX_USART2_UART_Init+0x4c>)
 8001b9a:	220c      	movs	r2, #12
 8001b9c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b9e:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <MX_USART2_UART_Init+0x4c>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ba4:	4b06      	ldr	r3, [pc, #24]	; (8001bc0 <MX_USART2_UART_Init+0x4c>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001baa:	4805      	ldr	r0, [pc, #20]	; (8001bc0 <MX_USART2_UART_Init+0x4c>)
 8001bac:	f005 fa70 	bl	8007090 <HAL_UART_Init>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001bb6:	f000 f8f7 	bl	8001da8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	2000055c 	.word	0x2000055c
 8001bc4:	40004400 	.word	0x40004400

08001bc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08c      	sub	sp, #48	; 0x30
 8001bcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bce:	f107 031c 	add.w	r3, r7, #28
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	605a      	str	r2, [r3, #4]
 8001bd8:	609a      	str	r2, [r3, #8]
 8001bda:	60da      	str	r2, [r3, #12]
 8001bdc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	61bb      	str	r3, [r7, #24]
 8001be2:	4b5b      	ldr	r3, [pc, #364]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be6:	4a5a      	ldr	r2, [pc, #360]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001be8:	f043 0310 	orr.w	r3, r3, #16
 8001bec:	6313      	str	r3, [r2, #48]	; 0x30
 8001bee:	4b58      	ldr	r3, [pc, #352]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf2:	f003 0310 	and.w	r3, r3, #16
 8001bf6:	61bb      	str	r3, [r7, #24]
 8001bf8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	617b      	str	r3, [r7, #20]
 8001bfe:	4b54      	ldr	r3, [pc, #336]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	4a53      	ldr	r2, [pc, #332]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c04:	f043 0304 	orr.w	r3, r3, #4
 8001c08:	6313      	str	r3, [r2, #48]	; 0x30
 8001c0a:	4b51      	ldr	r3, [pc, #324]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0e:	f003 0304 	and.w	r3, r3, #4
 8001c12:	617b      	str	r3, [r7, #20]
 8001c14:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c16:	2300      	movs	r3, #0
 8001c18:	613b      	str	r3, [r7, #16]
 8001c1a:	4b4d      	ldr	r3, [pc, #308]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	4a4c      	ldr	r2, [pc, #304]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c24:	6313      	str	r3, [r2, #48]	; 0x30
 8001c26:	4b4a      	ldr	r3, [pc, #296]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c2e:	613b      	str	r3, [r7, #16]
 8001c30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	4b46      	ldr	r3, [pc, #280]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3a:	4a45      	ldr	r2, [pc, #276]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c3c:	f043 0301 	orr.w	r3, r3, #1
 8001c40:	6313      	str	r3, [r2, #48]	; 0x30
 8001c42:	4b43      	ldr	r3, [pc, #268]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c46:	f003 0301 	and.w	r3, r3, #1
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c4e:	2300      	movs	r3, #0
 8001c50:	60bb      	str	r3, [r7, #8]
 8001c52:	4b3f      	ldr	r3, [pc, #252]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c56:	4a3e      	ldr	r2, [pc, #248]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c58:	f043 0302 	orr.w	r3, r3, #2
 8001c5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c5e:	4b3c      	ldr	r3, [pc, #240]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	60bb      	str	r3, [r7, #8]
 8001c68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	607b      	str	r3, [r7, #4]
 8001c6e:	4b38      	ldr	r3, [pc, #224]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	4a37      	ldr	r2, [pc, #220]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c74:	f043 0308 	orr.w	r3, r3, #8
 8001c78:	6313      	str	r3, [r2, #48]	; 0x30
 8001c7a:	4b35      	ldr	r3, [pc, #212]	; (8001d50 <MX_GPIO_Init+0x188>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7e:	f003 0308 	and.w	r3, r3, #8
 8001c82:	607b      	str	r3, [r7, #4]
 8001c84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Motor1_Enable_Pin|Motor3_Enable_Pin|Motor4_Enable_Pin, GPIO_PIN_RESET);
 8001c86:	2200      	movs	r2, #0
 8001c88:	f248 4110 	movw	r1, #33808	; 0x8410
 8001c8c:	4831      	ldr	r0, [pc, #196]	; (8001d54 <MX_GPIO_Init+0x18c>)
 8001c8e:	f000 ff97 	bl	8002bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001c92:	2201      	movs	r2, #1
 8001c94:	2101      	movs	r1, #1
 8001c96:	4830      	ldr	r0, [pc, #192]	; (8001d58 <MX_GPIO_Init+0x190>)
 8001c98:	f000 ff92 	bl	8002bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(I2S_Audio_RST_GPIO_Port, I2S_Audio_RST_Pin, GPIO_PIN_RESET);
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	2110      	movs	r1, #16
 8001ca0:	482e      	ldr	r0, [pc, #184]	; (8001d5c <MX_GPIO_Init+0x194>)
 8001ca2:	f000 ff8d 	bl	8002bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Motor1_Enable_Pin Motor3_Enable_Pin Motor4_Enable_Pin */
  GPIO_InitStruct.Pin = Motor1_Enable_Pin|Motor3_Enable_Pin|Motor4_Enable_Pin;
 8001ca6:	f248 4310 	movw	r3, #33808	; 0x8410
 8001caa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cac:	2301      	movs	r3, #1
 8001cae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cb8:	f107 031c 	add.w	r3, r7, #28
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4825      	ldr	r0, [pc, #148]	; (8001d54 <MX_GPIO_Init+0x18c>)
 8001cc0:	f000 fdca 	bl	8002858 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001cd4:	f107 031c 	add.w	r3, r7, #28
 8001cd8:	4619      	mov	r1, r3
 8001cda:	481f      	ldr	r0, [pc, #124]	; (8001d58 <MX_GPIO_Init+0x190>)
 8001cdc:	f000 fdbc 	bl	8002858 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOOT1_Pin GY521_INT_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin|GY521_INT_Pin;
 8001ce0:	2324      	movs	r3, #36	; 0x24
 8001ce2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cec:	f107 031c 	add.w	r3, r7, #28
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	481b      	ldr	r0, [pc, #108]	; (8001d60 <MX_GPIO_Init+0x198>)
 8001cf4:	f000 fdb0 	bl	8002858 <HAL_GPIO_Init>

  /*Configure GPIO pin : Motor2_Enable_Pin */
  GPIO_InitStruct.Pin = Motor2_Enable_Pin;
 8001cf8:	2380      	movs	r3, #128	; 0x80
 8001cfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001cfc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001d00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Motor2_Enable_GPIO_Port, &GPIO_InitStruct);
 8001d06:	f107 031c 	add.w	r3, r7, #28
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4811      	ldr	r0, [pc, #68]	; (8001d54 <MX_GPIO_Init+0x18c>)
 8001d0e:	f000 fda3 	bl	8002858 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S_Audio_RST_Pin */
  GPIO_InitStruct.Pin = I2S_Audio_RST_Pin;
 8001d12:	2310      	movs	r3, #16
 8001d14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d16:	2301      	movs	r3, #1
 8001d18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(I2S_Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8001d22:	f107 031c 	add.w	r3, r7, #28
 8001d26:	4619      	mov	r1, r3
 8001d28:	480c      	ldr	r0, [pc, #48]	; (8001d5c <MX_GPIO_Init+0x194>)
 8001d2a:	f000 fd95 	bl	8002858 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001d2e:	2320      	movs	r3, #32
 8001d30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d32:	2300      	movs	r3, #0
 8001d34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001d3a:	f107 031c 	add.w	r3, r7, #28
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4806      	ldr	r0, [pc, #24]	; (8001d5c <MX_GPIO_Init+0x194>)
 8001d42:	f000 fd89 	bl	8002858 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001d46:	bf00      	nop
 8001d48:	3730      	adds	r7, #48	; 0x30
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40023800 	.word	0x40023800
 8001d54:	40021000 	.word	0x40021000
 8001d58:	40020800 	.word	0x40020800
 8001d5c:	40020c00 	.word	0x40020c00
 8001d60:	40020400 	.word	0x40020400

08001d64 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	60b9      	str	r1, [r7, #8]
 8001d6e:	607a      	str	r2, [r7, #4]
    static uint8_t rc = USBD_OK;

    do {
        rc = CDC_Transmit_FS(ptr, len);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	4619      	mov	r1, r3
 8001d76:	68b8      	ldr	r0, [r7, #8]
 8001d78:	f009 f920 	bl	800afbc <CDC_Transmit_FS>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	461a      	mov	r2, r3
 8001d80:	4b08      	ldr	r3, [pc, #32]	; (8001da4 <_write+0x40>)
 8001d82:	701a      	strb	r2, [r3, #0]
    } while (USBD_BUSY == rc);
 8001d84:	4b07      	ldr	r3, [pc, #28]	; (8001da4 <_write+0x40>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d0f1      	beq.n	8001d70 <_write+0xc>

    if (USBD_FAIL == rc) {
 8001d8c:	4b05      	ldr	r3, [pc, #20]	; (8001da4 <_write+0x40>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b03      	cmp	r3, #3
 8001d92:	d101      	bne.n	8001d98 <_write+0x34>
        /// NOTE: Should never reach here.
        /// TODO: Handle this error.
        return 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	e000      	b.n	8001d9a <_write+0x36>
    }
    return len;
 8001d98:	687b      	ldr	r3, [r7, #4]
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	200005a0 	.word	0x200005a0

08001da8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dac:	b672      	cpsid	i
}
 8001dae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001db0:	e7fe      	b.n	8001db0 <Error_Handler+0x8>
	...

08001db4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	607b      	str	r3, [r7, #4]
 8001dbe:	4b10      	ldr	r3, [pc, #64]	; (8001e00 <HAL_MspInit+0x4c>)
 8001dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dc2:	4a0f      	ldr	r2, [pc, #60]	; (8001e00 <HAL_MspInit+0x4c>)
 8001dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dca:	4b0d      	ldr	r3, [pc, #52]	; (8001e00 <HAL_MspInit+0x4c>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dd2:	607b      	str	r3, [r7, #4]
 8001dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	603b      	str	r3, [r7, #0]
 8001dda:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <HAL_MspInit+0x4c>)
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dde:	4a08      	ldr	r2, [pc, #32]	; (8001e00 <HAL_MspInit+0x4c>)
 8001de0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001de4:	6413      	str	r3, [r2, #64]	; 0x40
 8001de6:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <HAL_MspInit+0x4c>)
 8001de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dee:	603b      	str	r3, [r7, #0]
 8001df0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001df2:	2007      	movs	r0, #7
 8001df4:	f000 fcee 	bl	80027d4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001df8:	bf00      	nop
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40023800 	.word	0x40023800

08001e04 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08c      	sub	sp, #48	; 0x30
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	f107 031c 	add.w	r3, r7, #28
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a33      	ldr	r2, [pc, #204]	; (8001ef0 <HAL_I2C_MspInit+0xec>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d12d      	bne.n	8001e82 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	61bb      	str	r3, [r7, #24]
 8001e2a:	4b32      	ldr	r3, [pc, #200]	; (8001ef4 <HAL_I2C_MspInit+0xf0>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	4a31      	ldr	r2, [pc, #196]	; (8001ef4 <HAL_I2C_MspInit+0xf0>)
 8001e30:	f043 0302 	orr.w	r3, r3, #2
 8001e34:	6313      	str	r3, [r2, #48]	; 0x30
 8001e36:	4b2f      	ldr	r3, [pc, #188]	; (8001ef4 <HAL_I2C_MspInit+0xf0>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	61bb      	str	r3, [r7, #24]
 8001e40:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2S_Audio_SCL_Pin|I2S_Audio_SDA_Pin;
 8001e42:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001e46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e48:	2312      	movs	r3, #18
 8001e4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e50:	2300      	movs	r3, #0
 8001e52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e54:	2304      	movs	r3, #4
 8001e56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e58:	f107 031c 	add.w	r3, r7, #28
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4826      	ldr	r0, [pc, #152]	; (8001ef8 <HAL_I2C_MspInit+0xf4>)
 8001e60:	f000 fcfa 	bl	8002858 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
 8001e68:	4b22      	ldr	r3, [pc, #136]	; (8001ef4 <HAL_I2C_MspInit+0xf0>)
 8001e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6c:	4a21      	ldr	r2, [pc, #132]	; (8001ef4 <HAL_I2C_MspInit+0xf0>)
 8001e6e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e72:	6413      	str	r3, [r2, #64]	; 0x40
 8001e74:	4b1f      	ldr	r3, [pc, #124]	; (8001ef4 <HAL_I2C_MspInit+0xf0>)
 8001e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e7c:	617b      	str	r3, [r7, #20]
 8001e7e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001e80:	e031      	b.n	8001ee6 <HAL_I2C_MspInit+0xe2>
  else if(hi2c->Instance==I2C2)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a1d      	ldr	r2, [pc, #116]	; (8001efc <HAL_I2C_MspInit+0xf8>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d12c      	bne.n	8001ee6 <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	613b      	str	r3, [r7, #16]
 8001e90:	4b18      	ldr	r3, [pc, #96]	; (8001ef4 <HAL_I2C_MspInit+0xf0>)
 8001e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e94:	4a17      	ldr	r2, [pc, #92]	; (8001ef4 <HAL_I2C_MspInit+0xf0>)
 8001e96:	f043 0302 	orr.w	r3, r3, #2
 8001e9a:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9c:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <HAL_I2C_MspInit+0xf0>)
 8001e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	613b      	str	r3, [r7, #16]
 8001ea6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GY521_SCL_Pin|GY521_SDA_Pin;
 8001ea8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001eac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eae:	2312      	movs	r3, #18
 8001eb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001eba:	2304      	movs	r3, #4
 8001ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ebe:	f107 031c 	add.w	r3, r7, #28
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	480c      	ldr	r0, [pc, #48]	; (8001ef8 <HAL_I2C_MspInit+0xf4>)
 8001ec6:	f000 fcc7 	bl	8002858 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <HAL_I2C_MspInit+0xf0>)
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed2:	4a08      	ldr	r2, [pc, #32]	; (8001ef4 <HAL_I2C_MspInit+0xf0>)
 8001ed4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ed8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eda:	4b06      	ldr	r3, [pc, #24]	; (8001ef4 <HAL_I2C_MspInit+0xf0>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ede:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
}
 8001ee6:	bf00      	nop
 8001ee8:	3730      	adds	r7, #48	; 0x30
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	40005400 	.word	0x40005400
 8001ef4:	40023800 	.word	0x40023800
 8001ef8:	40020400 	.word	0x40020400
 8001efc:	40005800 	.word	0x40005800

08001f00 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08e      	sub	sp, #56	; 0x38
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	60da      	str	r2, [r3, #12]
 8001f16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f18:	f107 0314 	add.w	r3, r7, #20
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a31      	ldr	r2, [pc, #196]	; (8001ff0 <HAL_I2S_MspInit+0xf0>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d15a      	bne.n	8001fe6 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001f30:	2301      	movs	r3, #1
 8001f32:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001f34:	23c0      	movs	r3, #192	; 0xc0
 8001f36:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001f38:	2302      	movs	r3, #2
 8001f3a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f3c:	f107 0314 	add.w	r3, r7, #20
 8001f40:	4618      	mov	r0, r3
 8001f42:	f004 f9cd 	bl	80062e0 <HAL_RCCEx_PeriphCLKConfig>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001f4c:	f7ff ff2c 	bl	8001da8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001f50:	2300      	movs	r3, #0
 8001f52:	613b      	str	r3, [r7, #16]
 8001f54:	4b27      	ldr	r3, [pc, #156]	; (8001ff4 <HAL_I2S_MspInit+0xf4>)
 8001f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f58:	4a26      	ldr	r2, [pc, #152]	; (8001ff4 <HAL_I2S_MspInit+0xf4>)
 8001f5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f5e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f60:	4b24      	ldr	r3, [pc, #144]	; (8001ff4 <HAL_I2S_MspInit+0xf4>)
 8001f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f68:	613b      	str	r3, [r7, #16]
 8001f6a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	60fb      	str	r3, [r7, #12]
 8001f70:	4b20      	ldr	r3, [pc, #128]	; (8001ff4 <HAL_I2S_MspInit+0xf4>)
 8001f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f74:	4a1f      	ldr	r2, [pc, #124]	; (8001ff4 <HAL_I2S_MspInit+0xf4>)
 8001f76:	f043 0301 	orr.w	r3, r3, #1
 8001f7a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7c:	4b1d      	ldr	r3, [pc, #116]	; (8001ff4 <HAL_I2S_MspInit+0xf4>)
 8001f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	60fb      	str	r3, [r7, #12]
 8001f86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60bb      	str	r3, [r7, #8]
 8001f8c:	4b19      	ldr	r3, [pc, #100]	; (8001ff4 <HAL_I2S_MspInit+0xf4>)
 8001f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f90:	4a18      	ldr	r2, [pc, #96]	; (8001ff4 <HAL_I2S_MspInit+0xf4>)
 8001f92:	f043 0304 	orr.w	r3, r3, #4
 8001f96:	6313      	str	r3, [r2, #48]	; 0x30
 8001f98:	4b16      	ldr	r3, [pc, #88]	; (8001ff4 <HAL_I2S_MspInit+0xf4>)
 8001f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9c:	f003 0304 	and.w	r3, r3, #4
 8001fa0:	60bb      	str	r3, [r7, #8]
 8001fa2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S_WS_DAC1_Pin;
 8001fa4:	2310      	movs	r3, #16
 8001fa6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa8:	2302      	movs	r3, #2
 8001faa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fac:	2300      	movs	r3, #0
 8001fae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001fb4:	2306      	movs	r3, #6
 8001fb6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S_WS_DAC1_GPIO_Port, &GPIO_InitStruct);
 8001fb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	480e      	ldr	r0, [pc, #56]	; (8001ff8 <HAL_I2S_MspInit+0xf8>)
 8001fc0:	f000 fc4a 	bl	8002858 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S_MCK_Pin|I2S_SCK_Pin|I2S_SD_Pin;
 8001fc4:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001fc8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001fd6:	2306      	movs	r3, #6
 8001fd8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4806      	ldr	r0, [pc, #24]	; (8001ffc <HAL_I2S_MspInit+0xfc>)
 8001fe2:	f000 fc39 	bl	8002858 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001fe6:	bf00      	nop
 8001fe8:	3738      	adds	r7, #56	; 0x38
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40003c00 	.word	0x40003c00
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	40020000 	.word	0x40020000
 8001ffc:	40020800 	.word	0x40020800

08002000 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a15      	ldr	r2, [pc, #84]	; (8002064 <HAL_TIM_Base_MspInit+0x64>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d10e      	bne.n	8002030 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	4b14      	ldr	r3, [pc, #80]	; (8002068 <HAL_TIM_Base_MspInit+0x68>)
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	4a13      	ldr	r2, [pc, #76]	; (8002068 <HAL_TIM_Base_MspInit+0x68>)
 800201c:	f043 0302 	orr.w	r3, r3, #2
 8002020:	6413      	str	r3, [r2, #64]	; 0x40
 8002022:	4b11      	ldr	r3, [pc, #68]	; (8002068 <HAL_TIM_Base_MspInit+0x68>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	60fb      	str	r3, [r7, #12]
 800202c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800202e:	e012      	b.n	8002056 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM4)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a0d      	ldr	r2, [pc, #52]	; (800206c <HAL_TIM_Base_MspInit+0x6c>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d10d      	bne.n	8002056 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800203a:	2300      	movs	r3, #0
 800203c:	60bb      	str	r3, [r7, #8]
 800203e:	4b0a      	ldr	r3, [pc, #40]	; (8002068 <HAL_TIM_Base_MspInit+0x68>)
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002042:	4a09      	ldr	r2, [pc, #36]	; (8002068 <HAL_TIM_Base_MspInit+0x68>)
 8002044:	f043 0304 	orr.w	r3, r3, #4
 8002048:	6413      	str	r3, [r2, #64]	; 0x40
 800204a:	4b07      	ldr	r3, [pc, #28]	; (8002068 <HAL_TIM_Base_MspInit+0x68>)
 800204c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204e:	f003 0304 	and.w	r3, r3, #4
 8002052:	60bb      	str	r3, [r7, #8]
 8002054:	68bb      	ldr	r3, [r7, #8]
}
 8002056:	bf00      	nop
 8002058:	3714      	adds	r7, #20
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	40000400 	.word	0x40000400
 8002068:	40023800 	.word	0x40023800
 800206c:	40000800 	.word	0x40000800

08002070 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b08a      	sub	sp, #40	; 0x28
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002078:	f107 0314 	add.w	r3, r7, #20
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	605a      	str	r2, [r3, #4]
 8002082:	609a      	str	r2, [r3, #8]
 8002084:	60da      	str	r2, [r3, #12]
 8002086:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a33      	ldr	r2, [pc, #204]	; (800215c <HAL_TIM_MspPostInit+0xec>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d13c      	bne.n	800210c <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	4b32      	ldr	r3, [pc, #200]	; (8002160 <HAL_TIM_MspPostInit+0xf0>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209a:	4a31      	ldr	r2, [pc, #196]	; (8002160 <HAL_TIM_MspPostInit+0xf0>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6313      	str	r3, [r2, #48]	; 0x30
 80020a2:	4b2f      	ldr	r3, [pc, #188]	; (8002160 <HAL_TIM_MspPostInit+0xf0>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	613b      	str	r3, [r7, #16]
 80020ac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ae:	2300      	movs	r3, #0
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	4b2b      	ldr	r3, [pc, #172]	; (8002160 <HAL_TIM_MspPostInit+0xf0>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b6:	4a2a      	ldr	r2, [pc, #168]	; (8002160 <HAL_TIM_MspPostInit+0xf0>)
 80020b8:	f043 0302 	orr.w	r3, r3, #2
 80020bc:	6313      	str	r3, [r2, #48]	; 0x30
 80020be:	4b28      	ldr	r3, [pc, #160]	; (8002160 <HAL_TIM_MspPostInit+0xf0>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	60fb      	str	r3, [r7, #12]
 80020c8:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = Motor3_PWM1_Pin|Motor3_PWM2_Pin;
 80020ca:	23c0      	movs	r3, #192	; 0xc0
 80020cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ce:	2302      	movs	r3, #2
 80020d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d6:	2300      	movs	r3, #0
 80020d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020da:	2302      	movs	r3, #2
 80020dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020de:	f107 0314 	add.w	r3, r7, #20
 80020e2:	4619      	mov	r1, r3
 80020e4:	481f      	ldr	r0, [pc, #124]	; (8002164 <HAL_TIM_MspPostInit+0xf4>)
 80020e6:	f000 fbb7 	bl	8002858 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Motor4_PWM1_Pin|Motor4_PWM2_Pin;
 80020ea:	2303      	movs	r3, #3
 80020ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ee:	2302      	movs	r3, #2
 80020f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f6:	2300      	movs	r3, #0
 80020f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020fa:	2302      	movs	r3, #2
 80020fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020fe:	f107 0314 	add.w	r3, r7, #20
 8002102:	4619      	mov	r1, r3
 8002104:	4818      	ldr	r0, [pc, #96]	; (8002168 <HAL_TIM_MspPostInit+0xf8>)
 8002106:	f000 fba7 	bl	8002858 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800210a:	e023      	b.n	8002154 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM4)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a16      	ldr	r2, [pc, #88]	; (800216c <HAL_TIM_MspPostInit+0xfc>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d11e      	bne.n	8002154 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	4b11      	ldr	r3, [pc, #68]	; (8002160 <HAL_TIM_MspPostInit+0xf0>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211e:	4a10      	ldr	r2, [pc, #64]	; (8002160 <HAL_TIM_MspPostInit+0xf0>)
 8002120:	f043 0308 	orr.w	r3, r3, #8
 8002124:	6313      	str	r3, [r2, #48]	; 0x30
 8002126:	4b0e      	ldr	r3, [pc, #56]	; (8002160 <HAL_TIM_MspPostInit+0xf0>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	f003 0308 	and.w	r3, r3, #8
 800212e:	60bb      	str	r3, [r7, #8]
 8002130:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Motor1_PWM1_Pin|Motor1_PWM2_Pin|Motor2_PWM1_Pin|Motor2_PWM2_Pin;
 8002132:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002136:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002138:	2302      	movs	r3, #2
 800213a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213c:	2300      	movs	r3, #0
 800213e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002140:	2300      	movs	r3, #0
 8002142:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002144:	2302      	movs	r3, #2
 8002146:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002148:	f107 0314 	add.w	r3, r7, #20
 800214c:	4619      	mov	r1, r3
 800214e:	4808      	ldr	r0, [pc, #32]	; (8002170 <HAL_TIM_MspPostInit+0x100>)
 8002150:	f000 fb82 	bl	8002858 <HAL_GPIO_Init>
}
 8002154:	bf00      	nop
 8002156:	3728      	adds	r7, #40	; 0x28
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	40000400 	.word	0x40000400
 8002160:	40023800 	.word	0x40023800
 8002164:	40020000 	.word	0x40020000
 8002168:	40020400 	.word	0x40020400
 800216c:	40000800 	.word	0x40000800
 8002170:	40020c00 	.word	0x40020c00

08002174 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b08e      	sub	sp, #56	; 0x38
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800217c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	605a      	str	r2, [r3, #4]
 8002186:	609a      	str	r2, [r3, #8]
 8002188:	60da      	str	r2, [r3, #12]
 800218a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a4b      	ldr	r2, [pc, #300]	; (80022c0 <HAL_UART_MspInit+0x14c>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d12c      	bne.n	80021f0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002196:	2300      	movs	r3, #0
 8002198:	623b      	str	r3, [r7, #32]
 800219a:	4b4a      	ldr	r3, [pc, #296]	; (80022c4 <HAL_UART_MspInit+0x150>)
 800219c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219e:	4a49      	ldr	r2, [pc, #292]	; (80022c4 <HAL_UART_MspInit+0x150>)
 80021a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80021a4:	6413      	str	r3, [r2, #64]	; 0x40
 80021a6:	4b47      	ldr	r3, [pc, #284]	; (80022c4 <HAL_UART_MspInit+0x150>)
 80021a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021ae:	623b      	str	r3, [r7, #32]
 80021b0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b2:	2300      	movs	r3, #0
 80021b4:	61fb      	str	r3, [r7, #28]
 80021b6:	4b43      	ldr	r3, [pc, #268]	; (80022c4 <HAL_UART_MspInit+0x150>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ba:	4a42      	ldr	r2, [pc, #264]	; (80022c4 <HAL_UART_MspInit+0x150>)
 80021bc:	f043 0301 	orr.w	r3, r3, #1
 80021c0:	6313      	str	r3, [r2, #48]	; 0x30
 80021c2:	4b40      	ldr	r3, [pc, #256]	; (80022c4 <HAL_UART_MspInit+0x150>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c6:	f003 0301 	and.w	r3, r3, #1
 80021ca:	61fb      	str	r3, [r7, #28]
 80021cc:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80021ce:	2303      	movs	r3, #3
 80021d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d2:	2302      	movs	r3, #2
 80021d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d6:	2300      	movs	r3, #0
 80021d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021da:	2303      	movs	r3, #3
 80021dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80021de:	2308      	movs	r3, #8
 80021e0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021e6:	4619      	mov	r1, r3
 80021e8:	4837      	ldr	r0, [pc, #220]	; (80022c8 <HAL_UART_MspInit+0x154>)
 80021ea:	f000 fb35 	bl	8002858 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80021ee:	e063      	b.n	80022b8 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART1)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a35      	ldr	r2, [pc, #212]	; (80022cc <HAL_UART_MspInit+0x158>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d12d      	bne.n	8002256 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART1_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	61bb      	str	r3, [r7, #24]
 80021fe:	4b31      	ldr	r3, [pc, #196]	; (80022c4 <HAL_UART_MspInit+0x150>)
 8002200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002202:	4a30      	ldr	r2, [pc, #192]	; (80022c4 <HAL_UART_MspInit+0x150>)
 8002204:	f043 0310 	orr.w	r3, r3, #16
 8002208:	6453      	str	r3, [r2, #68]	; 0x44
 800220a:	4b2e      	ldr	r3, [pc, #184]	; (80022c4 <HAL_UART_MspInit+0x150>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220e:	f003 0310 	and.w	r3, r3, #16
 8002212:	61bb      	str	r3, [r7, #24]
 8002214:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	4b2a      	ldr	r3, [pc, #168]	; (80022c4 <HAL_UART_MspInit+0x150>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221e:	4a29      	ldr	r2, [pc, #164]	; (80022c4 <HAL_UART_MspInit+0x150>)
 8002220:	f043 0301 	orr.w	r3, r3, #1
 8002224:	6313      	str	r3, [r2, #48]	; 0x30
 8002226:	4b27      	ldr	r3, [pc, #156]	; (80022c4 <HAL_UART_MspInit+0x150>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	617b      	str	r3, [r7, #20]
 8002230:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002232:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002236:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002238:	2302      	movs	r3, #2
 800223a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002240:	2303      	movs	r3, #3
 8002242:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002244:	2307      	movs	r3, #7
 8002246:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002248:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800224c:	4619      	mov	r1, r3
 800224e:	481e      	ldr	r0, [pc, #120]	; (80022c8 <HAL_UART_MspInit+0x154>)
 8002250:	f000 fb02 	bl	8002858 <HAL_GPIO_Init>
}
 8002254:	e030      	b.n	80022b8 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART2)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a1d      	ldr	r2, [pc, #116]	; (80022d0 <HAL_UART_MspInit+0x15c>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d12b      	bne.n	80022b8 <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002260:	2300      	movs	r3, #0
 8002262:	613b      	str	r3, [r7, #16]
 8002264:	4b17      	ldr	r3, [pc, #92]	; (80022c4 <HAL_UART_MspInit+0x150>)
 8002266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002268:	4a16      	ldr	r2, [pc, #88]	; (80022c4 <HAL_UART_MspInit+0x150>)
 800226a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800226e:	6413      	str	r3, [r2, #64]	; 0x40
 8002270:	4b14      	ldr	r3, [pc, #80]	; (80022c4 <HAL_UART_MspInit+0x150>)
 8002272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002274:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002278:	613b      	str	r3, [r7, #16]
 800227a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800227c:	2300      	movs	r3, #0
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	4b10      	ldr	r3, [pc, #64]	; (80022c4 <HAL_UART_MspInit+0x150>)
 8002282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002284:	4a0f      	ldr	r2, [pc, #60]	; (80022c4 <HAL_UART_MspInit+0x150>)
 8002286:	f043 0301 	orr.w	r3, r3, #1
 800228a:	6313      	str	r3, [r2, #48]	; 0x30
 800228c:	4b0d      	ldr	r3, [pc, #52]	; (80022c4 <HAL_UART_MspInit+0x150>)
 800228e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002290:	f003 0301 	and.w	r3, r3, #1
 8002294:	60fb      	str	r3, [r7, #12]
 8002296:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8002298:	230c      	movs	r3, #12
 800229a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229c:	2302      	movs	r3, #2
 800229e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a4:	2303      	movs	r3, #3
 80022a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022a8:	2307      	movs	r3, #7
 80022aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b0:	4619      	mov	r1, r3
 80022b2:	4805      	ldr	r0, [pc, #20]	; (80022c8 <HAL_UART_MspInit+0x154>)
 80022b4:	f000 fad0 	bl	8002858 <HAL_GPIO_Init>
}
 80022b8:	bf00      	nop
 80022ba:	3738      	adds	r7, #56	; 0x38
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40004c00 	.word	0x40004c00
 80022c4:	40023800 	.word	0x40023800
 80022c8:	40020000 	.word	0x40020000
 80022cc:	40011000 	.word	0x40011000
 80022d0:	40004400 	.word	0x40004400

080022d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022d8:	e7fe      	b.n	80022d8 <NMI_Handler+0x4>

080022da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022da:	b480      	push	{r7}
 80022dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022de:	e7fe      	b.n	80022de <HardFault_Handler+0x4>

080022e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022e4:	e7fe      	b.n	80022e4 <MemManage_Handler+0x4>

080022e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022e6:	b480      	push	{r7}
 80022e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022ea:	e7fe      	b.n	80022ea <BusFault_Handler+0x4>

080022ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022f0:	e7fe      	b.n	80022f0 <UsageFault_Handler+0x4>

080022f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022f2:	b480      	push	{r7}
 80022f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022f6:	bf00      	nop
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002304:	bf00      	nop
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr

0800230e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800230e:	b480      	push	{r7}
 8002310:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002312:	bf00      	nop
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002320:	f000 f944 	bl	80025ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002324:	bf00      	nop
 8002326:	bd80      	pop	{r7, pc}

08002328 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800232c:	4802      	ldr	r0, [pc, #8]	; (8002338 <OTG_FS_IRQHandler+0x10>)
 800232e:	f002 fa11 	bl	8004754 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002332:	bf00      	nop
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20001a8c 	.word	0x20001a8c

0800233c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  return 1;
 8002340:	2301      	movs	r3, #1
}
 8002342:	4618      	mov	r0, r3
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <_kill>:

int _kill(int pid, int sig)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002356:	f00a f85d 	bl	800c414 <__errno>
 800235a:	4603      	mov	r3, r0
 800235c:	2216      	movs	r2, #22
 800235e:	601a      	str	r2, [r3, #0]
  return -1;
 8002360:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002364:	4618      	mov	r0, r3
 8002366:	3708      	adds	r7, #8
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <_exit>:

void _exit (int status)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002374:	f04f 31ff 	mov.w	r1, #4294967295
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f7ff ffe7 	bl	800234c <_kill>
  while (1) {}    /* Make sure we hang here */
 800237e:	e7fe      	b.n	800237e <_exit+0x12>

08002380 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b086      	sub	sp, #24
 8002384:	af00      	add	r7, sp, #0
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800238c:	2300      	movs	r3, #0
 800238e:	617b      	str	r3, [r7, #20]
 8002390:	e00a      	b.n	80023a8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002392:	f3af 8000 	nop.w
 8002396:	4601      	mov	r1, r0
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	1c5a      	adds	r2, r3, #1
 800239c:	60ba      	str	r2, [r7, #8]
 800239e:	b2ca      	uxtb	r2, r1
 80023a0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	3301      	adds	r3, #1
 80023a6:	617b      	str	r3, [r7, #20]
 80023a8:	697a      	ldr	r2, [r7, #20]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	dbf0      	blt.n	8002392 <_read+0x12>
  }

  return len;
 80023b0:	687b      	ldr	r3, [r7, #4]
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3718      	adds	r7, #24
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <_close>:
  }
  return len;
}

int _close(int file)
{
 80023ba:	b480      	push	{r7}
 80023bc:	b083      	sub	sp, #12
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b083      	sub	sp, #12
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
 80023da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023e2:	605a      	str	r2, [r3, #4]
  return 0;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr

080023f2 <_isatty>:

int _isatty(int file)
{
 80023f2:	b480      	push	{r7}
 80023f4:	b083      	sub	sp, #12
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023fa:	2301      	movs	r3, #1
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	60b9      	str	r1, [r7, #8]
 8002412:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002414:	2300      	movs	r3, #0
}
 8002416:	4618      	mov	r0, r3
 8002418:	3714      	adds	r7, #20
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
	...

08002424 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b086      	sub	sp, #24
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800242c:	4a14      	ldr	r2, [pc, #80]	; (8002480 <_sbrk+0x5c>)
 800242e:	4b15      	ldr	r3, [pc, #84]	; (8002484 <_sbrk+0x60>)
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002438:	4b13      	ldr	r3, [pc, #76]	; (8002488 <_sbrk+0x64>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d102      	bne.n	8002446 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002440:	4b11      	ldr	r3, [pc, #68]	; (8002488 <_sbrk+0x64>)
 8002442:	4a12      	ldr	r2, [pc, #72]	; (800248c <_sbrk+0x68>)
 8002444:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002446:	4b10      	ldr	r3, [pc, #64]	; (8002488 <_sbrk+0x64>)
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4413      	add	r3, r2
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	429a      	cmp	r2, r3
 8002452:	d207      	bcs.n	8002464 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002454:	f009 ffde 	bl	800c414 <__errno>
 8002458:	4603      	mov	r3, r0
 800245a:	220c      	movs	r2, #12
 800245c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800245e:	f04f 33ff 	mov.w	r3, #4294967295
 8002462:	e009      	b.n	8002478 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002464:	4b08      	ldr	r3, [pc, #32]	; (8002488 <_sbrk+0x64>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800246a:	4b07      	ldr	r3, [pc, #28]	; (8002488 <_sbrk+0x64>)
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4413      	add	r3, r2
 8002472:	4a05      	ldr	r2, [pc, #20]	; (8002488 <_sbrk+0x64>)
 8002474:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002476:	68fb      	ldr	r3, [r7, #12]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3718      	adds	r7, #24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	20020000 	.word	0x20020000
 8002484:	00000400 	.word	0x00000400
 8002488:	200005a4 	.word	0x200005a4
 800248c:	20002308 	.word	0x20002308

08002490 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002494:	4b06      	ldr	r3, [pc, #24]	; (80024b0 <SystemInit+0x20>)
 8002496:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800249a:	4a05      	ldr	r2, [pc, #20]	; (80024b0 <SystemInit+0x20>)
 800249c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024b8:	480d      	ldr	r0, [pc, #52]	; (80024f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024ba:	490e      	ldr	r1, [pc, #56]	; (80024f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024bc:	4a0e      	ldr	r2, [pc, #56]	; (80024f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024c0:	e002      	b.n	80024c8 <LoopCopyDataInit>

080024c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024c6:	3304      	adds	r3, #4

080024c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024cc:	d3f9      	bcc.n	80024c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ce:	4a0b      	ldr	r2, [pc, #44]	; (80024fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024d0:	4c0b      	ldr	r4, [pc, #44]	; (8002500 <LoopFillZerobss+0x26>)
  movs r3, #0
 80024d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024d4:	e001      	b.n	80024da <LoopFillZerobss>

080024d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024d8:	3204      	adds	r2, #4

080024da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024dc:	d3fb      	bcc.n	80024d6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024de:	f7ff ffd7 	bl	8002490 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024e2:	f009 ff9d 	bl	800c420 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024e6:	f7ff f87f 	bl	80015e8 <main>
  bx  lr    
 80024ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80024ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024f4:	200002e0 	.word	0x200002e0
  ldr r2, =_sidata
 80024f8:	0800f8a8 	.word	0x0800f8a8
  ldr r2, =_sbss
 80024fc:	200002e0 	.word	0x200002e0
  ldr r4, =_ebss
 8002500:	20002304 	.word	0x20002304

08002504 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002504:	e7fe      	b.n	8002504 <ADC_IRQHandler>
	...

08002508 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800250c:	4b0e      	ldr	r3, [pc, #56]	; (8002548 <HAL_Init+0x40>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a0d      	ldr	r2, [pc, #52]	; (8002548 <HAL_Init+0x40>)
 8002512:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002516:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002518:	4b0b      	ldr	r3, [pc, #44]	; (8002548 <HAL_Init+0x40>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a0a      	ldr	r2, [pc, #40]	; (8002548 <HAL_Init+0x40>)
 800251e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002522:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002524:	4b08      	ldr	r3, [pc, #32]	; (8002548 <HAL_Init+0x40>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a07      	ldr	r2, [pc, #28]	; (8002548 <HAL_Init+0x40>)
 800252a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800252e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002530:	2003      	movs	r0, #3
 8002532:	f000 f94f 	bl	80027d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002536:	2000      	movs	r0, #0
 8002538:	f000 f808 	bl	800254c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800253c:	f7ff fc3a 	bl	8001db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002540:	2300      	movs	r3, #0
}
 8002542:	4618      	mov	r0, r3
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	40023c00 	.word	0x40023c00

0800254c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002554:	4b12      	ldr	r3, [pc, #72]	; (80025a0 <HAL_InitTick+0x54>)
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	4b12      	ldr	r3, [pc, #72]	; (80025a4 <HAL_InitTick+0x58>)
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	4619      	mov	r1, r3
 800255e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002562:	fbb3 f3f1 	udiv	r3, r3, r1
 8002566:	fbb2 f3f3 	udiv	r3, r2, r3
 800256a:	4618      	mov	r0, r3
 800256c:	f000 f967 	bl	800283e <HAL_SYSTICK_Config>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e00e      	b.n	8002598 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2b0f      	cmp	r3, #15
 800257e:	d80a      	bhi.n	8002596 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002580:	2200      	movs	r2, #0
 8002582:	6879      	ldr	r1, [r7, #4]
 8002584:	f04f 30ff 	mov.w	r0, #4294967295
 8002588:	f000 f92f 	bl	80027ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800258c:	4a06      	ldr	r2, [pc, #24]	; (80025a8 <HAL_InitTick+0x5c>)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002592:	2300      	movs	r3, #0
 8002594:	e000      	b.n	8002598 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
}
 8002598:	4618      	mov	r0, r3
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	20000008 	.word	0x20000008
 80025a4:	20000010 	.word	0x20000010
 80025a8:	2000000c 	.word	0x2000000c

080025ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025b0:	4b06      	ldr	r3, [pc, #24]	; (80025cc <HAL_IncTick+0x20>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	461a      	mov	r2, r3
 80025b6:	4b06      	ldr	r3, [pc, #24]	; (80025d0 <HAL_IncTick+0x24>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4413      	add	r3, r2
 80025bc:	4a04      	ldr	r2, [pc, #16]	; (80025d0 <HAL_IncTick+0x24>)
 80025be:	6013      	str	r3, [r2, #0]
}
 80025c0:	bf00      	nop
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	20000010 	.word	0x20000010
 80025d0:	200005a8 	.word	0x200005a8

080025d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  return uwTick;
 80025d8:	4b03      	ldr	r3, [pc, #12]	; (80025e8 <HAL_GetTick+0x14>)
 80025da:	681b      	ldr	r3, [r3, #0]
}
 80025dc:	4618      	mov	r0, r3
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	200005a8 	.word	0x200005a8

080025ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025f4:	f7ff ffee 	bl	80025d4 <HAL_GetTick>
 80025f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002604:	d005      	beq.n	8002612 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002606:	4b0a      	ldr	r3, [pc, #40]	; (8002630 <HAL_Delay+0x44>)
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	461a      	mov	r2, r3
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	4413      	add	r3, r2
 8002610:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002612:	bf00      	nop
 8002614:	f7ff ffde 	bl	80025d4 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	429a      	cmp	r2, r3
 8002622:	d8f7      	bhi.n	8002614 <HAL_Delay+0x28>
  {
  }
}
 8002624:	bf00      	nop
 8002626:	bf00      	nop
 8002628:	3710      	adds	r7, #16
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	20000010 	.word	0x20000010

08002634 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f003 0307 	and.w	r3, r3, #7
 8002642:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002644:	4b0c      	ldr	r3, [pc, #48]	; (8002678 <__NVIC_SetPriorityGrouping+0x44>)
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800264a:	68ba      	ldr	r2, [r7, #8]
 800264c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002650:	4013      	ands	r3, r2
 8002652:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800265c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002660:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002664:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002666:	4a04      	ldr	r2, [pc, #16]	; (8002678 <__NVIC_SetPriorityGrouping+0x44>)
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	60d3      	str	r3, [r2, #12]
}
 800266c:	bf00      	nop
 800266e:	3714      	adds	r7, #20
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr
 8002678:	e000ed00 	.word	0xe000ed00

0800267c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002680:	4b04      	ldr	r3, [pc, #16]	; (8002694 <__NVIC_GetPriorityGrouping+0x18>)
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	0a1b      	lsrs	r3, r3, #8
 8002686:	f003 0307 	and.w	r3, r3, #7
}
 800268a:	4618      	mov	r0, r3
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	e000ed00 	.word	0xe000ed00

08002698 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	4603      	mov	r3, r0
 80026a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	db0b      	blt.n	80026c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026aa:	79fb      	ldrb	r3, [r7, #7]
 80026ac:	f003 021f 	and.w	r2, r3, #31
 80026b0:	4907      	ldr	r1, [pc, #28]	; (80026d0 <__NVIC_EnableIRQ+0x38>)
 80026b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b6:	095b      	lsrs	r3, r3, #5
 80026b8:	2001      	movs	r0, #1
 80026ba:	fa00 f202 	lsl.w	r2, r0, r2
 80026be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026c2:	bf00      	nop
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	e000e100 	.word	0xe000e100

080026d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	4603      	mov	r3, r0
 80026dc:	6039      	str	r1, [r7, #0]
 80026de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	db0a      	blt.n	80026fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	b2da      	uxtb	r2, r3
 80026ec:	490c      	ldr	r1, [pc, #48]	; (8002720 <__NVIC_SetPriority+0x4c>)
 80026ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f2:	0112      	lsls	r2, r2, #4
 80026f4:	b2d2      	uxtb	r2, r2
 80026f6:	440b      	add	r3, r1
 80026f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026fc:	e00a      	b.n	8002714 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	b2da      	uxtb	r2, r3
 8002702:	4908      	ldr	r1, [pc, #32]	; (8002724 <__NVIC_SetPriority+0x50>)
 8002704:	79fb      	ldrb	r3, [r7, #7]
 8002706:	f003 030f 	and.w	r3, r3, #15
 800270a:	3b04      	subs	r3, #4
 800270c:	0112      	lsls	r2, r2, #4
 800270e:	b2d2      	uxtb	r2, r2
 8002710:	440b      	add	r3, r1
 8002712:	761a      	strb	r2, [r3, #24]
}
 8002714:	bf00      	nop
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr
 8002720:	e000e100 	.word	0xe000e100
 8002724:	e000ed00 	.word	0xe000ed00

08002728 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002728:	b480      	push	{r7}
 800272a:	b089      	sub	sp, #36	; 0x24
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	f003 0307 	and.w	r3, r3, #7
 800273a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	f1c3 0307 	rsb	r3, r3, #7
 8002742:	2b04      	cmp	r3, #4
 8002744:	bf28      	it	cs
 8002746:	2304      	movcs	r3, #4
 8002748:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	3304      	adds	r3, #4
 800274e:	2b06      	cmp	r3, #6
 8002750:	d902      	bls.n	8002758 <NVIC_EncodePriority+0x30>
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	3b03      	subs	r3, #3
 8002756:	e000      	b.n	800275a <NVIC_EncodePriority+0x32>
 8002758:	2300      	movs	r3, #0
 800275a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800275c:	f04f 32ff 	mov.w	r2, #4294967295
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	fa02 f303 	lsl.w	r3, r2, r3
 8002766:	43da      	mvns	r2, r3
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	401a      	ands	r2, r3
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002770:	f04f 31ff 	mov.w	r1, #4294967295
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	fa01 f303 	lsl.w	r3, r1, r3
 800277a:	43d9      	mvns	r1, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002780:	4313      	orrs	r3, r2
         );
}
 8002782:	4618      	mov	r0, r3
 8002784:	3724      	adds	r7, #36	; 0x24
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
	...

08002790 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	3b01      	subs	r3, #1
 800279c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027a0:	d301      	bcc.n	80027a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027a2:	2301      	movs	r3, #1
 80027a4:	e00f      	b.n	80027c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027a6:	4a0a      	ldr	r2, [pc, #40]	; (80027d0 <SysTick_Config+0x40>)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	3b01      	subs	r3, #1
 80027ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027ae:	210f      	movs	r1, #15
 80027b0:	f04f 30ff 	mov.w	r0, #4294967295
 80027b4:	f7ff ff8e 	bl	80026d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027b8:	4b05      	ldr	r3, [pc, #20]	; (80027d0 <SysTick_Config+0x40>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027be:	4b04      	ldr	r3, [pc, #16]	; (80027d0 <SysTick_Config+0x40>)
 80027c0:	2207      	movs	r2, #7
 80027c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3708      	adds	r7, #8
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	e000e010 	.word	0xe000e010

080027d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f7ff ff29 	bl	8002634 <__NVIC_SetPriorityGrouping>
}
 80027e2:	bf00      	nop
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b086      	sub	sp, #24
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	4603      	mov	r3, r0
 80027f2:	60b9      	str	r1, [r7, #8]
 80027f4:	607a      	str	r2, [r7, #4]
 80027f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027f8:	2300      	movs	r3, #0
 80027fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027fc:	f7ff ff3e 	bl	800267c <__NVIC_GetPriorityGrouping>
 8002800:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	68b9      	ldr	r1, [r7, #8]
 8002806:	6978      	ldr	r0, [r7, #20]
 8002808:	f7ff ff8e 	bl	8002728 <NVIC_EncodePriority>
 800280c:	4602      	mov	r2, r0
 800280e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002812:	4611      	mov	r1, r2
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff ff5d 	bl	80026d4 <__NVIC_SetPriority>
}
 800281a:	bf00      	nop
 800281c:	3718      	adds	r7, #24
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b082      	sub	sp, #8
 8002826:	af00      	add	r7, sp, #0
 8002828:	4603      	mov	r3, r0
 800282a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800282c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002830:	4618      	mov	r0, r3
 8002832:	f7ff ff31 	bl	8002698 <__NVIC_EnableIRQ>
}
 8002836:	bf00      	nop
 8002838:	3708      	adds	r7, #8
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}

0800283e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800283e:	b580      	push	{r7, lr}
 8002840:	b082      	sub	sp, #8
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f7ff ffa2 	bl	8002790 <SysTick_Config>
 800284c:	4603      	mov	r3, r0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
	...

08002858 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002858:	b480      	push	{r7}
 800285a:	b089      	sub	sp, #36	; 0x24
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002862:	2300      	movs	r3, #0
 8002864:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002866:	2300      	movs	r3, #0
 8002868:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800286a:	2300      	movs	r3, #0
 800286c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800286e:	2300      	movs	r3, #0
 8002870:	61fb      	str	r3, [r7, #28]
 8002872:	e16b      	b.n	8002b4c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002874:	2201      	movs	r2, #1
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	fa02 f303 	lsl.w	r3, r2, r3
 800287c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	4013      	ands	r3, r2
 8002886:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002888:	693a      	ldr	r2, [r7, #16]
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	429a      	cmp	r2, r3
 800288e:	f040 815a 	bne.w	8002b46 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f003 0303 	and.w	r3, r3, #3
 800289a:	2b01      	cmp	r3, #1
 800289c:	d005      	beq.n	80028aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d130      	bne.n	800290c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	2203      	movs	r2, #3
 80028b6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ba:	43db      	mvns	r3, r3
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	4013      	ands	r3, r2
 80028c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	68da      	ldr	r2, [r3, #12]
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	fa02 f303 	lsl.w	r3, r2, r3
 80028ce:	69ba      	ldr	r2, [r7, #24]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028e0:	2201      	movs	r2, #1
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	43db      	mvns	r3, r3
 80028ea:	69ba      	ldr	r2, [r7, #24]
 80028ec:	4013      	ands	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	091b      	lsrs	r3, r3, #4
 80028f6:	f003 0201 	and.w	r2, r3, #1
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	4313      	orrs	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f003 0303 	and.w	r3, r3, #3
 8002914:	2b03      	cmp	r3, #3
 8002916:	d017      	beq.n	8002948 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	2203      	movs	r2, #3
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	43db      	mvns	r3, r3
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	4013      	ands	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	689a      	ldr	r2, [r3, #8]
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	4313      	orrs	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f003 0303 	and.w	r3, r3, #3
 8002950:	2b02      	cmp	r3, #2
 8002952:	d123      	bne.n	800299c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	08da      	lsrs	r2, r3, #3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	3208      	adds	r2, #8
 800295c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002960:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	220f      	movs	r2, #15
 800296c:	fa02 f303 	lsl.w	r3, r2, r3
 8002970:	43db      	mvns	r3, r3
 8002972:	69ba      	ldr	r2, [r7, #24]
 8002974:	4013      	ands	r3, r2
 8002976:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	691a      	ldr	r2, [r3, #16]
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	f003 0307 	and.w	r3, r3, #7
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	fa02 f303 	lsl.w	r3, r2, r3
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	4313      	orrs	r3, r2
 800298c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	08da      	lsrs	r2, r3, #3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	3208      	adds	r2, #8
 8002996:	69b9      	ldr	r1, [r7, #24]
 8002998:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	2203      	movs	r2, #3
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	43db      	mvns	r3, r3
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	4013      	ands	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f003 0203 	and.w	r2, r3, #3
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	f000 80b4 	beq.w	8002b46 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029de:	2300      	movs	r3, #0
 80029e0:	60fb      	str	r3, [r7, #12]
 80029e2:	4b60      	ldr	r3, [pc, #384]	; (8002b64 <HAL_GPIO_Init+0x30c>)
 80029e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e6:	4a5f      	ldr	r2, [pc, #380]	; (8002b64 <HAL_GPIO_Init+0x30c>)
 80029e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029ec:	6453      	str	r3, [r2, #68]	; 0x44
 80029ee:	4b5d      	ldr	r3, [pc, #372]	; (8002b64 <HAL_GPIO_Init+0x30c>)
 80029f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029fa:	4a5b      	ldr	r2, [pc, #364]	; (8002b68 <HAL_GPIO_Init+0x310>)
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	089b      	lsrs	r3, r3, #2
 8002a00:	3302      	adds	r3, #2
 8002a02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	f003 0303 	and.w	r3, r3, #3
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	220f      	movs	r2, #15
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	43db      	mvns	r3, r3
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a52      	ldr	r2, [pc, #328]	; (8002b6c <HAL_GPIO_Init+0x314>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d02b      	beq.n	8002a7e <HAL_GPIO_Init+0x226>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a51      	ldr	r2, [pc, #324]	; (8002b70 <HAL_GPIO_Init+0x318>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d025      	beq.n	8002a7a <HAL_GPIO_Init+0x222>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a50      	ldr	r2, [pc, #320]	; (8002b74 <HAL_GPIO_Init+0x31c>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d01f      	beq.n	8002a76 <HAL_GPIO_Init+0x21e>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a4f      	ldr	r2, [pc, #316]	; (8002b78 <HAL_GPIO_Init+0x320>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d019      	beq.n	8002a72 <HAL_GPIO_Init+0x21a>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a4e      	ldr	r2, [pc, #312]	; (8002b7c <HAL_GPIO_Init+0x324>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d013      	beq.n	8002a6e <HAL_GPIO_Init+0x216>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a4d      	ldr	r2, [pc, #308]	; (8002b80 <HAL_GPIO_Init+0x328>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d00d      	beq.n	8002a6a <HAL_GPIO_Init+0x212>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4a4c      	ldr	r2, [pc, #304]	; (8002b84 <HAL_GPIO_Init+0x32c>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d007      	beq.n	8002a66 <HAL_GPIO_Init+0x20e>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a4b      	ldr	r2, [pc, #300]	; (8002b88 <HAL_GPIO_Init+0x330>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d101      	bne.n	8002a62 <HAL_GPIO_Init+0x20a>
 8002a5e:	2307      	movs	r3, #7
 8002a60:	e00e      	b.n	8002a80 <HAL_GPIO_Init+0x228>
 8002a62:	2308      	movs	r3, #8
 8002a64:	e00c      	b.n	8002a80 <HAL_GPIO_Init+0x228>
 8002a66:	2306      	movs	r3, #6
 8002a68:	e00a      	b.n	8002a80 <HAL_GPIO_Init+0x228>
 8002a6a:	2305      	movs	r3, #5
 8002a6c:	e008      	b.n	8002a80 <HAL_GPIO_Init+0x228>
 8002a6e:	2304      	movs	r3, #4
 8002a70:	e006      	b.n	8002a80 <HAL_GPIO_Init+0x228>
 8002a72:	2303      	movs	r3, #3
 8002a74:	e004      	b.n	8002a80 <HAL_GPIO_Init+0x228>
 8002a76:	2302      	movs	r3, #2
 8002a78:	e002      	b.n	8002a80 <HAL_GPIO_Init+0x228>
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e000      	b.n	8002a80 <HAL_GPIO_Init+0x228>
 8002a7e:	2300      	movs	r3, #0
 8002a80:	69fa      	ldr	r2, [r7, #28]
 8002a82:	f002 0203 	and.w	r2, r2, #3
 8002a86:	0092      	lsls	r2, r2, #2
 8002a88:	4093      	lsls	r3, r2
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a90:	4935      	ldr	r1, [pc, #212]	; (8002b68 <HAL_GPIO_Init+0x310>)
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	089b      	lsrs	r3, r3, #2
 8002a96:	3302      	adds	r3, #2
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a9e:	4b3b      	ldr	r3, [pc, #236]	; (8002b8c <HAL_GPIO_Init+0x334>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d003      	beq.n	8002ac2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ac2:	4a32      	ldr	r2, [pc, #200]	; (8002b8c <HAL_GPIO_Init+0x334>)
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ac8:	4b30      	ldr	r3, [pc, #192]	; (8002b8c <HAL_GPIO_Init+0x334>)
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d003      	beq.n	8002aec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002aec:	4a27      	ldr	r2, [pc, #156]	; (8002b8c <HAL_GPIO_Init+0x334>)
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002af2:	4b26      	ldr	r3, [pc, #152]	; (8002b8c <HAL_GPIO_Init+0x334>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	43db      	mvns	r3, r3
 8002afc:	69ba      	ldr	r2, [r7, #24]
 8002afe:	4013      	ands	r3, r2
 8002b00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d003      	beq.n	8002b16 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002b0e:	69ba      	ldr	r2, [r7, #24]
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b16:	4a1d      	ldr	r2, [pc, #116]	; (8002b8c <HAL_GPIO_Init+0x334>)
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b1c:	4b1b      	ldr	r3, [pc, #108]	; (8002b8c <HAL_GPIO_Init+0x334>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	43db      	mvns	r3, r3
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4013      	ands	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d003      	beq.n	8002b40 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002b38:	69ba      	ldr	r2, [r7, #24]
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b40:	4a12      	ldr	r2, [pc, #72]	; (8002b8c <HAL_GPIO_Init+0x334>)
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	61fb      	str	r3, [r7, #28]
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	2b0f      	cmp	r3, #15
 8002b50:	f67f ae90 	bls.w	8002874 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b54:	bf00      	nop
 8002b56:	bf00      	nop
 8002b58:	3724      	adds	r7, #36	; 0x24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	40023800 	.word	0x40023800
 8002b68:	40013800 	.word	0x40013800
 8002b6c:	40020000 	.word	0x40020000
 8002b70:	40020400 	.word	0x40020400
 8002b74:	40020800 	.word	0x40020800
 8002b78:	40020c00 	.word	0x40020c00
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	40021400 	.word	0x40021400
 8002b84:	40021800 	.word	0x40021800
 8002b88:	40021c00 	.word	0x40021c00
 8002b8c:	40013c00 	.word	0x40013c00

08002b90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b085      	sub	sp, #20
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	460b      	mov	r3, r1
 8002b9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	691a      	ldr	r2, [r3, #16]
 8002ba0:	887b      	ldrh	r3, [r7, #2]
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d002      	beq.n	8002bae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	73fb      	strb	r3, [r7, #15]
 8002bac:	e001      	b.n	8002bb2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3714      	adds	r7, #20
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	807b      	strh	r3, [r7, #2]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bd0:	787b      	ldrb	r3, [r7, #1]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d003      	beq.n	8002bde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bd6:	887a      	ldrh	r2, [r7, #2]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002bdc:	e003      	b.n	8002be6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002bde:	887b      	ldrh	r3, [r7, #2]
 8002be0:	041a      	lsls	r2, r3, #16
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	619a      	str	r2, [r3, #24]
}
 8002be6:	bf00      	nop
 8002be8:	370c      	adds	r7, #12
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
	...

08002bf4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e12b      	b.n	8002e5e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d106      	bne.n	8002c20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7ff f8f2 	bl	8001e04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2224      	movs	r2, #36	; 0x24
 8002c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f022 0201 	bic.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c46:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c56:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c58:	f003 fb1a 	bl	8006290 <HAL_RCC_GetPCLK1Freq>
 8002c5c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	4a81      	ldr	r2, [pc, #516]	; (8002e68 <HAL_I2C_Init+0x274>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d807      	bhi.n	8002c78 <HAL_I2C_Init+0x84>
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	4a80      	ldr	r2, [pc, #512]	; (8002e6c <HAL_I2C_Init+0x278>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	bf94      	ite	ls
 8002c70:	2301      	movls	r3, #1
 8002c72:	2300      	movhi	r3, #0
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	e006      	b.n	8002c86 <HAL_I2C_Init+0x92>
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	4a7d      	ldr	r2, [pc, #500]	; (8002e70 <HAL_I2C_Init+0x27c>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	bf94      	ite	ls
 8002c80:	2301      	movls	r3, #1
 8002c82:	2300      	movhi	r3, #0
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e0e7      	b.n	8002e5e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	4a78      	ldr	r2, [pc, #480]	; (8002e74 <HAL_I2C_Init+0x280>)
 8002c92:	fba2 2303 	umull	r2, r3, r2, r3
 8002c96:	0c9b      	lsrs	r3, r3, #18
 8002c98:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	68ba      	ldr	r2, [r7, #8]
 8002caa:	430a      	orrs	r2, r1
 8002cac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	6a1b      	ldr	r3, [r3, #32]
 8002cb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	4a6a      	ldr	r2, [pc, #424]	; (8002e68 <HAL_I2C_Init+0x274>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d802      	bhi.n	8002cc8 <HAL_I2C_Init+0xd4>
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	e009      	b.n	8002cdc <HAL_I2C_Init+0xe8>
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002cce:	fb02 f303 	mul.w	r3, r2, r3
 8002cd2:	4a69      	ldr	r2, [pc, #420]	; (8002e78 <HAL_I2C_Init+0x284>)
 8002cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd8:	099b      	lsrs	r3, r3, #6
 8002cda:	3301      	adds	r3, #1
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	6812      	ldr	r2, [r2, #0]
 8002ce0:	430b      	orrs	r3, r1
 8002ce2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	69db      	ldr	r3, [r3, #28]
 8002cea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002cee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	495c      	ldr	r1, [pc, #368]	; (8002e68 <HAL_I2C_Init+0x274>)
 8002cf8:	428b      	cmp	r3, r1
 8002cfa:	d819      	bhi.n	8002d30 <HAL_I2C_Init+0x13c>
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	1e59      	subs	r1, r3, #1
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d0a:	1c59      	adds	r1, r3, #1
 8002d0c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002d10:	400b      	ands	r3, r1
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00a      	beq.n	8002d2c <HAL_I2C_Init+0x138>
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	1e59      	subs	r1, r3, #1
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d24:	3301      	adds	r3, #1
 8002d26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d2a:	e051      	b.n	8002dd0 <HAL_I2C_Init+0x1dc>
 8002d2c:	2304      	movs	r3, #4
 8002d2e:	e04f      	b.n	8002dd0 <HAL_I2C_Init+0x1dc>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d111      	bne.n	8002d5c <HAL_I2C_Init+0x168>
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	1e58      	subs	r0, r3, #1
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6859      	ldr	r1, [r3, #4]
 8002d40:	460b      	mov	r3, r1
 8002d42:	005b      	lsls	r3, r3, #1
 8002d44:	440b      	add	r3, r1
 8002d46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d4a:	3301      	adds	r3, #1
 8002d4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	bf0c      	ite	eq
 8002d54:	2301      	moveq	r3, #1
 8002d56:	2300      	movne	r3, #0
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	e012      	b.n	8002d82 <HAL_I2C_Init+0x18e>
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	1e58      	subs	r0, r3, #1
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6859      	ldr	r1, [r3, #4]
 8002d64:	460b      	mov	r3, r1
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	440b      	add	r3, r1
 8002d6a:	0099      	lsls	r1, r3, #2
 8002d6c:	440b      	add	r3, r1
 8002d6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d72:	3301      	adds	r3, #1
 8002d74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	bf0c      	ite	eq
 8002d7c:	2301      	moveq	r3, #1
 8002d7e:	2300      	movne	r3, #0
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d001      	beq.n	8002d8a <HAL_I2C_Init+0x196>
 8002d86:	2301      	movs	r3, #1
 8002d88:	e022      	b.n	8002dd0 <HAL_I2C_Init+0x1dc>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d10e      	bne.n	8002db0 <HAL_I2C_Init+0x1bc>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	1e58      	subs	r0, r3, #1
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6859      	ldr	r1, [r3, #4]
 8002d9a:	460b      	mov	r3, r1
 8002d9c:	005b      	lsls	r3, r3, #1
 8002d9e:	440b      	add	r3, r1
 8002da0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002da4:	3301      	adds	r3, #1
 8002da6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002daa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002dae:	e00f      	b.n	8002dd0 <HAL_I2C_Init+0x1dc>
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	1e58      	subs	r0, r3, #1
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6859      	ldr	r1, [r3, #4]
 8002db8:	460b      	mov	r3, r1
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	440b      	add	r3, r1
 8002dbe:	0099      	lsls	r1, r3, #2
 8002dc0:	440b      	add	r3, r1
 8002dc2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dcc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002dd0:	6879      	ldr	r1, [r7, #4]
 8002dd2:	6809      	ldr	r1, [r1, #0]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	69da      	ldr	r2, [r3, #28]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a1b      	ldr	r3, [r3, #32]
 8002dea:	431a      	orrs	r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	430a      	orrs	r2, r1
 8002df2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002dfe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	6911      	ldr	r1, [r2, #16]
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	68d2      	ldr	r2, [r2, #12]
 8002e0a:	4311      	orrs	r1, r2
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6812      	ldr	r2, [r2, #0]
 8002e10:	430b      	orrs	r3, r1
 8002e12:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	695a      	ldr	r2, [r3, #20]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	699b      	ldr	r3, [r3, #24]
 8002e26:	431a      	orrs	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f042 0201 	orr.w	r2, r2, #1
 8002e3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2220      	movs	r2, #32
 8002e4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	000186a0 	.word	0x000186a0
 8002e6c:	001e847f 	.word	0x001e847f
 8002e70:	003d08ff 	.word	0x003d08ff
 8002e74:	431bde83 	.word	0x431bde83
 8002e78:	10624dd3 	.word	0x10624dd3

08002e7c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b088      	sub	sp, #32
 8002e80:	af02      	add	r7, sp, #8
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	4608      	mov	r0, r1
 8002e86:	4611      	mov	r1, r2
 8002e88:	461a      	mov	r2, r3
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	817b      	strh	r3, [r7, #10]
 8002e8e:	460b      	mov	r3, r1
 8002e90:	813b      	strh	r3, [r7, #8]
 8002e92:	4613      	mov	r3, r2
 8002e94:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e96:	f7ff fb9d 	bl	80025d4 <HAL_GetTick>
 8002e9a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	2b20      	cmp	r3, #32
 8002ea6:	f040 80d9 	bne.w	800305c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	9300      	str	r3, [sp, #0]
 8002eae:	2319      	movs	r3, #25
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	496d      	ldr	r1, [pc, #436]	; (8003068 <HAL_I2C_Mem_Write+0x1ec>)
 8002eb4:	68f8      	ldr	r0, [r7, #12]
 8002eb6:	f000 fc7f 	bl	80037b8 <I2C_WaitOnFlagUntilTimeout>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	e0cc      	b.n	800305e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d101      	bne.n	8002ed2 <HAL_I2C_Mem_Write+0x56>
 8002ece:	2302      	movs	r3, #2
 8002ed0:	e0c5      	b.n	800305e <HAL_I2C_Mem_Write+0x1e2>
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0301 	and.w	r3, r3, #1
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d007      	beq.n	8002ef8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f042 0201 	orr.w	r2, r2, #1
 8002ef6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f06:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2221      	movs	r2, #33	; 0x21
 8002f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2240      	movs	r2, #64	; 0x40
 8002f14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6a3a      	ldr	r2, [r7, #32]
 8002f22:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002f28:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	4a4d      	ldr	r2, [pc, #308]	; (800306c <HAL_I2C_Mem_Write+0x1f0>)
 8002f38:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f3a:	88f8      	ldrh	r0, [r7, #6]
 8002f3c:	893a      	ldrh	r2, [r7, #8]
 8002f3e:	8979      	ldrh	r1, [r7, #10]
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	9301      	str	r3, [sp, #4]
 8002f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f46:	9300      	str	r3, [sp, #0]
 8002f48:	4603      	mov	r3, r0
 8002f4a:	68f8      	ldr	r0, [r7, #12]
 8002f4c:	f000 fab6 	bl	80034bc <I2C_RequestMemoryWrite>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d052      	beq.n	8002ffc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e081      	b.n	800305e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f5a:	697a      	ldr	r2, [r7, #20]
 8002f5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f000 fd00 	bl	8003964 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d00d      	beq.n	8002f86 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6e:	2b04      	cmp	r3, #4
 8002f70:	d107      	bne.n	8002f82 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e06b      	b.n	800305e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8a:	781a      	ldrb	r2, [r3, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f96:	1c5a      	adds	r2, r3, #1
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa0:	3b01      	subs	r3, #1
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	b29a      	uxth	r2, r3
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	695b      	ldr	r3, [r3, #20]
 8002fbc:	f003 0304 	and.w	r3, r3, #4
 8002fc0:	2b04      	cmp	r3, #4
 8002fc2:	d11b      	bne.n	8002ffc <HAL_I2C_Mem_Write+0x180>
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d017      	beq.n	8002ffc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd0:	781a      	ldrb	r2, [r3, #0]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fdc:	1c5a      	adds	r2, r3, #1
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	3b01      	subs	r3, #1
 8002ff6:	b29a      	uxth	r2, r3
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003000:	2b00      	cmp	r3, #0
 8003002:	d1aa      	bne.n	8002f5a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003004:	697a      	ldr	r2, [r7, #20]
 8003006:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f000 fcec 	bl	80039e6 <I2C_WaitOnBTFFlagUntilTimeout>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d00d      	beq.n	8003030 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003018:	2b04      	cmp	r3, #4
 800301a:	d107      	bne.n	800302c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800302a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e016      	b.n	800305e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800303e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2220      	movs	r2, #32
 8003044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2200      	movs	r2, #0
 800304c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2200      	movs	r2, #0
 8003054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003058:	2300      	movs	r3, #0
 800305a:	e000      	b.n	800305e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800305c:	2302      	movs	r3, #2
  }
}
 800305e:	4618      	mov	r0, r3
 8003060:	3718      	adds	r7, #24
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	00100002 	.word	0x00100002
 800306c:	ffff0000 	.word	0xffff0000

08003070 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b08c      	sub	sp, #48	; 0x30
 8003074:	af02      	add	r7, sp, #8
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	4608      	mov	r0, r1
 800307a:	4611      	mov	r1, r2
 800307c:	461a      	mov	r2, r3
 800307e:	4603      	mov	r3, r0
 8003080:	817b      	strh	r3, [r7, #10]
 8003082:	460b      	mov	r3, r1
 8003084:	813b      	strh	r3, [r7, #8]
 8003086:	4613      	mov	r3, r2
 8003088:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800308a:	f7ff faa3 	bl	80025d4 <HAL_GetTick>
 800308e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003096:	b2db      	uxtb	r3, r3
 8003098:	2b20      	cmp	r3, #32
 800309a:	f040 8208 	bne.w	80034ae <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800309e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a0:	9300      	str	r3, [sp, #0]
 80030a2:	2319      	movs	r3, #25
 80030a4:	2201      	movs	r2, #1
 80030a6:	497b      	ldr	r1, [pc, #492]	; (8003294 <HAL_I2C_Mem_Read+0x224>)
 80030a8:	68f8      	ldr	r0, [r7, #12]
 80030aa:	f000 fb85 	bl	80037b8 <I2C_WaitOnFlagUntilTimeout>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80030b4:	2302      	movs	r3, #2
 80030b6:	e1fb      	b.n	80034b0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d101      	bne.n	80030c6 <HAL_I2C_Mem_Read+0x56>
 80030c2:	2302      	movs	r3, #2
 80030c4:	e1f4      	b.n	80034b0 <HAL_I2C_Mem_Read+0x440>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2201      	movs	r2, #1
 80030ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0301 	and.w	r3, r3, #1
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d007      	beq.n	80030ec <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f042 0201 	orr.w	r2, r2, #1
 80030ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2222      	movs	r2, #34	; 0x22
 8003100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2240      	movs	r2, #64	; 0x40
 8003108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003116:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800311c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003122:	b29a      	uxth	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	4a5b      	ldr	r2, [pc, #364]	; (8003298 <HAL_I2C_Mem_Read+0x228>)
 800312c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800312e:	88f8      	ldrh	r0, [r7, #6]
 8003130:	893a      	ldrh	r2, [r7, #8]
 8003132:	8979      	ldrh	r1, [r7, #10]
 8003134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003136:	9301      	str	r3, [sp, #4]
 8003138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800313a:	9300      	str	r3, [sp, #0]
 800313c:	4603      	mov	r3, r0
 800313e:	68f8      	ldr	r0, [r7, #12]
 8003140:	f000 fa52 	bl	80035e8 <I2C_RequestMemoryRead>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d001      	beq.n	800314e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e1b0      	b.n	80034b0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003152:	2b00      	cmp	r3, #0
 8003154:	d113      	bne.n	800317e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003156:	2300      	movs	r3, #0
 8003158:	623b      	str	r3, [r7, #32]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	695b      	ldr	r3, [r3, #20]
 8003160:	623b      	str	r3, [r7, #32]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	623b      	str	r3, [r7, #32]
 800316a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800317a:	601a      	str	r2, [r3, #0]
 800317c:	e184      	b.n	8003488 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003182:	2b01      	cmp	r3, #1
 8003184:	d11b      	bne.n	80031be <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003194:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003196:	2300      	movs	r3, #0
 8003198:	61fb      	str	r3, [r7, #28]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	695b      	ldr	r3, [r3, #20]
 80031a0:	61fb      	str	r3, [r7, #28]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	61fb      	str	r3, [r7, #28]
 80031aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	e164      	b.n	8003488 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d11b      	bne.n	80031fe <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031d4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031e6:	2300      	movs	r3, #0
 80031e8:	61bb      	str	r3, [r7, #24]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	695b      	ldr	r3, [r3, #20]
 80031f0:	61bb      	str	r3, [r7, #24]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	61bb      	str	r3, [r7, #24]
 80031fa:	69bb      	ldr	r3, [r7, #24]
 80031fc:	e144      	b.n	8003488 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031fe:	2300      	movs	r3, #0
 8003200:	617b      	str	r3, [r7, #20]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	695b      	ldr	r3, [r3, #20]
 8003208:	617b      	str	r3, [r7, #20]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	699b      	ldr	r3, [r3, #24]
 8003210:	617b      	str	r3, [r7, #20]
 8003212:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003214:	e138      	b.n	8003488 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800321a:	2b03      	cmp	r3, #3
 800321c:	f200 80f1 	bhi.w	8003402 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003224:	2b01      	cmp	r3, #1
 8003226:	d123      	bne.n	8003270 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003228:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800322a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800322c:	68f8      	ldr	r0, [r7, #12]
 800322e:	f000 fc1b 	bl	8003a68 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d001      	beq.n	800323c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e139      	b.n	80034b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	691a      	ldr	r2, [r3, #16]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003246:	b2d2      	uxtb	r2, r2
 8003248:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324e:	1c5a      	adds	r2, r3, #1
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003258:	3b01      	subs	r3, #1
 800325a:	b29a      	uxth	r2, r3
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003264:	b29b      	uxth	r3, r3
 8003266:	3b01      	subs	r3, #1
 8003268:	b29a      	uxth	r2, r3
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800326e:	e10b      	b.n	8003488 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003274:	2b02      	cmp	r3, #2
 8003276:	d14e      	bne.n	8003316 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327a:	9300      	str	r3, [sp, #0]
 800327c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800327e:	2200      	movs	r2, #0
 8003280:	4906      	ldr	r1, [pc, #24]	; (800329c <HAL_I2C_Mem_Read+0x22c>)
 8003282:	68f8      	ldr	r0, [r7, #12]
 8003284:	f000 fa98 	bl	80037b8 <I2C_WaitOnFlagUntilTimeout>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d008      	beq.n	80032a0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e10e      	b.n	80034b0 <HAL_I2C_Mem_Read+0x440>
 8003292:	bf00      	nop
 8003294:	00100002 	.word	0x00100002
 8003298:	ffff0000 	.word	0xffff0000
 800329c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	691a      	ldr	r2, [r3, #16]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ba:	b2d2      	uxtb	r2, r2
 80032bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c2:	1c5a      	adds	r2, r3, #1
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d8:	b29b      	uxth	r3, r3
 80032da:	3b01      	subs	r3, #1
 80032dc:	b29a      	uxth	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	691a      	ldr	r2, [r3, #16]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ec:	b2d2      	uxtb	r2, r2
 80032ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f4:	1c5a      	adds	r2, r3, #1
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032fe:	3b01      	subs	r3, #1
 8003300:	b29a      	uxth	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800330a:	b29b      	uxth	r3, r3
 800330c:	3b01      	subs	r3, #1
 800330e:	b29a      	uxth	r2, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003314:	e0b8      	b.n	8003488 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003318:	9300      	str	r3, [sp, #0]
 800331a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800331c:	2200      	movs	r2, #0
 800331e:	4966      	ldr	r1, [pc, #408]	; (80034b8 <HAL_I2C_Mem_Read+0x448>)
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f000 fa49 	bl	80037b8 <I2C_WaitOnFlagUntilTimeout>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d001      	beq.n	8003330 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e0bf      	b.n	80034b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800333e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	691a      	ldr	r2, [r3, #16]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334a:	b2d2      	uxtb	r2, r2
 800334c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003352:	1c5a      	adds	r2, r3, #1
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800335c:	3b01      	subs	r3, #1
 800335e:	b29a      	uxth	r2, r3
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003368:	b29b      	uxth	r3, r3
 800336a:	3b01      	subs	r3, #1
 800336c:	b29a      	uxth	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003374:	9300      	str	r3, [sp, #0]
 8003376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003378:	2200      	movs	r2, #0
 800337a:	494f      	ldr	r1, [pc, #316]	; (80034b8 <HAL_I2C_Mem_Read+0x448>)
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f000 fa1b 	bl	80037b8 <I2C_WaitOnFlagUntilTimeout>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d001      	beq.n	800338c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e091      	b.n	80034b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800339a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	691a      	ldr	r2, [r3, #16]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a6:	b2d2      	uxtb	r2, r2
 80033a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ae:	1c5a      	adds	r2, r3, #1
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b8:	3b01      	subs	r3, #1
 80033ba:	b29a      	uxth	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	3b01      	subs	r3, #1
 80033c8:	b29a      	uxth	r2, r3
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	691a      	ldr	r2, [r3, #16]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d8:	b2d2      	uxtb	r2, r2
 80033da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e0:	1c5a      	adds	r2, r3, #1
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	3b01      	subs	r3, #1
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003400:	e042      	b.n	8003488 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003402:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003404:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	f000 fb2e 	bl	8003a68 <I2C_WaitOnRXNEFlagUntilTimeout>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e04c      	b.n	80034b0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	691a      	ldr	r2, [r3, #16]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003420:	b2d2      	uxtb	r2, r2
 8003422:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003428:	1c5a      	adds	r2, r3, #1
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003432:	3b01      	subs	r3, #1
 8003434:	b29a      	uxth	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800343e:	b29b      	uxth	r3, r3
 8003440:	3b01      	subs	r3, #1
 8003442:	b29a      	uxth	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	f003 0304 	and.w	r3, r3, #4
 8003452:	2b04      	cmp	r3, #4
 8003454:	d118      	bne.n	8003488 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	691a      	ldr	r2, [r3, #16]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003460:	b2d2      	uxtb	r2, r2
 8003462:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003468:	1c5a      	adds	r2, r3, #1
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003472:	3b01      	subs	r3, #1
 8003474:	b29a      	uxth	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800347e:	b29b      	uxth	r3, r3
 8003480:	3b01      	subs	r3, #1
 8003482:	b29a      	uxth	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800348c:	2b00      	cmp	r3, #0
 800348e:	f47f aec2 	bne.w	8003216 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2220      	movs	r2, #32
 8003496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80034aa:	2300      	movs	r3, #0
 80034ac:	e000      	b.n	80034b0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80034ae:	2302      	movs	r3, #2
  }
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3728      	adds	r7, #40	; 0x28
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	00010004 	.word	0x00010004

080034bc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b088      	sub	sp, #32
 80034c0:	af02      	add	r7, sp, #8
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	4608      	mov	r0, r1
 80034c6:	4611      	mov	r1, r2
 80034c8:	461a      	mov	r2, r3
 80034ca:	4603      	mov	r3, r0
 80034cc:	817b      	strh	r3, [r7, #10]
 80034ce:	460b      	mov	r3, r1
 80034d0:	813b      	strh	r3, [r7, #8]
 80034d2:	4613      	mov	r3, r2
 80034d4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	6a3b      	ldr	r3, [r7, #32]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80034f2:	68f8      	ldr	r0, [r7, #12]
 80034f4:	f000 f960 	bl	80037b8 <I2C_WaitOnFlagUntilTimeout>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00d      	beq.n	800351a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003508:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800350c:	d103      	bne.n	8003516 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003514:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e05f      	b.n	80035da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800351a:	897b      	ldrh	r3, [r7, #10]
 800351c:	b2db      	uxtb	r3, r3
 800351e:	461a      	mov	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003528:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800352a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352c:	6a3a      	ldr	r2, [r7, #32]
 800352e:	492d      	ldr	r1, [pc, #180]	; (80035e4 <I2C_RequestMemoryWrite+0x128>)
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f000 f998 	bl	8003866 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d001      	beq.n	8003540 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e04c      	b.n	80035da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003540:	2300      	movs	r3, #0
 8003542:	617b      	str	r3, [r7, #20]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	617b      	str	r3, [r7, #20]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	617b      	str	r3, [r7, #20]
 8003554:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003558:	6a39      	ldr	r1, [r7, #32]
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f000 fa02 	bl	8003964 <I2C_WaitOnTXEFlagUntilTimeout>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00d      	beq.n	8003582 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356a:	2b04      	cmp	r3, #4
 800356c:	d107      	bne.n	800357e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800357c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e02b      	b.n	80035da <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003582:	88fb      	ldrh	r3, [r7, #6]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d105      	bne.n	8003594 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003588:	893b      	ldrh	r3, [r7, #8]
 800358a:	b2da      	uxtb	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	611a      	str	r2, [r3, #16]
 8003592:	e021      	b.n	80035d8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003594:	893b      	ldrh	r3, [r7, #8]
 8003596:	0a1b      	lsrs	r3, r3, #8
 8003598:	b29b      	uxth	r3, r3
 800359a:	b2da      	uxtb	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035a4:	6a39      	ldr	r1, [r7, #32]
 80035a6:	68f8      	ldr	r0, [r7, #12]
 80035a8:	f000 f9dc 	bl	8003964 <I2C_WaitOnTXEFlagUntilTimeout>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00d      	beq.n	80035ce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b6:	2b04      	cmp	r3, #4
 80035b8:	d107      	bne.n	80035ca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e005      	b.n	80035da <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035ce:	893b      	ldrh	r3, [r7, #8]
 80035d0:	b2da      	uxtb	r2, r3
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80035d8:	2300      	movs	r3, #0
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3718      	adds	r7, #24
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	00010002 	.word	0x00010002

080035e8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b088      	sub	sp, #32
 80035ec:	af02      	add	r7, sp, #8
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	4608      	mov	r0, r1
 80035f2:	4611      	mov	r1, r2
 80035f4:	461a      	mov	r2, r3
 80035f6:	4603      	mov	r3, r0
 80035f8:	817b      	strh	r3, [r7, #10]
 80035fa:	460b      	mov	r3, r1
 80035fc:	813b      	strh	r3, [r7, #8]
 80035fe:	4613      	mov	r3, r2
 8003600:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003610:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003620:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	6a3b      	ldr	r3, [r7, #32]
 8003628:	2200      	movs	r2, #0
 800362a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f000 f8c2 	bl	80037b8 <I2C_WaitOnFlagUntilTimeout>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00d      	beq.n	8003656 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003644:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003648:	d103      	bne.n	8003652 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003650:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e0aa      	b.n	80037ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003656:	897b      	ldrh	r3, [r7, #10]
 8003658:	b2db      	uxtb	r3, r3
 800365a:	461a      	mov	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003664:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003668:	6a3a      	ldr	r2, [r7, #32]
 800366a:	4952      	ldr	r1, [pc, #328]	; (80037b4 <I2C_RequestMemoryRead+0x1cc>)
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f000 f8fa 	bl	8003866 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d001      	beq.n	800367c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e097      	b.n	80037ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800367c:	2300      	movs	r3, #0
 800367e:	617b      	str	r3, [r7, #20]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	695b      	ldr	r3, [r3, #20]
 8003686:	617b      	str	r3, [r7, #20]
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	699b      	ldr	r3, [r3, #24]
 800368e:	617b      	str	r3, [r7, #20]
 8003690:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003692:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003694:	6a39      	ldr	r1, [r7, #32]
 8003696:	68f8      	ldr	r0, [r7, #12]
 8003698:	f000 f964 	bl	8003964 <I2C_WaitOnTXEFlagUntilTimeout>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00d      	beq.n	80036be <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a6:	2b04      	cmp	r3, #4
 80036a8:	d107      	bne.n	80036ba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e076      	b.n	80037ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80036be:	88fb      	ldrh	r3, [r7, #6]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d105      	bne.n	80036d0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80036c4:	893b      	ldrh	r3, [r7, #8]
 80036c6:	b2da      	uxtb	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	611a      	str	r2, [r3, #16]
 80036ce:	e021      	b.n	8003714 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80036d0:	893b      	ldrh	r3, [r7, #8]
 80036d2:	0a1b      	lsrs	r3, r3, #8
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	b2da      	uxtb	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036e0:	6a39      	ldr	r1, [r7, #32]
 80036e2:	68f8      	ldr	r0, [r7, #12]
 80036e4:	f000 f93e 	bl	8003964 <I2C_WaitOnTXEFlagUntilTimeout>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00d      	beq.n	800370a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f2:	2b04      	cmp	r3, #4
 80036f4:	d107      	bne.n	8003706 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003704:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e050      	b.n	80037ac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800370a:	893b      	ldrh	r3, [r7, #8]
 800370c:	b2da      	uxtb	r2, r3
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003714:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003716:	6a39      	ldr	r1, [r7, #32]
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f000 f923 	bl	8003964 <I2C_WaitOnTXEFlagUntilTimeout>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00d      	beq.n	8003740 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003728:	2b04      	cmp	r3, #4
 800372a:	d107      	bne.n	800373c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800373a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e035      	b.n	80037ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800374e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003752:	9300      	str	r3, [sp, #0]
 8003754:	6a3b      	ldr	r3, [r7, #32]
 8003756:	2200      	movs	r2, #0
 8003758:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800375c:	68f8      	ldr	r0, [r7, #12]
 800375e:	f000 f82b 	bl	80037b8 <I2C_WaitOnFlagUntilTimeout>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d00d      	beq.n	8003784 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003772:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003776:	d103      	bne.n	8003780 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800377e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e013      	b.n	80037ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003784:	897b      	ldrh	r3, [r7, #10]
 8003786:	b2db      	uxtb	r3, r3
 8003788:	f043 0301 	orr.w	r3, r3, #1
 800378c:	b2da      	uxtb	r2, r3
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003796:	6a3a      	ldr	r2, [r7, #32]
 8003798:	4906      	ldr	r1, [pc, #24]	; (80037b4 <I2C_RequestMemoryRead+0x1cc>)
 800379a:	68f8      	ldr	r0, [r7, #12]
 800379c:	f000 f863 	bl	8003866 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d001      	beq.n	80037aa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e000      	b.n	80037ac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3718      	adds	r7, #24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	00010002 	.word	0x00010002

080037b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	603b      	str	r3, [r7, #0]
 80037c4:	4613      	mov	r3, r2
 80037c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037c8:	e025      	b.n	8003816 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037d0:	d021      	beq.n	8003816 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037d2:	f7fe feff 	bl	80025d4 <HAL_GetTick>
 80037d6:	4602      	mov	r2, r0
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	683a      	ldr	r2, [r7, #0]
 80037de:	429a      	cmp	r2, r3
 80037e0:	d302      	bcc.n	80037e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d116      	bne.n	8003816 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2200      	movs	r2, #0
 80037ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2220      	movs	r2, #32
 80037f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003802:	f043 0220 	orr.w	r2, r3, #32
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e023      	b.n	800385e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	0c1b      	lsrs	r3, r3, #16
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b01      	cmp	r3, #1
 800381e:	d10d      	bne.n	800383c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	43da      	mvns	r2, r3
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	4013      	ands	r3, r2
 800382c:	b29b      	uxth	r3, r3
 800382e:	2b00      	cmp	r3, #0
 8003830:	bf0c      	ite	eq
 8003832:	2301      	moveq	r3, #1
 8003834:	2300      	movne	r3, #0
 8003836:	b2db      	uxtb	r3, r3
 8003838:	461a      	mov	r2, r3
 800383a:	e00c      	b.n	8003856 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	43da      	mvns	r2, r3
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	4013      	ands	r3, r2
 8003848:	b29b      	uxth	r3, r3
 800384a:	2b00      	cmp	r3, #0
 800384c:	bf0c      	ite	eq
 800384e:	2301      	moveq	r3, #1
 8003850:	2300      	movne	r3, #0
 8003852:	b2db      	uxtb	r3, r3
 8003854:	461a      	mov	r2, r3
 8003856:	79fb      	ldrb	r3, [r7, #7]
 8003858:	429a      	cmp	r2, r3
 800385a:	d0b6      	beq.n	80037ca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b084      	sub	sp, #16
 800386a:	af00      	add	r7, sp, #0
 800386c:	60f8      	str	r0, [r7, #12]
 800386e:	60b9      	str	r1, [r7, #8]
 8003870:	607a      	str	r2, [r7, #4]
 8003872:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003874:	e051      	b.n	800391a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	695b      	ldr	r3, [r3, #20]
 800387c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003880:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003884:	d123      	bne.n	80038ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003894:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800389e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2220      	movs	r2, #32
 80038aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ba:	f043 0204 	orr.w	r2, r3, #4
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e046      	b.n	800395c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038d4:	d021      	beq.n	800391a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038d6:	f7fe fe7d 	bl	80025d4 <HAL_GetTick>
 80038da:	4602      	mov	r2, r0
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	1ad3      	subs	r3, r2, r3
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d302      	bcc.n	80038ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d116      	bne.n	800391a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2200      	movs	r2, #0
 80038f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2220      	movs	r2, #32
 80038f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003906:	f043 0220 	orr.w	r2, r3, #32
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2200      	movs	r2, #0
 8003912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e020      	b.n	800395c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	0c1b      	lsrs	r3, r3, #16
 800391e:	b2db      	uxtb	r3, r3
 8003920:	2b01      	cmp	r3, #1
 8003922:	d10c      	bne.n	800393e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	695b      	ldr	r3, [r3, #20]
 800392a:	43da      	mvns	r2, r3
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	4013      	ands	r3, r2
 8003930:	b29b      	uxth	r3, r3
 8003932:	2b00      	cmp	r3, #0
 8003934:	bf14      	ite	ne
 8003936:	2301      	movne	r3, #1
 8003938:	2300      	moveq	r3, #0
 800393a:	b2db      	uxtb	r3, r3
 800393c:	e00b      	b.n	8003956 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	699b      	ldr	r3, [r3, #24]
 8003944:	43da      	mvns	r2, r3
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	4013      	ands	r3, r2
 800394a:	b29b      	uxth	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	bf14      	ite	ne
 8003950:	2301      	movne	r3, #1
 8003952:	2300      	moveq	r3, #0
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b00      	cmp	r3, #0
 8003958:	d18d      	bne.n	8003876 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800395a:	2300      	movs	r3, #0
}
 800395c:	4618      	mov	r0, r3
 800395e:	3710      	adds	r7, #16
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}

08003964 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	60b9      	str	r1, [r7, #8]
 800396e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003970:	e02d      	b.n	80039ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	f000 f8ce 	bl	8003b14 <I2C_IsAcknowledgeFailed>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e02d      	b.n	80039de <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003988:	d021      	beq.n	80039ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800398a:	f7fe fe23 	bl	80025d4 <HAL_GetTick>
 800398e:	4602      	mov	r2, r0
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	68ba      	ldr	r2, [r7, #8]
 8003996:	429a      	cmp	r2, r3
 8003998:	d302      	bcc.n	80039a0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d116      	bne.n	80039ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2220      	movs	r2, #32
 80039aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ba:	f043 0220 	orr.w	r2, r3, #32
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e007      	b.n	80039de <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039d8:	2b80      	cmp	r3, #128	; 0x80
 80039da:	d1ca      	bne.n	8003972 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3710      	adds	r7, #16
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b084      	sub	sp, #16
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	60f8      	str	r0, [r7, #12]
 80039ee:	60b9      	str	r1, [r7, #8]
 80039f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039f2:	e02d      	b.n	8003a50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039f4:	68f8      	ldr	r0, [r7, #12]
 80039f6:	f000 f88d 	bl	8003b14 <I2C_IsAcknowledgeFailed>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e02d      	b.n	8003a60 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a0a:	d021      	beq.n	8003a50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a0c:	f7fe fde2 	bl	80025d4 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	68ba      	ldr	r2, [r7, #8]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d302      	bcc.n	8003a22 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d116      	bne.n	8003a50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2200      	movs	r2, #0
 8003a26:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2220      	movs	r2, #32
 8003a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3c:	f043 0220 	orr.w	r2, r3, #32
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e007      	b.n	8003a60 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	f003 0304 	and.w	r3, r3, #4
 8003a5a:	2b04      	cmp	r3, #4
 8003a5c:	d1ca      	bne.n	80039f4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a5e:	2300      	movs	r3, #0
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3710      	adds	r7, #16
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a74:	e042      	b.n	8003afc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	695b      	ldr	r3, [r3, #20]
 8003a7c:	f003 0310 	and.w	r3, r3, #16
 8003a80:	2b10      	cmp	r3, #16
 8003a82:	d119      	bne.n	8003ab8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f06f 0210 	mvn.w	r2, #16
 8003a8c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2200      	movs	r2, #0
 8003a92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2220      	movs	r2, #32
 8003a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e029      	b.n	8003b0c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ab8:	f7fe fd8c 	bl	80025d4 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	68ba      	ldr	r2, [r7, #8]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d302      	bcc.n	8003ace <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d116      	bne.n	8003afc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2220      	movs	r2, #32
 8003ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae8:	f043 0220 	orr.w	r2, r3, #32
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e007      	b.n	8003b0c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b06:	2b40      	cmp	r3, #64	; 0x40
 8003b08:	d1b5      	bne.n	8003a76 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3710      	adds	r7, #16
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b2a:	d11b      	bne.n	8003b64 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b34:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2220      	movs	r2, #32
 8003b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b50:	f043 0204 	orr.w	r2, r3, #4
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e000      	b.n	8003b66 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr
	...

08003b74 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b088      	sub	sp, #32
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d101      	bne.n	8003b86 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e128      	b.n	8003dd8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d109      	bne.n	8003ba6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a90      	ldr	r2, [pc, #576]	; (8003de0 <HAL_I2S_Init+0x26c>)
 8003b9e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f7fe f9ad 	bl	8001f00 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2202      	movs	r2, #2
 8003baa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	69db      	ldr	r3, [r3, #28]
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	6812      	ldr	r2, [r2, #0]
 8003bb8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003bbc:	f023 030f 	bic.w	r3, r3, #15
 8003bc0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	695b      	ldr	r3, [r3, #20]
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d060      	beq.n	8003c94 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d102      	bne.n	8003be0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003bda:	2310      	movs	r3, #16
 8003bdc:	617b      	str	r3, [r7, #20]
 8003bde:	e001      	b.n	8003be4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003be0:	2320      	movs	r3, #32
 8003be2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	2b20      	cmp	r3, #32
 8003bea:	d802      	bhi.n	8003bf2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003bf2:	2001      	movs	r0, #1
 8003bf4:	f002 fc56 	bl	80064a4 <HAL_RCCEx_GetPeriphCLKFreq>
 8003bf8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c02:	d125      	bne.n	8003c50 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d010      	beq.n	8003c2e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	68fa      	ldr	r2, [r7, #12]
 8003c12:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c16:	4613      	mov	r3, r2
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	4413      	add	r3, r2
 8003c1c:	005b      	lsls	r3, r3, #1
 8003c1e:	461a      	mov	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	695b      	ldr	r3, [r3, #20]
 8003c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c28:	3305      	adds	r3, #5
 8003c2a:	613b      	str	r3, [r7, #16]
 8003c2c:	e01f      	b.n	8003c6e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	00db      	lsls	r3, r3, #3
 8003c32:	68fa      	ldr	r2, [r7, #12]
 8003c34:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c38:	4613      	mov	r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	4413      	add	r3, r2
 8003c3e:	005b      	lsls	r3, r3, #1
 8003c40:	461a      	mov	r2, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	695b      	ldr	r3, [r3, #20]
 8003c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c4a:	3305      	adds	r3, #5
 8003c4c:	613b      	str	r3, [r7, #16]
 8003c4e:	e00e      	b.n	8003c6e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003c50:	68fa      	ldr	r2, [r7, #12]
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c58:	4613      	mov	r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	4413      	add	r3, r2
 8003c5e:	005b      	lsls	r3, r3, #1
 8003c60:	461a      	mov	r2, r3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c6a:	3305      	adds	r3, #5
 8003c6c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	4a5c      	ldr	r2, [pc, #368]	; (8003de4 <HAL_I2S_Init+0x270>)
 8003c72:	fba2 2303 	umull	r2, r3, r2, r3
 8003c76:	08db      	lsrs	r3, r3, #3
 8003c78:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003c82:	693a      	ldr	r2, [r7, #16]
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	085b      	lsrs	r3, r3, #1
 8003c8a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	021b      	lsls	r3, r3, #8
 8003c90:	61bb      	str	r3, [r7, #24]
 8003c92:	e003      	b.n	8003c9c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003c94:	2302      	movs	r3, #2
 8003c96:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d902      	bls.n	8003ca8 <HAL_I2S_Init+0x134>
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	2bff      	cmp	r3, #255	; 0xff
 8003ca6:	d907      	bls.n	8003cb8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cac:	f043 0210 	orr.w	r2, r3, #16
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e08f      	b.n	8003dd8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	691a      	ldr	r2, [r3, #16]
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	ea42 0103 	orr.w	r1, r2, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	69fa      	ldr	r2, [r7, #28]
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	69db      	ldr	r3, [r3, #28]
 8003cd2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003cd6:	f023 030f 	bic.w	r3, r3, #15
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	6851      	ldr	r1, [r2, #4]
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	6892      	ldr	r2, [r2, #8]
 8003ce2:	4311      	orrs	r1, r2
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	68d2      	ldr	r2, [r2, #12]
 8003ce8:	4311      	orrs	r1, r2
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	6992      	ldr	r2, [r2, #24]
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	431a      	orrs	r2, r3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cfa:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6a1b      	ldr	r3, [r3, #32]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d161      	bne.n	8003dc8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	4a38      	ldr	r2, [pc, #224]	; (8003de8 <HAL_I2S_Init+0x274>)
 8003d08:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a37      	ldr	r2, [pc, #220]	; (8003dec <HAL_I2S_Init+0x278>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d101      	bne.n	8003d18 <HAL_I2S_Init+0x1a4>
 8003d14:	4b36      	ldr	r3, [pc, #216]	; (8003df0 <HAL_I2S_Init+0x27c>)
 8003d16:	e001      	b.n	8003d1c <HAL_I2S_Init+0x1a8>
 8003d18:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003d1c:	69db      	ldr	r3, [r3, #28]
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6812      	ldr	r2, [r2, #0]
 8003d22:	4932      	ldr	r1, [pc, #200]	; (8003dec <HAL_I2S_Init+0x278>)
 8003d24:	428a      	cmp	r2, r1
 8003d26:	d101      	bne.n	8003d2c <HAL_I2S_Init+0x1b8>
 8003d28:	4a31      	ldr	r2, [pc, #196]	; (8003df0 <HAL_I2S_Init+0x27c>)
 8003d2a:	e001      	b.n	8003d30 <HAL_I2S_Init+0x1bc>
 8003d2c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003d30:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003d34:	f023 030f 	bic.w	r3, r3, #15
 8003d38:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a2b      	ldr	r2, [pc, #172]	; (8003dec <HAL_I2S_Init+0x278>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d101      	bne.n	8003d48 <HAL_I2S_Init+0x1d4>
 8003d44:	4b2a      	ldr	r3, [pc, #168]	; (8003df0 <HAL_I2S_Init+0x27c>)
 8003d46:	e001      	b.n	8003d4c <HAL_I2S_Init+0x1d8>
 8003d48:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003d4c:	2202      	movs	r2, #2
 8003d4e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a25      	ldr	r2, [pc, #148]	; (8003dec <HAL_I2S_Init+0x278>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d101      	bne.n	8003d5e <HAL_I2S_Init+0x1ea>
 8003d5a:	4b25      	ldr	r3, [pc, #148]	; (8003df0 <HAL_I2S_Init+0x27c>)
 8003d5c:	e001      	b.n	8003d62 <HAL_I2S_Init+0x1ee>
 8003d5e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003d62:	69db      	ldr	r3, [r3, #28]
 8003d64:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d6e:	d003      	beq.n	8003d78 <HAL_I2S_Init+0x204>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d103      	bne.n	8003d80 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003d78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d7c:	613b      	str	r3, [r7, #16]
 8003d7e:	e001      	b.n	8003d84 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003d80:	2300      	movs	r3, #0
 8003d82:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003da2:	4313      	orrs	r3, r2
 8003da4:	b29a      	uxth	r2, r3
 8003da6:	897b      	ldrh	r3, [r7, #10]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003db0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a0d      	ldr	r2, [pc, #52]	; (8003dec <HAL_I2S_Init+0x278>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d101      	bne.n	8003dc0 <HAL_I2S_Init+0x24c>
 8003dbc:	4b0c      	ldr	r3, [pc, #48]	; (8003df0 <HAL_I2S_Init+0x27c>)
 8003dbe:	e001      	b.n	8003dc4 <HAL_I2S_Init+0x250>
 8003dc0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003dc4:	897a      	ldrh	r2, [r7, #10]
 8003dc6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3720      	adds	r7, #32
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	08003eeb 	.word	0x08003eeb
 8003de4:	cccccccd 	.word	0xcccccccd
 8003de8:	08004001 	.word	0x08004001
 8003dec:	40003800 	.word	0x40003800
 8003df0:	40003400 	.word	0x40003400

08003df4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003e10:	bf00      	nop
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003e24:	bf00      	nop
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3c:	881a      	ldrh	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e48:	1c9a      	adds	r2, r3, #2
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	3b01      	subs	r3, #1
 8003e56:	b29a      	uxth	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10e      	bne.n	8003e84 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003e74:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f7ff ffb8 	bl	8003df4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e84:	bf00      	nop
 8003e86:	3708      	adds	r7, #8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b082      	sub	sp, #8
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68da      	ldr	r2, [r3, #12]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e9e:	b292      	uxth	r2, r2
 8003ea0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea6:	1c9a      	adds	r2, r3, #2
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d10e      	bne.n	8003ee2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	685a      	ldr	r2, [r3, #4]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003ed2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	f7ff ff93 	bl	8003e08 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003ee2:	bf00      	nop
 8003ee4:	3708      	adds	r7, #8
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003eea:	b580      	push	{r7, lr}
 8003eec:	b086      	sub	sp, #24
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b04      	cmp	r3, #4
 8003f04:	d13a      	bne.n	8003f7c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d109      	bne.n	8003f24 <I2S_IRQHandler+0x3a>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f1a:	2b40      	cmp	r3, #64	; 0x40
 8003f1c:	d102      	bne.n	8003f24 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f7ff ffb4 	bl	8003e8c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f2a:	2b40      	cmp	r3, #64	; 0x40
 8003f2c:	d126      	bne.n	8003f7c <I2S_IRQHandler+0x92>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f003 0320 	and.w	r3, r3, #32
 8003f38:	2b20      	cmp	r3, #32
 8003f3a:	d11f      	bne.n	8003f7c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	685a      	ldr	r2, [r3, #4]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003f4a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	613b      	str	r3, [r7, #16]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	613b      	str	r3, [r7, #16]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	613b      	str	r3, [r7, #16]
 8003f60:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6e:	f043 0202 	orr.w	r2, r3, #2
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f7ff ff50 	bl	8003e1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	2b03      	cmp	r3, #3
 8003f86:	d136      	bne.n	8003ff6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d109      	bne.n	8003fa6 <I2S_IRQHandler+0xbc>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f9c:	2b80      	cmp	r3, #128	; 0x80
 8003f9e:	d102      	bne.n	8003fa6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f7ff ff45 	bl	8003e30 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	f003 0308 	and.w	r3, r3, #8
 8003fac:	2b08      	cmp	r3, #8
 8003fae:	d122      	bne.n	8003ff6 <I2S_IRQHandler+0x10c>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f003 0320 	and.w	r3, r3, #32
 8003fba:	2b20      	cmp	r3, #32
 8003fbc:	d11b      	bne.n	8003ff6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003fcc:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003fce:	2300      	movs	r3, #0
 8003fd0:	60fb      	str	r3, [r7, #12]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	60fb      	str	r3, [r7, #12]
 8003fda:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe8:	f043 0204 	orr.w	r2, r3, #4
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f7ff ff13 	bl	8003e1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003ff6:	bf00      	nop
 8003ff8:	3718      	adds	r7, #24
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
	...

08004000 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b088      	sub	sp, #32
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a92      	ldr	r2, [pc, #584]	; (8004260 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d101      	bne.n	800401e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800401a:	4b92      	ldr	r3, [pc, #584]	; (8004264 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800401c:	e001      	b.n	8004022 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800401e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a8b      	ldr	r2, [pc, #556]	; (8004260 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d101      	bne.n	800403c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004038:	4b8a      	ldr	r3, [pc, #552]	; (8004264 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800403a:	e001      	b.n	8004040 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800403c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800404c:	d004      	beq.n	8004058 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	f040 8099 	bne.w	800418a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	f003 0302 	and.w	r3, r3, #2
 800405e:	2b02      	cmp	r3, #2
 8004060:	d107      	bne.n	8004072 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004068:	2b00      	cmp	r3, #0
 800406a:	d002      	beq.n	8004072 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f000 f925 	bl	80042bc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	f003 0301 	and.w	r3, r3, #1
 8004078:	2b01      	cmp	r3, #1
 800407a:	d107      	bne.n	800408c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004082:	2b00      	cmp	r3, #0
 8004084:	d002      	beq.n	800408c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 f9c8 	bl	800441c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800408c:	69bb      	ldr	r3, [r7, #24]
 800408e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004092:	2b40      	cmp	r3, #64	; 0x40
 8004094:	d13a      	bne.n	800410c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	f003 0320 	and.w	r3, r3, #32
 800409c:	2b00      	cmp	r3, #0
 800409e:	d035      	beq.n	800410c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a6e      	ldr	r2, [pc, #440]	; (8004260 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d101      	bne.n	80040ae <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80040aa:	4b6e      	ldr	r3, [pc, #440]	; (8004264 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040ac:	e001      	b.n	80040b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80040ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80040b2:	685a      	ldr	r2, [r3, #4]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4969      	ldr	r1, [pc, #420]	; (8004260 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040ba:	428b      	cmp	r3, r1
 80040bc:	d101      	bne.n	80040c2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80040be:	4b69      	ldr	r3, [pc, #420]	; (8004264 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040c0:	e001      	b.n	80040c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80040c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80040c6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80040ca:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	685a      	ldr	r2, [r3, #4]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80040da:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80040dc:	2300      	movs	r3, #0
 80040de:	60fb      	str	r3, [r7, #12]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	60fb      	str	r3, [r7, #12]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	60fb      	str	r3, [r7, #12]
 80040f0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2201      	movs	r2, #1
 80040f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040fe:	f043 0202 	orr.w	r2, r3, #2
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f7ff fe88 	bl	8003e1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	f003 0308 	and.w	r3, r3, #8
 8004112:	2b08      	cmp	r3, #8
 8004114:	f040 80c3 	bne.w	800429e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	f003 0320 	and.w	r3, r3, #32
 800411e:	2b00      	cmp	r3, #0
 8004120:	f000 80bd 	beq.w	800429e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	685a      	ldr	r2, [r3, #4]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004132:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a49      	ldr	r2, [pc, #292]	; (8004260 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d101      	bne.n	8004142 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800413e:	4b49      	ldr	r3, [pc, #292]	; (8004264 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004140:	e001      	b.n	8004146 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004142:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004146:	685a      	ldr	r2, [r3, #4]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4944      	ldr	r1, [pc, #272]	; (8004260 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800414e:	428b      	cmp	r3, r1
 8004150:	d101      	bne.n	8004156 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004152:	4b44      	ldr	r3, [pc, #272]	; (8004264 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004154:	e001      	b.n	800415a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004156:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800415a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800415e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004160:	2300      	movs	r3, #0
 8004162:	60bb      	str	r3, [r7, #8]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	60bb      	str	r3, [r7, #8]
 800416c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2201      	movs	r2, #1
 8004172:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800417a:	f043 0204 	orr.w	r2, r3, #4
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f7ff fe4a 	bl	8003e1c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004188:	e089      	b.n	800429e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b02      	cmp	r3, #2
 8004192:	d107      	bne.n	80041a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800419a:	2b00      	cmp	r3, #0
 800419c:	d002      	beq.n	80041a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 f8be 	bl	8004320 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	f003 0301 	and.w	r3, r3, #1
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d107      	bne.n	80041be <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d002      	beq.n	80041be <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f000 f8fd 	bl	80043b8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041c4:	2b40      	cmp	r3, #64	; 0x40
 80041c6:	d12f      	bne.n	8004228 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	f003 0320 	and.w	r3, r3, #32
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d02a      	beq.n	8004228 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	685a      	ldr	r2, [r3, #4]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80041e0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a1e      	ldr	r2, [pc, #120]	; (8004260 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d101      	bne.n	80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80041ec:	4b1d      	ldr	r3, [pc, #116]	; (8004264 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041ee:	e001      	b.n	80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80041f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4919      	ldr	r1, [pc, #100]	; (8004260 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041fc:	428b      	cmp	r3, r1
 80041fe:	d101      	bne.n	8004204 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004200:	4b18      	ldr	r3, [pc, #96]	; (8004264 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004202:	e001      	b.n	8004208 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004204:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004208:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800420c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2201      	movs	r2, #1
 8004212:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800421a:	f043 0202 	orr.w	r2, r3, #2
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f7ff fdfa 	bl	8003e1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	f003 0308 	and.w	r3, r3, #8
 800422e:	2b08      	cmp	r3, #8
 8004230:	d136      	bne.n	80042a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	f003 0320 	and.w	r3, r3, #32
 8004238:	2b00      	cmp	r3, #0
 800423a:	d031      	beq.n	80042a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a07      	ldr	r2, [pc, #28]	; (8004260 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d101      	bne.n	800424a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004246:	4b07      	ldr	r3, [pc, #28]	; (8004264 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004248:	e001      	b.n	800424e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800424a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800424e:	685a      	ldr	r2, [r3, #4]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4902      	ldr	r1, [pc, #8]	; (8004260 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004256:	428b      	cmp	r3, r1
 8004258:	d106      	bne.n	8004268 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800425a:	4b02      	ldr	r3, [pc, #8]	; (8004264 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800425c:	e006      	b.n	800426c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800425e:	bf00      	nop
 8004260:	40003800 	.word	0x40003800
 8004264:	40003400 	.word	0x40003400
 8004268:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800426c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004270:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004280:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800428e:	f043 0204 	orr.w	r2, r3, #4
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f7ff fdc0 	bl	8003e1c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800429c:	e000      	b.n	80042a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800429e:	bf00      	nop
}
 80042a0:	bf00      	nop
 80042a2:	3720      	adds	r7, #32
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b083      	sub	sp, #12
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80042b0:	bf00      	nop
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c8:	1c99      	adds	r1, r3, #2
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	6251      	str	r1, [r2, #36]	; 0x24
 80042ce:	881a      	ldrh	r2, [r3, #0]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042da:	b29b      	uxth	r3, r3
 80042dc:	3b01      	subs	r3, #1
 80042de:	b29a      	uxth	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d113      	bne.n	8004316 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	685a      	ldr	r2, [r3, #4]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80042fc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004302:	b29b      	uxth	r3, r3
 8004304:	2b00      	cmp	r3, #0
 8004306:	d106      	bne.n	8004316 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff ffc9 	bl	80042a8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004316:	bf00      	nop
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
	...

08004320 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b082      	sub	sp, #8
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432c:	1c99      	adds	r1, r3, #2
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	6251      	str	r1, [r2, #36]	; 0x24
 8004332:	8819      	ldrh	r1, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a1d      	ldr	r2, [pc, #116]	; (80043b0 <I2SEx_TxISR_I2SExt+0x90>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d101      	bne.n	8004342 <I2SEx_TxISR_I2SExt+0x22>
 800433e:	4b1d      	ldr	r3, [pc, #116]	; (80043b4 <I2SEx_TxISR_I2SExt+0x94>)
 8004340:	e001      	b.n	8004346 <I2SEx_TxISR_I2SExt+0x26>
 8004342:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004346:	460a      	mov	r2, r1
 8004348:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800434e:	b29b      	uxth	r3, r3
 8004350:	3b01      	subs	r3, #1
 8004352:	b29a      	uxth	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800435c:	b29b      	uxth	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d121      	bne.n	80043a6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a12      	ldr	r2, [pc, #72]	; (80043b0 <I2SEx_TxISR_I2SExt+0x90>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d101      	bne.n	8004370 <I2SEx_TxISR_I2SExt+0x50>
 800436c:	4b11      	ldr	r3, [pc, #68]	; (80043b4 <I2SEx_TxISR_I2SExt+0x94>)
 800436e:	e001      	b.n	8004374 <I2SEx_TxISR_I2SExt+0x54>
 8004370:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	490d      	ldr	r1, [pc, #52]	; (80043b0 <I2SEx_TxISR_I2SExt+0x90>)
 800437c:	428b      	cmp	r3, r1
 800437e:	d101      	bne.n	8004384 <I2SEx_TxISR_I2SExt+0x64>
 8004380:	4b0c      	ldr	r3, [pc, #48]	; (80043b4 <I2SEx_TxISR_I2SExt+0x94>)
 8004382:	e001      	b.n	8004388 <I2SEx_TxISR_I2SExt+0x68>
 8004384:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004388:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800438c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004392:	b29b      	uxth	r3, r3
 8004394:	2b00      	cmp	r3, #0
 8004396:	d106      	bne.n	80043a6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f7ff ff81 	bl	80042a8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043a6:	bf00      	nop
 80043a8:	3708      	adds	r7, #8
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	40003800 	.word	0x40003800
 80043b4:	40003400 	.word	0x40003400

080043b8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68d8      	ldr	r0, [r3, #12]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ca:	1c99      	adds	r1, r3, #2
 80043cc:	687a      	ldr	r2, [r7, #4]
 80043ce:	62d1      	str	r1, [r2, #44]	; 0x2c
 80043d0:	b282      	uxth	r2, r0
 80043d2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80043d8:	b29b      	uxth	r3, r3
 80043da:	3b01      	subs	r3, #1
 80043dc:	b29a      	uxth	r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d113      	bne.n	8004414 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	685a      	ldr	r2, [r3, #4]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80043fa:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004400:	b29b      	uxth	r3, r3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d106      	bne.n	8004414 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f7ff ff4a 	bl	80042a8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004414:	bf00      	nop
 8004416:	3708      	adds	r7, #8
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b082      	sub	sp, #8
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a20      	ldr	r2, [pc, #128]	; (80044ac <I2SEx_RxISR_I2SExt+0x90>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d101      	bne.n	8004432 <I2SEx_RxISR_I2SExt+0x16>
 800442e:	4b20      	ldr	r3, [pc, #128]	; (80044b0 <I2SEx_RxISR_I2SExt+0x94>)
 8004430:	e001      	b.n	8004436 <I2SEx_RxISR_I2SExt+0x1a>
 8004432:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004436:	68d8      	ldr	r0, [r3, #12]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800443c:	1c99      	adds	r1, r3, #2
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004442:	b282      	uxth	r2, r0
 8004444:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800444a:	b29b      	uxth	r3, r3
 800444c:	3b01      	subs	r3, #1
 800444e:	b29a      	uxth	r2, r3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004458:	b29b      	uxth	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d121      	bne.n	80044a2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a12      	ldr	r2, [pc, #72]	; (80044ac <I2SEx_RxISR_I2SExt+0x90>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d101      	bne.n	800446c <I2SEx_RxISR_I2SExt+0x50>
 8004468:	4b11      	ldr	r3, [pc, #68]	; (80044b0 <I2SEx_RxISR_I2SExt+0x94>)
 800446a:	e001      	b.n	8004470 <I2SEx_RxISR_I2SExt+0x54>
 800446c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004470:	685a      	ldr	r2, [r3, #4]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	490d      	ldr	r1, [pc, #52]	; (80044ac <I2SEx_RxISR_I2SExt+0x90>)
 8004478:	428b      	cmp	r3, r1
 800447a:	d101      	bne.n	8004480 <I2SEx_RxISR_I2SExt+0x64>
 800447c:	4b0c      	ldr	r3, [pc, #48]	; (80044b0 <I2SEx_RxISR_I2SExt+0x94>)
 800447e:	e001      	b.n	8004484 <I2SEx_RxISR_I2SExt+0x68>
 8004480:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004484:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004488:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800448e:	b29b      	uxth	r3, r3
 8004490:	2b00      	cmp	r3, #0
 8004492:	d106      	bne.n	80044a2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f7ff ff03 	bl	80042a8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80044a2:	bf00      	nop
 80044a4:	3708      	adds	r7, #8
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	40003800 	.word	0x40003800
 80044b0:	40003400 	.word	0x40003400

080044b4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80044b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044b6:	b08f      	sub	sp, #60	; 0x3c
 80044b8:	af0a      	add	r7, sp, #40	; 0x28
 80044ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d101      	bne.n	80044c6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e10f      	b.n	80046e6 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d106      	bne.n	80044e6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f006 feb3 	bl	800b24c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2203      	movs	r2, #3
 80044ea:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d102      	bne.n	8004500 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4618      	mov	r0, r3
 8004506:	f003 f99a 	bl	800783e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	603b      	str	r3, [r7, #0]
 8004510:	687e      	ldr	r6, [r7, #4]
 8004512:	466d      	mov	r5, sp
 8004514:	f106 0410 	add.w	r4, r6, #16
 8004518:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800451a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800451c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800451e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004520:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004524:	e885 0003 	stmia.w	r5, {r0, r1}
 8004528:	1d33      	adds	r3, r6, #4
 800452a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800452c:	6838      	ldr	r0, [r7, #0]
 800452e:	f003 f871 	bl	8007614 <USB_CoreInit>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d005      	beq.n	8004544 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2202      	movs	r2, #2
 800453c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e0d0      	b.n	80046e6 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	2100      	movs	r1, #0
 800454a:	4618      	mov	r0, r3
 800454c:	f003 f988 	bl	8007860 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004550:	2300      	movs	r3, #0
 8004552:	73fb      	strb	r3, [r7, #15]
 8004554:	e04a      	b.n	80045ec <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004556:	7bfa      	ldrb	r2, [r7, #15]
 8004558:	6879      	ldr	r1, [r7, #4]
 800455a:	4613      	mov	r3, r2
 800455c:	00db      	lsls	r3, r3, #3
 800455e:	4413      	add	r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	440b      	add	r3, r1
 8004564:	333d      	adds	r3, #61	; 0x3d
 8004566:	2201      	movs	r2, #1
 8004568:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800456a:	7bfa      	ldrb	r2, [r7, #15]
 800456c:	6879      	ldr	r1, [r7, #4]
 800456e:	4613      	mov	r3, r2
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	4413      	add	r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	440b      	add	r3, r1
 8004578:	333c      	adds	r3, #60	; 0x3c
 800457a:	7bfa      	ldrb	r2, [r7, #15]
 800457c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800457e:	7bfa      	ldrb	r2, [r7, #15]
 8004580:	7bfb      	ldrb	r3, [r7, #15]
 8004582:	b298      	uxth	r0, r3
 8004584:	6879      	ldr	r1, [r7, #4]
 8004586:	4613      	mov	r3, r2
 8004588:	00db      	lsls	r3, r3, #3
 800458a:	4413      	add	r3, r2
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	440b      	add	r3, r1
 8004590:	3344      	adds	r3, #68	; 0x44
 8004592:	4602      	mov	r2, r0
 8004594:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004596:	7bfa      	ldrb	r2, [r7, #15]
 8004598:	6879      	ldr	r1, [r7, #4]
 800459a:	4613      	mov	r3, r2
 800459c:	00db      	lsls	r3, r3, #3
 800459e:	4413      	add	r3, r2
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	440b      	add	r3, r1
 80045a4:	3340      	adds	r3, #64	; 0x40
 80045a6:	2200      	movs	r2, #0
 80045a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80045aa:	7bfa      	ldrb	r2, [r7, #15]
 80045ac:	6879      	ldr	r1, [r7, #4]
 80045ae:	4613      	mov	r3, r2
 80045b0:	00db      	lsls	r3, r3, #3
 80045b2:	4413      	add	r3, r2
 80045b4:	009b      	lsls	r3, r3, #2
 80045b6:	440b      	add	r3, r1
 80045b8:	3348      	adds	r3, #72	; 0x48
 80045ba:	2200      	movs	r2, #0
 80045bc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80045be:	7bfa      	ldrb	r2, [r7, #15]
 80045c0:	6879      	ldr	r1, [r7, #4]
 80045c2:	4613      	mov	r3, r2
 80045c4:	00db      	lsls	r3, r3, #3
 80045c6:	4413      	add	r3, r2
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	440b      	add	r3, r1
 80045cc:	334c      	adds	r3, #76	; 0x4c
 80045ce:	2200      	movs	r2, #0
 80045d0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80045d2:	7bfa      	ldrb	r2, [r7, #15]
 80045d4:	6879      	ldr	r1, [r7, #4]
 80045d6:	4613      	mov	r3, r2
 80045d8:	00db      	lsls	r3, r3, #3
 80045da:	4413      	add	r3, r2
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	440b      	add	r3, r1
 80045e0:	3354      	adds	r3, #84	; 0x54
 80045e2:	2200      	movs	r2, #0
 80045e4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045e6:	7bfb      	ldrb	r3, [r7, #15]
 80045e8:	3301      	adds	r3, #1
 80045ea:	73fb      	strb	r3, [r7, #15]
 80045ec:	7bfa      	ldrb	r2, [r7, #15]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d3af      	bcc.n	8004556 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045f6:	2300      	movs	r3, #0
 80045f8:	73fb      	strb	r3, [r7, #15]
 80045fa:	e044      	b.n	8004686 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80045fc:	7bfa      	ldrb	r2, [r7, #15]
 80045fe:	6879      	ldr	r1, [r7, #4]
 8004600:	4613      	mov	r3, r2
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	4413      	add	r3, r2
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	440b      	add	r3, r1
 800460a:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800460e:	2200      	movs	r2, #0
 8004610:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004612:	7bfa      	ldrb	r2, [r7, #15]
 8004614:	6879      	ldr	r1, [r7, #4]
 8004616:	4613      	mov	r3, r2
 8004618:	00db      	lsls	r3, r3, #3
 800461a:	4413      	add	r3, r2
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	440b      	add	r3, r1
 8004620:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004624:	7bfa      	ldrb	r2, [r7, #15]
 8004626:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004628:	7bfa      	ldrb	r2, [r7, #15]
 800462a:	6879      	ldr	r1, [r7, #4]
 800462c:	4613      	mov	r3, r2
 800462e:	00db      	lsls	r3, r3, #3
 8004630:	4413      	add	r3, r2
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	440b      	add	r3, r1
 8004636:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800463a:	2200      	movs	r2, #0
 800463c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800463e:	7bfa      	ldrb	r2, [r7, #15]
 8004640:	6879      	ldr	r1, [r7, #4]
 8004642:	4613      	mov	r3, r2
 8004644:	00db      	lsls	r3, r3, #3
 8004646:	4413      	add	r3, r2
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	440b      	add	r3, r1
 800464c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004650:	2200      	movs	r2, #0
 8004652:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004654:	7bfa      	ldrb	r2, [r7, #15]
 8004656:	6879      	ldr	r1, [r7, #4]
 8004658:	4613      	mov	r3, r2
 800465a:	00db      	lsls	r3, r3, #3
 800465c:	4413      	add	r3, r2
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	440b      	add	r3, r1
 8004662:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004666:	2200      	movs	r2, #0
 8004668:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800466a:	7bfa      	ldrb	r2, [r7, #15]
 800466c:	6879      	ldr	r1, [r7, #4]
 800466e:	4613      	mov	r3, r2
 8004670:	00db      	lsls	r3, r3, #3
 8004672:	4413      	add	r3, r2
 8004674:	009b      	lsls	r3, r3, #2
 8004676:	440b      	add	r3, r1
 8004678:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800467c:	2200      	movs	r2, #0
 800467e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004680:	7bfb      	ldrb	r3, [r7, #15]
 8004682:	3301      	adds	r3, #1
 8004684:	73fb      	strb	r3, [r7, #15]
 8004686:	7bfa      	ldrb	r2, [r7, #15]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	429a      	cmp	r2, r3
 800468e:	d3b5      	bcc.n	80045fc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	603b      	str	r3, [r7, #0]
 8004696:	687e      	ldr	r6, [r7, #4]
 8004698:	466d      	mov	r5, sp
 800469a:	f106 0410 	add.w	r4, r6, #16
 800469e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046a6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80046aa:	e885 0003 	stmia.w	r5, {r0, r1}
 80046ae:	1d33      	adds	r3, r6, #4
 80046b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046b2:	6838      	ldr	r0, [r7, #0]
 80046b4:	f003 f920 	bl	80078f8 <USB_DevInit>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d005      	beq.n	80046ca <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2202      	movs	r2, #2
 80046c2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e00d      	b.n	80046e6 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4618      	mov	r0, r3
 80046e0:	f004 fa6f 	bl	8008bc2 <USB_DevDisconnect>

  return HAL_OK;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3714      	adds	r7, #20
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

080046ee <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80046ee:	b580      	push	{r7, lr}
 80046f0:	b084      	sub	sp, #16
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004702:	2b01      	cmp	r3, #1
 8004704:	d101      	bne.n	800470a <HAL_PCD_Start+0x1c>
 8004706:	2302      	movs	r3, #2
 8004708:	e020      	b.n	800474c <HAL_PCD_Start+0x5e>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2201      	movs	r2, #1
 800470e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004716:	2b01      	cmp	r3, #1
 8004718:	d109      	bne.n	800472e <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800471e:	2b01      	cmp	r3, #1
 8004720:	d005      	beq.n	800472e <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004726:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4618      	mov	r0, r3
 8004734:	f003 f872 	bl	800781c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4618      	mov	r0, r3
 800473e:	f004 fa1f 	bl	8008b80 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3710      	adds	r7, #16
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004754:	b590      	push	{r4, r7, lr}
 8004756:	b08d      	sub	sp, #52	; 0x34
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004762:	6a3b      	ldr	r3, [r7, #32]
 8004764:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4618      	mov	r0, r3
 800476c:	f004 fadd 	bl	8008d2a <USB_GetMode>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	f040 848a 	bne.w	800508c <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4618      	mov	r0, r3
 800477e:	f004 fa41 	bl	8008c04 <USB_ReadInterrupts>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	f000 8480 	beq.w	800508a <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	0a1b      	lsrs	r3, r3, #8
 8004794:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4618      	mov	r0, r3
 80047a4:	f004 fa2e 	bl	8008c04 <USB_ReadInterrupts>
 80047a8:	4603      	mov	r3, r0
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d107      	bne.n	80047c2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	695a      	ldr	r2, [r3, #20]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f002 0202 	and.w	r2, r2, #2
 80047c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4618      	mov	r0, r3
 80047c8:	f004 fa1c 	bl	8008c04 <USB_ReadInterrupts>
 80047cc:	4603      	mov	r3, r0
 80047ce:	f003 0310 	and.w	r3, r3, #16
 80047d2:	2b10      	cmp	r3, #16
 80047d4:	d161      	bne.n	800489a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	699a      	ldr	r2, [r3, #24]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 0210 	bic.w	r2, r2, #16
 80047e4:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80047e6:	6a3b      	ldr	r3, [r7, #32]
 80047e8:	6a1b      	ldr	r3, [r3, #32]
 80047ea:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80047ec:	69bb      	ldr	r3, [r7, #24]
 80047ee:	f003 020f 	and.w	r2, r3, #15
 80047f2:	4613      	mov	r3, r2
 80047f4:	00db      	lsls	r3, r3, #3
 80047f6:	4413      	add	r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	4413      	add	r3, r2
 8004802:	3304      	adds	r3, #4
 8004804:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	0c5b      	lsrs	r3, r3, #17
 800480a:	f003 030f 	and.w	r3, r3, #15
 800480e:	2b02      	cmp	r3, #2
 8004810:	d124      	bne.n	800485c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004818:	4013      	ands	r3, r2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d035      	beq.n	800488a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	091b      	lsrs	r3, r3, #4
 8004826:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004828:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800482c:	b29b      	uxth	r3, r3
 800482e:	461a      	mov	r2, r3
 8004830:	6a38      	ldr	r0, [r7, #32]
 8004832:	f004 f853 	bl	80088dc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	691a      	ldr	r2, [r3, #16]
 800483a:	69bb      	ldr	r3, [r7, #24]
 800483c:	091b      	lsrs	r3, r3, #4
 800483e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004842:	441a      	add	r2, r3
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	6a1a      	ldr	r2, [r3, #32]
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	091b      	lsrs	r3, r3, #4
 8004850:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004854:	441a      	add	r2, r3
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	621a      	str	r2, [r3, #32]
 800485a:	e016      	b.n	800488a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	0c5b      	lsrs	r3, r3, #17
 8004860:	f003 030f 	and.w	r3, r3, #15
 8004864:	2b06      	cmp	r3, #6
 8004866:	d110      	bne.n	800488a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800486e:	2208      	movs	r2, #8
 8004870:	4619      	mov	r1, r3
 8004872:	6a38      	ldr	r0, [r7, #32]
 8004874:	f004 f832 	bl	80088dc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	6a1a      	ldr	r2, [r3, #32]
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	091b      	lsrs	r3, r3, #4
 8004880:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004884:	441a      	add	r2, r3
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	699a      	ldr	r2, [r3, #24]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f042 0210 	orr.w	r2, r2, #16
 8004898:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4618      	mov	r0, r3
 80048a0:	f004 f9b0 	bl	8008c04 <USB_ReadInterrupts>
 80048a4:	4603      	mov	r3, r0
 80048a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048aa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80048ae:	f040 80a7 	bne.w	8004a00 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80048b2:	2300      	movs	r3, #0
 80048b4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f004 f9b5 	bl	8008c2a <USB_ReadDevAllOutEpInterrupt>
 80048c0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80048c2:	e099      	b.n	80049f8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80048c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c6:	f003 0301 	and.w	r3, r3, #1
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	f000 808e 	beq.w	80049ec <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048d6:	b2d2      	uxtb	r2, r2
 80048d8:	4611      	mov	r1, r2
 80048da:	4618      	mov	r0, r3
 80048dc:	f004 f9d9 	bl	8008c92 <USB_ReadDevOutEPInterrupt>
 80048e0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	f003 0301 	and.w	r3, r3, #1
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d00c      	beq.n	8004906 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80048ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ee:	015a      	lsls	r2, r3, #5
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	4413      	add	r3, r2
 80048f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048f8:	461a      	mov	r2, r3
 80048fa:	2301      	movs	r3, #1
 80048fc:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80048fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f000 fec3 	bl	800568c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	f003 0308 	and.w	r3, r3, #8
 800490c:	2b00      	cmp	r3, #0
 800490e:	d00c      	beq.n	800492a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004912:	015a      	lsls	r2, r3, #5
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	4413      	add	r3, r2
 8004918:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800491c:	461a      	mov	r2, r3
 800491e:	2308      	movs	r3, #8
 8004920:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004922:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f000 ff99 	bl	800585c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	f003 0310 	and.w	r3, r3, #16
 8004930:	2b00      	cmp	r3, #0
 8004932:	d008      	beq.n	8004946 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004936:	015a      	lsls	r2, r3, #5
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	4413      	add	r3, r2
 800493c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004940:	461a      	mov	r2, r3
 8004942:	2310      	movs	r3, #16
 8004944:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	f003 0302 	and.w	r3, r3, #2
 800494c:	2b00      	cmp	r3, #0
 800494e:	d030      	beq.n	80049b2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004950:	6a3b      	ldr	r3, [r7, #32]
 8004952:	695b      	ldr	r3, [r3, #20]
 8004954:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004958:	2b80      	cmp	r3, #128	; 0x80
 800495a:	d109      	bne.n	8004970 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	69fa      	ldr	r2, [r7, #28]
 8004966:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800496a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800496e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004972:	4613      	mov	r3, r2
 8004974:	00db      	lsls	r3, r3, #3
 8004976:	4413      	add	r3, r2
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	4413      	add	r3, r2
 8004982:	3304      	adds	r3, #4
 8004984:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	78db      	ldrb	r3, [r3, #3]
 800498a:	2b01      	cmp	r3, #1
 800498c:	d108      	bne.n	80049a0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	2200      	movs	r2, #0
 8004992:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004996:	b2db      	uxtb	r3, r3
 8004998:	4619      	mov	r1, r3
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f006 fd5c 	bl	800b458 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80049a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a2:	015a      	lsls	r2, r3, #5
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	4413      	add	r3, r2
 80049a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049ac:	461a      	mov	r2, r3
 80049ae:	2302      	movs	r3, #2
 80049b0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	f003 0320 	and.w	r3, r3, #32
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d008      	beq.n	80049ce <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80049bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049be:	015a      	lsls	r2, r3, #5
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	4413      	add	r3, r2
 80049c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049c8:	461a      	mov	r2, r3
 80049ca:	2320      	movs	r3, #32
 80049cc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d009      	beq.n	80049ec <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80049d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049da:	015a      	lsls	r2, r3, #5
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	4413      	add	r3, r2
 80049e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049e4:	461a      	mov	r2, r3
 80049e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80049ea:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80049ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ee:	3301      	adds	r3, #1
 80049f0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80049f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f4:	085b      	lsrs	r3, r3, #1
 80049f6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80049f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	f47f af62 	bne.w	80048c4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4618      	mov	r0, r3
 8004a06:	f004 f8fd 	bl	8008c04 <USB_ReadInterrupts>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a10:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004a14:	f040 80db 	bne.w	8004bce <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f004 f91e 	bl	8008c5e <USB_ReadDevAllInEpInterrupt>
 8004a22:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004a24:	2300      	movs	r3, #0
 8004a26:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004a28:	e0cd      	b.n	8004bc6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a2c:	f003 0301 	and.w	r3, r3, #1
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	f000 80c2 	beq.w	8004bba <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a3c:	b2d2      	uxtb	r2, r2
 8004a3e:	4611      	mov	r1, r2
 8004a40:	4618      	mov	r0, r3
 8004a42:	f004 f944 	bl	8008cce <USB_ReadDevInEPInterrupt>
 8004a46:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d057      	beq.n	8004b02 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a54:	f003 030f 	and.w	r3, r3, #15
 8004a58:	2201      	movs	r2, #1
 8004a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	43db      	mvns	r3, r3
 8004a6c:	69f9      	ldr	r1, [r7, #28]
 8004a6e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004a72:	4013      	ands	r3, r2
 8004a74:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a78:	015a      	lsls	r2, r3, #5
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	4413      	add	r3, r2
 8004a7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a82:	461a      	mov	r2, r3
 8004a84:	2301      	movs	r3, #1
 8004a86:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d132      	bne.n	8004af6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004a90:	6879      	ldr	r1, [r7, #4]
 8004a92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a94:	4613      	mov	r3, r2
 8004a96:	00db      	lsls	r3, r3, #3
 8004a98:	4413      	add	r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	440b      	add	r3, r1
 8004a9e:	334c      	adds	r3, #76	; 0x4c
 8004aa0:	6819      	ldr	r1, [r3, #0]
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	00db      	lsls	r3, r3, #3
 8004aaa:	4413      	add	r3, r2
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	4403      	add	r3, r0
 8004ab0:	3348      	adds	r3, #72	; 0x48
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4419      	add	r1, r3
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aba:	4613      	mov	r3, r2
 8004abc:	00db      	lsls	r3, r3, #3
 8004abe:	4413      	add	r3, r2
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	4403      	add	r3, r0
 8004ac4:	334c      	adds	r3, #76	; 0x4c
 8004ac6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d113      	bne.n	8004af6 <HAL_PCD_IRQHandler+0x3a2>
 8004ace:	6879      	ldr	r1, [r7, #4]
 8004ad0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	00db      	lsls	r3, r3, #3
 8004ad6:	4413      	add	r3, r2
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	440b      	add	r3, r1
 8004adc:	3354      	adds	r3, #84	; 0x54
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d108      	bne.n	8004af6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6818      	ldr	r0, [r3, #0]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004aee:	461a      	mov	r2, r3
 8004af0:	2101      	movs	r1, #1
 8004af2:	f004 f94b 	bl	8008d8c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	4619      	mov	r1, r3
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f006 fc26 	bl	800b34e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	f003 0308 	and.w	r3, r3, #8
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d008      	beq.n	8004b1e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0e:	015a      	lsls	r2, r3, #5
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	4413      	add	r3, r2
 8004b14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b18:	461a      	mov	r2, r3
 8004b1a:	2308      	movs	r3, #8
 8004b1c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	f003 0310 	and.w	r3, r3, #16
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d008      	beq.n	8004b3a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2a:	015a      	lsls	r2, r3, #5
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	4413      	add	r3, r2
 8004b30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b34:	461a      	mov	r2, r3
 8004b36:	2310      	movs	r3, #16
 8004b38:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d008      	beq.n	8004b56 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b46:	015a      	lsls	r2, r3, #5
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	4413      	add	r3, r2
 8004b4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b50:	461a      	mov	r2, r3
 8004b52:	2340      	movs	r3, #64	; 0x40
 8004b54:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	f003 0302 	and.w	r3, r3, #2
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d023      	beq.n	8004ba8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004b60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004b62:	6a38      	ldr	r0, [r7, #32]
 8004b64:	f003 f82c 	bl	8007bc0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004b68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	00db      	lsls	r3, r3, #3
 8004b6e:	4413      	add	r3, r2
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	3338      	adds	r3, #56	; 0x38
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	4413      	add	r3, r2
 8004b78:	3304      	adds	r3, #4
 8004b7a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	78db      	ldrb	r3, [r3, #3]
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d108      	bne.n	8004b96 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	2200      	movs	r2, #0
 8004b88:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	4619      	mov	r1, r3
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f006 fc73 	bl	800b47c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b98:	015a      	lsls	r2, r3, #5
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	4413      	add	r3, r2
 8004b9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d003      	beq.n	8004bba <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004bb2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f000 fcdb 	bl	8005570 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bbc:	3301      	adds	r3, #1
 8004bbe:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc2:	085b      	lsrs	r3, r3, #1
 8004bc4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f47f af2e 	bne.w	8004a2a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f004 f816 	bl	8008c04 <USB_ReadInterrupts>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004bde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004be2:	d122      	bne.n	8004c2a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	69fa      	ldr	r2, [r7, #28]
 8004bee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bf2:	f023 0301 	bic.w	r3, r3, #1
 8004bf6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d108      	bne.n	8004c14 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004c0a:	2100      	movs	r1, #0
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f000 fec3 	bl	8005998 <HAL_PCDEx_LPM_Callback>
 8004c12:	e002      	b.n	8004c1a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f006 fc11 	bl	800b43c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	695a      	ldr	r2, [r3, #20]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004c28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f003 ffe8 	bl	8008c04 <USB_ReadInterrupts>
 8004c34:	4603      	mov	r3, r0
 8004c36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c3e:	d112      	bne.n	8004c66 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f003 0301 	and.w	r3, r3, #1
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d102      	bne.n	8004c56 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f006 fbcd 	bl	800b3f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	695a      	ldr	r2, [r3, #20]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004c64:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f003 ffca 	bl	8008c04 <USB_ReadInterrupts>
 8004c70:	4603      	mov	r3, r0
 8004c72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c7a:	f040 80b7 	bne.w	8004dec <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	69fa      	ldr	r2, [r7, #28]
 8004c88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c8c:	f023 0301 	bic.w	r3, r3, #1
 8004c90:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2110      	movs	r1, #16
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f002 ff91 	bl	8007bc0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ca2:	e046      	b.n	8004d32 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ca6:	015a      	lsls	r2, r3, #5
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	4413      	add	r3, r2
 8004cac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004cb6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cba:	015a      	lsls	r2, r3, #5
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	4413      	add	r3, r2
 8004cc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004cc8:	0151      	lsls	r1, r2, #5
 8004cca:	69fa      	ldr	r2, [r7, #28]
 8004ccc:	440a      	add	r2, r1
 8004cce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004cd2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004cd6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cda:	015a      	lsls	r2, r3, #5
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	4413      	add	r3, r2
 8004ce0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004cea:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cee:	015a      	lsls	r2, r3, #5
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	4413      	add	r3, r2
 8004cf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004cfc:	0151      	lsls	r1, r2, #5
 8004cfe:	69fa      	ldr	r2, [r7, #28]
 8004d00:	440a      	add	r2, r1
 8004d02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d06:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004d0a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d0e:	015a      	lsls	r2, r3, #5
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	4413      	add	r3, r2
 8004d14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d1c:	0151      	lsls	r1, r2, #5
 8004d1e:	69fa      	ldr	r2, [r7, #28]
 8004d20:	440a      	add	r2, r1
 8004d22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d26:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004d2a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d2e:	3301      	adds	r3, #1
 8004d30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d3b3      	bcc.n	8004ca4 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004d3c:	69fb      	ldr	r3, [r7, #28]
 8004d3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d42:	69db      	ldr	r3, [r3, #28]
 8004d44:	69fa      	ldr	r2, [r7, #28]
 8004d46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d4a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004d4e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d016      	beq.n	8004d86 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004d58:	69fb      	ldr	r3, [r7, #28]
 8004d5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d62:	69fa      	ldr	r2, [r7, #28]
 8004d64:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d68:	f043 030b 	orr.w	r3, r3, #11
 8004d6c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d78:	69fa      	ldr	r2, [r7, #28]
 8004d7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d7e:	f043 030b 	orr.w	r3, r3, #11
 8004d82:	6453      	str	r3, [r2, #68]	; 0x44
 8004d84:	e015      	b.n	8004db2 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d8c:	695b      	ldr	r3, [r3, #20]
 8004d8e:	69fa      	ldr	r2, [r7, #28]
 8004d90:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004d98:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004d9c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	69fa      	ldr	r2, [r7, #28]
 8004da8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004dac:	f043 030b 	orr.w	r3, r3, #11
 8004db0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	69fa      	ldr	r2, [r7, #28]
 8004dbc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004dc0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004dc4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6818      	ldr	r0, [r3, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	f003 ffd8 	bl	8008d8c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	695a      	ldr	r2, [r3, #20]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004dea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4618      	mov	r0, r3
 8004df2:	f003 ff07 	bl	8008c04 <USB_ReadInterrupts>
 8004df6:	4603      	mov	r3, r0
 8004df8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004dfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e00:	d124      	bne.n	8004e4c <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4618      	mov	r0, r3
 8004e08:	f003 ff9d 	bl	8008d46 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4618      	mov	r0, r3
 8004e12:	f002 ff52 	bl	8007cba <USB_GetDevSpeed>
 8004e16:	4603      	mov	r3, r0
 8004e18:	461a      	mov	r2, r3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681c      	ldr	r4, [r3, #0]
 8004e22:	f001 fa29 	bl	8006278 <HAL_RCC_GetHCLKFreq>
 8004e26:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	461a      	mov	r2, r3
 8004e30:	4620      	mov	r0, r4
 8004e32:	f002 fc51 	bl	80076d8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f006 fab1 	bl	800b39e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	695a      	ldr	r2, [r3, #20]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004e4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4618      	mov	r0, r3
 8004e52:	f003 fed7 	bl	8008c04 <USB_ReadInterrupts>
 8004e56:	4603      	mov	r3, r0
 8004e58:	f003 0308 	and.w	r3, r3, #8
 8004e5c:	2b08      	cmp	r3, #8
 8004e5e:	d10a      	bne.n	8004e76 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f006 fa8e 	bl	800b382 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	695a      	ldr	r2, [r3, #20]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f002 0208 	and.w	r2, r2, #8
 8004e74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f003 fec2 	bl	8008c04 <USB_ReadInterrupts>
 8004e80:	4603      	mov	r3, r0
 8004e82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e86:	2b80      	cmp	r3, #128	; 0x80
 8004e88:	d122      	bne.n	8004ed0 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004e8a:	6a3b      	ldr	r3, [r7, #32]
 8004e8c:	699b      	ldr	r3, [r3, #24]
 8004e8e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e92:	6a3b      	ldr	r3, [r7, #32]
 8004e94:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e96:	2301      	movs	r3, #1
 8004e98:	627b      	str	r3, [r7, #36]	; 0x24
 8004e9a:	e014      	b.n	8004ec6 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004e9c:	6879      	ldr	r1, [r7, #4]
 8004e9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ea0:	4613      	mov	r3, r2
 8004ea2:	00db      	lsls	r3, r3, #3
 8004ea4:	4413      	add	r3, r2
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	440b      	add	r3, r1
 8004eaa:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d105      	bne.n	8004ec0 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	4619      	mov	r1, r3
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 fb27 	bl	800550e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	627b      	str	r3, [r7, #36]	; 0x24
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d3e5      	bcc.n	8004e9c <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f003 fe95 	bl	8008c04 <USB_ReadInterrupts>
 8004eda:	4603      	mov	r3, r0
 8004edc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ee0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ee4:	d13b      	bne.n	8004f5e <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	627b      	str	r3, [r7, #36]	; 0x24
 8004eea:	e02b      	b.n	8004f44 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eee:	015a      	lsls	r2, r3, #5
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	4413      	add	r3, r2
 8004ef4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004efc:	6879      	ldr	r1, [r7, #4]
 8004efe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f00:	4613      	mov	r3, r2
 8004f02:	00db      	lsls	r3, r3, #3
 8004f04:	4413      	add	r3, r2
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	440b      	add	r3, r1
 8004f0a:	3340      	adds	r3, #64	; 0x40
 8004f0c:	781b      	ldrb	r3, [r3, #0]
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d115      	bne.n	8004f3e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004f12:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	da12      	bge.n	8004f3e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004f18:	6879      	ldr	r1, [r7, #4]
 8004f1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	00db      	lsls	r3, r3, #3
 8004f20:	4413      	add	r3, r2
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	440b      	add	r3, r1
 8004f26:	333f      	adds	r3, #63	; 0x3f
 8004f28:	2201      	movs	r2, #1
 8004f2a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	4619      	mov	r1, r3
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 fae8 	bl	800550e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f40:	3301      	adds	r3, #1
 8004f42:	627b      	str	r3, [r7, #36]	; 0x24
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d3ce      	bcc.n	8004eec <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	695a      	ldr	r2, [r3, #20]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004f5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4618      	mov	r0, r3
 8004f64:	f003 fe4e 	bl	8008c04 <USB_ReadInterrupts>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f6e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f72:	d155      	bne.n	8005020 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f74:	2301      	movs	r3, #1
 8004f76:	627b      	str	r3, [r7, #36]	; 0x24
 8004f78:	e045      	b.n	8005006 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7c:	015a      	lsls	r2, r3, #5
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	4413      	add	r3, r2
 8004f82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f8a:	6879      	ldr	r1, [r7, #4]
 8004f8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f8e:	4613      	mov	r3, r2
 8004f90:	00db      	lsls	r3, r3, #3
 8004f92:	4413      	add	r3, r2
 8004f94:	009b      	lsls	r3, r3, #2
 8004f96:	440b      	add	r3, r1
 8004f98:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004f9c:	781b      	ldrb	r3, [r3, #0]
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d12e      	bne.n	8005000 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004fa2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	da2b      	bge.n	8005000 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8004fb4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d121      	bne.n	8005000 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004fbc:	6879      	ldr	r1, [r7, #4]
 8004fbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	00db      	lsls	r3, r3, #3
 8004fc4:	4413      	add	r3, r2
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	440b      	add	r3, r1
 8004fca:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004fce:	2201      	movs	r2, #1
 8004fd0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004fd2:	6a3b      	ldr	r3, [r7, #32]
 8004fd4:	699b      	ldr	r3, [r3, #24]
 8004fd6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004fda:	6a3b      	ldr	r3, [r7, #32]
 8004fdc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004fde:	6a3b      	ldr	r3, [r7, #32]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d10a      	bne.n	8005000 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	69fa      	ldr	r2, [r7, #28]
 8004ff4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004ff8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ffc:	6053      	str	r3, [r2, #4]
            break;
 8004ffe:	e007      	b.n	8005010 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005002:	3301      	adds	r3, #1
 8005004:	627b      	str	r3, [r7, #36]	; 0x24
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800500c:	429a      	cmp	r2, r3
 800500e:	d3b4      	bcc.n	8004f7a <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	695a      	ldr	r2, [r3, #20]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800501e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4618      	mov	r0, r3
 8005026:	f003 fded 	bl	8008c04 <USB_ReadInterrupts>
 800502a:	4603      	mov	r3, r0
 800502c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005030:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005034:	d10a      	bne.n	800504c <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f006 fa32 	bl	800b4a0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	695a      	ldr	r2, [r3, #20]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800504a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4618      	mov	r0, r3
 8005052:	f003 fdd7 	bl	8008c04 <USB_ReadInterrupts>
 8005056:	4603      	mov	r3, r0
 8005058:	f003 0304 	and.w	r3, r3, #4
 800505c:	2b04      	cmp	r3, #4
 800505e:	d115      	bne.n	800508c <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	f003 0304 	and.w	r3, r3, #4
 800506e:	2b00      	cmp	r3, #0
 8005070:	d002      	beq.n	8005078 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f006 fa22 	bl	800b4bc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	6859      	ldr	r1, [r3, #4]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	69ba      	ldr	r2, [r7, #24]
 8005084:	430a      	orrs	r2, r1
 8005086:	605a      	str	r2, [r3, #4]
 8005088:	e000      	b.n	800508c <HAL_PCD_IRQHandler+0x938>
      return;
 800508a:	bf00      	nop
    }
  }
}
 800508c:	3734      	adds	r7, #52	; 0x34
 800508e:	46bd      	mov	sp, r7
 8005090:	bd90      	pop	{r4, r7, pc}

08005092 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005092:	b580      	push	{r7, lr}
 8005094:	b082      	sub	sp, #8
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
 800509a:	460b      	mov	r3, r1
 800509c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d101      	bne.n	80050ac <HAL_PCD_SetAddress+0x1a>
 80050a8:	2302      	movs	r3, #2
 80050aa:	e013      	b.n	80050d4 <HAL_PCD_SetAddress+0x42>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	78fa      	ldrb	r2, [r7, #3]
 80050b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	78fa      	ldrb	r2, [r7, #3]
 80050c2:	4611      	mov	r1, r2
 80050c4:	4618      	mov	r0, r3
 80050c6:	f003 fd35 	bl	8008b34 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3708      	adds	r7, #8
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	4608      	mov	r0, r1
 80050e6:	4611      	mov	r1, r2
 80050e8:	461a      	mov	r2, r3
 80050ea:	4603      	mov	r3, r0
 80050ec:	70fb      	strb	r3, [r7, #3]
 80050ee:	460b      	mov	r3, r1
 80050f0:	803b      	strh	r3, [r7, #0]
 80050f2:	4613      	mov	r3, r2
 80050f4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80050f6:	2300      	movs	r3, #0
 80050f8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80050fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	da0f      	bge.n	8005122 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005102:	78fb      	ldrb	r3, [r7, #3]
 8005104:	f003 020f 	and.w	r2, r3, #15
 8005108:	4613      	mov	r3, r2
 800510a:	00db      	lsls	r3, r3, #3
 800510c:	4413      	add	r3, r2
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	3338      	adds	r3, #56	; 0x38
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	4413      	add	r3, r2
 8005116:	3304      	adds	r3, #4
 8005118:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2201      	movs	r2, #1
 800511e:	705a      	strb	r2, [r3, #1]
 8005120:	e00f      	b.n	8005142 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005122:	78fb      	ldrb	r3, [r7, #3]
 8005124:	f003 020f 	and.w	r2, r3, #15
 8005128:	4613      	mov	r3, r2
 800512a:	00db      	lsls	r3, r3, #3
 800512c:	4413      	add	r3, r2
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	4413      	add	r3, r2
 8005138:	3304      	adds	r3, #4
 800513a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2200      	movs	r2, #0
 8005140:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005142:	78fb      	ldrb	r3, [r7, #3]
 8005144:	f003 030f 	and.w	r3, r3, #15
 8005148:	b2da      	uxtb	r2, r3
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800514e:	883a      	ldrh	r2, [r7, #0]
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	78ba      	ldrb	r2, [r7, #2]
 8005158:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	785b      	ldrb	r3, [r3, #1]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d004      	beq.n	800516c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	b29a      	uxth	r2, r3
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800516c:	78bb      	ldrb	r3, [r7, #2]
 800516e:	2b02      	cmp	r3, #2
 8005170:	d102      	bne.n	8005178 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800517e:	2b01      	cmp	r3, #1
 8005180:	d101      	bne.n	8005186 <HAL_PCD_EP_Open+0xaa>
 8005182:	2302      	movs	r3, #2
 8005184:	e00e      	b.n	80051a4 <HAL_PCD_EP_Open+0xc8>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68f9      	ldr	r1, [r7, #12]
 8005194:	4618      	mov	r0, r3
 8005196:	f002 fdb5 	bl	8007d04 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80051a2:	7afb      	ldrb	r3, [r7, #11]
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3710      	adds	r7, #16
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	460b      	mov	r3, r1
 80051b6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80051b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	da0f      	bge.n	80051e0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80051c0:	78fb      	ldrb	r3, [r7, #3]
 80051c2:	f003 020f 	and.w	r2, r3, #15
 80051c6:	4613      	mov	r3, r2
 80051c8:	00db      	lsls	r3, r3, #3
 80051ca:	4413      	add	r3, r2
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	3338      	adds	r3, #56	; 0x38
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	4413      	add	r3, r2
 80051d4:	3304      	adds	r3, #4
 80051d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2201      	movs	r2, #1
 80051dc:	705a      	strb	r2, [r3, #1]
 80051de:	e00f      	b.n	8005200 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80051e0:	78fb      	ldrb	r3, [r7, #3]
 80051e2:	f003 020f 	and.w	r2, r3, #15
 80051e6:	4613      	mov	r3, r2
 80051e8:	00db      	lsls	r3, r3, #3
 80051ea:	4413      	add	r3, r2
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	4413      	add	r3, r2
 80051f6:	3304      	adds	r3, #4
 80051f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2200      	movs	r2, #0
 80051fe:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005200:	78fb      	ldrb	r3, [r7, #3]
 8005202:	f003 030f 	and.w	r3, r3, #15
 8005206:	b2da      	uxtb	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005212:	2b01      	cmp	r3, #1
 8005214:	d101      	bne.n	800521a <HAL_PCD_EP_Close+0x6e>
 8005216:	2302      	movs	r3, #2
 8005218:	e00e      	b.n	8005238 <HAL_PCD_EP_Close+0x8c>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2201      	movs	r2, #1
 800521e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68f9      	ldr	r1, [r7, #12]
 8005228:	4618      	mov	r0, r3
 800522a:	f002 fdf3 	bl	8007e14 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3710      	adds	r7, #16
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b086      	sub	sp, #24
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	607a      	str	r2, [r7, #4]
 800524a:	603b      	str	r3, [r7, #0]
 800524c:	460b      	mov	r3, r1
 800524e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005250:	7afb      	ldrb	r3, [r7, #11]
 8005252:	f003 020f 	and.w	r2, r3, #15
 8005256:	4613      	mov	r3, r2
 8005258:	00db      	lsls	r3, r3, #3
 800525a:	4413      	add	r3, r2
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	4413      	add	r3, r2
 8005266:	3304      	adds	r3, #4
 8005268:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	683a      	ldr	r2, [r7, #0]
 8005274:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	2200      	movs	r2, #0
 800527a:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	2200      	movs	r2, #0
 8005280:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005282:	7afb      	ldrb	r3, [r7, #11]
 8005284:	f003 030f 	and.w	r3, r3, #15
 8005288:	b2da      	uxtb	r2, r3
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	2b01      	cmp	r3, #1
 8005294:	d102      	bne.n	800529c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800529c:	7afb      	ldrb	r3, [r7, #11]
 800529e:	f003 030f 	and.w	r3, r3, #15
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d109      	bne.n	80052ba <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6818      	ldr	r0, [r3, #0]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	461a      	mov	r2, r3
 80052b2:	6979      	ldr	r1, [r7, #20]
 80052b4:	f003 f8d2 	bl	800845c <USB_EP0StartXfer>
 80052b8:	e008      	b.n	80052cc <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6818      	ldr	r0, [r3, #0]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	461a      	mov	r2, r3
 80052c6:	6979      	ldr	r1, [r7, #20]
 80052c8:	f002 fe80 	bl	8007fcc <USB_EPStartXfer>
  }

  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3718      	adds	r7, #24
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}

080052d6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80052d6:	b480      	push	{r7}
 80052d8:	b083      	sub	sp, #12
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
 80052de:	460b      	mov	r3, r1
 80052e0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80052e2:	78fb      	ldrb	r3, [r7, #3]
 80052e4:	f003 020f 	and.w	r2, r3, #15
 80052e8:	6879      	ldr	r1, [r7, #4]
 80052ea:	4613      	mov	r3, r2
 80052ec:	00db      	lsls	r3, r3, #3
 80052ee:	4413      	add	r3, r2
 80052f0:	009b      	lsls	r3, r3, #2
 80052f2:	440b      	add	r3, r1
 80052f4:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80052f8:	681b      	ldr	r3, [r3, #0]
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	370c      	adds	r7, #12
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr

08005306 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005306:	b580      	push	{r7, lr}
 8005308:	b086      	sub	sp, #24
 800530a:	af00      	add	r7, sp, #0
 800530c:	60f8      	str	r0, [r7, #12]
 800530e:	607a      	str	r2, [r7, #4]
 8005310:	603b      	str	r3, [r7, #0]
 8005312:	460b      	mov	r3, r1
 8005314:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005316:	7afb      	ldrb	r3, [r7, #11]
 8005318:	f003 020f 	and.w	r2, r3, #15
 800531c:	4613      	mov	r3, r2
 800531e:	00db      	lsls	r3, r3, #3
 8005320:	4413      	add	r3, r2
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	3338      	adds	r3, #56	; 0x38
 8005326:	68fa      	ldr	r2, [r7, #12]
 8005328:	4413      	add	r3, r2
 800532a:	3304      	adds	r3, #4
 800532c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	683a      	ldr	r2, [r7, #0]
 8005338:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	2200      	movs	r2, #0
 800533e:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	2201      	movs	r2, #1
 8005344:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005346:	7afb      	ldrb	r3, [r7, #11]
 8005348:	f003 030f 	and.w	r3, r3, #15
 800534c:	b2da      	uxtb	r2, r3
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	2b01      	cmp	r3, #1
 8005358:	d102      	bne.n	8005360 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005360:	7afb      	ldrb	r3, [r7, #11]
 8005362:	f003 030f 	and.w	r3, r3, #15
 8005366:	2b00      	cmp	r3, #0
 8005368:	d109      	bne.n	800537e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6818      	ldr	r0, [r3, #0]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	b2db      	uxtb	r3, r3
 8005374:	461a      	mov	r2, r3
 8005376:	6979      	ldr	r1, [r7, #20]
 8005378:	f003 f870 	bl	800845c <USB_EP0StartXfer>
 800537c:	e008      	b.n	8005390 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6818      	ldr	r0, [r3, #0]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	b2db      	uxtb	r3, r3
 8005388:	461a      	mov	r2, r3
 800538a:	6979      	ldr	r1, [r7, #20]
 800538c:	f002 fe1e 	bl	8007fcc <USB_EPStartXfer>
  }

  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3718      	adds	r7, #24
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}

0800539a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800539a:	b580      	push	{r7, lr}
 800539c:	b084      	sub	sp, #16
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
 80053a2:	460b      	mov	r3, r1
 80053a4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80053a6:	78fb      	ldrb	r3, [r7, #3]
 80053a8:	f003 020f 	and.w	r2, r3, #15
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d901      	bls.n	80053b8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e050      	b.n	800545a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80053b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	da0f      	bge.n	80053e0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053c0:	78fb      	ldrb	r3, [r7, #3]
 80053c2:	f003 020f 	and.w	r2, r3, #15
 80053c6:	4613      	mov	r3, r2
 80053c8:	00db      	lsls	r3, r3, #3
 80053ca:	4413      	add	r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	3338      	adds	r3, #56	; 0x38
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	4413      	add	r3, r2
 80053d4:	3304      	adds	r3, #4
 80053d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2201      	movs	r2, #1
 80053dc:	705a      	strb	r2, [r3, #1]
 80053de:	e00d      	b.n	80053fc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80053e0:	78fa      	ldrb	r2, [r7, #3]
 80053e2:	4613      	mov	r3, r2
 80053e4:	00db      	lsls	r3, r3, #3
 80053e6:	4413      	add	r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	4413      	add	r3, r2
 80053f2:	3304      	adds	r3, #4
 80053f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2200      	movs	r2, #0
 80053fa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2201      	movs	r2, #1
 8005400:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005402:	78fb      	ldrb	r3, [r7, #3]
 8005404:	f003 030f 	and.w	r3, r3, #15
 8005408:	b2da      	uxtb	r2, r3
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005414:	2b01      	cmp	r3, #1
 8005416:	d101      	bne.n	800541c <HAL_PCD_EP_SetStall+0x82>
 8005418:	2302      	movs	r3, #2
 800541a:	e01e      	b.n	800545a <HAL_PCD_EP_SetStall+0xc0>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68f9      	ldr	r1, [r7, #12]
 800542a:	4618      	mov	r0, r3
 800542c:	f003 faae 	bl	800898c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005430:	78fb      	ldrb	r3, [r7, #3]
 8005432:	f003 030f 	and.w	r3, r3, #15
 8005436:	2b00      	cmp	r3, #0
 8005438:	d10a      	bne.n	8005450 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6818      	ldr	r0, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	b2d9      	uxtb	r1, r3
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800544a:	461a      	mov	r2, r3
 800544c:	f003 fc9e 	bl	8008d8c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005458:	2300      	movs	r3, #0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3710      	adds	r7, #16
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}

08005462 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005462:	b580      	push	{r7, lr}
 8005464:	b084      	sub	sp, #16
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
 800546a:	460b      	mov	r3, r1
 800546c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800546e:	78fb      	ldrb	r3, [r7, #3]
 8005470:	f003 020f 	and.w	r2, r3, #15
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	429a      	cmp	r2, r3
 800547a:	d901      	bls.n	8005480 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e042      	b.n	8005506 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005480:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005484:	2b00      	cmp	r3, #0
 8005486:	da0f      	bge.n	80054a8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005488:	78fb      	ldrb	r3, [r7, #3]
 800548a:	f003 020f 	and.w	r2, r3, #15
 800548e:	4613      	mov	r3, r2
 8005490:	00db      	lsls	r3, r3, #3
 8005492:	4413      	add	r3, r2
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	3338      	adds	r3, #56	; 0x38
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	4413      	add	r3, r2
 800549c:	3304      	adds	r3, #4
 800549e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2201      	movs	r2, #1
 80054a4:	705a      	strb	r2, [r3, #1]
 80054a6:	e00f      	b.n	80054c8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054a8:	78fb      	ldrb	r3, [r7, #3]
 80054aa:	f003 020f 	and.w	r2, r3, #15
 80054ae:	4613      	mov	r3, r2
 80054b0:	00db      	lsls	r3, r3, #3
 80054b2:	4413      	add	r3, r2
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80054ba:	687a      	ldr	r2, [r7, #4]
 80054bc:	4413      	add	r3, r2
 80054be:	3304      	adds	r3, #4
 80054c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2200      	movs	r2, #0
 80054c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80054ce:	78fb      	ldrb	r3, [r7, #3]
 80054d0:	f003 030f 	and.w	r3, r3, #15
 80054d4:	b2da      	uxtb	r2, r3
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d101      	bne.n	80054e8 <HAL_PCD_EP_ClrStall+0x86>
 80054e4:	2302      	movs	r3, #2
 80054e6:	e00e      	b.n	8005506 <HAL_PCD_EP_ClrStall+0xa4>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	68f9      	ldr	r1, [r7, #12]
 80054f6:	4618      	mov	r0, r3
 80054f8:	f003 fab6 	bl	8008a68 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}

0800550e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800550e:	b580      	push	{r7, lr}
 8005510:	b084      	sub	sp, #16
 8005512:	af00      	add	r7, sp, #0
 8005514:	6078      	str	r0, [r7, #4]
 8005516:	460b      	mov	r3, r1
 8005518:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800551a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800551e:	2b00      	cmp	r3, #0
 8005520:	da0c      	bge.n	800553c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005522:	78fb      	ldrb	r3, [r7, #3]
 8005524:	f003 020f 	and.w	r2, r3, #15
 8005528:	4613      	mov	r3, r2
 800552a:	00db      	lsls	r3, r3, #3
 800552c:	4413      	add	r3, r2
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	3338      	adds	r3, #56	; 0x38
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	4413      	add	r3, r2
 8005536:	3304      	adds	r3, #4
 8005538:	60fb      	str	r3, [r7, #12]
 800553a:	e00c      	b.n	8005556 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800553c:	78fb      	ldrb	r3, [r7, #3]
 800553e:	f003 020f 	and.w	r2, r3, #15
 8005542:	4613      	mov	r3, r2
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	4413      	add	r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	4413      	add	r3, r2
 8005552:	3304      	adds	r3, #4
 8005554:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68f9      	ldr	r1, [r7, #12]
 800555c:	4618      	mov	r0, r3
 800555e:	f003 f8d5 	bl	800870c <USB_EPStopXfer>
 8005562:	4603      	mov	r3, r0
 8005564:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005566:	7afb      	ldrb	r3, [r7, #11]
}
 8005568:	4618      	mov	r0, r3
 800556a:	3710      	adds	r7, #16
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b08a      	sub	sp, #40	; 0x28
 8005574:	af02      	add	r7, sp, #8
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005584:	683a      	ldr	r2, [r7, #0]
 8005586:	4613      	mov	r3, r2
 8005588:	00db      	lsls	r3, r3, #3
 800558a:	4413      	add	r3, r2
 800558c:	009b      	lsls	r3, r3, #2
 800558e:	3338      	adds	r3, #56	; 0x38
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	4413      	add	r3, r2
 8005594:	3304      	adds	r3, #4
 8005596:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6a1a      	ldr	r2, [r3, #32]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	699b      	ldr	r3, [r3, #24]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d901      	bls.n	80055a8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
 80055a6:	e06c      	b.n	8005682 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	699a      	ldr	r2, [r3, #24]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6a1b      	ldr	r3, [r3, #32]
 80055b0:	1ad3      	subs	r3, r2, r3
 80055b2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	69fa      	ldr	r2, [r7, #28]
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d902      	bls.n	80055c4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	3303      	adds	r3, #3
 80055c8:	089b      	lsrs	r3, r3, #2
 80055ca:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80055cc:	e02b      	b.n	8005626 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	699a      	ldr	r2, [r3, #24]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6a1b      	ldr	r3, [r3, #32]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	69fa      	ldr	r2, [r7, #28]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d902      	bls.n	80055ea <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	3303      	adds	r3, #3
 80055ee:	089b      	lsrs	r3, r3, #2
 80055f0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6919      	ldr	r1, [r3, #16]
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	b2da      	uxtb	r2, r3
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005602:	b2db      	uxtb	r3, r3
 8005604:	9300      	str	r3, [sp, #0]
 8005606:	4603      	mov	r3, r0
 8005608:	6978      	ldr	r0, [r7, #20]
 800560a:	f003 f929 	bl	8008860 <USB_WritePacket>

    ep->xfer_buff  += len;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	691a      	ldr	r2, [r3, #16]
 8005612:	69fb      	ldr	r3, [r7, #28]
 8005614:	441a      	add	r2, r3
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6a1a      	ldr	r2, [r3, #32]
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	441a      	add	r2, r3
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	015a      	lsls	r2, r3, #5
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	4413      	add	r3, r2
 800562e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005632:	699b      	ldr	r3, [r3, #24]
 8005634:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005636:	69ba      	ldr	r2, [r7, #24]
 8005638:	429a      	cmp	r2, r3
 800563a:	d809      	bhi.n	8005650 <PCD_WriteEmptyTxFifo+0xe0>
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6a1a      	ldr	r2, [r3, #32]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005644:	429a      	cmp	r2, r3
 8005646:	d203      	bcs.n	8005650 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	699b      	ldr	r3, [r3, #24]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d1be      	bne.n	80055ce <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	699a      	ldr	r2, [r3, #24]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6a1b      	ldr	r3, [r3, #32]
 8005658:	429a      	cmp	r2, r3
 800565a:	d811      	bhi.n	8005680 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	f003 030f 	and.w	r3, r3, #15
 8005662:	2201      	movs	r2, #1
 8005664:	fa02 f303 	lsl.w	r3, r2, r3
 8005668:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005670:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	43db      	mvns	r3, r3
 8005676:	6939      	ldr	r1, [r7, #16]
 8005678:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800567c:	4013      	ands	r3, r2
 800567e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005680:	2300      	movs	r3, #0
}
 8005682:	4618      	mov	r0, r3
 8005684:	3720      	adds	r7, #32
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
	...

0800568c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b088      	sub	sp, #32
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	333c      	adds	r3, #60	; 0x3c
 80056a4:	3304      	adds	r3, #4
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	015a      	lsls	r2, r3, #5
 80056ae:	69bb      	ldr	r3, [r7, #24]
 80056b0:	4413      	add	r3, r2
 80056b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d17b      	bne.n	80057ba <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	f003 0308 	and.w	r3, r3, #8
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d015      	beq.n	80056f8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	4a61      	ldr	r2, [pc, #388]	; (8005854 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	f240 80b9 	bls.w	8005848 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80056dc:	2b00      	cmp	r3, #0
 80056de:	f000 80b3 	beq.w	8005848 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	015a      	lsls	r2, r3, #5
 80056e6:	69bb      	ldr	r3, [r7, #24]
 80056e8:	4413      	add	r3, r2
 80056ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056ee:	461a      	mov	r2, r3
 80056f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056f4:	6093      	str	r3, [r2, #8]
 80056f6:	e0a7      	b.n	8005848 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	f003 0320 	and.w	r3, r3, #32
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d009      	beq.n	8005716 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	015a      	lsls	r2, r3, #5
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	4413      	add	r3, r2
 800570a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800570e:	461a      	mov	r2, r3
 8005710:	2320      	movs	r3, #32
 8005712:	6093      	str	r3, [r2, #8]
 8005714:	e098      	b.n	8005848 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800571c:	2b00      	cmp	r3, #0
 800571e:	f040 8093 	bne.w	8005848 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	4a4b      	ldr	r2, [pc, #300]	; (8005854 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d90f      	bls.n	800574a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005730:	2b00      	cmp	r3, #0
 8005732:	d00a      	beq.n	800574a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	015a      	lsls	r2, r3, #5
 8005738:	69bb      	ldr	r3, [r7, #24]
 800573a:	4413      	add	r3, r2
 800573c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005740:	461a      	mov	r2, r3
 8005742:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005746:	6093      	str	r3, [r2, #8]
 8005748:	e07e      	b.n	8005848 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800574a:	683a      	ldr	r2, [r7, #0]
 800574c:	4613      	mov	r3, r2
 800574e:	00db      	lsls	r3, r3, #3
 8005750:	4413      	add	r3, r2
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005758:	687a      	ldr	r2, [r7, #4]
 800575a:	4413      	add	r3, r2
 800575c:	3304      	adds	r3, #4
 800575e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	69da      	ldr	r2, [r3, #28]
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	0159      	lsls	r1, r3, #5
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	440b      	add	r3, r1
 800576c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005776:	1ad2      	subs	r2, r2, r3
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d114      	bne.n	80057ac <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d109      	bne.n	800579e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6818      	ldr	r0, [r3, #0]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005794:	461a      	mov	r2, r3
 8005796:	2101      	movs	r1, #1
 8005798:	f003 faf8 	bl	8008d8c <USB_EP0_OutStart>
 800579c:	e006      	b.n	80057ac <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	691a      	ldr	r2, [r3, #16]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6a1b      	ldr	r3, [r3, #32]
 80057a6:	441a      	add	r2, r3
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	4619      	mov	r1, r3
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f005 fdb0 	bl	800b318 <HAL_PCD_DataOutStageCallback>
 80057b8:	e046      	b.n	8005848 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	4a26      	ldr	r2, [pc, #152]	; (8005858 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d124      	bne.n	800580c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d00a      	beq.n	80057e2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	015a      	lsls	r2, r3, #5
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	4413      	add	r3, r2
 80057d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057d8:	461a      	mov	r2, r3
 80057da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057de:	6093      	str	r3, [r2, #8]
 80057e0:	e032      	b.n	8005848 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	f003 0320 	and.w	r3, r3, #32
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d008      	beq.n	80057fe <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	015a      	lsls	r2, r3, #5
 80057f0:	69bb      	ldr	r3, [r7, #24]
 80057f2:	4413      	add	r3, r2
 80057f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057f8:	461a      	mov	r2, r3
 80057fa:	2320      	movs	r3, #32
 80057fc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	b2db      	uxtb	r3, r3
 8005802:	4619      	mov	r1, r3
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f005 fd87 	bl	800b318 <HAL_PCD_DataOutStageCallback>
 800580a:	e01d      	b.n	8005848 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d114      	bne.n	800583c <PCD_EP_OutXfrComplete_int+0x1b0>
 8005812:	6879      	ldr	r1, [r7, #4]
 8005814:	683a      	ldr	r2, [r7, #0]
 8005816:	4613      	mov	r3, r2
 8005818:	00db      	lsls	r3, r3, #3
 800581a:	4413      	add	r3, r2
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	440b      	add	r3, r1
 8005820:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d108      	bne.n	800583c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6818      	ldr	r0, [r3, #0]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005834:	461a      	mov	r2, r3
 8005836:	2100      	movs	r1, #0
 8005838:	f003 faa8 	bl	8008d8c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	b2db      	uxtb	r3, r3
 8005840:	4619      	mov	r1, r3
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f005 fd68 	bl	800b318 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3720      	adds	r7, #32
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	4f54300a 	.word	0x4f54300a
 8005858:	4f54310a 	.word	0x4f54310a

0800585c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	333c      	adds	r3, #60	; 0x3c
 8005874:	3304      	adds	r3, #4
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	015a      	lsls	r2, r3, #5
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	4413      	add	r3, r2
 8005882:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	4a15      	ldr	r2, [pc, #84]	; (80058e4 <PCD_EP_OutSetupPacket_int+0x88>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d90e      	bls.n	80058b0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005898:	2b00      	cmp	r3, #0
 800589a:	d009      	beq.n	80058b0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	015a      	lsls	r2, r3, #5
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	4413      	add	r3, r2
 80058a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058a8:	461a      	mov	r2, r3
 80058aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058ae:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f005 fd1f 	bl	800b2f4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	4a0a      	ldr	r2, [pc, #40]	; (80058e4 <PCD_EP_OutSetupPacket_int+0x88>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d90c      	bls.n	80058d8 <PCD_EP_OutSetupPacket_int+0x7c>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d108      	bne.n	80058d8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6818      	ldr	r0, [r3, #0]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80058d0:	461a      	mov	r2, r3
 80058d2:	2101      	movs	r1, #1
 80058d4:	f003 fa5a 	bl	8008d8c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3718      	adds	r7, #24
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	4f54300a 	.word	0x4f54300a

080058e8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	460b      	mov	r3, r1
 80058f2:	70fb      	strb	r3, [r7, #3]
 80058f4:	4613      	mov	r3, r2
 80058f6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005900:	78fb      	ldrb	r3, [r7, #3]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d107      	bne.n	8005916 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005906:	883b      	ldrh	r3, [r7, #0]
 8005908:	0419      	lsls	r1, r3, #16
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68ba      	ldr	r2, [r7, #8]
 8005910:	430a      	orrs	r2, r1
 8005912:	629a      	str	r2, [r3, #40]	; 0x28
 8005914:	e028      	b.n	8005968 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800591c:	0c1b      	lsrs	r3, r3, #16
 800591e:	68ba      	ldr	r2, [r7, #8]
 8005920:	4413      	add	r3, r2
 8005922:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005924:	2300      	movs	r3, #0
 8005926:	73fb      	strb	r3, [r7, #15]
 8005928:	e00d      	b.n	8005946 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	7bfb      	ldrb	r3, [r7, #15]
 8005930:	3340      	adds	r3, #64	; 0x40
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	4413      	add	r3, r2
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	0c1b      	lsrs	r3, r3, #16
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	4413      	add	r3, r2
 800593e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005940:	7bfb      	ldrb	r3, [r7, #15]
 8005942:	3301      	adds	r3, #1
 8005944:	73fb      	strb	r3, [r7, #15]
 8005946:	7bfa      	ldrb	r2, [r7, #15]
 8005948:	78fb      	ldrb	r3, [r7, #3]
 800594a:	3b01      	subs	r3, #1
 800594c:	429a      	cmp	r2, r3
 800594e:	d3ec      	bcc.n	800592a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005950:	883b      	ldrh	r3, [r7, #0]
 8005952:	0418      	lsls	r0, r3, #16
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6819      	ldr	r1, [r3, #0]
 8005958:	78fb      	ldrb	r3, [r7, #3]
 800595a:	3b01      	subs	r3, #1
 800595c:	68ba      	ldr	r2, [r7, #8]
 800595e:	4302      	orrs	r2, r0
 8005960:	3340      	adds	r3, #64	; 0x40
 8005962:	009b      	lsls	r3, r3, #2
 8005964:	440b      	add	r3, r1
 8005966:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005968:	2300      	movs	r3, #0
}
 800596a:	4618      	mov	r0, r3
 800596c:	3714      	adds	r7, #20
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr

08005976 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005976:	b480      	push	{r7}
 8005978:	b083      	sub	sp, #12
 800597a:	af00      	add	r7, sp, #0
 800597c:	6078      	str	r0, [r7, #4]
 800597e:	460b      	mov	r3, r1
 8005980:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	887a      	ldrh	r2, [r7, #2]
 8005988:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	370c      	adds	r7, #12
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr

08005998 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005998:	b480      	push	{r7}
 800599a:	b083      	sub	sp, #12
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	460b      	mov	r3, r1
 80059a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr

080059b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b086      	sub	sp, #24
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e267      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d075      	beq.n	8005aba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80059ce:	4b88      	ldr	r3, [pc, #544]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f003 030c 	and.w	r3, r3, #12
 80059d6:	2b04      	cmp	r3, #4
 80059d8:	d00c      	beq.n	80059f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059da:	4b85      	ldr	r3, [pc, #532]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80059e2:	2b08      	cmp	r3, #8
 80059e4:	d112      	bne.n	8005a0c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059e6:	4b82      	ldr	r3, [pc, #520]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059f2:	d10b      	bne.n	8005a0c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059f4:	4b7e      	ldr	r3, [pc, #504]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d05b      	beq.n	8005ab8 <HAL_RCC_OscConfig+0x108>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d157      	bne.n	8005ab8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e242      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a14:	d106      	bne.n	8005a24 <HAL_RCC_OscConfig+0x74>
 8005a16:	4b76      	ldr	r3, [pc, #472]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a75      	ldr	r2, [pc, #468]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005a1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a20:	6013      	str	r3, [r2, #0]
 8005a22:	e01d      	b.n	8005a60 <HAL_RCC_OscConfig+0xb0>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a2c:	d10c      	bne.n	8005a48 <HAL_RCC_OscConfig+0x98>
 8005a2e:	4b70      	ldr	r3, [pc, #448]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a6f      	ldr	r2, [pc, #444]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005a34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a38:	6013      	str	r3, [r2, #0]
 8005a3a:	4b6d      	ldr	r3, [pc, #436]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a6c      	ldr	r2, [pc, #432]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005a40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a44:	6013      	str	r3, [r2, #0]
 8005a46:	e00b      	b.n	8005a60 <HAL_RCC_OscConfig+0xb0>
 8005a48:	4b69      	ldr	r3, [pc, #420]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a68      	ldr	r2, [pc, #416]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005a4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a52:	6013      	str	r3, [r2, #0]
 8005a54:	4b66      	ldr	r3, [pc, #408]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a65      	ldr	r2, [pc, #404]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005a5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d013      	beq.n	8005a90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a68:	f7fc fdb4 	bl	80025d4 <HAL_GetTick>
 8005a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a6e:	e008      	b.n	8005a82 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a70:	f7fc fdb0 	bl	80025d4 <HAL_GetTick>
 8005a74:	4602      	mov	r2, r0
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	1ad3      	subs	r3, r2, r3
 8005a7a:	2b64      	cmp	r3, #100	; 0x64
 8005a7c:	d901      	bls.n	8005a82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	e207      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a82:	4b5b      	ldr	r3, [pc, #364]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d0f0      	beq.n	8005a70 <HAL_RCC_OscConfig+0xc0>
 8005a8e:	e014      	b.n	8005aba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a90:	f7fc fda0 	bl	80025d4 <HAL_GetTick>
 8005a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a96:	e008      	b.n	8005aaa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a98:	f7fc fd9c 	bl	80025d4 <HAL_GetTick>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	1ad3      	subs	r3, r2, r3
 8005aa2:	2b64      	cmp	r3, #100	; 0x64
 8005aa4:	d901      	bls.n	8005aaa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	e1f3      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005aaa:	4b51      	ldr	r3, [pc, #324]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d1f0      	bne.n	8005a98 <HAL_RCC_OscConfig+0xe8>
 8005ab6:	e000      	b.n	8005aba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ab8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f003 0302 	and.w	r3, r3, #2
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d063      	beq.n	8005b8e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ac6:	4b4a      	ldr	r3, [pc, #296]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	f003 030c 	and.w	r3, r3, #12
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d00b      	beq.n	8005aea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ad2:	4b47      	ldr	r3, [pc, #284]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ada:	2b08      	cmp	r3, #8
 8005adc:	d11c      	bne.n	8005b18 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ade:	4b44      	ldr	r3, [pc, #272]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d116      	bne.n	8005b18 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005aea:	4b41      	ldr	r3, [pc, #260]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f003 0302 	and.w	r3, r3, #2
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d005      	beq.n	8005b02 <HAL_RCC_OscConfig+0x152>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d001      	beq.n	8005b02 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e1c7      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b02:	4b3b      	ldr	r3, [pc, #236]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	691b      	ldr	r3, [r3, #16]
 8005b0e:	00db      	lsls	r3, r3, #3
 8005b10:	4937      	ldr	r1, [pc, #220]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005b12:	4313      	orrs	r3, r2
 8005b14:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b16:	e03a      	b.n	8005b8e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d020      	beq.n	8005b62 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b20:	4b34      	ldr	r3, [pc, #208]	; (8005bf4 <HAL_RCC_OscConfig+0x244>)
 8005b22:	2201      	movs	r2, #1
 8005b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b26:	f7fc fd55 	bl	80025d4 <HAL_GetTick>
 8005b2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b2c:	e008      	b.n	8005b40 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b2e:	f7fc fd51 	bl	80025d4 <HAL_GetTick>
 8005b32:	4602      	mov	r2, r0
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	1ad3      	subs	r3, r2, r3
 8005b38:	2b02      	cmp	r3, #2
 8005b3a:	d901      	bls.n	8005b40 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	e1a8      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b40:	4b2b      	ldr	r3, [pc, #172]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f003 0302 	and.w	r3, r3, #2
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d0f0      	beq.n	8005b2e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b4c:	4b28      	ldr	r3, [pc, #160]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	691b      	ldr	r3, [r3, #16]
 8005b58:	00db      	lsls	r3, r3, #3
 8005b5a:	4925      	ldr	r1, [pc, #148]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	600b      	str	r3, [r1, #0]
 8005b60:	e015      	b.n	8005b8e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b62:	4b24      	ldr	r3, [pc, #144]	; (8005bf4 <HAL_RCC_OscConfig+0x244>)
 8005b64:	2200      	movs	r2, #0
 8005b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b68:	f7fc fd34 	bl	80025d4 <HAL_GetTick>
 8005b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b6e:	e008      	b.n	8005b82 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b70:	f7fc fd30 	bl	80025d4 <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	2b02      	cmp	r3, #2
 8005b7c:	d901      	bls.n	8005b82 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b7e:	2303      	movs	r3, #3
 8005b80:	e187      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b82:	4b1b      	ldr	r3, [pc, #108]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0302 	and.w	r3, r3, #2
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1f0      	bne.n	8005b70 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 0308 	and.w	r3, r3, #8
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d036      	beq.n	8005c08 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	695b      	ldr	r3, [r3, #20]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d016      	beq.n	8005bd0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ba2:	4b15      	ldr	r3, [pc, #84]	; (8005bf8 <HAL_RCC_OscConfig+0x248>)
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ba8:	f7fc fd14 	bl	80025d4 <HAL_GetTick>
 8005bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bae:	e008      	b.n	8005bc2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bb0:	f7fc fd10 	bl	80025d4 <HAL_GetTick>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	2b02      	cmp	r3, #2
 8005bbc:	d901      	bls.n	8005bc2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e167      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bc2:	4b0b      	ldr	r3, [pc, #44]	; (8005bf0 <HAL_RCC_OscConfig+0x240>)
 8005bc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bc6:	f003 0302 	and.w	r3, r3, #2
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d0f0      	beq.n	8005bb0 <HAL_RCC_OscConfig+0x200>
 8005bce:	e01b      	b.n	8005c08 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bd0:	4b09      	ldr	r3, [pc, #36]	; (8005bf8 <HAL_RCC_OscConfig+0x248>)
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bd6:	f7fc fcfd 	bl	80025d4 <HAL_GetTick>
 8005bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bdc:	e00e      	b.n	8005bfc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bde:	f7fc fcf9 	bl	80025d4 <HAL_GetTick>
 8005be2:	4602      	mov	r2, r0
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	1ad3      	subs	r3, r2, r3
 8005be8:	2b02      	cmp	r3, #2
 8005bea:	d907      	bls.n	8005bfc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005bec:	2303      	movs	r3, #3
 8005bee:	e150      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
 8005bf0:	40023800 	.word	0x40023800
 8005bf4:	42470000 	.word	0x42470000
 8005bf8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bfc:	4b88      	ldr	r3, [pc, #544]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005bfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c00:	f003 0302 	and.w	r3, r3, #2
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d1ea      	bne.n	8005bde <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f003 0304 	and.w	r3, r3, #4
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	f000 8097 	beq.w	8005d44 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c16:	2300      	movs	r3, #0
 8005c18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c1a:	4b81      	ldr	r3, [pc, #516]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d10f      	bne.n	8005c46 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c26:	2300      	movs	r3, #0
 8005c28:	60bb      	str	r3, [r7, #8]
 8005c2a:	4b7d      	ldr	r3, [pc, #500]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2e:	4a7c      	ldr	r2, [pc, #496]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005c30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c34:	6413      	str	r3, [r2, #64]	; 0x40
 8005c36:	4b7a      	ldr	r3, [pc, #488]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c3e:	60bb      	str	r3, [r7, #8]
 8005c40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c42:	2301      	movs	r3, #1
 8005c44:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c46:	4b77      	ldr	r3, [pc, #476]	; (8005e24 <HAL_RCC_OscConfig+0x474>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d118      	bne.n	8005c84 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c52:	4b74      	ldr	r3, [pc, #464]	; (8005e24 <HAL_RCC_OscConfig+0x474>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a73      	ldr	r2, [pc, #460]	; (8005e24 <HAL_RCC_OscConfig+0x474>)
 8005c58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c5e:	f7fc fcb9 	bl	80025d4 <HAL_GetTick>
 8005c62:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c64:	e008      	b.n	8005c78 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c66:	f7fc fcb5 	bl	80025d4 <HAL_GetTick>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	1ad3      	subs	r3, r2, r3
 8005c70:	2b02      	cmp	r3, #2
 8005c72:	d901      	bls.n	8005c78 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005c74:	2303      	movs	r3, #3
 8005c76:	e10c      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c78:	4b6a      	ldr	r3, [pc, #424]	; (8005e24 <HAL_RCC_OscConfig+0x474>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d0f0      	beq.n	8005c66 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d106      	bne.n	8005c9a <HAL_RCC_OscConfig+0x2ea>
 8005c8c:	4b64      	ldr	r3, [pc, #400]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c90:	4a63      	ldr	r2, [pc, #396]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005c92:	f043 0301 	orr.w	r3, r3, #1
 8005c96:	6713      	str	r3, [r2, #112]	; 0x70
 8005c98:	e01c      	b.n	8005cd4 <HAL_RCC_OscConfig+0x324>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	2b05      	cmp	r3, #5
 8005ca0:	d10c      	bne.n	8005cbc <HAL_RCC_OscConfig+0x30c>
 8005ca2:	4b5f      	ldr	r3, [pc, #380]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ca6:	4a5e      	ldr	r2, [pc, #376]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005ca8:	f043 0304 	orr.w	r3, r3, #4
 8005cac:	6713      	str	r3, [r2, #112]	; 0x70
 8005cae:	4b5c      	ldr	r3, [pc, #368]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cb2:	4a5b      	ldr	r2, [pc, #364]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005cb4:	f043 0301 	orr.w	r3, r3, #1
 8005cb8:	6713      	str	r3, [r2, #112]	; 0x70
 8005cba:	e00b      	b.n	8005cd4 <HAL_RCC_OscConfig+0x324>
 8005cbc:	4b58      	ldr	r3, [pc, #352]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cc0:	4a57      	ldr	r2, [pc, #348]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005cc2:	f023 0301 	bic.w	r3, r3, #1
 8005cc6:	6713      	str	r3, [r2, #112]	; 0x70
 8005cc8:	4b55      	ldr	r3, [pc, #340]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ccc:	4a54      	ldr	r2, [pc, #336]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005cce:	f023 0304 	bic.w	r3, r3, #4
 8005cd2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d015      	beq.n	8005d08 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cdc:	f7fc fc7a 	bl	80025d4 <HAL_GetTick>
 8005ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ce2:	e00a      	b.n	8005cfa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ce4:	f7fc fc76 	bl	80025d4 <HAL_GetTick>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d901      	bls.n	8005cfa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	e0cb      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cfa:	4b49      	ldr	r3, [pc, #292]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cfe:	f003 0302 	and.w	r3, r3, #2
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d0ee      	beq.n	8005ce4 <HAL_RCC_OscConfig+0x334>
 8005d06:	e014      	b.n	8005d32 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d08:	f7fc fc64 	bl	80025d4 <HAL_GetTick>
 8005d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d0e:	e00a      	b.n	8005d26 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d10:	f7fc fc60 	bl	80025d4 <HAL_GetTick>
 8005d14:	4602      	mov	r2, r0
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	1ad3      	subs	r3, r2, r3
 8005d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d901      	bls.n	8005d26 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d22:	2303      	movs	r3, #3
 8005d24:	e0b5      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d26:	4b3e      	ldr	r3, [pc, #248]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d2a:	f003 0302 	and.w	r3, r3, #2
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d1ee      	bne.n	8005d10 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d32:	7dfb      	ldrb	r3, [r7, #23]
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d105      	bne.n	8005d44 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d38:	4b39      	ldr	r3, [pc, #228]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d3c:	4a38      	ldr	r2, [pc, #224]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005d3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d42:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	f000 80a1 	beq.w	8005e90 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d4e:	4b34      	ldr	r3, [pc, #208]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	f003 030c 	and.w	r3, r3, #12
 8005d56:	2b08      	cmp	r3, #8
 8005d58:	d05c      	beq.n	8005e14 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	699b      	ldr	r3, [r3, #24]
 8005d5e:	2b02      	cmp	r3, #2
 8005d60:	d141      	bne.n	8005de6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d62:	4b31      	ldr	r3, [pc, #196]	; (8005e28 <HAL_RCC_OscConfig+0x478>)
 8005d64:	2200      	movs	r2, #0
 8005d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d68:	f7fc fc34 	bl	80025d4 <HAL_GetTick>
 8005d6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d6e:	e008      	b.n	8005d82 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d70:	f7fc fc30 	bl	80025d4 <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	2b02      	cmp	r3, #2
 8005d7c:	d901      	bls.n	8005d82 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e087      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d82:	4b27      	ldr	r3, [pc, #156]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d1f0      	bne.n	8005d70 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	69da      	ldr	r2, [r3, #28]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6a1b      	ldr	r3, [r3, #32]
 8005d96:	431a      	orrs	r2, r3
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d9c:	019b      	lsls	r3, r3, #6
 8005d9e:	431a      	orrs	r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da4:	085b      	lsrs	r3, r3, #1
 8005da6:	3b01      	subs	r3, #1
 8005da8:	041b      	lsls	r3, r3, #16
 8005daa:	431a      	orrs	r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db0:	061b      	lsls	r3, r3, #24
 8005db2:	491b      	ldr	r1, [pc, #108]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005db4:	4313      	orrs	r3, r2
 8005db6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005db8:	4b1b      	ldr	r3, [pc, #108]	; (8005e28 <HAL_RCC_OscConfig+0x478>)
 8005dba:	2201      	movs	r2, #1
 8005dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dbe:	f7fc fc09 	bl	80025d4 <HAL_GetTick>
 8005dc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dc4:	e008      	b.n	8005dd8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dc6:	f7fc fc05 	bl	80025d4 <HAL_GetTick>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	1ad3      	subs	r3, r2, r3
 8005dd0:	2b02      	cmp	r3, #2
 8005dd2:	d901      	bls.n	8005dd8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	e05c      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dd8:	4b11      	ldr	r3, [pc, #68]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d0f0      	beq.n	8005dc6 <HAL_RCC_OscConfig+0x416>
 8005de4:	e054      	b.n	8005e90 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005de6:	4b10      	ldr	r3, [pc, #64]	; (8005e28 <HAL_RCC_OscConfig+0x478>)
 8005de8:	2200      	movs	r2, #0
 8005dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dec:	f7fc fbf2 	bl	80025d4 <HAL_GetTick>
 8005df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005df2:	e008      	b.n	8005e06 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005df4:	f7fc fbee 	bl	80025d4 <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e045      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e06:	4b06      	ldr	r3, [pc, #24]	; (8005e20 <HAL_RCC_OscConfig+0x470>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1f0      	bne.n	8005df4 <HAL_RCC_OscConfig+0x444>
 8005e12:	e03d      	b.n	8005e90 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	699b      	ldr	r3, [r3, #24]
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	d107      	bne.n	8005e2c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e038      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
 8005e20:	40023800 	.word	0x40023800
 8005e24:	40007000 	.word	0x40007000
 8005e28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e2c:	4b1b      	ldr	r3, [pc, #108]	; (8005e9c <HAL_RCC_OscConfig+0x4ec>)
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	699b      	ldr	r3, [r3, #24]
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d028      	beq.n	8005e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d121      	bne.n	8005e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d11a      	bne.n	8005e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e56:	68fa      	ldr	r2, [r7, #12]
 8005e58:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d111      	bne.n	8005e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e72:	085b      	lsrs	r3, r3, #1
 8005e74:	3b01      	subs	r3, #1
 8005e76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d107      	bne.n	8005e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d001      	beq.n	8005e90 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e000      	b.n	8005e92 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005e90:	2300      	movs	r3, #0
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3718      	adds	r7, #24
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}
 8005e9a:	bf00      	nop
 8005e9c:	40023800 	.word	0x40023800

08005ea0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b084      	sub	sp, #16
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d101      	bne.n	8005eb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e0cc      	b.n	800604e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005eb4:	4b68      	ldr	r3, [pc, #416]	; (8006058 <HAL_RCC_ClockConfig+0x1b8>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 0307 	and.w	r3, r3, #7
 8005ebc:	683a      	ldr	r2, [r7, #0]
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d90c      	bls.n	8005edc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ec2:	4b65      	ldr	r3, [pc, #404]	; (8006058 <HAL_RCC_ClockConfig+0x1b8>)
 8005ec4:	683a      	ldr	r2, [r7, #0]
 8005ec6:	b2d2      	uxtb	r2, r2
 8005ec8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eca:	4b63      	ldr	r3, [pc, #396]	; (8006058 <HAL_RCC_ClockConfig+0x1b8>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f003 0307 	and.w	r3, r3, #7
 8005ed2:	683a      	ldr	r2, [r7, #0]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d001      	beq.n	8005edc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e0b8      	b.n	800604e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 0302 	and.w	r3, r3, #2
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d020      	beq.n	8005f2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 0304 	and.w	r3, r3, #4
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d005      	beq.n	8005f00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ef4:	4b59      	ldr	r3, [pc, #356]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	4a58      	ldr	r2, [pc, #352]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8005efa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005efe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0308 	and.w	r3, r3, #8
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d005      	beq.n	8005f18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f0c:	4b53      	ldr	r3, [pc, #332]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	4a52      	ldr	r2, [pc, #328]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8005f12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005f16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f18:	4b50      	ldr	r3, [pc, #320]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	494d      	ldr	r1, [pc, #308]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8005f26:	4313      	orrs	r3, r2
 8005f28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 0301 	and.w	r3, r3, #1
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d044      	beq.n	8005fc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d107      	bne.n	8005f4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f3e:	4b47      	ldr	r3, [pc, #284]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d119      	bne.n	8005f7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e07f      	b.n	800604e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	2b02      	cmp	r3, #2
 8005f54:	d003      	beq.n	8005f5e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f5a:	2b03      	cmp	r3, #3
 8005f5c:	d107      	bne.n	8005f6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f5e:	4b3f      	ldr	r3, [pc, #252]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d109      	bne.n	8005f7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e06f      	b.n	800604e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f6e:	4b3b      	ldr	r3, [pc, #236]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 0302 	and.w	r3, r3, #2
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d101      	bne.n	8005f7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e067      	b.n	800604e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f7e:	4b37      	ldr	r3, [pc, #220]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	f023 0203 	bic.w	r2, r3, #3
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	4934      	ldr	r1, [pc, #208]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f90:	f7fc fb20 	bl	80025d4 <HAL_GetTick>
 8005f94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f96:	e00a      	b.n	8005fae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f98:	f7fc fb1c 	bl	80025d4 <HAL_GetTick>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d901      	bls.n	8005fae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005faa:	2303      	movs	r3, #3
 8005fac:	e04f      	b.n	800604e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fae:	4b2b      	ldr	r3, [pc, #172]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	f003 020c 	and.w	r2, r3, #12
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d1eb      	bne.n	8005f98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005fc0:	4b25      	ldr	r3, [pc, #148]	; (8006058 <HAL_RCC_ClockConfig+0x1b8>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0307 	and.w	r3, r3, #7
 8005fc8:	683a      	ldr	r2, [r7, #0]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d20c      	bcs.n	8005fe8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fce:	4b22      	ldr	r3, [pc, #136]	; (8006058 <HAL_RCC_ClockConfig+0x1b8>)
 8005fd0:	683a      	ldr	r2, [r7, #0]
 8005fd2:	b2d2      	uxtb	r2, r2
 8005fd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fd6:	4b20      	ldr	r3, [pc, #128]	; (8006058 <HAL_RCC_ClockConfig+0x1b8>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f003 0307 	and.w	r3, r3, #7
 8005fde:	683a      	ldr	r2, [r7, #0]
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d001      	beq.n	8005fe8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e032      	b.n	800604e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f003 0304 	and.w	r3, r3, #4
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d008      	beq.n	8006006 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ff4:	4b19      	ldr	r3, [pc, #100]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	4916      	ldr	r1, [pc, #88]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8006002:	4313      	orrs	r3, r2
 8006004:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 0308 	and.w	r3, r3, #8
 800600e:	2b00      	cmp	r3, #0
 8006010:	d009      	beq.n	8006026 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006012:	4b12      	ldr	r3, [pc, #72]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	691b      	ldr	r3, [r3, #16]
 800601e:	00db      	lsls	r3, r3, #3
 8006020:	490e      	ldr	r1, [pc, #56]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 8006022:	4313      	orrs	r3, r2
 8006024:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006026:	f000 f821 	bl	800606c <HAL_RCC_GetSysClockFreq>
 800602a:	4602      	mov	r2, r0
 800602c:	4b0b      	ldr	r3, [pc, #44]	; (800605c <HAL_RCC_ClockConfig+0x1bc>)
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	091b      	lsrs	r3, r3, #4
 8006032:	f003 030f 	and.w	r3, r3, #15
 8006036:	490a      	ldr	r1, [pc, #40]	; (8006060 <HAL_RCC_ClockConfig+0x1c0>)
 8006038:	5ccb      	ldrb	r3, [r1, r3]
 800603a:	fa22 f303 	lsr.w	r3, r2, r3
 800603e:	4a09      	ldr	r2, [pc, #36]	; (8006064 <HAL_RCC_ClockConfig+0x1c4>)
 8006040:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006042:	4b09      	ldr	r3, [pc, #36]	; (8006068 <HAL_RCC_ClockConfig+0x1c8>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4618      	mov	r0, r3
 8006048:	f7fc fa80 	bl	800254c <HAL_InitTick>

  return HAL_OK;
 800604c:	2300      	movs	r3, #0
}
 800604e:	4618      	mov	r0, r3
 8006050:	3710      	adds	r7, #16
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}
 8006056:	bf00      	nop
 8006058:	40023c00 	.word	0x40023c00
 800605c:	40023800 	.word	0x40023800
 8006060:	0800f49c 	.word	0x0800f49c
 8006064:	20000008 	.word	0x20000008
 8006068:	2000000c 	.word	0x2000000c

0800606c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800606c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006070:	b094      	sub	sp, #80	; 0x50
 8006072:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006074:	2300      	movs	r3, #0
 8006076:	647b      	str	r3, [r7, #68]	; 0x44
 8006078:	2300      	movs	r3, #0
 800607a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800607c:	2300      	movs	r3, #0
 800607e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006080:	2300      	movs	r3, #0
 8006082:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006084:	4b79      	ldr	r3, [pc, #484]	; (800626c <HAL_RCC_GetSysClockFreq+0x200>)
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	f003 030c 	and.w	r3, r3, #12
 800608c:	2b08      	cmp	r3, #8
 800608e:	d00d      	beq.n	80060ac <HAL_RCC_GetSysClockFreq+0x40>
 8006090:	2b08      	cmp	r3, #8
 8006092:	f200 80e1 	bhi.w	8006258 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006096:	2b00      	cmp	r3, #0
 8006098:	d002      	beq.n	80060a0 <HAL_RCC_GetSysClockFreq+0x34>
 800609a:	2b04      	cmp	r3, #4
 800609c:	d003      	beq.n	80060a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800609e:	e0db      	b.n	8006258 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80060a0:	4b73      	ldr	r3, [pc, #460]	; (8006270 <HAL_RCC_GetSysClockFreq+0x204>)
 80060a2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80060a4:	e0db      	b.n	800625e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80060a6:	4b73      	ldr	r3, [pc, #460]	; (8006274 <HAL_RCC_GetSysClockFreq+0x208>)
 80060a8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80060aa:	e0d8      	b.n	800625e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060ac:	4b6f      	ldr	r3, [pc, #444]	; (800626c <HAL_RCC_GetSysClockFreq+0x200>)
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80060b4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80060b6:	4b6d      	ldr	r3, [pc, #436]	; (800626c <HAL_RCC_GetSysClockFreq+0x200>)
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d063      	beq.n	800618a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060c2:	4b6a      	ldr	r3, [pc, #424]	; (800626c <HAL_RCC_GetSysClockFreq+0x200>)
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	099b      	lsrs	r3, r3, #6
 80060c8:	2200      	movs	r2, #0
 80060ca:	63bb      	str	r3, [r7, #56]	; 0x38
 80060cc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80060ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060d4:	633b      	str	r3, [r7, #48]	; 0x30
 80060d6:	2300      	movs	r3, #0
 80060d8:	637b      	str	r3, [r7, #52]	; 0x34
 80060da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80060de:	4622      	mov	r2, r4
 80060e0:	462b      	mov	r3, r5
 80060e2:	f04f 0000 	mov.w	r0, #0
 80060e6:	f04f 0100 	mov.w	r1, #0
 80060ea:	0159      	lsls	r1, r3, #5
 80060ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80060f0:	0150      	lsls	r0, r2, #5
 80060f2:	4602      	mov	r2, r0
 80060f4:	460b      	mov	r3, r1
 80060f6:	4621      	mov	r1, r4
 80060f8:	1a51      	subs	r1, r2, r1
 80060fa:	6139      	str	r1, [r7, #16]
 80060fc:	4629      	mov	r1, r5
 80060fe:	eb63 0301 	sbc.w	r3, r3, r1
 8006102:	617b      	str	r3, [r7, #20]
 8006104:	f04f 0200 	mov.w	r2, #0
 8006108:	f04f 0300 	mov.w	r3, #0
 800610c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006110:	4659      	mov	r1, fp
 8006112:	018b      	lsls	r3, r1, #6
 8006114:	4651      	mov	r1, sl
 8006116:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800611a:	4651      	mov	r1, sl
 800611c:	018a      	lsls	r2, r1, #6
 800611e:	4651      	mov	r1, sl
 8006120:	ebb2 0801 	subs.w	r8, r2, r1
 8006124:	4659      	mov	r1, fp
 8006126:	eb63 0901 	sbc.w	r9, r3, r1
 800612a:	f04f 0200 	mov.w	r2, #0
 800612e:	f04f 0300 	mov.w	r3, #0
 8006132:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006136:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800613a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800613e:	4690      	mov	r8, r2
 8006140:	4699      	mov	r9, r3
 8006142:	4623      	mov	r3, r4
 8006144:	eb18 0303 	adds.w	r3, r8, r3
 8006148:	60bb      	str	r3, [r7, #8]
 800614a:	462b      	mov	r3, r5
 800614c:	eb49 0303 	adc.w	r3, r9, r3
 8006150:	60fb      	str	r3, [r7, #12]
 8006152:	f04f 0200 	mov.w	r2, #0
 8006156:	f04f 0300 	mov.w	r3, #0
 800615a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800615e:	4629      	mov	r1, r5
 8006160:	024b      	lsls	r3, r1, #9
 8006162:	4621      	mov	r1, r4
 8006164:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006168:	4621      	mov	r1, r4
 800616a:	024a      	lsls	r2, r1, #9
 800616c:	4610      	mov	r0, r2
 800616e:	4619      	mov	r1, r3
 8006170:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006172:	2200      	movs	r2, #0
 8006174:	62bb      	str	r3, [r7, #40]	; 0x28
 8006176:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006178:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800617c:	f7fa fd64 	bl	8000c48 <__aeabi_uldivmod>
 8006180:	4602      	mov	r2, r0
 8006182:	460b      	mov	r3, r1
 8006184:	4613      	mov	r3, r2
 8006186:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006188:	e058      	b.n	800623c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800618a:	4b38      	ldr	r3, [pc, #224]	; (800626c <HAL_RCC_GetSysClockFreq+0x200>)
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	099b      	lsrs	r3, r3, #6
 8006190:	2200      	movs	r2, #0
 8006192:	4618      	mov	r0, r3
 8006194:	4611      	mov	r1, r2
 8006196:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800619a:	623b      	str	r3, [r7, #32]
 800619c:	2300      	movs	r3, #0
 800619e:	627b      	str	r3, [r7, #36]	; 0x24
 80061a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80061a4:	4642      	mov	r2, r8
 80061a6:	464b      	mov	r3, r9
 80061a8:	f04f 0000 	mov.w	r0, #0
 80061ac:	f04f 0100 	mov.w	r1, #0
 80061b0:	0159      	lsls	r1, r3, #5
 80061b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061b6:	0150      	lsls	r0, r2, #5
 80061b8:	4602      	mov	r2, r0
 80061ba:	460b      	mov	r3, r1
 80061bc:	4641      	mov	r1, r8
 80061be:	ebb2 0a01 	subs.w	sl, r2, r1
 80061c2:	4649      	mov	r1, r9
 80061c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80061c8:	f04f 0200 	mov.w	r2, #0
 80061cc:	f04f 0300 	mov.w	r3, #0
 80061d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80061d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80061d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80061dc:	ebb2 040a 	subs.w	r4, r2, sl
 80061e0:	eb63 050b 	sbc.w	r5, r3, fp
 80061e4:	f04f 0200 	mov.w	r2, #0
 80061e8:	f04f 0300 	mov.w	r3, #0
 80061ec:	00eb      	lsls	r3, r5, #3
 80061ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061f2:	00e2      	lsls	r2, r4, #3
 80061f4:	4614      	mov	r4, r2
 80061f6:	461d      	mov	r5, r3
 80061f8:	4643      	mov	r3, r8
 80061fa:	18e3      	adds	r3, r4, r3
 80061fc:	603b      	str	r3, [r7, #0]
 80061fe:	464b      	mov	r3, r9
 8006200:	eb45 0303 	adc.w	r3, r5, r3
 8006204:	607b      	str	r3, [r7, #4]
 8006206:	f04f 0200 	mov.w	r2, #0
 800620a:	f04f 0300 	mov.w	r3, #0
 800620e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006212:	4629      	mov	r1, r5
 8006214:	028b      	lsls	r3, r1, #10
 8006216:	4621      	mov	r1, r4
 8006218:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800621c:	4621      	mov	r1, r4
 800621e:	028a      	lsls	r2, r1, #10
 8006220:	4610      	mov	r0, r2
 8006222:	4619      	mov	r1, r3
 8006224:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006226:	2200      	movs	r2, #0
 8006228:	61bb      	str	r3, [r7, #24]
 800622a:	61fa      	str	r2, [r7, #28]
 800622c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006230:	f7fa fd0a 	bl	8000c48 <__aeabi_uldivmod>
 8006234:	4602      	mov	r2, r0
 8006236:	460b      	mov	r3, r1
 8006238:	4613      	mov	r3, r2
 800623a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800623c:	4b0b      	ldr	r3, [pc, #44]	; (800626c <HAL_RCC_GetSysClockFreq+0x200>)
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	0c1b      	lsrs	r3, r3, #16
 8006242:	f003 0303 	and.w	r3, r3, #3
 8006246:	3301      	adds	r3, #1
 8006248:	005b      	lsls	r3, r3, #1
 800624a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800624c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800624e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006250:	fbb2 f3f3 	udiv	r3, r2, r3
 8006254:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006256:	e002      	b.n	800625e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006258:	4b05      	ldr	r3, [pc, #20]	; (8006270 <HAL_RCC_GetSysClockFreq+0x204>)
 800625a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800625c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800625e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006260:	4618      	mov	r0, r3
 8006262:	3750      	adds	r7, #80	; 0x50
 8006264:	46bd      	mov	sp, r7
 8006266:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800626a:	bf00      	nop
 800626c:	40023800 	.word	0x40023800
 8006270:	00f42400 	.word	0x00f42400
 8006274:	007a1200 	.word	0x007a1200

08006278 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006278:	b480      	push	{r7}
 800627a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800627c:	4b03      	ldr	r3, [pc, #12]	; (800628c <HAL_RCC_GetHCLKFreq+0x14>)
 800627e:	681b      	ldr	r3, [r3, #0]
}
 8006280:	4618      	mov	r0, r3
 8006282:	46bd      	mov	sp, r7
 8006284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	20000008 	.word	0x20000008

08006290 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006294:	f7ff fff0 	bl	8006278 <HAL_RCC_GetHCLKFreq>
 8006298:	4602      	mov	r2, r0
 800629a:	4b05      	ldr	r3, [pc, #20]	; (80062b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	0a9b      	lsrs	r3, r3, #10
 80062a0:	f003 0307 	and.w	r3, r3, #7
 80062a4:	4903      	ldr	r1, [pc, #12]	; (80062b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80062a6:	5ccb      	ldrb	r3, [r1, r3]
 80062a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	40023800 	.word	0x40023800
 80062b4:	0800f4ac 	.word	0x0800f4ac

080062b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80062bc:	f7ff ffdc 	bl	8006278 <HAL_RCC_GetHCLKFreq>
 80062c0:	4602      	mov	r2, r0
 80062c2:	4b05      	ldr	r3, [pc, #20]	; (80062d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	0b5b      	lsrs	r3, r3, #13
 80062c8:	f003 0307 	and.w	r3, r3, #7
 80062cc:	4903      	ldr	r1, [pc, #12]	; (80062dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80062ce:	5ccb      	ldrb	r3, [r1, r3]
 80062d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	40023800 	.word	0x40023800
 80062dc:	0800f4ac 	.word	0x0800f4ac

080062e0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b086      	sub	sp, #24
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062e8:	2300      	movs	r3, #0
 80062ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80062ec:	2300      	movs	r3, #0
 80062ee:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f003 0301 	and.w	r3, r3, #1
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d105      	bne.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006304:	2b00      	cmp	r3, #0
 8006306:	d035      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006308:	4b62      	ldr	r3, [pc, #392]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800630a:	2200      	movs	r2, #0
 800630c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800630e:	f7fc f961 	bl	80025d4 <HAL_GetTick>
 8006312:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006314:	e008      	b.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006316:	f7fc f95d 	bl	80025d4 <HAL_GetTick>
 800631a:	4602      	mov	r2, r0
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	1ad3      	subs	r3, r2, r3
 8006320:	2b02      	cmp	r3, #2
 8006322:	d901      	bls.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006324:	2303      	movs	r3, #3
 8006326:	e0b0      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006328:	4b5b      	ldr	r3, [pc, #364]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006330:	2b00      	cmp	r3, #0
 8006332:	d1f0      	bne.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	019a      	lsls	r2, r3, #6
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	071b      	lsls	r3, r3, #28
 8006340:	4955      	ldr	r1, [pc, #340]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006342:	4313      	orrs	r3, r2
 8006344:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006348:	4b52      	ldr	r3, [pc, #328]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800634a:	2201      	movs	r2, #1
 800634c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800634e:	f7fc f941 	bl	80025d4 <HAL_GetTick>
 8006352:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006354:	e008      	b.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006356:	f7fc f93d 	bl	80025d4 <HAL_GetTick>
 800635a:	4602      	mov	r2, r0
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	1ad3      	subs	r3, r2, r3
 8006360:	2b02      	cmp	r3, #2
 8006362:	d901      	bls.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006364:	2303      	movs	r3, #3
 8006366:	e090      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006368:	4b4b      	ldr	r3, [pc, #300]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006370:	2b00      	cmp	r3, #0
 8006372:	d0f0      	beq.n	8006356 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 0302 	and.w	r3, r3, #2
 800637c:	2b00      	cmp	r3, #0
 800637e:	f000 8083 	beq.w	8006488 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006382:	2300      	movs	r3, #0
 8006384:	60fb      	str	r3, [r7, #12]
 8006386:	4b44      	ldr	r3, [pc, #272]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638a:	4a43      	ldr	r2, [pc, #268]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800638c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006390:	6413      	str	r3, [r2, #64]	; 0x40
 8006392:	4b41      	ldr	r3, [pc, #260]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800639a:	60fb      	str	r3, [r7, #12]
 800639c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800639e:	4b3f      	ldr	r3, [pc, #252]	; (800649c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a3e      	ldr	r2, [pc, #248]	; (800649c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80063a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063a8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80063aa:	f7fc f913 	bl	80025d4 <HAL_GetTick>
 80063ae:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80063b0:	e008      	b.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80063b2:	f7fc f90f 	bl	80025d4 <HAL_GetTick>
 80063b6:	4602      	mov	r2, r0
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	1ad3      	subs	r3, r2, r3
 80063bc:	2b02      	cmp	r3, #2
 80063be:	d901      	bls.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80063c0:	2303      	movs	r3, #3
 80063c2:	e062      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80063c4:	4b35      	ldr	r3, [pc, #212]	; (800649c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d0f0      	beq.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80063d0:	4b31      	ldr	r3, [pc, #196]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063d8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d02f      	beq.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063e8:	693a      	ldr	r2, [r7, #16]
 80063ea:	429a      	cmp	r2, r3
 80063ec:	d028      	beq.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80063ee:	4b2a      	ldr	r3, [pc, #168]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063f6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80063f8:	4b29      	ldr	r3, [pc, #164]	; (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80063fa:	2201      	movs	r2, #1
 80063fc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80063fe:	4b28      	ldr	r3, [pc, #160]	; (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006400:	2200      	movs	r2, #0
 8006402:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006404:	4a24      	ldr	r2, [pc, #144]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800640a:	4b23      	ldr	r3, [pc, #140]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800640c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800640e:	f003 0301 	and.w	r3, r3, #1
 8006412:	2b01      	cmp	r3, #1
 8006414:	d114      	bne.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006416:	f7fc f8dd 	bl	80025d4 <HAL_GetTick>
 800641a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800641c:	e00a      	b.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800641e:	f7fc f8d9 	bl	80025d4 <HAL_GetTick>
 8006422:	4602      	mov	r2, r0
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	1ad3      	subs	r3, r2, r3
 8006428:	f241 3288 	movw	r2, #5000	; 0x1388
 800642c:	4293      	cmp	r3, r2
 800642e:	d901      	bls.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006430:	2303      	movs	r3, #3
 8006432:	e02a      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006434:	4b18      	ldr	r3, [pc, #96]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006436:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006438:	f003 0302 	and.w	r3, r3, #2
 800643c:	2b00      	cmp	r3, #0
 800643e:	d0ee      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68db      	ldr	r3, [r3, #12]
 8006444:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006448:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800644c:	d10d      	bne.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800644e:	4b12      	ldr	r3, [pc, #72]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800645e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006462:	490d      	ldr	r1, [pc, #52]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006464:	4313      	orrs	r3, r2
 8006466:	608b      	str	r3, [r1, #8]
 8006468:	e005      	b.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800646a:	4b0b      	ldr	r3, [pc, #44]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	4a0a      	ldr	r2, [pc, #40]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006470:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006474:	6093      	str	r3, [r2, #8]
 8006476:	4b08      	ldr	r3, [pc, #32]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006478:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006482:	4905      	ldr	r1, [pc, #20]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006484:	4313      	orrs	r3, r2
 8006486:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006488:	2300      	movs	r3, #0
}
 800648a:	4618      	mov	r0, r3
 800648c:	3718      	adds	r7, #24
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	42470068 	.word	0x42470068
 8006498:	40023800 	.word	0x40023800
 800649c:	40007000 	.word	0x40007000
 80064a0:	42470e40 	.word	0x42470e40

080064a4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b087      	sub	sp, #28
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80064ac:	2300      	movs	r3, #0
 80064ae:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80064b0:	2300      	movs	r3, #0
 80064b2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80064b4:	2300      	movs	r3, #0
 80064b6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80064b8:	2300      	movs	r3, #0
 80064ba:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d13e      	bne.n	8006540 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80064c2:	4b23      	ldr	r3, [pc, #140]	; (8006550 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80064ca:	60fb      	str	r3, [r7, #12]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d005      	beq.n	80064de <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d12f      	bne.n	8006538 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80064d8:	4b1e      	ldr	r3, [pc, #120]	; (8006554 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80064da:	617b      	str	r3, [r7, #20]
          break;
 80064dc:	e02f      	b.n	800653e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80064de:	4b1c      	ldr	r3, [pc, #112]	; (8006550 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80064ea:	d108      	bne.n	80064fe <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80064ec:	4b18      	ldr	r3, [pc, #96]	; (8006550 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80064f4:	4a18      	ldr	r2, [pc, #96]	; (8006558 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80064f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80064fa:	613b      	str	r3, [r7, #16]
 80064fc:	e007      	b.n	800650e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80064fe:	4b14      	ldr	r3, [pc, #80]	; (8006550 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006506:	4a15      	ldr	r2, [pc, #84]	; (800655c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006508:	fbb2 f3f3 	udiv	r3, r2, r3
 800650c:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800650e:	4b10      	ldr	r3, [pc, #64]	; (8006550 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006510:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006514:	099b      	lsrs	r3, r3, #6
 8006516:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	fb02 f303 	mul.w	r3, r2, r3
 8006520:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006522:	4b0b      	ldr	r3, [pc, #44]	; (8006550 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006524:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006528:	0f1b      	lsrs	r3, r3, #28
 800652a:	f003 0307 	and.w	r3, r3, #7
 800652e:	68ba      	ldr	r2, [r7, #8]
 8006530:	fbb2 f3f3 	udiv	r3, r2, r3
 8006534:	617b      	str	r3, [r7, #20]
          break;
 8006536:	e002      	b.n	800653e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8006538:	2300      	movs	r3, #0
 800653a:	617b      	str	r3, [r7, #20]
          break;
 800653c:	bf00      	nop
        }
      }
      break;
 800653e:	bf00      	nop
    }
  }
  return frequency;
 8006540:	697b      	ldr	r3, [r7, #20]
}
 8006542:	4618      	mov	r0, r3
 8006544:	371c      	adds	r7, #28
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	40023800 	.word	0x40023800
 8006554:	00bb8000 	.word	0x00bb8000
 8006558:	007a1200 	.word	0x007a1200
 800655c:	00f42400 	.word	0x00f42400

08006560 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b082      	sub	sp, #8
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d101      	bne.n	8006572 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	e041      	b.n	80065f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006578:	b2db      	uxtb	r3, r3
 800657a:	2b00      	cmp	r3, #0
 800657c:	d106      	bne.n	800658c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f7fb fd3a 	bl	8002000 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2202      	movs	r2, #2
 8006590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	3304      	adds	r3, #4
 800659c:	4619      	mov	r1, r3
 800659e:	4610      	mov	r0, r2
 80065a0:	f000 fa10 	bl	80069c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2201      	movs	r2, #1
 80065d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3708      	adds	r7, #8
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}

080065fe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80065fe:	b580      	push	{r7, lr}
 8006600:	b082      	sub	sp, #8
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d101      	bne.n	8006610 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800660c:	2301      	movs	r3, #1
 800660e:	e041      	b.n	8006694 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006616:	b2db      	uxtb	r3, r3
 8006618:	2b00      	cmp	r3, #0
 800661a:	d106      	bne.n	800662a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 f839 	bl	800669c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2202      	movs	r2, #2
 800662e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	3304      	adds	r3, #4
 800663a:	4619      	mov	r1, r3
 800663c:	4610      	mov	r0, r2
 800663e:	f000 f9c1 	bl	80069c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2201      	movs	r2, #1
 8006646:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2201      	movs	r2, #1
 800664e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2201      	movs	r2, #1
 8006656:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2201      	movs	r2, #1
 800665e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2201      	movs	r2, #1
 8006666:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2201      	movs	r2, #1
 800666e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2201      	movs	r2, #1
 8006676:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2201      	movs	r2, #1
 800667e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2201      	movs	r2, #1
 8006686:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2201      	movs	r2, #1
 800668e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006692:	2300      	movs	r3, #0
}
 8006694:	4618      	mov	r0, r3
 8006696:	3708      	adds	r7, #8
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}

0800669c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800669c:	b480      	push	{r7}
 800669e:	b083      	sub	sp, #12
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80066a4:	bf00      	nop
 80066a6:	370c      	adds	r7, #12
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr

080066b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b086      	sub	sp, #24
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066bc:	2300      	movs	r3, #0
 80066be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	d101      	bne.n	80066ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80066ca:	2302      	movs	r3, #2
 80066cc:	e0ae      	b.n	800682c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2201      	movs	r2, #1
 80066d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2b0c      	cmp	r3, #12
 80066da:	f200 809f 	bhi.w	800681c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80066de:	a201      	add	r2, pc, #4	; (adr r2, 80066e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80066e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e4:	08006719 	.word	0x08006719
 80066e8:	0800681d 	.word	0x0800681d
 80066ec:	0800681d 	.word	0x0800681d
 80066f0:	0800681d 	.word	0x0800681d
 80066f4:	08006759 	.word	0x08006759
 80066f8:	0800681d 	.word	0x0800681d
 80066fc:	0800681d 	.word	0x0800681d
 8006700:	0800681d 	.word	0x0800681d
 8006704:	0800679b 	.word	0x0800679b
 8006708:	0800681d 	.word	0x0800681d
 800670c:	0800681d 	.word	0x0800681d
 8006710:	0800681d 	.word	0x0800681d
 8006714:	080067db 	.word	0x080067db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	68b9      	ldr	r1, [r7, #8]
 800671e:	4618      	mov	r0, r3
 8006720:	f000 f9f0 	bl	8006b04 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	699a      	ldr	r2, [r3, #24]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f042 0208 	orr.w	r2, r2, #8
 8006732:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	699a      	ldr	r2, [r3, #24]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f022 0204 	bic.w	r2, r2, #4
 8006742:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	6999      	ldr	r1, [r3, #24]
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	691a      	ldr	r2, [r3, #16]
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	430a      	orrs	r2, r1
 8006754:	619a      	str	r2, [r3, #24]
      break;
 8006756:	e064      	b.n	8006822 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	68b9      	ldr	r1, [r7, #8]
 800675e:	4618      	mov	r0, r3
 8006760:	f000 fa40 	bl	8006be4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	699a      	ldr	r2, [r3, #24]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006772:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	699a      	ldr	r2, [r3, #24]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006782:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	6999      	ldr	r1, [r3, #24]
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	691b      	ldr	r3, [r3, #16]
 800678e:	021a      	lsls	r2, r3, #8
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	430a      	orrs	r2, r1
 8006796:	619a      	str	r2, [r3, #24]
      break;
 8006798:	e043      	b.n	8006822 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	68b9      	ldr	r1, [r7, #8]
 80067a0:	4618      	mov	r0, r3
 80067a2:	f000 fa95 	bl	8006cd0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	69da      	ldr	r2, [r3, #28]
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f042 0208 	orr.w	r2, r2, #8
 80067b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	69da      	ldr	r2, [r3, #28]
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f022 0204 	bic.w	r2, r2, #4
 80067c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	69d9      	ldr	r1, [r3, #28]
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	691a      	ldr	r2, [r3, #16]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	430a      	orrs	r2, r1
 80067d6:	61da      	str	r2, [r3, #28]
      break;
 80067d8:	e023      	b.n	8006822 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	68b9      	ldr	r1, [r7, #8]
 80067e0:	4618      	mov	r0, r3
 80067e2:	f000 fae9 	bl	8006db8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	69da      	ldr	r2, [r3, #28]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	69da      	ldr	r2, [r3, #28]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006804:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	69d9      	ldr	r1, [r3, #28]
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	691b      	ldr	r3, [r3, #16]
 8006810:	021a      	lsls	r2, r3, #8
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	61da      	str	r2, [r3, #28]
      break;
 800681a:	e002      	b.n	8006822 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800681c:	2301      	movs	r3, #1
 800681e:	75fb      	strb	r3, [r7, #23]
      break;
 8006820:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2200      	movs	r2, #0
 8006826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800682a:	7dfb      	ldrb	r3, [r7, #23]
}
 800682c:	4618      	mov	r0, r3
 800682e:	3718      	adds	r7, #24
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800683e:	2300      	movs	r3, #0
 8006840:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006848:	2b01      	cmp	r3, #1
 800684a:	d101      	bne.n	8006850 <HAL_TIM_ConfigClockSource+0x1c>
 800684c:	2302      	movs	r3, #2
 800684e:	e0b4      	b.n	80069ba <HAL_TIM_ConfigClockSource+0x186>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2202      	movs	r2, #2
 800685c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800686e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006876:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68ba      	ldr	r2, [r7, #8]
 800687e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006888:	d03e      	beq.n	8006908 <HAL_TIM_ConfigClockSource+0xd4>
 800688a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800688e:	f200 8087 	bhi.w	80069a0 <HAL_TIM_ConfigClockSource+0x16c>
 8006892:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006896:	f000 8086 	beq.w	80069a6 <HAL_TIM_ConfigClockSource+0x172>
 800689a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800689e:	d87f      	bhi.n	80069a0 <HAL_TIM_ConfigClockSource+0x16c>
 80068a0:	2b70      	cmp	r3, #112	; 0x70
 80068a2:	d01a      	beq.n	80068da <HAL_TIM_ConfigClockSource+0xa6>
 80068a4:	2b70      	cmp	r3, #112	; 0x70
 80068a6:	d87b      	bhi.n	80069a0 <HAL_TIM_ConfigClockSource+0x16c>
 80068a8:	2b60      	cmp	r3, #96	; 0x60
 80068aa:	d050      	beq.n	800694e <HAL_TIM_ConfigClockSource+0x11a>
 80068ac:	2b60      	cmp	r3, #96	; 0x60
 80068ae:	d877      	bhi.n	80069a0 <HAL_TIM_ConfigClockSource+0x16c>
 80068b0:	2b50      	cmp	r3, #80	; 0x50
 80068b2:	d03c      	beq.n	800692e <HAL_TIM_ConfigClockSource+0xfa>
 80068b4:	2b50      	cmp	r3, #80	; 0x50
 80068b6:	d873      	bhi.n	80069a0 <HAL_TIM_ConfigClockSource+0x16c>
 80068b8:	2b40      	cmp	r3, #64	; 0x40
 80068ba:	d058      	beq.n	800696e <HAL_TIM_ConfigClockSource+0x13a>
 80068bc:	2b40      	cmp	r3, #64	; 0x40
 80068be:	d86f      	bhi.n	80069a0 <HAL_TIM_ConfigClockSource+0x16c>
 80068c0:	2b30      	cmp	r3, #48	; 0x30
 80068c2:	d064      	beq.n	800698e <HAL_TIM_ConfigClockSource+0x15a>
 80068c4:	2b30      	cmp	r3, #48	; 0x30
 80068c6:	d86b      	bhi.n	80069a0 <HAL_TIM_ConfigClockSource+0x16c>
 80068c8:	2b20      	cmp	r3, #32
 80068ca:	d060      	beq.n	800698e <HAL_TIM_ConfigClockSource+0x15a>
 80068cc:	2b20      	cmp	r3, #32
 80068ce:	d867      	bhi.n	80069a0 <HAL_TIM_ConfigClockSource+0x16c>
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d05c      	beq.n	800698e <HAL_TIM_ConfigClockSource+0x15a>
 80068d4:	2b10      	cmp	r3, #16
 80068d6:	d05a      	beq.n	800698e <HAL_TIM_ConfigClockSource+0x15a>
 80068d8:	e062      	b.n	80069a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6818      	ldr	r0, [r3, #0]
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	6899      	ldr	r1, [r3, #8]
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	685a      	ldr	r2, [r3, #4]
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	f000 fb35 	bl	8006f58 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80068fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68ba      	ldr	r2, [r7, #8]
 8006904:	609a      	str	r2, [r3, #8]
      break;
 8006906:	e04f      	b.n	80069a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6818      	ldr	r0, [r3, #0]
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	6899      	ldr	r1, [r3, #8]
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	685a      	ldr	r2, [r3, #4]
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	68db      	ldr	r3, [r3, #12]
 8006918:	f000 fb1e 	bl	8006f58 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	689a      	ldr	r2, [r3, #8]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800692a:	609a      	str	r2, [r3, #8]
      break;
 800692c:	e03c      	b.n	80069a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6818      	ldr	r0, [r3, #0]
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	6859      	ldr	r1, [r3, #4]
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	461a      	mov	r2, r3
 800693c:	f000 fa92 	bl	8006e64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	2150      	movs	r1, #80	; 0x50
 8006946:	4618      	mov	r0, r3
 8006948:	f000 faeb 	bl	8006f22 <TIM_ITRx_SetConfig>
      break;
 800694c:	e02c      	b.n	80069a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6818      	ldr	r0, [r3, #0]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	6859      	ldr	r1, [r3, #4]
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	461a      	mov	r2, r3
 800695c:	f000 fab1 	bl	8006ec2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	2160      	movs	r1, #96	; 0x60
 8006966:	4618      	mov	r0, r3
 8006968:	f000 fadb 	bl	8006f22 <TIM_ITRx_SetConfig>
      break;
 800696c:	e01c      	b.n	80069a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6818      	ldr	r0, [r3, #0]
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	6859      	ldr	r1, [r3, #4]
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	461a      	mov	r2, r3
 800697c:	f000 fa72 	bl	8006e64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	2140      	movs	r1, #64	; 0x40
 8006986:	4618      	mov	r0, r3
 8006988:	f000 facb 	bl	8006f22 <TIM_ITRx_SetConfig>
      break;
 800698c:	e00c      	b.n	80069a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4619      	mov	r1, r3
 8006998:	4610      	mov	r0, r2
 800699a:	f000 fac2 	bl	8006f22 <TIM_ITRx_SetConfig>
      break;
 800699e:	e003      	b.n	80069a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80069a0:	2301      	movs	r3, #1
 80069a2:	73fb      	strb	r3, [r7, #15]
      break;
 80069a4:	e000      	b.n	80069a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80069a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2201      	movs	r2, #1
 80069ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2200      	movs	r2, #0
 80069b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80069b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3710      	adds	r7, #16
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
	...

080069c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b085      	sub	sp, #20
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	4a40      	ldr	r2, [pc, #256]	; (8006ad8 <TIM_Base_SetConfig+0x114>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d013      	beq.n	8006a04 <TIM_Base_SetConfig+0x40>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069e2:	d00f      	beq.n	8006a04 <TIM_Base_SetConfig+0x40>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a3d      	ldr	r2, [pc, #244]	; (8006adc <TIM_Base_SetConfig+0x118>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d00b      	beq.n	8006a04 <TIM_Base_SetConfig+0x40>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	4a3c      	ldr	r2, [pc, #240]	; (8006ae0 <TIM_Base_SetConfig+0x11c>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d007      	beq.n	8006a04 <TIM_Base_SetConfig+0x40>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a3b      	ldr	r2, [pc, #236]	; (8006ae4 <TIM_Base_SetConfig+0x120>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d003      	beq.n	8006a04 <TIM_Base_SetConfig+0x40>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a3a      	ldr	r2, [pc, #232]	; (8006ae8 <TIM_Base_SetConfig+0x124>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d108      	bne.n	8006a16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	68fa      	ldr	r2, [r7, #12]
 8006a12:	4313      	orrs	r3, r2
 8006a14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a2f      	ldr	r2, [pc, #188]	; (8006ad8 <TIM_Base_SetConfig+0x114>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d02b      	beq.n	8006a76 <TIM_Base_SetConfig+0xb2>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a24:	d027      	beq.n	8006a76 <TIM_Base_SetConfig+0xb2>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a2c      	ldr	r2, [pc, #176]	; (8006adc <TIM_Base_SetConfig+0x118>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d023      	beq.n	8006a76 <TIM_Base_SetConfig+0xb2>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a2b      	ldr	r2, [pc, #172]	; (8006ae0 <TIM_Base_SetConfig+0x11c>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d01f      	beq.n	8006a76 <TIM_Base_SetConfig+0xb2>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a2a      	ldr	r2, [pc, #168]	; (8006ae4 <TIM_Base_SetConfig+0x120>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d01b      	beq.n	8006a76 <TIM_Base_SetConfig+0xb2>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a29      	ldr	r2, [pc, #164]	; (8006ae8 <TIM_Base_SetConfig+0x124>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d017      	beq.n	8006a76 <TIM_Base_SetConfig+0xb2>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4a28      	ldr	r2, [pc, #160]	; (8006aec <TIM_Base_SetConfig+0x128>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d013      	beq.n	8006a76 <TIM_Base_SetConfig+0xb2>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4a27      	ldr	r2, [pc, #156]	; (8006af0 <TIM_Base_SetConfig+0x12c>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d00f      	beq.n	8006a76 <TIM_Base_SetConfig+0xb2>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a26      	ldr	r2, [pc, #152]	; (8006af4 <TIM_Base_SetConfig+0x130>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d00b      	beq.n	8006a76 <TIM_Base_SetConfig+0xb2>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	4a25      	ldr	r2, [pc, #148]	; (8006af8 <TIM_Base_SetConfig+0x134>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d007      	beq.n	8006a76 <TIM_Base_SetConfig+0xb2>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	4a24      	ldr	r2, [pc, #144]	; (8006afc <TIM_Base_SetConfig+0x138>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d003      	beq.n	8006a76 <TIM_Base_SetConfig+0xb2>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	4a23      	ldr	r2, [pc, #140]	; (8006b00 <TIM_Base_SetConfig+0x13c>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d108      	bne.n	8006a88 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	68db      	ldr	r3, [r3, #12]
 8006a82:	68fa      	ldr	r2, [r7, #12]
 8006a84:	4313      	orrs	r3, r2
 8006a86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	68fa      	ldr	r2, [r7, #12]
 8006a9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	689a      	ldr	r2, [r3, #8]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	681a      	ldr	r2, [r3, #0]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a0a      	ldr	r2, [pc, #40]	; (8006ad8 <TIM_Base_SetConfig+0x114>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d003      	beq.n	8006abc <TIM_Base_SetConfig+0xf8>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a0c      	ldr	r2, [pc, #48]	; (8006ae8 <TIM_Base_SetConfig+0x124>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d103      	bne.n	8006ac4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	691a      	ldr	r2, [r3, #16]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	615a      	str	r2, [r3, #20]
}
 8006aca:	bf00      	nop
 8006acc:	3714      	adds	r7, #20
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad4:	4770      	bx	lr
 8006ad6:	bf00      	nop
 8006ad8:	40010000 	.word	0x40010000
 8006adc:	40000400 	.word	0x40000400
 8006ae0:	40000800 	.word	0x40000800
 8006ae4:	40000c00 	.word	0x40000c00
 8006ae8:	40010400 	.word	0x40010400
 8006aec:	40014000 	.word	0x40014000
 8006af0:	40014400 	.word	0x40014400
 8006af4:	40014800 	.word	0x40014800
 8006af8:	40001800 	.word	0x40001800
 8006afc:	40001c00 	.word	0x40001c00
 8006b00:	40002000 	.word	0x40002000

08006b04 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b087      	sub	sp, #28
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a1b      	ldr	r3, [r3, #32]
 8006b12:	f023 0201 	bic.w	r2, r3, #1
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6a1b      	ldr	r3, [r3, #32]
 8006b1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	699b      	ldr	r3, [r3, #24]
 8006b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f023 0303 	bic.w	r3, r3, #3
 8006b3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	68fa      	ldr	r2, [r7, #12]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	f023 0302 	bic.w	r3, r3, #2
 8006b4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	697a      	ldr	r2, [r7, #20]
 8006b54:	4313      	orrs	r3, r2
 8006b56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a20      	ldr	r2, [pc, #128]	; (8006bdc <TIM_OC1_SetConfig+0xd8>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d003      	beq.n	8006b68 <TIM_OC1_SetConfig+0x64>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a1f      	ldr	r2, [pc, #124]	; (8006be0 <TIM_OC1_SetConfig+0xdc>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d10c      	bne.n	8006b82 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	f023 0308 	bic.w	r3, r3, #8
 8006b6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	68db      	ldr	r3, [r3, #12]
 8006b74:	697a      	ldr	r2, [r7, #20]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	f023 0304 	bic.w	r3, r3, #4
 8006b80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	4a15      	ldr	r2, [pc, #84]	; (8006bdc <TIM_OC1_SetConfig+0xd8>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d003      	beq.n	8006b92 <TIM_OC1_SetConfig+0x8e>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	4a14      	ldr	r2, [pc, #80]	; (8006be0 <TIM_OC1_SetConfig+0xdc>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d111      	bne.n	8006bb6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ba0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	695b      	ldr	r3, [r3, #20]
 8006ba6:	693a      	ldr	r2, [r7, #16]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	699b      	ldr	r3, [r3, #24]
 8006bb0:	693a      	ldr	r2, [r7, #16]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	693a      	ldr	r2, [r7, #16]
 8006bba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	68fa      	ldr	r2, [r7, #12]
 8006bc0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	685a      	ldr	r2, [r3, #4]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	697a      	ldr	r2, [r7, #20]
 8006bce:	621a      	str	r2, [r3, #32]
}
 8006bd0:	bf00      	nop
 8006bd2:	371c      	adds	r7, #28
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr
 8006bdc:	40010000 	.word	0x40010000
 8006be0:	40010400 	.word	0x40010400

08006be4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b087      	sub	sp, #28
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a1b      	ldr	r3, [r3, #32]
 8006bf2:	f023 0210 	bic.w	r2, r3, #16
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a1b      	ldr	r3, [r3, #32]
 8006bfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	699b      	ldr	r3, [r3, #24]
 8006c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	021b      	lsls	r3, r3, #8
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	4313      	orrs	r3, r2
 8006c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	f023 0320 	bic.w	r3, r3, #32
 8006c2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	011b      	lsls	r3, r3, #4
 8006c36:	697a      	ldr	r2, [r7, #20]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a22      	ldr	r2, [pc, #136]	; (8006cc8 <TIM_OC2_SetConfig+0xe4>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d003      	beq.n	8006c4c <TIM_OC2_SetConfig+0x68>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	4a21      	ldr	r2, [pc, #132]	; (8006ccc <TIM_OC2_SetConfig+0xe8>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d10d      	bne.n	8006c68 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	68db      	ldr	r3, [r3, #12]
 8006c58:	011b      	lsls	r3, r3, #4
 8006c5a:	697a      	ldr	r2, [r7, #20]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c66:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	4a17      	ldr	r2, [pc, #92]	; (8006cc8 <TIM_OC2_SetConfig+0xe4>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d003      	beq.n	8006c78 <TIM_OC2_SetConfig+0x94>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	4a16      	ldr	r2, [pc, #88]	; (8006ccc <TIM_OC2_SetConfig+0xe8>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d113      	bne.n	8006ca0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	695b      	ldr	r3, [r3, #20]
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	693a      	ldr	r2, [r7, #16]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	699b      	ldr	r3, [r3, #24]
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	693a      	ldr	r2, [r7, #16]
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	685a      	ldr	r2, [r3, #4]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	697a      	ldr	r2, [r7, #20]
 8006cb8:	621a      	str	r2, [r3, #32]
}
 8006cba:	bf00      	nop
 8006cbc:	371c      	adds	r7, #28
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr
 8006cc6:	bf00      	nop
 8006cc8:	40010000 	.word	0x40010000
 8006ccc:	40010400 	.word	0x40010400

08006cd0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b087      	sub	sp, #28
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a1b      	ldr	r3, [r3, #32]
 8006cde:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6a1b      	ldr	r3, [r3, #32]
 8006cea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	69db      	ldr	r3, [r3, #28]
 8006cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f023 0303 	bic.w	r3, r3, #3
 8006d06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	021b      	lsls	r3, r3, #8
 8006d20:	697a      	ldr	r2, [r7, #20]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	4a21      	ldr	r2, [pc, #132]	; (8006db0 <TIM_OC3_SetConfig+0xe0>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d003      	beq.n	8006d36 <TIM_OC3_SetConfig+0x66>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a20      	ldr	r2, [pc, #128]	; (8006db4 <TIM_OC3_SetConfig+0xe4>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d10d      	bne.n	8006d52 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	68db      	ldr	r3, [r3, #12]
 8006d42:	021b      	lsls	r3, r3, #8
 8006d44:	697a      	ldr	r2, [r7, #20]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a16      	ldr	r2, [pc, #88]	; (8006db0 <TIM_OC3_SetConfig+0xe0>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d003      	beq.n	8006d62 <TIM_OC3_SetConfig+0x92>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a15      	ldr	r2, [pc, #84]	; (8006db4 <TIM_OC3_SetConfig+0xe4>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d113      	bne.n	8006d8a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	695b      	ldr	r3, [r3, #20]
 8006d76:	011b      	lsls	r3, r3, #4
 8006d78:	693a      	ldr	r2, [r7, #16]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	699b      	ldr	r3, [r3, #24]
 8006d82:	011b      	lsls	r3, r3, #4
 8006d84:	693a      	ldr	r2, [r7, #16]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	693a      	ldr	r2, [r7, #16]
 8006d8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	685a      	ldr	r2, [r3, #4]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	697a      	ldr	r2, [r7, #20]
 8006da2:	621a      	str	r2, [r3, #32]
}
 8006da4:	bf00      	nop
 8006da6:	371c      	adds	r7, #28
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr
 8006db0:	40010000 	.word	0x40010000
 8006db4:	40010400 	.word	0x40010400

08006db8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b087      	sub	sp, #28
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6a1b      	ldr	r3, [r3, #32]
 8006dd2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	69db      	ldr	r3, [r3, #28]
 8006dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006de6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	021b      	lsls	r3, r3, #8
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	031b      	lsls	r3, r3, #12
 8006e0a:	693a      	ldr	r2, [r7, #16]
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4a12      	ldr	r2, [pc, #72]	; (8006e5c <TIM_OC4_SetConfig+0xa4>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d003      	beq.n	8006e20 <TIM_OC4_SetConfig+0x68>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4a11      	ldr	r2, [pc, #68]	; (8006e60 <TIM_OC4_SetConfig+0xa8>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d109      	bne.n	8006e34 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	695b      	ldr	r3, [r3, #20]
 8006e2c:	019b      	lsls	r3, r3, #6
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	4313      	orrs	r3, r2
 8006e32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	697a      	ldr	r2, [r7, #20]
 8006e38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	68fa      	ldr	r2, [r7, #12]
 8006e3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	685a      	ldr	r2, [r3, #4]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	693a      	ldr	r2, [r7, #16]
 8006e4c:	621a      	str	r2, [r3, #32]
}
 8006e4e:	bf00      	nop
 8006e50:	371c      	adds	r7, #28
 8006e52:	46bd      	mov	sp, r7
 8006e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e58:	4770      	bx	lr
 8006e5a:	bf00      	nop
 8006e5c:	40010000 	.word	0x40010000
 8006e60:	40010400 	.word	0x40010400

08006e64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b087      	sub	sp, #28
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6a1b      	ldr	r3, [r3, #32]
 8006e74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	6a1b      	ldr	r3, [r3, #32]
 8006e7a:	f023 0201 	bic.w	r2, r3, #1
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	699b      	ldr	r3, [r3, #24]
 8006e86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	011b      	lsls	r3, r3, #4
 8006e94:	693a      	ldr	r2, [r7, #16]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	f023 030a 	bic.w	r3, r3, #10
 8006ea0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ea2:	697a      	ldr	r2, [r7, #20]
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	693a      	ldr	r2, [r7, #16]
 8006eae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	697a      	ldr	r2, [r7, #20]
 8006eb4:	621a      	str	r2, [r3, #32]
}
 8006eb6:	bf00      	nop
 8006eb8:	371c      	adds	r7, #28
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr

08006ec2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ec2:	b480      	push	{r7}
 8006ec4:	b087      	sub	sp, #28
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	60f8      	str	r0, [r7, #12]
 8006eca:	60b9      	str	r1, [r7, #8]
 8006ecc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6a1b      	ldr	r3, [r3, #32]
 8006ed2:	f023 0210 	bic.w	r2, r3, #16
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	699b      	ldr	r3, [r3, #24]
 8006ede:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6a1b      	ldr	r3, [r3, #32]
 8006ee4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006eec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	031b      	lsls	r3, r3, #12
 8006ef2:	697a      	ldr	r2, [r7, #20]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006efe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	011b      	lsls	r3, r3, #4
 8006f04:	693a      	ldr	r2, [r7, #16]
 8006f06:	4313      	orrs	r3, r2
 8006f08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	697a      	ldr	r2, [r7, #20]
 8006f0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	693a      	ldr	r2, [r7, #16]
 8006f14:	621a      	str	r2, [r3, #32]
}
 8006f16:	bf00      	nop
 8006f18:	371c      	adds	r7, #28
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr

08006f22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f22:	b480      	push	{r7}
 8006f24:	b085      	sub	sp, #20
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	6078      	str	r0, [r7, #4]
 8006f2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f3a:	683a      	ldr	r2, [r7, #0]
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	f043 0307 	orr.w	r3, r3, #7
 8006f44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	609a      	str	r2, [r3, #8]
}
 8006f4c:	bf00      	nop
 8006f4e:	3714      	adds	r7, #20
 8006f50:	46bd      	mov	sp, r7
 8006f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f56:	4770      	bx	lr

08006f58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b087      	sub	sp, #28
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	60f8      	str	r0, [r7, #12]
 8006f60:	60b9      	str	r1, [r7, #8]
 8006f62:	607a      	str	r2, [r7, #4]
 8006f64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	021a      	lsls	r2, r3, #8
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	431a      	orrs	r2, r3
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	697a      	ldr	r2, [r7, #20]
 8006f82:	4313      	orrs	r3, r2
 8006f84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	697a      	ldr	r2, [r7, #20]
 8006f8a:	609a      	str	r2, [r3, #8]
}
 8006f8c:	bf00      	nop
 8006f8e:	371c      	adds	r7, #28
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b085      	sub	sp, #20
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d101      	bne.n	8006fb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006fac:	2302      	movs	r3, #2
 8006fae:	e05a      	b.n	8007066 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2202      	movs	r2, #2
 8006fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fd6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	68fa      	ldr	r2, [r7, #12]
 8006fe8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a21      	ldr	r2, [pc, #132]	; (8007074 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d022      	beq.n	800703a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ffc:	d01d      	beq.n	800703a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a1d      	ldr	r2, [pc, #116]	; (8007078 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d018      	beq.n	800703a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a1b      	ldr	r2, [pc, #108]	; (800707c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d013      	beq.n	800703a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a1a      	ldr	r2, [pc, #104]	; (8007080 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d00e      	beq.n	800703a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a18      	ldr	r2, [pc, #96]	; (8007084 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d009      	beq.n	800703a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a17      	ldr	r2, [pc, #92]	; (8007088 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d004      	beq.n	800703a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a15      	ldr	r2, [pc, #84]	; (800708c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d10c      	bne.n	8007054 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007040:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	68ba      	ldr	r2, [r7, #8]
 8007048:	4313      	orrs	r3, r2
 800704a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	68ba      	ldr	r2, [r7, #8]
 8007052:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007064:	2300      	movs	r3, #0
}
 8007066:	4618      	mov	r0, r3
 8007068:	3714      	adds	r7, #20
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr
 8007072:	bf00      	nop
 8007074:	40010000 	.word	0x40010000
 8007078:	40000400 	.word	0x40000400
 800707c:	40000800 	.word	0x40000800
 8007080:	40000c00 	.word	0x40000c00
 8007084:	40010400 	.word	0x40010400
 8007088:	40014000 	.word	0x40014000
 800708c:	40001800 	.word	0x40001800

08007090 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b082      	sub	sp, #8
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d101      	bne.n	80070a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e03f      	b.n	8007122 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070a8:	b2db      	uxtb	r3, r3
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d106      	bne.n	80070bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f7fb f85c 	bl	8002174 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2224      	movs	r2, #36	; 0x24
 80070c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	68da      	ldr	r2, [r3, #12]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80070d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 f829 	bl	800712c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	691a      	ldr	r2, [r3, #16]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80070e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	695a      	ldr	r2, [r3, #20]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80070f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	68da      	ldr	r2, [r3, #12]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007108:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2200      	movs	r2, #0
 800710e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2220      	movs	r2, #32
 8007114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2220      	movs	r2, #32
 800711c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007120:	2300      	movs	r3, #0
}
 8007122:	4618      	mov	r0, r3
 8007124:	3708      	adds	r7, #8
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
	...

0800712c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800712c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007130:	b0c0      	sub	sp, #256	; 0x100
 8007132:	af00      	add	r7, sp, #0
 8007134:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	691b      	ldr	r3, [r3, #16]
 8007140:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007148:	68d9      	ldr	r1, [r3, #12]
 800714a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	ea40 0301 	orr.w	r3, r0, r1
 8007154:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800715a:	689a      	ldr	r2, [r3, #8]
 800715c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007160:	691b      	ldr	r3, [r3, #16]
 8007162:	431a      	orrs	r2, r3
 8007164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007168:	695b      	ldr	r3, [r3, #20]
 800716a:	431a      	orrs	r2, r3
 800716c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007170:	69db      	ldr	r3, [r3, #28]
 8007172:	4313      	orrs	r3, r2
 8007174:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007184:	f021 010c 	bic.w	r1, r1, #12
 8007188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007192:	430b      	orrs	r3, r1
 8007194:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	695b      	ldr	r3, [r3, #20]
 800719e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80071a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071a6:	6999      	ldr	r1, [r3, #24]
 80071a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ac:	681a      	ldr	r2, [r3, #0]
 80071ae:	ea40 0301 	orr.w	r3, r0, r1
 80071b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80071b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	4b8f      	ldr	r3, [pc, #572]	; (80073f8 <UART_SetConfig+0x2cc>)
 80071bc:	429a      	cmp	r2, r3
 80071be:	d005      	beq.n	80071cc <UART_SetConfig+0xa0>
 80071c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071c4:	681a      	ldr	r2, [r3, #0]
 80071c6:	4b8d      	ldr	r3, [pc, #564]	; (80073fc <UART_SetConfig+0x2d0>)
 80071c8:	429a      	cmp	r2, r3
 80071ca:	d104      	bne.n	80071d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80071cc:	f7ff f874 	bl	80062b8 <HAL_RCC_GetPCLK2Freq>
 80071d0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80071d4:	e003      	b.n	80071de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80071d6:	f7ff f85b 	bl	8006290 <HAL_RCC_GetPCLK1Freq>
 80071da:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071e2:	69db      	ldr	r3, [r3, #28]
 80071e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071e8:	f040 810c 	bne.w	8007404 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80071ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071f0:	2200      	movs	r2, #0
 80071f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80071f6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80071fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80071fe:	4622      	mov	r2, r4
 8007200:	462b      	mov	r3, r5
 8007202:	1891      	adds	r1, r2, r2
 8007204:	65b9      	str	r1, [r7, #88]	; 0x58
 8007206:	415b      	adcs	r3, r3
 8007208:	65fb      	str	r3, [r7, #92]	; 0x5c
 800720a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800720e:	4621      	mov	r1, r4
 8007210:	eb12 0801 	adds.w	r8, r2, r1
 8007214:	4629      	mov	r1, r5
 8007216:	eb43 0901 	adc.w	r9, r3, r1
 800721a:	f04f 0200 	mov.w	r2, #0
 800721e:	f04f 0300 	mov.w	r3, #0
 8007222:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007226:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800722a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800722e:	4690      	mov	r8, r2
 8007230:	4699      	mov	r9, r3
 8007232:	4623      	mov	r3, r4
 8007234:	eb18 0303 	adds.w	r3, r8, r3
 8007238:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800723c:	462b      	mov	r3, r5
 800723e:	eb49 0303 	adc.w	r3, r9, r3
 8007242:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007246:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	2200      	movs	r2, #0
 800724e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007252:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007256:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800725a:	460b      	mov	r3, r1
 800725c:	18db      	adds	r3, r3, r3
 800725e:	653b      	str	r3, [r7, #80]	; 0x50
 8007260:	4613      	mov	r3, r2
 8007262:	eb42 0303 	adc.w	r3, r2, r3
 8007266:	657b      	str	r3, [r7, #84]	; 0x54
 8007268:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800726c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007270:	f7f9 fcea 	bl	8000c48 <__aeabi_uldivmod>
 8007274:	4602      	mov	r2, r0
 8007276:	460b      	mov	r3, r1
 8007278:	4b61      	ldr	r3, [pc, #388]	; (8007400 <UART_SetConfig+0x2d4>)
 800727a:	fba3 2302 	umull	r2, r3, r3, r2
 800727e:	095b      	lsrs	r3, r3, #5
 8007280:	011c      	lsls	r4, r3, #4
 8007282:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007286:	2200      	movs	r2, #0
 8007288:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800728c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007290:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007294:	4642      	mov	r2, r8
 8007296:	464b      	mov	r3, r9
 8007298:	1891      	adds	r1, r2, r2
 800729a:	64b9      	str	r1, [r7, #72]	; 0x48
 800729c:	415b      	adcs	r3, r3
 800729e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80072a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80072a4:	4641      	mov	r1, r8
 80072a6:	eb12 0a01 	adds.w	sl, r2, r1
 80072aa:	4649      	mov	r1, r9
 80072ac:	eb43 0b01 	adc.w	fp, r3, r1
 80072b0:	f04f 0200 	mov.w	r2, #0
 80072b4:	f04f 0300 	mov.w	r3, #0
 80072b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80072bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80072c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80072c4:	4692      	mov	sl, r2
 80072c6:	469b      	mov	fp, r3
 80072c8:	4643      	mov	r3, r8
 80072ca:	eb1a 0303 	adds.w	r3, sl, r3
 80072ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80072d2:	464b      	mov	r3, r9
 80072d4:	eb4b 0303 	adc.w	r3, fp, r3
 80072d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80072dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80072e8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80072ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80072f0:	460b      	mov	r3, r1
 80072f2:	18db      	adds	r3, r3, r3
 80072f4:	643b      	str	r3, [r7, #64]	; 0x40
 80072f6:	4613      	mov	r3, r2
 80072f8:	eb42 0303 	adc.w	r3, r2, r3
 80072fc:	647b      	str	r3, [r7, #68]	; 0x44
 80072fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007302:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007306:	f7f9 fc9f 	bl	8000c48 <__aeabi_uldivmod>
 800730a:	4602      	mov	r2, r0
 800730c:	460b      	mov	r3, r1
 800730e:	4611      	mov	r1, r2
 8007310:	4b3b      	ldr	r3, [pc, #236]	; (8007400 <UART_SetConfig+0x2d4>)
 8007312:	fba3 2301 	umull	r2, r3, r3, r1
 8007316:	095b      	lsrs	r3, r3, #5
 8007318:	2264      	movs	r2, #100	; 0x64
 800731a:	fb02 f303 	mul.w	r3, r2, r3
 800731e:	1acb      	subs	r3, r1, r3
 8007320:	00db      	lsls	r3, r3, #3
 8007322:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007326:	4b36      	ldr	r3, [pc, #216]	; (8007400 <UART_SetConfig+0x2d4>)
 8007328:	fba3 2302 	umull	r2, r3, r3, r2
 800732c:	095b      	lsrs	r3, r3, #5
 800732e:	005b      	lsls	r3, r3, #1
 8007330:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007334:	441c      	add	r4, r3
 8007336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800733a:	2200      	movs	r2, #0
 800733c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007340:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007344:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007348:	4642      	mov	r2, r8
 800734a:	464b      	mov	r3, r9
 800734c:	1891      	adds	r1, r2, r2
 800734e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007350:	415b      	adcs	r3, r3
 8007352:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007354:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007358:	4641      	mov	r1, r8
 800735a:	1851      	adds	r1, r2, r1
 800735c:	6339      	str	r1, [r7, #48]	; 0x30
 800735e:	4649      	mov	r1, r9
 8007360:	414b      	adcs	r3, r1
 8007362:	637b      	str	r3, [r7, #52]	; 0x34
 8007364:	f04f 0200 	mov.w	r2, #0
 8007368:	f04f 0300 	mov.w	r3, #0
 800736c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007370:	4659      	mov	r1, fp
 8007372:	00cb      	lsls	r3, r1, #3
 8007374:	4651      	mov	r1, sl
 8007376:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800737a:	4651      	mov	r1, sl
 800737c:	00ca      	lsls	r2, r1, #3
 800737e:	4610      	mov	r0, r2
 8007380:	4619      	mov	r1, r3
 8007382:	4603      	mov	r3, r0
 8007384:	4642      	mov	r2, r8
 8007386:	189b      	adds	r3, r3, r2
 8007388:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800738c:	464b      	mov	r3, r9
 800738e:	460a      	mov	r2, r1
 8007390:	eb42 0303 	adc.w	r3, r2, r3
 8007394:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80073a4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80073a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80073ac:	460b      	mov	r3, r1
 80073ae:	18db      	adds	r3, r3, r3
 80073b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80073b2:	4613      	mov	r3, r2
 80073b4:	eb42 0303 	adc.w	r3, r2, r3
 80073b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80073be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80073c2:	f7f9 fc41 	bl	8000c48 <__aeabi_uldivmod>
 80073c6:	4602      	mov	r2, r0
 80073c8:	460b      	mov	r3, r1
 80073ca:	4b0d      	ldr	r3, [pc, #52]	; (8007400 <UART_SetConfig+0x2d4>)
 80073cc:	fba3 1302 	umull	r1, r3, r3, r2
 80073d0:	095b      	lsrs	r3, r3, #5
 80073d2:	2164      	movs	r1, #100	; 0x64
 80073d4:	fb01 f303 	mul.w	r3, r1, r3
 80073d8:	1ad3      	subs	r3, r2, r3
 80073da:	00db      	lsls	r3, r3, #3
 80073dc:	3332      	adds	r3, #50	; 0x32
 80073de:	4a08      	ldr	r2, [pc, #32]	; (8007400 <UART_SetConfig+0x2d4>)
 80073e0:	fba2 2303 	umull	r2, r3, r2, r3
 80073e4:	095b      	lsrs	r3, r3, #5
 80073e6:	f003 0207 	and.w	r2, r3, #7
 80073ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4422      	add	r2, r4
 80073f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80073f4:	e106      	b.n	8007604 <UART_SetConfig+0x4d8>
 80073f6:	bf00      	nop
 80073f8:	40011000 	.word	0x40011000
 80073fc:	40011400 	.word	0x40011400
 8007400:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007404:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007408:	2200      	movs	r2, #0
 800740a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800740e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007412:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007416:	4642      	mov	r2, r8
 8007418:	464b      	mov	r3, r9
 800741a:	1891      	adds	r1, r2, r2
 800741c:	6239      	str	r1, [r7, #32]
 800741e:	415b      	adcs	r3, r3
 8007420:	627b      	str	r3, [r7, #36]	; 0x24
 8007422:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007426:	4641      	mov	r1, r8
 8007428:	1854      	adds	r4, r2, r1
 800742a:	4649      	mov	r1, r9
 800742c:	eb43 0501 	adc.w	r5, r3, r1
 8007430:	f04f 0200 	mov.w	r2, #0
 8007434:	f04f 0300 	mov.w	r3, #0
 8007438:	00eb      	lsls	r3, r5, #3
 800743a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800743e:	00e2      	lsls	r2, r4, #3
 8007440:	4614      	mov	r4, r2
 8007442:	461d      	mov	r5, r3
 8007444:	4643      	mov	r3, r8
 8007446:	18e3      	adds	r3, r4, r3
 8007448:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800744c:	464b      	mov	r3, r9
 800744e:	eb45 0303 	adc.w	r3, r5, r3
 8007452:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007462:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007466:	f04f 0200 	mov.w	r2, #0
 800746a:	f04f 0300 	mov.w	r3, #0
 800746e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007472:	4629      	mov	r1, r5
 8007474:	008b      	lsls	r3, r1, #2
 8007476:	4621      	mov	r1, r4
 8007478:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800747c:	4621      	mov	r1, r4
 800747e:	008a      	lsls	r2, r1, #2
 8007480:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007484:	f7f9 fbe0 	bl	8000c48 <__aeabi_uldivmod>
 8007488:	4602      	mov	r2, r0
 800748a:	460b      	mov	r3, r1
 800748c:	4b60      	ldr	r3, [pc, #384]	; (8007610 <UART_SetConfig+0x4e4>)
 800748e:	fba3 2302 	umull	r2, r3, r3, r2
 8007492:	095b      	lsrs	r3, r3, #5
 8007494:	011c      	lsls	r4, r3, #4
 8007496:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800749a:	2200      	movs	r2, #0
 800749c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80074a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80074a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80074a8:	4642      	mov	r2, r8
 80074aa:	464b      	mov	r3, r9
 80074ac:	1891      	adds	r1, r2, r2
 80074ae:	61b9      	str	r1, [r7, #24]
 80074b0:	415b      	adcs	r3, r3
 80074b2:	61fb      	str	r3, [r7, #28]
 80074b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074b8:	4641      	mov	r1, r8
 80074ba:	1851      	adds	r1, r2, r1
 80074bc:	6139      	str	r1, [r7, #16]
 80074be:	4649      	mov	r1, r9
 80074c0:	414b      	adcs	r3, r1
 80074c2:	617b      	str	r3, [r7, #20]
 80074c4:	f04f 0200 	mov.w	r2, #0
 80074c8:	f04f 0300 	mov.w	r3, #0
 80074cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80074d0:	4659      	mov	r1, fp
 80074d2:	00cb      	lsls	r3, r1, #3
 80074d4:	4651      	mov	r1, sl
 80074d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074da:	4651      	mov	r1, sl
 80074dc:	00ca      	lsls	r2, r1, #3
 80074de:	4610      	mov	r0, r2
 80074e0:	4619      	mov	r1, r3
 80074e2:	4603      	mov	r3, r0
 80074e4:	4642      	mov	r2, r8
 80074e6:	189b      	adds	r3, r3, r2
 80074e8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80074ec:	464b      	mov	r3, r9
 80074ee:	460a      	mov	r2, r1
 80074f0:	eb42 0303 	adc.w	r3, r2, r3
 80074f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80074f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	67bb      	str	r3, [r7, #120]	; 0x78
 8007502:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007504:	f04f 0200 	mov.w	r2, #0
 8007508:	f04f 0300 	mov.w	r3, #0
 800750c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007510:	4649      	mov	r1, r9
 8007512:	008b      	lsls	r3, r1, #2
 8007514:	4641      	mov	r1, r8
 8007516:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800751a:	4641      	mov	r1, r8
 800751c:	008a      	lsls	r2, r1, #2
 800751e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007522:	f7f9 fb91 	bl	8000c48 <__aeabi_uldivmod>
 8007526:	4602      	mov	r2, r0
 8007528:	460b      	mov	r3, r1
 800752a:	4611      	mov	r1, r2
 800752c:	4b38      	ldr	r3, [pc, #224]	; (8007610 <UART_SetConfig+0x4e4>)
 800752e:	fba3 2301 	umull	r2, r3, r3, r1
 8007532:	095b      	lsrs	r3, r3, #5
 8007534:	2264      	movs	r2, #100	; 0x64
 8007536:	fb02 f303 	mul.w	r3, r2, r3
 800753a:	1acb      	subs	r3, r1, r3
 800753c:	011b      	lsls	r3, r3, #4
 800753e:	3332      	adds	r3, #50	; 0x32
 8007540:	4a33      	ldr	r2, [pc, #204]	; (8007610 <UART_SetConfig+0x4e4>)
 8007542:	fba2 2303 	umull	r2, r3, r2, r3
 8007546:	095b      	lsrs	r3, r3, #5
 8007548:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800754c:	441c      	add	r4, r3
 800754e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007552:	2200      	movs	r2, #0
 8007554:	673b      	str	r3, [r7, #112]	; 0x70
 8007556:	677a      	str	r2, [r7, #116]	; 0x74
 8007558:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800755c:	4642      	mov	r2, r8
 800755e:	464b      	mov	r3, r9
 8007560:	1891      	adds	r1, r2, r2
 8007562:	60b9      	str	r1, [r7, #8]
 8007564:	415b      	adcs	r3, r3
 8007566:	60fb      	str	r3, [r7, #12]
 8007568:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800756c:	4641      	mov	r1, r8
 800756e:	1851      	adds	r1, r2, r1
 8007570:	6039      	str	r1, [r7, #0]
 8007572:	4649      	mov	r1, r9
 8007574:	414b      	adcs	r3, r1
 8007576:	607b      	str	r3, [r7, #4]
 8007578:	f04f 0200 	mov.w	r2, #0
 800757c:	f04f 0300 	mov.w	r3, #0
 8007580:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007584:	4659      	mov	r1, fp
 8007586:	00cb      	lsls	r3, r1, #3
 8007588:	4651      	mov	r1, sl
 800758a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800758e:	4651      	mov	r1, sl
 8007590:	00ca      	lsls	r2, r1, #3
 8007592:	4610      	mov	r0, r2
 8007594:	4619      	mov	r1, r3
 8007596:	4603      	mov	r3, r0
 8007598:	4642      	mov	r2, r8
 800759a:	189b      	adds	r3, r3, r2
 800759c:	66bb      	str	r3, [r7, #104]	; 0x68
 800759e:	464b      	mov	r3, r9
 80075a0:	460a      	mov	r2, r1
 80075a2:	eb42 0303 	adc.w	r3, r2, r3
 80075a6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80075a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	663b      	str	r3, [r7, #96]	; 0x60
 80075b2:	667a      	str	r2, [r7, #100]	; 0x64
 80075b4:	f04f 0200 	mov.w	r2, #0
 80075b8:	f04f 0300 	mov.w	r3, #0
 80075bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80075c0:	4649      	mov	r1, r9
 80075c2:	008b      	lsls	r3, r1, #2
 80075c4:	4641      	mov	r1, r8
 80075c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075ca:	4641      	mov	r1, r8
 80075cc:	008a      	lsls	r2, r1, #2
 80075ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80075d2:	f7f9 fb39 	bl	8000c48 <__aeabi_uldivmod>
 80075d6:	4602      	mov	r2, r0
 80075d8:	460b      	mov	r3, r1
 80075da:	4b0d      	ldr	r3, [pc, #52]	; (8007610 <UART_SetConfig+0x4e4>)
 80075dc:	fba3 1302 	umull	r1, r3, r3, r2
 80075e0:	095b      	lsrs	r3, r3, #5
 80075e2:	2164      	movs	r1, #100	; 0x64
 80075e4:	fb01 f303 	mul.w	r3, r1, r3
 80075e8:	1ad3      	subs	r3, r2, r3
 80075ea:	011b      	lsls	r3, r3, #4
 80075ec:	3332      	adds	r3, #50	; 0x32
 80075ee:	4a08      	ldr	r2, [pc, #32]	; (8007610 <UART_SetConfig+0x4e4>)
 80075f0:	fba2 2303 	umull	r2, r3, r2, r3
 80075f4:	095b      	lsrs	r3, r3, #5
 80075f6:	f003 020f 	and.w	r2, r3, #15
 80075fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4422      	add	r2, r4
 8007602:	609a      	str	r2, [r3, #8]
}
 8007604:	bf00      	nop
 8007606:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800760a:	46bd      	mov	sp, r7
 800760c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007610:	51eb851f 	.word	0x51eb851f

08007614 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007614:	b084      	sub	sp, #16
 8007616:	b580      	push	{r7, lr}
 8007618:	b084      	sub	sp, #16
 800761a:	af00      	add	r7, sp, #0
 800761c:	6078      	str	r0, [r7, #4]
 800761e:	f107 001c 	add.w	r0, r7, #28
 8007622:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007628:	2b01      	cmp	r3, #1
 800762a:	d122      	bne.n	8007672 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007630:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007640:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007644:	687a      	ldr	r2, [r7, #4]
 8007646:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	68db      	ldr	r3, [r3, #12]
 800764c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007654:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007656:	2b01      	cmp	r3, #1
 8007658:	d105      	bne.n	8007666 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f001 fbee 	bl	8008e48 <USB_CoreReset>
 800766c:	4603      	mov	r3, r0
 800766e:	73fb      	strb	r3, [r7, #15]
 8007670:	e01a      	b.n	80076a8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f001 fbe2 	bl	8008e48 <USB_CoreReset>
 8007684:	4603      	mov	r3, r0
 8007686:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007688:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800768a:	2b00      	cmp	r3, #0
 800768c:	d106      	bne.n	800769c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007692:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	639a      	str	r2, [r3, #56]	; 0x38
 800769a:	e005      	b.n	80076a8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076a0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80076a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d10b      	bne.n	80076c6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	f043 0206 	orr.w	r2, r3, #6
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	689b      	ldr	r3, [r3, #8]
 80076be:	f043 0220 	orr.w	r2, r3, #32
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80076c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	3710      	adds	r7, #16
 80076cc:	46bd      	mov	sp, r7
 80076ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80076d2:	b004      	add	sp, #16
 80076d4:	4770      	bx	lr
	...

080076d8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80076d8:	b480      	push	{r7}
 80076da:	b087      	sub	sp, #28
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	4613      	mov	r3, r2
 80076e4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80076e6:	79fb      	ldrb	r3, [r7, #7]
 80076e8:	2b02      	cmp	r3, #2
 80076ea:	d165      	bne.n	80077b8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	4a41      	ldr	r2, [pc, #260]	; (80077f4 <USB_SetTurnaroundTime+0x11c>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d906      	bls.n	8007702 <USB_SetTurnaroundTime+0x2a>
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	4a40      	ldr	r2, [pc, #256]	; (80077f8 <USB_SetTurnaroundTime+0x120>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d202      	bcs.n	8007702 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80076fc:	230f      	movs	r3, #15
 80076fe:	617b      	str	r3, [r7, #20]
 8007700:	e062      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	4a3c      	ldr	r2, [pc, #240]	; (80077f8 <USB_SetTurnaroundTime+0x120>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d306      	bcc.n	8007718 <USB_SetTurnaroundTime+0x40>
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	4a3b      	ldr	r2, [pc, #236]	; (80077fc <USB_SetTurnaroundTime+0x124>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d202      	bcs.n	8007718 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007712:	230e      	movs	r3, #14
 8007714:	617b      	str	r3, [r7, #20]
 8007716:	e057      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	4a38      	ldr	r2, [pc, #224]	; (80077fc <USB_SetTurnaroundTime+0x124>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d306      	bcc.n	800772e <USB_SetTurnaroundTime+0x56>
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	4a37      	ldr	r2, [pc, #220]	; (8007800 <USB_SetTurnaroundTime+0x128>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d202      	bcs.n	800772e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007728:	230d      	movs	r3, #13
 800772a:	617b      	str	r3, [r7, #20]
 800772c:	e04c      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	4a33      	ldr	r2, [pc, #204]	; (8007800 <USB_SetTurnaroundTime+0x128>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d306      	bcc.n	8007744 <USB_SetTurnaroundTime+0x6c>
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	4a32      	ldr	r2, [pc, #200]	; (8007804 <USB_SetTurnaroundTime+0x12c>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d802      	bhi.n	8007744 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800773e:	230c      	movs	r3, #12
 8007740:	617b      	str	r3, [r7, #20]
 8007742:	e041      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	4a2f      	ldr	r2, [pc, #188]	; (8007804 <USB_SetTurnaroundTime+0x12c>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d906      	bls.n	800775a <USB_SetTurnaroundTime+0x82>
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	4a2e      	ldr	r2, [pc, #184]	; (8007808 <USB_SetTurnaroundTime+0x130>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d802      	bhi.n	800775a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007754:	230b      	movs	r3, #11
 8007756:	617b      	str	r3, [r7, #20]
 8007758:	e036      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	4a2a      	ldr	r2, [pc, #168]	; (8007808 <USB_SetTurnaroundTime+0x130>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d906      	bls.n	8007770 <USB_SetTurnaroundTime+0x98>
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	4a29      	ldr	r2, [pc, #164]	; (800780c <USB_SetTurnaroundTime+0x134>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d802      	bhi.n	8007770 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800776a:	230a      	movs	r3, #10
 800776c:	617b      	str	r3, [r7, #20]
 800776e:	e02b      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	4a26      	ldr	r2, [pc, #152]	; (800780c <USB_SetTurnaroundTime+0x134>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d906      	bls.n	8007786 <USB_SetTurnaroundTime+0xae>
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	4a25      	ldr	r2, [pc, #148]	; (8007810 <USB_SetTurnaroundTime+0x138>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d202      	bcs.n	8007786 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007780:	2309      	movs	r3, #9
 8007782:	617b      	str	r3, [r7, #20]
 8007784:	e020      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	4a21      	ldr	r2, [pc, #132]	; (8007810 <USB_SetTurnaroundTime+0x138>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d306      	bcc.n	800779c <USB_SetTurnaroundTime+0xc4>
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	4a20      	ldr	r2, [pc, #128]	; (8007814 <USB_SetTurnaroundTime+0x13c>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d802      	bhi.n	800779c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007796:	2308      	movs	r3, #8
 8007798:	617b      	str	r3, [r7, #20]
 800779a:	e015      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	4a1d      	ldr	r2, [pc, #116]	; (8007814 <USB_SetTurnaroundTime+0x13c>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d906      	bls.n	80077b2 <USB_SetTurnaroundTime+0xda>
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	4a1c      	ldr	r2, [pc, #112]	; (8007818 <USB_SetTurnaroundTime+0x140>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d202      	bcs.n	80077b2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80077ac:	2307      	movs	r3, #7
 80077ae:	617b      	str	r3, [r7, #20]
 80077b0:	e00a      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80077b2:	2306      	movs	r3, #6
 80077b4:	617b      	str	r3, [r7, #20]
 80077b6:	e007      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80077b8:	79fb      	ldrb	r3, [r7, #7]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d102      	bne.n	80077c4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80077be:	2309      	movs	r3, #9
 80077c0:	617b      	str	r3, [r7, #20]
 80077c2:	e001      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80077c4:	2309      	movs	r3, #9
 80077c6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	68db      	ldr	r3, [r3, #12]
 80077cc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	68da      	ldr	r2, [r3, #12]
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	029b      	lsls	r3, r3, #10
 80077dc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80077e0:	431a      	orrs	r2, r3
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80077e6:	2300      	movs	r3, #0
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	371c      	adds	r7, #28
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr
 80077f4:	00d8acbf 	.word	0x00d8acbf
 80077f8:	00e4e1c0 	.word	0x00e4e1c0
 80077fc:	00f42400 	.word	0x00f42400
 8007800:	01067380 	.word	0x01067380
 8007804:	011a499f 	.word	0x011a499f
 8007808:	01312cff 	.word	0x01312cff
 800780c:	014ca43f 	.word	0x014ca43f
 8007810:	016e3600 	.word	0x016e3600
 8007814:	01a6ab1f 	.word	0x01a6ab1f
 8007818:	01e84800 	.word	0x01e84800

0800781c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	f043 0201 	orr.w	r2, r3, #1
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007830:	2300      	movs	r3, #0
}
 8007832:	4618      	mov	r0, r3
 8007834:	370c      	adds	r7, #12
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr

0800783e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800783e:	b480      	push	{r7}
 8007840:	b083      	sub	sp, #12
 8007842:	af00      	add	r7, sp, #0
 8007844:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	f023 0201 	bic.w	r2, r3, #1
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007852:	2300      	movs	r3, #0
}
 8007854:	4618      	mov	r0, r3
 8007856:	370c      	adds	r7, #12
 8007858:	46bd      	mov	sp, r7
 800785a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785e:	4770      	bx	lr

08007860 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	460b      	mov	r3, r1
 800786a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800786c:	2300      	movs	r3, #0
 800786e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	68db      	ldr	r3, [r3, #12]
 8007874:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800787c:	78fb      	ldrb	r3, [r7, #3]
 800787e:	2b01      	cmp	r3, #1
 8007880:	d115      	bne.n	80078ae <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800788e:	2001      	movs	r0, #1
 8007890:	f7fa feac 	bl	80025ec <HAL_Delay>
      ms++;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	3301      	adds	r3, #1
 8007898:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f001 fa45 	bl	8008d2a <USB_GetMode>
 80078a0:	4603      	mov	r3, r0
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d01e      	beq.n	80078e4 <USB_SetCurrentMode+0x84>
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2b31      	cmp	r3, #49	; 0x31
 80078aa:	d9f0      	bls.n	800788e <USB_SetCurrentMode+0x2e>
 80078ac:	e01a      	b.n	80078e4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80078ae:	78fb      	ldrb	r3, [r7, #3]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d115      	bne.n	80078e0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80078c0:	2001      	movs	r0, #1
 80078c2:	f7fa fe93 	bl	80025ec <HAL_Delay>
      ms++;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	3301      	adds	r3, #1
 80078ca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f001 fa2c 	bl	8008d2a <USB_GetMode>
 80078d2:	4603      	mov	r3, r0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d005      	beq.n	80078e4 <USB_SetCurrentMode+0x84>
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	2b31      	cmp	r3, #49	; 0x31
 80078dc:	d9f0      	bls.n	80078c0 <USB_SetCurrentMode+0x60>
 80078de:	e001      	b.n	80078e4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80078e0:	2301      	movs	r3, #1
 80078e2:	e005      	b.n	80078f0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2b32      	cmp	r3, #50	; 0x32
 80078e8:	d101      	bne.n	80078ee <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	e000      	b.n	80078f0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3710      	adds	r7, #16
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80078f8:	b084      	sub	sp, #16
 80078fa:	b580      	push	{r7, lr}
 80078fc:	b086      	sub	sp, #24
 80078fe:	af00      	add	r7, sp, #0
 8007900:	6078      	str	r0, [r7, #4]
 8007902:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007906:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800790a:	2300      	movs	r3, #0
 800790c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007912:	2300      	movs	r3, #0
 8007914:	613b      	str	r3, [r7, #16]
 8007916:	e009      	b.n	800792c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007918:	687a      	ldr	r2, [r7, #4]
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	3340      	adds	r3, #64	; 0x40
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	4413      	add	r3, r2
 8007922:	2200      	movs	r2, #0
 8007924:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	3301      	adds	r3, #1
 800792a:	613b      	str	r3, [r7, #16]
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	2b0e      	cmp	r3, #14
 8007930:	d9f2      	bls.n	8007918 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007932:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007934:	2b00      	cmp	r3, #0
 8007936:	d11c      	bne.n	8007972 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	68fa      	ldr	r2, [r7, #12]
 8007942:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007946:	f043 0302 	orr.w	r3, r3, #2
 800794a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007950:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800795c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007968:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	639a      	str	r2, [r3, #56]	; 0x38
 8007970:	e00b      	b.n	800798a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007976:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007982:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007990:	461a      	mov	r2, r3
 8007992:	2300      	movs	r3, #0
 8007994:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800799c:	4619      	mov	r1, r3
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079a4:	461a      	mov	r2, r3
 80079a6:	680b      	ldr	r3, [r1, #0]
 80079a8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80079aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ac:	2b01      	cmp	r3, #1
 80079ae:	d10c      	bne.n	80079ca <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80079b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d104      	bne.n	80079c0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80079b6:	2100      	movs	r1, #0
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f000 f965 	bl	8007c88 <USB_SetDevSpeed>
 80079be:	e008      	b.n	80079d2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80079c0:	2101      	movs	r1, #1
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f000 f960 	bl	8007c88 <USB_SetDevSpeed>
 80079c8:	e003      	b.n	80079d2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80079ca:	2103      	movs	r1, #3
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f000 f95b 	bl	8007c88 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80079d2:	2110      	movs	r1, #16
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f000 f8f3 	bl	8007bc0 <USB_FlushTxFifo>
 80079da:	4603      	mov	r3, r0
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d001      	beq.n	80079e4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80079e0:	2301      	movs	r3, #1
 80079e2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f000 f91f 	bl	8007c28 <USB_FlushRxFifo>
 80079ea:	4603      	mov	r3, r0
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d001      	beq.n	80079f4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80079f0:	2301      	movs	r3, #1
 80079f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079fa:	461a      	mov	r2, r3
 80079fc:	2300      	movs	r3, #0
 80079fe:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a06:	461a      	mov	r2, r3
 8007a08:	2300      	movs	r3, #0
 8007a0a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a12:	461a      	mov	r2, r3
 8007a14:	2300      	movs	r3, #0
 8007a16:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a18:	2300      	movs	r3, #0
 8007a1a:	613b      	str	r3, [r7, #16]
 8007a1c:	e043      	b.n	8007aa6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	015a      	lsls	r2, r3, #5
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	4413      	add	r3, r2
 8007a26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a30:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a34:	d118      	bne.n	8007a68 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d10a      	bne.n	8007a52 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	015a      	lsls	r2, r3, #5
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	4413      	add	r3, r2
 8007a44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a48:	461a      	mov	r2, r3
 8007a4a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a4e:	6013      	str	r3, [r2, #0]
 8007a50:	e013      	b.n	8007a7a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	015a      	lsls	r2, r3, #5
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	4413      	add	r3, r2
 8007a5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a5e:	461a      	mov	r2, r3
 8007a60:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007a64:	6013      	str	r3, [r2, #0]
 8007a66:	e008      	b.n	8007a7a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	015a      	lsls	r2, r3, #5
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	4413      	add	r3, r2
 8007a70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a74:	461a      	mov	r2, r3
 8007a76:	2300      	movs	r3, #0
 8007a78:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	015a      	lsls	r2, r3, #5
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	4413      	add	r3, r2
 8007a82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a86:	461a      	mov	r2, r3
 8007a88:	2300      	movs	r3, #0
 8007a8a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	015a      	lsls	r2, r3, #5
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	4413      	add	r3, r2
 8007a94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a98:	461a      	mov	r2, r3
 8007a9a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007a9e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	3301      	adds	r3, #1
 8007aa4:	613b      	str	r3, [r7, #16]
 8007aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aa8:	693a      	ldr	r2, [r7, #16]
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	d3b7      	bcc.n	8007a1e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007aae:	2300      	movs	r3, #0
 8007ab0:	613b      	str	r3, [r7, #16]
 8007ab2:	e043      	b.n	8007b3c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	015a      	lsls	r2, r3, #5
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	4413      	add	r3, r2
 8007abc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ac6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007aca:	d118      	bne.n	8007afe <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d10a      	bne.n	8007ae8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	015a      	lsls	r2, r3, #5
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	4413      	add	r3, r2
 8007ada:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ade:	461a      	mov	r2, r3
 8007ae0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007ae4:	6013      	str	r3, [r2, #0]
 8007ae6:	e013      	b.n	8007b10 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	015a      	lsls	r2, r3, #5
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	4413      	add	r3, r2
 8007af0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007af4:	461a      	mov	r2, r3
 8007af6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007afa:	6013      	str	r3, [r2, #0]
 8007afc:	e008      	b.n	8007b10 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	015a      	lsls	r2, r3, #5
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	4413      	add	r3, r2
 8007b06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b0a:	461a      	mov	r2, r3
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	015a      	lsls	r2, r3, #5
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	4413      	add	r3, r2
 8007b18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	2300      	movs	r3, #0
 8007b20:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	015a      	lsls	r2, r3, #5
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	4413      	add	r3, r2
 8007b2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b2e:	461a      	mov	r2, r3
 8007b30:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007b34:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	3301      	adds	r3, #1
 8007b3a:	613b      	str	r3, [r7, #16]
 8007b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b3e:	693a      	ldr	r2, [r7, #16]
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d3b7      	bcc.n	8007ab4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b4a:	691b      	ldr	r3, [r3, #16]
 8007b4c:	68fa      	ldr	r2, [r7, #12]
 8007b4e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b52:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b56:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007b64:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d105      	bne.n	8007b78 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	699b      	ldr	r3, [r3, #24]
 8007b70:	f043 0210 	orr.w	r2, r3, #16
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	699a      	ldr	r2, [r3, #24]
 8007b7c:	4b0f      	ldr	r3, [pc, #60]	; (8007bbc <USB_DevInit+0x2c4>)
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	687a      	ldr	r2, [r7, #4]
 8007b82:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007b84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d005      	beq.n	8007b96 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	699b      	ldr	r3, [r3, #24]
 8007b8e:	f043 0208 	orr.w	r2, r3, #8
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007b96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d107      	bne.n	8007bac <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	699b      	ldr	r3, [r3, #24]
 8007ba0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007ba4:	f043 0304 	orr.w	r3, r3, #4
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007bac:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3718      	adds	r7, #24
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007bb8:	b004      	add	sp, #16
 8007bba:	4770      	bx	lr
 8007bbc:	803c3800 	.word	0x803c3800

08007bc0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	3301      	adds	r3, #1
 8007bd2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	4a13      	ldr	r2, [pc, #76]	; (8007c24 <USB_FlushTxFifo+0x64>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d901      	bls.n	8007be0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007bdc:	2303      	movs	r3, #3
 8007bde:	e01b      	b.n	8007c18 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	691b      	ldr	r3, [r3, #16]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	daf2      	bge.n	8007bce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007be8:	2300      	movs	r3, #0
 8007bea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	019b      	lsls	r3, r3, #6
 8007bf0:	f043 0220 	orr.w	r2, r3, #32
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	4a08      	ldr	r2, [pc, #32]	; (8007c24 <USB_FlushTxFifo+0x64>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d901      	bls.n	8007c0a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007c06:	2303      	movs	r3, #3
 8007c08:	e006      	b.n	8007c18 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	f003 0320 	and.w	r3, r3, #32
 8007c12:	2b20      	cmp	r3, #32
 8007c14:	d0f0      	beq.n	8007bf8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007c16:	2300      	movs	r3, #0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3714      	adds	r7, #20
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr
 8007c24:	00030d40 	.word	0x00030d40

08007c28 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b085      	sub	sp, #20
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c30:	2300      	movs	r3, #0
 8007c32:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	3301      	adds	r3, #1
 8007c38:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	4a11      	ldr	r2, [pc, #68]	; (8007c84 <USB_FlushRxFifo+0x5c>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d901      	bls.n	8007c46 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007c42:	2303      	movs	r3, #3
 8007c44:	e018      	b.n	8007c78 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	691b      	ldr	r3, [r3, #16]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	daf2      	bge.n	8007c34 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2210      	movs	r2, #16
 8007c56:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	4a08      	ldr	r2, [pc, #32]	; (8007c84 <USB_FlushRxFifo+0x5c>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d901      	bls.n	8007c6a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007c66:	2303      	movs	r3, #3
 8007c68:	e006      	b.n	8007c78 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	691b      	ldr	r3, [r3, #16]
 8007c6e:	f003 0310 	and.w	r3, r3, #16
 8007c72:	2b10      	cmp	r3, #16
 8007c74:	d0f0      	beq.n	8007c58 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007c76:	2300      	movs	r3, #0
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3714      	adds	r7, #20
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr
 8007c84:	00030d40 	.word	0x00030d40

08007c88 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b085      	sub	sp, #20
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	460b      	mov	r3, r1
 8007c92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	78fb      	ldrb	r3, [r7, #3]
 8007ca2:	68f9      	ldr	r1, [r7, #12]
 8007ca4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007cac:	2300      	movs	r3, #0
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3714      	adds	r7, #20
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr

08007cba <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007cba:	b480      	push	{r7}
 8007cbc:	b087      	sub	sp, #28
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ccc:	689b      	ldr	r3, [r3, #8]
 8007cce:	f003 0306 	and.w	r3, r3, #6
 8007cd2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d102      	bne.n	8007ce0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	75fb      	strb	r3, [r7, #23]
 8007cde:	e00a      	b.n	8007cf6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d002      	beq.n	8007cec <USB_GetDevSpeed+0x32>
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2b06      	cmp	r3, #6
 8007cea:	d102      	bne.n	8007cf2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007cec:	2302      	movs	r3, #2
 8007cee:	75fb      	strb	r3, [r7, #23]
 8007cf0:	e001      	b.n	8007cf6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007cf2:	230f      	movs	r3, #15
 8007cf4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007cf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	371c      	adds	r7, #28
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b085      	sub	sp, #20
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
 8007d0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	781b      	ldrb	r3, [r3, #0]
 8007d16:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	785b      	ldrb	r3, [r3, #1]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d13a      	bne.n	8007d96 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d26:	69da      	ldr	r2, [r3, #28]
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	781b      	ldrb	r3, [r3, #0]
 8007d2c:	f003 030f 	and.w	r3, r3, #15
 8007d30:	2101      	movs	r1, #1
 8007d32:	fa01 f303 	lsl.w	r3, r1, r3
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	68f9      	ldr	r1, [r7, #12]
 8007d3a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	015a      	lsls	r2, r3, #5
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	4413      	add	r3, r2
 8007d4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d155      	bne.n	8007e04 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	015a      	lsls	r2, r3, #5
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	4413      	add	r3, r2
 8007d60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d64:	681a      	ldr	r2, [r3, #0]
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	68db      	ldr	r3, [r3, #12]
 8007d6a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	791b      	ldrb	r3, [r3, #4]
 8007d72:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d74:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	059b      	lsls	r3, r3, #22
 8007d7a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	68ba      	ldr	r2, [r7, #8]
 8007d80:	0151      	lsls	r1, r2, #5
 8007d82:	68fa      	ldr	r2, [r7, #12]
 8007d84:	440a      	add	r2, r1
 8007d86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d92:	6013      	str	r3, [r2, #0]
 8007d94:	e036      	b.n	8007e04 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d9c:	69da      	ldr	r2, [r3, #28]
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	f003 030f 	and.w	r3, r3, #15
 8007da6:	2101      	movs	r1, #1
 8007da8:	fa01 f303 	lsl.w	r3, r1, r3
 8007dac:	041b      	lsls	r3, r3, #16
 8007dae:	68f9      	ldr	r1, [r7, #12]
 8007db0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007db4:	4313      	orrs	r3, r2
 8007db6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	015a      	lsls	r2, r3, #5
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	4413      	add	r3, r2
 8007dc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d11a      	bne.n	8007e04 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	015a      	lsls	r2, r3, #5
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	4413      	add	r3, r2
 8007dd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	68db      	ldr	r3, [r3, #12]
 8007de0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	791b      	ldrb	r3, [r3, #4]
 8007de8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007dea:	430b      	orrs	r3, r1
 8007dec:	4313      	orrs	r3, r2
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	0151      	lsls	r1, r2, #5
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	440a      	add	r2, r1
 8007df6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007dfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007dfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e02:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007e04:	2300      	movs	r3, #0
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3714      	adds	r7, #20
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr
	...

08007e14 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b085      	sub	sp, #20
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	781b      	ldrb	r3, [r3, #0]
 8007e26:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	785b      	ldrb	r3, [r3, #1]
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d161      	bne.n	8007ef4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	015a      	lsls	r2, r3, #5
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	4413      	add	r3, r2
 8007e38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007e42:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e46:	d11f      	bne.n	8007e88 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	015a      	lsls	r2, r3, #5
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	4413      	add	r3, r2
 8007e50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	68ba      	ldr	r2, [r7, #8]
 8007e58:	0151      	lsls	r1, r2, #5
 8007e5a:	68fa      	ldr	r2, [r7, #12]
 8007e5c:	440a      	add	r2, r1
 8007e5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e62:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007e66:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	015a      	lsls	r2, r3, #5
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	4413      	add	r3, r2
 8007e70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	68ba      	ldr	r2, [r7, #8]
 8007e78:	0151      	lsls	r1, r2, #5
 8007e7a:	68fa      	ldr	r2, [r7, #12]
 8007e7c:	440a      	add	r2, r1
 8007e7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e82:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e86:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	f003 030f 	and.w	r3, r3, #15
 8007e98:	2101      	movs	r1, #1
 8007e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e9e:	b29b      	uxth	r3, r3
 8007ea0:	43db      	mvns	r3, r3
 8007ea2:	68f9      	ldr	r1, [r7, #12]
 8007ea4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007ea8:	4013      	ands	r3, r2
 8007eaa:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007eb2:	69da      	ldr	r2, [r3, #28]
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	f003 030f 	and.w	r3, r3, #15
 8007ebc:	2101      	movs	r1, #1
 8007ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8007ec2:	b29b      	uxth	r3, r3
 8007ec4:	43db      	mvns	r3, r3
 8007ec6:	68f9      	ldr	r1, [r7, #12]
 8007ec8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007ecc:	4013      	ands	r3, r2
 8007ece:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	015a      	lsls	r2, r3, #5
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	4413      	add	r3, r2
 8007ed8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007edc:	681a      	ldr	r2, [r3, #0]
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	0159      	lsls	r1, r3, #5
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	440b      	add	r3, r1
 8007ee6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007eea:	4619      	mov	r1, r3
 8007eec:	4b35      	ldr	r3, [pc, #212]	; (8007fc4 <USB_DeactivateEndpoint+0x1b0>)
 8007eee:	4013      	ands	r3, r2
 8007ef0:	600b      	str	r3, [r1, #0]
 8007ef2:	e060      	b.n	8007fb6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	015a      	lsls	r2, r3, #5
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	4413      	add	r3, r2
 8007efc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f0a:	d11f      	bne.n	8007f4c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	015a      	lsls	r2, r3, #5
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	4413      	add	r3, r2
 8007f14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68ba      	ldr	r2, [r7, #8]
 8007f1c:	0151      	lsls	r1, r2, #5
 8007f1e:	68fa      	ldr	r2, [r7, #12]
 8007f20:	440a      	add	r2, r1
 8007f22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f26:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007f2a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	015a      	lsls	r2, r3, #5
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	4413      	add	r3, r2
 8007f34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	68ba      	ldr	r2, [r7, #8]
 8007f3c:	0151      	lsls	r1, r2, #5
 8007f3e:	68fa      	ldr	r2, [r7, #12]
 8007f40:	440a      	add	r2, r1
 8007f42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f46:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007f4a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	781b      	ldrb	r3, [r3, #0]
 8007f58:	f003 030f 	and.w	r3, r3, #15
 8007f5c:	2101      	movs	r1, #1
 8007f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8007f62:	041b      	lsls	r3, r3, #16
 8007f64:	43db      	mvns	r3, r3
 8007f66:	68f9      	ldr	r1, [r7, #12]
 8007f68:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f76:	69da      	ldr	r2, [r3, #28]
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	781b      	ldrb	r3, [r3, #0]
 8007f7c:	f003 030f 	and.w	r3, r3, #15
 8007f80:	2101      	movs	r1, #1
 8007f82:	fa01 f303 	lsl.w	r3, r1, r3
 8007f86:	041b      	lsls	r3, r3, #16
 8007f88:	43db      	mvns	r3, r3
 8007f8a:	68f9      	ldr	r1, [r7, #12]
 8007f8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f90:	4013      	ands	r3, r2
 8007f92:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	015a      	lsls	r2, r3, #5
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	4413      	add	r3, r2
 8007f9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fa0:	681a      	ldr	r2, [r3, #0]
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	0159      	lsls	r1, r3, #5
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	440b      	add	r3, r1
 8007faa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fae:	4619      	mov	r1, r3
 8007fb0:	4b05      	ldr	r3, [pc, #20]	; (8007fc8 <USB_DeactivateEndpoint+0x1b4>)
 8007fb2:	4013      	ands	r3, r2
 8007fb4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007fb6:	2300      	movs	r3, #0
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3714      	adds	r7, #20
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc2:	4770      	bx	lr
 8007fc4:	ec337800 	.word	0xec337800
 8007fc8:	eff37800 	.word	0xeff37800

08007fcc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b08a      	sub	sp, #40	; 0x28
 8007fd0:	af02      	add	r7, sp, #8
 8007fd2:	60f8      	str	r0, [r7, #12]
 8007fd4:	60b9      	str	r1, [r7, #8]
 8007fd6:	4613      	mov	r3, r2
 8007fd8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	781b      	ldrb	r3, [r3, #0]
 8007fe2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	785b      	ldrb	r3, [r3, #1]
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	f040 815c 	bne.w	80082a6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	699b      	ldr	r3, [r3, #24]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d132      	bne.n	800805c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	015a      	lsls	r2, r3, #5
 8007ffa:	69fb      	ldr	r3, [r7, #28]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008002:	691b      	ldr	r3, [r3, #16]
 8008004:	69ba      	ldr	r2, [r7, #24]
 8008006:	0151      	lsls	r1, r2, #5
 8008008:	69fa      	ldr	r2, [r7, #28]
 800800a:	440a      	add	r2, r1
 800800c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008010:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008014:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008018:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800801a:	69bb      	ldr	r3, [r7, #24]
 800801c:	015a      	lsls	r2, r3, #5
 800801e:	69fb      	ldr	r3, [r7, #28]
 8008020:	4413      	add	r3, r2
 8008022:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008026:	691b      	ldr	r3, [r3, #16]
 8008028:	69ba      	ldr	r2, [r7, #24]
 800802a:	0151      	lsls	r1, r2, #5
 800802c:	69fa      	ldr	r2, [r7, #28]
 800802e:	440a      	add	r2, r1
 8008030:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008034:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008038:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	015a      	lsls	r2, r3, #5
 800803e:	69fb      	ldr	r3, [r7, #28]
 8008040:	4413      	add	r3, r2
 8008042:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008046:	691b      	ldr	r3, [r3, #16]
 8008048:	69ba      	ldr	r2, [r7, #24]
 800804a:	0151      	lsls	r1, r2, #5
 800804c:	69fa      	ldr	r2, [r7, #28]
 800804e:	440a      	add	r2, r1
 8008050:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008054:	0cdb      	lsrs	r3, r3, #19
 8008056:	04db      	lsls	r3, r3, #19
 8008058:	6113      	str	r3, [r2, #16]
 800805a:	e074      	b.n	8008146 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800805c:	69bb      	ldr	r3, [r7, #24]
 800805e:	015a      	lsls	r2, r3, #5
 8008060:	69fb      	ldr	r3, [r7, #28]
 8008062:	4413      	add	r3, r2
 8008064:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008068:	691b      	ldr	r3, [r3, #16]
 800806a:	69ba      	ldr	r2, [r7, #24]
 800806c:	0151      	lsls	r1, r2, #5
 800806e:	69fa      	ldr	r2, [r7, #28]
 8008070:	440a      	add	r2, r1
 8008072:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008076:	0cdb      	lsrs	r3, r3, #19
 8008078:	04db      	lsls	r3, r3, #19
 800807a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800807c:	69bb      	ldr	r3, [r7, #24]
 800807e:	015a      	lsls	r2, r3, #5
 8008080:	69fb      	ldr	r3, [r7, #28]
 8008082:	4413      	add	r3, r2
 8008084:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008088:	691b      	ldr	r3, [r3, #16]
 800808a:	69ba      	ldr	r2, [r7, #24]
 800808c:	0151      	lsls	r1, r2, #5
 800808e:	69fa      	ldr	r2, [r7, #28]
 8008090:	440a      	add	r2, r1
 8008092:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008096:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800809a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800809e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80080a0:	69bb      	ldr	r3, [r7, #24]
 80080a2:	015a      	lsls	r2, r3, #5
 80080a4:	69fb      	ldr	r3, [r7, #28]
 80080a6:	4413      	add	r3, r2
 80080a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080ac:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	6999      	ldr	r1, [r3, #24]
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	68db      	ldr	r3, [r3, #12]
 80080b6:	440b      	add	r3, r1
 80080b8:	1e59      	subs	r1, r3, #1
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	68db      	ldr	r3, [r3, #12]
 80080be:	fbb1 f3f3 	udiv	r3, r1, r3
 80080c2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80080c4:	4b9d      	ldr	r3, [pc, #628]	; (800833c <USB_EPStartXfer+0x370>)
 80080c6:	400b      	ands	r3, r1
 80080c8:	69b9      	ldr	r1, [r7, #24]
 80080ca:	0148      	lsls	r0, r1, #5
 80080cc:	69f9      	ldr	r1, [r7, #28]
 80080ce:	4401      	add	r1, r0
 80080d0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80080d4:	4313      	orrs	r3, r2
 80080d6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80080d8:	69bb      	ldr	r3, [r7, #24]
 80080da:	015a      	lsls	r2, r3, #5
 80080dc:	69fb      	ldr	r3, [r7, #28]
 80080de:	4413      	add	r3, r2
 80080e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080e4:	691a      	ldr	r2, [r3, #16]
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	699b      	ldr	r3, [r3, #24]
 80080ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080ee:	69b9      	ldr	r1, [r7, #24]
 80080f0:	0148      	lsls	r0, r1, #5
 80080f2:	69f9      	ldr	r1, [r7, #28]
 80080f4:	4401      	add	r1, r0
 80080f6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80080fa:	4313      	orrs	r3, r2
 80080fc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	791b      	ldrb	r3, [r3, #4]
 8008102:	2b01      	cmp	r3, #1
 8008104:	d11f      	bne.n	8008146 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008106:	69bb      	ldr	r3, [r7, #24]
 8008108:	015a      	lsls	r2, r3, #5
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	4413      	add	r3, r2
 800810e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008112:	691b      	ldr	r3, [r3, #16]
 8008114:	69ba      	ldr	r2, [r7, #24]
 8008116:	0151      	lsls	r1, r2, #5
 8008118:	69fa      	ldr	r2, [r7, #28]
 800811a:	440a      	add	r2, r1
 800811c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008120:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008124:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008126:	69bb      	ldr	r3, [r7, #24]
 8008128:	015a      	lsls	r2, r3, #5
 800812a:	69fb      	ldr	r3, [r7, #28]
 800812c:	4413      	add	r3, r2
 800812e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008132:	691b      	ldr	r3, [r3, #16]
 8008134:	69ba      	ldr	r2, [r7, #24]
 8008136:	0151      	lsls	r1, r2, #5
 8008138:	69fa      	ldr	r2, [r7, #28]
 800813a:	440a      	add	r2, r1
 800813c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008140:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008144:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008146:	79fb      	ldrb	r3, [r7, #7]
 8008148:	2b01      	cmp	r3, #1
 800814a:	d14b      	bne.n	80081e4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	695b      	ldr	r3, [r3, #20]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d009      	beq.n	8008168 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008154:	69bb      	ldr	r3, [r7, #24]
 8008156:	015a      	lsls	r2, r3, #5
 8008158:	69fb      	ldr	r3, [r7, #28]
 800815a:	4413      	add	r3, r2
 800815c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008160:	461a      	mov	r2, r3
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	695b      	ldr	r3, [r3, #20]
 8008166:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	791b      	ldrb	r3, [r3, #4]
 800816c:	2b01      	cmp	r3, #1
 800816e:	d128      	bne.n	80081c2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008170:	69fb      	ldr	r3, [r7, #28]
 8008172:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800817c:	2b00      	cmp	r3, #0
 800817e:	d110      	bne.n	80081a2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	015a      	lsls	r2, r3, #5
 8008184:	69fb      	ldr	r3, [r7, #28]
 8008186:	4413      	add	r3, r2
 8008188:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	69ba      	ldr	r2, [r7, #24]
 8008190:	0151      	lsls	r1, r2, #5
 8008192:	69fa      	ldr	r2, [r7, #28]
 8008194:	440a      	add	r2, r1
 8008196:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800819a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800819e:	6013      	str	r3, [r2, #0]
 80081a0:	e00f      	b.n	80081c2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80081a2:	69bb      	ldr	r3, [r7, #24]
 80081a4:	015a      	lsls	r2, r3, #5
 80081a6:	69fb      	ldr	r3, [r7, #28]
 80081a8:	4413      	add	r3, r2
 80081aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	69ba      	ldr	r2, [r7, #24]
 80081b2:	0151      	lsls	r1, r2, #5
 80081b4:	69fa      	ldr	r2, [r7, #28]
 80081b6:	440a      	add	r2, r1
 80081b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081c0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	015a      	lsls	r2, r3, #5
 80081c6:	69fb      	ldr	r3, [r7, #28]
 80081c8:	4413      	add	r3, r2
 80081ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	69ba      	ldr	r2, [r7, #24]
 80081d2:	0151      	lsls	r1, r2, #5
 80081d4:	69fa      	ldr	r2, [r7, #28]
 80081d6:	440a      	add	r2, r1
 80081d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081dc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80081e0:	6013      	str	r3, [r2, #0]
 80081e2:	e133      	b.n	800844c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80081e4:	69bb      	ldr	r3, [r7, #24]
 80081e6:	015a      	lsls	r2, r3, #5
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	4413      	add	r3, r2
 80081ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	69ba      	ldr	r2, [r7, #24]
 80081f4:	0151      	lsls	r1, r2, #5
 80081f6:	69fa      	ldr	r2, [r7, #28]
 80081f8:	440a      	add	r2, r1
 80081fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081fe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008202:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	791b      	ldrb	r3, [r3, #4]
 8008208:	2b01      	cmp	r3, #1
 800820a:	d015      	beq.n	8008238 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	699b      	ldr	r3, [r3, #24]
 8008210:	2b00      	cmp	r3, #0
 8008212:	f000 811b 	beq.w	800844c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008216:	69fb      	ldr	r3, [r7, #28]
 8008218:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800821c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	781b      	ldrb	r3, [r3, #0]
 8008222:	f003 030f 	and.w	r3, r3, #15
 8008226:	2101      	movs	r1, #1
 8008228:	fa01 f303 	lsl.w	r3, r1, r3
 800822c:	69f9      	ldr	r1, [r7, #28]
 800822e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008232:	4313      	orrs	r3, r2
 8008234:	634b      	str	r3, [r1, #52]	; 0x34
 8008236:	e109      	b.n	800844c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008238:	69fb      	ldr	r3, [r7, #28]
 800823a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008244:	2b00      	cmp	r3, #0
 8008246:	d110      	bne.n	800826a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008248:	69bb      	ldr	r3, [r7, #24]
 800824a:	015a      	lsls	r2, r3, #5
 800824c:	69fb      	ldr	r3, [r7, #28]
 800824e:	4413      	add	r3, r2
 8008250:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	69ba      	ldr	r2, [r7, #24]
 8008258:	0151      	lsls	r1, r2, #5
 800825a:	69fa      	ldr	r2, [r7, #28]
 800825c:	440a      	add	r2, r1
 800825e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008262:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008266:	6013      	str	r3, [r2, #0]
 8008268:	e00f      	b.n	800828a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800826a:	69bb      	ldr	r3, [r7, #24]
 800826c:	015a      	lsls	r2, r3, #5
 800826e:	69fb      	ldr	r3, [r7, #28]
 8008270:	4413      	add	r3, r2
 8008272:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	69ba      	ldr	r2, [r7, #24]
 800827a:	0151      	lsls	r1, r2, #5
 800827c:	69fa      	ldr	r2, [r7, #28]
 800827e:	440a      	add	r2, r1
 8008280:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008284:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008288:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	6919      	ldr	r1, [r3, #16]
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	781a      	ldrb	r2, [r3, #0]
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	699b      	ldr	r3, [r3, #24]
 8008296:	b298      	uxth	r0, r3
 8008298:	79fb      	ldrb	r3, [r7, #7]
 800829a:	9300      	str	r3, [sp, #0]
 800829c:	4603      	mov	r3, r0
 800829e:	68f8      	ldr	r0, [r7, #12]
 80082a0:	f000 fade 	bl	8008860 <USB_WritePacket>
 80082a4:	e0d2      	b.n	800844c <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80082a6:	69bb      	ldr	r3, [r7, #24]
 80082a8:	015a      	lsls	r2, r3, #5
 80082aa:	69fb      	ldr	r3, [r7, #28]
 80082ac:	4413      	add	r3, r2
 80082ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082b2:	691b      	ldr	r3, [r3, #16]
 80082b4:	69ba      	ldr	r2, [r7, #24]
 80082b6:	0151      	lsls	r1, r2, #5
 80082b8:	69fa      	ldr	r2, [r7, #28]
 80082ba:	440a      	add	r2, r1
 80082bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082c0:	0cdb      	lsrs	r3, r3, #19
 80082c2:	04db      	lsls	r3, r3, #19
 80082c4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80082c6:	69bb      	ldr	r3, [r7, #24]
 80082c8:	015a      	lsls	r2, r3, #5
 80082ca:	69fb      	ldr	r3, [r7, #28]
 80082cc:	4413      	add	r3, r2
 80082ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082d2:	691b      	ldr	r3, [r3, #16]
 80082d4:	69ba      	ldr	r2, [r7, #24]
 80082d6:	0151      	lsls	r1, r2, #5
 80082d8:	69fa      	ldr	r2, [r7, #28]
 80082da:	440a      	add	r2, r1
 80082dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082e0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80082e4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80082e8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	699b      	ldr	r3, [r3, #24]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d126      	bne.n	8008340 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	015a      	lsls	r2, r3, #5
 80082f6:	69fb      	ldr	r3, [r7, #28]
 80082f8:	4413      	add	r3, r2
 80082fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082fe:	691a      	ldr	r2, [r3, #16]
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	68db      	ldr	r3, [r3, #12]
 8008304:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008308:	69b9      	ldr	r1, [r7, #24]
 800830a:	0148      	lsls	r0, r1, #5
 800830c:	69f9      	ldr	r1, [r7, #28]
 800830e:	4401      	add	r1, r0
 8008310:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008314:	4313      	orrs	r3, r2
 8008316:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008318:	69bb      	ldr	r3, [r7, #24]
 800831a:	015a      	lsls	r2, r3, #5
 800831c:	69fb      	ldr	r3, [r7, #28]
 800831e:	4413      	add	r3, r2
 8008320:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	69ba      	ldr	r2, [r7, #24]
 8008328:	0151      	lsls	r1, r2, #5
 800832a:	69fa      	ldr	r2, [r7, #28]
 800832c:	440a      	add	r2, r1
 800832e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008332:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008336:	6113      	str	r3, [r2, #16]
 8008338:	e03a      	b.n	80083b0 <USB_EPStartXfer+0x3e4>
 800833a:	bf00      	nop
 800833c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	699a      	ldr	r2, [r3, #24]
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	68db      	ldr	r3, [r3, #12]
 8008348:	4413      	add	r3, r2
 800834a:	1e5a      	subs	r2, r3, #1
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	68db      	ldr	r3, [r3, #12]
 8008350:	fbb2 f3f3 	udiv	r3, r2, r3
 8008354:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	68db      	ldr	r3, [r3, #12]
 800835a:	8afa      	ldrh	r2, [r7, #22]
 800835c:	fb03 f202 	mul.w	r2, r3, r2
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008364:	69bb      	ldr	r3, [r7, #24]
 8008366:	015a      	lsls	r2, r3, #5
 8008368:	69fb      	ldr	r3, [r7, #28]
 800836a:	4413      	add	r3, r2
 800836c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008370:	691a      	ldr	r2, [r3, #16]
 8008372:	8afb      	ldrh	r3, [r7, #22]
 8008374:	04d9      	lsls	r1, r3, #19
 8008376:	4b38      	ldr	r3, [pc, #224]	; (8008458 <USB_EPStartXfer+0x48c>)
 8008378:	400b      	ands	r3, r1
 800837a:	69b9      	ldr	r1, [r7, #24]
 800837c:	0148      	lsls	r0, r1, #5
 800837e:	69f9      	ldr	r1, [r7, #28]
 8008380:	4401      	add	r1, r0
 8008382:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008386:	4313      	orrs	r3, r2
 8008388:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800838a:	69bb      	ldr	r3, [r7, #24]
 800838c:	015a      	lsls	r2, r3, #5
 800838e:	69fb      	ldr	r3, [r7, #28]
 8008390:	4413      	add	r3, r2
 8008392:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008396:	691a      	ldr	r2, [r3, #16]
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	69db      	ldr	r3, [r3, #28]
 800839c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083a0:	69b9      	ldr	r1, [r7, #24]
 80083a2:	0148      	lsls	r0, r1, #5
 80083a4:	69f9      	ldr	r1, [r7, #28]
 80083a6:	4401      	add	r1, r0
 80083a8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80083ac:	4313      	orrs	r3, r2
 80083ae:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80083b0:	79fb      	ldrb	r3, [r7, #7]
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d10d      	bne.n	80083d2 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	691b      	ldr	r3, [r3, #16]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d009      	beq.n	80083d2 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	6919      	ldr	r1, [r3, #16]
 80083c2:	69bb      	ldr	r3, [r7, #24]
 80083c4:	015a      	lsls	r2, r3, #5
 80083c6:	69fb      	ldr	r3, [r7, #28]
 80083c8:	4413      	add	r3, r2
 80083ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083ce:	460a      	mov	r2, r1
 80083d0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	791b      	ldrb	r3, [r3, #4]
 80083d6:	2b01      	cmp	r3, #1
 80083d8:	d128      	bne.n	800842c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80083da:	69fb      	ldr	r3, [r7, #28]
 80083dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083e0:	689b      	ldr	r3, [r3, #8]
 80083e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d110      	bne.n	800840c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80083ea:	69bb      	ldr	r3, [r7, #24]
 80083ec:	015a      	lsls	r2, r3, #5
 80083ee:	69fb      	ldr	r3, [r7, #28]
 80083f0:	4413      	add	r3, r2
 80083f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	69ba      	ldr	r2, [r7, #24]
 80083fa:	0151      	lsls	r1, r2, #5
 80083fc:	69fa      	ldr	r2, [r7, #28]
 80083fe:	440a      	add	r2, r1
 8008400:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008404:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008408:	6013      	str	r3, [r2, #0]
 800840a:	e00f      	b.n	800842c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800840c:	69bb      	ldr	r3, [r7, #24]
 800840e:	015a      	lsls	r2, r3, #5
 8008410:	69fb      	ldr	r3, [r7, #28]
 8008412:	4413      	add	r3, r2
 8008414:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	69ba      	ldr	r2, [r7, #24]
 800841c:	0151      	lsls	r1, r2, #5
 800841e:	69fa      	ldr	r2, [r7, #28]
 8008420:	440a      	add	r2, r1
 8008422:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008426:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800842a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800842c:	69bb      	ldr	r3, [r7, #24]
 800842e:	015a      	lsls	r2, r3, #5
 8008430:	69fb      	ldr	r3, [r7, #28]
 8008432:	4413      	add	r3, r2
 8008434:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	69ba      	ldr	r2, [r7, #24]
 800843c:	0151      	lsls	r1, r2, #5
 800843e:	69fa      	ldr	r2, [r7, #28]
 8008440:	440a      	add	r2, r1
 8008442:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008446:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800844a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800844c:	2300      	movs	r3, #0
}
 800844e:	4618      	mov	r0, r3
 8008450:	3720      	adds	r7, #32
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	1ff80000 	.word	0x1ff80000

0800845c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800845c:	b480      	push	{r7}
 800845e:	b087      	sub	sp, #28
 8008460:	af00      	add	r7, sp, #0
 8008462:	60f8      	str	r0, [r7, #12]
 8008464:	60b9      	str	r1, [r7, #8]
 8008466:	4613      	mov	r3, r2
 8008468:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	785b      	ldrb	r3, [r3, #1]
 8008478:	2b01      	cmp	r3, #1
 800847a:	f040 80ce 	bne.w	800861a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	699b      	ldr	r3, [r3, #24]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d132      	bne.n	80084ec <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	015a      	lsls	r2, r3, #5
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	4413      	add	r3, r2
 800848e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008492:	691b      	ldr	r3, [r3, #16]
 8008494:	693a      	ldr	r2, [r7, #16]
 8008496:	0151      	lsls	r1, r2, #5
 8008498:	697a      	ldr	r2, [r7, #20]
 800849a:	440a      	add	r2, r1
 800849c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084a0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80084a4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80084a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	015a      	lsls	r2, r3, #5
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	4413      	add	r3, r2
 80084b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084b6:	691b      	ldr	r3, [r3, #16]
 80084b8:	693a      	ldr	r2, [r7, #16]
 80084ba:	0151      	lsls	r1, r2, #5
 80084bc:	697a      	ldr	r2, [r7, #20]
 80084be:	440a      	add	r2, r1
 80084c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80084c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	015a      	lsls	r2, r3, #5
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	4413      	add	r3, r2
 80084d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084d6:	691b      	ldr	r3, [r3, #16]
 80084d8:	693a      	ldr	r2, [r7, #16]
 80084da:	0151      	lsls	r1, r2, #5
 80084dc:	697a      	ldr	r2, [r7, #20]
 80084de:	440a      	add	r2, r1
 80084e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084e4:	0cdb      	lsrs	r3, r3, #19
 80084e6:	04db      	lsls	r3, r3, #19
 80084e8:	6113      	str	r3, [r2, #16]
 80084ea:	e04e      	b.n	800858a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	015a      	lsls	r2, r3, #5
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	4413      	add	r3, r2
 80084f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084f8:	691b      	ldr	r3, [r3, #16]
 80084fa:	693a      	ldr	r2, [r7, #16]
 80084fc:	0151      	lsls	r1, r2, #5
 80084fe:	697a      	ldr	r2, [r7, #20]
 8008500:	440a      	add	r2, r1
 8008502:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008506:	0cdb      	lsrs	r3, r3, #19
 8008508:	04db      	lsls	r3, r3, #19
 800850a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	015a      	lsls	r2, r3, #5
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	4413      	add	r3, r2
 8008514:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008518:	691b      	ldr	r3, [r3, #16]
 800851a:	693a      	ldr	r2, [r7, #16]
 800851c:	0151      	lsls	r1, r2, #5
 800851e:	697a      	ldr	r2, [r7, #20]
 8008520:	440a      	add	r2, r1
 8008522:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008526:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800852a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800852e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	699a      	ldr	r2, [r3, #24]
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	68db      	ldr	r3, [r3, #12]
 8008538:	429a      	cmp	r2, r3
 800853a:	d903      	bls.n	8008544 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	68da      	ldr	r2, [r3, #12]
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	015a      	lsls	r2, r3, #5
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	4413      	add	r3, r2
 800854c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008550:	691b      	ldr	r3, [r3, #16]
 8008552:	693a      	ldr	r2, [r7, #16]
 8008554:	0151      	lsls	r1, r2, #5
 8008556:	697a      	ldr	r2, [r7, #20]
 8008558:	440a      	add	r2, r1
 800855a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800855e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008562:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	015a      	lsls	r2, r3, #5
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	4413      	add	r3, r2
 800856c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008570:	691a      	ldr	r2, [r3, #16]
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	699b      	ldr	r3, [r3, #24]
 8008576:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800857a:	6939      	ldr	r1, [r7, #16]
 800857c:	0148      	lsls	r0, r1, #5
 800857e:	6979      	ldr	r1, [r7, #20]
 8008580:	4401      	add	r1, r0
 8008582:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008586:	4313      	orrs	r3, r2
 8008588:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800858a:	79fb      	ldrb	r3, [r7, #7]
 800858c:	2b01      	cmp	r3, #1
 800858e:	d11e      	bne.n	80085ce <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	695b      	ldr	r3, [r3, #20]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d009      	beq.n	80085ac <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	015a      	lsls	r2, r3, #5
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	4413      	add	r3, r2
 80085a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085a4:	461a      	mov	r2, r3
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	695b      	ldr	r3, [r3, #20]
 80085aa:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	015a      	lsls	r2, r3, #5
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	4413      	add	r3, r2
 80085b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	693a      	ldr	r2, [r7, #16]
 80085bc:	0151      	lsls	r1, r2, #5
 80085be:	697a      	ldr	r2, [r7, #20]
 80085c0:	440a      	add	r2, r1
 80085c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085c6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085ca:	6013      	str	r3, [r2, #0]
 80085cc:	e097      	b.n	80086fe <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	015a      	lsls	r2, r3, #5
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	4413      	add	r3, r2
 80085d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	693a      	ldr	r2, [r7, #16]
 80085de:	0151      	lsls	r1, r2, #5
 80085e0:	697a      	ldr	r2, [r7, #20]
 80085e2:	440a      	add	r2, r1
 80085e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085e8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085ec:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	699b      	ldr	r3, [r3, #24]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	f000 8083 	beq.w	80086fe <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	781b      	ldrb	r3, [r3, #0]
 8008604:	f003 030f 	and.w	r3, r3, #15
 8008608:	2101      	movs	r1, #1
 800860a:	fa01 f303 	lsl.w	r3, r1, r3
 800860e:	6979      	ldr	r1, [r7, #20]
 8008610:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008614:	4313      	orrs	r3, r2
 8008616:	634b      	str	r3, [r1, #52]	; 0x34
 8008618:	e071      	b.n	80086fe <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800861a:	693b      	ldr	r3, [r7, #16]
 800861c:	015a      	lsls	r2, r3, #5
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	4413      	add	r3, r2
 8008622:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008626:	691b      	ldr	r3, [r3, #16]
 8008628:	693a      	ldr	r2, [r7, #16]
 800862a:	0151      	lsls	r1, r2, #5
 800862c:	697a      	ldr	r2, [r7, #20]
 800862e:	440a      	add	r2, r1
 8008630:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008634:	0cdb      	lsrs	r3, r3, #19
 8008636:	04db      	lsls	r3, r3, #19
 8008638:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	015a      	lsls	r2, r3, #5
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	4413      	add	r3, r2
 8008642:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008646:	691b      	ldr	r3, [r3, #16]
 8008648:	693a      	ldr	r2, [r7, #16]
 800864a:	0151      	lsls	r1, r2, #5
 800864c:	697a      	ldr	r2, [r7, #20]
 800864e:	440a      	add	r2, r1
 8008650:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008654:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008658:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800865c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	699b      	ldr	r3, [r3, #24]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d003      	beq.n	800866e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	68da      	ldr	r2, [r3, #12]
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	68da      	ldr	r2, [r3, #12]
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	015a      	lsls	r2, r3, #5
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	4413      	add	r3, r2
 800867e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008682:	691b      	ldr	r3, [r3, #16]
 8008684:	693a      	ldr	r2, [r7, #16]
 8008686:	0151      	lsls	r1, r2, #5
 8008688:	697a      	ldr	r2, [r7, #20]
 800868a:	440a      	add	r2, r1
 800868c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008690:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008694:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	015a      	lsls	r2, r3, #5
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	4413      	add	r3, r2
 800869e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086a2:	691a      	ldr	r2, [r3, #16]
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	69db      	ldr	r3, [r3, #28]
 80086a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086ac:	6939      	ldr	r1, [r7, #16]
 80086ae:	0148      	lsls	r0, r1, #5
 80086b0:	6979      	ldr	r1, [r7, #20]
 80086b2:	4401      	add	r1, r0
 80086b4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80086b8:	4313      	orrs	r3, r2
 80086ba:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80086bc:	79fb      	ldrb	r3, [r7, #7]
 80086be:	2b01      	cmp	r3, #1
 80086c0:	d10d      	bne.n	80086de <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	691b      	ldr	r3, [r3, #16]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d009      	beq.n	80086de <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	6919      	ldr	r1, [r3, #16]
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	015a      	lsls	r2, r3, #5
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	4413      	add	r3, r2
 80086d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086da:	460a      	mov	r2, r1
 80086dc:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80086de:	693b      	ldr	r3, [r7, #16]
 80086e0:	015a      	lsls	r2, r3, #5
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	4413      	add	r3, r2
 80086e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	693a      	ldr	r2, [r7, #16]
 80086ee:	0151      	lsls	r1, r2, #5
 80086f0:	697a      	ldr	r2, [r7, #20]
 80086f2:	440a      	add	r2, r1
 80086f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086f8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80086fc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80086fe:	2300      	movs	r3, #0
}
 8008700:	4618      	mov	r0, r3
 8008702:	371c      	adds	r7, #28
 8008704:	46bd      	mov	sp, r7
 8008706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870a:	4770      	bx	lr

0800870c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800870c:	b480      	push	{r7}
 800870e:	b087      	sub	sp, #28
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008716:	2300      	movs	r3, #0
 8008718:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800871a:	2300      	movs	r3, #0
 800871c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	785b      	ldrb	r3, [r3, #1]
 8008726:	2b01      	cmp	r3, #1
 8008728:	d14a      	bne.n	80087c0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	781b      	ldrb	r3, [r3, #0]
 800872e:	015a      	lsls	r2, r3, #5
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	4413      	add	r3, r2
 8008734:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800873e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008742:	f040 8086 	bne.w	8008852 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	015a      	lsls	r2, r3, #5
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	4413      	add	r3, r2
 8008750:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	683a      	ldr	r2, [r7, #0]
 8008758:	7812      	ldrb	r2, [r2, #0]
 800875a:	0151      	lsls	r1, r2, #5
 800875c:	693a      	ldr	r2, [r7, #16]
 800875e:	440a      	add	r2, r1
 8008760:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008764:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008768:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	781b      	ldrb	r3, [r3, #0]
 800876e:	015a      	lsls	r2, r3, #5
 8008770:	693b      	ldr	r3, [r7, #16]
 8008772:	4413      	add	r3, r2
 8008774:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	683a      	ldr	r2, [r7, #0]
 800877c:	7812      	ldrb	r2, [r2, #0]
 800877e:	0151      	lsls	r1, r2, #5
 8008780:	693a      	ldr	r2, [r7, #16]
 8008782:	440a      	add	r2, r1
 8008784:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008788:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800878c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	3301      	adds	r3, #1
 8008792:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	f242 7210 	movw	r2, #10000	; 0x2710
 800879a:	4293      	cmp	r3, r2
 800879c:	d902      	bls.n	80087a4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800879e:	2301      	movs	r3, #1
 80087a0:	75fb      	strb	r3, [r7, #23]
          break;
 80087a2:	e056      	b.n	8008852 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	781b      	ldrb	r3, [r3, #0]
 80087a8:	015a      	lsls	r2, r3, #5
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	4413      	add	r3, r2
 80087ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80087b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087bc:	d0e7      	beq.n	800878e <USB_EPStopXfer+0x82>
 80087be:	e048      	b.n	8008852 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	781b      	ldrb	r3, [r3, #0]
 80087c4:	015a      	lsls	r2, r3, #5
 80087c6:	693b      	ldr	r3, [r7, #16]
 80087c8:	4413      	add	r3, r2
 80087ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80087d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087d8:	d13b      	bne.n	8008852 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	781b      	ldrb	r3, [r3, #0]
 80087de:	015a      	lsls	r2, r3, #5
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	4413      	add	r3, r2
 80087e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	683a      	ldr	r2, [r7, #0]
 80087ec:	7812      	ldrb	r2, [r2, #0]
 80087ee:	0151      	lsls	r1, r2, #5
 80087f0:	693a      	ldr	r2, [r7, #16]
 80087f2:	440a      	add	r2, r1
 80087f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087f8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80087fc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	781b      	ldrb	r3, [r3, #0]
 8008802:	015a      	lsls	r2, r3, #5
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	4413      	add	r3, r2
 8008808:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	683a      	ldr	r2, [r7, #0]
 8008810:	7812      	ldrb	r2, [r2, #0]
 8008812:	0151      	lsls	r1, r2, #5
 8008814:	693a      	ldr	r2, [r7, #16]
 8008816:	440a      	add	r2, r1
 8008818:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800881c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008820:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	3301      	adds	r3, #1
 8008826:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f242 7210 	movw	r2, #10000	; 0x2710
 800882e:	4293      	cmp	r3, r2
 8008830:	d902      	bls.n	8008838 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008832:	2301      	movs	r3, #1
 8008834:	75fb      	strb	r3, [r7, #23]
          break;
 8008836:	e00c      	b.n	8008852 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	015a      	lsls	r2, r3, #5
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	4413      	add	r3, r2
 8008842:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800884c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008850:	d0e7      	beq.n	8008822 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008852:	7dfb      	ldrb	r3, [r7, #23]
}
 8008854:	4618      	mov	r0, r3
 8008856:	371c      	adds	r7, #28
 8008858:	46bd      	mov	sp, r7
 800885a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885e:	4770      	bx	lr

08008860 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008860:	b480      	push	{r7}
 8008862:	b089      	sub	sp, #36	; 0x24
 8008864:	af00      	add	r7, sp, #0
 8008866:	60f8      	str	r0, [r7, #12]
 8008868:	60b9      	str	r1, [r7, #8]
 800886a:	4611      	mov	r1, r2
 800886c:	461a      	mov	r2, r3
 800886e:	460b      	mov	r3, r1
 8008870:	71fb      	strb	r3, [r7, #7]
 8008872:	4613      	mov	r3, r2
 8008874:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800887e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008882:	2b00      	cmp	r3, #0
 8008884:	d123      	bne.n	80088ce <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008886:	88bb      	ldrh	r3, [r7, #4]
 8008888:	3303      	adds	r3, #3
 800888a:	089b      	lsrs	r3, r3, #2
 800888c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800888e:	2300      	movs	r3, #0
 8008890:	61bb      	str	r3, [r7, #24]
 8008892:	e018      	b.n	80088c6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008894:	79fb      	ldrb	r3, [r7, #7]
 8008896:	031a      	lsls	r2, r3, #12
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	4413      	add	r3, r2
 800889c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088a0:	461a      	mov	r2, r3
 80088a2:	69fb      	ldr	r3, [r7, #28]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80088a8:	69fb      	ldr	r3, [r7, #28]
 80088aa:	3301      	adds	r3, #1
 80088ac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80088ae:	69fb      	ldr	r3, [r7, #28]
 80088b0:	3301      	adds	r3, #1
 80088b2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80088b4:	69fb      	ldr	r3, [r7, #28]
 80088b6:	3301      	adds	r3, #1
 80088b8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80088ba:	69fb      	ldr	r3, [r7, #28]
 80088bc:	3301      	adds	r3, #1
 80088be:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80088c0:	69bb      	ldr	r3, [r7, #24]
 80088c2:	3301      	adds	r3, #1
 80088c4:	61bb      	str	r3, [r7, #24]
 80088c6:	69ba      	ldr	r2, [r7, #24]
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d3e2      	bcc.n	8008894 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80088ce:	2300      	movs	r3, #0
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3724      	adds	r7, #36	; 0x24
 80088d4:	46bd      	mov	sp, r7
 80088d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088da:	4770      	bx	lr

080088dc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80088dc:	b480      	push	{r7}
 80088de:	b08b      	sub	sp, #44	; 0x2c
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	60f8      	str	r0, [r7, #12]
 80088e4:	60b9      	str	r1, [r7, #8]
 80088e6:	4613      	mov	r3, r2
 80088e8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80088f2:	88fb      	ldrh	r3, [r7, #6]
 80088f4:	089b      	lsrs	r3, r3, #2
 80088f6:	b29b      	uxth	r3, r3
 80088f8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80088fa:	88fb      	ldrh	r3, [r7, #6]
 80088fc:	f003 0303 	and.w	r3, r3, #3
 8008900:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008902:	2300      	movs	r3, #0
 8008904:	623b      	str	r3, [r7, #32]
 8008906:	e014      	b.n	8008932 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008908:	69bb      	ldr	r3, [r7, #24]
 800890a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800890e:	681a      	ldr	r2, [r3, #0]
 8008910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008912:	601a      	str	r2, [r3, #0]
    pDest++;
 8008914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008916:	3301      	adds	r3, #1
 8008918:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800891a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800891c:	3301      	adds	r3, #1
 800891e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008922:	3301      	adds	r3, #1
 8008924:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008928:	3301      	adds	r3, #1
 800892a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800892c:	6a3b      	ldr	r3, [r7, #32]
 800892e:	3301      	adds	r3, #1
 8008930:	623b      	str	r3, [r7, #32]
 8008932:	6a3a      	ldr	r2, [r7, #32]
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	429a      	cmp	r2, r3
 8008938:	d3e6      	bcc.n	8008908 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800893a:	8bfb      	ldrh	r3, [r7, #30]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d01e      	beq.n	800897e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008940:	2300      	movs	r3, #0
 8008942:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008944:	69bb      	ldr	r3, [r7, #24]
 8008946:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800894a:	461a      	mov	r2, r3
 800894c:	f107 0310 	add.w	r3, r7, #16
 8008950:	6812      	ldr	r2, [r2, #0]
 8008952:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008954:	693a      	ldr	r2, [r7, #16]
 8008956:	6a3b      	ldr	r3, [r7, #32]
 8008958:	b2db      	uxtb	r3, r3
 800895a:	00db      	lsls	r3, r3, #3
 800895c:	fa22 f303 	lsr.w	r3, r2, r3
 8008960:	b2da      	uxtb	r2, r3
 8008962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008964:	701a      	strb	r2, [r3, #0]
      i++;
 8008966:	6a3b      	ldr	r3, [r7, #32]
 8008968:	3301      	adds	r3, #1
 800896a:	623b      	str	r3, [r7, #32]
      pDest++;
 800896c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800896e:	3301      	adds	r3, #1
 8008970:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008972:	8bfb      	ldrh	r3, [r7, #30]
 8008974:	3b01      	subs	r3, #1
 8008976:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008978:	8bfb      	ldrh	r3, [r7, #30]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d1ea      	bne.n	8008954 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800897e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008980:	4618      	mov	r0, r3
 8008982:	372c      	adds	r7, #44	; 0x2c
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr

0800898c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800898c:	b480      	push	{r7}
 800898e:	b085      	sub	sp, #20
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
 8008994:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	781b      	ldrb	r3, [r3, #0]
 800899e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	785b      	ldrb	r3, [r3, #1]
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	d12c      	bne.n	8008a02 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	015a      	lsls	r2, r3, #5
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	4413      	add	r3, r2
 80089b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	db12      	blt.n	80089e0 <USB_EPSetStall+0x54>
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d00f      	beq.n	80089e0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	015a      	lsls	r2, r3, #5
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	4413      	add	r3, r2
 80089c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	68ba      	ldr	r2, [r7, #8]
 80089d0:	0151      	lsls	r1, r2, #5
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	440a      	add	r2, r1
 80089d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80089de:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	015a      	lsls	r2, r3, #5
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	4413      	add	r3, r2
 80089e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	68ba      	ldr	r2, [r7, #8]
 80089f0:	0151      	lsls	r1, r2, #5
 80089f2:	68fa      	ldr	r2, [r7, #12]
 80089f4:	440a      	add	r2, r1
 80089f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80089fe:	6013      	str	r3, [r2, #0]
 8008a00:	e02b      	b.n	8008a5a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	015a      	lsls	r2, r3, #5
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	4413      	add	r3, r2
 8008a0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	db12      	blt.n	8008a3a <USB_EPSetStall+0xae>
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d00f      	beq.n	8008a3a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	015a      	lsls	r2, r3, #5
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	4413      	add	r3, r2
 8008a22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	68ba      	ldr	r2, [r7, #8]
 8008a2a:	0151      	lsls	r1, r2, #5
 8008a2c:	68fa      	ldr	r2, [r7, #12]
 8008a2e:	440a      	add	r2, r1
 8008a30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a34:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008a38:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	015a      	lsls	r2, r3, #5
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	4413      	add	r3, r2
 8008a42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	68ba      	ldr	r2, [r7, #8]
 8008a4a:	0151      	lsls	r1, r2, #5
 8008a4c:	68fa      	ldr	r2, [r7, #12]
 8008a4e:	440a      	add	r2, r1
 8008a50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008a58:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008a5a:	2300      	movs	r3, #0
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	3714      	adds	r7, #20
 8008a60:	46bd      	mov	sp, r7
 8008a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a66:	4770      	bx	lr

08008a68 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b085      	sub	sp, #20
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	781b      	ldrb	r3, [r3, #0]
 8008a7a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	785b      	ldrb	r3, [r3, #1]
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	d128      	bne.n	8008ad6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	015a      	lsls	r2, r3, #5
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	4413      	add	r3, r2
 8008a8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	68ba      	ldr	r2, [r7, #8]
 8008a94:	0151      	lsls	r1, r2, #5
 8008a96:	68fa      	ldr	r2, [r7, #12]
 8008a98:	440a      	add	r2, r1
 8008a9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a9e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008aa2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	791b      	ldrb	r3, [r3, #4]
 8008aa8:	2b03      	cmp	r3, #3
 8008aaa:	d003      	beq.n	8008ab4 <USB_EPClearStall+0x4c>
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	791b      	ldrb	r3, [r3, #4]
 8008ab0:	2b02      	cmp	r3, #2
 8008ab2:	d138      	bne.n	8008b26 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	015a      	lsls	r2, r3, #5
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	4413      	add	r3, r2
 8008abc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	68ba      	ldr	r2, [r7, #8]
 8008ac4:	0151      	lsls	r1, r2, #5
 8008ac6:	68fa      	ldr	r2, [r7, #12]
 8008ac8:	440a      	add	r2, r1
 8008aca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ace:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ad2:	6013      	str	r3, [r2, #0]
 8008ad4:	e027      	b.n	8008b26 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	015a      	lsls	r2, r3, #5
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	4413      	add	r3, r2
 8008ade:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	68ba      	ldr	r2, [r7, #8]
 8008ae6:	0151      	lsls	r1, r2, #5
 8008ae8:	68fa      	ldr	r2, [r7, #12]
 8008aea:	440a      	add	r2, r1
 8008aec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008af0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008af4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	791b      	ldrb	r3, [r3, #4]
 8008afa:	2b03      	cmp	r3, #3
 8008afc:	d003      	beq.n	8008b06 <USB_EPClearStall+0x9e>
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	791b      	ldrb	r3, [r3, #4]
 8008b02:	2b02      	cmp	r3, #2
 8008b04:	d10f      	bne.n	8008b26 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	015a      	lsls	r2, r3, #5
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	4413      	add	r3, r2
 8008b0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	68ba      	ldr	r2, [r7, #8]
 8008b16:	0151      	lsls	r1, r2, #5
 8008b18:	68fa      	ldr	r2, [r7, #12]
 8008b1a:	440a      	add	r2, r1
 8008b1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b24:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008b26:	2300      	movs	r3, #0
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	3714      	adds	r7, #20
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b32:	4770      	bx	lr

08008b34 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b085      	sub	sp, #20
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	460b      	mov	r3, r1
 8008b3e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68fa      	ldr	r2, [r7, #12]
 8008b4e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b52:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008b56:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b5e:	681a      	ldr	r2, [r3, #0]
 8008b60:	78fb      	ldrb	r3, [r7, #3]
 8008b62:	011b      	lsls	r3, r3, #4
 8008b64:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008b68:	68f9      	ldr	r1, [r7, #12]
 8008b6a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008b6e:	4313      	orrs	r3, r2
 8008b70:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008b72:	2300      	movs	r3, #0
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3714      	adds	r7, #20
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr

08008b80 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b085      	sub	sp, #20
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	68fa      	ldr	r2, [r7, #12]
 8008b96:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008b9a:	f023 0303 	bic.w	r3, r3, #3
 8008b9e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ba6:	685b      	ldr	r3, [r3, #4]
 8008ba8:	68fa      	ldr	r2, [r7, #12]
 8008baa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008bae:	f023 0302 	bic.w	r3, r3, #2
 8008bb2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008bb4:	2300      	movs	r3, #0
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3714      	adds	r7, #20
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc0:	4770      	bx	lr

08008bc2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008bc2:	b480      	push	{r7}
 8008bc4:	b085      	sub	sp, #20
 8008bc6:	af00      	add	r7, sp, #0
 8008bc8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	68fa      	ldr	r2, [r7, #12]
 8008bd8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008bdc:	f023 0303 	bic.w	r3, r3, #3
 8008be0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008be8:	685b      	ldr	r3, [r3, #4]
 8008bea:	68fa      	ldr	r2, [r7, #12]
 8008bec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008bf0:	f043 0302 	orr.w	r3, r3, #2
 8008bf4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008bf6:	2300      	movs	r3, #0
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	3714      	adds	r7, #20
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c02:	4770      	bx	lr

08008c04 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b085      	sub	sp, #20
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	695b      	ldr	r3, [r3, #20]
 8008c10:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	699b      	ldr	r3, [r3, #24]
 8008c16:	68fa      	ldr	r2, [r7, #12]
 8008c18:	4013      	ands	r3, r2
 8008c1a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3714      	adds	r7, #20
 8008c22:	46bd      	mov	sp, r7
 8008c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c28:	4770      	bx	lr

08008c2a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c2a:	b480      	push	{r7}
 8008c2c:	b085      	sub	sp, #20
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c3c:	699b      	ldr	r3, [r3, #24]
 8008c3e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c46:	69db      	ldr	r3, [r3, #28]
 8008c48:	68ba      	ldr	r2, [r7, #8]
 8008c4a:	4013      	ands	r3, r2
 8008c4c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	0c1b      	lsrs	r3, r3, #16
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3714      	adds	r7, #20
 8008c56:	46bd      	mov	sp, r7
 8008c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5c:	4770      	bx	lr

08008c5e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c5e:	b480      	push	{r7}
 8008c60:	b085      	sub	sp, #20
 8008c62:	af00      	add	r7, sp, #0
 8008c64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c70:	699b      	ldr	r3, [r3, #24]
 8008c72:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c7a:	69db      	ldr	r3, [r3, #28]
 8008c7c:	68ba      	ldr	r2, [r7, #8]
 8008c7e:	4013      	ands	r3, r2
 8008c80:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	b29b      	uxth	r3, r3
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	3714      	adds	r7, #20
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c90:	4770      	bx	lr

08008c92 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008c92:	b480      	push	{r7}
 8008c94:	b085      	sub	sp, #20
 8008c96:	af00      	add	r7, sp, #0
 8008c98:	6078      	str	r0, [r7, #4]
 8008c9a:	460b      	mov	r3, r1
 8008c9c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008ca2:	78fb      	ldrb	r3, [r7, #3]
 8008ca4:	015a      	lsls	r2, r3, #5
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	4413      	add	r3, r2
 8008caa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cb8:	695b      	ldr	r3, [r3, #20]
 8008cba:	68ba      	ldr	r2, [r7, #8]
 8008cbc:	4013      	ands	r3, r2
 8008cbe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008cc0:	68bb      	ldr	r3, [r7, #8]
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3714      	adds	r7, #20
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr

08008cce <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008cce:	b480      	push	{r7}
 8008cd0:	b087      	sub	sp, #28
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	6078      	str	r0, [r7, #4]
 8008cd6:	460b      	mov	r3, r1
 8008cd8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ce4:	691b      	ldr	r3, [r3, #16]
 8008ce6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cf0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008cf2:	78fb      	ldrb	r3, [r7, #3]
 8008cf4:	f003 030f 	and.w	r3, r3, #15
 8008cf8:	68fa      	ldr	r2, [r7, #12]
 8008cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8008cfe:	01db      	lsls	r3, r3, #7
 8008d00:	b2db      	uxtb	r3, r3
 8008d02:	693a      	ldr	r2, [r7, #16]
 8008d04:	4313      	orrs	r3, r2
 8008d06:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008d08:	78fb      	ldrb	r3, [r7, #3]
 8008d0a:	015a      	lsls	r2, r3, #5
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	4413      	add	r3, r2
 8008d10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d14:	689b      	ldr	r3, [r3, #8]
 8008d16:	693a      	ldr	r2, [r7, #16]
 8008d18:	4013      	ands	r3, r2
 8008d1a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008d1c:	68bb      	ldr	r3, [r7, #8]
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	371c      	adds	r7, #28
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr

08008d2a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008d2a:	b480      	push	{r7}
 8008d2c:	b083      	sub	sp, #12
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	695b      	ldr	r3, [r3, #20]
 8008d36:	f003 0301 	and.w	r3, r3, #1
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	370c      	adds	r7, #12
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d44:	4770      	bx	lr

08008d46 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008d46:	b480      	push	{r7}
 8008d48:	b085      	sub	sp, #20
 8008d4a:	af00      	add	r7, sp, #0
 8008d4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	68fa      	ldr	r2, [r7, #12]
 8008d5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d60:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008d64:	f023 0307 	bic.w	r3, r3, #7
 8008d68:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d70:	685b      	ldr	r3, [r3, #4]
 8008d72:	68fa      	ldr	r2, [r7, #12]
 8008d74:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d7c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008d7e:	2300      	movs	r3, #0
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3714      	adds	r7, #20
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b087      	sub	sp, #28
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	60f8      	str	r0, [r7, #12]
 8008d94:	460b      	mov	r3, r1
 8008d96:	607a      	str	r2, [r7, #4]
 8008d98:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	333c      	adds	r3, #60	; 0x3c
 8008da2:	3304      	adds	r3, #4
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	4a26      	ldr	r2, [pc, #152]	; (8008e44 <USB_EP0_OutStart+0xb8>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d90a      	bls.n	8008dc6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008dbc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008dc0:	d101      	bne.n	8008dc6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	e037      	b.n	8008e36 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dcc:	461a      	mov	r2, r3
 8008dce:	2300      	movs	r3, #0
 8008dd0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dd8:	691b      	ldr	r3, [r3, #16]
 8008dda:	697a      	ldr	r2, [r7, #20]
 8008ddc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008de0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008de4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dec:	691b      	ldr	r3, [r3, #16]
 8008dee:	697a      	ldr	r2, [r7, #20]
 8008df0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008df4:	f043 0318 	orr.w	r3, r3, #24
 8008df8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e00:	691b      	ldr	r3, [r3, #16]
 8008e02:	697a      	ldr	r2, [r7, #20]
 8008e04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e08:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008e0c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008e0e:	7afb      	ldrb	r3, [r7, #11]
 8008e10:	2b01      	cmp	r3, #1
 8008e12:	d10f      	bne.n	8008e34 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	697a      	ldr	r2, [r7, #20]
 8008e2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e2e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008e32:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008e34:	2300      	movs	r3, #0
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	371c      	adds	r7, #28
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr
 8008e42:	bf00      	nop
 8008e44:	4f54300a 	.word	0x4f54300a

08008e48 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b085      	sub	sp, #20
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008e50:	2300      	movs	r3, #0
 8008e52:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	3301      	adds	r3, #1
 8008e58:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	4a13      	ldr	r2, [pc, #76]	; (8008eac <USB_CoreReset+0x64>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d901      	bls.n	8008e66 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008e62:	2303      	movs	r3, #3
 8008e64:	e01b      	b.n	8008e9e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	691b      	ldr	r3, [r3, #16]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	daf2      	bge.n	8008e54 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008e6e:	2300      	movs	r3, #0
 8008e70:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	691b      	ldr	r3, [r3, #16]
 8008e76:	f043 0201 	orr.w	r2, r3, #1
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	3301      	adds	r3, #1
 8008e82:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	4a09      	ldr	r2, [pc, #36]	; (8008eac <USB_CoreReset+0x64>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d901      	bls.n	8008e90 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008e8c:	2303      	movs	r3, #3
 8008e8e:	e006      	b.n	8008e9e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	691b      	ldr	r3, [r3, #16]
 8008e94:	f003 0301 	and.w	r3, r3, #1
 8008e98:	2b01      	cmp	r3, #1
 8008e9a:	d0f0      	beq.n	8008e7e <USB_CoreReset+0x36>

  return HAL_OK;
 8008e9c:	2300      	movs	r3, #0
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3714      	adds	r7, #20
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea8:	4770      	bx	lr
 8008eaa:	bf00      	nop
 8008eac:	00030d40 	.word	0x00030d40

08008eb0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b084      	sub	sp, #16
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
 8008eb8:	460b      	mov	r3, r1
 8008eba:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008ebc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008ec0:	f002 fc94 	bl	800b7ec <USBD_static_malloc>
 8008ec4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d109      	bne.n	8008ee0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	32b0      	adds	r2, #176	; 0xb0
 8008ed6:	2100      	movs	r1, #0
 8008ed8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008edc:	2302      	movs	r3, #2
 8008ede:	e0d4      	b.n	800908a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008ee0:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8008ee4:	2100      	movs	r1, #0
 8008ee6:	68f8      	ldr	r0, [r7, #12]
 8008ee8:	f003 fa41 	bl	800c36e <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	32b0      	adds	r2, #176	; 0xb0
 8008ef6:	68f9      	ldr	r1, [r7, #12]
 8008ef8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	32b0      	adds	r2, #176	; 0xb0
 8008f06:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	7c1b      	ldrb	r3, [r3, #16]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d138      	bne.n	8008f8a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008f18:	4b5e      	ldr	r3, [pc, #376]	; (8009094 <USBD_CDC_Init+0x1e4>)
 8008f1a:	7819      	ldrb	r1, [r3, #0]
 8008f1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f20:	2202      	movs	r2, #2
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f002 fb3f 	bl	800b5a6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008f28:	4b5a      	ldr	r3, [pc, #360]	; (8009094 <USBD_CDC_Init+0x1e4>)
 8008f2a:	781b      	ldrb	r3, [r3, #0]
 8008f2c:	f003 020f 	and.w	r2, r3, #15
 8008f30:	6879      	ldr	r1, [r7, #4]
 8008f32:	4613      	mov	r3, r2
 8008f34:	009b      	lsls	r3, r3, #2
 8008f36:	4413      	add	r3, r2
 8008f38:	009b      	lsls	r3, r3, #2
 8008f3a:	440b      	add	r3, r1
 8008f3c:	3324      	adds	r3, #36	; 0x24
 8008f3e:	2201      	movs	r2, #1
 8008f40:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008f42:	4b55      	ldr	r3, [pc, #340]	; (8009098 <USBD_CDC_Init+0x1e8>)
 8008f44:	7819      	ldrb	r1, [r3, #0]
 8008f46:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f4a:	2202      	movs	r2, #2
 8008f4c:	6878      	ldr	r0, [r7, #4]
 8008f4e:	f002 fb2a 	bl	800b5a6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008f52:	4b51      	ldr	r3, [pc, #324]	; (8009098 <USBD_CDC_Init+0x1e8>)
 8008f54:	781b      	ldrb	r3, [r3, #0]
 8008f56:	f003 020f 	and.w	r2, r3, #15
 8008f5a:	6879      	ldr	r1, [r7, #4]
 8008f5c:	4613      	mov	r3, r2
 8008f5e:	009b      	lsls	r3, r3, #2
 8008f60:	4413      	add	r3, r2
 8008f62:	009b      	lsls	r3, r3, #2
 8008f64:	440b      	add	r3, r1
 8008f66:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008f6e:	4b4b      	ldr	r3, [pc, #300]	; (800909c <USBD_CDC_Init+0x1ec>)
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	f003 020f 	and.w	r2, r3, #15
 8008f76:	6879      	ldr	r1, [r7, #4]
 8008f78:	4613      	mov	r3, r2
 8008f7a:	009b      	lsls	r3, r3, #2
 8008f7c:	4413      	add	r3, r2
 8008f7e:	009b      	lsls	r3, r3, #2
 8008f80:	440b      	add	r3, r1
 8008f82:	3326      	adds	r3, #38	; 0x26
 8008f84:	2210      	movs	r2, #16
 8008f86:	801a      	strh	r2, [r3, #0]
 8008f88:	e035      	b.n	8008ff6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008f8a:	4b42      	ldr	r3, [pc, #264]	; (8009094 <USBD_CDC_Init+0x1e4>)
 8008f8c:	7819      	ldrb	r1, [r3, #0]
 8008f8e:	2340      	movs	r3, #64	; 0x40
 8008f90:	2202      	movs	r2, #2
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f002 fb07 	bl	800b5a6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008f98:	4b3e      	ldr	r3, [pc, #248]	; (8009094 <USBD_CDC_Init+0x1e4>)
 8008f9a:	781b      	ldrb	r3, [r3, #0]
 8008f9c:	f003 020f 	and.w	r2, r3, #15
 8008fa0:	6879      	ldr	r1, [r7, #4]
 8008fa2:	4613      	mov	r3, r2
 8008fa4:	009b      	lsls	r3, r3, #2
 8008fa6:	4413      	add	r3, r2
 8008fa8:	009b      	lsls	r3, r3, #2
 8008faa:	440b      	add	r3, r1
 8008fac:	3324      	adds	r3, #36	; 0x24
 8008fae:	2201      	movs	r2, #1
 8008fb0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008fb2:	4b39      	ldr	r3, [pc, #228]	; (8009098 <USBD_CDC_Init+0x1e8>)
 8008fb4:	7819      	ldrb	r1, [r3, #0]
 8008fb6:	2340      	movs	r3, #64	; 0x40
 8008fb8:	2202      	movs	r2, #2
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f002 faf3 	bl	800b5a6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008fc0:	4b35      	ldr	r3, [pc, #212]	; (8009098 <USBD_CDC_Init+0x1e8>)
 8008fc2:	781b      	ldrb	r3, [r3, #0]
 8008fc4:	f003 020f 	and.w	r2, r3, #15
 8008fc8:	6879      	ldr	r1, [r7, #4]
 8008fca:	4613      	mov	r3, r2
 8008fcc:	009b      	lsls	r3, r3, #2
 8008fce:	4413      	add	r3, r2
 8008fd0:	009b      	lsls	r3, r3, #2
 8008fd2:	440b      	add	r3, r1
 8008fd4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008fd8:	2201      	movs	r2, #1
 8008fda:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008fdc:	4b2f      	ldr	r3, [pc, #188]	; (800909c <USBD_CDC_Init+0x1ec>)
 8008fde:	781b      	ldrb	r3, [r3, #0]
 8008fe0:	f003 020f 	and.w	r2, r3, #15
 8008fe4:	6879      	ldr	r1, [r7, #4]
 8008fe6:	4613      	mov	r3, r2
 8008fe8:	009b      	lsls	r3, r3, #2
 8008fea:	4413      	add	r3, r2
 8008fec:	009b      	lsls	r3, r3, #2
 8008fee:	440b      	add	r3, r1
 8008ff0:	3326      	adds	r3, #38	; 0x26
 8008ff2:	2210      	movs	r2, #16
 8008ff4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008ff6:	4b29      	ldr	r3, [pc, #164]	; (800909c <USBD_CDC_Init+0x1ec>)
 8008ff8:	7819      	ldrb	r1, [r3, #0]
 8008ffa:	2308      	movs	r3, #8
 8008ffc:	2203      	movs	r2, #3
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f002 fad1 	bl	800b5a6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009004:	4b25      	ldr	r3, [pc, #148]	; (800909c <USBD_CDC_Init+0x1ec>)
 8009006:	781b      	ldrb	r3, [r3, #0]
 8009008:	f003 020f 	and.w	r2, r3, #15
 800900c:	6879      	ldr	r1, [r7, #4]
 800900e:	4613      	mov	r3, r2
 8009010:	009b      	lsls	r3, r3, #2
 8009012:	4413      	add	r3, r2
 8009014:	009b      	lsls	r3, r3, #2
 8009016:	440b      	add	r3, r1
 8009018:	3324      	adds	r3, #36	; 0x24
 800901a:	2201      	movs	r2, #1
 800901c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2200      	movs	r2, #0
 8009022:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	33b0      	adds	r3, #176	; 0xb0
 8009030:	009b      	lsls	r3, r3, #2
 8009032:	4413      	add	r3, r2
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2200      	movs	r2, #0
 800903e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2200      	movs	r2, #0
 8009046:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8009050:	2b00      	cmp	r3, #0
 8009052:	d101      	bne.n	8009058 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009054:	2302      	movs	r3, #2
 8009056:	e018      	b.n	800908a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	7c1b      	ldrb	r3, [r3, #16]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d10a      	bne.n	8009076 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009060:	4b0d      	ldr	r3, [pc, #52]	; (8009098 <USBD_CDC_Init+0x1e8>)
 8009062:	7819      	ldrb	r1, [r3, #0]
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800906a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f002 fb88 	bl	800b784 <USBD_LL_PrepareReceive>
 8009074:	e008      	b.n	8009088 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009076:	4b08      	ldr	r3, [pc, #32]	; (8009098 <USBD_CDC_Init+0x1e8>)
 8009078:	7819      	ldrb	r1, [r3, #0]
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009080:	2340      	movs	r3, #64	; 0x40
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f002 fb7e 	bl	800b784 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009088:	2300      	movs	r3, #0
}
 800908a:	4618      	mov	r0, r3
 800908c:	3710      	adds	r7, #16
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}
 8009092:	bf00      	nop
 8009094:	2000009b 	.word	0x2000009b
 8009098:	2000009c 	.word	0x2000009c
 800909c:	2000009d 	.word	0x2000009d

080090a0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b082      	sub	sp, #8
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
 80090a8:	460b      	mov	r3, r1
 80090aa:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80090ac:	4b3a      	ldr	r3, [pc, #232]	; (8009198 <USBD_CDC_DeInit+0xf8>)
 80090ae:	781b      	ldrb	r3, [r3, #0]
 80090b0:	4619      	mov	r1, r3
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f002 fa9d 	bl	800b5f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80090b8:	4b37      	ldr	r3, [pc, #220]	; (8009198 <USBD_CDC_DeInit+0xf8>)
 80090ba:	781b      	ldrb	r3, [r3, #0]
 80090bc:	f003 020f 	and.w	r2, r3, #15
 80090c0:	6879      	ldr	r1, [r7, #4]
 80090c2:	4613      	mov	r3, r2
 80090c4:	009b      	lsls	r3, r3, #2
 80090c6:	4413      	add	r3, r2
 80090c8:	009b      	lsls	r3, r3, #2
 80090ca:	440b      	add	r3, r1
 80090cc:	3324      	adds	r3, #36	; 0x24
 80090ce:	2200      	movs	r2, #0
 80090d0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80090d2:	4b32      	ldr	r3, [pc, #200]	; (800919c <USBD_CDC_DeInit+0xfc>)
 80090d4:	781b      	ldrb	r3, [r3, #0]
 80090d6:	4619      	mov	r1, r3
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f002 fa8a 	bl	800b5f2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80090de:	4b2f      	ldr	r3, [pc, #188]	; (800919c <USBD_CDC_DeInit+0xfc>)
 80090e0:	781b      	ldrb	r3, [r3, #0]
 80090e2:	f003 020f 	and.w	r2, r3, #15
 80090e6:	6879      	ldr	r1, [r7, #4]
 80090e8:	4613      	mov	r3, r2
 80090ea:	009b      	lsls	r3, r3, #2
 80090ec:	4413      	add	r3, r2
 80090ee:	009b      	lsls	r3, r3, #2
 80090f0:	440b      	add	r3, r1
 80090f2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80090f6:	2200      	movs	r2, #0
 80090f8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80090fa:	4b29      	ldr	r3, [pc, #164]	; (80091a0 <USBD_CDC_DeInit+0x100>)
 80090fc:	781b      	ldrb	r3, [r3, #0]
 80090fe:	4619      	mov	r1, r3
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f002 fa76 	bl	800b5f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009106:	4b26      	ldr	r3, [pc, #152]	; (80091a0 <USBD_CDC_DeInit+0x100>)
 8009108:	781b      	ldrb	r3, [r3, #0]
 800910a:	f003 020f 	and.w	r2, r3, #15
 800910e:	6879      	ldr	r1, [r7, #4]
 8009110:	4613      	mov	r3, r2
 8009112:	009b      	lsls	r3, r3, #2
 8009114:	4413      	add	r3, r2
 8009116:	009b      	lsls	r3, r3, #2
 8009118:	440b      	add	r3, r1
 800911a:	3324      	adds	r3, #36	; 0x24
 800911c:	2200      	movs	r2, #0
 800911e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009120:	4b1f      	ldr	r3, [pc, #124]	; (80091a0 <USBD_CDC_DeInit+0x100>)
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	f003 020f 	and.w	r2, r3, #15
 8009128:	6879      	ldr	r1, [r7, #4]
 800912a:	4613      	mov	r3, r2
 800912c:	009b      	lsls	r3, r3, #2
 800912e:	4413      	add	r3, r2
 8009130:	009b      	lsls	r3, r3, #2
 8009132:	440b      	add	r3, r1
 8009134:	3326      	adds	r3, #38	; 0x26
 8009136:	2200      	movs	r2, #0
 8009138:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	32b0      	adds	r2, #176	; 0xb0
 8009144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d01f      	beq.n	800918c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009152:	687a      	ldr	r2, [r7, #4]
 8009154:	33b0      	adds	r3, #176	; 0xb0
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	4413      	add	r3, r2
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	32b0      	adds	r2, #176	; 0xb0
 800916a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800916e:	4618      	mov	r0, r3
 8009170:	f002 fb4a 	bl	800b808 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	32b0      	adds	r2, #176	; 0xb0
 800917e:	2100      	movs	r1, #0
 8009180:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2200      	movs	r2, #0
 8009188:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800918c:	2300      	movs	r3, #0
}
 800918e:	4618      	mov	r0, r3
 8009190:	3708      	adds	r7, #8
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}
 8009196:	bf00      	nop
 8009198:	2000009b 	.word	0x2000009b
 800919c:	2000009c 	.word	0x2000009c
 80091a0:	2000009d 	.word	0x2000009d

080091a4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b086      	sub	sp, #24
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
 80091ac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	32b0      	adds	r2, #176	; 0xb0
 80091b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091bc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80091be:	2300      	movs	r3, #0
 80091c0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80091c2:	2300      	movs	r3, #0
 80091c4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80091c6:	2300      	movs	r3, #0
 80091c8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80091ca:	693b      	ldr	r3, [r7, #16]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d101      	bne.n	80091d4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80091d0:	2303      	movs	r3, #3
 80091d2:	e0bf      	b.n	8009354 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	781b      	ldrb	r3, [r3, #0]
 80091d8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d050      	beq.n	8009282 <USBD_CDC_Setup+0xde>
 80091e0:	2b20      	cmp	r3, #32
 80091e2:	f040 80af 	bne.w	8009344 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	88db      	ldrh	r3, [r3, #6]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d03a      	beq.n	8009264 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	781b      	ldrb	r3, [r3, #0]
 80091f2:	b25b      	sxtb	r3, r3
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	da1b      	bge.n	8009230 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80091fe:	687a      	ldr	r2, [r7, #4]
 8009200:	33b0      	adds	r3, #176	; 0xb0
 8009202:	009b      	lsls	r3, r3, #2
 8009204:	4413      	add	r3, r2
 8009206:	685b      	ldr	r3, [r3, #4]
 8009208:	689b      	ldr	r3, [r3, #8]
 800920a:	683a      	ldr	r2, [r7, #0]
 800920c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800920e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009210:	683a      	ldr	r2, [r7, #0]
 8009212:	88d2      	ldrh	r2, [r2, #6]
 8009214:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	88db      	ldrh	r3, [r3, #6]
 800921a:	2b07      	cmp	r3, #7
 800921c:	bf28      	it	cs
 800921e:	2307      	movcs	r3, #7
 8009220:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	89fa      	ldrh	r2, [r7, #14]
 8009226:	4619      	mov	r1, r3
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f001 fd89 	bl	800ad40 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800922e:	e090      	b.n	8009352 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	785a      	ldrb	r2, [r3, #1]
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	88db      	ldrh	r3, [r3, #6]
 800923e:	2b3f      	cmp	r3, #63	; 0x3f
 8009240:	d803      	bhi.n	800924a <USBD_CDC_Setup+0xa6>
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	88db      	ldrh	r3, [r3, #6]
 8009246:	b2da      	uxtb	r2, r3
 8009248:	e000      	b.n	800924c <USBD_CDC_Setup+0xa8>
 800924a:	2240      	movs	r2, #64	; 0x40
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009252:	6939      	ldr	r1, [r7, #16]
 8009254:	693b      	ldr	r3, [r7, #16]
 8009256:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800925a:	461a      	mov	r2, r3
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f001 fd9b 	bl	800ad98 <USBD_CtlPrepareRx>
      break;
 8009262:	e076      	b.n	8009352 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800926a:	687a      	ldr	r2, [r7, #4]
 800926c:	33b0      	adds	r3, #176	; 0xb0
 800926e:	009b      	lsls	r3, r3, #2
 8009270:	4413      	add	r3, r2
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	689b      	ldr	r3, [r3, #8]
 8009276:	683a      	ldr	r2, [r7, #0]
 8009278:	7850      	ldrb	r0, [r2, #1]
 800927a:	2200      	movs	r2, #0
 800927c:	6839      	ldr	r1, [r7, #0]
 800927e:	4798      	blx	r3
      break;
 8009280:	e067      	b.n	8009352 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	785b      	ldrb	r3, [r3, #1]
 8009286:	2b0b      	cmp	r3, #11
 8009288:	d851      	bhi.n	800932e <USBD_CDC_Setup+0x18a>
 800928a:	a201      	add	r2, pc, #4	; (adr r2, 8009290 <USBD_CDC_Setup+0xec>)
 800928c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009290:	080092c1 	.word	0x080092c1
 8009294:	0800933d 	.word	0x0800933d
 8009298:	0800932f 	.word	0x0800932f
 800929c:	0800932f 	.word	0x0800932f
 80092a0:	0800932f 	.word	0x0800932f
 80092a4:	0800932f 	.word	0x0800932f
 80092a8:	0800932f 	.word	0x0800932f
 80092ac:	0800932f 	.word	0x0800932f
 80092b0:	0800932f 	.word	0x0800932f
 80092b4:	0800932f 	.word	0x0800932f
 80092b8:	080092eb 	.word	0x080092eb
 80092bc:	08009315 	.word	0x08009315
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092c6:	b2db      	uxtb	r3, r3
 80092c8:	2b03      	cmp	r3, #3
 80092ca:	d107      	bne.n	80092dc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80092cc:	f107 030a 	add.w	r3, r7, #10
 80092d0:	2202      	movs	r2, #2
 80092d2:	4619      	mov	r1, r3
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f001 fd33 	bl	800ad40 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80092da:	e032      	b.n	8009342 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80092dc:	6839      	ldr	r1, [r7, #0]
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f001 fcbd 	bl	800ac5e <USBD_CtlError>
            ret = USBD_FAIL;
 80092e4:	2303      	movs	r3, #3
 80092e6:	75fb      	strb	r3, [r7, #23]
          break;
 80092e8:	e02b      	b.n	8009342 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092f0:	b2db      	uxtb	r3, r3
 80092f2:	2b03      	cmp	r3, #3
 80092f4:	d107      	bne.n	8009306 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80092f6:	f107 030d 	add.w	r3, r7, #13
 80092fa:	2201      	movs	r2, #1
 80092fc:	4619      	mov	r1, r3
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f001 fd1e 	bl	800ad40 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009304:	e01d      	b.n	8009342 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009306:	6839      	ldr	r1, [r7, #0]
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f001 fca8 	bl	800ac5e <USBD_CtlError>
            ret = USBD_FAIL;
 800930e:	2303      	movs	r3, #3
 8009310:	75fb      	strb	r3, [r7, #23]
          break;
 8009312:	e016      	b.n	8009342 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800931a:	b2db      	uxtb	r3, r3
 800931c:	2b03      	cmp	r3, #3
 800931e:	d00f      	beq.n	8009340 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009320:	6839      	ldr	r1, [r7, #0]
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f001 fc9b 	bl	800ac5e <USBD_CtlError>
            ret = USBD_FAIL;
 8009328:	2303      	movs	r3, #3
 800932a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800932c:	e008      	b.n	8009340 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800932e:	6839      	ldr	r1, [r7, #0]
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f001 fc94 	bl	800ac5e <USBD_CtlError>
          ret = USBD_FAIL;
 8009336:	2303      	movs	r3, #3
 8009338:	75fb      	strb	r3, [r7, #23]
          break;
 800933a:	e002      	b.n	8009342 <USBD_CDC_Setup+0x19e>
          break;
 800933c:	bf00      	nop
 800933e:	e008      	b.n	8009352 <USBD_CDC_Setup+0x1ae>
          break;
 8009340:	bf00      	nop
      }
      break;
 8009342:	e006      	b.n	8009352 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009344:	6839      	ldr	r1, [r7, #0]
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f001 fc89 	bl	800ac5e <USBD_CtlError>
      ret = USBD_FAIL;
 800934c:	2303      	movs	r3, #3
 800934e:	75fb      	strb	r3, [r7, #23]
      break;
 8009350:	bf00      	nop
  }

  return (uint8_t)ret;
 8009352:	7dfb      	ldrb	r3, [r7, #23]
}
 8009354:	4618      	mov	r0, r3
 8009356:	3718      	adds	r7, #24
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}

0800935c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b084      	sub	sp, #16
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
 8009364:	460b      	mov	r3, r1
 8009366:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800936e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	32b0      	adds	r2, #176	; 0xb0
 800937a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d101      	bne.n	8009386 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009382:	2303      	movs	r3, #3
 8009384:	e065      	b.n	8009452 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	32b0      	adds	r2, #176	; 0xb0
 8009390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009394:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009396:	78fb      	ldrb	r3, [r7, #3]
 8009398:	f003 020f 	and.w	r2, r3, #15
 800939c:	6879      	ldr	r1, [r7, #4]
 800939e:	4613      	mov	r3, r2
 80093a0:	009b      	lsls	r3, r3, #2
 80093a2:	4413      	add	r3, r2
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	440b      	add	r3, r1
 80093a8:	3318      	adds	r3, #24
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d02f      	beq.n	8009410 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80093b0:	78fb      	ldrb	r3, [r7, #3]
 80093b2:	f003 020f 	and.w	r2, r3, #15
 80093b6:	6879      	ldr	r1, [r7, #4]
 80093b8:	4613      	mov	r3, r2
 80093ba:	009b      	lsls	r3, r3, #2
 80093bc:	4413      	add	r3, r2
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	440b      	add	r3, r1
 80093c2:	3318      	adds	r3, #24
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	78fb      	ldrb	r3, [r7, #3]
 80093c8:	f003 010f 	and.w	r1, r3, #15
 80093cc:	68f8      	ldr	r0, [r7, #12]
 80093ce:	460b      	mov	r3, r1
 80093d0:	00db      	lsls	r3, r3, #3
 80093d2:	440b      	add	r3, r1
 80093d4:	009b      	lsls	r3, r3, #2
 80093d6:	4403      	add	r3, r0
 80093d8:	3348      	adds	r3, #72	; 0x48
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	fbb2 f1f3 	udiv	r1, r2, r3
 80093e0:	fb01 f303 	mul.w	r3, r1, r3
 80093e4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d112      	bne.n	8009410 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80093ea:	78fb      	ldrb	r3, [r7, #3]
 80093ec:	f003 020f 	and.w	r2, r3, #15
 80093f0:	6879      	ldr	r1, [r7, #4]
 80093f2:	4613      	mov	r3, r2
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	4413      	add	r3, r2
 80093f8:	009b      	lsls	r3, r3, #2
 80093fa:	440b      	add	r3, r1
 80093fc:	3318      	adds	r3, #24
 80093fe:	2200      	movs	r2, #0
 8009400:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009402:	78f9      	ldrb	r1, [r7, #3]
 8009404:	2300      	movs	r3, #0
 8009406:	2200      	movs	r2, #0
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f002 f99a 	bl	800b742 <USBD_LL_Transmit>
 800940e:	e01f      	b.n	8009450 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	2200      	movs	r2, #0
 8009414:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800941e:	687a      	ldr	r2, [r7, #4]
 8009420:	33b0      	adds	r3, #176	; 0xb0
 8009422:	009b      	lsls	r3, r3, #2
 8009424:	4413      	add	r3, r2
 8009426:	685b      	ldr	r3, [r3, #4]
 8009428:	691b      	ldr	r3, [r3, #16]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d010      	beq.n	8009450 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009434:	687a      	ldr	r2, [r7, #4]
 8009436:	33b0      	adds	r3, #176	; 0xb0
 8009438:	009b      	lsls	r3, r3, #2
 800943a:	4413      	add	r3, r2
 800943c:	685b      	ldr	r3, [r3, #4]
 800943e:	691b      	ldr	r3, [r3, #16]
 8009440:	68ba      	ldr	r2, [r7, #8]
 8009442:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8009446:	68ba      	ldr	r2, [r7, #8]
 8009448:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800944c:	78fa      	ldrb	r2, [r7, #3]
 800944e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009450:	2300      	movs	r3, #0
}
 8009452:	4618      	mov	r0, r3
 8009454:	3710      	adds	r7, #16
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}

0800945a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800945a:	b580      	push	{r7, lr}
 800945c:	b084      	sub	sp, #16
 800945e:	af00      	add	r7, sp, #0
 8009460:	6078      	str	r0, [r7, #4]
 8009462:	460b      	mov	r3, r1
 8009464:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	32b0      	adds	r2, #176	; 0xb0
 8009470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009474:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	32b0      	adds	r2, #176	; 0xb0
 8009480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d101      	bne.n	800948c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009488:	2303      	movs	r3, #3
 800948a:	e01a      	b.n	80094c2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800948c:	78fb      	ldrb	r3, [r7, #3]
 800948e:	4619      	mov	r1, r3
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f002 f998 	bl	800b7c6 <USBD_LL_GetRxDataSize>
 8009496:	4602      	mov	r2, r0
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80094a4:	687a      	ldr	r2, [r7, #4]
 80094a6:	33b0      	adds	r3, #176	; 0xb0
 80094a8:	009b      	lsls	r3, r3, #2
 80094aa:	4413      	add	r3, r2
 80094ac:	685b      	ldr	r3, [r3, #4]
 80094ae:	68db      	ldr	r3, [r3, #12]
 80094b0:	68fa      	ldr	r2, [r7, #12]
 80094b2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80094b6:	68fa      	ldr	r2, [r7, #12]
 80094b8:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80094bc:	4611      	mov	r1, r2
 80094be:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80094c0:	2300      	movs	r3, #0
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	3710      	adds	r7, #16
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}

080094ca <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80094ca:	b580      	push	{r7, lr}
 80094cc:	b084      	sub	sp, #16
 80094ce:	af00      	add	r7, sp, #0
 80094d0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	32b0      	adds	r2, #176	; 0xb0
 80094dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094e0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d101      	bne.n	80094ec <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80094e8:	2303      	movs	r3, #3
 80094ea:	e025      	b.n	8009538 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80094f2:	687a      	ldr	r2, [r7, #4]
 80094f4:	33b0      	adds	r3, #176	; 0xb0
 80094f6:	009b      	lsls	r3, r3, #2
 80094f8:	4413      	add	r3, r2
 80094fa:	685b      	ldr	r3, [r3, #4]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d01a      	beq.n	8009536 <USBD_CDC_EP0_RxReady+0x6c>
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009506:	2bff      	cmp	r3, #255	; 0xff
 8009508:	d015      	beq.n	8009536 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009510:	687a      	ldr	r2, [r7, #4]
 8009512:	33b0      	adds	r3, #176	; 0xb0
 8009514:	009b      	lsls	r3, r3, #2
 8009516:	4413      	add	r3, r2
 8009518:	685b      	ldr	r3, [r3, #4]
 800951a:	689b      	ldr	r3, [r3, #8]
 800951c:	68fa      	ldr	r2, [r7, #12]
 800951e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8009522:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009524:	68fa      	ldr	r2, [r7, #12]
 8009526:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800952a:	b292      	uxth	r2, r2
 800952c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	22ff      	movs	r2, #255	; 0xff
 8009532:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8009536:	2300      	movs	r3, #0
}
 8009538:	4618      	mov	r0, r3
 800953a:	3710      	adds	r7, #16
 800953c:	46bd      	mov	sp, r7
 800953e:	bd80      	pop	{r7, pc}

08009540 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b086      	sub	sp, #24
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009548:	2182      	movs	r1, #130	; 0x82
 800954a:	4818      	ldr	r0, [pc, #96]	; (80095ac <USBD_CDC_GetFSCfgDesc+0x6c>)
 800954c:	f000 fd4f 	bl	8009fee <USBD_GetEpDesc>
 8009550:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009552:	2101      	movs	r1, #1
 8009554:	4815      	ldr	r0, [pc, #84]	; (80095ac <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009556:	f000 fd4a 	bl	8009fee <USBD_GetEpDesc>
 800955a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800955c:	2181      	movs	r1, #129	; 0x81
 800955e:	4813      	ldr	r0, [pc, #76]	; (80095ac <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009560:	f000 fd45 	bl	8009fee <USBD_GetEpDesc>
 8009564:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d002      	beq.n	8009572 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	2210      	movs	r2, #16
 8009570:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009572:	693b      	ldr	r3, [r7, #16]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d006      	beq.n	8009586 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	2200      	movs	r2, #0
 800957c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009580:	711a      	strb	r2, [r3, #4]
 8009582:	2200      	movs	r2, #0
 8009584:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d006      	beq.n	800959a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2200      	movs	r2, #0
 8009590:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009594:	711a      	strb	r2, [r3, #4]
 8009596:	2200      	movs	r2, #0
 8009598:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2243      	movs	r2, #67	; 0x43
 800959e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80095a0:	4b02      	ldr	r3, [pc, #8]	; (80095ac <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80095a2:	4618      	mov	r0, r3
 80095a4:	3718      	adds	r7, #24
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}
 80095aa:	bf00      	nop
 80095ac:	20000058 	.word	0x20000058

080095b0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b086      	sub	sp, #24
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80095b8:	2182      	movs	r1, #130	; 0x82
 80095ba:	4818      	ldr	r0, [pc, #96]	; (800961c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80095bc:	f000 fd17 	bl	8009fee <USBD_GetEpDesc>
 80095c0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80095c2:	2101      	movs	r1, #1
 80095c4:	4815      	ldr	r0, [pc, #84]	; (800961c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80095c6:	f000 fd12 	bl	8009fee <USBD_GetEpDesc>
 80095ca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80095cc:	2181      	movs	r1, #129	; 0x81
 80095ce:	4813      	ldr	r0, [pc, #76]	; (800961c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80095d0:	f000 fd0d 	bl	8009fee <USBD_GetEpDesc>
 80095d4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d002      	beq.n	80095e2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	2210      	movs	r2, #16
 80095e0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d006      	beq.n	80095f6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	2200      	movs	r2, #0
 80095ec:	711a      	strb	r2, [r3, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	f042 0202 	orr.w	r2, r2, #2
 80095f4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d006      	beq.n	800960a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2200      	movs	r2, #0
 8009600:	711a      	strb	r2, [r3, #4]
 8009602:	2200      	movs	r2, #0
 8009604:	f042 0202 	orr.w	r2, r2, #2
 8009608:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2243      	movs	r2, #67	; 0x43
 800960e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009610:	4b02      	ldr	r3, [pc, #8]	; (800961c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009612:	4618      	mov	r0, r3
 8009614:	3718      	adds	r7, #24
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}
 800961a:	bf00      	nop
 800961c:	20000058 	.word	0x20000058

08009620 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b086      	sub	sp, #24
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009628:	2182      	movs	r1, #130	; 0x82
 800962a:	4818      	ldr	r0, [pc, #96]	; (800968c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800962c:	f000 fcdf 	bl	8009fee <USBD_GetEpDesc>
 8009630:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009632:	2101      	movs	r1, #1
 8009634:	4815      	ldr	r0, [pc, #84]	; (800968c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009636:	f000 fcda 	bl	8009fee <USBD_GetEpDesc>
 800963a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800963c:	2181      	movs	r1, #129	; 0x81
 800963e:	4813      	ldr	r0, [pc, #76]	; (800968c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009640:	f000 fcd5 	bl	8009fee <USBD_GetEpDesc>
 8009644:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d002      	beq.n	8009652 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800964c:	697b      	ldr	r3, [r7, #20]
 800964e:	2210      	movs	r2, #16
 8009650:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d006      	beq.n	8009666 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009658:	693b      	ldr	r3, [r7, #16]
 800965a:	2200      	movs	r2, #0
 800965c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009660:	711a      	strb	r2, [r3, #4]
 8009662:	2200      	movs	r2, #0
 8009664:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d006      	beq.n	800967a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	2200      	movs	r2, #0
 8009670:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009674:	711a      	strb	r2, [r3, #4]
 8009676:	2200      	movs	r2, #0
 8009678:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2243      	movs	r2, #67	; 0x43
 800967e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009680:	4b02      	ldr	r3, [pc, #8]	; (800968c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009682:	4618      	mov	r0, r3
 8009684:	3718      	adds	r7, #24
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}
 800968a:	bf00      	nop
 800968c:	20000058 	.word	0x20000058

08009690 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009690:	b480      	push	{r7}
 8009692:	b083      	sub	sp, #12
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	220a      	movs	r2, #10
 800969c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800969e:	4b03      	ldr	r3, [pc, #12]	; (80096ac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	370c      	adds	r7, #12
 80096a4:	46bd      	mov	sp, r7
 80096a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096aa:	4770      	bx	lr
 80096ac:	20000014 	.word	0x20000014

080096b0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80096b0:	b480      	push	{r7}
 80096b2:	b083      	sub	sp, #12
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d101      	bne.n	80096c4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80096c0:	2303      	movs	r3, #3
 80096c2:	e009      	b.n	80096d8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80096ca:	687a      	ldr	r2, [r7, #4]
 80096cc:	33b0      	adds	r3, #176	; 0xb0
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	4413      	add	r3, r2
 80096d2:	683a      	ldr	r2, [r7, #0]
 80096d4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80096d6:	2300      	movs	r3, #0
}
 80096d8:	4618      	mov	r0, r3
 80096da:	370c      	adds	r7, #12
 80096dc:	46bd      	mov	sp, r7
 80096de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e2:	4770      	bx	lr

080096e4 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b087      	sub	sp, #28
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	60f8      	str	r0, [r7, #12]
 80096ec:	60b9      	str	r1, [r7, #8]
 80096ee:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	32b0      	adds	r2, #176	; 0xb0
 80096fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096fe:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d101      	bne.n	800970a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009706:	2303      	movs	r3, #3
 8009708:	e008      	b.n	800971c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	68ba      	ldr	r2, [r7, #8]
 800970e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	687a      	ldr	r2, [r7, #4]
 8009716:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800971a:	2300      	movs	r3, #0
}
 800971c:	4618      	mov	r0, r3
 800971e:	371c      	adds	r7, #28
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr

08009728 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009728:	b480      	push	{r7}
 800972a:	b085      	sub	sp, #20
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
 8009730:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	32b0      	adds	r2, #176	; 0xb0
 800973c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009740:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d101      	bne.n	800974c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009748:	2303      	movs	r3, #3
 800974a:	e004      	b.n	8009756 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	683a      	ldr	r2, [r7, #0]
 8009750:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009754:	2300      	movs	r3, #0
}
 8009756:	4618      	mov	r0, r3
 8009758:	3714      	adds	r7, #20
 800975a:	46bd      	mov	sp, r7
 800975c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009760:	4770      	bx	lr
	...

08009764 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b084      	sub	sp, #16
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	32b0      	adds	r2, #176	; 0xb0
 8009776:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800977a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800977c:	2301      	movs	r3, #1
 800977e:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	32b0      	adds	r2, #176	; 0xb0
 800978a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d101      	bne.n	8009796 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009792:	2303      	movs	r3, #3
 8009794:	e025      	b.n	80097e2 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800979c:	2b00      	cmp	r3, #0
 800979e:	d11f      	bne.n	80097e0 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	2201      	movs	r2, #1
 80097a4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80097a8:	4b10      	ldr	r3, [pc, #64]	; (80097ec <USBD_CDC_TransmitPacket+0x88>)
 80097aa:	781b      	ldrb	r3, [r3, #0]
 80097ac:	f003 020f 	and.w	r2, r3, #15
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	4613      	mov	r3, r2
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	4413      	add	r3, r2
 80097be:	009b      	lsls	r3, r3, #2
 80097c0:	4403      	add	r3, r0
 80097c2:	3318      	adds	r3, #24
 80097c4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80097c6:	4b09      	ldr	r3, [pc, #36]	; (80097ec <USBD_CDC_TransmitPacket+0x88>)
 80097c8:	7819      	ldrb	r1, [r3, #0]
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f001 ffb3 	bl	800b742 <USBD_LL_Transmit>

    ret = USBD_OK;
 80097dc:	2300      	movs	r3, #0
 80097de:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80097e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3710      	adds	r7, #16
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	2000009b 	.word	0x2000009b

080097f0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b084      	sub	sp, #16
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	32b0      	adds	r2, #176	; 0xb0
 8009802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009806:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	32b0      	adds	r2, #176	; 0xb0
 8009812:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d101      	bne.n	800981e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800981a:	2303      	movs	r3, #3
 800981c:	e018      	b.n	8009850 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	7c1b      	ldrb	r3, [r3, #16]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d10a      	bne.n	800983c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009826:	4b0c      	ldr	r3, [pc, #48]	; (8009858 <USBD_CDC_ReceivePacket+0x68>)
 8009828:	7819      	ldrb	r1, [r3, #0]
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009830:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009834:	6878      	ldr	r0, [r7, #4]
 8009836:	f001 ffa5 	bl	800b784 <USBD_LL_PrepareReceive>
 800983a:	e008      	b.n	800984e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800983c:	4b06      	ldr	r3, [pc, #24]	; (8009858 <USBD_CDC_ReceivePacket+0x68>)
 800983e:	7819      	ldrb	r1, [r3, #0]
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009846:	2340      	movs	r3, #64	; 0x40
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f001 ff9b 	bl	800b784 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800984e:	2300      	movs	r3, #0
}
 8009850:	4618      	mov	r0, r3
 8009852:	3710      	adds	r7, #16
 8009854:	46bd      	mov	sp, r7
 8009856:	bd80      	pop	{r7, pc}
 8009858:	2000009c 	.word	0x2000009c

0800985c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b086      	sub	sp, #24
 8009860:	af00      	add	r7, sp, #0
 8009862:	60f8      	str	r0, [r7, #12]
 8009864:	60b9      	str	r1, [r7, #8]
 8009866:	4613      	mov	r3, r2
 8009868:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d101      	bne.n	8009874 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009870:	2303      	movs	r3, #3
 8009872:	e01f      	b.n	80098b4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	2200      	movs	r2, #0
 8009878:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	2200      	movs	r2, #0
 8009880:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2200      	movs	r2, #0
 8009888:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d003      	beq.n	800989a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	68ba      	ldr	r2, [r7, #8]
 8009896:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	2201      	movs	r2, #1
 800989e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	79fa      	ldrb	r2, [r7, #7]
 80098a6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80098a8:	68f8      	ldr	r0, [r7, #12]
 80098aa:	f001 fe15 	bl	800b4d8 <USBD_LL_Init>
 80098ae:	4603      	mov	r3, r0
 80098b0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80098b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3718      	adds	r7, #24
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}

080098bc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b084      	sub	sp, #16
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80098c6:	2300      	movs	r3, #0
 80098c8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d101      	bne.n	80098d4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80098d0:	2303      	movs	r3, #3
 80098d2:	e025      	b.n	8009920 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	683a      	ldr	r2, [r7, #0]
 80098d8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	32ae      	adds	r2, #174	; 0xae
 80098e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d00f      	beq.n	8009910 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	32ae      	adds	r2, #174	; 0xae
 80098fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009900:	f107 020e 	add.w	r2, r7, #14
 8009904:	4610      	mov	r0, r2
 8009906:	4798      	blx	r3
 8009908:	4602      	mov	r2, r0
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8009916:	1c5a      	adds	r2, r3, #1
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800991e:	2300      	movs	r3, #0
}
 8009920:	4618      	mov	r0, r3
 8009922:	3710      	adds	r7, #16
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}

08009928 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b082      	sub	sp, #8
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f001 fe1d 	bl	800b570 <USBD_LL_Start>
 8009936:	4603      	mov	r3, r0
}
 8009938:	4618      	mov	r0, r3
 800993a:	3708      	adds	r7, #8
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}

08009940 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009940:	b480      	push	{r7}
 8009942:	b083      	sub	sp, #12
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009948:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800994a:	4618      	mov	r0, r3
 800994c:	370c      	adds	r7, #12
 800994e:	46bd      	mov	sp, r7
 8009950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009954:	4770      	bx	lr

08009956 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009956:	b580      	push	{r7, lr}
 8009958:	b084      	sub	sp, #16
 800995a:	af00      	add	r7, sp, #0
 800995c:	6078      	str	r0, [r7, #4]
 800995e:	460b      	mov	r3, r1
 8009960:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009962:	2300      	movs	r3, #0
 8009964:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800996c:	2b00      	cmp	r3, #0
 800996e:	d009      	beq.n	8009984 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	78fa      	ldrb	r2, [r7, #3]
 800997a:	4611      	mov	r1, r2
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	4798      	blx	r3
 8009980:	4603      	mov	r3, r0
 8009982:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009984:	7bfb      	ldrb	r3, [r7, #15]
}
 8009986:	4618      	mov	r0, r3
 8009988:	3710      	adds	r7, #16
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}

0800998e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800998e:	b580      	push	{r7, lr}
 8009990:	b084      	sub	sp, #16
 8009992:	af00      	add	r7, sp, #0
 8009994:	6078      	str	r0, [r7, #4]
 8009996:	460b      	mov	r3, r1
 8009998:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800999a:	2300      	movs	r3, #0
 800999c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80099a4:	685b      	ldr	r3, [r3, #4]
 80099a6:	78fa      	ldrb	r2, [r7, #3]
 80099a8:	4611      	mov	r1, r2
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	4798      	blx	r3
 80099ae:	4603      	mov	r3, r0
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d001      	beq.n	80099b8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80099b4:	2303      	movs	r3, #3
 80099b6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80099b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3710      	adds	r7, #16
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}

080099c2 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80099c2:	b580      	push	{r7, lr}
 80099c4:	b084      	sub	sp, #16
 80099c6:	af00      	add	r7, sp, #0
 80099c8:	6078      	str	r0, [r7, #4]
 80099ca:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80099d2:	6839      	ldr	r1, [r7, #0]
 80099d4:	4618      	mov	r0, r3
 80099d6:	f001 f908 	bl	800abea <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2201      	movs	r2, #1
 80099de:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80099e8:	461a      	mov	r2, r3
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80099f6:	f003 031f 	and.w	r3, r3, #31
 80099fa:	2b02      	cmp	r3, #2
 80099fc:	d01a      	beq.n	8009a34 <USBD_LL_SetupStage+0x72>
 80099fe:	2b02      	cmp	r3, #2
 8009a00:	d822      	bhi.n	8009a48 <USBD_LL_SetupStage+0x86>
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d002      	beq.n	8009a0c <USBD_LL_SetupStage+0x4a>
 8009a06:	2b01      	cmp	r3, #1
 8009a08:	d00a      	beq.n	8009a20 <USBD_LL_SetupStage+0x5e>
 8009a0a:	e01d      	b.n	8009a48 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009a12:	4619      	mov	r1, r3
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f000 fb5f 	bl	800a0d8 <USBD_StdDevReq>
 8009a1a:	4603      	mov	r3, r0
 8009a1c:	73fb      	strb	r3, [r7, #15]
      break;
 8009a1e:	e020      	b.n	8009a62 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009a26:	4619      	mov	r1, r3
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	f000 fbc7 	bl	800a1bc <USBD_StdItfReq>
 8009a2e:	4603      	mov	r3, r0
 8009a30:	73fb      	strb	r3, [r7, #15]
      break;
 8009a32:	e016      	b.n	8009a62 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f000 fc29 	bl	800a294 <USBD_StdEPReq>
 8009a42:	4603      	mov	r3, r0
 8009a44:	73fb      	strb	r3, [r7, #15]
      break;
 8009a46:	e00c      	b.n	8009a62 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009a4e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009a52:	b2db      	uxtb	r3, r3
 8009a54:	4619      	mov	r1, r3
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f001 fdea 	bl	800b630 <USBD_LL_StallEP>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	73fb      	strb	r3, [r7, #15]
      break;
 8009a60:	bf00      	nop
  }

  return ret;
 8009a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	3710      	adds	r7, #16
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	bd80      	pop	{r7, pc}

08009a6c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b086      	sub	sp, #24
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	60f8      	str	r0, [r7, #12]
 8009a74:	460b      	mov	r3, r1
 8009a76:	607a      	str	r2, [r7, #4]
 8009a78:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009a7e:	7afb      	ldrb	r3, [r7, #11]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d16e      	bne.n	8009b62 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009a8a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009a92:	2b03      	cmp	r3, #3
 8009a94:	f040 8098 	bne.w	8009bc8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009a98:	693b      	ldr	r3, [r7, #16]
 8009a9a:	689a      	ldr	r2, [r3, #8]
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	68db      	ldr	r3, [r3, #12]
 8009aa0:	429a      	cmp	r2, r3
 8009aa2:	d913      	bls.n	8009acc <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	689a      	ldr	r2, [r3, #8]
 8009aa8:	693b      	ldr	r3, [r7, #16]
 8009aaa:	68db      	ldr	r3, [r3, #12]
 8009aac:	1ad2      	subs	r2, r2, r3
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	68da      	ldr	r2, [r3, #12]
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	689b      	ldr	r3, [r3, #8]
 8009aba:	4293      	cmp	r3, r2
 8009abc:	bf28      	it	cs
 8009abe:	4613      	movcs	r3, r2
 8009ac0:	461a      	mov	r2, r3
 8009ac2:	6879      	ldr	r1, [r7, #4]
 8009ac4:	68f8      	ldr	r0, [r7, #12]
 8009ac6:	f001 f984 	bl	800add2 <USBD_CtlContinueRx>
 8009aca:	e07d      	b.n	8009bc8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009ad2:	f003 031f 	and.w	r3, r3, #31
 8009ad6:	2b02      	cmp	r3, #2
 8009ad8:	d014      	beq.n	8009b04 <USBD_LL_DataOutStage+0x98>
 8009ada:	2b02      	cmp	r3, #2
 8009adc:	d81d      	bhi.n	8009b1a <USBD_LL_DataOutStage+0xae>
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d002      	beq.n	8009ae8 <USBD_LL_DataOutStage+0x7c>
 8009ae2:	2b01      	cmp	r3, #1
 8009ae4:	d003      	beq.n	8009aee <USBD_LL_DataOutStage+0x82>
 8009ae6:	e018      	b.n	8009b1a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	75bb      	strb	r3, [r7, #22]
            break;
 8009aec:	e018      	b.n	8009b20 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009af4:	b2db      	uxtb	r3, r3
 8009af6:	4619      	mov	r1, r3
 8009af8:	68f8      	ldr	r0, [r7, #12]
 8009afa:	f000 fa5e 	bl	8009fba <USBD_CoreFindIF>
 8009afe:	4603      	mov	r3, r0
 8009b00:	75bb      	strb	r3, [r7, #22]
            break;
 8009b02:	e00d      	b.n	8009b20 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009b0a:	b2db      	uxtb	r3, r3
 8009b0c:	4619      	mov	r1, r3
 8009b0e:	68f8      	ldr	r0, [r7, #12]
 8009b10:	f000 fa60 	bl	8009fd4 <USBD_CoreFindEP>
 8009b14:	4603      	mov	r3, r0
 8009b16:	75bb      	strb	r3, [r7, #22]
            break;
 8009b18:	e002      	b.n	8009b20 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	75bb      	strb	r3, [r7, #22]
            break;
 8009b1e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009b20:	7dbb      	ldrb	r3, [r7, #22]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d119      	bne.n	8009b5a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b2c:	b2db      	uxtb	r3, r3
 8009b2e:	2b03      	cmp	r3, #3
 8009b30:	d113      	bne.n	8009b5a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009b32:	7dba      	ldrb	r2, [r7, #22]
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	32ae      	adds	r2, #174	; 0xae
 8009b38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b3c:	691b      	ldr	r3, [r3, #16]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d00b      	beq.n	8009b5a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009b42:	7dba      	ldrb	r2, [r7, #22]
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009b4a:	7dba      	ldrb	r2, [r7, #22]
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	32ae      	adds	r2, #174	; 0xae
 8009b50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b54:	691b      	ldr	r3, [r3, #16]
 8009b56:	68f8      	ldr	r0, [r7, #12]
 8009b58:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009b5a:	68f8      	ldr	r0, [r7, #12]
 8009b5c:	f001 f94a 	bl	800adf4 <USBD_CtlSendStatus>
 8009b60:	e032      	b.n	8009bc8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009b62:	7afb      	ldrb	r3, [r7, #11]
 8009b64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b68:	b2db      	uxtb	r3, r3
 8009b6a:	4619      	mov	r1, r3
 8009b6c:	68f8      	ldr	r0, [r7, #12]
 8009b6e:	f000 fa31 	bl	8009fd4 <USBD_CoreFindEP>
 8009b72:	4603      	mov	r3, r0
 8009b74:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009b76:	7dbb      	ldrb	r3, [r7, #22]
 8009b78:	2bff      	cmp	r3, #255	; 0xff
 8009b7a:	d025      	beq.n	8009bc8 <USBD_LL_DataOutStage+0x15c>
 8009b7c:	7dbb      	ldrb	r3, [r7, #22]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d122      	bne.n	8009bc8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	2b03      	cmp	r3, #3
 8009b8c:	d117      	bne.n	8009bbe <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009b8e:	7dba      	ldrb	r2, [r7, #22]
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	32ae      	adds	r2, #174	; 0xae
 8009b94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b98:	699b      	ldr	r3, [r3, #24]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d00f      	beq.n	8009bbe <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009b9e:	7dba      	ldrb	r2, [r7, #22]
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009ba6:	7dba      	ldrb	r2, [r7, #22]
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	32ae      	adds	r2, #174	; 0xae
 8009bac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bb0:	699b      	ldr	r3, [r3, #24]
 8009bb2:	7afa      	ldrb	r2, [r7, #11]
 8009bb4:	4611      	mov	r1, r2
 8009bb6:	68f8      	ldr	r0, [r7, #12]
 8009bb8:	4798      	blx	r3
 8009bba:	4603      	mov	r3, r0
 8009bbc:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009bbe:	7dfb      	ldrb	r3, [r7, #23]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d001      	beq.n	8009bc8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009bc4:	7dfb      	ldrb	r3, [r7, #23]
 8009bc6:	e000      	b.n	8009bca <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009bc8:	2300      	movs	r3, #0
}
 8009bca:	4618      	mov	r0, r3
 8009bcc:	3718      	adds	r7, #24
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	bd80      	pop	{r7, pc}

08009bd2 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009bd2:	b580      	push	{r7, lr}
 8009bd4:	b086      	sub	sp, #24
 8009bd6:	af00      	add	r7, sp, #0
 8009bd8:	60f8      	str	r0, [r7, #12]
 8009bda:	460b      	mov	r3, r1
 8009bdc:	607a      	str	r2, [r7, #4]
 8009bde:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009be0:	7afb      	ldrb	r3, [r7, #11]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d16f      	bne.n	8009cc6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	3314      	adds	r3, #20
 8009bea:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009bf2:	2b02      	cmp	r3, #2
 8009bf4:	d15a      	bne.n	8009cac <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	689a      	ldr	r2, [r3, #8]
 8009bfa:	693b      	ldr	r3, [r7, #16]
 8009bfc:	68db      	ldr	r3, [r3, #12]
 8009bfe:	429a      	cmp	r2, r3
 8009c00:	d914      	bls.n	8009c2c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009c02:	693b      	ldr	r3, [r7, #16]
 8009c04:	689a      	ldr	r2, [r3, #8]
 8009c06:	693b      	ldr	r3, [r7, #16]
 8009c08:	68db      	ldr	r3, [r3, #12]
 8009c0a:	1ad2      	subs	r2, r2, r3
 8009c0c:	693b      	ldr	r3, [r7, #16]
 8009c0e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009c10:	693b      	ldr	r3, [r7, #16]
 8009c12:	689b      	ldr	r3, [r3, #8]
 8009c14:	461a      	mov	r2, r3
 8009c16:	6879      	ldr	r1, [r7, #4]
 8009c18:	68f8      	ldr	r0, [r7, #12]
 8009c1a:	f001 f8ac 	bl	800ad76 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c1e:	2300      	movs	r3, #0
 8009c20:	2200      	movs	r2, #0
 8009c22:	2100      	movs	r1, #0
 8009c24:	68f8      	ldr	r0, [r7, #12]
 8009c26:	f001 fdad 	bl	800b784 <USBD_LL_PrepareReceive>
 8009c2a:	e03f      	b.n	8009cac <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009c2c:	693b      	ldr	r3, [r7, #16]
 8009c2e:	68da      	ldr	r2, [r3, #12]
 8009c30:	693b      	ldr	r3, [r7, #16]
 8009c32:	689b      	ldr	r3, [r3, #8]
 8009c34:	429a      	cmp	r2, r3
 8009c36:	d11c      	bne.n	8009c72 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	685a      	ldr	r2, [r3, #4]
 8009c3c:	693b      	ldr	r3, [r7, #16]
 8009c3e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009c40:	429a      	cmp	r2, r3
 8009c42:	d316      	bcc.n	8009c72 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	685a      	ldr	r2, [r3, #4]
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009c4e:	429a      	cmp	r2, r3
 8009c50:	d20f      	bcs.n	8009c72 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009c52:	2200      	movs	r2, #0
 8009c54:	2100      	movs	r1, #0
 8009c56:	68f8      	ldr	r0, [r7, #12]
 8009c58:	f001 f88d 	bl	800ad76 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	2200      	movs	r2, #0
 8009c60:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c64:	2300      	movs	r3, #0
 8009c66:	2200      	movs	r2, #0
 8009c68:	2100      	movs	r1, #0
 8009c6a:	68f8      	ldr	r0, [r7, #12]
 8009c6c:	f001 fd8a 	bl	800b784 <USBD_LL_PrepareReceive>
 8009c70:	e01c      	b.n	8009cac <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c78:	b2db      	uxtb	r3, r3
 8009c7a:	2b03      	cmp	r3, #3
 8009c7c:	d10f      	bne.n	8009c9e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c84:	68db      	ldr	r3, [r3, #12]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d009      	beq.n	8009c9e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c98:	68db      	ldr	r3, [r3, #12]
 8009c9a:	68f8      	ldr	r0, [r7, #12]
 8009c9c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009c9e:	2180      	movs	r1, #128	; 0x80
 8009ca0:	68f8      	ldr	r0, [r7, #12]
 8009ca2:	f001 fcc5 	bl	800b630 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009ca6:	68f8      	ldr	r0, [r7, #12]
 8009ca8:	f001 f8b7 	bl	800ae1a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d03a      	beq.n	8009d2c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009cb6:	68f8      	ldr	r0, [r7, #12]
 8009cb8:	f7ff fe42 	bl	8009940 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009cc4:	e032      	b.n	8009d2c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009cc6:	7afb      	ldrb	r3, [r7, #11]
 8009cc8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009ccc:	b2db      	uxtb	r3, r3
 8009cce:	4619      	mov	r1, r3
 8009cd0:	68f8      	ldr	r0, [r7, #12]
 8009cd2:	f000 f97f 	bl	8009fd4 <USBD_CoreFindEP>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009cda:	7dfb      	ldrb	r3, [r7, #23]
 8009cdc:	2bff      	cmp	r3, #255	; 0xff
 8009cde:	d025      	beq.n	8009d2c <USBD_LL_DataInStage+0x15a>
 8009ce0:	7dfb      	ldrb	r3, [r7, #23]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d122      	bne.n	8009d2c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009cec:	b2db      	uxtb	r3, r3
 8009cee:	2b03      	cmp	r3, #3
 8009cf0:	d11c      	bne.n	8009d2c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009cf2:	7dfa      	ldrb	r2, [r7, #23]
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	32ae      	adds	r2, #174	; 0xae
 8009cf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cfc:	695b      	ldr	r3, [r3, #20]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d014      	beq.n	8009d2c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009d02:	7dfa      	ldrb	r2, [r7, #23]
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009d0a:	7dfa      	ldrb	r2, [r7, #23]
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	32ae      	adds	r2, #174	; 0xae
 8009d10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d14:	695b      	ldr	r3, [r3, #20]
 8009d16:	7afa      	ldrb	r2, [r7, #11]
 8009d18:	4611      	mov	r1, r2
 8009d1a:	68f8      	ldr	r0, [r7, #12]
 8009d1c:	4798      	blx	r3
 8009d1e:	4603      	mov	r3, r0
 8009d20:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009d22:	7dbb      	ldrb	r3, [r7, #22]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d001      	beq.n	8009d2c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009d28:	7dbb      	ldrb	r3, [r7, #22]
 8009d2a:	e000      	b.n	8009d2e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009d2c:	2300      	movs	r3, #0
}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	3718      	adds	r7, #24
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}

08009d36 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009d36:	b580      	push	{r7, lr}
 8009d38:	b084      	sub	sp, #16
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d3e:	2300      	movs	r3, #0
 8009d40:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2201      	movs	r2, #1
 8009d46:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2200      	movs	r2, #0
 8009d56:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2200      	movs	r2, #0
 8009d64:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d014      	beq.n	8009d9c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d78:	685b      	ldr	r3, [r3, #4]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d00e      	beq.n	8009d9c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d84:	685b      	ldr	r3, [r3, #4]
 8009d86:	687a      	ldr	r2, [r7, #4]
 8009d88:	6852      	ldr	r2, [r2, #4]
 8009d8a:	b2d2      	uxtb	r2, r2
 8009d8c:	4611      	mov	r1, r2
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	4798      	blx	r3
 8009d92:	4603      	mov	r3, r0
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d001      	beq.n	8009d9c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009d98:	2303      	movs	r3, #3
 8009d9a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009d9c:	2340      	movs	r3, #64	; 0x40
 8009d9e:	2200      	movs	r2, #0
 8009da0:	2100      	movs	r1, #0
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f001 fbff 	bl	800b5a6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2201      	movs	r2, #1
 8009dac:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2240      	movs	r2, #64	; 0x40
 8009db4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009db8:	2340      	movs	r3, #64	; 0x40
 8009dba:	2200      	movs	r2, #0
 8009dbc:	2180      	movs	r1, #128	; 0x80
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	f001 fbf1 	bl	800b5a6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2201      	movs	r2, #1
 8009dc8:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2240      	movs	r2, #64	; 0x40
 8009dce:	621a      	str	r2, [r3, #32]

  return ret;
 8009dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	3710      	adds	r7, #16
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}

08009dda <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009dda:	b480      	push	{r7}
 8009ddc:	b083      	sub	sp, #12
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	6078      	str	r0, [r7, #4]
 8009de2:	460b      	mov	r3, r1
 8009de4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	78fa      	ldrb	r2, [r7, #3]
 8009dea:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009dec:	2300      	movs	r3, #0
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	370c      	adds	r7, #12
 8009df2:	46bd      	mov	sp, r7
 8009df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df8:	4770      	bx	lr

08009dfa <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009dfa:	b480      	push	{r7}
 8009dfc:	b083      	sub	sp, #12
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e08:	b2da      	uxtb	r2, r3
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2204      	movs	r2, #4
 8009e14:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009e18:	2300      	movs	r3, #0
}
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	370c      	adds	r7, #12
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e24:	4770      	bx	lr

08009e26 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009e26:	b480      	push	{r7}
 8009e28:	b083      	sub	sp, #12
 8009e2a:	af00      	add	r7, sp, #0
 8009e2c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e34:	b2db      	uxtb	r3, r3
 8009e36:	2b04      	cmp	r3, #4
 8009e38:	d106      	bne.n	8009e48 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009e40:	b2da      	uxtb	r2, r3
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009e48:	2300      	movs	r3, #0
}
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	370c      	adds	r7, #12
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e54:	4770      	bx	lr

08009e56 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009e56:	b580      	push	{r7, lr}
 8009e58:	b082      	sub	sp, #8
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e64:	b2db      	uxtb	r3, r3
 8009e66:	2b03      	cmp	r3, #3
 8009e68:	d110      	bne.n	8009e8c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d00b      	beq.n	8009e8c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e7a:	69db      	ldr	r3, [r3, #28]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d005      	beq.n	8009e8c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e86:	69db      	ldr	r3, [r3, #28]
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009e8c:	2300      	movs	r3, #0
}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	3708      	adds	r7, #8
 8009e92:	46bd      	mov	sp, r7
 8009e94:	bd80      	pop	{r7, pc}

08009e96 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009e96:	b580      	push	{r7, lr}
 8009e98:	b082      	sub	sp, #8
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	6078      	str	r0, [r7, #4]
 8009e9e:	460b      	mov	r3, r1
 8009ea0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	32ae      	adds	r2, #174	; 0xae
 8009eac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d101      	bne.n	8009eb8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009eb4:	2303      	movs	r3, #3
 8009eb6:	e01c      	b.n	8009ef2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ebe:	b2db      	uxtb	r3, r3
 8009ec0:	2b03      	cmp	r3, #3
 8009ec2:	d115      	bne.n	8009ef0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	32ae      	adds	r2, #174	; 0xae
 8009ece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ed2:	6a1b      	ldr	r3, [r3, #32]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d00b      	beq.n	8009ef0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	32ae      	adds	r2, #174	; 0xae
 8009ee2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ee6:	6a1b      	ldr	r3, [r3, #32]
 8009ee8:	78fa      	ldrb	r2, [r7, #3]
 8009eea:	4611      	mov	r1, r2
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009ef0:	2300      	movs	r3, #0
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3708      	adds	r7, #8
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}

08009efa <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009efa:	b580      	push	{r7, lr}
 8009efc:	b082      	sub	sp, #8
 8009efe:	af00      	add	r7, sp, #0
 8009f00:	6078      	str	r0, [r7, #4]
 8009f02:	460b      	mov	r3, r1
 8009f04:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	32ae      	adds	r2, #174	; 0xae
 8009f10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d101      	bne.n	8009f1c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009f18:	2303      	movs	r3, #3
 8009f1a:	e01c      	b.n	8009f56 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f22:	b2db      	uxtb	r3, r3
 8009f24:	2b03      	cmp	r3, #3
 8009f26:	d115      	bne.n	8009f54 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	32ae      	adds	r2, #174	; 0xae
 8009f32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d00b      	beq.n	8009f54 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	32ae      	adds	r2, #174	; 0xae
 8009f46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f4c:	78fa      	ldrb	r2, [r7, #3]
 8009f4e:	4611      	mov	r1, r2
 8009f50:	6878      	ldr	r0, [r7, #4]
 8009f52:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009f54:	2300      	movs	r3, #0
}
 8009f56:	4618      	mov	r0, r3
 8009f58:	3708      	adds	r7, #8
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}

08009f5e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009f5e:	b480      	push	{r7}
 8009f60:	b083      	sub	sp, #12
 8009f62:	af00      	add	r7, sp, #0
 8009f64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009f66:	2300      	movs	r3, #0
}
 8009f68:	4618      	mov	r0, r3
 8009f6a:	370c      	adds	r7, #12
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f72:	4770      	bx	lr

08009f74 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b084      	sub	sp, #16
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2201      	movs	r2, #1
 8009f84:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d00e      	beq.n	8009fb0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f98:	685b      	ldr	r3, [r3, #4]
 8009f9a:	687a      	ldr	r2, [r7, #4]
 8009f9c:	6852      	ldr	r2, [r2, #4]
 8009f9e:	b2d2      	uxtb	r2, r2
 8009fa0:	4611      	mov	r1, r2
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	4798      	blx	r3
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d001      	beq.n	8009fb0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009fac:	2303      	movs	r3, #3
 8009fae:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3710      	adds	r7, #16
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}

08009fba <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009fba:	b480      	push	{r7}
 8009fbc:	b083      	sub	sp, #12
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	6078      	str	r0, [r7, #4]
 8009fc2:	460b      	mov	r3, r1
 8009fc4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009fc6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	370c      	adds	r7, #12
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd2:	4770      	bx	lr

08009fd4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b083      	sub	sp, #12
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
 8009fdc:	460b      	mov	r3, r1
 8009fde:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009fe0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	370c      	adds	r7, #12
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fec:	4770      	bx	lr

08009fee <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009fee:	b580      	push	{r7, lr}
 8009ff0:	b086      	sub	sp, #24
 8009ff2:	af00      	add	r7, sp, #0
 8009ff4:	6078      	str	r0, [r7, #4]
 8009ff6:	460b      	mov	r3, r1
 8009ff8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a002:	2300      	movs	r3, #0
 800a004:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	885b      	ldrh	r3, [r3, #2]
 800a00a:	b29a      	uxth	r2, r3
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	781b      	ldrb	r3, [r3, #0]
 800a010:	b29b      	uxth	r3, r3
 800a012:	429a      	cmp	r2, r3
 800a014:	d920      	bls.n	800a058 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	781b      	ldrb	r3, [r3, #0]
 800a01a:	b29b      	uxth	r3, r3
 800a01c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a01e:	e013      	b.n	800a048 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a020:	f107 030a 	add.w	r3, r7, #10
 800a024:	4619      	mov	r1, r3
 800a026:	6978      	ldr	r0, [r7, #20]
 800a028:	f000 f81b 	bl	800a062 <USBD_GetNextDesc>
 800a02c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	785b      	ldrb	r3, [r3, #1]
 800a032:	2b05      	cmp	r3, #5
 800a034:	d108      	bne.n	800a048 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a03a:	693b      	ldr	r3, [r7, #16]
 800a03c:	789b      	ldrb	r3, [r3, #2]
 800a03e:	78fa      	ldrb	r2, [r7, #3]
 800a040:	429a      	cmp	r2, r3
 800a042:	d008      	beq.n	800a056 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a044:	2300      	movs	r3, #0
 800a046:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	885b      	ldrh	r3, [r3, #2]
 800a04c:	b29a      	uxth	r2, r3
 800a04e:	897b      	ldrh	r3, [r7, #10]
 800a050:	429a      	cmp	r2, r3
 800a052:	d8e5      	bhi.n	800a020 <USBD_GetEpDesc+0x32>
 800a054:	e000      	b.n	800a058 <USBD_GetEpDesc+0x6a>
          break;
 800a056:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a058:	693b      	ldr	r3, [r7, #16]
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3718      	adds	r7, #24
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}

0800a062 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a062:	b480      	push	{r7}
 800a064:	b085      	sub	sp, #20
 800a066:	af00      	add	r7, sp, #0
 800a068:	6078      	str	r0, [r7, #4]
 800a06a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	881a      	ldrh	r2, [r3, #0]
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	781b      	ldrb	r3, [r3, #0]
 800a078:	b29b      	uxth	r3, r3
 800a07a:	4413      	add	r3, r2
 800a07c:	b29a      	uxth	r2, r3
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	781b      	ldrb	r3, [r3, #0]
 800a086:	461a      	mov	r2, r3
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	4413      	add	r3, r2
 800a08c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a08e:	68fb      	ldr	r3, [r7, #12]
}
 800a090:	4618      	mov	r0, r3
 800a092:	3714      	adds	r7, #20
 800a094:	46bd      	mov	sp, r7
 800a096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09a:	4770      	bx	lr

0800a09c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b087      	sub	sp, #28
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a0a8:	697b      	ldr	r3, [r7, #20]
 800a0aa:	781b      	ldrb	r3, [r3, #0]
 800a0ac:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a0ae:	697b      	ldr	r3, [r7, #20]
 800a0b0:	3301      	adds	r3, #1
 800a0b2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	781b      	ldrb	r3, [r3, #0]
 800a0b8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a0ba:	8a3b      	ldrh	r3, [r7, #16]
 800a0bc:	021b      	lsls	r3, r3, #8
 800a0be:	b21a      	sxth	r2, r3
 800a0c0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a0c4:	4313      	orrs	r3, r2
 800a0c6:	b21b      	sxth	r3, r3
 800a0c8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a0ca:	89fb      	ldrh	r3, [r7, #14]
}
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	371c      	adds	r7, #28
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d6:	4770      	bx	lr

0800a0d8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b084      	sub	sp, #16
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
 800a0e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	781b      	ldrb	r3, [r3, #0]
 800a0ea:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a0ee:	2b40      	cmp	r3, #64	; 0x40
 800a0f0:	d005      	beq.n	800a0fe <USBD_StdDevReq+0x26>
 800a0f2:	2b40      	cmp	r3, #64	; 0x40
 800a0f4:	d857      	bhi.n	800a1a6 <USBD_StdDevReq+0xce>
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d00f      	beq.n	800a11a <USBD_StdDevReq+0x42>
 800a0fa:	2b20      	cmp	r3, #32
 800a0fc:	d153      	bne.n	800a1a6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	32ae      	adds	r2, #174	; 0xae
 800a108:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a10c:	689b      	ldr	r3, [r3, #8]
 800a10e:	6839      	ldr	r1, [r7, #0]
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	4798      	blx	r3
 800a114:	4603      	mov	r3, r0
 800a116:	73fb      	strb	r3, [r7, #15]
      break;
 800a118:	e04a      	b.n	800a1b0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	785b      	ldrb	r3, [r3, #1]
 800a11e:	2b09      	cmp	r3, #9
 800a120:	d83b      	bhi.n	800a19a <USBD_StdDevReq+0xc2>
 800a122:	a201      	add	r2, pc, #4	; (adr r2, 800a128 <USBD_StdDevReq+0x50>)
 800a124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a128:	0800a17d 	.word	0x0800a17d
 800a12c:	0800a191 	.word	0x0800a191
 800a130:	0800a19b 	.word	0x0800a19b
 800a134:	0800a187 	.word	0x0800a187
 800a138:	0800a19b 	.word	0x0800a19b
 800a13c:	0800a15b 	.word	0x0800a15b
 800a140:	0800a151 	.word	0x0800a151
 800a144:	0800a19b 	.word	0x0800a19b
 800a148:	0800a173 	.word	0x0800a173
 800a14c:	0800a165 	.word	0x0800a165
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a150:	6839      	ldr	r1, [r7, #0]
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f000 fa3c 	bl	800a5d0 <USBD_GetDescriptor>
          break;
 800a158:	e024      	b.n	800a1a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a15a:	6839      	ldr	r1, [r7, #0]
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	f000 fba1 	bl	800a8a4 <USBD_SetAddress>
          break;
 800a162:	e01f      	b.n	800a1a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a164:	6839      	ldr	r1, [r7, #0]
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f000 fbe0 	bl	800a92c <USBD_SetConfig>
 800a16c:	4603      	mov	r3, r0
 800a16e:	73fb      	strb	r3, [r7, #15]
          break;
 800a170:	e018      	b.n	800a1a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a172:	6839      	ldr	r1, [r7, #0]
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f000 fc83 	bl	800aa80 <USBD_GetConfig>
          break;
 800a17a:	e013      	b.n	800a1a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a17c:	6839      	ldr	r1, [r7, #0]
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f000 fcb4 	bl	800aaec <USBD_GetStatus>
          break;
 800a184:	e00e      	b.n	800a1a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a186:	6839      	ldr	r1, [r7, #0]
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	f000 fce3 	bl	800ab54 <USBD_SetFeature>
          break;
 800a18e:	e009      	b.n	800a1a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a190:	6839      	ldr	r1, [r7, #0]
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f000 fd07 	bl	800aba6 <USBD_ClrFeature>
          break;
 800a198:	e004      	b.n	800a1a4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a19a:	6839      	ldr	r1, [r7, #0]
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	f000 fd5e 	bl	800ac5e <USBD_CtlError>
          break;
 800a1a2:	bf00      	nop
      }
      break;
 800a1a4:	e004      	b.n	800a1b0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a1a6:	6839      	ldr	r1, [r7, #0]
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f000 fd58 	bl	800ac5e <USBD_CtlError>
      break;
 800a1ae:	bf00      	nop
  }

  return ret;
 800a1b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	3710      	adds	r7, #16
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bd80      	pop	{r7, pc}
 800a1ba:	bf00      	nop

0800a1bc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b084      	sub	sp, #16
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
 800a1c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	781b      	ldrb	r3, [r3, #0]
 800a1ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a1d2:	2b40      	cmp	r3, #64	; 0x40
 800a1d4:	d005      	beq.n	800a1e2 <USBD_StdItfReq+0x26>
 800a1d6:	2b40      	cmp	r3, #64	; 0x40
 800a1d8:	d852      	bhi.n	800a280 <USBD_StdItfReq+0xc4>
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d001      	beq.n	800a1e2 <USBD_StdItfReq+0x26>
 800a1de:	2b20      	cmp	r3, #32
 800a1e0:	d14e      	bne.n	800a280 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1e8:	b2db      	uxtb	r3, r3
 800a1ea:	3b01      	subs	r3, #1
 800a1ec:	2b02      	cmp	r3, #2
 800a1ee:	d840      	bhi.n	800a272 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	889b      	ldrh	r3, [r3, #4]
 800a1f4:	b2db      	uxtb	r3, r3
 800a1f6:	2b01      	cmp	r3, #1
 800a1f8:	d836      	bhi.n	800a268 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	889b      	ldrh	r3, [r3, #4]
 800a1fe:	b2db      	uxtb	r3, r3
 800a200:	4619      	mov	r1, r3
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f7ff fed9 	bl	8009fba <USBD_CoreFindIF>
 800a208:	4603      	mov	r3, r0
 800a20a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a20c:	7bbb      	ldrb	r3, [r7, #14]
 800a20e:	2bff      	cmp	r3, #255	; 0xff
 800a210:	d01d      	beq.n	800a24e <USBD_StdItfReq+0x92>
 800a212:	7bbb      	ldrb	r3, [r7, #14]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d11a      	bne.n	800a24e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a218:	7bba      	ldrb	r2, [r7, #14]
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	32ae      	adds	r2, #174	; 0xae
 800a21e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a222:	689b      	ldr	r3, [r3, #8]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d00f      	beq.n	800a248 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a228:	7bba      	ldrb	r2, [r7, #14]
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a230:	7bba      	ldrb	r2, [r7, #14]
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	32ae      	adds	r2, #174	; 0xae
 800a236:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a23a:	689b      	ldr	r3, [r3, #8]
 800a23c:	6839      	ldr	r1, [r7, #0]
 800a23e:	6878      	ldr	r0, [r7, #4]
 800a240:	4798      	blx	r3
 800a242:	4603      	mov	r3, r0
 800a244:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a246:	e004      	b.n	800a252 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a248:	2303      	movs	r3, #3
 800a24a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a24c:	e001      	b.n	800a252 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a24e:	2303      	movs	r3, #3
 800a250:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	88db      	ldrh	r3, [r3, #6]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d110      	bne.n	800a27c <USBD_StdItfReq+0xc0>
 800a25a:	7bfb      	ldrb	r3, [r7, #15]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d10d      	bne.n	800a27c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a260:	6878      	ldr	r0, [r7, #4]
 800a262:	f000 fdc7 	bl	800adf4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a266:	e009      	b.n	800a27c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a268:	6839      	ldr	r1, [r7, #0]
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f000 fcf7 	bl	800ac5e <USBD_CtlError>
          break;
 800a270:	e004      	b.n	800a27c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a272:	6839      	ldr	r1, [r7, #0]
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f000 fcf2 	bl	800ac5e <USBD_CtlError>
          break;
 800a27a:	e000      	b.n	800a27e <USBD_StdItfReq+0xc2>
          break;
 800a27c:	bf00      	nop
      }
      break;
 800a27e:	e004      	b.n	800a28a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a280:	6839      	ldr	r1, [r7, #0]
 800a282:	6878      	ldr	r0, [r7, #4]
 800a284:	f000 fceb 	bl	800ac5e <USBD_CtlError>
      break;
 800a288:	bf00      	nop
  }

  return ret;
 800a28a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	3710      	adds	r7, #16
 800a290:	46bd      	mov	sp, r7
 800a292:	bd80      	pop	{r7, pc}

0800a294 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b084      	sub	sp, #16
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
 800a29c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a29e:	2300      	movs	r3, #0
 800a2a0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	889b      	ldrh	r3, [r3, #4]
 800a2a6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	781b      	ldrb	r3, [r3, #0]
 800a2ac:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a2b0:	2b40      	cmp	r3, #64	; 0x40
 800a2b2:	d007      	beq.n	800a2c4 <USBD_StdEPReq+0x30>
 800a2b4:	2b40      	cmp	r3, #64	; 0x40
 800a2b6:	f200 817f 	bhi.w	800a5b8 <USBD_StdEPReq+0x324>
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d02a      	beq.n	800a314 <USBD_StdEPReq+0x80>
 800a2be:	2b20      	cmp	r3, #32
 800a2c0:	f040 817a 	bne.w	800a5b8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a2c4:	7bbb      	ldrb	r3, [r7, #14]
 800a2c6:	4619      	mov	r1, r3
 800a2c8:	6878      	ldr	r0, [r7, #4]
 800a2ca:	f7ff fe83 	bl	8009fd4 <USBD_CoreFindEP>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a2d2:	7b7b      	ldrb	r3, [r7, #13]
 800a2d4:	2bff      	cmp	r3, #255	; 0xff
 800a2d6:	f000 8174 	beq.w	800a5c2 <USBD_StdEPReq+0x32e>
 800a2da:	7b7b      	ldrb	r3, [r7, #13]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	f040 8170 	bne.w	800a5c2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a2e2:	7b7a      	ldrb	r2, [r7, #13]
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a2ea:	7b7a      	ldrb	r2, [r7, #13]
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	32ae      	adds	r2, #174	; 0xae
 800a2f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2f4:	689b      	ldr	r3, [r3, #8]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	f000 8163 	beq.w	800a5c2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a2fc:	7b7a      	ldrb	r2, [r7, #13]
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	32ae      	adds	r2, #174	; 0xae
 800a302:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a306:	689b      	ldr	r3, [r3, #8]
 800a308:	6839      	ldr	r1, [r7, #0]
 800a30a:	6878      	ldr	r0, [r7, #4]
 800a30c:	4798      	blx	r3
 800a30e:	4603      	mov	r3, r0
 800a310:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a312:	e156      	b.n	800a5c2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	785b      	ldrb	r3, [r3, #1]
 800a318:	2b03      	cmp	r3, #3
 800a31a:	d008      	beq.n	800a32e <USBD_StdEPReq+0x9a>
 800a31c:	2b03      	cmp	r3, #3
 800a31e:	f300 8145 	bgt.w	800a5ac <USBD_StdEPReq+0x318>
 800a322:	2b00      	cmp	r3, #0
 800a324:	f000 809b 	beq.w	800a45e <USBD_StdEPReq+0x1ca>
 800a328:	2b01      	cmp	r3, #1
 800a32a:	d03c      	beq.n	800a3a6 <USBD_StdEPReq+0x112>
 800a32c:	e13e      	b.n	800a5ac <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a334:	b2db      	uxtb	r3, r3
 800a336:	2b02      	cmp	r3, #2
 800a338:	d002      	beq.n	800a340 <USBD_StdEPReq+0xac>
 800a33a:	2b03      	cmp	r3, #3
 800a33c:	d016      	beq.n	800a36c <USBD_StdEPReq+0xd8>
 800a33e:	e02c      	b.n	800a39a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a340:	7bbb      	ldrb	r3, [r7, #14]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d00d      	beq.n	800a362 <USBD_StdEPReq+0xce>
 800a346:	7bbb      	ldrb	r3, [r7, #14]
 800a348:	2b80      	cmp	r3, #128	; 0x80
 800a34a:	d00a      	beq.n	800a362 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a34c:	7bbb      	ldrb	r3, [r7, #14]
 800a34e:	4619      	mov	r1, r3
 800a350:	6878      	ldr	r0, [r7, #4]
 800a352:	f001 f96d 	bl	800b630 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a356:	2180      	movs	r1, #128	; 0x80
 800a358:	6878      	ldr	r0, [r7, #4]
 800a35a:	f001 f969 	bl	800b630 <USBD_LL_StallEP>
 800a35e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a360:	e020      	b.n	800a3a4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a362:	6839      	ldr	r1, [r7, #0]
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f000 fc7a 	bl	800ac5e <USBD_CtlError>
              break;
 800a36a:	e01b      	b.n	800a3a4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	885b      	ldrh	r3, [r3, #2]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d10e      	bne.n	800a392 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a374:	7bbb      	ldrb	r3, [r7, #14]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d00b      	beq.n	800a392 <USBD_StdEPReq+0xfe>
 800a37a:	7bbb      	ldrb	r3, [r7, #14]
 800a37c:	2b80      	cmp	r3, #128	; 0x80
 800a37e:	d008      	beq.n	800a392 <USBD_StdEPReq+0xfe>
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	88db      	ldrh	r3, [r3, #6]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d104      	bne.n	800a392 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a388:	7bbb      	ldrb	r3, [r7, #14]
 800a38a:	4619      	mov	r1, r3
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f001 f94f 	bl	800b630 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f000 fd2e 	bl	800adf4 <USBD_CtlSendStatus>

              break;
 800a398:	e004      	b.n	800a3a4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a39a:	6839      	ldr	r1, [r7, #0]
 800a39c:	6878      	ldr	r0, [r7, #4]
 800a39e:	f000 fc5e 	bl	800ac5e <USBD_CtlError>
              break;
 800a3a2:	bf00      	nop
          }
          break;
 800a3a4:	e107      	b.n	800a5b6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3ac:	b2db      	uxtb	r3, r3
 800a3ae:	2b02      	cmp	r3, #2
 800a3b0:	d002      	beq.n	800a3b8 <USBD_StdEPReq+0x124>
 800a3b2:	2b03      	cmp	r3, #3
 800a3b4:	d016      	beq.n	800a3e4 <USBD_StdEPReq+0x150>
 800a3b6:	e04b      	b.n	800a450 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a3b8:	7bbb      	ldrb	r3, [r7, #14]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d00d      	beq.n	800a3da <USBD_StdEPReq+0x146>
 800a3be:	7bbb      	ldrb	r3, [r7, #14]
 800a3c0:	2b80      	cmp	r3, #128	; 0x80
 800a3c2:	d00a      	beq.n	800a3da <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a3c4:	7bbb      	ldrb	r3, [r7, #14]
 800a3c6:	4619      	mov	r1, r3
 800a3c8:	6878      	ldr	r0, [r7, #4]
 800a3ca:	f001 f931 	bl	800b630 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a3ce:	2180      	movs	r1, #128	; 0x80
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f001 f92d 	bl	800b630 <USBD_LL_StallEP>
 800a3d6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a3d8:	e040      	b.n	800a45c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a3da:	6839      	ldr	r1, [r7, #0]
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f000 fc3e 	bl	800ac5e <USBD_CtlError>
              break;
 800a3e2:	e03b      	b.n	800a45c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	885b      	ldrh	r3, [r3, #2]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d136      	bne.n	800a45a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a3ec:	7bbb      	ldrb	r3, [r7, #14]
 800a3ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d004      	beq.n	800a400 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a3f6:	7bbb      	ldrb	r3, [r7, #14]
 800a3f8:	4619      	mov	r1, r3
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f001 f937 	bl	800b66e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a400:	6878      	ldr	r0, [r7, #4]
 800a402:	f000 fcf7 	bl	800adf4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a406:	7bbb      	ldrb	r3, [r7, #14]
 800a408:	4619      	mov	r1, r3
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f7ff fde2 	bl	8009fd4 <USBD_CoreFindEP>
 800a410:	4603      	mov	r3, r0
 800a412:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a414:	7b7b      	ldrb	r3, [r7, #13]
 800a416:	2bff      	cmp	r3, #255	; 0xff
 800a418:	d01f      	beq.n	800a45a <USBD_StdEPReq+0x1c6>
 800a41a:	7b7b      	ldrb	r3, [r7, #13]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d11c      	bne.n	800a45a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a420:	7b7a      	ldrb	r2, [r7, #13]
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a428:	7b7a      	ldrb	r2, [r7, #13]
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	32ae      	adds	r2, #174	; 0xae
 800a42e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a432:	689b      	ldr	r3, [r3, #8]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d010      	beq.n	800a45a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a438:	7b7a      	ldrb	r2, [r7, #13]
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	32ae      	adds	r2, #174	; 0xae
 800a43e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a442:	689b      	ldr	r3, [r3, #8]
 800a444:	6839      	ldr	r1, [r7, #0]
 800a446:	6878      	ldr	r0, [r7, #4]
 800a448:	4798      	blx	r3
 800a44a:	4603      	mov	r3, r0
 800a44c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a44e:	e004      	b.n	800a45a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a450:	6839      	ldr	r1, [r7, #0]
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 fc03 	bl	800ac5e <USBD_CtlError>
              break;
 800a458:	e000      	b.n	800a45c <USBD_StdEPReq+0x1c8>
              break;
 800a45a:	bf00      	nop
          }
          break;
 800a45c:	e0ab      	b.n	800a5b6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a464:	b2db      	uxtb	r3, r3
 800a466:	2b02      	cmp	r3, #2
 800a468:	d002      	beq.n	800a470 <USBD_StdEPReq+0x1dc>
 800a46a:	2b03      	cmp	r3, #3
 800a46c:	d032      	beq.n	800a4d4 <USBD_StdEPReq+0x240>
 800a46e:	e097      	b.n	800a5a0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a470:	7bbb      	ldrb	r3, [r7, #14]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d007      	beq.n	800a486 <USBD_StdEPReq+0x1f2>
 800a476:	7bbb      	ldrb	r3, [r7, #14]
 800a478:	2b80      	cmp	r3, #128	; 0x80
 800a47a:	d004      	beq.n	800a486 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a47c:	6839      	ldr	r1, [r7, #0]
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f000 fbed 	bl	800ac5e <USBD_CtlError>
                break;
 800a484:	e091      	b.n	800a5aa <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a486:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	da0b      	bge.n	800a4a6 <USBD_StdEPReq+0x212>
 800a48e:	7bbb      	ldrb	r3, [r7, #14]
 800a490:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a494:	4613      	mov	r3, r2
 800a496:	009b      	lsls	r3, r3, #2
 800a498:	4413      	add	r3, r2
 800a49a:	009b      	lsls	r3, r3, #2
 800a49c:	3310      	adds	r3, #16
 800a49e:	687a      	ldr	r2, [r7, #4]
 800a4a0:	4413      	add	r3, r2
 800a4a2:	3304      	adds	r3, #4
 800a4a4:	e00b      	b.n	800a4be <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a4a6:	7bbb      	ldrb	r3, [r7, #14]
 800a4a8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a4ac:	4613      	mov	r3, r2
 800a4ae:	009b      	lsls	r3, r3, #2
 800a4b0:	4413      	add	r3, r2
 800a4b2:	009b      	lsls	r3, r3, #2
 800a4b4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a4b8:	687a      	ldr	r2, [r7, #4]
 800a4ba:	4413      	add	r3, r2
 800a4bc:	3304      	adds	r3, #4
 800a4be:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	2202      	movs	r2, #2
 800a4ca:	4619      	mov	r1, r3
 800a4cc:	6878      	ldr	r0, [r7, #4]
 800a4ce:	f000 fc37 	bl	800ad40 <USBD_CtlSendData>
              break;
 800a4d2:	e06a      	b.n	800a5aa <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a4d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	da11      	bge.n	800a500 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a4dc:	7bbb      	ldrb	r3, [r7, #14]
 800a4de:	f003 020f 	and.w	r2, r3, #15
 800a4e2:	6879      	ldr	r1, [r7, #4]
 800a4e4:	4613      	mov	r3, r2
 800a4e6:	009b      	lsls	r3, r3, #2
 800a4e8:	4413      	add	r3, r2
 800a4ea:	009b      	lsls	r3, r3, #2
 800a4ec:	440b      	add	r3, r1
 800a4ee:	3324      	adds	r3, #36	; 0x24
 800a4f0:	881b      	ldrh	r3, [r3, #0]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d117      	bne.n	800a526 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a4f6:	6839      	ldr	r1, [r7, #0]
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f000 fbb0 	bl	800ac5e <USBD_CtlError>
                  break;
 800a4fe:	e054      	b.n	800a5aa <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a500:	7bbb      	ldrb	r3, [r7, #14]
 800a502:	f003 020f 	and.w	r2, r3, #15
 800a506:	6879      	ldr	r1, [r7, #4]
 800a508:	4613      	mov	r3, r2
 800a50a:	009b      	lsls	r3, r3, #2
 800a50c:	4413      	add	r3, r2
 800a50e:	009b      	lsls	r3, r3, #2
 800a510:	440b      	add	r3, r1
 800a512:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a516:	881b      	ldrh	r3, [r3, #0]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d104      	bne.n	800a526 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a51c:	6839      	ldr	r1, [r7, #0]
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f000 fb9d 	bl	800ac5e <USBD_CtlError>
                  break;
 800a524:	e041      	b.n	800a5aa <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a526:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	da0b      	bge.n	800a546 <USBD_StdEPReq+0x2b2>
 800a52e:	7bbb      	ldrb	r3, [r7, #14]
 800a530:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a534:	4613      	mov	r3, r2
 800a536:	009b      	lsls	r3, r3, #2
 800a538:	4413      	add	r3, r2
 800a53a:	009b      	lsls	r3, r3, #2
 800a53c:	3310      	adds	r3, #16
 800a53e:	687a      	ldr	r2, [r7, #4]
 800a540:	4413      	add	r3, r2
 800a542:	3304      	adds	r3, #4
 800a544:	e00b      	b.n	800a55e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a546:	7bbb      	ldrb	r3, [r7, #14]
 800a548:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a54c:	4613      	mov	r3, r2
 800a54e:	009b      	lsls	r3, r3, #2
 800a550:	4413      	add	r3, r2
 800a552:	009b      	lsls	r3, r3, #2
 800a554:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a558:	687a      	ldr	r2, [r7, #4]
 800a55a:	4413      	add	r3, r2
 800a55c:	3304      	adds	r3, #4
 800a55e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a560:	7bbb      	ldrb	r3, [r7, #14]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d002      	beq.n	800a56c <USBD_StdEPReq+0x2d8>
 800a566:	7bbb      	ldrb	r3, [r7, #14]
 800a568:	2b80      	cmp	r3, #128	; 0x80
 800a56a:	d103      	bne.n	800a574 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	2200      	movs	r2, #0
 800a570:	601a      	str	r2, [r3, #0]
 800a572:	e00e      	b.n	800a592 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a574:	7bbb      	ldrb	r3, [r7, #14]
 800a576:	4619      	mov	r1, r3
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f001 f897 	bl	800b6ac <USBD_LL_IsStallEP>
 800a57e:	4603      	mov	r3, r0
 800a580:	2b00      	cmp	r3, #0
 800a582:	d003      	beq.n	800a58c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a584:	68bb      	ldr	r3, [r7, #8]
 800a586:	2201      	movs	r2, #1
 800a588:	601a      	str	r2, [r3, #0]
 800a58a:	e002      	b.n	800a592 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a58c:	68bb      	ldr	r3, [r7, #8]
 800a58e:	2200      	movs	r2, #0
 800a590:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	2202      	movs	r2, #2
 800a596:	4619      	mov	r1, r3
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f000 fbd1 	bl	800ad40 <USBD_CtlSendData>
              break;
 800a59e:	e004      	b.n	800a5aa <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a5a0:	6839      	ldr	r1, [r7, #0]
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f000 fb5b 	bl	800ac5e <USBD_CtlError>
              break;
 800a5a8:	bf00      	nop
          }
          break;
 800a5aa:	e004      	b.n	800a5b6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a5ac:	6839      	ldr	r1, [r7, #0]
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f000 fb55 	bl	800ac5e <USBD_CtlError>
          break;
 800a5b4:	bf00      	nop
      }
      break;
 800a5b6:	e005      	b.n	800a5c4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a5b8:	6839      	ldr	r1, [r7, #0]
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f000 fb4f 	bl	800ac5e <USBD_CtlError>
      break;
 800a5c0:	e000      	b.n	800a5c4 <USBD_StdEPReq+0x330>
      break;
 800a5c2:	bf00      	nop
  }

  return ret;
 800a5c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3710      	adds	r7, #16
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}
	...

0800a5d0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b084      	sub	sp, #16
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
 800a5d8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a5da:	2300      	movs	r3, #0
 800a5dc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	885b      	ldrh	r3, [r3, #2]
 800a5ea:	0a1b      	lsrs	r3, r3, #8
 800a5ec:	b29b      	uxth	r3, r3
 800a5ee:	3b01      	subs	r3, #1
 800a5f0:	2b06      	cmp	r3, #6
 800a5f2:	f200 8128 	bhi.w	800a846 <USBD_GetDescriptor+0x276>
 800a5f6:	a201      	add	r2, pc, #4	; (adr r2, 800a5fc <USBD_GetDescriptor+0x2c>)
 800a5f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5fc:	0800a619 	.word	0x0800a619
 800a600:	0800a631 	.word	0x0800a631
 800a604:	0800a671 	.word	0x0800a671
 800a608:	0800a847 	.word	0x0800a847
 800a60c:	0800a847 	.word	0x0800a847
 800a610:	0800a7e7 	.word	0x0800a7e7
 800a614:	0800a813 	.word	0x0800a813
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	687a      	ldr	r2, [r7, #4]
 800a622:	7c12      	ldrb	r2, [r2, #16]
 800a624:	f107 0108 	add.w	r1, r7, #8
 800a628:	4610      	mov	r0, r2
 800a62a:	4798      	blx	r3
 800a62c:	60f8      	str	r0, [r7, #12]
      break;
 800a62e:	e112      	b.n	800a856 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	7c1b      	ldrb	r3, [r3, #16]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d10d      	bne.n	800a654 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a63e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a640:	f107 0208 	add.w	r2, r7, #8
 800a644:	4610      	mov	r0, r2
 800a646:	4798      	blx	r3
 800a648:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	3301      	adds	r3, #1
 800a64e:	2202      	movs	r2, #2
 800a650:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a652:	e100      	b.n	800a856 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a65a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a65c:	f107 0208 	add.w	r2, r7, #8
 800a660:	4610      	mov	r0, r2
 800a662:	4798      	blx	r3
 800a664:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	3301      	adds	r3, #1
 800a66a:	2202      	movs	r2, #2
 800a66c:	701a      	strb	r2, [r3, #0]
      break;
 800a66e:	e0f2      	b.n	800a856 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	885b      	ldrh	r3, [r3, #2]
 800a674:	b2db      	uxtb	r3, r3
 800a676:	2b05      	cmp	r3, #5
 800a678:	f200 80ac 	bhi.w	800a7d4 <USBD_GetDescriptor+0x204>
 800a67c:	a201      	add	r2, pc, #4	; (adr r2, 800a684 <USBD_GetDescriptor+0xb4>)
 800a67e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a682:	bf00      	nop
 800a684:	0800a69d 	.word	0x0800a69d
 800a688:	0800a6d1 	.word	0x0800a6d1
 800a68c:	0800a705 	.word	0x0800a705
 800a690:	0800a739 	.word	0x0800a739
 800a694:	0800a76d 	.word	0x0800a76d
 800a698:	0800a7a1 	.word	0x0800a7a1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6a2:	685b      	ldr	r3, [r3, #4]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d00b      	beq.n	800a6c0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6ae:	685b      	ldr	r3, [r3, #4]
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	7c12      	ldrb	r2, [r2, #16]
 800a6b4:	f107 0108 	add.w	r1, r7, #8
 800a6b8:	4610      	mov	r0, r2
 800a6ba:	4798      	blx	r3
 800a6bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6be:	e091      	b.n	800a7e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a6c0:	6839      	ldr	r1, [r7, #0]
 800a6c2:	6878      	ldr	r0, [r7, #4]
 800a6c4:	f000 facb 	bl	800ac5e <USBD_CtlError>
            err++;
 800a6c8:	7afb      	ldrb	r3, [r7, #11]
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	72fb      	strb	r3, [r7, #11]
          break;
 800a6ce:	e089      	b.n	800a7e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6d6:	689b      	ldr	r3, [r3, #8]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d00b      	beq.n	800a6f4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6e2:	689b      	ldr	r3, [r3, #8]
 800a6e4:	687a      	ldr	r2, [r7, #4]
 800a6e6:	7c12      	ldrb	r2, [r2, #16]
 800a6e8:	f107 0108 	add.w	r1, r7, #8
 800a6ec:	4610      	mov	r0, r2
 800a6ee:	4798      	blx	r3
 800a6f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6f2:	e077      	b.n	800a7e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a6f4:	6839      	ldr	r1, [r7, #0]
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f000 fab1 	bl	800ac5e <USBD_CtlError>
            err++;
 800a6fc:	7afb      	ldrb	r3, [r7, #11]
 800a6fe:	3301      	adds	r3, #1
 800a700:	72fb      	strb	r3, [r7, #11]
          break;
 800a702:	e06f      	b.n	800a7e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a70a:	68db      	ldr	r3, [r3, #12]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d00b      	beq.n	800a728 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a716:	68db      	ldr	r3, [r3, #12]
 800a718:	687a      	ldr	r2, [r7, #4]
 800a71a:	7c12      	ldrb	r2, [r2, #16]
 800a71c:	f107 0108 	add.w	r1, r7, #8
 800a720:	4610      	mov	r0, r2
 800a722:	4798      	blx	r3
 800a724:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a726:	e05d      	b.n	800a7e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a728:	6839      	ldr	r1, [r7, #0]
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f000 fa97 	bl	800ac5e <USBD_CtlError>
            err++;
 800a730:	7afb      	ldrb	r3, [r7, #11]
 800a732:	3301      	adds	r3, #1
 800a734:	72fb      	strb	r3, [r7, #11]
          break;
 800a736:	e055      	b.n	800a7e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a73e:	691b      	ldr	r3, [r3, #16]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d00b      	beq.n	800a75c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a74a:	691b      	ldr	r3, [r3, #16]
 800a74c:	687a      	ldr	r2, [r7, #4]
 800a74e:	7c12      	ldrb	r2, [r2, #16]
 800a750:	f107 0108 	add.w	r1, r7, #8
 800a754:	4610      	mov	r0, r2
 800a756:	4798      	blx	r3
 800a758:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a75a:	e043      	b.n	800a7e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a75c:	6839      	ldr	r1, [r7, #0]
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f000 fa7d 	bl	800ac5e <USBD_CtlError>
            err++;
 800a764:	7afb      	ldrb	r3, [r7, #11]
 800a766:	3301      	adds	r3, #1
 800a768:	72fb      	strb	r3, [r7, #11]
          break;
 800a76a:	e03b      	b.n	800a7e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a772:	695b      	ldr	r3, [r3, #20]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d00b      	beq.n	800a790 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a77e:	695b      	ldr	r3, [r3, #20]
 800a780:	687a      	ldr	r2, [r7, #4]
 800a782:	7c12      	ldrb	r2, [r2, #16]
 800a784:	f107 0108 	add.w	r1, r7, #8
 800a788:	4610      	mov	r0, r2
 800a78a:	4798      	blx	r3
 800a78c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a78e:	e029      	b.n	800a7e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a790:	6839      	ldr	r1, [r7, #0]
 800a792:	6878      	ldr	r0, [r7, #4]
 800a794:	f000 fa63 	bl	800ac5e <USBD_CtlError>
            err++;
 800a798:	7afb      	ldrb	r3, [r7, #11]
 800a79a:	3301      	adds	r3, #1
 800a79c:	72fb      	strb	r3, [r7, #11]
          break;
 800a79e:	e021      	b.n	800a7e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7a6:	699b      	ldr	r3, [r3, #24]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d00b      	beq.n	800a7c4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7b2:	699b      	ldr	r3, [r3, #24]
 800a7b4:	687a      	ldr	r2, [r7, #4]
 800a7b6:	7c12      	ldrb	r2, [r2, #16]
 800a7b8:	f107 0108 	add.w	r1, r7, #8
 800a7bc:	4610      	mov	r0, r2
 800a7be:	4798      	blx	r3
 800a7c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7c2:	e00f      	b.n	800a7e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a7c4:	6839      	ldr	r1, [r7, #0]
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f000 fa49 	bl	800ac5e <USBD_CtlError>
            err++;
 800a7cc:	7afb      	ldrb	r3, [r7, #11]
 800a7ce:	3301      	adds	r3, #1
 800a7d0:	72fb      	strb	r3, [r7, #11]
          break;
 800a7d2:	e007      	b.n	800a7e4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a7d4:	6839      	ldr	r1, [r7, #0]
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	f000 fa41 	bl	800ac5e <USBD_CtlError>
          err++;
 800a7dc:	7afb      	ldrb	r3, [r7, #11]
 800a7de:	3301      	adds	r3, #1
 800a7e0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a7e2:	bf00      	nop
      }
      break;
 800a7e4:	e037      	b.n	800a856 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	7c1b      	ldrb	r3, [r3, #16]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d109      	bne.n	800a802 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a7f6:	f107 0208 	add.w	r2, r7, #8
 800a7fa:	4610      	mov	r0, r2
 800a7fc:	4798      	blx	r3
 800a7fe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a800:	e029      	b.n	800a856 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a802:	6839      	ldr	r1, [r7, #0]
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f000 fa2a 	bl	800ac5e <USBD_CtlError>
        err++;
 800a80a:	7afb      	ldrb	r3, [r7, #11]
 800a80c:	3301      	adds	r3, #1
 800a80e:	72fb      	strb	r3, [r7, #11]
      break;
 800a810:	e021      	b.n	800a856 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	7c1b      	ldrb	r3, [r3, #16]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d10d      	bne.n	800a836 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a822:	f107 0208 	add.w	r2, r7, #8
 800a826:	4610      	mov	r0, r2
 800a828:	4798      	blx	r3
 800a82a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	3301      	adds	r3, #1
 800a830:	2207      	movs	r2, #7
 800a832:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a834:	e00f      	b.n	800a856 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a836:	6839      	ldr	r1, [r7, #0]
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f000 fa10 	bl	800ac5e <USBD_CtlError>
        err++;
 800a83e:	7afb      	ldrb	r3, [r7, #11]
 800a840:	3301      	adds	r3, #1
 800a842:	72fb      	strb	r3, [r7, #11]
      break;
 800a844:	e007      	b.n	800a856 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a846:	6839      	ldr	r1, [r7, #0]
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f000 fa08 	bl	800ac5e <USBD_CtlError>
      err++;
 800a84e:	7afb      	ldrb	r3, [r7, #11]
 800a850:	3301      	adds	r3, #1
 800a852:	72fb      	strb	r3, [r7, #11]
      break;
 800a854:	bf00      	nop
  }

  if (err != 0U)
 800a856:	7afb      	ldrb	r3, [r7, #11]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d11e      	bne.n	800a89a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	88db      	ldrh	r3, [r3, #6]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d016      	beq.n	800a892 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a864:	893b      	ldrh	r3, [r7, #8]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d00e      	beq.n	800a888 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	88da      	ldrh	r2, [r3, #6]
 800a86e:	893b      	ldrh	r3, [r7, #8]
 800a870:	4293      	cmp	r3, r2
 800a872:	bf28      	it	cs
 800a874:	4613      	movcs	r3, r2
 800a876:	b29b      	uxth	r3, r3
 800a878:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a87a:	893b      	ldrh	r3, [r7, #8]
 800a87c:	461a      	mov	r2, r3
 800a87e:	68f9      	ldr	r1, [r7, #12]
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f000 fa5d 	bl	800ad40 <USBD_CtlSendData>
 800a886:	e009      	b.n	800a89c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a888:	6839      	ldr	r1, [r7, #0]
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f000 f9e7 	bl	800ac5e <USBD_CtlError>
 800a890:	e004      	b.n	800a89c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	f000 faae 	bl	800adf4 <USBD_CtlSendStatus>
 800a898:	e000      	b.n	800a89c <USBD_GetDescriptor+0x2cc>
    return;
 800a89a:	bf00      	nop
  }
}
 800a89c:	3710      	adds	r7, #16
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	bd80      	pop	{r7, pc}
 800a8a2:	bf00      	nop

0800a8a4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b084      	sub	sp, #16
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
 800a8ac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	889b      	ldrh	r3, [r3, #4]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d131      	bne.n	800a91a <USBD_SetAddress+0x76>
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	88db      	ldrh	r3, [r3, #6]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d12d      	bne.n	800a91a <USBD_SetAddress+0x76>
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	885b      	ldrh	r3, [r3, #2]
 800a8c2:	2b7f      	cmp	r3, #127	; 0x7f
 800a8c4:	d829      	bhi.n	800a91a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	885b      	ldrh	r3, [r3, #2]
 800a8ca:	b2db      	uxtb	r3, r3
 800a8cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8d0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8d8:	b2db      	uxtb	r3, r3
 800a8da:	2b03      	cmp	r3, #3
 800a8dc:	d104      	bne.n	800a8e8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a8de:	6839      	ldr	r1, [r7, #0]
 800a8e0:	6878      	ldr	r0, [r7, #4]
 800a8e2:	f000 f9bc 	bl	800ac5e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8e6:	e01d      	b.n	800a924 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	7bfa      	ldrb	r2, [r7, #15]
 800a8ec:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a8f0:	7bfb      	ldrb	r3, [r7, #15]
 800a8f2:	4619      	mov	r1, r3
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f000 ff05 	bl	800b704 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f000 fa7a 	bl	800adf4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a900:	7bfb      	ldrb	r3, [r7, #15]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d004      	beq.n	800a910 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	2202      	movs	r2, #2
 800a90a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a90e:	e009      	b.n	800a924 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2201      	movs	r2, #1
 800a914:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a918:	e004      	b.n	800a924 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a91a:	6839      	ldr	r1, [r7, #0]
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f000 f99e 	bl	800ac5e <USBD_CtlError>
  }
}
 800a922:	bf00      	nop
 800a924:	bf00      	nop
 800a926:	3710      	adds	r7, #16
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}

0800a92c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b084      	sub	sp, #16
 800a930:	af00      	add	r7, sp, #0
 800a932:	6078      	str	r0, [r7, #4]
 800a934:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a936:	2300      	movs	r3, #0
 800a938:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	885b      	ldrh	r3, [r3, #2]
 800a93e:	b2da      	uxtb	r2, r3
 800a940:	4b4e      	ldr	r3, [pc, #312]	; (800aa7c <USBD_SetConfig+0x150>)
 800a942:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a944:	4b4d      	ldr	r3, [pc, #308]	; (800aa7c <USBD_SetConfig+0x150>)
 800a946:	781b      	ldrb	r3, [r3, #0]
 800a948:	2b01      	cmp	r3, #1
 800a94a:	d905      	bls.n	800a958 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a94c:	6839      	ldr	r1, [r7, #0]
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f000 f985 	bl	800ac5e <USBD_CtlError>
    return USBD_FAIL;
 800a954:	2303      	movs	r3, #3
 800a956:	e08c      	b.n	800aa72 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a95e:	b2db      	uxtb	r3, r3
 800a960:	2b02      	cmp	r3, #2
 800a962:	d002      	beq.n	800a96a <USBD_SetConfig+0x3e>
 800a964:	2b03      	cmp	r3, #3
 800a966:	d029      	beq.n	800a9bc <USBD_SetConfig+0x90>
 800a968:	e075      	b.n	800aa56 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a96a:	4b44      	ldr	r3, [pc, #272]	; (800aa7c <USBD_SetConfig+0x150>)
 800a96c:	781b      	ldrb	r3, [r3, #0]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d020      	beq.n	800a9b4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a972:	4b42      	ldr	r3, [pc, #264]	; (800aa7c <USBD_SetConfig+0x150>)
 800a974:	781b      	ldrb	r3, [r3, #0]
 800a976:	461a      	mov	r2, r3
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a97c:	4b3f      	ldr	r3, [pc, #252]	; (800aa7c <USBD_SetConfig+0x150>)
 800a97e:	781b      	ldrb	r3, [r3, #0]
 800a980:	4619      	mov	r1, r3
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	f7fe ffe7 	bl	8009956 <USBD_SetClassConfig>
 800a988:	4603      	mov	r3, r0
 800a98a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a98c:	7bfb      	ldrb	r3, [r7, #15]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d008      	beq.n	800a9a4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a992:	6839      	ldr	r1, [r7, #0]
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f000 f962 	bl	800ac5e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2202      	movs	r2, #2
 800a99e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a9a2:	e065      	b.n	800aa70 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f000 fa25 	bl	800adf4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2203      	movs	r2, #3
 800a9ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a9b2:	e05d      	b.n	800aa70 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a9b4:	6878      	ldr	r0, [r7, #4]
 800a9b6:	f000 fa1d 	bl	800adf4 <USBD_CtlSendStatus>
      break;
 800a9ba:	e059      	b.n	800aa70 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a9bc:	4b2f      	ldr	r3, [pc, #188]	; (800aa7c <USBD_SetConfig+0x150>)
 800a9be:	781b      	ldrb	r3, [r3, #0]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d112      	bne.n	800a9ea <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2202      	movs	r2, #2
 800a9c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a9cc:	4b2b      	ldr	r3, [pc, #172]	; (800aa7c <USBD_SetConfig+0x150>)
 800a9ce:	781b      	ldrb	r3, [r3, #0]
 800a9d0:	461a      	mov	r2, r3
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a9d6:	4b29      	ldr	r3, [pc, #164]	; (800aa7c <USBD_SetConfig+0x150>)
 800a9d8:	781b      	ldrb	r3, [r3, #0]
 800a9da:	4619      	mov	r1, r3
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f7fe ffd6 	bl	800998e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	f000 fa06 	bl	800adf4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a9e8:	e042      	b.n	800aa70 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a9ea:	4b24      	ldr	r3, [pc, #144]	; (800aa7c <USBD_SetConfig+0x150>)
 800a9ec:	781b      	ldrb	r3, [r3, #0]
 800a9ee:	461a      	mov	r2, r3
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	685b      	ldr	r3, [r3, #4]
 800a9f4:	429a      	cmp	r2, r3
 800a9f6:	d02a      	beq.n	800aa4e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	685b      	ldr	r3, [r3, #4]
 800a9fc:	b2db      	uxtb	r3, r3
 800a9fe:	4619      	mov	r1, r3
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f7fe ffc4 	bl	800998e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800aa06:	4b1d      	ldr	r3, [pc, #116]	; (800aa7c <USBD_SetConfig+0x150>)
 800aa08:	781b      	ldrb	r3, [r3, #0]
 800aa0a:	461a      	mov	r2, r3
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aa10:	4b1a      	ldr	r3, [pc, #104]	; (800aa7c <USBD_SetConfig+0x150>)
 800aa12:	781b      	ldrb	r3, [r3, #0]
 800aa14:	4619      	mov	r1, r3
 800aa16:	6878      	ldr	r0, [r7, #4]
 800aa18:	f7fe ff9d 	bl	8009956 <USBD_SetClassConfig>
 800aa1c:	4603      	mov	r3, r0
 800aa1e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800aa20:	7bfb      	ldrb	r3, [r7, #15]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d00f      	beq.n	800aa46 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800aa26:	6839      	ldr	r1, [r7, #0]
 800aa28:	6878      	ldr	r0, [r7, #4]
 800aa2a:	f000 f918 	bl	800ac5e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	685b      	ldr	r3, [r3, #4]
 800aa32:	b2db      	uxtb	r3, r3
 800aa34:	4619      	mov	r1, r3
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f7fe ffa9 	bl	800998e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2202      	movs	r2, #2
 800aa40:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800aa44:	e014      	b.n	800aa70 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f000 f9d4 	bl	800adf4 <USBD_CtlSendStatus>
      break;
 800aa4c:	e010      	b.n	800aa70 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	f000 f9d0 	bl	800adf4 <USBD_CtlSendStatus>
      break;
 800aa54:	e00c      	b.n	800aa70 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800aa56:	6839      	ldr	r1, [r7, #0]
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f000 f900 	bl	800ac5e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aa5e:	4b07      	ldr	r3, [pc, #28]	; (800aa7c <USBD_SetConfig+0x150>)
 800aa60:	781b      	ldrb	r3, [r3, #0]
 800aa62:	4619      	mov	r1, r3
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f7fe ff92 	bl	800998e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800aa6a:	2303      	movs	r3, #3
 800aa6c:	73fb      	strb	r3, [r7, #15]
      break;
 800aa6e:	bf00      	nop
  }

  return ret;
 800aa70:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	3710      	adds	r7, #16
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bd80      	pop	{r7, pc}
 800aa7a:	bf00      	nop
 800aa7c:	200005ac 	.word	0x200005ac

0800aa80 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b082      	sub	sp, #8
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
 800aa88:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	88db      	ldrh	r3, [r3, #6]
 800aa8e:	2b01      	cmp	r3, #1
 800aa90:	d004      	beq.n	800aa9c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800aa92:	6839      	ldr	r1, [r7, #0]
 800aa94:	6878      	ldr	r0, [r7, #4]
 800aa96:	f000 f8e2 	bl	800ac5e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800aa9a:	e023      	b.n	800aae4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aaa2:	b2db      	uxtb	r3, r3
 800aaa4:	2b02      	cmp	r3, #2
 800aaa6:	dc02      	bgt.n	800aaae <USBD_GetConfig+0x2e>
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	dc03      	bgt.n	800aab4 <USBD_GetConfig+0x34>
 800aaac:	e015      	b.n	800aada <USBD_GetConfig+0x5a>
 800aaae:	2b03      	cmp	r3, #3
 800aab0:	d00b      	beq.n	800aaca <USBD_GetConfig+0x4a>
 800aab2:	e012      	b.n	800aada <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2200      	movs	r2, #0
 800aab8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	3308      	adds	r3, #8
 800aabe:	2201      	movs	r2, #1
 800aac0:	4619      	mov	r1, r3
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f000 f93c 	bl	800ad40 <USBD_CtlSendData>
        break;
 800aac8:	e00c      	b.n	800aae4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	3304      	adds	r3, #4
 800aace:	2201      	movs	r2, #1
 800aad0:	4619      	mov	r1, r3
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	f000 f934 	bl	800ad40 <USBD_CtlSendData>
        break;
 800aad8:	e004      	b.n	800aae4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800aada:	6839      	ldr	r1, [r7, #0]
 800aadc:	6878      	ldr	r0, [r7, #4]
 800aade:	f000 f8be 	bl	800ac5e <USBD_CtlError>
        break;
 800aae2:	bf00      	nop
}
 800aae4:	bf00      	nop
 800aae6:	3708      	adds	r7, #8
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}

0800aaec <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b082      	sub	sp, #8
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aafc:	b2db      	uxtb	r3, r3
 800aafe:	3b01      	subs	r3, #1
 800ab00:	2b02      	cmp	r3, #2
 800ab02:	d81e      	bhi.n	800ab42 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ab04:	683b      	ldr	r3, [r7, #0]
 800ab06:	88db      	ldrh	r3, [r3, #6]
 800ab08:	2b02      	cmp	r3, #2
 800ab0a:	d004      	beq.n	800ab16 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ab0c:	6839      	ldr	r1, [r7, #0]
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 f8a5 	bl	800ac5e <USBD_CtlError>
        break;
 800ab14:	e01a      	b.n	800ab4c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	2201      	movs	r2, #1
 800ab1a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d005      	beq.n	800ab32 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	68db      	ldr	r3, [r3, #12]
 800ab2a:	f043 0202 	orr.w	r2, r3, #2
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	330c      	adds	r3, #12
 800ab36:	2202      	movs	r2, #2
 800ab38:	4619      	mov	r1, r3
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f000 f900 	bl	800ad40 <USBD_CtlSendData>
      break;
 800ab40:	e004      	b.n	800ab4c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ab42:	6839      	ldr	r1, [r7, #0]
 800ab44:	6878      	ldr	r0, [r7, #4]
 800ab46:	f000 f88a 	bl	800ac5e <USBD_CtlError>
      break;
 800ab4a:	bf00      	nop
  }
}
 800ab4c:	bf00      	nop
 800ab4e:	3708      	adds	r7, #8
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}

0800ab54 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b082      	sub	sp, #8
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
 800ab5c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	885b      	ldrh	r3, [r3, #2]
 800ab62:	2b01      	cmp	r3, #1
 800ab64:	d107      	bne.n	800ab76 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2201      	movs	r2, #1
 800ab6a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f000 f940 	bl	800adf4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ab74:	e013      	b.n	800ab9e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	885b      	ldrh	r3, [r3, #2]
 800ab7a:	2b02      	cmp	r3, #2
 800ab7c:	d10b      	bne.n	800ab96 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	889b      	ldrh	r3, [r3, #4]
 800ab82:	0a1b      	lsrs	r3, r3, #8
 800ab84:	b29b      	uxth	r3, r3
 800ab86:	b2da      	uxtb	r2, r3
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	f000 f930 	bl	800adf4 <USBD_CtlSendStatus>
}
 800ab94:	e003      	b.n	800ab9e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ab96:	6839      	ldr	r1, [r7, #0]
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f000 f860 	bl	800ac5e <USBD_CtlError>
}
 800ab9e:	bf00      	nop
 800aba0:	3708      	adds	r7, #8
 800aba2:	46bd      	mov	sp, r7
 800aba4:	bd80      	pop	{r7, pc}

0800aba6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aba6:	b580      	push	{r7, lr}
 800aba8:	b082      	sub	sp, #8
 800abaa:	af00      	add	r7, sp, #0
 800abac:	6078      	str	r0, [r7, #4]
 800abae:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800abb6:	b2db      	uxtb	r3, r3
 800abb8:	3b01      	subs	r3, #1
 800abba:	2b02      	cmp	r3, #2
 800abbc:	d80b      	bhi.n	800abd6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800abbe:	683b      	ldr	r3, [r7, #0]
 800abc0:	885b      	ldrh	r3, [r3, #2]
 800abc2:	2b01      	cmp	r3, #1
 800abc4:	d10c      	bne.n	800abe0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2200      	movs	r2, #0
 800abca:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f000 f910 	bl	800adf4 <USBD_CtlSendStatus>
      }
      break;
 800abd4:	e004      	b.n	800abe0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800abd6:	6839      	ldr	r1, [r7, #0]
 800abd8:	6878      	ldr	r0, [r7, #4]
 800abda:	f000 f840 	bl	800ac5e <USBD_CtlError>
      break;
 800abde:	e000      	b.n	800abe2 <USBD_ClrFeature+0x3c>
      break;
 800abe0:	bf00      	nop
  }
}
 800abe2:	bf00      	nop
 800abe4:	3708      	adds	r7, #8
 800abe6:	46bd      	mov	sp, r7
 800abe8:	bd80      	pop	{r7, pc}

0800abea <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800abea:	b580      	push	{r7, lr}
 800abec:	b084      	sub	sp, #16
 800abee:	af00      	add	r7, sp, #0
 800abf0:	6078      	str	r0, [r7, #4]
 800abf2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	781a      	ldrb	r2, [r3, #0]
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	3301      	adds	r3, #1
 800ac04:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	781a      	ldrb	r2, [r3, #0]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	3301      	adds	r3, #1
 800ac12:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ac14:	68f8      	ldr	r0, [r7, #12]
 800ac16:	f7ff fa41 	bl	800a09c <SWAPBYTE>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	461a      	mov	r2, r3
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	3301      	adds	r3, #1
 800ac26:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	3301      	adds	r3, #1
 800ac2c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ac2e:	68f8      	ldr	r0, [r7, #12]
 800ac30:	f7ff fa34 	bl	800a09c <SWAPBYTE>
 800ac34:	4603      	mov	r3, r0
 800ac36:	461a      	mov	r2, r3
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	3301      	adds	r3, #1
 800ac40:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	3301      	adds	r3, #1
 800ac46:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ac48:	68f8      	ldr	r0, [r7, #12]
 800ac4a:	f7ff fa27 	bl	800a09c <SWAPBYTE>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	461a      	mov	r2, r3
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	80da      	strh	r2, [r3, #6]
}
 800ac56:	bf00      	nop
 800ac58:	3710      	adds	r7, #16
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	bd80      	pop	{r7, pc}

0800ac5e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac5e:	b580      	push	{r7, lr}
 800ac60:	b082      	sub	sp, #8
 800ac62:	af00      	add	r7, sp, #0
 800ac64:	6078      	str	r0, [r7, #4]
 800ac66:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ac68:	2180      	movs	r1, #128	; 0x80
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f000 fce0 	bl	800b630 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ac70:	2100      	movs	r1, #0
 800ac72:	6878      	ldr	r0, [r7, #4]
 800ac74:	f000 fcdc 	bl	800b630 <USBD_LL_StallEP>
}
 800ac78:	bf00      	nop
 800ac7a:	3708      	adds	r7, #8
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}

0800ac80 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b086      	sub	sp, #24
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	60f8      	str	r0, [r7, #12]
 800ac88:	60b9      	str	r1, [r7, #8]
 800ac8a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d036      	beq.n	800ad04 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ac9a:	6938      	ldr	r0, [r7, #16]
 800ac9c:	f000 f836 	bl	800ad0c <USBD_GetLen>
 800aca0:	4603      	mov	r3, r0
 800aca2:	3301      	adds	r3, #1
 800aca4:	b29b      	uxth	r3, r3
 800aca6:	005b      	lsls	r3, r3, #1
 800aca8:	b29a      	uxth	r2, r3
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800acae:	7dfb      	ldrb	r3, [r7, #23]
 800acb0:	68ba      	ldr	r2, [r7, #8]
 800acb2:	4413      	add	r3, r2
 800acb4:	687a      	ldr	r2, [r7, #4]
 800acb6:	7812      	ldrb	r2, [r2, #0]
 800acb8:	701a      	strb	r2, [r3, #0]
  idx++;
 800acba:	7dfb      	ldrb	r3, [r7, #23]
 800acbc:	3301      	adds	r3, #1
 800acbe:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800acc0:	7dfb      	ldrb	r3, [r7, #23]
 800acc2:	68ba      	ldr	r2, [r7, #8]
 800acc4:	4413      	add	r3, r2
 800acc6:	2203      	movs	r2, #3
 800acc8:	701a      	strb	r2, [r3, #0]
  idx++;
 800acca:	7dfb      	ldrb	r3, [r7, #23]
 800accc:	3301      	adds	r3, #1
 800acce:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800acd0:	e013      	b.n	800acfa <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800acd2:	7dfb      	ldrb	r3, [r7, #23]
 800acd4:	68ba      	ldr	r2, [r7, #8]
 800acd6:	4413      	add	r3, r2
 800acd8:	693a      	ldr	r2, [r7, #16]
 800acda:	7812      	ldrb	r2, [r2, #0]
 800acdc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800acde:	693b      	ldr	r3, [r7, #16]
 800ace0:	3301      	adds	r3, #1
 800ace2:	613b      	str	r3, [r7, #16]
    idx++;
 800ace4:	7dfb      	ldrb	r3, [r7, #23]
 800ace6:	3301      	adds	r3, #1
 800ace8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800acea:	7dfb      	ldrb	r3, [r7, #23]
 800acec:	68ba      	ldr	r2, [r7, #8]
 800acee:	4413      	add	r3, r2
 800acf0:	2200      	movs	r2, #0
 800acf2:	701a      	strb	r2, [r3, #0]
    idx++;
 800acf4:	7dfb      	ldrb	r3, [r7, #23]
 800acf6:	3301      	adds	r3, #1
 800acf8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800acfa:	693b      	ldr	r3, [r7, #16]
 800acfc:	781b      	ldrb	r3, [r3, #0]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d1e7      	bne.n	800acd2 <USBD_GetString+0x52>
 800ad02:	e000      	b.n	800ad06 <USBD_GetString+0x86>
    return;
 800ad04:	bf00      	nop
  }
}
 800ad06:	3718      	adds	r7, #24
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	bd80      	pop	{r7, pc}

0800ad0c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b085      	sub	sp, #20
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ad14:	2300      	movs	r3, #0
 800ad16:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ad1c:	e005      	b.n	800ad2a <USBD_GetLen+0x1e>
  {
    len++;
 800ad1e:	7bfb      	ldrb	r3, [r7, #15]
 800ad20:	3301      	adds	r3, #1
 800ad22:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	3301      	adds	r3, #1
 800ad28:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ad2a:	68bb      	ldr	r3, [r7, #8]
 800ad2c:	781b      	ldrb	r3, [r3, #0]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d1f5      	bne.n	800ad1e <USBD_GetLen+0x12>
  }

  return len;
 800ad32:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3714      	adds	r7, #20
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3e:	4770      	bx	lr

0800ad40 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b084      	sub	sp, #16
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	60f8      	str	r0, [r7, #12]
 800ad48:	60b9      	str	r1, [r7, #8]
 800ad4a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	2202      	movs	r2, #2
 800ad50:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	687a      	ldr	r2, [r7, #4]
 800ad58:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	687a      	ldr	r2, [r7, #4]
 800ad5e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	68ba      	ldr	r2, [r7, #8]
 800ad64:	2100      	movs	r1, #0
 800ad66:	68f8      	ldr	r0, [r7, #12]
 800ad68:	f000 fceb 	bl	800b742 <USBD_LL_Transmit>

  return USBD_OK;
 800ad6c:	2300      	movs	r3, #0
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3710      	adds	r7, #16
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}

0800ad76 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ad76:	b580      	push	{r7, lr}
 800ad78:	b084      	sub	sp, #16
 800ad7a:	af00      	add	r7, sp, #0
 800ad7c:	60f8      	str	r0, [r7, #12]
 800ad7e:	60b9      	str	r1, [r7, #8]
 800ad80:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	68ba      	ldr	r2, [r7, #8]
 800ad86:	2100      	movs	r1, #0
 800ad88:	68f8      	ldr	r0, [r7, #12]
 800ad8a:	f000 fcda 	bl	800b742 <USBD_LL_Transmit>

  return USBD_OK;
 800ad8e:	2300      	movs	r3, #0
}
 800ad90:	4618      	mov	r0, r3
 800ad92:	3710      	adds	r7, #16
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bd80      	pop	{r7, pc}

0800ad98 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b084      	sub	sp, #16
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	60f8      	str	r0, [r7, #12]
 800ada0:	60b9      	str	r1, [r7, #8]
 800ada2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	2203      	movs	r2, #3
 800ada8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	687a      	ldr	r2, [r7, #4]
 800adb0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	687a      	ldr	r2, [r7, #4]
 800adb8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	68ba      	ldr	r2, [r7, #8]
 800adc0:	2100      	movs	r1, #0
 800adc2:	68f8      	ldr	r0, [r7, #12]
 800adc4:	f000 fcde 	bl	800b784 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800adc8:	2300      	movs	r3, #0
}
 800adca:	4618      	mov	r0, r3
 800adcc:	3710      	adds	r7, #16
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}

0800add2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800add2:	b580      	push	{r7, lr}
 800add4:	b084      	sub	sp, #16
 800add6:	af00      	add	r7, sp, #0
 800add8:	60f8      	str	r0, [r7, #12]
 800adda:	60b9      	str	r1, [r7, #8]
 800addc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	68ba      	ldr	r2, [r7, #8]
 800ade2:	2100      	movs	r1, #0
 800ade4:	68f8      	ldr	r0, [r7, #12]
 800ade6:	f000 fccd 	bl	800b784 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800adea:	2300      	movs	r3, #0
}
 800adec:	4618      	mov	r0, r3
 800adee:	3710      	adds	r7, #16
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}

0800adf4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b082      	sub	sp, #8
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2204      	movs	r2, #4
 800ae00:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ae04:	2300      	movs	r3, #0
 800ae06:	2200      	movs	r2, #0
 800ae08:	2100      	movs	r1, #0
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f000 fc99 	bl	800b742 <USBD_LL_Transmit>

  return USBD_OK;
 800ae10:	2300      	movs	r3, #0
}
 800ae12:	4618      	mov	r0, r3
 800ae14:	3708      	adds	r7, #8
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}

0800ae1a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ae1a:	b580      	push	{r7, lr}
 800ae1c:	b082      	sub	sp, #8
 800ae1e:	af00      	add	r7, sp, #0
 800ae20:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	2205      	movs	r2, #5
 800ae26:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	2100      	movs	r1, #0
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f000 fca7 	bl	800b784 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae36:	2300      	movs	r3, #0
}
 800ae38:	4618      	mov	r0, r3
 800ae3a:	3708      	adds	r7, #8
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	bd80      	pop	{r7, pc}

0800ae40 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ae44:	2200      	movs	r2, #0
 800ae46:	4912      	ldr	r1, [pc, #72]	; (800ae90 <MX_USB_DEVICE_Init+0x50>)
 800ae48:	4812      	ldr	r0, [pc, #72]	; (800ae94 <MX_USB_DEVICE_Init+0x54>)
 800ae4a:	f7fe fd07 	bl	800985c <USBD_Init>
 800ae4e:	4603      	mov	r3, r0
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d001      	beq.n	800ae58 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ae54:	f7f6 ffa8 	bl	8001da8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ae58:	490f      	ldr	r1, [pc, #60]	; (800ae98 <MX_USB_DEVICE_Init+0x58>)
 800ae5a:	480e      	ldr	r0, [pc, #56]	; (800ae94 <MX_USB_DEVICE_Init+0x54>)
 800ae5c:	f7fe fd2e 	bl	80098bc <USBD_RegisterClass>
 800ae60:	4603      	mov	r3, r0
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d001      	beq.n	800ae6a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ae66:	f7f6 ff9f 	bl	8001da8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ae6a:	490c      	ldr	r1, [pc, #48]	; (800ae9c <MX_USB_DEVICE_Init+0x5c>)
 800ae6c:	4809      	ldr	r0, [pc, #36]	; (800ae94 <MX_USB_DEVICE_Init+0x54>)
 800ae6e:	f7fe fc1f 	bl	80096b0 <USBD_CDC_RegisterInterface>
 800ae72:	4603      	mov	r3, r0
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d001      	beq.n	800ae7c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ae78:	f7f6 ff96 	bl	8001da8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ae7c:	4805      	ldr	r0, [pc, #20]	; (800ae94 <MX_USB_DEVICE_Init+0x54>)
 800ae7e:	f7fe fd53 	bl	8009928 <USBD_Start>
 800ae82:	4603      	mov	r3, r0
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d001      	beq.n	800ae8c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ae88:	f7f6 ff8e 	bl	8001da8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ae8c:	bf00      	nop
 800ae8e:	bd80      	pop	{r7, pc}
 800ae90:	200000b4 	.word	0x200000b4
 800ae94:	200005b0 	.word	0x200005b0
 800ae98:	20000020 	.word	0x20000020
 800ae9c:	200000a0 	.word	0x200000a0

0800aea0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aea4:	2200      	movs	r2, #0
 800aea6:	4905      	ldr	r1, [pc, #20]	; (800aebc <CDC_Init_FS+0x1c>)
 800aea8:	4805      	ldr	r0, [pc, #20]	; (800aec0 <CDC_Init_FS+0x20>)
 800aeaa:	f7fe fc1b 	bl	80096e4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aeae:	4905      	ldr	r1, [pc, #20]	; (800aec4 <CDC_Init_FS+0x24>)
 800aeb0:	4803      	ldr	r0, [pc, #12]	; (800aec0 <CDC_Init_FS+0x20>)
 800aeb2:	f7fe fc39 	bl	8009728 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800aeb6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	bd80      	pop	{r7, pc}
 800aebc:	2000108c 	.word	0x2000108c
 800aec0:	200005b0 	.word	0x200005b0
 800aec4:	2000088c 	.word	0x2000088c

0800aec8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aec8:	b480      	push	{r7}
 800aeca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800aecc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800aece:	4618      	mov	r0, r3
 800aed0:	46bd      	mov	sp, r7
 800aed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed6:	4770      	bx	lr

0800aed8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800aed8:	b480      	push	{r7}
 800aeda:	b083      	sub	sp, #12
 800aedc:	af00      	add	r7, sp, #0
 800aede:	4603      	mov	r3, r0
 800aee0:	6039      	str	r1, [r7, #0]
 800aee2:	71fb      	strb	r3, [r7, #7]
 800aee4:	4613      	mov	r3, r2
 800aee6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800aee8:	79fb      	ldrb	r3, [r7, #7]
 800aeea:	2b23      	cmp	r3, #35	; 0x23
 800aeec:	d84a      	bhi.n	800af84 <CDC_Control_FS+0xac>
 800aeee:	a201      	add	r2, pc, #4	; (adr r2, 800aef4 <CDC_Control_FS+0x1c>)
 800aef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aef4:	0800af85 	.word	0x0800af85
 800aef8:	0800af85 	.word	0x0800af85
 800aefc:	0800af85 	.word	0x0800af85
 800af00:	0800af85 	.word	0x0800af85
 800af04:	0800af85 	.word	0x0800af85
 800af08:	0800af85 	.word	0x0800af85
 800af0c:	0800af85 	.word	0x0800af85
 800af10:	0800af85 	.word	0x0800af85
 800af14:	0800af85 	.word	0x0800af85
 800af18:	0800af85 	.word	0x0800af85
 800af1c:	0800af85 	.word	0x0800af85
 800af20:	0800af85 	.word	0x0800af85
 800af24:	0800af85 	.word	0x0800af85
 800af28:	0800af85 	.word	0x0800af85
 800af2c:	0800af85 	.word	0x0800af85
 800af30:	0800af85 	.word	0x0800af85
 800af34:	0800af85 	.word	0x0800af85
 800af38:	0800af85 	.word	0x0800af85
 800af3c:	0800af85 	.word	0x0800af85
 800af40:	0800af85 	.word	0x0800af85
 800af44:	0800af85 	.word	0x0800af85
 800af48:	0800af85 	.word	0x0800af85
 800af4c:	0800af85 	.word	0x0800af85
 800af50:	0800af85 	.word	0x0800af85
 800af54:	0800af85 	.word	0x0800af85
 800af58:	0800af85 	.word	0x0800af85
 800af5c:	0800af85 	.word	0x0800af85
 800af60:	0800af85 	.word	0x0800af85
 800af64:	0800af85 	.word	0x0800af85
 800af68:	0800af85 	.word	0x0800af85
 800af6c:	0800af85 	.word	0x0800af85
 800af70:	0800af85 	.word	0x0800af85
 800af74:	0800af85 	.word	0x0800af85
 800af78:	0800af85 	.word	0x0800af85
 800af7c:	0800af85 	.word	0x0800af85
 800af80:	0800af85 	.word	0x0800af85
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800af84:	bf00      	nop
  }

  return (USBD_OK);
 800af86:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800af88:	4618      	mov	r0, r3
 800af8a:	370c      	adds	r7, #12
 800af8c:	46bd      	mov	sp, r7
 800af8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af92:	4770      	bx	lr

0800af94 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b082      	sub	sp, #8
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
 800af9c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800af9e:	6879      	ldr	r1, [r7, #4]
 800afa0:	4805      	ldr	r0, [pc, #20]	; (800afb8 <CDC_Receive_FS+0x24>)
 800afa2:	f7fe fbc1 	bl	8009728 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800afa6:	4804      	ldr	r0, [pc, #16]	; (800afb8 <CDC_Receive_FS+0x24>)
 800afa8:	f7fe fc22 	bl	80097f0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800afac:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800afae:	4618      	mov	r0, r3
 800afb0:	3708      	adds	r7, #8
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bd80      	pop	{r7, pc}
 800afb6:	bf00      	nop
 800afb8:	200005b0 	.word	0x200005b0

0800afbc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b084      	sub	sp, #16
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
 800afc4:	460b      	mov	r3, r1
 800afc6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800afc8:	2300      	movs	r3, #0
 800afca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800afcc:	4b0d      	ldr	r3, [pc, #52]	; (800b004 <CDC_Transmit_FS+0x48>)
 800afce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800afd2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d001      	beq.n	800afe2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800afde:	2301      	movs	r3, #1
 800afe0:	e00b      	b.n	800affa <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800afe2:	887b      	ldrh	r3, [r7, #2]
 800afe4:	461a      	mov	r2, r3
 800afe6:	6879      	ldr	r1, [r7, #4]
 800afe8:	4806      	ldr	r0, [pc, #24]	; (800b004 <CDC_Transmit_FS+0x48>)
 800afea:	f7fe fb7b 	bl	80096e4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800afee:	4805      	ldr	r0, [pc, #20]	; (800b004 <CDC_Transmit_FS+0x48>)
 800aff0:	f7fe fbb8 	bl	8009764 <USBD_CDC_TransmitPacket>
 800aff4:	4603      	mov	r3, r0
 800aff6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800aff8:	7bfb      	ldrb	r3, [r7, #15]
}
 800affa:	4618      	mov	r0, r3
 800affc:	3710      	adds	r7, #16
 800affe:	46bd      	mov	sp, r7
 800b000:	bd80      	pop	{r7, pc}
 800b002:	bf00      	nop
 800b004:	200005b0 	.word	0x200005b0

0800b008 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b008:	b480      	push	{r7}
 800b00a:	b087      	sub	sp, #28
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	60f8      	str	r0, [r7, #12]
 800b010:	60b9      	str	r1, [r7, #8]
 800b012:	4613      	mov	r3, r2
 800b014:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b016:	2300      	movs	r3, #0
 800b018:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b01a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b01e:	4618      	mov	r0, r3
 800b020:	371c      	adds	r7, #28
 800b022:	46bd      	mov	sp, r7
 800b024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b028:	4770      	bx	lr
	...

0800b02c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b02c:	b480      	push	{r7}
 800b02e:	b083      	sub	sp, #12
 800b030:	af00      	add	r7, sp, #0
 800b032:	4603      	mov	r3, r0
 800b034:	6039      	str	r1, [r7, #0]
 800b036:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	2212      	movs	r2, #18
 800b03c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b03e:	4b03      	ldr	r3, [pc, #12]	; (800b04c <USBD_FS_DeviceDescriptor+0x20>)
}
 800b040:	4618      	mov	r0, r3
 800b042:	370c      	adds	r7, #12
 800b044:	46bd      	mov	sp, r7
 800b046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04a:	4770      	bx	lr
 800b04c:	200000d0 	.word	0x200000d0

0800b050 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b050:	b480      	push	{r7}
 800b052:	b083      	sub	sp, #12
 800b054:	af00      	add	r7, sp, #0
 800b056:	4603      	mov	r3, r0
 800b058:	6039      	str	r1, [r7, #0]
 800b05a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	2204      	movs	r2, #4
 800b060:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b062:	4b03      	ldr	r3, [pc, #12]	; (800b070 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b064:	4618      	mov	r0, r3
 800b066:	370c      	adds	r7, #12
 800b068:	46bd      	mov	sp, r7
 800b06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06e:	4770      	bx	lr
 800b070:	200000e4 	.word	0x200000e4

0800b074 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b082      	sub	sp, #8
 800b078:	af00      	add	r7, sp, #0
 800b07a:	4603      	mov	r3, r0
 800b07c:	6039      	str	r1, [r7, #0]
 800b07e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b080:	79fb      	ldrb	r3, [r7, #7]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d105      	bne.n	800b092 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b086:	683a      	ldr	r2, [r7, #0]
 800b088:	4907      	ldr	r1, [pc, #28]	; (800b0a8 <USBD_FS_ProductStrDescriptor+0x34>)
 800b08a:	4808      	ldr	r0, [pc, #32]	; (800b0ac <USBD_FS_ProductStrDescriptor+0x38>)
 800b08c:	f7ff fdf8 	bl	800ac80 <USBD_GetString>
 800b090:	e004      	b.n	800b09c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b092:	683a      	ldr	r2, [r7, #0]
 800b094:	4904      	ldr	r1, [pc, #16]	; (800b0a8 <USBD_FS_ProductStrDescriptor+0x34>)
 800b096:	4805      	ldr	r0, [pc, #20]	; (800b0ac <USBD_FS_ProductStrDescriptor+0x38>)
 800b098:	f7ff fdf2 	bl	800ac80 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b09c:	4b02      	ldr	r3, [pc, #8]	; (800b0a8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b09e:	4618      	mov	r0, r3
 800b0a0:	3708      	adds	r7, #8
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	bd80      	pop	{r7, pc}
 800b0a6:	bf00      	nop
 800b0a8:	2000188c 	.word	0x2000188c
 800b0ac:	0800f454 	.word	0x0800f454

0800b0b0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b082      	sub	sp, #8
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	6039      	str	r1, [r7, #0]
 800b0ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b0bc:	683a      	ldr	r2, [r7, #0]
 800b0be:	4904      	ldr	r1, [pc, #16]	; (800b0d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b0c0:	4804      	ldr	r0, [pc, #16]	; (800b0d4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b0c2:	f7ff fddd 	bl	800ac80 <USBD_GetString>
  return USBD_StrDesc;
 800b0c6:	4b02      	ldr	r3, [pc, #8]	; (800b0d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	3708      	adds	r7, #8
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}
 800b0d0:	2000188c 	.word	0x2000188c
 800b0d4:	0800f46c 	.word	0x0800f46c

0800b0d8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b082      	sub	sp, #8
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	4603      	mov	r3, r0
 800b0e0:	6039      	str	r1, [r7, #0]
 800b0e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	221a      	movs	r2, #26
 800b0e8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b0ea:	f000 f843 	bl	800b174 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b0ee:	4b02      	ldr	r3, [pc, #8]	; (800b0f8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	3708      	adds	r7, #8
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	bd80      	pop	{r7, pc}
 800b0f8:	200000e8 	.word	0x200000e8

0800b0fc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b082      	sub	sp, #8
 800b100:	af00      	add	r7, sp, #0
 800b102:	4603      	mov	r3, r0
 800b104:	6039      	str	r1, [r7, #0]
 800b106:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b108:	79fb      	ldrb	r3, [r7, #7]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d105      	bne.n	800b11a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b10e:	683a      	ldr	r2, [r7, #0]
 800b110:	4907      	ldr	r1, [pc, #28]	; (800b130 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b112:	4808      	ldr	r0, [pc, #32]	; (800b134 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b114:	f7ff fdb4 	bl	800ac80 <USBD_GetString>
 800b118:	e004      	b.n	800b124 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b11a:	683a      	ldr	r2, [r7, #0]
 800b11c:	4904      	ldr	r1, [pc, #16]	; (800b130 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b11e:	4805      	ldr	r0, [pc, #20]	; (800b134 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b120:	f7ff fdae 	bl	800ac80 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b124:	4b02      	ldr	r3, [pc, #8]	; (800b130 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b126:	4618      	mov	r0, r3
 800b128:	3708      	adds	r7, #8
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
 800b12e:	bf00      	nop
 800b130:	2000188c 	.word	0x2000188c
 800b134:	0800f480 	.word	0x0800f480

0800b138 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b082      	sub	sp, #8
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	4603      	mov	r3, r0
 800b140:	6039      	str	r1, [r7, #0]
 800b142:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b144:	79fb      	ldrb	r3, [r7, #7]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d105      	bne.n	800b156 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b14a:	683a      	ldr	r2, [r7, #0]
 800b14c:	4907      	ldr	r1, [pc, #28]	; (800b16c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b14e:	4808      	ldr	r0, [pc, #32]	; (800b170 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b150:	f7ff fd96 	bl	800ac80 <USBD_GetString>
 800b154:	e004      	b.n	800b160 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b156:	683a      	ldr	r2, [r7, #0]
 800b158:	4904      	ldr	r1, [pc, #16]	; (800b16c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b15a:	4805      	ldr	r0, [pc, #20]	; (800b170 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b15c:	f7ff fd90 	bl	800ac80 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b160:	4b02      	ldr	r3, [pc, #8]	; (800b16c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b162:	4618      	mov	r0, r3
 800b164:	3708      	adds	r7, #8
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}
 800b16a:	bf00      	nop
 800b16c:	2000188c 	.word	0x2000188c
 800b170:	0800f48c 	.word	0x0800f48c

0800b174 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b084      	sub	sp, #16
 800b178:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b17a:	4b0f      	ldr	r3, [pc, #60]	; (800b1b8 <Get_SerialNum+0x44>)
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b180:	4b0e      	ldr	r3, [pc, #56]	; (800b1bc <Get_SerialNum+0x48>)
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b186:	4b0e      	ldr	r3, [pc, #56]	; (800b1c0 <Get_SerialNum+0x4c>)
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b18c:	68fa      	ldr	r2, [r7, #12]
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	4413      	add	r3, r2
 800b192:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d009      	beq.n	800b1ae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b19a:	2208      	movs	r2, #8
 800b19c:	4909      	ldr	r1, [pc, #36]	; (800b1c4 <Get_SerialNum+0x50>)
 800b19e:	68f8      	ldr	r0, [r7, #12]
 800b1a0:	f000 f814 	bl	800b1cc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b1a4:	2204      	movs	r2, #4
 800b1a6:	4908      	ldr	r1, [pc, #32]	; (800b1c8 <Get_SerialNum+0x54>)
 800b1a8:	68b8      	ldr	r0, [r7, #8]
 800b1aa:	f000 f80f 	bl	800b1cc <IntToUnicode>
  }
}
 800b1ae:	bf00      	nop
 800b1b0:	3710      	adds	r7, #16
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}
 800b1b6:	bf00      	nop
 800b1b8:	1fff7a10 	.word	0x1fff7a10
 800b1bc:	1fff7a14 	.word	0x1fff7a14
 800b1c0:	1fff7a18 	.word	0x1fff7a18
 800b1c4:	200000ea 	.word	0x200000ea
 800b1c8:	200000fa 	.word	0x200000fa

0800b1cc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b1cc:	b480      	push	{r7}
 800b1ce:	b087      	sub	sp, #28
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	60f8      	str	r0, [r7, #12]
 800b1d4:	60b9      	str	r1, [r7, #8]
 800b1d6:	4613      	mov	r3, r2
 800b1d8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b1de:	2300      	movs	r3, #0
 800b1e0:	75fb      	strb	r3, [r7, #23]
 800b1e2:	e027      	b.n	800b234 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	0f1b      	lsrs	r3, r3, #28
 800b1e8:	2b09      	cmp	r3, #9
 800b1ea:	d80b      	bhi.n	800b204 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	0f1b      	lsrs	r3, r3, #28
 800b1f0:	b2da      	uxtb	r2, r3
 800b1f2:	7dfb      	ldrb	r3, [r7, #23]
 800b1f4:	005b      	lsls	r3, r3, #1
 800b1f6:	4619      	mov	r1, r3
 800b1f8:	68bb      	ldr	r3, [r7, #8]
 800b1fa:	440b      	add	r3, r1
 800b1fc:	3230      	adds	r2, #48	; 0x30
 800b1fe:	b2d2      	uxtb	r2, r2
 800b200:	701a      	strb	r2, [r3, #0]
 800b202:	e00a      	b.n	800b21a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	0f1b      	lsrs	r3, r3, #28
 800b208:	b2da      	uxtb	r2, r3
 800b20a:	7dfb      	ldrb	r3, [r7, #23]
 800b20c:	005b      	lsls	r3, r3, #1
 800b20e:	4619      	mov	r1, r3
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	440b      	add	r3, r1
 800b214:	3237      	adds	r2, #55	; 0x37
 800b216:	b2d2      	uxtb	r2, r2
 800b218:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	011b      	lsls	r3, r3, #4
 800b21e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b220:	7dfb      	ldrb	r3, [r7, #23]
 800b222:	005b      	lsls	r3, r3, #1
 800b224:	3301      	adds	r3, #1
 800b226:	68ba      	ldr	r2, [r7, #8]
 800b228:	4413      	add	r3, r2
 800b22a:	2200      	movs	r2, #0
 800b22c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b22e:	7dfb      	ldrb	r3, [r7, #23]
 800b230:	3301      	adds	r3, #1
 800b232:	75fb      	strb	r3, [r7, #23]
 800b234:	7dfa      	ldrb	r2, [r7, #23]
 800b236:	79fb      	ldrb	r3, [r7, #7]
 800b238:	429a      	cmp	r2, r3
 800b23a:	d3d3      	bcc.n	800b1e4 <IntToUnicode+0x18>
  }
}
 800b23c:	bf00      	nop
 800b23e:	bf00      	nop
 800b240:	371c      	adds	r7, #28
 800b242:	46bd      	mov	sp, r7
 800b244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b248:	4770      	bx	lr
	...

0800b24c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b08a      	sub	sp, #40	; 0x28
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b254:	f107 0314 	add.w	r3, r7, #20
 800b258:	2200      	movs	r2, #0
 800b25a:	601a      	str	r2, [r3, #0]
 800b25c:	605a      	str	r2, [r3, #4]
 800b25e:	609a      	str	r2, [r3, #8]
 800b260:	60da      	str	r2, [r3, #12]
 800b262:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b26c:	d13a      	bne.n	800b2e4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b26e:	2300      	movs	r3, #0
 800b270:	613b      	str	r3, [r7, #16]
 800b272:	4b1e      	ldr	r3, [pc, #120]	; (800b2ec <HAL_PCD_MspInit+0xa0>)
 800b274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b276:	4a1d      	ldr	r2, [pc, #116]	; (800b2ec <HAL_PCD_MspInit+0xa0>)
 800b278:	f043 0301 	orr.w	r3, r3, #1
 800b27c:	6313      	str	r3, [r2, #48]	; 0x30
 800b27e:	4b1b      	ldr	r3, [pc, #108]	; (800b2ec <HAL_PCD_MspInit+0xa0>)
 800b280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b282:	f003 0301 	and.w	r3, r3, #1
 800b286:	613b      	str	r3, [r7, #16]
 800b288:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b28a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b28e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b290:	2302      	movs	r3, #2
 800b292:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b294:	2300      	movs	r3, #0
 800b296:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b298:	2303      	movs	r3, #3
 800b29a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b29c:	230a      	movs	r3, #10
 800b29e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b2a0:	f107 0314 	add.w	r3, r7, #20
 800b2a4:	4619      	mov	r1, r3
 800b2a6:	4812      	ldr	r0, [pc, #72]	; (800b2f0 <HAL_PCD_MspInit+0xa4>)
 800b2a8:	f7f7 fad6 	bl	8002858 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b2ac:	4b0f      	ldr	r3, [pc, #60]	; (800b2ec <HAL_PCD_MspInit+0xa0>)
 800b2ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2b0:	4a0e      	ldr	r2, [pc, #56]	; (800b2ec <HAL_PCD_MspInit+0xa0>)
 800b2b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2b6:	6353      	str	r3, [r2, #52]	; 0x34
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	60fb      	str	r3, [r7, #12]
 800b2bc:	4b0b      	ldr	r3, [pc, #44]	; (800b2ec <HAL_PCD_MspInit+0xa0>)
 800b2be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b2c0:	4a0a      	ldr	r2, [pc, #40]	; (800b2ec <HAL_PCD_MspInit+0xa0>)
 800b2c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b2c6:	6453      	str	r3, [r2, #68]	; 0x44
 800b2c8:	4b08      	ldr	r3, [pc, #32]	; (800b2ec <HAL_PCD_MspInit+0xa0>)
 800b2ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b2cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b2d0:	60fb      	str	r3, [r7, #12]
 800b2d2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	2100      	movs	r1, #0
 800b2d8:	2043      	movs	r0, #67	; 0x43
 800b2da:	f7f7 fa86 	bl	80027ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b2de:	2043      	movs	r0, #67	; 0x43
 800b2e0:	f7f7 fa9f 	bl	8002822 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b2e4:	bf00      	nop
 800b2e6:	3728      	adds	r7, #40	; 0x28
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	bd80      	pop	{r7, pc}
 800b2ec:	40023800 	.word	0x40023800
 800b2f0:	40020000 	.word	0x40020000

0800b2f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b082      	sub	sp, #8
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800b308:	4619      	mov	r1, r3
 800b30a:	4610      	mov	r0, r2
 800b30c:	f7fe fb59 	bl	80099c2 <USBD_LL_SetupStage>
}
 800b310:	bf00      	nop
 800b312:	3708      	adds	r7, #8
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}

0800b318 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b082      	sub	sp, #8
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
 800b320:	460b      	mov	r3, r1
 800b322:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800b32a:	78fa      	ldrb	r2, [r7, #3]
 800b32c:	6879      	ldr	r1, [r7, #4]
 800b32e:	4613      	mov	r3, r2
 800b330:	00db      	lsls	r3, r3, #3
 800b332:	4413      	add	r3, r2
 800b334:	009b      	lsls	r3, r3, #2
 800b336:	440b      	add	r3, r1
 800b338:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800b33c:	681a      	ldr	r2, [r3, #0]
 800b33e:	78fb      	ldrb	r3, [r7, #3]
 800b340:	4619      	mov	r1, r3
 800b342:	f7fe fb93 	bl	8009a6c <USBD_LL_DataOutStage>
}
 800b346:	bf00      	nop
 800b348:	3708      	adds	r7, #8
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd80      	pop	{r7, pc}

0800b34e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b34e:	b580      	push	{r7, lr}
 800b350:	b082      	sub	sp, #8
 800b352:	af00      	add	r7, sp, #0
 800b354:	6078      	str	r0, [r7, #4]
 800b356:	460b      	mov	r3, r1
 800b358:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800b360:	78fa      	ldrb	r2, [r7, #3]
 800b362:	6879      	ldr	r1, [r7, #4]
 800b364:	4613      	mov	r3, r2
 800b366:	00db      	lsls	r3, r3, #3
 800b368:	4413      	add	r3, r2
 800b36a:	009b      	lsls	r3, r3, #2
 800b36c:	440b      	add	r3, r1
 800b36e:	334c      	adds	r3, #76	; 0x4c
 800b370:	681a      	ldr	r2, [r3, #0]
 800b372:	78fb      	ldrb	r3, [r7, #3]
 800b374:	4619      	mov	r1, r3
 800b376:	f7fe fc2c 	bl	8009bd2 <USBD_LL_DataInStage>
}
 800b37a:	bf00      	nop
 800b37c:	3708      	adds	r7, #8
 800b37e:	46bd      	mov	sp, r7
 800b380:	bd80      	pop	{r7, pc}

0800b382 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b382:	b580      	push	{r7, lr}
 800b384:	b082      	sub	sp, #8
 800b386:	af00      	add	r7, sp, #0
 800b388:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b390:	4618      	mov	r0, r3
 800b392:	f7fe fd60 	bl	8009e56 <USBD_LL_SOF>
}
 800b396:	bf00      	nop
 800b398:	3708      	adds	r7, #8
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bd80      	pop	{r7, pc}

0800b39e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b39e:	b580      	push	{r7, lr}
 800b3a0:	b084      	sub	sp, #16
 800b3a2:	af00      	add	r7, sp, #0
 800b3a4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	68db      	ldr	r3, [r3, #12]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d102      	bne.n	800b3b8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	73fb      	strb	r3, [r7, #15]
 800b3b6:	e008      	b.n	800b3ca <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	68db      	ldr	r3, [r3, #12]
 800b3bc:	2b02      	cmp	r3, #2
 800b3be:	d102      	bne.n	800b3c6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	73fb      	strb	r3, [r7, #15]
 800b3c4:	e001      	b.n	800b3ca <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b3c6:	f7f6 fcef 	bl	8001da8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b3d0:	7bfa      	ldrb	r2, [r7, #15]
 800b3d2:	4611      	mov	r1, r2
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	f7fe fd00 	bl	8009dda <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	f7fe fca8 	bl	8009d36 <USBD_LL_Reset>
}
 800b3e6:	bf00      	nop
 800b3e8:	3710      	adds	r7, #16
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}
	...

0800b3f0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b082      	sub	sp, #8
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b3fe:	4618      	mov	r0, r3
 800b400:	f7fe fcfb 	bl	8009dfa <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	687a      	ldr	r2, [r7, #4]
 800b410:	6812      	ldr	r2, [r2, #0]
 800b412:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b416:	f043 0301 	orr.w	r3, r3, #1
 800b41a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6a1b      	ldr	r3, [r3, #32]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d005      	beq.n	800b430 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b424:	4b04      	ldr	r3, [pc, #16]	; (800b438 <HAL_PCD_SuspendCallback+0x48>)
 800b426:	691b      	ldr	r3, [r3, #16]
 800b428:	4a03      	ldr	r2, [pc, #12]	; (800b438 <HAL_PCD_SuspendCallback+0x48>)
 800b42a:	f043 0306 	orr.w	r3, r3, #6
 800b42e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b430:	bf00      	nop
 800b432:	3708      	adds	r7, #8
 800b434:	46bd      	mov	sp, r7
 800b436:	bd80      	pop	{r7, pc}
 800b438:	e000ed00 	.word	0xe000ed00

0800b43c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b082      	sub	sp, #8
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b44a:	4618      	mov	r0, r3
 800b44c:	f7fe fceb 	bl	8009e26 <USBD_LL_Resume>
}
 800b450:	bf00      	nop
 800b452:	3708      	adds	r7, #8
 800b454:	46bd      	mov	sp, r7
 800b456:	bd80      	pop	{r7, pc}

0800b458 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b082      	sub	sp, #8
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
 800b460:	460b      	mov	r3, r1
 800b462:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b46a:	78fa      	ldrb	r2, [r7, #3]
 800b46c:	4611      	mov	r1, r2
 800b46e:	4618      	mov	r0, r3
 800b470:	f7fe fd43 	bl	8009efa <USBD_LL_IsoOUTIncomplete>
}
 800b474:	bf00      	nop
 800b476:	3708      	adds	r7, #8
 800b478:	46bd      	mov	sp, r7
 800b47a:	bd80      	pop	{r7, pc}

0800b47c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b082      	sub	sp, #8
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
 800b484:	460b      	mov	r3, r1
 800b486:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b48e:	78fa      	ldrb	r2, [r7, #3]
 800b490:	4611      	mov	r1, r2
 800b492:	4618      	mov	r0, r3
 800b494:	f7fe fcff 	bl	8009e96 <USBD_LL_IsoINIncomplete>
}
 800b498:	bf00      	nop
 800b49a:	3708      	adds	r7, #8
 800b49c:	46bd      	mov	sp, r7
 800b49e:	bd80      	pop	{r7, pc}

0800b4a0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b082      	sub	sp, #8
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f7fe fd55 	bl	8009f5e <USBD_LL_DevConnected>
}
 800b4b4:	bf00      	nop
 800b4b6:	3708      	adds	r7, #8
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	bd80      	pop	{r7, pc}

0800b4bc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b082      	sub	sp, #8
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	f7fe fd52 	bl	8009f74 <USBD_LL_DevDisconnected>
}
 800b4d0:	bf00      	nop
 800b4d2:	3708      	adds	r7, #8
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bd80      	pop	{r7, pc}

0800b4d8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b4d8:	b580      	push	{r7, lr}
 800b4da:	b082      	sub	sp, #8
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	781b      	ldrb	r3, [r3, #0]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d13c      	bne.n	800b562 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b4e8:	4a20      	ldr	r2, [pc, #128]	; (800b56c <USBD_LL_Init+0x94>)
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	4a1e      	ldr	r2, [pc, #120]	; (800b56c <USBD_LL_Init+0x94>)
 800b4f4:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b4f8:	4b1c      	ldr	r3, [pc, #112]	; (800b56c <USBD_LL_Init+0x94>)
 800b4fa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b4fe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b500:	4b1a      	ldr	r3, [pc, #104]	; (800b56c <USBD_LL_Init+0x94>)
 800b502:	2204      	movs	r2, #4
 800b504:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b506:	4b19      	ldr	r3, [pc, #100]	; (800b56c <USBD_LL_Init+0x94>)
 800b508:	2202      	movs	r2, #2
 800b50a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b50c:	4b17      	ldr	r3, [pc, #92]	; (800b56c <USBD_LL_Init+0x94>)
 800b50e:	2200      	movs	r2, #0
 800b510:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b512:	4b16      	ldr	r3, [pc, #88]	; (800b56c <USBD_LL_Init+0x94>)
 800b514:	2202      	movs	r2, #2
 800b516:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b518:	4b14      	ldr	r3, [pc, #80]	; (800b56c <USBD_LL_Init+0x94>)
 800b51a:	2200      	movs	r2, #0
 800b51c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b51e:	4b13      	ldr	r3, [pc, #76]	; (800b56c <USBD_LL_Init+0x94>)
 800b520:	2200      	movs	r2, #0
 800b522:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b524:	4b11      	ldr	r3, [pc, #68]	; (800b56c <USBD_LL_Init+0x94>)
 800b526:	2200      	movs	r2, #0
 800b528:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b52a:	4b10      	ldr	r3, [pc, #64]	; (800b56c <USBD_LL_Init+0x94>)
 800b52c:	2200      	movs	r2, #0
 800b52e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b530:	4b0e      	ldr	r3, [pc, #56]	; (800b56c <USBD_LL_Init+0x94>)
 800b532:	2200      	movs	r2, #0
 800b534:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b536:	480d      	ldr	r0, [pc, #52]	; (800b56c <USBD_LL_Init+0x94>)
 800b538:	f7f8 ffbc 	bl	80044b4 <HAL_PCD_Init>
 800b53c:	4603      	mov	r3, r0
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d001      	beq.n	800b546 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b542:	f7f6 fc31 	bl	8001da8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b546:	2180      	movs	r1, #128	; 0x80
 800b548:	4808      	ldr	r0, [pc, #32]	; (800b56c <USBD_LL_Init+0x94>)
 800b54a:	f7fa fa14 	bl	8005976 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b54e:	2240      	movs	r2, #64	; 0x40
 800b550:	2100      	movs	r1, #0
 800b552:	4806      	ldr	r0, [pc, #24]	; (800b56c <USBD_LL_Init+0x94>)
 800b554:	f7fa f9c8 	bl	80058e8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b558:	2280      	movs	r2, #128	; 0x80
 800b55a:	2101      	movs	r1, #1
 800b55c:	4803      	ldr	r0, [pc, #12]	; (800b56c <USBD_LL_Init+0x94>)
 800b55e:	f7fa f9c3 	bl	80058e8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b562:	2300      	movs	r3, #0
}
 800b564:	4618      	mov	r0, r3
 800b566:	3708      	adds	r7, #8
 800b568:	46bd      	mov	sp, r7
 800b56a:	bd80      	pop	{r7, pc}
 800b56c:	20001a8c 	.word	0x20001a8c

0800b570 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b084      	sub	sp, #16
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b578:	2300      	movs	r3, #0
 800b57a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b57c:	2300      	movs	r3, #0
 800b57e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b586:	4618      	mov	r0, r3
 800b588:	f7f9 f8b1 	bl	80046ee <HAL_PCD_Start>
 800b58c:	4603      	mov	r3, r0
 800b58e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b590:	7bfb      	ldrb	r3, [r7, #15]
 800b592:	4618      	mov	r0, r3
 800b594:	f000 f942 	bl	800b81c <USBD_Get_USB_Status>
 800b598:	4603      	mov	r3, r0
 800b59a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b59c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b59e:	4618      	mov	r0, r3
 800b5a0:	3710      	adds	r7, #16
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	bd80      	pop	{r7, pc}

0800b5a6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b5a6:	b580      	push	{r7, lr}
 800b5a8:	b084      	sub	sp, #16
 800b5aa:	af00      	add	r7, sp, #0
 800b5ac:	6078      	str	r0, [r7, #4]
 800b5ae:	4608      	mov	r0, r1
 800b5b0:	4611      	mov	r1, r2
 800b5b2:	461a      	mov	r2, r3
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	70fb      	strb	r3, [r7, #3]
 800b5b8:	460b      	mov	r3, r1
 800b5ba:	70bb      	strb	r3, [r7, #2]
 800b5bc:	4613      	mov	r3, r2
 800b5be:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b5ce:	78bb      	ldrb	r3, [r7, #2]
 800b5d0:	883a      	ldrh	r2, [r7, #0]
 800b5d2:	78f9      	ldrb	r1, [r7, #3]
 800b5d4:	f7f9 fd82 	bl	80050dc <HAL_PCD_EP_Open>
 800b5d8:	4603      	mov	r3, r0
 800b5da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5dc:	7bfb      	ldrb	r3, [r7, #15]
 800b5de:	4618      	mov	r0, r3
 800b5e0:	f000 f91c 	bl	800b81c <USBD_Get_USB_Status>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5e8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	3710      	adds	r7, #16
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	bd80      	pop	{r7, pc}

0800b5f2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5f2:	b580      	push	{r7, lr}
 800b5f4:	b084      	sub	sp, #16
 800b5f6:	af00      	add	r7, sp, #0
 800b5f8:	6078      	str	r0, [r7, #4]
 800b5fa:	460b      	mov	r3, r1
 800b5fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5fe:	2300      	movs	r3, #0
 800b600:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b602:	2300      	movs	r3, #0
 800b604:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b60c:	78fa      	ldrb	r2, [r7, #3]
 800b60e:	4611      	mov	r1, r2
 800b610:	4618      	mov	r0, r3
 800b612:	f7f9 fdcb 	bl	80051ac <HAL_PCD_EP_Close>
 800b616:	4603      	mov	r3, r0
 800b618:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b61a:	7bfb      	ldrb	r3, [r7, #15]
 800b61c:	4618      	mov	r0, r3
 800b61e:	f000 f8fd 	bl	800b81c <USBD_Get_USB_Status>
 800b622:	4603      	mov	r3, r0
 800b624:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b626:	7bbb      	ldrb	r3, [r7, #14]
}
 800b628:	4618      	mov	r0, r3
 800b62a:	3710      	adds	r7, #16
 800b62c:	46bd      	mov	sp, r7
 800b62e:	bd80      	pop	{r7, pc}

0800b630 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b084      	sub	sp, #16
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
 800b638:	460b      	mov	r3, r1
 800b63a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b63c:	2300      	movs	r3, #0
 800b63e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b640:	2300      	movs	r3, #0
 800b642:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b64a:	78fa      	ldrb	r2, [r7, #3]
 800b64c:	4611      	mov	r1, r2
 800b64e:	4618      	mov	r0, r3
 800b650:	f7f9 fea3 	bl	800539a <HAL_PCD_EP_SetStall>
 800b654:	4603      	mov	r3, r0
 800b656:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b658:	7bfb      	ldrb	r3, [r7, #15]
 800b65a:	4618      	mov	r0, r3
 800b65c:	f000 f8de 	bl	800b81c <USBD_Get_USB_Status>
 800b660:	4603      	mov	r3, r0
 800b662:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b664:	7bbb      	ldrb	r3, [r7, #14]
}
 800b666:	4618      	mov	r0, r3
 800b668:	3710      	adds	r7, #16
 800b66a:	46bd      	mov	sp, r7
 800b66c:	bd80      	pop	{r7, pc}

0800b66e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b66e:	b580      	push	{r7, lr}
 800b670:	b084      	sub	sp, #16
 800b672:	af00      	add	r7, sp, #0
 800b674:	6078      	str	r0, [r7, #4]
 800b676:	460b      	mov	r3, r1
 800b678:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b67a:	2300      	movs	r3, #0
 800b67c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b67e:	2300      	movs	r3, #0
 800b680:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b688:	78fa      	ldrb	r2, [r7, #3]
 800b68a:	4611      	mov	r1, r2
 800b68c:	4618      	mov	r0, r3
 800b68e:	f7f9 fee8 	bl	8005462 <HAL_PCD_EP_ClrStall>
 800b692:	4603      	mov	r3, r0
 800b694:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b696:	7bfb      	ldrb	r3, [r7, #15]
 800b698:	4618      	mov	r0, r3
 800b69a:	f000 f8bf 	bl	800b81c <USBD_Get_USB_Status>
 800b69e:	4603      	mov	r3, r0
 800b6a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6a2:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	3710      	adds	r7, #16
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}

0800b6ac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b6ac:	b480      	push	{r7}
 800b6ae:	b085      	sub	sp, #20
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
 800b6b4:	460b      	mov	r3, r1
 800b6b6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b6be:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b6c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	da0b      	bge.n	800b6e0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b6c8:	78fb      	ldrb	r3, [r7, #3]
 800b6ca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b6ce:	68f9      	ldr	r1, [r7, #12]
 800b6d0:	4613      	mov	r3, r2
 800b6d2:	00db      	lsls	r3, r3, #3
 800b6d4:	4413      	add	r3, r2
 800b6d6:	009b      	lsls	r3, r3, #2
 800b6d8:	440b      	add	r3, r1
 800b6da:	333e      	adds	r3, #62	; 0x3e
 800b6dc:	781b      	ldrb	r3, [r3, #0]
 800b6de:	e00b      	b.n	800b6f8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b6e0:	78fb      	ldrb	r3, [r7, #3]
 800b6e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b6e6:	68f9      	ldr	r1, [r7, #12]
 800b6e8:	4613      	mov	r3, r2
 800b6ea:	00db      	lsls	r3, r3, #3
 800b6ec:	4413      	add	r3, r2
 800b6ee:	009b      	lsls	r3, r3, #2
 800b6f0:	440b      	add	r3, r1
 800b6f2:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800b6f6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3714      	adds	r7, #20
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b702:	4770      	bx	lr

0800b704 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b084      	sub	sp, #16
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
 800b70c:	460b      	mov	r3, r1
 800b70e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b710:	2300      	movs	r3, #0
 800b712:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b714:	2300      	movs	r3, #0
 800b716:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b71e:	78fa      	ldrb	r2, [r7, #3]
 800b720:	4611      	mov	r1, r2
 800b722:	4618      	mov	r0, r3
 800b724:	f7f9 fcb5 	bl	8005092 <HAL_PCD_SetAddress>
 800b728:	4603      	mov	r3, r0
 800b72a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b72c:	7bfb      	ldrb	r3, [r7, #15]
 800b72e:	4618      	mov	r0, r3
 800b730:	f000 f874 	bl	800b81c <USBD_Get_USB_Status>
 800b734:	4603      	mov	r3, r0
 800b736:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b738:	7bbb      	ldrb	r3, [r7, #14]
}
 800b73a:	4618      	mov	r0, r3
 800b73c:	3710      	adds	r7, #16
 800b73e:	46bd      	mov	sp, r7
 800b740:	bd80      	pop	{r7, pc}

0800b742 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b742:	b580      	push	{r7, lr}
 800b744:	b086      	sub	sp, #24
 800b746:	af00      	add	r7, sp, #0
 800b748:	60f8      	str	r0, [r7, #12]
 800b74a:	607a      	str	r2, [r7, #4]
 800b74c:	603b      	str	r3, [r7, #0]
 800b74e:	460b      	mov	r3, r1
 800b750:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b752:	2300      	movs	r3, #0
 800b754:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b756:	2300      	movs	r3, #0
 800b758:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b760:	7af9      	ldrb	r1, [r7, #11]
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	687a      	ldr	r2, [r7, #4]
 800b766:	f7f9 fdce 	bl	8005306 <HAL_PCD_EP_Transmit>
 800b76a:	4603      	mov	r3, r0
 800b76c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b76e:	7dfb      	ldrb	r3, [r7, #23]
 800b770:	4618      	mov	r0, r3
 800b772:	f000 f853 	bl	800b81c <USBD_Get_USB_Status>
 800b776:	4603      	mov	r3, r0
 800b778:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b77a:	7dbb      	ldrb	r3, [r7, #22]
}
 800b77c:	4618      	mov	r0, r3
 800b77e:	3718      	adds	r7, #24
 800b780:	46bd      	mov	sp, r7
 800b782:	bd80      	pop	{r7, pc}

0800b784 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b086      	sub	sp, #24
 800b788:	af00      	add	r7, sp, #0
 800b78a:	60f8      	str	r0, [r7, #12]
 800b78c:	607a      	str	r2, [r7, #4]
 800b78e:	603b      	str	r3, [r7, #0]
 800b790:	460b      	mov	r3, r1
 800b792:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b794:	2300      	movs	r3, #0
 800b796:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b798:	2300      	movs	r3, #0
 800b79a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b7a2:	7af9      	ldrb	r1, [r7, #11]
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	687a      	ldr	r2, [r7, #4]
 800b7a8:	f7f9 fd4a 	bl	8005240 <HAL_PCD_EP_Receive>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b7b0:	7dfb      	ldrb	r3, [r7, #23]
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	f000 f832 	bl	800b81c <USBD_Get_USB_Status>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b7bc:	7dbb      	ldrb	r3, [r7, #22]
}
 800b7be:	4618      	mov	r0, r3
 800b7c0:	3718      	adds	r7, #24
 800b7c2:	46bd      	mov	sp, r7
 800b7c4:	bd80      	pop	{r7, pc}

0800b7c6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b7c6:	b580      	push	{r7, lr}
 800b7c8:	b082      	sub	sp, #8
 800b7ca:	af00      	add	r7, sp, #0
 800b7cc:	6078      	str	r0, [r7, #4]
 800b7ce:	460b      	mov	r3, r1
 800b7d0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b7d8:	78fa      	ldrb	r2, [r7, #3]
 800b7da:	4611      	mov	r1, r2
 800b7dc:	4618      	mov	r0, r3
 800b7de:	f7f9 fd7a 	bl	80052d6 <HAL_PCD_EP_GetRxCount>
 800b7e2:	4603      	mov	r3, r0
}
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	3708      	adds	r7, #8
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}

0800b7ec <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	b083      	sub	sp, #12
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b7f4:	4b03      	ldr	r3, [pc, #12]	; (800b804 <USBD_static_malloc+0x18>)
}
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	370c      	adds	r7, #12
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b800:	4770      	bx	lr
 800b802:	bf00      	nop
 800b804:	20001f98 	.word	0x20001f98

0800b808 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b808:	b480      	push	{r7}
 800b80a:	b083      	sub	sp, #12
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]

}
 800b810:	bf00      	nop
 800b812:	370c      	adds	r7, #12
 800b814:	46bd      	mov	sp, r7
 800b816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81a:	4770      	bx	lr

0800b81c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b81c:	b480      	push	{r7}
 800b81e:	b085      	sub	sp, #20
 800b820:	af00      	add	r7, sp, #0
 800b822:	4603      	mov	r3, r0
 800b824:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b826:	2300      	movs	r3, #0
 800b828:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b82a:	79fb      	ldrb	r3, [r7, #7]
 800b82c:	2b03      	cmp	r3, #3
 800b82e:	d817      	bhi.n	800b860 <USBD_Get_USB_Status+0x44>
 800b830:	a201      	add	r2, pc, #4	; (adr r2, 800b838 <USBD_Get_USB_Status+0x1c>)
 800b832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b836:	bf00      	nop
 800b838:	0800b849 	.word	0x0800b849
 800b83c:	0800b84f 	.word	0x0800b84f
 800b840:	0800b855 	.word	0x0800b855
 800b844:	0800b85b 	.word	0x0800b85b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b848:	2300      	movs	r3, #0
 800b84a:	73fb      	strb	r3, [r7, #15]
    break;
 800b84c:	e00b      	b.n	800b866 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b84e:	2303      	movs	r3, #3
 800b850:	73fb      	strb	r3, [r7, #15]
    break;
 800b852:	e008      	b.n	800b866 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b854:	2301      	movs	r3, #1
 800b856:	73fb      	strb	r3, [r7, #15]
    break;
 800b858:	e005      	b.n	800b866 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b85a:	2303      	movs	r3, #3
 800b85c:	73fb      	strb	r3, [r7, #15]
    break;
 800b85e:	e002      	b.n	800b866 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b860:	2303      	movs	r3, #3
 800b862:	73fb      	strb	r3, [r7, #15]
    break;
 800b864:	bf00      	nop
  }
  return usb_status;
 800b866:	7bfb      	ldrb	r3, [r7, #15]
}
 800b868:	4618      	mov	r0, r3
 800b86a:	3714      	adds	r7, #20
 800b86c:	46bd      	mov	sp, r7
 800b86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b872:	4770      	bx	lr

0800b874 <__cvt>:
 800b874:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b878:	ec55 4b10 	vmov	r4, r5, d0
 800b87c:	2d00      	cmp	r5, #0
 800b87e:	460e      	mov	r6, r1
 800b880:	4619      	mov	r1, r3
 800b882:	462b      	mov	r3, r5
 800b884:	bfbb      	ittet	lt
 800b886:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b88a:	461d      	movlt	r5, r3
 800b88c:	2300      	movge	r3, #0
 800b88e:	232d      	movlt	r3, #45	; 0x2d
 800b890:	700b      	strb	r3, [r1, #0]
 800b892:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b894:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b898:	4691      	mov	r9, r2
 800b89a:	f023 0820 	bic.w	r8, r3, #32
 800b89e:	bfbc      	itt	lt
 800b8a0:	4622      	movlt	r2, r4
 800b8a2:	4614      	movlt	r4, r2
 800b8a4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b8a8:	d005      	beq.n	800b8b6 <__cvt+0x42>
 800b8aa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b8ae:	d100      	bne.n	800b8b2 <__cvt+0x3e>
 800b8b0:	3601      	adds	r6, #1
 800b8b2:	2102      	movs	r1, #2
 800b8b4:	e000      	b.n	800b8b8 <__cvt+0x44>
 800b8b6:	2103      	movs	r1, #3
 800b8b8:	ab03      	add	r3, sp, #12
 800b8ba:	9301      	str	r3, [sp, #4]
 800b8bc:	ab02      	add	r3, sp, #8
 800b8be:	9300      	str	r3, [sp, #0]
 800b8c0:	ec45 4b10 	vmov	d0, r4, r5
 800b8c4:	4653      	mov	r3, sl
 800b8c6:	4632      	mov	r2, r6
 800b8c8:	f000 fe5a 	bl	800c580 <_dtoa_r>
 800b8cc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b8d0:	4607      	mov	r7, r0
 800b8d2:	d102      	bne.n	800b8da <__cvt+0x66>
 800b8d4:	f019 0f01 	tst.w	r9, #1
 800b8d8:	d022      	beq.n	800b920 <__cvt+0xac>
 800b8da:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b8de:	eb07 0906 	add.w	r9, r7, r6
 800b8e2:	d110      	bne.n	800b906 <__cvt+0x92>
 800b8e4:	783b      	ldrb	r3, [r7, #0]
 800b8e6:	2b30      	cmp	r3, #48	; 0x30
 800b8e8:	d10a      	bne.n	800b900 <__cvt+0x8c>
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	4620      	mov	r0, r4
 800b8f0:	4629      	mov	r1, r5
 800b8f2:	f7f5 f8e9 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8f6:	b918      	cbnz	r0, 800b900 <__cvt+0x8c>
 800b8f8:	f1c6 0601 	rsb	r6, r6, #1
 800b8fc:	f8ca 6000 	str.w	r6, [sl]
 800b900:	f8da 3000 	ldr.w	r3, [sl]
 800b904:	4499      	add	r9, r3
 800b906:	2200      	movs	r2, #0
 800b908:	2300      	movs	r3, #0
 800b90a:	4620      	mov	r0, r4
 800b90c:	4629      	mov	r1, r5
 800b90e:	f7f5 f8db 	bl	8000ac8 <__aeabi_dcmpeq>
 800b912:	b108      	cbz	r0, 800b918 <__cvt+0xa4>
 800b914:	f8cd 900c 	str.w	r9, [sp, #12]
 800b918:	2230      	movs	r2, #48	; 0x30
 800b91a:	9b03      	ldr	r3, [sp, #12]
 800b91c:	454b      	cmp	r3, r9
 800b91e:	d307      	bcc.n	800b930 <__cvt+0xbc>
 800b920:	9b03      	ldr	r3, [sp, #12]
 800b922:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b924:	1bdb      	subs	r3, r3, r7
 800b926:	4638      	mov	r0, r7
 800b928:	6013      	str	r3, [r2, #0]
 800b92a:	b004      	add	sp, #16
 800b92c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b930:	1c59      	adds	r1, r3, #1
 800b932:	9103      	str	r1, [sp, #12]
 800b934:	701a      	strb	r2, [r3, #0]
 800b936:	e7f0      	b.n	800b91a <__cvt+0xa6>

0800b938 <__exponent>:
 800b938:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b93a:	4603      	mov	r3, r0
 800b93c:	2900      	cmp	r1, #0
 800b93e:	bfb8      	it	lt
 800b940:	4249      	neglt	r1, r1
 800b942:	f803 2b02 	strb.w	r2, [r3], #2
 800b946:	bfb4      	ite	lt
 800b948:	222d      	movlt	r2, #45	; 0x2d
 800b94a:	222b      	movge	r2, #43	; 0x2b
 800b94c:	2909      	cmp	r1, #9
 800b94e:	7042      	strb	r2, [r0, #1]
 800b950:	dd2a      	ble.n	800b9a8 <__exponent+0x70>
 800b952:	f10d 0207 	add.w	r2, sp, #7
 800b956:	4617      	mov	r7, r2
 800b958:	260a      	movs	r6, #10
 800b95a:	4694      	mov	ip, r2
 800b95c:	fb91 f5f6 	sdiv	r5, r1, r6
 800b960:	fb06 1415 	mls	r4, r6, r5, r1
 800b964:	3430      	adds	r4, #48	; 0x30
 800b966:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b96a:	460c      	mov	r4, r1
 800b96c:	2c63      	cmp	r4, #99	; 0x63
 800b96e:	f102 32ff 	add.w	r2, r2, #4294967295
 800b972:	4629      	mov	r1, r5
 800b974:	dcf1      	bgt.n	800b95a <__exponent+0x22>
 800b976:	3130      	adds	r1, #48	; 0x30
 800b978:	f1ac 0402 	sub.w	r4, ip, #2
 800b97c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b980:	1c41      	adds	r1, r0, #1
 800b982:	4622      	mov	r2, r4
 800b984:	42ba      	cmp	r2, r7
 800b986:	d30a      	bcc.n	800b99e <__exponent+0x66>
 800b988:	f10d 0209 	add.w	r2, sp, #9
 800b98c:	eba2 020c 	sub.w	r2, r2, ip
 800b990:	42bc      	cmp	r4, r7
 800b992:	bf88      	it	hi
 800b994:	2200      	movhi	r2, #0
 800b996:	4413      	add	r3, r2
 800b998:	1a18      	subs	r0, r3, r0
 800b99a:	b003      	add	sp, #12
 800b99c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b99e:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b9a2:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b9a6:	e7ed      	b.n	800b984 <__exponent+0x4c>
 800b9a8:	2330      	movs	r3, #48	; 0x30
 800b9aa:	3130      	adds	r1, #48	; 0x30
 800b9ac:	7083      	strb	r3, [r0, #2]
 800b9ae:	70c1      	strb	r1, [r0, #3]
 800b9b0:	1d03      	adds	r3, r0, #4
 800b9b2:	e7f1      	b.n	800b998 <__exponent+0x60>

0800b9b4 <_printf_float>:
 800b9b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9b8:	ed2d 8b02 	vpush	{d8}
 800b9bc:	b08d      	sub	sp, #52	; 0x34
 800b9be:	460c      	mov	r4, r1
 800b9c0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b9c4:	4616      	mov	r6, r2
 800b9c6:	461f      	mov	r7, r3
 800b9c8:	4605      	mov	r5, r0
 800b9ca:	f000 fcd9 	bl	800c380 <_localeconv_r>
 800b9ce:	f8d0 a000 	ldr.w	sl, [r0]
 800b9d2:	4650      	mov	r0, sl
 800b9d4:	f7f4 fc4c 	bl	8000270 <strlen>
 800b9d8:	2300      	movs	r3, #0
 800b9da:	930a      	str	r3, [sp, #40]	; 0x28
 800b9dc:	6823      	ldr	r3, [r4, #0]
 800b9de:	9305      	str	r3, [sp, #20]
 800b9e0:	f8d8 3000 	ldr.w	r3, [r8]
 800b9e4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b9e8:	3307      	adds	r3, #7
 800b9ea:	f023 0307 	bic.w	r3, r3, #7
 800b9ee:	f103 0208 	add.w	r2, r3, #8
 800b9f2:	f8c8 2000 	str.w	r2, [r8]
 800b9f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b9fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b9fe:	9307      	str	r3, [sp, #28]
 800ba00:	f8cd 8018 	str.w	r8, [sp, #24]
 800ba04:	ee08 0a10 	vmov	s16, r0
 800ba08:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800ba0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba10:	4b9e      	ldr	r3, [pc, #632]	; (800bc8c <_printf_float+0x2d8>)
 800ba12:	f04f 32ff 	mov.w	r2, #4294967295
 800ba16:	f7f5 f889 	bl	8000b2c <__aeabi_dcmpun>
 800ba1a:	bb88      	cbnz	r0, 800ba80 <_printf_float+0xcc>
 800ba1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba20:	4b9a      	ldr	r3, [pc, #616]	; (800bc8c <_printf_float+0x2d8>)
 800ba22:	f04f 32ff 	mov.w	r2, #4294967295
 800ba26:	f7f5 f863 	bl	8000af0 <__aeabi_dcmple>
 800ba2a:	bb48      	cbnz	r0, 800ba80 <_printf_float+0xcc>
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	2300      	movs	r3, #0
 800ba30:	4640      	mov	r0, r8
 800ba32:	4649      	mov	r1, r9
 800ba34:	f7f5 f852 	bl	8000adc <__aeabi_dcmplt>
 800ba38:	b110      	cbz	r0, 800ba40 <_printf_float+0x8c>
 800ba3a:	232d      	movs	r3, #45	; 0x2d
 800ba3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba40:	4a93      	ldr	r2, [pc, #588]	; (800bc90 <_printf_float+0x2dc>)
 800ba42:	4b94      	ldr	r3, [pc, #592]	; (800bc94 <_printf_float+0x2e0>)
 800ba44:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ba48:	bf94      	ite	ls
 800ba4a:	4690      	movls	r8, r2
 800ba4c:	4698      	movhi	r8, r3
 800ba4e:	2303      	movs	r3, #3
 800ba50:	6123      	str	r3, [r4, #16]
 800ba52:	9b05      	ldr	r3, [sp, #20]
 800ba54:	f023 0304 	bic.w	r3, r3, #4
 800ba58:	6023      	str	r3, [r4, #0]
 800ba5a:	f04f 0900 	mov.w	r9, #0
 800ba5e:	9700      	str	r7, [sp, #0]
 800ba60:	4633      	mov	r3, r6
 800ba62:	aa0b      	add	r2, sp, #44	; 0x2c
 800ba64:	4621      	mov	r1, r4
 800ba66:	4628      	mov	r0, r5
 800ba68:	f000 f9da 	bl	800be20 <_printf_common>
 800ba6c:	3001      	adds	r0, #1
 800ba6e:	f040 8090 	bne.w	800bb92 <_printf_float+0x1de>
 800ba72:	f04f 30ff 	mov.w	r0, #4294967295
 800ba76:	b00d      	add	sp, #52	; 0x34
 800ba78:	ecbd 8b02 	vpop	{d8}
 800ba7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba80:	4642      	mov	r2, r8
 800ba82:	464b      	mov	r3, r9
 800ba84:	4640      	mov	r0, r8
 800ba86:	4649      	mov	r1, r9
 800ba88:	f7f5 f850 	bl	8000b2c <__aeabi_dcmpun>
 800ba8c:	b140      	cbz	r0, 800baa0 <_printf_float+0xec>
 800ba8e:	464b      	mov	r3, r9
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	bfbc      	itt	lt
 800ba94:	232d      	movlt	r3, #45	; 0x2d
 800ba96:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ba9a:	4a7f      	ldr	r2, [pc, #508]	; (800bc98 <_printf_float+0x2e4>)
 800ba9c:	4b7f      	ldr	r3, [pc, #508]	; (800bc9c <_printf_float+0x2e8>)
 800ba9e:	e7d1      	b.n	800ba44 <_printf_float+0x90>
 800baa0:	6863      	ldr	r3, [r4, #4]
 800baa2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800baa6:	9206      	str	r2, [sp, #24]
 800baa8:	1c5a      	adds	r2, r3, #1
 800baaa:	d13f      	bne.n	800bb2c <_printf_float+0x178>
 800baac:	2306      	movs	r3, #6
 800baae:	6063      	str	r3, [r4, #4]
 800bab0:	9b05      	ldr	r3, [sp, #20]
 800bab2:	6861      	ldr	r1, [r4, #4]
 800bab4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800bab8:	2300      	movs	r3, #0
 800baba:	9303      	str	r3, [sp, #12]
 800babc:	ab0a      	add	r3, sp, #40	; 0x28
 800babe:	e9cd b301 	strd	fp, r3, [sp, #4]
 800bac2:	ab09      	add	r3, sp, #36	; 0x24
 800bac4:	ec49 8b10 	vmov	d0, r8, r9
 800bac8:	9300      	str	r3, [sp, #0]
 800baca:	6022      	str	r2, [r4, #0]
 800bacc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800bad0:	4628      	mov	r0, r5
 800bad2:	f7ff fecf 	bl	800b874 <__cvt>
 800bad6:	9b06      	ldr	r3, [sp, #24]
 800bad8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bada:	2b47      	cmp	r3, #71	; 0x47
 800badc:	4680      	mov	r8, r0
 800bade:	d108      	bne.n	800baf2 <_printf_float+0x13e>
 800bae0:	1cc8      	adds	r0, r1, #3
 800bae2:	db02      	blt.n	800baea <_printf_float+0x136>
 800bae4:	6863      	ldr	r3, [r4, #4]
 800bae6:	4299      	cmp	r1, r3
 800bae8:	dd41      	ble.n	800bb6e <_printf_float+0x1ba>
 800baea:	f1ab 0302 	sub.w	r3, fp, #2
 800baee:	fa5f fb83 	uxtb.w	fp, r3
 800baf2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800baf6:	d820      	bhi.n	800bb3a <_printf_float+0x186>
 800baf8:	3901      	subs	r1, #1
 800bafa:	465a      	mov	r2, fp
 800bafc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bb00:	9109      	str	r1, [sp, #36]	; 0x24
 800bb02:	f7ff ff19 	bl	800b938 <__exponent>
 800bb06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bb08:	1813      	adds	r3, r2, r0
 800bb0a:	2a01      	cmp	r2, #1
 800bb0c:	4681      	mov	r9, r0
 800bb0e:	6123      	str	r3, [r4, #16]
 800bb10:	dc02      	bgt.n	800bb18 <_printf_float+0x164>
 800bb12:	6822      	ldr	r2, [r4, #0]
 800bb14:	07d2      	lsls	r2, r2, #31
 800bb16:	d501      	bpl.n	800bb1c <_printf_float+0x168>
 800bb18:	3301      	adds	r3, #1
 800bb1a:	6123      	str	r3, [r4, #16]
 800bb1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d09c      	beq.n	800ba5e <_printf_float+0xaa>
 800bb24:	232d      	movs	r3, #45	; 0x2d
 800bb26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb2a:	e798      	b.n	800ba5e <_printf_float+0xaa>
 800bb2c:	9a06      	ldr	r2, [sp, #24]
 800bb2e:	2a47      	cmp	r2, #71	; 0x47
 800bb30:	d1be      	bne.n	800bab0 <_printf_float+0xfc>
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d1bc      	bne.n	800bab0 <_printf_float+0xfc>
 800bb36:	2301      	movs	r3, #1
 800bb38:	e7b9      	b.n	800baae <_printf_float+0xfa>
 800bb3a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800bb3e:	d118      	bne.n	800bb72 <_printf_float+0x1be>
 800bb40:	2900      	cmp	r1, #0
 800bb42:	6863      	ldr	r3, [r4, #4]
 800bb44:	dd0b      	ble.n	800bb5e <_printf_float+0x1aa>
 800bb46:	6121      	str	r1, [r4, #16]
 800bb48:	b913      	cbnz	r3, 800bb50 <_printf_float+0x19c>
 800bb4a:	6822      	ldr	r2, [r4, #0]
 800bb4c:	07d0      	lsls	r0, r2, #31
 800bb4e:	d502      	bpl.n	800bb56 <_printf_float+0x1a2>
 800bb50:	3301      	adds	r3, #1
 800bb52:	440b      	add	r3, r1
 800bb54:	6123      	str	r3, [r4, #16]
 800bb56:	65a1      	str	r1, [r4, #88]	; 0x58
 800bb58:	f04f 0900 	mov.w	r9, #0
 800bb5c:	e7de      	b.n	800bb1c <_printf_float+0x168>
 800bb5e:	b913      	cbnz	r3, 800bb66 <_printf_float+0x1b2>
 800bb60:	6822      	ldr	r2, [r4, #0]
 800bb62:	07d2      	lsls	r2, r2, #31
 800bb64:	d501      	bpl.n	800bb6a <_printf_float+0x1b6>
 800bb66:	3302      	adds	r3, #2
 800bb68:	e7f4      	b.n	800bb54 <_printf_float+0x1a0>
 800bb6a:	2301      	movs	r3, #1
 800bb6c:	e7f2      	b.n	800bb54 <_printf_float+0x1a0>
 800bb6e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800bb72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb74:	4299      	cmp	r1, r3
 800bb76:	db05      	blt.n	800bb84 <_printf_float+0x1d0>
 800bb78:	6823      	ldr	r3, [r4, #0]
 800bb7a:	6121      	str	r1, [r4, #16]
 800bb7c:	07d8      	lsls	r0, r3, #31
 800bb7e:	d5ea      	bpl.n	800bb56 <_printf_float+0x1a2>
 800bb80:	1c4b      	adds	r3, r1, #1
 800bb82:	e7e7      	b.n	800bb54 <_printf_float+0x1a0>
 800bb84:	2900      	cmp	r1, #0
 800bb86:	bfd4      	ite	le
 800bb88:	f1c1 0202 	rsble	r2, r1, #2
 800bb8c:	2201      	movgt	r2, #1
 800bb8e:	4413      	add	r3, r2
 800bb90:	e7e0      	b.n	800bb54 <_printf_float+0x1a0>
 800bb92:	6823      	ldr	r3, [r4, #0]
 800bb94:	055a      	lsls	r2, r3, #21
 800bb96:	d407      	bmi.n	800bba8 <_printf_float+0x1f4>
 800bb98:	6923      	ldr	r3, [r4, #16]
 800bb9a:	4642      	mov	r2, r8
 800bb9c:	4631      	mov	r1, r6
 800bb9e:	4628      	mov	r0, r5
 800bba0:	47b8      	blx	r7
 800bba2:	3001      	adds	r0, #1
 800bba4:	d12c      	bne.n	800bc00 <_printf_float+0x24c>
 800bba6:	e764      	b.n	800ba72 <_printf_float+0xbe>
 800bba8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bbac:	f240 80e0 	bls.w	800bd70 <_printf_float+0x3bc>
 800bbb0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	f7f4 ff86 	bl	8000ac8 <__aeabi_dcmpeq>
 800bbbc:	2800      	cmp	r0, #0
 800bbbe:	d034      	beq.n	800bc2a <_printf_float+0x276>
 800bbc0:	4a37      	ldr	r2, [pc, #220]	; (800bca0 <_printf_float+0x2ec>)
 800bbc2:	2301      	movs	r3, #1
 800bbc4:	4631      	mov	r1, r6
 800bbc6:	4628      	mov	r0, r5
 800bbc8:	47b8      	blx	r7
 800bbca:	3001      	adds	r0, #1
 800bbcc:	f43f af51 	beq.w	800ba72 <_printf_float+0xbe>
 800bbd0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bbd4:	429a      	cmp	r2, r3
 800bbd6:	db02      	blt.n	800bbde <_printf_float+0x22a>
 800bbd8:	6823      	ldr	r3, [r4, #0]
 800bbda:	07d8      	lsls	r0, r3, #31
 800bbdc:	d510      	bpl.n	800bc00 <_printf_float+0x24c>
 800bbde:	ee18 3a10 	vmov	r3, s16
 800bbe2:	4652      	mov	r2, sl
 800bbe4:	4631      	mov	r1, r6
 800bbe6:	4628      	mov	r0, r5
 800bbe8:	47b8      	blx	r7
 800bbea:	3001      	adds	r0, #1
 800bbec:	f43f af41 	beq.w	800ba72 <_printf_float+0xbe>
 800bbf0:	f04f 0800 	mov.w	r8, #0
 800bbf4:	f104 091a 	add.w	r9, r4, #26
 800bbf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbfa:	3b01      	subs	r3, #1
 800bbfc:	4543      	cmp	r3, r8
 800bbfe:	dc09      	bgt.n	800bc14 <_printf_float+0x260>
 800bc00:	6823      	ldr	r3, [r4, #0]
 800bc02:	079b      	lsls	r3, r3, #30
 800bc04:	f100 8107 	bmi.w	800be16 <_printf_float+0x462>
 800bc08:	68e0      	ldr	r0, [r4, #12]
 800bc0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc0c:	4298      	cmp	r0, r3
 800bc0e:	bfb8      	it	lt
 800bc10:	4618      	movlt	r0, r3
 800bc12:	e730      	b.n	800ba76 <_printf_float+0xc2>
 800bc14:	2301      	movs	r3, #1
 800bc16:	464a      	mov	r2, r9
 800bc18:	4631      	mov	r1, r6
 800bc1a:	4628      	mov	r0, r5
 800bc1c:	47b8      	blx	r7
 800bc1e:	3001      	adds	r0, #1
 800bc20:	f43f af27 	beq.w	800ba72 <_printf_float+0xbe>
 800bc24:	f108 0801 	add.w	r8, r8, #1
 800bc28:	e7e6      	b.n	800bbf8 <_printf_float+0x244>
 800bc2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	dc39      	bgt.n	800bca4 <_printf_float+0x2f0>
 800bc30:	4a1b      	ldr	r2, [pc, #108]	; (800bca0 <_printf_float+0x2ec>)
 800bc32:	2301      	movs	r3, #1
 800bc34:	4631      	mov	r1, r6
 800bc36:	4628      	mov	r0, r5
 800bc38:	47b8      	blx	r7
 800bc3a:	3001      	adds	r0, #1
 800bc3c:	f43f af19 	beq.w	800ba72 <_printf_float+0xbe>
 800bc40:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800bc44:	4313      	orrs	r3, r2
 800bc46:	d102      	bne.n	800bc4e <_printf_float+0x29a>
 800bc48:	6823      	ldr	r3, [r4, #0]
 800bc4a:	07d9      	lsls	r1, r3, #31
 800bc4c:	d5d8      	bpl.n	800bc00 <_printf_float+0x24c>
 800bc4e:	ee18 3a10 	vmov	r3, s16
 800bc52:	4652      	mov	r2, sl
 800bc54:	4631      	mov	r1, r6
 800bc56:	4628      	mov	r0, r5
 800bc58:	47b8      	blx	r7
 800bc5a:	3001      	adds	r0, #1
 800bc5c:	f43f af09 	beq.w	800ba72 <_printf_float+0xbe>
 800bc60:	f04f 0900 	mov.w	r9, #0
 800bc64:	f104 0a1a 	add.w	sl, r4, #26
 800bc68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc6a:	425b      	negs	r3, r3
 800bc6c:	454b      	cmp	r3, r9
 800bc6e:	dc01      	bgt.n	800bc74 <_printf_float+0x2c0>
 800bc70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc72:	e792      	b.n	800bb9a <_printf_float+0x1e6>
 800bc74:	2301      	movs	r3, #1
 800bc76:	4652      	mov	r2, sl
 800bc78:	4631      	mov	r1, r6
 800bc7a:	4628      	mov	r0, r5
 800bc7c:	47b8      	blx	r7
 800bc7e:	3001      	adds	r0, #1
 800bc80:	f43f aef7 	beq.w	800ba72 <_printf_float+0xbe>
 800bc84:	f109 0901 	add.w	r9, r9, #1
 800bc88:	e7ee      	b.n	800bc68 <_printf_float+0x2b4>
 800bc8a:	bf00      	nop
 800bc8c:	7fefffff 	.word	0x7fefffff
 800bc90:	0800f4b4 	.word	0x0800f4b4
 800bc94:	0800f4b8 	.word	0x0800f4b8
 800bc98:	0800f4bc 	.word	0x0800f4bc
 800bc9c:	0800f4c0 	.word	0x0800f4c0
 800bca0:	0800f4c4 	.word	0x0800f4c4
 800bca4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bca6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	bfa8      	it	ge
 800bcac:	461a      	movge	r2, r3
 800bcae:	2a00      	cmp	r2, #0
 800bcb0:	4691      	mov	r9, r2
 800bcb2:	dc37      	bgt.n	800bd24 <_printf_float+0x370>
 800bcb4:	f04f 0b00 	mov.w	fp, #0
 800bcb8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bcbc:	f104 021a 	add.w	r2, r4, #26
 800bcc0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bcc2:	9305      	str	r3, [sp, #20]
 800bcc4:	eba3 0309 	sub.w	r3, r3, r9
 800bcc8:	455b      	cmp	r3, fp
 800bcca:	dc33      	bgt.n	800bd34 <_printf_float+0x380>
 800bccc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bcd0:	429a      	cmp	r2, r3
 800bcd2:	db3b      	blt.n	800bd4c <_printf_float+0x398>
 800bcd4:	6823      	ldr	r3, [r4, #0]
 800bcd6:	07da      	lsls	r2, r3, #31
 800bcd8:	d438      	bmi.n	800bd4c <_printf_float+0x398>
 800bcda:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800bcde:	eba2 0903 	sub.w	r9, r2, r3
 800bce2:	9b05      	ldr	r3, [sp, #20]
 800bce4:	1ad2      	subs	r2, r2, r3
 800bce6:	4591      	cmp	r9, r2
 800bce8:	bfa8      	it	ge
 800bcea:	4691      	movge	r9, r2
 800bcec:	f1b9 0f00 	cmp.w	r9, #0
 800bcf0:	dc35      	bgt.n	800bd5e <_printf_float+0x3aa>
 800bcf2:	f04f 0800 	mov.w	r8, #0
 800bcf6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bcfa:	f104 0a1a 	add.w	sl, r4, #26
 800bcfe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bd02:	1a9b      	subs	r3, r3, r2
 800bd04:	eba3 0309 	sub.w	r3, r3, r9
 800bd08:	4543      	cmp	r3, r8
 800bd0a:	f77f af79 	ble.w	800bc00 <_printf_float+0x24c>
 800bd0e:	2301      	movs	r3, #1
 800bd10:	4652      	mov	r2, sl
 800bd12:	4631      	mov	r1, r6
 800bd14:	4628      	mov	r0, r5
 800bd16:	47b8      	blx	r7
 800bd18:	3001      	adds	r0, #1
 800bd1a:	f43f aeaa 	beq.w	800ba72 <_printf_float+0xbe>
 800bd1e:	f108 0801 	add.w	r8, r8, #1
 800bd22:	e7ec      	b.n	800bcfe <_printf_float+0x34a>
 800bd24:	4613      	mov	r3, r2
 800bd26:	4631      	mov	r1, r6
 800bd28:	4642      	mov	r2, r8
 800bd2a:	4628      	mov	r0, r5
 800bd2c:	47b8      	blx	r7
 800bd2e:	3001      	adds	r0, #1
 800bd30:	d1c0      	bne.n	800bcb4 <_printf_float+0x300>
 800bd32:	e69e      	b.n	800ba72 <_printf_float+0xbe>
 800bd34:	2301      	movs	r3, #1
 800bd36:	4631      	mov	r1, r6
 800bd38:	4628      	mov	r0, r5
 800bd3a:	9205      	str	r2, [sp, #20]
 800bd3c:	47b8      	blx	r7
 800bd3e:	3001      	adds	r0, #1
 800bd40:	f43f ae97 	beq.w	800ba72 <_printf_float+0xbe>
 800bd44:	9a05      	ldr	r2, [sp, #20]
 800bd46:	f10b 0b01 	add.w	fp, fp, #1
 800bd4a:	e7b9      	b.n	800bcc0 <_printf_float+0x30c>
 800bd4c:	ee18 3a10 	vmov	r3, s16
 800bd50:	4652      	mov	r2, sl
 800bd52:	4631      	mov	r1, r6
 800bd54:	4628      	mov	r0, r5
 800bd56:	47b8      	blx	r7
 800bd58:	3001      	adds	r0, #1
 800bd5a:	d1be      	bne.n	800bcda <_printf_float+0x326>
 800bd5c:	e689      	b.n	800ba72 <_printf_float+0xbe>
 800bd5e:	9a05      	ldr	r2, [sp, #20]
 800bd60:	464b      	mov	r3, r9
 800bd62:	4442      	add	r2, r8
 800bd64:	4631      	mov	r1, r6
 800bd66:	4628      	mov	r0, r5
 800bd68:	47b8      	blx	r7
 800bd6a:	3001      	adds	r0, #1
 800bd6c:	d1c1      	bne.n	800bcf2 <_printf_float+0x33e>
 800bd6e:	e680      	b.n	800ba72 <_printf_float+0xbe>
 800bd70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd72:	2a01      	cmp	r2, #1
 800bd74:	dc01      	bgt.n	800bd7a <_printf_float+0x3c6>
 800bd76:	07db      	lsls	r3, r3, #31
 800bd78:	d53a      	bpl.n	800bdf0 <_printf_float+0x43c>
 800bd7a:	2301      	movs	r3, #1
 800bd7c:	4642      	mov	r2, r8
 800bd7e:	4631      	mov	r1, r6
 800bd80:	4628      	mov	r0, r5
 800bd82:	47b8      	blx	r7
 800bd84:	3001      	adds	r0, #1
 800bd86:	f43f ae74 	beq.w	800ba72 <_printf_float+0xbe>
 800bd8a:	ee18 3a10 	vmov	r3, s16
 800bd8e:	4652      	mov	r2, sl
 800bd90:	4631      	mov	r1, r6
 800bd92:	4628      	mov	r0, r5
 800bd94:	47b8      	blx	r7
 800bd96:	3001      	adds	r0, #1
 800bd98:	f43f ae6b 	beq.w	800ba72 <_printf_float+0xbe>
 800bd9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bda0:	2200      	movs	r2, #0
 800bda2:	2300      	movs	r3, #0
 800bda4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800bda8:	f7f4 fe8e 	bl	8000ac8 <__aeabi_dcmpeq>
 800bdac:	b9d8      	cbnz	r0, 800bde6 <_printf_float+0x432>
 800bdae:	f10a 33ff 	add.w	r3, sl, #4294967295
 800bdb2:	f108 0201 	add.w	r2, r8, #1
 800bdb6:	4631      	mov	r1, r6
 800bdb8:	4628      	mov	r0, r5
 800bdba:	47b8      	blx	r7
 800bdbc:	3001      	adds	r0, #1
 800bdbe:	d10e      	bne.n	800bdde <_printf_float+0x42a>
 800bdc0:	e657      	b.n	800ba72 <_printf_float+0xbe>
 800bdc2:	2301      	movs	r3, #1
 800bdc4:	4652      	mov	r2, sl
 800bdc6:	4631      	mov	r1, r6
 800bdc8:	4628      	mov	r0, r5
 800bdca:	47b8      	blx	r7
 800bdcc:	3001      	adds	r0, #1
 800bdce:	f43f ae50 	beq.w	800ba72 <_printf_float+0xbe>
 800bdd2:	f108 0801 	add.w	r8, r8, #1
 800bdd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdd8:	3b01      	subs	r3, #1
 800bdda:	4543      	cmp	r3, r8
 800bddc:	dcf1      	bgt.n	800bdc2 <_printf_float+0x40e>
 800bdde:	464b      	mov	r3, r9
 800bde0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800bde4:	e6da      	b.n	800bb9c <_printf_float+0x1e8>
 800bde6:	f04f 0800 	mov.w	r8, #0
 800bdea:	f104 0a1a 	add.w	sl, r4, #26
 800bdee:	e7f2      	b.n	800bdd6 <_printf_float+0x422>
 800bdf0:	2301      	movs	r3, #1
 800bdf2:	4642      	mov	r2, r8
 800bdf4:	e7df      	b.n	800bdb6 <_printf_float+0x402>
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	464a      	mov	r2, r9
 800bdfa:	4631      	mov	r1, r6
 800bdfc:	4628      	mov	r0, r5
 800bdfe:	47b8      	blx	r7
 800be00:	3001      	adds	r0, #1
 800be02:	f43f ae36 	beq.w	800ba72 <_printf_float+0xbe>
 800be06:	f108 0801 	add.w	r8, r8, #1
 800be0a:	68e3      	ldr	r3, [r4, #12]
 800be0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800be0e:	1a5b      	subs	r3, r3, r1
 800be10:	4543      	cmp	r3, r8
 800be12:	dcf0      	bgt.n	800bdf6 <_printf_float+0x442>
 800be14:	e6f8      	b.n	800bc08 <_printf_float+0x254>
 800be16:	f04f 0800 	mov.w	r8, #0
 800be1a:	f104 0919 	add.w	r9, r4, #25
 800be1e:	e7f4      	b.n	800be0a <_printf_float+0x456>

0800be20 <_printf_common>:
 800be20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be24:	4616      	mov	r6, r2
 800be26:	4699      	mov	r9, r3
 800be28:	688a      	ldr	r2, [r1, #8]
 800be2a:	690b      	ldr	r3, [r1, #16]
 800be2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800be30:	4293      	cmp	r3, r2
 800be32:	bfb8      	it	lt
 800be34:	4613      	movlt	r3, r2
 800be36:	6033      	str	r3, [r6, #0]
 800be38:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800be3c:	4607      	mov	r7, r0
 800be3e:	460c      	mov	r4, r1
 800be40:	b10a      	cbz	r2, 800be46 <_printf_common+0x26>
 800be42:	3301      	adds	r3, #1
 800be44:	6033      	str	r3, [r6, #0]
 800be46:	6823      	ldr	r3, [r4, #0]
 800be48:	0699      	lsls	r1, r3, #26
 800be4a:	bf42      	ittt	mi
 800be4c:	6833      	ldrmi	r3, [r6, #0]
 800be4e:	3302      	addmi	r3, #2
 800be50:	6033      	strmi	r3, [r6, #0]
 800be52:	6825      	ldr	r5, [r4, #0]
 800be54:	f015 0506 	ands.w	r5, r5, #6
 800be58:	d106      	bne.n	800be68 <_printf_common+0x48>
 800be5a:	f104 0a19 	add.w	sl, r4, #25
 800be5e:	68e3      	ldr	r3, [r4, #12]
 800be60:	6832      	ldr	r2, [r6, #0]
 800be62:	1a9b      	subs	r3, r3, r2
 800be64:	42ab      	cmp	r3, r5
 800be66:	dc26      	bgt.n	800beb6 <_printf_common+0x96>
 800be68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800be6c:	1e13      	subs	r3, r2, #0
 800be6e:	6822      	ldr	r2, [r4, #0]
 800be70:	bf18      	it	ne
 800be72:	2301      	movne	r3, #1
 800be74:	0692      	lsls	r2, r2, #26
 800be76:	d42b      	bmi.n	800bed0 <_printf_common+0xb0>
 800be78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800be7c:	4649      	mov	r1, r9
 800be7e:	4638      	mov	r0, r7
 800be80:	47c0      	blx	r8
 800be82:	3001      	adds	r0, #1
 800be84:	d01e      	beq.n	800bec4 <_printf_common+0xa4>
 800be86:	6823      	ldr	r3, [r4, #0]
 800be88:	6922      	ldr	r2, [r4, #16]
 800be8a:	f003 0306 	and.w	r3, r3, #6
 800be8e:	2b04      	cmp	r3, #4
 800be90:	bf02      	ittt	eq
 800be92:	68e5      	ldreq	r5, [r4, #12]
 800be94:	6833      	ldreq	r3, [r6, #0]
 800be96:	1aed      	subeq	r5, r5, r3
 800be98:	68a3      	ldr	r3, [r4, #8]
 800be9a:	bf0c      	ite	eq
 800be9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bea0:	2500      	movne	r5, #0
 800bea2:	4293      	cmp	r3, r2
 800bea4:	bfc4      	itt	gt
 800bea6:	1a9b      	subgt	r3, r3, r2
 800bea8:	18ed      	addgt	r5, r5, r3
 800beaa:	2600      	movs	r6, #0
 800beac:	341a      	adds	r4, #26
 800beae:	42b5      	cmp	r5, r6
 800beb0:	d11a      	bne.n	800bee8 <_printf_common+0xc8>
 800beb2:	2000      	movs	r0, #0
 800beb4:	e008      	b.n	800bec8 <_printf_common+0xa8>
 800beb6:	2301      	movs	r3, #1
 800beb8:	4652      	mov	r2, sl
 800beba:	4649      	mov	r1, r9
 800bebc:	4638      	mov	r0, r7
 800bebe:	47c0      	blx	r8
 800bec0:	3001      	adds	r0, #1
 800bec2:	d103      	bne.n	800becc <_printf_common+0xac>
 800bec4:	f04f 30ff 	mov.w	r0, #4294967295
 800bec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800becc:	3501      	adds	r5, #1
 800bece:	e7c6      	b.n	800be5e <_printf_common+0x3e>
 800bed0:	18e1      	adds	r1, r4, r3
 800bed2:	1c5a      	adds	r2, r3, #1
 800bed4:	2030      	movs	r0, #48	; 0x30
 800bed6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800beda:	4422      	add	r2, r4
 800bedc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bee0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bee4:	3302      	adds	r3, #2
 800bee6:	e7c7      	b.n	800be78 <_printf_common+0x58>
 800bee8:	2301      	movs	r3, #1
 800beea:	4622      	mov	r2, r4
 800beec:	4649      	mov	r1, r9
 800beee:	4638      	mov	r0, r7
 800bef0:	47c0      	blx	r8
 800bef2:	3001      	adds	r0, #1
 800bef4:	d0e6      	beq.n	800bec4 <_printf_common+0xa4>
 800bef6:	3601      	adds	r6, #1
 800bef8:	e7d9      	b.n	800beae <_printf_common+0x8e>
	...

0800befc <_printf_i>:
 800befc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf00:	7e0f      	ldrb	r7, [r1, #24]
 800bf02:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bf04:	2f78      	cmp	r7, #120	; 0x78
 800bf06:	4691      	mov	r9, r2
 800bf08:	4680      	mov	r8, r0
 800bf0a:	460c      	mov	r4, r1
 800bf0c:	469a      	mov	sl, r3
 800bf0e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bf12:	d807      	bhi.n	800bf24 <_printf_i+0x28>
 800bf14:	2f62      	cmp	r7, #98	; 0x62
 800bf16:	d80a      	bhi.n	800bf2e <_printf_i+0x32>
 800bf18:	2f00      	cmp	r7, #0
 800bf1a:	f000 80d4 	beq.w	800c0c6 <_printf_i+0x1ca>
 800bf1e:	2f58      	cmp	r7, #88	; 0x58
 800bf20:	f000 80c0 	beq.w	800c0a4 <_printf_i+0x1a8>
 800bf24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bf2c:	e03a      	b.n	800bfa4 <_printf_i+0xa8>
 800bf2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bf32:	2b15      	cmp	r3, #21
 800bf34:	d8f6      	bhi.n	800bf24 <_printf_i+0x28>
 800bf36:	a101      	add	r1, pc, #4	; (adr r1, 800bf3c <_printf_i+0x40>)
 800bf38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bf3c:	0800bf95 	.word	0x0800bf95
 800bf40:	0800bfa9 	.word	0x0800bfa9
 800bf44:	0800bf25 	.word	0x0800bf25
 800bf48:	0800bf25 	.word	0x0800bf25
 800bf4c:	0800bf25 	.word	0x0800bf25
 800bf50:	0800bf25 	.word	0x0800bf25
 800bf54:	0800bfa9 	.word	0x0800bfa9
 800bf58:	0800bf25 	.word	0x0800bf25
 800bf5c:	0800bf25 	.word	0x0800bf25
 800bf60:	0800bf25 	.word	0x0800bf25
 800bf64:	0800bf25 	.word	0x0800bf25
 800bf68:	0800c0ad 	.word	0x0800c0ad
 800bf6c:	0800bfd5 	.word	0x0800bfd5
 800bf70:	0800c067 	.word	0x0800c067
 800bf74:	0800bf25 	.word	0x0800bf25
 800bf78:	0800bf25 	.word	0x0800bf25
 800bf7c:	0800c0cf 	.word	0x0800c0cf
 800bf80:	0800bf25 	.word	0x0800bf25
 800bf84:	0800bfd5 	.word	0x0800bfd5
 800bf88:	0800bf25 	.word	0x0800bf25
 800bf8c:	0800bf25 	.word	0x0800bf25
 800bf90:	0800c06f 	.word	0x0800c06f
 800bf94:	682b      	ldr	r3, [r5, #0]
 800bf96:	1d1a      	adds	r2, r3, #4
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	602a      	str	r2, [r5, #0]
 800bf9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bfa0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	e09f      	b.n	800c0e8 <_printf_i+0x1ec>
 800bfa8:	6820      	ldr	r0, [r4, #0]
 800bfaa:	682b      	ldr	r3, [r5, #0]
 800bfac:	0607      	lsls	r7, r0, #24
 800bfae:	f103 0104 	add.w	r1, r3, #4
 800bfb2:	6029      	str	r1, [r5, #0]
 800bfb4:	d501      	bpl.n	800bfba <_printf_i+0xbe>
 800bfb6:	681e      	ldr	r6, [r3, #0]
 800bfb8:	e003      	b.n	800bfc2 <_printf_i+0xc6>
 800bfba:	0646      	lsls	r6, r0, #25
 800bfbc:	d5fb      	bpl.n	800bfb6 <_printf_i+0xba>
 800bfbe:	f9b3 6000 	ldrsh.w	r6, [r3]
 800bfc2:	2e00      	cmp	r6, #0
 800bfc4:	da03      	bge.n	800bfce <_printf_i+0xd2>
 800bfc6:	232d      	movs	r3, #45	; 0x2d
 800bfc8:	4276      	negs	r6, r6
 800bfca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bfce:	485a      	ldr	r0, [pc, #360]	; (800c138 <_printf_i+0x23c>)
 800bfd0:	230a      	movs	r3, #10
 800bfd2:	e012      	b.n	800bffa <_printf_i+0xfe>
 800bfd4:	682b      	ldr	r3, [r5, #0]
 800bfd6:	6820      	ldr	r0, [r4, #0]
 800bfd8:	1d19      	adds	r1, r3, #4
 800bfda:	6029      	str	r1, [r5, #0]
 800bfdc:	0605      	lsls	r5, r0, #24
 800bfde:	d501      	bpl.n	800bfe4 <_printf_i+0xe8>
 800bfe0:	681e      	ldr	r6, [r3, #0]
 800bfe2:	e002      	b.n	800bfea <_printf_i+0xee>
 800bfe4:	0641      	lsls	r1, r0, #25
 800bfe6:	d5fb      	bpl.n	800bfe0 <_printf_i+0xe4>
 800bfe8:	881e      	ldrh	r6, [r3, #0]
 800bfea:	4853      	ldr	r0, [pc, #332]	; (800c138 <_printf_i+0x23c>)
 800bfec:	2f6f      	cmp	r7, #111	; 0x6f
 800bfee:	bf0c      	ite	eq
 800bff0:	2308      	moveq	r3, #8
 800bff2:	230a      	movne	r3, #10
 800bff4:	2100      	movs	r1, #0
 800bff6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bffa:	6865      	ldr	r5, [r4, #4]
 800bffc:	60a5      	str	r5, [r4, #8]
 800bffe:	2d00      	cmp	r5, #0
 800c000:	bfa2      	ittt	ge
 800c002:	6821      	ldrge	r1, [r4, #0]
 800c004:	f021 0104 	bicge.w	r1, r1, #4
 800c008:	6021      	strge	r1, [r4, #0]
 800c00a:	b90e      	cbnz	r6, 800c010 <_printf_i+0x114>
 800c00c:	2d00      	cmp	r5, #0
 800c00e:	d04b      	beq.n	800c0a8 <_printf_i+0x1ac>
 800c010:	4615      	mov	r5, r2
 800c012:	fbb6 f1f3 	udiv	r1, r6, r3
 800c016:	fb03 6711 	mls	r7, r3, r1, r6
 800c01a:	5dc7      	ldrb	r7, [r0, r7]
 800c01c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c020:	4637      	mov	r7, r6
 800c022:	42bb      	cmp	r3, r7
 800c024:	460e      	mov	r6, r1
 800c026:	d9f4      	bls.n	800c012 <_printf_i+0x116>
 800c028:	2b08      	cmp	r3, #8
 800c02a:	d10b      	bne.n	800c044 <_printf_i+0x148>
 800c02c:	6823      	ldr	r3, [r4, #0]
 800c02e:	07de      	lsls	r6, r3, #31
 800c030:	d508      	bpl.n	800c044 <_printf_i+0x148>
 800c032:	6923      	ldr	r3, [r4, #16]
 800c034:	6861      	ldr	r1, [r4, #4]
 800c036:	4299      	cmp	r1, r3
 800c038:	bfde      	ittt	le
 800c03a:	2330      	movle	r3, #48	; 0x30
 800c03c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c040:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c044:	1b52      	subs	r2, r2, r5
 800c046:	6122      	str	r2, [r4, #16]
 800c048:	f8cd a000 	str.w	sl, [sp]
 800c04c:	464b      	mov	r3, r9
 800c04e:	aa03      	add	r2, sp, #12
 800c050:	4621      	mov	r1, r4
 800c052:	4640      	mov	r0, r8
 800c054:	f7ff fee4 	bl	800be20 <_printf_common>
 800c058:	3001      	adds	r0, #1
 800c05a:	d14a      	bne.n	800c0f2 <_printf_i+0x1f6>
 800c05c:	f04f 30ff 	mov.w	r0, #4294967295
 800c060:	b004      	add	sp, #16
 800c062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c066:	6823      	ldr	r3, [r4, #0]
 800c068:	f043 0320 	orr.w	r3, r3, #32
 800c06c:	6023      	str	r3, [r4, #0]
 800c06e:	4833      	ldr	r0, [pc, #204]	; (800c13c <_printf_i+0x240>)
 800c070:	2778      	movs	r7, #120	; 0x78
 800c072:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c076:	6823      	ldr	r3, [r4, #0]
 800c078:	6829      	ldr	r1, [r5, #0]
 800c07a:	061f      	lsls	r7, r3, #24
 800c07c:	f851 6b04 	ldr.w	r6, [r1], #4
 800c080:	d402      	bmi.n	800c088 <_printf_i+0x18c>
 800c082:	065f      	lsls	r7, r3, #25
 800c084:	bf48      	it	mi
 800c086:	b2b6      	uxthmi	r6, r6
 800c088:	07df      	lsls	r7, r3, #31
 800c08a:	bf48      	it	mi
 800c08c:	f043 0320 	orrmi.w	r3, r3, #32
 800c090:	6029      	str	r1, [r5, #0]
 800c092:	bf48      	it	mi
 800c094:	6023      	strmi	r3, [r4, #0]
 800c096:	b91e      	cbnz	r6, 800c0a0 <_printf_i+0x1a4>
 800c098:	6823      	ldr	r3, [r4, #0]
 800c09a:	f023 0320 	bic.w	r3, r3, #32
 800c09e:	6023      	str	r3, [r4, #0]
 800c0a0:	2310      	movs	r3, #16
 800c0a2:	e7a7      	b.n	800bff4 <_printf_i+0xf8>
 800c0a4:	4824      	ldr	r0, [pc, #144]	; (800c138 <_printf_i+0x23c>)
 800c0a6:	e7e4      	b.n	800c072 <_printf_i+0x176>
 800c0a8:	4615      	mov	r5, r2
 800c0aa:	e7bd      	b.n	800c028 <_printf_i+0x12c>
 800c0ac:	682b      	ldr	r3, [r5, #0]
 800c0ae:	6826      	ldr	r6, [r4, #0]
 800c0b0:	6961      	ldr	r1, [r4, #20]
 800c0b2:	1d18      	adds	r0, r3, #4
 800c0b4:	6028      	str	r0, [r5, #0]
 800c0b6:	0635      	lsls	r5, r6, #24
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	d501      	bpl.n	800c0c0 <_printf_i+0x1c4>
 800c0bc:	6019      	str	r1, [r3, #0]
 800c0be:	e002      	b.n	800c0c6 <_printf_i+0x1ca>
 800c0c0:	0670      	lsls	r0, r6, #25
 800c0c2:	d5fb      	bpl.n	800c0bc <_printf_i+0x1c0>
 800c0c4:	8019      	strh	r1, [r3, #0]
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	6123      	str	r3, [r4, #16]
 800c0ca:	4615      	mov	r5, r2
 800c0cc:	e7bc      	b.n	800c048 <_printf_i+0x14c>
 800c0ce:	682b      	ldr	r3, [r5, #0]
 800c0d0:	1d1a      	adds	r2, r3, #4
 800c0d2:	602a      	str	r2, [r5, #0]
 800c0d4:	681d      	ldr	r5, [r3, #0]
 800c0d6:	6862      	ldr	r2, [r4, #4]
 800c0d8:	2100      	movs	r1, #0
 800c0da:	4628      	mov	r0, r5
 800c0dc:	f7f4 f878 	bl	80001d0 <memchr>
 800c0e0:	b108      	cbz	r0, 800c0e6 <_printf_i+0x1ea>
 800c0e2:	1b40      	subs	r0, r0, r5
 800c0e4:	6060      	str	r0, [r4, #4]
 800c0e6:	6863      	ldr	r3, [r4, #4]
 800c0e8:	6123      	str	r3, [r4, #16]
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c0f0:	e7aa      	b.n	800c048 <_printf_i+0x14c>
 800c0f2:	6923      	ldr	r3, [r4, #16]
 800c0f4:	462a      	mov	r2, r5
 800c0f6:	4649      	mov	r1, r9
 800c0f8:	4640      	mov	r0, r8
 800c0fa:	47d0      	blx	sl
 800c0fc:	3001      	adds	r0, #1
 800c0fe:	d0ad      	beq.n	800c05c <_printf_i+0x160>
 800c100:	6823      	ldr	r3, [r4, #0]
 800c102:	079b      	lsls	r3, r3, #30
 800c104:	d413      	bmi.n	800c12e <_printf_i+0x232>
 800c106:	68e0      	ldr	r0, [r4, #12]
 800c108:	9b03      	ldr	r3, [sp, #12]
 800c10a:	4298      	cmp	r0, r3
 800c10c:	bfb8      	it	lt
 800c10e:	4618      	movlt	r0, r3
 800c110:	e7a6      	b.n	800c060 <_printf_i+0x164>
 800c112:	2301      	movs	r3, #1
 800c114:	4632      	mov	r2, r6
 800c116:	4649      	mov	r1, r9
 800c118:	4640      	mov	r0, r8
 800c11a:	47d0      	blx	sl
 800c11c:	3001      	adds	r0, #1
 800c11e:	d09d      	beq.n	800c05c <_printf_i+0x160>
 800c120:	3501      	adds	r5, #1
 800c122:	68e3      	ldr	r3, [r4, #12]
 800c124:	9903      	ldr	r1, [sp, #12]
 800c126:	1a5b      	subs	r3, r3, r1
 800c128:	42ab      	cmp	r3, r5
 800c12a:	dcf2      	bgt.n	800c112 <_printf_i+0x216>
 800c12c:	e7eb      	b.n	800c106 <_printf_i+0x20a>
 800c12e:	2500      	movs	r5, #0
 800c130:	f104 0619 	add.w	r6, r4, #25
 800c134:	e7f5      	b.n	800c122 <_printf_i+0x226>
 800c136:	bf00      	nop
 800c138:	0800f4c6 	.word	0x0800f4c6
 800c13c:	0800f4d7 	.word	0x0800f4d7

0800c140 <std>:
 800c140:	2300      	movs	r3, #0
 800c142:	b510      	push	{r4, lr}
 800c144:	4604      	mov	r4, r0
 800c146:	e9c0 3300 	strd	r3, r3, [r0]
 800c14a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c14e:	6083      	str	r3, [r0, #8]
 800c150:	8181      	strh	r1, [r0, #12]
 800c152:	6643      	str	r3, [r0, #100]	; 0x64
 800c154:	81c2      	strh	r2, [r0, #14]
 800c156:	6183      	str	r3, [r0, #24]
 800c158:	4619      	mov	r1, r3
 800c15a:	2208      	movs	r2, #8
 800c15c:	305c      	adds	r0, #92	; 0x5c
 800c15e:	f000 f906 	bl	800c36e <memset>
 800c162:	4b0d      	ldr	r3, [pc, #52]	; (800c198 <std+0x58>)
 800c164:	6263      	str	r3, [r4, #36]	; 0x24
 800c166:	4b0d      	ldr	r3, [pc, #52]	; (800c19c <std+0x5c>)
 800c168:	62a3      	str	r3, [r4, #40]	; 0x28
 800c16a:	4b0d      	ldr	r3, [pc, #52]	; (800c1a0 <std+0x60>)
 800c16c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c16e:	4b0d      	ldr	r3, [pc, #52]	; (800c1a4 <std+0x64>)
 800c170:	6323      	str	r3, [r4, #48]	; 0x30
 800c172:	4b0d      	ldr	r3, [pc, #52]	; (800c1a8 <std+0x68>)
 800c174:	6224      	str	r4, [r4, #32]
 800c176:	429c      	cmp	r4, r3
 800c178:	d006      	beq.n	800c188 <std+0x48>
 800c17a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800c17e:	4294      	cmp	r4, r2
 800c180:	d002      	beq.n	800c188 <std+0x48>
 800c182:	33d0      	adds	r3, #208	; 0xd0
 800c184:	429c      	cmp	r4, r3
 800c186:	d105      	bne.n	800c194 <std+0x54>
 800c188:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c18c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c190:	f000 b96a 	b.w	800c468 <__retarget_lock_init_recursive>
 800c194:	bd10      	pop	{r4, pc}
 800c196:	bf00      	nop
 800c198:	0800c2e9 	.word	0x0800c2e9
 800c19c:	0800c30b 	.word	0x0800c30b
 800c1a0:	0800c343 	.word	0x0800c343
 800c1a4:	0800c367 	.word	0x0800c367
 800c1a8:	200021b8 	.word	0x200021b8

0800c1ac <stdio_exit_handler>:
 800c1ac:	4a02      	ldr	r2, [pc, #8]	; (800c1b8 <stdio_exit_handler+0xc>)
 800c1ae:	4903      	ldr	r1, [pc, #12]	; (800c1bc <stdio_exit_handler+0x10>)
 800c1b0:	4803      	ldr	r0, [pc, #12]	; (800c1c0 <stdio_exit_handler+0x14>)
 800c1b2:	f000 b869 	b.w	800c288 <_fwalk_sglue>
 800c1b6:	bf00      	nop
 800c1b8:	20000104 	.word	0x20000104
 800c1bc:	0800ddf1 	.word	0x0800ddf1
 800c1c0:	20000110 	.word	0x20000110

0800c1c4 <cleanup_stdio>:
 800c1c4:	6841      	ldr	r1, [r0, #4]
 800c1c6:	4b0c      	ldr	r3, [pc, #48]	; (800c1f8 <cleanup_stdio+0x34>)
 800c1c8:	4299      	cmp	r1, r3
 800c1ca:	b510      	push	{r4, lr}
 800c1cc:	4604      	mov	r4, r0
 800c1ce:	d001      	beq.n	800c1d4 <cleanup_stdio+0x10>
 800c1d0:	f001 fe0e 	bl	800ddf0 <_fflush_r>
 800c1d4:	68a1      	ldr	r1, [r4, #8]
 800c1d6:	4b09      	ldr	r3, [pc, #36]	; (800c1fc <cleanup_stdio+0x38>)
 800c1d8:	4299      	cmp	r1, r3
 800c1da:	d002      	beq.n	800c1e2 <cleanup_stdio+0x1e>
 800c1dc:	4620      	mov	r0, r4
 800c1de:	f001 fe07 	bl	800ddf0 <_fflush_r>
 800c1e2:	68e1      	ldr	r1, [r4, #12]
 800c1e4:	4b06      	ldr	r3, [pc, #24]	; (800c200 <cleanup_stdio+0x3c>)
 800c1e6:	4299      	cmp	r1, r3
 800c1e8:	d004      	beq.n	800c1f4 <cleanup_stdio+0x30>
 800c1ea:	4620      	mov	r0, r4
 800c1ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1f0:	f001 bdfe 	b.w	800ddf0 <_fflush_r>
 800c1f4:	bd10      	pop	{r4, pc}
 800c1f6:	bf00      	nop
 800c1f8:	200021b8 	.word	0x200021b8
 800c1fc:	20002220 	.word	0x20002220
 800c200:	20002288 	.word	0x20002288

0800c204 <global_stdio_init.part.0>:
 800c204:	b510      	push	{r4, lr}
 800c206:	4b0b      	ldr	r3, [pc, #44]	; (800c234 <global_stdio_init.part.0+0x30>)
 800c208:	4c0b      	ldr	r4, [pc, #44]	; (800c238 <global_stdio_init.part.0+0x34>)
 800c20a:	4a0c      	ldr	r2, [pc, #48]	; (800c23c <global_stdio_init.part.0+0x38>)
 800c20c:	601a      	str	r2, [r3, #0]
 800c20e:	4620      	mov	r0, r4
 800c210:	2200      	movs	r2, #0
 800c212:	2104      	movs	r1, #4
 800c214:	f7ff ff94 	bl	800c140 <std>
 800c218:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c21c:	2201      	movs	r2, #1
 800c21e:	2109      	movs	r1, #9
 800c220:	f7ff ff8e 	bl	800c140 <std>
 800c224:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c228:	2202      	movs	r2, #2
 800c22a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c22e:	2112      	movs	r1, #18
 800c230:	f7ff bf86 	b.w	800c140 <std>
 800c234:	200022f0 	.word	0x200022f0
 800c238:	200021b8 	.word	0x200021b8
 800c23c:	0800c1ad 	.word	0x0800c1ad

0800c240 <__sfp_lock_acquire>:
 800c240:	4801      	ldr	r0, [pc, #4]	; (800c248 <__sfp_lock_acquire+0x8>)
 800c242:	f000 b912 	b.w	800c46a <__retarget_lock_acquire_recursive>
 800c246:	bf00      	nop
 800c248:	200022f9 	.word	0x200022f9

0800c24c <__sfp_lock_release>:
 800c24c:	4801      	ldr	r0, [pc, #4]	; (800c254 <__sfp_lock_release+0x8>)
 800c24e:	f000 b90d 	b.w	800c46c <__retarget_lock_release_recursive>
 800c252:	bf00      	nop
 800c254:	200022f9 	.word	0x200022f9

0800c258 <__sinit>:
 800c258:	b510      	push	{r4, lr}
 800c25a:	4604      	mov	r4, r0
 800c25c:	f7ff fff0 	bl	800c240 <__sfp_lock_acquire>
 800c260:	6a23      	ldr	r3, [r4, #32]
 800c262:	b11b      	cbz	r3, 800c26c <__sinit+0x14>
 800c264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c268:	f7ff bff0 	b.w	800c24c <__sfp_lock_release>
 800c26c:	4b04      	ldr	r3, [pc, #16]	; (800c280 <__sinit+0x28>)
 800c26e:	6223      	str	r3, [r4, #32]
 800c270:	4b04      	ldr	r3, [pc, #16]	; (800c284 <__sinit+0x2c>)
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d1f5      	bne.n	800c264 <__sinit+0xc>
 800c278:	f7ff ffc4 	bl	800c204 <global_stdio_init.part.0>
 800c27c:	e7f2      	b.n	800c264 <__sinit+0xc>
 800c27e:	bf00      	nop
 800c280:	0800c1c5 	.word	0x0800c1c5
 800c284:	200022f0 	.word	0x200022f0

0800c288 <_fwalk_sglue>:
 800c288:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c28c:	4607      	mov	r7, r0
 800c28e:	4688      	mov	r8, r1
 800c290:	4614      	mov	r4, r2
 800c292:	2600      	movs	r6, #0
 800c294:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c298:	f1b9 0901 	subs.w	r9, r9, #1
 800c29c:	d505      	bpl.n	800c2aa <_fwalk_sglue+0x22>
 800c29e:	6824      	ldr	r4, [r4, #0]
 800c2a0:	2c00      	cmp	r4, #0
 800c2a2:	d1f7      	bne.n	800c294 <_fwalk_sglue+0xc>
 800c2a4:	4630      	mov	r0, r6
 800c2a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2aa:	89ab      	ldrh	r3, [r5, #12]
 800c2ac:	2b01      	cmp	r3, #1
 800c2ae:	d907      	bls.n	800c2c0 <_fwalk_sglue+0x38>
 800c2b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c2b4:	3301      	adds	r3, #1
 800c2b6:	d003      	beq.n	800c2c0 <_fwalk_sglue+0x38>
 800c2b8:	4629      	mov	r1, r5
 800c2ba:	4638      	mov	r0, r7
 800c2bc:	47c0      	blx	r8
 800c2be:	4306      	orrs	r6, r0
 800c2c0:	3568      	adds	r5, #104	; 0x68
 800c2c2:	e7e9      	b.n	800c298 <_fwalk_sglue+0x10>

0800c2c4 <iprintf>:
 800c2c4:	b40f      	push	{r0, r1, r2, r3}
 800c2c6:	b507      	push	{r0, r1, r2, lr}
 800c2c8:	4906      	ldr	r1, [pc, #24]	; (800c2e4 <iprintf+0x20>)
 800c2ca:	ab04      	add	r3, sp, #16
 800c2cc:	6808      	ldr	r0, [r1, #0]
 800c2ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2d2:	6881      	ldr	r1, [r0, #8]
 800c2d4:	9301      	str	r3, [sp, #4]
 800c2d6:	f001 fbeb 	bl	800dab0 <_vfiprintf_r>
 800c2da:	b003      	add	sp, #12
 800c2dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c2e0:	b004      	add	sp, #16
 800c2e2:	4770      	bx	lr
 800c2e4:	2000015c 	.word	0x2000015c

0800c2e8 <__sread>:
 800c2e8:	b510      	push	{r4, lr}
 800c2ea:	460c      	mov	r4, r1
 800c2ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2f0:	f000 f86c 	bl	800c3cc <_read_r>
 800c2f4:	2800      	cmp	r0, #0
 800c2f6:	bfab      	itete	ge
 800c2f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c2fa:	89a3      	ldrhlt	r3, [r4, #12]
 800c2fc:	181b      	addge	r3, r3, r0
 800c2fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c302:	bfac      	ite	ge
 800c304:	6563      	strge	r3, [r4, #84]	; 0x54
 800c306:	81a3      	strhlt	r3, [r4, #12]
 800c308:	bd10      	pop	{r4, pc}

0800c30a <__swrite>:
 800c30a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c30e:	461f      	mov	r7, r3
 800c310:	898b      	ldrh	r3, [r1, #12]
 800c312:	05db      	lsls	r3, r3, #23
 800c314:	4605      	mov	r5, r0
 800c316:	460c      	mov	r4, r1
 800c318:	4616      	mov	r6, r2
 800c31a:	d505      	bpl.n	800c328 <__swrite+0x1e>
 800c31c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c320:	2302      	movs	r3, #2
 800c322:	2200      	movs	r2, #0
 800c324:	f000 f840 	bl	800c3a8 <_lseek_r>
 800c328:	89a3      	ldrh	r3, [r4, #12]
 800c32a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c32e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c332:	81a3      	strh	r3, [r4, #12]
 800c334:	4632      	mov	r2, r6
 800c336:	463b      	mov	r3, r7
 800c338:	4628      	mov	r0, r5
 800c33a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c33e:	f000 b857 	b.w	800c3f0 <_write_r>

0800c342 <__sseek>:
 800c342:	b510      	push	{r4, lr}
 800c344:	460c      	mov	r4, r1
 800c346:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c34a:	f000 f82d 	bl	800c3a8 <_lseek_r>
 800c34e:	1c43      	adds	r3, r0, #1
 800c350:	89a3      	ldrh	r3, [r4, #12]
 800c352:	bf15      	itete	ne
 800c354:	6560      	strne	r0, [r4, #84]	; 0x54
 800c356:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c35a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c35e:	81a3      	strheq	r3, [r4, #12]
 800c360:	bf18      	it	ne
 800c362:	81a3      	strhne	r3, [r4, #12]
 800c364:	bd10      	pop	{r4, pc}

0800c366 <__sclose>:
 800c366:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c36a:	f000 b80d 	b.w	800c388 <_close_r>

0800c36e <memset>:
 800c36e:	4402      	add	r2, r0
 800c370:	4603      	mov	r3, r0
 800c372:	4293      	cmp	r3, r2
 800c374:	d100      	bne.n	800c378 <memset+0xa>
 800c376:	4770      	bx	lr
 800c378:	f803 1b01 	strb.w	r1, [r3], #1
 800c37c:	e7f9      	b.n	800c372 <memset+0x4>
	...

0800c380 <_localeconv_r>:
 800c380:	4800      	ldr	r0, [pc, #0]	; (800c384 <_localeconv_r+0x4>)
 800c382:	4770      	bx	lr
 800c384:	20000250 	.word	0x20000250

0800c388 <_close_r>:
 800c388:	b538      	push	{r3, r4, r5, lr}
 800c38a:	4d06      	ldr	r5, [pc, #24]	; (800c3a4 <_close_r+0x1c>)
 800c38c:	2300      	movs	r3, #0
 800c38e:	4604      	mov	r4, r0
 800c390:	4608      	mov	r0, r1
 800c392:	602b      	str	r3, [r5, #0]
 800c394:	f7f6 f811 	bl	80023ba <_close>
 800c398:	1c43      	adds	r3, r0, #1
 800c39a:	d102      	bne.n	800c3a2 <_close_r+0x1a>
 800c39c:	682b      	ldr	r3, [r5, #0]
 800c39e:	b103      	cbz	r3, 800c3a2 <_close_r+0x1a>
 800c3a0:	6023      	str	r3, [r4, #0]
 800c3a2:	bd38      	pop	{r3, r4, r5, pc}
 800c3a4:	200022f4 	.word	0x200022f4

0800c3a8 <_lseek_r>:
 800c3a8:	b538      	push	{r3, r4, r5, lr}
 800c3aa:	4d07      	ldr	r5, [pc, #28]	; (800c3c8 <_lseek_r+0x20>)
 800c3ac:	4604      	mov	r4, r0
 800c3ae:	4608      	mov	r0, r1
 800c3b0:	4611      	mov	r1, r2
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	602a      	str	r2, [r5, #0]
 800c3b6:	461a      	mov	r2, r3
 800c3b8:	f7f6 f826 	bl	8002408 <_lseek>
 800c3bc:	1c43      	adds	r3, r0, #1
 800c3be:	d102      	bne.n	800c3c6 <_lseek_r+0x1e>
 800c3c0:	682b      	ldr	r3, [r5, #0]
 800c3c2:	b103      	cbz	r3, 800c3c6 <_lseek_r+0x1e>
 800c3c4:	6023      	str	r3, [r4, #0]
 800c3c6:	bd38      	pop	{r3, r4, r5, pc}
 800c3c8:	200022f4 	.word	0x200022f4

0800c3cc <_read_r>:
 800c3cc:	b538      	push	{r3, r4, r5, lr}
 800c3ce:	4d07      	ldr	r5, [pc, #28]	; (800c3ec <_read_r+0x20>)
 800c3d0:	4604      	mov	r4, r0
 800c3d2:	4608      	mov	r0, r1
 800c3d4:	4611      	mov	r1, r2
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	602a      	str	r2, [r5, #0]
 800c3da:	461a      	mov	r2, r3
 800c3dc:	f7f5 ffd0 	bl	8002380 <_read>
 800c3e0:	1c43      	adds	r3, r0, #1
 800c3e2:	d102      	bne.n	800c3ea <_read_r+0x1e>
 800c3e4:	682b      	ldr	r3, [r5, #0]
 800c3e6:	b103      	cbz	r3, 800c3ea <_read_r+0x1e>
 800c3e8:	6023      	str	r3, [r4, #0]
 800c3ea:	bd38      	pop	{r3, r4, r5, pc}
 800c3ec:	200022f4 	.word	0x200022f4

0800c3f0 <_write_r>:
 800c3f0:	b538      	push	{r3, r4, r5, lr}
 800c3f2:	4d07      	ldr	r5, [pc, #28]	; (800c410 <_write_r+0x20>)
 800c3f4:	4604      	mov	r4, r0
 800c3f6:	4608      	mov	r0, r1
 800c3f8:	4611      	mov	r1, r2
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	602a      	str	r2, [r5, #0]
 800c3fe:	461a      	mov	r2, r3
 800c400:	f7f5 fcb0 	bl	8001d64 <_write>
 800c404:	1c43      	adds	r3, r0, #1
 800c406:	d102      	bne.n	800c40e <_write_r+0x1e>
 800c408:	682b      	ldr	r3, [r5, #0]
 800c40a:	b103      	cbz	r3, 800c40e <_write_r+0x1e>
 800c40c:	6023      	str	r3, [r4, #0]
 800c40e:	bd38      	pop	{r3, r4, r5, pc}
 800c410:	200022f4 	.word	0x200022f4

0800c414 <__errno>:
 800c414:	4b01      	ldr	r3, [pc, #4]	; (800c41c <__errno+0x8>)
 800c416:	6818      	ldr	r0, [r3, #0]
 800c418:	4770      	bx	lr
 800c41a:	bf00      	nop
 800c41c:	2000015c 	.word	0x2000015c

0800c420 <__libc_init_array>:
 800c420:	b570      	push	{r4, r5, r6, lr}
 800c422:	4d0d      	ldr	r5, [pc, #52]	; (800c458 <__libc_init_array+0x38>)
 800c424:	4c0d      	ldr	r4, [pc, #52]	; (800c45c <__libc_init_array+0x3c>)
 800c426:	1b64      	subs	r4, r4, r5
 800c428:	10a4      	asrs	r4, r4, #2
 800c42a:	2600      	movs	r6, #0
 800c42c:	42a6      	cmp	r6, r4
 800c42e:	d109      	bne.n	800c444 <__libc_init_array+0x24>
 800c430:	4d0b      	ldr	r5, [pc, #44]	; (800c460 <__libc_init_array+0x40>)
 800c432:	4c0c      	ldr	r4, [pc, #48]	; (800c464 <__libc_init_array+0x44>)
 800c434:	f002 fff6 	bl	800f424 <_init>
 800c438:	1b64      	subs	r4, r4, r5
 800c43a:	10a4      	asrs	r4, r4, #2
 800c43c:	2600      	movs	r6, #0
 800c43e:	42a6      	cmp	r6, r4
 800c440:	d105      	bne.n	800c44e <__libc_init_array+0x2e>
 800c442:	bd70      	pop	{r4, r5, r6, pc}
 800c444:	f855 3b04 	ldr.w	r3, [r5], #4
 800c448:	4798      	blx	r3
 800c44a:	3601      	adds	r6, #1
 800c44c:	e7ee      	b.n	800c42c <__libc_init_array+0xc>
 800c44e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c452:	4798      	blx	r3
 800c454:	3601      	adds	r6, #1
 800c456:	e7f2      	b.n	800c43e <__libc_init_array+0x1e>
 800c458:	0800f8a0 	.word	0x0800f8a0
 800c45c:	0800f8a0 	.word	0x0800f8a0
 800c460:	0800f8a0 	.word	0x0800f8a0
 800c464:	0800f8a4 	.word	0x0800f8a4

0800c468 <__retarget_lock_init_recursive>:
 800c468:	4770      	bx	lr

0800c46a <__retarget_lock_acquire_recursive>:
 800c46a:	4770      	bx	lr

0800c46c <__retarget_lock_release_recursive>:
 800c46c:	4770      	bx	lr

0800c46e <quorem>:
 800c46e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c472:	6903      	ldr	r3, [r0, #16]
 800c474:	690c      	ldr	r4, [r1, #16]
 800c476:	42a3      	cmp	r3, r4
 800c478:	4607      	mov	r7, r0
 800c47a:	db7e      	blt.n	800c57a <quorem+0x10c>
 800c47c:	3c01      	subs	r4, #1
 800c47e:	f101 0814 	add.w	r8, r1, #20
 800c482:	f100 0514 	add.w	r5, r0, #20
 800c486:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c48a:	9301      	str	r3, [sp, #4]
 800c48c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c490:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c494:	3301      	adds	r3, #1
 800c496:	429a      	cmp	r2, r3
 800c498:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c49c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c4a0:	fbb2 f6f3 	udiv	r6, r2, r3
 800c4a4:	d331      	bcc.n	800c50a <quorem+0x9c>
 800c4a6:	f04f 0e00 	mov.w	lr, #0
 800c4aa:	4640      	mov	r0, r8
 800c4ac:	46ac      	mov	ip, r5
 800c4ae:	46f2      	mov	sl, lr
 800c4b0:	f850 2b04 	ldr.w	r2, [r0], #4
 800c4b4:	b293      	uxth	r3, r2
 800c4b6:	fb06 e303 	mla	r3, r6, r3, lr
 800c4ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c4be:	0c1a      	lsrs	r2, r3, #16
 800c4c0:	b29b      	uxth	r3, r3
 800c4c2:	ebaa 0303 	sub.w	r3, sl, r3
 800c4c6:	f8dc a000 	ldr.w	sl, [ip]
 800c4ca:	fa13 f38a 	uxtah	r3, r3, sl
 800c4ce:	fb06 220e 	mla	r2, r6, lr, r2
 800c4d2:	9300      	str	r3, [sp, #0]
 800c4d4:	9b00      	ldr	r3, [sp, #0]
 800c4d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c4da:	b292      	uxth	r2, r2
 800c4dc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c4e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c4e4:	f8bd 3000 	ldrh.w	r3, [sp]
 800c4e8:	4581      	cmp	r9, r0
 800c4ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c4ee:	f84c 3b04 	str.w	r3, [ip], #4
 800c4f2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c4f6:	d2db      	bcs.n	800c4b0 <quorem+0x42>
 800c4f8:	f855 300b 	ldr.w	r3, [r5, fp]
 800c4fc:	b92b      	cbnz	r3, 800c50a <quorem+0x9c>
 800c4fe:	9b01      	ldr	r3, [sp, #4]
 800c500:	3b04      	subs	r3, #4
 800c502:	429d      	cmp	r5, r3
 800c504:	461a      	mov	r2, r3
 800c506:	d32c      	bcc.n	800c562 <quorem+0xf4>
 800c508:	613c      	str	r4, [r7, #16]
 800c50a:	4638      	mov	r0, r7
 800c50c:	f001 f9a6 	bl	800d85c <__mcmp>
 800c510:	2800      	cmp	r0, #0
 800c512:	db22      	blt.n	800c55a <quorem+0xec>
 800c514:	3601      	adds	r6, #1
 800c516:	4629      	mov	r1, r5
 800c518:	2000      	movs	r0, #0
 800c51a:	f858 2b04 	ldr.w	r2, [r8], #4
 800c51e:	f8d1 c000 	ldr.w	ip, [r1]
 800c522:	b293      	uxth	r3, r2
 800c524:	1ac3      	subs	r3, r0, r3
 800c526:	0c12      	lsrs	r2, r2, #16
 800c528:	fa13 f38c 	uxtah	r3, r3, ip
 800c52c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c530:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c534:	b29b      	uxth	r3, r3
 800c536:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c53a:	45c1      	cmp	r9, r8
 800c53c:	f841 3b04 	str.w	r3, [r1], #4
 800c540:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c544:	d2e9      	bcs.n	800c51a <quorem+0xac>
 800c546:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c54a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c54e:	b922      	cbnz	r2, 800c55a <quorem+0xec>
 800c550:	3b04      	subs	r3, #4
 800c552:	429d      	cmp	r5, r3
 800c554:	461a      	mov	r2, r3
 800c556:	d30a      	bcc.n	800c56e <quorem+0x100>
 800c558:	613c      	str	r4, [r7, #16]
 800c55a:	4630      	mov	r0, r6
 800c55c:	b003      	add	sp, #12
 800c55e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c562:	6812      	ldr	r2, [r2, #0]
 800c564:	3b04      	subs	r3, #4
 800c566:	2a00      	cmp	r2, #0
 800c568:	d1ce      	bne.n	800c508 <quorem+0x9a>
 800c56a:	3c01      	subs	r4, #1
 800c56c:	e7c9      	b.n	800c502 <quorem+0x94>
 800c56e:	6812      	ldr	r2, [r2, #0]
 800c570:	3b04      	subs	r3, #4
 800c572:	2a00      	cmp	r2, #0
 800c574:	d1f0      	bne.n	800c558 <quorem+0xea>
 800c576:	3c01      	subs	r4, #1
 800c578:	e7eb      	b.n	800c552 <quorem+0xe4>
 800c57a:	2000      	movs	r0, #0
 800c57c:	e7ee      	b.n	800c55c <quorem+0xee>
	...

0800c580 <_dtoa_r>:
 800c580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c584:	ed2d 8b04 	vpush	{d8-d9}
 800c588:	69c5      	ldr	r5, [r0, #28]
 800c58a:	b093      	sub	sp, #76	; 0x4c
 800c58c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c590:	ec57 6b10 	vmov	r6, r7, d0
 800c594:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c598:	9107      	str	r1, [sp, #28]
 800c59a:	4604      	mov	r4, r0
 800c59c:	920a      	str	r2, [sp, #40]	; 0x28
 800c59e:	930d      	str	r3, [sp, #52]	; 0x34
 800c5a0:	b975      	cbnz	r5, 800c5c0 <_dtoa_r+0x40>
 800c5a2:	2010      	movs	r0, #16
 800c5a4:	f000 fe2a 	bl	800d1fc <malloc>
 800c5a8:	4602      	mov	r2, r0
 800c5aa:	61e0      	str	r0, [r4, #28]
 800c5ac:	b920      	cbnz	r0, 800c5b8 <_dtoa_r+0x38>
 800c5ae:	4bae      	ldr	r3, [pc, #696]	; (800c868 <_dtoa_r+0x2e8>)
 800c5b0:	21ef      	movs	r1, #239	; 0xef
 800c5b2:	48ae      	ldr	r0, [pc, #696]	; (800c86c <_dtoa_r+0x2ec>)
 800c5b4:	f001 fcf8 	bl	800dfa8 <__assert_func>
 800c5b8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c5bc:	6005      	str	r5, [r0, #0]
 800c5be:	60c5      	str	r5, [r0, #12]
 800c5c0:	69e3      	ldr	r3, [r4, #28]
 800c5c2:	6819      	ldr	r1, [r3, #0]
 800c5c4:	b151      	cbz	r1, 800c5dc <_dtoa_r+0x5c>
 800c5c6:	685a      	ldr	r2, [r3, #4]
 800c5c8:	604a      	str	r2, [r1, #4]
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	4093      	lsls	r3, r2
 800c5ce:	608b      	str	r3, [r1, #8]
 800c5d0:	4620      	mov	r0, r4
 800c5d2:	f000 ff07 	bl	800d3e4 <_Bfree>
 800c5d6:	69e3      	ldr	r3, [r4, #28]
 800c5d8:	2200      	movs	r2, #0
 800c5da:	601a      	str	r2, [r3, #0]
 800c5dc:	1e3b      	subs	r3, r7, #0
 800c5de:	bfbb      	ittet	lt
 800c5e0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c5e4:	9303      	strlt	r3, [sp, #12]
 800c5e6:	2300      	movge	r3, #0
 800c5e8:	2201      	movlt	r2, #1
 800c5ea:	bfac      	ite	ge
 800c5ec:	f8c8 3000 	strge.w	r3, [r8]
 800c5f0:	f8c8 2000 	strlt.w	r2, [r8]
 800c5f4:	4b9e      	ldr	r3, [pc, #632]	; (800c870 <_dtoa_r+0x2f0>)
 800c5f6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c5fa:	ea33 0308 	bics.w	r3, r3, r8
 800c5fe:	d11b      	bne.n	800c638 <_dtoa_r+0xb8>
 800c600:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c602:	f242 730f 	movw	r3, #9999	; 0x270f
 800c606:	6013      	str	r3, [r2, #0]
 800c608:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c60c:	4333      	orrs	r3, r6
 800c60e:	f000 8593 	beq.w	800d138 <_dtoa_r+0xbb8>
 800c612:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c614:	b963      	cbnz	r3, 800c630 <_dtoa_r+0xb0>
 800c616:	4b97      	ldr	r3, [pc, #604]	; (800c874 <_dtoa_r+0x2f4>)
 800c618:	e027      	b.n	800c66a <_dtoa_r+0xea>
 800c61a:	4b97      	ldr	r3, [pc, #604]	; (800c878 <_dtoa_r+0x2f8>)
 800c61c:	9300      	str	r3, [sp, #0]
 800c61e:	3308      	adds	r3, #8
 800c620:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c622:	6013      	str	r3, [r2, #0]
 800c624:	9800      	ldr	r0, [sp, #0]
 800c626:	b013      	add	sp, #76	; 0x4c
 800c628:	ecbd 8b04 	vpop	{d8-d9}
 800c62c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c630:	4b90      	ldr	r3, [pc, #576]	; (800c874 <_dtoa_r+0x2f4>)
 800c632:	9300      	str	r3, [sp, #0]
 800c634:	3303      	adds	r3, #3
 800c636:	e7f3      	b.n	800c620 <_dtoa_r+0xa0>
 800c638:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c63c:	2200      	movs	r2, #0
 800c63e:	ec51 0b17 	vmov	r0, r1, d7
 800c642:	eeb0 8a47 	vmov.f32	s16, s14
 800c646:	eef0 8a67 	vmov.f32	s17, s15
 800c64a:	2300      	movs	r3, #0
 800c64c:	f7f4 fa3c 	bl	8000ac8 <__aeabi_dcmpeq>
 800c650:	4681      	mov	r9, r0
 800c652:	b160      	cbz	r0, 800c66e <_dtoa_r+0xee>
 800c654:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c656:	2301      	movs	r3, #1
 800c658:	6013      	str	r3, [r2, #0]
 800c65a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	f000 8568 	beq.w	800d132 <_dtoa_r+0xbb2>
 800c662:	4b86      	ldr	r3, [pc, #536]	; (800c87c <_dtoa_r+0x2fc>)
 800c664:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c666:	6013      	str	r3, [r2, #0]
 800c668:	3b01      	subs	r3, #1
 800c66a:	9300      	str	r3, [sp, #0]
 800c66c:	e7da      	b.n	800c624 <_dtoa_r+0xa4>
 800c66e:	aa10      	add	r2, sp, #64	; 0x40
 800c670:	a911      	add	r1, sp, #68	; 0x44
 800c672:	4620      	mov	r0, r4
 800c674:	eeb0 0a48 	vmov.f32	s0, s16
 800c678:	eef0 0a68 	vmov.f32	s1, s17
 800c67c:	f001 f994 	bl	800d9a8 <__d2b>
 800c680:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c684:	4682      	mov	sl, r0
 800c686:	2d00      	cmp	r5, #0
 800c688:	d07f      	beq.n	800c78a <_dtoa_r+0x20a>
 800c68a:	ee18 3a90 	vmov	r3, s17
 800c68e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c692:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c696:	ec51 0b18 	vmov	r0, r1, d8
 800c69a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c69e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c6a2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c6a6:	4619      	mov	r1, r3
 800c6a8:	2200      	movs	r2, #0
 800c6aa:	4b75      	ldr	r3, [pc, #468]	; (800c880 <_dtoa_r+0x300>)
 800c6ac:	f7f3 fdec 	bl	8000288 <__aeabi_dsub>
 800c6b0:	a367      	add	r3, pc, #412	; (adr r3, 800c850 <_dtoa_r+0x2d0>)
 800c6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b6:	f7f3 ff9f 	bl	80005f8 <__aeabi_dmul>
 800c6ba:	a367      	add	r3, pc, #412	; (adr r3, 800c858 <_dtoa_r+0x2d8>)
 800c6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6c0:	f7f3 fde4 	bl	800028c <__adddf3>
 800c6c4:	4606      	mov	r6, r0
 800c6c6:	4628      	mov	r0, r5
 800c6c8:	460f      	mov	r7, r1
 800c6ca:	f7f3 ff2b 	bl	8000524 <__aeabi_i2d>
 800c6ce:	a364      	add	r3, pc, #400	; (adr r3, 800c860 <_dtoa_r+0x2e0>)
 800c6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d4:	f7f3 ff90 	bl	80005f8 <__aeabi_dmul>
 800c6d8:	4602      	mov	r2, r0
 800c6da:	460b      	mov	r3, r1
 800c6dc:	4630      	mov	r0, r6
 800c6de:	4639      	mov	r1, r7
 800c6e0:	f7f3 fdd4 	bl	800028c <__adddf3>
 800c6e4:	4606      	mov	r6, r0
 800c6e6:	460f      	mov	r7, r1
 800c6e8:	f7f4 fa36 	bl	8000b58 <__aeabi_d2iz>
 800c6ec:	2200      	movs	r2, #0
 800c6ee:	4683      	mov	fp, r0
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	4630      	mov	r0, r6
 800c6f4:	4639      	mov	r1, r7
 800c6f6:	f7f4 f9f1 	bl	8000adc <__aeabi_dcmplt>
 800c6fa:	b148      	cbz	r0, 800c710 <_dtoa_r+0x190>
 800c6fc:	4658      	mov	r0, fp
 800c6fe:	f7f3 ff11 	bl	8000524 <__aeabi_i2d>
 800c702:	4632      	mov	r2, r6
 800c704:	463b      	mov	r3, r7
 800c706:	f7f4 f9df 	bl	8000ac8 <__aeabi_dcmpeq>
 800c70a:	b908      	cbnz	r0, 800c710 <_dtoa_r+0x190>
 800c70c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c710:	f1bb 0f16 	cmp.w	fp, #22
 800c714:	d857      	bhi.n	800c7c6 <_dtoa_r+0x246>
 800c716:	4b5b      	ldr	r3, [pc, #364]	; (800c884 <_dtoa_r+0x304>)
 800c718:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c720:	ec51 0b18 	vmov	r0, r1, d8
 800c724:	f7f4 f9da 	bl	8000adc <__aeabi_dcmplt>
 800c728:	2800      	cmp	r0, #0
 800c72a:	d04e      	beq.n	800c7ca <_dtoa_r+0x24a>
 800c72c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c730:	2300      	movs	r3, #0
 800c732:	930c      	str	r3, [sp, #48]	; 0x30
 800c734:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c736:	1b5b      	subs	r3, r3, r5
 800c738:	1e5a      	subs	r2, r3, #1
 800c73a:	bf45      	ittet	mi
 800c73c:	f1c3 0301 	rsbmi	r3, r3, #1
 800c740:	9305      	strmi	r3, [sp, #20]
 800c742:	2300      	movpl	r3, #0
 800c744:	2300      	movmi	r3, #0
 800c746:	9206      	str	r2, [sp, #24]
 800c748:	bf54      	ite	pl
 800c74a:	9305      	strpl	r3, [sp, #20]
 800c74c:	9306      	strmi	r3, [sp, #24]
 800c74e:	f1bb 0f00 	cmp.w	fp, #0
 800c752:	db3c      	blt.n	800c7ce <_dtoa_r+0x24e>
 800c754:	9b06      	ldr	r3, [sp, #24]
 800c756:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c75a:	445b      	add	r3, fp
 800c75c:	9306      	str	r3, [sp, #24]
 800c75e:	2300      	movs	r3, #0
 800c760:	9308      	str	r3, [sp, #32]
 800c762:	9b07      	ldr	r3, [sp, #28]
 800c764:	2b09      	cmp	r3, #9
 800c766:	d868      	bhi.n	800c83a <_dtoa_r+0x2ba>
 800c768:	2b05      	cmp	r3, #5
 800c76a:	bfc4      	itt	gt
 800c76c:	3b04      	subgt	r3, #4
 800c76e:	9307      	strgt	r3, [sp, #28]
 800c770:	9b07      	ldr	r3, [sp, #28]
 800c772:	f1a3 0302 	sub.w	r3, r3, #2
 800c776:	bfcc      	ite	gt
 800c778:	2500      	movgt	r5, #0
 800c77a:	2501      	movle	r5, #1
 800c77c:	2b03      	cmp	r3, #3
 800c77e:	f200 8085 	bhi.w	800c88c <_dtoa_r+0x30c>
 800c782:	e8df f003 	tbb	[pc, r3]
 800c786:	3b2e      	.short	0x3b2e
 800c788:	5839      	.short	0x5839
 800c78a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c78e:	441d      	add	r5, r3
 800c790:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c794:	2b20      	cmp	r3, #32
 800c796:	bfc1      	itttt	gt
 800c798:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c79c:	fa08 f803 	lslgt.w	r8, r8, r3
 800c7a0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c7a4:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c7a8:	bfd6      	itet	le
 800c7aa:	f1c3 0320 	rsble	r3, r3, #32
 800c7ae:	ea48 0003 	orrgt.w	r0, r8, r3
 800c7b2:	fa06 f003 	lslle.w	r0, r6, r3
 800c7b6:	f7f3 fea5 	bl	8000504 <__aeabi_ui2d>
 800c7ba:	2201      	movs	r2, #1
 800c7bc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c7c0:	3d01      	subs	r5, #1
 800c7c2:	920e      	str	r2, [sp, #56]	; 0x38
 800c7c4:	e76f      	b.n	800c6a6 <_dtoa_r+0x126>
 800c7c6:	2301      	movs	r3, #1
 800c7c8:	e7b3      	b.n	800c732 <_dtoa_r+0x1b2>
 800c7ca:	900c      	str	r0, [sp, #48]	; 0x30
 800c7cc:	e7b2      	b.n	800c734 <_dtoa_r+0x1b4>
 800c7ce:	9b05      	ldr	r3, [sp, #20]
 800c7d0:	eba3 030b 	sub.w	r3, r3, fp
 800c7d4:	9305      	str	r3, [sp, #20]
 800c7d6:	f1cb 0300 	rsb	r3, fp, #0
 800c7da:	9308      	str	r3, [sp, #32]
 800c7dc:	2300      	movs	r3, #0
 800c7de:	930b      	str	r3, [sp, #44]	; 0x2c
 800c7e0:	e7bf      	b.n	800c762 <_dtoa_r+0x1e2>
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	9309      	str	r3, [sp, #36]	; 0x24
 800c7e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	dc52      	bgt.n	800c892 <_dtoa_r+0x312>
 800c7ec:	2301      	movs	r3, #1
 800c7ee:	9301      	str	r3, [sp, #4]
 800c7f0:	9304      	str	r3, [sp, #16]
 800c7f2:	461a      	mov	r2, r3
 800c7f4:	920a      	str	r2, [sp, #40]	; 0x28
 800c7f6:	e00b      	b.n	800c810 <_dtoa_r+0x290>
 800c7f8:	2301      	movs	r3, #1
 800c7fa:	e7f3      	b.n	800c7e4 <_dtoa_r+0x264>
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	9309      	str	r3, [sp, #36]	; 0x24
 800c800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c802:	445b      	add	r3, fp
 800c804:	9301      	str	r3, [sp, #4]
 800c806:	3301      	adds	r3, #1
 800c808:	2b01      	cmp	r3, #1
 800c80a:	9304      	str	r3, [sp, #16]
 800c80c:	bfb8      	it	lt
 800c80e:	2301      	movlt	r3, #1
 800c810:	69e0      	ldr	r0, [r4, #28]
 800c812:	2100      	movs	r1, #0
 800c814:	2204      	movs	r2, #4
 800c816:	f102 0614 	add.w	r6, r2, #20
 800c81a:	429e      	cmp	r6, r3
 800c81c:	d93d      	bls.n	800c89a <_dtoa_r+0x31a>
 800c81e:	6041      	str	r1, [r0, #4]
 800c820:	4620      	mov	r0, r4
 800c822:	f000 fd9f 	bl	800d364 <_Balloc>
 800c826:	9000      	str	r0, [sp, #0]
 800c828:	2800      	cmp	r0, #0
 800c82a:	d139      	bne.n	800c8a0 <_dtoa_r+0x320>
 800c82c:	4b16      	ldr	r3, [pc, #88]	; (800c888 <_dtoa_r+0x308>)
 800c82e:	4602      	mov	r2, r0
 800c830:	f240 11af 	movw	r1, #431	; 0x1af
 800c834:	e6bd      	b.n	800c5b2 <_dtoa_r+0x32>
 800c836:	2301      	movs	r3, #1
 800c838:	e7e1      	b.n	800c7fe <_dtoa_r+0x27e>
 800c83a:	2501      	movs	r5, #1
 800c83c:	2300      	movs	r3, #0
 800c83e:	9307      	str	r3, [sp, #28]
 800c840:	9509      	str	r5, [sp, #36]	; 0x24
 800c842:	f04f 33ff 	mov.w	r3, #4294967295
 800c846:	9301      	str	r3, [sp, #4]
 800c848:	9304      	str	r3, [sp, #16]
 800c84a:	2200      	movs	r2, #0
 800c84c:	2312      	movs	r3, #18
 800c84e:	e7d1      	b.n	800c7f4 <_dtoa_r+0x274>
 800c850:	636f4361 	.word	0x636f4361
 800c854:	3fd287a7 	.word	0x3fd287a7
 800c858:	8b60c8b3 	.word	0x8b60c8b3
 800c85c:	3fc68a28 	.word	0x3fc68a28
 800c860:	509f79fb 	.word	0x509f79fb
 800c864:	3fd34413 	.word	0x3fd34413
 800c868:	0800f4f5 	.word	0x0800f4f5
 800c86c:	0800f50c 	.word	0x0800f50c
 800c870:	7ff00000 	.word	0x7ff00000
 800c874:	0800f4f1 	.word	0x0800f4f1
 800c878:	0800f4e8 	.word	0x0800f4e8
 800c87c:	0800f4c5 	.word	0x0800f4c5
 800c880:	3ff80000 	.word	0x3ff80000
 800c884:	0800f5f8 	.word	0x0800f5f8
 800c888:	0800f564 	.word	0x0800f564
 800c88c:	2301      	movs	r3, #1
 800c88e:	9309      	str	r3, [sp, #36]	; 0x24
 800c890:	e7d7      	b.n	800c842 <_dtoa_r+0x2c2>
 800c892:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c894:	9301      	str	r3, [sp, #4]
 800c896:	9304      	str	r3, [sp, #16]
 800c898:	e7ba      	b.n	800c810 <_dtoa_r+0x290>
 800c89a:	3101      	adds	r1, #1
 800c89c:	0052      	lsls	r2, r2, #1
 800c89e:	e7ba      	b.n	800c816 <_dtoa_r+0x296>
 800c8a0:	69e3      	ldr	r3, [r4, #28]
 800c8a2:	9a00      	ldr	r2, [sp, #0]
 800c8a4:	601a      	str	r2, [r3, #0]
 800c8a6:	9b04      	ldr	r3, [sp, #16]
 800c8a8:	2b0e      	cmp	r3, #14
 800c8aa:	f200 80a8 	bhi.w	800c9fe <_dtoa_r+0x47e>
 800c8ae:	2d00      	cmp	r5, #0
 800c8b0:	f000 80a5 	beq.w	800c9fe <_dtoa_r+0x47e>
 800c8b4:	f1bb 0f00 	cmp.w	fp, #0
 800c8b8:	dd38      	ble.n	800c92c <_dtoa_r+0x3ac>
 800c8ba:	4bc0      	ldr	r3, [pc, #768]	; (800cbbc <_dtoa_r+0x63c>)
 800c8bc:	f00b 020f 	and.w	r2, fp, #15
 800c8c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c8c4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c8c8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c8cc:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c8d0:	d019      	beq.n	800c906 <_dtoa_r+0x386>
 800c8d2:	4bbb      	ldr	r3, [pc, #748]	; (800cbc0 <_dtoa_r+0x640>)
 800c8d4:	ec51 0b18 	vmov	r0, r1, d8
 800c8d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c8dc:	f7f3 ffb6 	bl	800084c <__aeabi_ddiv>
 800c8e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c8e4:	f008 080f 	and.w	r8, r8, #15
 800c8e8:	2503      	movs	r5, #3
 800c8ea:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800cbc0 <_dtoa_r+0x640>
 800c8ee:	f1b8 0f00 	cmp.w	r8, #0
 800c8f2:	d10a      	bne.n	800c90a <_dtoa_r+0x38a>
 800c8f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8f8:	4632      	mov	r2, r6
 800c8fa:	463b      	mov	r3, r7
 800c8fc:	f7f3 ffa6 	bl	800084c <__aeabi_ddiv>
 800c900:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c904:	e02b      	b.n	800c95e <_dtoa_r+0x3de>
 800c906:	2502      	movs	r5, #2
 800c908:	e7ef      	b.n	800c8ea <_dtoa_r+0x36a>
 800c90a:	f018 0f01 	tst.w	r8, #1
 800c90e:	d008      	beq.n	800c922 <_dtoa_r+0x3a2>
 800c910:	4630      	mov	r0, r6
 800c912:	4639      	mov	r1, r7
 800c914:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c918:	f7f3 fe6e 	bl	80005f8 <__aeabi_dmul>
 800c91c:	3501      	adds	r5, #1
 800c91e:	4606      	mov	r6, r0
 800c920:	460f      	mov	r7, r1
 800c922:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c926:	f109 0908 	add.w	r9, r9, #8
 800c92a:	e7e0      	b.n	800c8ee <_dtoa_r+0x36e>
 800c92c:	f000 809f 	beq.w	800ca6e <_dtoa_r+0x4ee>
 800c930:	f1cb 0600 	rsb	r6, fp, #0
 800c934:	4ba1      	ldr	r3, [pc, #644]	; (800cbbc <_dtoa_r+0x63c>)
 800c936:	4fa2      	ldr	r7, [pc, #648]	; (800cbc0 <_dtoa_r+0x640>)
 800c938:	f006 020f 	and.w	r2, r6, #15
 800c93c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c944:	ec51 0b18 	vmov	r0, r1, d8
 800c948:	f7f3 fe56 	bl	80005f8 <__aeabi_dmul>
 800c94c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c950:	1136      	asrs	r6, r6, #4
 800c952:	2300      	movs	r3, #0
 800c954:	2502      	movs	r5, #2
 800c956:	2e00      	cmp	r6, #0
 800c958:	d17e      	bne.n	800ca58 <_dtoa_r+0x4d8>
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d1d0      	bne.n	800c900 <_dtoa_r+0x380>
 800c95e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c960:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c964:	2b00      	cmp	r3, #0
 800c966:	f000 8084 	beq.w	800ca72 <_dtoa_r+0x4f2>
 800c96a:	4b96      	ldr	r3, [pc, #600]	; (800cbc4 <_dtoa_r+0x644>)
 800c96c:	2200      	movs	r2, #0
 800c96e:	4640      	mov	r0, r8
 800c970:	4649      	mov	r1, r9
 800c972:	f7f4 f8b3 	bl	8000adc <__aeabi_dcmplt>
 800c976:	2800      	cmp	r0, #0
 800c978:	d07b      	beq.n	800ca72 <_dtoa_r+0x4f2>
 800c97a:	9b04      	ldr	r3, [sp, #16]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d078      	beq.n	800ca72 <_dtoa_r+0x4f2>
 800c980:	9b01      	ldr	r3, [sp, #4]
 800c982:	2b00      	cmp	r3, #0
 800c984:	dd39      	ble.n	800c9fa <_dtoa_r+0x47a>
 800c986:	4b90      	ldr	r3, [pc, #576]	; (800cbc8 <_dtoa_r+0x648>)
 800c988:	2200      	movs	r2, #0
 800c98a:	4640      	mov	r0, r8
 800c98c:	4649      	mov	r1, r9
 800c98e:	f7f3 fe33 	bl	80005f8 <__aeabi_dmul>
 800c992:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c996:	9e01      	ldr	r6, [sp, #4]
 800c998:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c99c:	3501      	adds	r5, #1
 800c99e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c9a2:	4628      	mov	r0, r5
 800c9a4:	f7f3 fdbe 	bl	8000524 <__aeabi_i2d>
 800c9a8:	4642      	mov	r2, r8
 800c9aa:	464b      	mov	r3, r9
 800c9ac:	f7f3 fe24 	bl	80005f8 <__aeabi_dmul>
 800c9b0:	4b86      	ldr	r3, [pc, #536]	; (800cbcc <_dtoa_r+0x64c>)
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	f7f3 fc6a 	bl	800028c <__adddf3>
 800c9b8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c9bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c9c0:	9303      	str	r3, [sp, #12]
 800c9c2:	2e00      	cmp	r6, #0
 800c9c4:	d158      	bne.n	800ca78 <_dtoa_r+0x4f8>
 800c9c6:	4b82      	ldr	r3, [pc, #520]	; (800cbd0 <_dtoa_r+0x650>)
 800c9c8:	2200      	movs	r2, #0
 800c9ca:	4640      	mov	r0, r8
 800c9cc:	4649      	mov	r1, r9
 800c9ce:	f7f3 fc5b 	bl	8000288 <__aeabi_dsub>
 800c9d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c9d6:	4680      	mov	r8, r0
 800c9d8:	4689      	mov	r9, r1
 800c9da:	f7f4 f89d 	bl	8000b18 <__aeabi_dcmpgt>
 800c9de:	2800      	cmp	r0, #0
 800c9e0:	f040 8296 	bne.w	800cf10 <_dtoa_r+0x990>
 800c9e4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c9e8:	4640      	mov	r0, r8
 800c9ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c9ee:	4649      	mov	r1, r9
 800c9f0:	f7f4 f874 	bl	8000adc <__aeabi_dcmplt>
 800c9f4:	2800      	cmp	r0, #0
 800c9f6:	f040 8289 	bne.w	800cf0c <_dtoa_r+0x98c>
 800c9fa:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c9fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	f2c0 814e 	blt.w	800cca2 <_dtoa_r+0x722>
 800ca06:	f1bb 0f0e 	cmp.w	fp, #14
 800ca0a:	f300 814a 	bgt.w	800cca2 <_dtoa_r+0x722>
 800ca0e:	4b6b      	ldr	r3, [pc, #428]	; (800cbbc <_dtoa_r+0x63c>)
 800ca10:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ca14:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ca18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	f280 80dc 	bge.w	800cbd8 <_dtoa_r+0x658>
 800ca20:	9b04      	ldr	r3, [sp, #16]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	f300 80d8 	bgt.w	800cbd8 <_dtoa_r+0x658>
 800ca28:	f040 826f 	bne.w	800cf0a <_dtoa_r+0x98a>
 800ca2c:	4b68      	ldr	r3, [pc, #416]	; (800cbd0 <_dtoa_r+0x650>)
 800ca2e:	2200      	movs	r2, #0
 800ca30:	4640      	mov	r0, r8
 800ca32:	4649      	mov	r1, r9
 800ca34:	f7f3 fde0 	bl	80005f8 <__aeabi_dmul>
 800ca38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ca3c:	f7f4 f862 	bl	8000b04 <__aeabi_dcmpge>
 800ca40:	9e04      	ldr	r6, [sp, #16]
 800ca42:	4637      	mov	r7, r6
 800ca44:	2800      	cmp	r0, #0
 800ca46:	f040 8245 	bne.w	800ced4 <_dtoa_r+0x954>
 800ca4a:	9d00      	ldr	r5, [sp, #0]
 800ca4c:	2331      	movs	r3, #49	; 0x31
 800ca4e:	f805 3b01 	strb.w	r3, [r5], #1
 800ca52:	f10b 0b01 	add.w	fp, fp, #1
 800ca56:	e241      	b.n	800cedc <_dtoa_r+0x95c>
 800ca58:	07f2      	lsls	r2, r6, #31
 800ca5a:	d505      	bpl.n	800ca68 <_dtoa_r+0x4e8>
 800ca5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca60:	f7f3 fdca 	bl	80005f8 <__aeabi_dmul>
 800ca64:	3501      	adds	r5, #1
 800ca66:	2301      	movs	r3, #1
 800ca68:	1076      	asrs	r6, r6, #1
 800ca6a:	3708      	adds	r7, #8
 800ca6c:	e773      	b.n	800c956 <_dtoa_r+0x3d6>
 800ca6e:	2502      	movs	r5, #2
 800ca70:	e775      	b.n	800c95e <_dtoa_r+0x3de>
 800ca72:	9e04      	ldr	r6, [sp, #16]
 800ca74:	465f      	mov	r7, fp
 800ca76:	e792      	b.n	800c99e <_dtoa_r+0x41e>
 800ca78:	9900      	ldr	r1, [sp, #0]
 800ca7a:	4b50      	ldr	r3, [pc, #320]	; (800cbbc <_dtoa_r+0x63c>)
 800ca7c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ca80:	4431      	add	r1, r6
 800ca82:	9102      	str	r1, [sp, #8]
 800ca84:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ca86:	eeb0 9a47 	vmov.f32	s18, s14
 800ca8a:	eef0 9a67 	vmov.f32	s19, s15
 800ca8e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ca92:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ca96:	2900      	cmp	r1, #0
 800ca98:	d044      	beq.n	800cb24 <_dtoa_r+0x5a4>
 800ca9a:	494e      	ldr	r1, [pc, #312]	; (800cbd4 <_dtoa_r+0x654>)
 800ca9c:	2000      	movs	r0, #0
 800ca9e:	f7f3 fed5 	bl	800084c <__aeabi_ddiv>
 800caa2:	ec53 2b19 	vmov	r2, r3, d9
 800caa6:	f7f3 fbef 	bl	8000288 <__aeabi_dsub>
 800caaa:	9d00      	ldr	r5, [sp, #0]
 800caac:	ec41 0b19 	vmov	d9, r0, r1
 800cab0:	4649      	mov	r1, r9
 800cab2:	4640      	mov	r0, r8
 800cab4:	f7f4 f850 	bl	8000b58 <__aeabi_d2iz>
 800cab8:	4606      	mov	r6, r0
 800caba:	f7f3 fd33 	bl	8000524 <__aeabi_i2d>
 800cabe:	4602      	mov	r2, r0
 800cac0:	460b      	mov	r3, r1
 800cac2:	4640      	mov	r0, r8
 800cac4:	4649      	mov	r1, r9
 800cac6:	f7f3 fbdf 	bl	8000288 <__aeabi_dsub>
 800caca:	3630      	adds	r6, #48	; 0x30
 800cacc:	f805 6b01 	strb.w	r6, [r5], #1
 800cad0:	ec53 2b19 	vmov	r2, r3, d9
 800cad4:	4680      	mov	r8, r0
 800cad6:	4689      	mov	r9, r1
 800cad8:	f7f4 f800 	bl	8000adc <__aeabi_dcmplt>
 800cadc:	2800      	cmp	r0, #0
 800cade:	d164      	bne.n	800cbaa <_dtoa_r+0x62a>
 800cae0:	4642      	mov	r2, r8
 800cae2:	464b      	mov	r3, r9
 800cae4:	4937      	ldr	r1, [pc, #220]	; (800cbc4 <_dtoa_r+0x644>)
 800cae6:	2000      	movs	r0, #0
 800cae8:	f7f3 fbce 	bl	8000288 <__aeabi_dsub>
 800caec:	ec53 2b19 	vmov	r2, r3, d9
 800caf0:	f7f3 fff4 	bl	8000adc <__aeabi_dcmplt>
 800caf4:	2800      	cmp	r0, #0
 800caf6:	f040 80b6 	bne.w	800cc66 <_dtoa_r+0x6e6>
 800cafa:	9b02      	ldr	r3, [sp, #8]
 800cafc:	429d      	cmp	r5, r3
 800cafe:	f43f af7c 	beq.w	800c9fa <_dtoa_r+0x47a>
 800cb02:	4b31      	ldr	r3, [pc, #196]	; (800cbc8 <_dtoa_r+0x648>)
 800cb04:	ec51 0b19 	vmov	r0, r1, d9
 800cb08:	2200      	movs	r2, #0
 800cb0a:	f7f3 fd75 	bl	80005f8 <__aeabi_dmul>
 800cb0e:	4b2e      	ldr	r3, [pc, #184]	; (800cbc8 <_dtoa_r+0x648>)
 800cb10:	ec41 0b19 	vmov	d9, r0, r1
 800cb14:	2200      	movs	r2, #0
 800cb16:	4640      	mov	r0, r8
 800cb18:	4649      	mov	r1, r9
 800cb1a:	f7f3 fd6d 	bl	80005f8 <__aeabi_dmul>
 800cb1e:	4680      	mov	r8, r0
 800cb20:	4689      	mov	r9, r1
 800cb22:	e7c5      	b.n	800cab0 <_dtoa_r+0x530>
 800cb24:	ec51 0b17 	vmov	r0, r1, d7
 800cb28:	f7f3 fd66 	bl	80005f8 <__aeabi_dmul>
 800cb2c:	9b02      	ldr	r3, [sp, #8]
 800cb2e:	9d00      	ldr	r5, [sp, #0]
 800cb30:	930f      	str	r3, [sp, #60]	; 0x3c
 800cb32:	ec41 0b19 	vmov	d9, r0, r1
 800cb36:	4649      	mov	r1, r9
 800cb38:	4640      	mov	r0, r8
 800cb3a:	f7f4 f80d 	bl	8000b58 <__aeabi_d2iz>
 800cb3e:	4606      	mov	r6, r0
 800cb40:	f7f3 fcf0 	bl	8000524 <__aeabi_i2d>
 800cb44:	3630      	adds	r6, #48	; 0x30
 800cb46:	4602      	mov	r2, r0
 800cb48:	460b      	mov	r3, r1
 800cb4a:	4640      	mov	r0, r8
 800cb4c:	4649      	mov	r1, r9
 800cb4e:	f7f3 fb9b 	bl	8000288 <__aeabi_dsub>
 800cb52:	f805 6b01 	strb.w	r6, [r5], #1
 800cb56:	9b02      	ldr	r3, [sp, #8]
 800cb58:	429d      	cmp	r5, r3
 800cb5a:	4680      	mov	r8, r0
 800cb5c:	4689      	mov	r9, r1
 800cb5e:	f04f 0200 	mov.w	r2, #0
 800cb62:	d124      	bne.n	800cbae <_dtoa_r+0x62e>
 800cb64:	4b1b      	ldr	r3, [pc, #108]	; (800cbd4 <_dtoa_r+0x654>)
 800cb66:	ec51 0b19 	vmov	r0, r1, d9
 800cb6a:	f7f3 fb8f 	bl	800028c <__adddf3>
 800cb6e:	4602      	mov	r2, r0
 800cb70:	460b      	mov	r3, r1
 800cb72:	4640      	mov	r0, r8
 800cb74:	4649      	mov	r1, r9
 800cb76:	f7f3 ffcf 	bl	8000b18 <__aeabi_dcmpgt>
 800cb7a:	2800      	cmp	r0, #0
 800cb7c:	d173      	bne.n	800cc66 <_dtoa_r+0x6e6>
 800cb7e:	ec53 2b19 	vmov	r2, r3, d9
 800cb82:	4914      	ldr	r1, [pc, #80]	; (800cbd4 <_dtoa_r+0x654>)
 800cb84:	2000      	movs	r0, #0
 800cb86:	f7f3 fb7f 	bl	8000288 <__aeabi_dsub>
 800cb8a:	4602      	mov	r2, r0
 800cb8c:	460b      	mov	r3, r1
 800cb8e:	4640      	mov	r0, r8
 800cb90:	4649      	mov	r1, r9
 800cb92:	f7f3 ffa3 	bl	8000adc <__aeabi_dcmplt>
 800cb96:	2800      	cmp	r0, #0
 800cb98:	f43f af2f 	beq.w	800c9fa <_dtoa_r+0x47a>
 800cb9c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800cb9e:	1e6b      	subs	r3, r5, #1
 800cba0:	930f      	str	r3, [sp, #60]	; 0x3c
 800cba2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cba6:	2b30      	cmp	r3, #48	; 0x30
 800cba8:	d0f8      	beq.n	800cb9c <_dtoa_r+0x61c>
 800cbaa:	46bb      	mov	fp, r7
 800cbac:	e04a      	b.n	800cc44 <_dtoa_r+0x6c4>
 800cbae:	4b06      	ldr	r3, [pc, #24]	; (800cbc8 <_dtoa_r+0x648>)
 800cbb0:	f7f3 fd22 	bl	80005f8 <__aeabi_dmul>
 800cbb4:	4680      	mov	r8, r0
 800cbb6:	4689      	mov	r9, r1
 800cbb8:	e7bd      	b.n	800cb36 <_dtoa_r+0x5b6>
 800cbba:	bf00      	nop
 800cbbc:	0800f5f8 	.word	0x0800f5f8
 800cbc0:	0800f5d0 	.word	0x0800f5d0
 800cbc4:	3ff00000 	.word	0x3ff00000
 800cbc8:	40240000 	.word	0x40240000
 800cbcc:	401c0000 	.word	0x401c0000
 800cbd0:	40140000 	.word	0x40140000
 800cbd4:	3fe00000 	.word	0x3fe00000
 800cbd8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800cbdc:	9d00      	ldr	r5, [sp, #0]
 800cbde:	4642      	mov	r2, r8
 800cbe0:	464b      	mov	r3, r9
 800cbe2:	4630      	mov	r0, r6
 800cbe4:	4639      	mov	r1, r7
 800cbe6:	f7f3 fe31 	bl	800084c <__aeabi_ddiv>
 800cbea:	f7f3 ffb5 	bl	8000b58 <__aeabi_d2iz>
 800cbee:	9001      	str	r0, [sp, #4]
 800cbf0:	f7f3 fc98 	bl	8000524 <__aeabi_i2d>
 800cbf4:	4642      	mov	r2, r8
 800cbf6:	464b      	mov	r3, r9
 800cbf8:	f7f3 fcfe 	bl	80005f8 <__aeabi_dmul>
 800cbfc:	4602      	mov	r2, r0
 800cbfe:	460b      	mov	r3, r1
 800cc00:	4630      	mov	r0, r6
 800cc02:	4639      	mov	r1, r7
 800cc04:	f7f3 fb40 	bl	8000288 <__aeabi_dsub>
 800cc08:	9e01      	ldr	r6, [sp, #4]
 800cc0a:	9f04      	ldr	r7, [sp, #16]
 800cc0c:	3630      	adds	r6, #48	; 0x30
 800cc0e:	f805 6b01 	strb.w	r6, [r5], #1
 800cc12:	9e00      	ldr	r6, [sp, #0]
 800cc14:	1bae      	subs	r6, r5, r6
 800cc16:	42b7      	cmp	r7, r6
 800cc18:	4602      	mov	r2, r0
 800cc1a:	460b      	mov	r3, r1
 800cc1c:	d134      	bne.n	800cc88 <_dtoa_r+0x708>
 800cc1e:	f7f3 fb35 	bl	800028c <__adddf3>
 800cc22:	4642      	mov	r2, r8
 800cc24:	464b      	mov	r3, r9
 800cc26:	4606      	mov	r6, r0
 800cc28:	460f      	mov	r7, r1
 800cc2a:	f7f3 ff75 	bl	8000b18 <__aeabi_dcmpgt>
 800cc2e:	b9c8      	cbnz	r0, 800cc64 <_dtoa_r+0x6e4>
 800cc30:	4642      	mov	r2, r8
 800cc32:	464b      	mov	r3, r9
 800cc34:	4630      	mov	r0, r6
 800cc36:	4639      	mov	r1, r7
 800cc38:	f7f3 ff46 	bl	8000ac8 <__aeabi_dcmpeq>
 800cc3c:	b110      	cbz	r0, 800cc44 <_dtoa_r+0x6c4>
 800cc3e:	9b01      	ldr	r3, [sp, #4]
 800cc40:	07db      	lsls	r3, r3, #31
 800cc42:	d40f      	bmi.n	800cc64 <_dtoa_r+0x6e4>
 800cc44:	4651      	mov	r1, sl
 800cc46:	4620      	mov	r0, r4
 800cc48:	f000 fbcc 	bl	800d3e4 <_Bfree>
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cc50:	702b      	strb	r3, [r5, #0]
 800cc52:	f10b 0301 	add.w	r3, fp, #1
 800cc56:	6013      	str	r3, [r2, #0]
 800cc58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	f43f ace2 	beq.w	800c624 <_dtoa_r+0xa4>
 800cc60:	601d      	str	r5, [r3, #0]
 800cc62:	e4df      	b.n	800c624 <_dtoa_r+0xa4>
 800cc64:	465f      	mov	r7, fp
 800cc66:	462b      	mov	r3, r5
 800cc68:	461d      	mov	r5, r3
 800cc6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc6e:	2a39      	cmp	r2, #57	; 0x39
 800cc70:	d106      	bne.n	800cc80 <_dtoa_r+0x700>
 800cc72:	9a00      	ldr	r2, [sp, #0]
 800cc74:	429a      	cmp	r2, r3
 800cc76:	d1f7      	bne.n	800cc68 <_dtoa_r+0x6e8>
 800cc78:	9900      	ldr	r1, [sp, #0]
 800cc7a:	2230      	movs	r2, #48	; 0x30
 800cc7c:	3701      	adds	r7, #1
 800cc7e:	700a      	strb	r2, [r1, #0]
 800cc80:	781a      	ldrb	r2, [r3, #0]
 800cc82:	3201      	adds	r2, #1
 800cc84:	701a      	strb	r2, [r3, #0]
 800cc86:	e790      	b.n	800cbaa <_dtoa_r+0x62a>
 800cc88:	4ba3      	ldr	r3, [pc, #652]	; (800cf18 <_dtoa_r+0x998>)
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	f7f3 fcb4 	bl	80005f8 <__aeabi_dmul>
 800cc90:	2200      	movs	r2, #0
 800cc92:	2300      	movs	r3, #0
 800cc94:	4606      	mov	r6, r0
 800cc96:	460f      	mov	r7, r1
 800cc98:	f7f3 ff16 	bl	8000ac8 <__aeabi_dcmpeq>
 800cc9c:	2800      	cmp	r0, #0
 800cc9e:	d09e      	beq.n	800cbde <_dtoa_r+0x65e>
 800cca0:	e7d0      	b.n	800cc44 <_dtoa_r+0x6c4>
 800cca2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cca4:	2a00      	cmp	r2, #0
 800cca6:	f000 80ca 	beq.w	800ce3e <_dtoa_r+0x8be>
 800ccaa:	9a07      	ldr	r2, [sp, #28]
 800ccac:	2a01      	cmp	r2, #1
 800ccae:	f300 80ad 	bgt.w	800ce0c <_dtoa_r+0x88c>
 800ccb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ccb4:	2a00      	cmp	r2, #0
 800ccb6:	f000 80a5 	beq.w	800ce04 <_dtoa_r+0x884>
 800ccba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ccbe:	9e08      	ldr	r6, [sp, #32]
 800ccc0:	9d05      	ldr	r5, [sp, #20]
 800ccc2:	9a05      	ldr	r2, [sp, #20]
 800ccc4:	441a      	add	r2, r3
 800ccc6:	9205      	str	r2, [sp, #20]
 800ccc8:	9a06      	ldr	r2, [sp, #24]
 800ccca:	2101      	movs	r1, #1
 800cccc:	441a      	add	r2, r3
 800ccce:	4620      	mov	r0, r4
 800ccd0:	9206      	str	r2, [sp, #24]
 800ccd2:	f000 fc3d 	bl	800d550 <__i2b>
 800ccd6:	4607      	mov	r7, r0
 800ccd8:	b165      	cbz	r5, 800ccf4 <_dtoa_r+0x774>
 800ccda:	9b06      	ldr	r3, [sp, #24]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	dd09      	ble.n	800ccf4 <_dtoa_r+0x774>
 800cce0:	42ab      	cmp	r3, r5
 800cce2:	9a05      	ldr	r2, [sp, #20]
 800cce4:	bfa8      	it	ge
 800cce6:	462b      	movge	r3, r5
 800cce8:	1ad2      	subs	r2, r2, r3
 800ccea:	9205      	str	r2, [sp, #20]
 800ccec:	9a06      	ldr	r2, [sp, #24]
 800ccee:	1aed      	subs	r5, r5, r3
 800ccf0:	1ad3      	subs	r3, r2, r3
 800ccf2:	9306      	str	r3, [sp, #24]
 800ccf4:	9b08      	ldr	r3, [sp, #32]
 800ccf6:	b1f3      	cbz	r3, 800cd36 <_dtoa_r+0x7b6>
 800ccf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	f000 80a3 	beq.w	800ce46 <_dtoa_r+0x8c6>
 800cd00:	2e00      	cmp	r6, #0
 800cd02:	dd10      	ble.n	800cd26 <_dtoa_r+0x7a6>
 800cd04:	4639      	mov	r1, r7
 800cd06:	4632      	mov	r2, r6
 800cd08:	4620      	mov	r0, r4
 800cd0a:	f000 fce1 	bl	800d6d0 <__pow5mult>
 800cd0e:	4652      	mov	r2, sl
 800cd10:	4601      	mov	r1, r0
 800cd12:	4607      	mov	r7, r0
 800cd14:	4620      	mov	r0, r4
 800cd16:	f000 fc31 	bl	800d57c <__multiply>
 800cd1a:	4651      	mov	r1, sl
 800cd1c:	4680      	mov	r8, r0
 800cd1e:	4620      	mov	r0, r4
 800cd20:	f000 fb60 	bl	800d3e4 <_Bfree>
 800cd24:	46c2      	mov	sl, r8
 800cd26:	9b08      	ldr	r3, [sp, #32]
 800cd28:	1b9a      	subs	r2, r3, r6
 800cd2a:	d004      	beq.n	800cd36 <_dtoa_r+0x7b6>
 800cd2c:	4651      	mov	r1, sl
 800cd2e:	4620      	mov	r0, r4
 800cd30:	f000 fcce 	bl	800d6d0 <__pow5mult>
 800cd34:	4682      	mov	sl, r0
 800cd36:	2101      	movs	r1, #1
 800cd38:	4620      	mov	r0, r4
 800cd3a:	f000 fc09 	bl	800d550 <__i2b>
 800cd3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	4606      	mov	r6, r0
 800cd44:	f340 8081 	ble.w	800ce4a <_dtoa_r+0x8ca>
 800cd48:	461a      	mov	r2, r3
 800cd4a:	4601      	mov	r1, r0
 800cd4c:	4620      	mov	r0, r4
 800cd4e:	f000 fcbf 	bl	800d6d0 <__pow5mult>
 800cd52:	9b07      	ldr	r3, [sp, #28]
 800cd54:	2b01      	cmp	r3, #1
 800cd56:	4606      	mov	r6, r0
 800cd58:	dd7a      	ble.n	800ce50 <_dtoa_r+0x8d0>
 800cd5a:	f04f 0800 	mov.w	r8, #0
 800cd5e:	6933      	ldr	r3, [r6, #16]
 800cd60:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800cd64:	6918      	ldr	r0, [r3, #16]
 800cd66:	f000 fba5 	bl	800d4b4 <__hi0bits>
 800cd6a:	f1c0 0020 	rsb	r0, r0, #32
 800cd6e:	9b06      	ldr	r3, [sp, #24]
 800cd70:	4418      	add	r0, r3
 800cd72:	f010 001f 	ands.w	r0, r0, #31
 800cd76:	f000 8094 	beq.w	800cea2 <_dtoa_r+0x922>
 800cd7a:	f1c0 0320 	rsb	r3, r0, #32
 800cd7e:	2b04      	cmp	r3, #4
 800cd80:	f340 8085 	ble.w	800ce8e <_dtoa_r+0x90e>
 800cd84:	9b05      	ldr	r3, [sp, #20]
 800cd86:	f1c0 001c 	rsb	r0, r0, #28
 800cd8a:	4403      	add	r3, r0
 800cd8c:	9305      	str	r3, [sp, #20]
 800cd8e:	9b06      	ldr	r3, [sp, #24]
 800cd90:	4403      	add	r3, r0
 800cd92:	4405      	add	r5, r0
 800cd94:	9306      	str	r3, [sp, #24]
 800cd96:	9b05      	ldr	r3, [sp, #20]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	dd05      	ble.n	800cda8 <_dtoa_r+0x828>
 800cd9c:	4651      	mov	r1, sl
 800cd9e:	461a      	mov	r2, r3
 800cda0:	4620      	mov	r0, r4
 800cda2:	f000 fcef 	bl	800d784 <__lshift>
 800cda6:	4682      	mov	sl, r0
 800cda8:	9b06      	ldr	r3, [sp, #24]
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	dd05      	ble.n	800cdba <_dtoa_r+0x83a>
 800cdae:	4631      	mov	r1, r6
 800cdb0:	461a      	mov	r2, r3
 800cdb2:	4620      	mov	r0, r4
 800cdb4:	f000 fce6 	bl	800d784 <__lshift>
 800cdb8:	4606      	mov	r6, r0
 800cdba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d072      	beq.n	800cea6 <_dtoa_r+0x926>
 800cdc0:	4631      	mov	r1, r6
 800cdc2:	4650      	mov	r0, sl
 800cdc4:	f000 fd4a 	bl	800d85c <__mcmp>
 800cdc8:	2800      	cmp	r0, #0
 800cdca:	da6c      	bge.n	800cea6 <_dtoa_r+0x926>
 800cdcc:	2300      	movs	r3, #0
 800cdce:	4651      	mov	r1, sl
 800cdd0:	220a      	movs	r2, #10
 800cdd2:	4620      	mov	r0, r4
 800cdd4:	f000 fb28 	bl	800d428 <__multadd>
 800cdd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cdda:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cdde:	4682      	mov	sl, r0
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	f000 81b0 	beq.w	800d146 <_dtoa_r+0xbc6>
 800cde6:	2300      	movs	r3, #0
 800cde8:	4639      	mov	r1, r7
 800cdea:	220a      	movs	r2, #10
 800cdec:	4620      	mov	r0, r4
 800cdee:	f000 fb1b 	bl	800d428 <__multadd>
 800cdf2:	9b01      	ldr	r3, [sp, #4]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	4607      	mov	r7, r0
 800cdf8:	f300 8096 	bgt.w	800cf28 <_dtoa_r+0x9a8>
 800cdfc:	9b07      	ldr	r3, [sp, #28]
 800cdfe:	2b02      	cmp	r3, #2
 800ce00:	dc59      	bgt.n	800ceb6 <_dtoa_r+0x936>
 800ce02:	e091      	b.n	800cf28 <_dtoa_r+0x9a8>
 800ce04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ce06:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ce0a:	e758      	b.n	800ccbe <_dtoa_r+0x73e>
 800ce0c:	9b04      	ldr	r3, [sp, #16]
 800ce0e:	1e5e      	subs	r6, r3, #1
 800ce10:	9b08      	ldr	r3, [sp, #32]
 800ce12:	42b3      	cmp	r3, r6
 800ce14:	bfbf      	itttt	lt
 800ce16:	9b08      	ldrlt	r3, [sp, #32]
 800ce18:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800ce1a:	9608      	strlt	r6, [sp, #32]
 800ce1c:	1af3      	sublt	r3, r6, r3
 800ce1e:	bfb4      	ite	lt
 800ce20:	18d2      	addlt	r2, r2, r3
 800ce22:	1b9e      	subge	r6, r3, r6
 800ce24:	9b04      	ldr	r3, [sp, #16]
 800ce26:	bfbc      	itt	lt
 800ce28:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800ce2a:	2600      	movlt	r6, #0
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	bfb7      	itett	lt
 800ce30:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800ce34:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800ce38:	1a9d      	sublt	r5, r3, r2
 800ce3a:	2300      	movlt	r3, #0
 800ce3c:	e741      	b.n	800ccc2 <_dtoa_r+0x742>
 800ce3e:	9e08      	ldr	r6, [sp, #32]
 800ce40:	9d05      	ldr	r5, [sp, #20]
 800ce42:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ce44:	e748      	b.n	800ccd8 <_dtoa_r+0x758>
 800ce46:	9a08      	ldr	r2, [sp, #32]
 800ce48:	e770      	b.n	800cd2c <_dtoa_r+0x7ac>
 800ce4a:	9b07      	ldr	r3, [sp, #28]
 800ce4c:	2b01      	cmp	r3, #1
 800ce4e:	dc19      	bgt.n	800ce84 <_dtoa_r+0x904>
 800ce50:	9b02      	ldr	r3, [sp, #8]
 800ce52:	b9bb      	cbnz	r3, 800ce84 <_dtoa_r+0x904>
 800ce54:	9b03      	ldr	r3, [sp, #12]
 800ce56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ce5a:	b99b      	cbnz	r3, 800ce84 <_dtoa_r+0x904>
 800ce5c:	9b03      	ldr	r3, [sp, #12]
 800ce5e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ce62:	0d1b      	lsrs	r3, r3, #20
 800ce64:	051b      	lsls	r3, r3, #20
 800ce66:	b183      	cbz	r3, 800ce8a <_dtoa_r+0x90a>
 800ce68:	9b05      	ldr	r3, [sp, #20]
 800ce6a:	3301      	adds	r3, #1
 800ce6c:	9305      	str	r3, [sp, #20]
 800ce6e:	9b06      	ldr	r3, [sp, #24]
 800ce70:	3301      	adds	r3, #1
 800ce72:	9306      	str	r3, [sp, #24]
 800ce74:	f04f 0801 	mov.w	r8, #1
 800ce78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	f47f af6f 	bne.w	800cd5e <_dtoa_r+0x7de>
 800ce80:	2001      	movs	r0, #1
 800ce82:	e774      	b.n	800cd6e <_dtoa_r+0x7ee>
 800ce84:	f04f 0800 	mov.w	r8, #0
 800ce88:	e7f6      	b.n	800ce78 <_dtoa_r+0x8f8>
 800ce8a:	4698      	mov	r8, r3
 800ce8c:	e7f4      	b.n	800ce78 <_dtoa_r+0x8f8>
 800ce8e:	d082      	beq.n	800cd96 <_dtoa_r+0x816>
 800ce90:	9a05      	ldr	r2, [sp, #20]
 800ce92:	331c      	adds	r3, #28
 800ce94:	441a      	add	r2, r3
 800ce96:	9205      	str	r2, [sp, #20]
 800ce98:	9a06      	ldr	r2, [sp, #24]
 800ce9a:	441a      	add	r2, r3
 800ce9c:	441d      	add	r5, r3
 800ce9e:	9206      	str	r2, [sp, #24]
 800cea0:	e779      	b.n	800cd96 <_dtoa_r+0x816>
 800cea2:	4603      	mov	r3, r0
 800cea4:	e7f4      	b.n	800ce90 <_dtoa_r+0x910>
 800cea6:	9b04      	ldr	r3, [sp, #16]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	dc37      	bgt.n	800cf1c <_dtoa_r+0x99c>
 800ceac:	9b07      	ldr	r3, [sp, #28]
 800ceae:	2b02      	cmp	r3, #2
 800ceb0:	dd34      	ble.n	800cf1c <_dtoa_r+0x99c>
 800ceb2:	9b04      	ldr	r3, [sp, #16]
 800ceb4:	9301      	str	r3, [sp, #4]
 800ceb6:	9b01      	ldr	r3, [sp, #4]
 800ceb8:	b963      	cbnz	r3, 800ced4 <_dtoa_r+0x954>
 800ceba:	4631      	mov	r1, r6
 800cebc:	2205      	movs	r2, #5
 800cebe:	4620      	mov	r0, r4
 800cec0:	f000 fab2 	bl	800d428 <__multadd>
 800cec4:	4601      	mov	r1, r0
 800cec6:	4606      	mov	r6, r0
 800cec8:	4650      	mov	r0, sl
 800ceca:	f000 fcc7 	bl	800d85c <__mcmp>
 800cece:	2800      	cmp	r0, #0
 800ced0:	f73f adbb 	bgt.w	800ca4a <_dtoa_r+0x4ca>
 800ced4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ced6:	9d00      	ldr	r5, [sp, #0]
 800ced8:	ea6f 0b03 	mvn.w	fp, r3
 800cedc:	f04f 0800 	mov.w	r8, #0
 800cee0:	4631      	mov	r1, r6
 800cee2:	4620      	mov	r0, r4
 800cee4:	f000 fa7e 	bl	800d3e4 <_Bfree>
 800cee8:	2f00      	cmp	r7, #0
 800ceea:	f43f aeab 	beq.w	800cc44 <_dtoa_r+0x6c4>
 800ceee:	f1b8 0f00 	cmp.w	r8, #0
 800cef2:	d005      	beq.n	800cf00 <_dtoa_r+0x980>
 800cef4:	45b8      	cmp	r8, r7
 800cef6:	d003      	beq.n	800cf00 <_dtoa_r+0x980>
 800cef8:	4641      	mov	r1, r8
 800cefa:	4620      	mov	r0, r4
 800cefc:	f000 fa72 	bl	800d3e4 <_Bfree>
 800cf00:	4639      	mov	r1, r7
 800cf02:	4620      	mov	r0, r4
 800cf04:	f000 fa6e 	bl	800d3e4 <_Bfree>
 800cf08:	e69c      	b.n	800cc44 <_dtoa_r+0x6c4>
 800cf0a:	2600      	movs	r6, #0
 800cf0c:	4637      	mov	r7, r6
 800cf0e:	e7e1      	b.n	800ced4 <_dtoa_r+0x954>
 800cf10:	46bb      	mov	fp, r7
 800cf12:	4637      	mov	r7, r6
 800cf14:	e599      	b.n	800ca4a <_dtoa_r+0x4ca>
 800cf16:	bf00      	nop
 800cf18:	40240000 	.word	0x40240000
 800cf1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	f000 80c8 	beq.w	800d0b4 <_dtoa_r+0xb34>
 800cf24:	9b04      	ldr	r3, [sp, #16]
 800cf26:	9301      	str	r3, [sp, #4]
 800cf28:	2d00      	cmp	r5, #0
 800cf2a:	dd05      	ble.n	800cf38 <_dtoa_r+0x9b8>
 800cf2c:	4639      	mov	r1, r7
 800cf2e:	462a      	mov	r2, r5
 800cf30:	4620      	mov	r0, r4
 800cf32:	f000 fc27 	bl	800d784 <__lshift>
 800cf36:	4607      	mov	r7, r0
 800cf38:	f1b8 0f00 	cmp.w	r8, #0
 800cf3c:	d05b      	beq.n	800cff6 <_dtoa_r+0xa76>
 800cf3e:	6879      	ldr	r1, [r7, #4]
 800cf40:	4620      	mov	r0, r4
 800cf42:	f000 fa0f 	bl	800d364 <_Balloc>
 800cf46:	4605      	mov	r5, r0
 800cf48:	b928      	cbnz	r0, 800cf56 <_dtoa_r+0x9d6>
 800cf4a:	4b83      	ldr	r3, [pc, #524]	; (800d158 <_dtoa_r+0xbd8>)
 800cf4c:	4602      	mov	r2, r0
 800cf4e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800cf52:	f7ff bb2e 	b.w	800c5b2 <_dtoa_r+0x32>
 800cf56:	693a      	ldr	r2, [r7, #16]
 800cf58:	3202      	adds	r2, #2
 800cf5a:	0092      	lsls	r2, r2, #2
 800cf5c:	f107 010c 	add.w	r1, r7, #12
 800cf60:	300c      	adds	r0, #12
 800cf62:	f001 f813 	bl	800df8c <memcpy>
 800cf66:	2201      	movs	r2, #1
 800cf68:	4629      	mov	r1, r5
 800cf6a:	4620      	mov	r0, r4
 800cf6c:	f000 fc0a 	bl	800d784 <__lshift>
 800cf70:	9b00      	ldr	r3, [sp, #0]
 800cf72:	3301      	adds	r3, #1
 800cf74:	9304      	str	r3, [sp, #16]
 800cf76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf7a:	4413      	add	r3, r2
 800cf7c:	9308      	str	r3, [sp, #32]
 800cf7e:	9b02      	ldr	r3, [sp, #8]
 800cf80:	f003 0301 	and.w	r3, r3, #1
 800cf84:	46b8      	mov	r8, r7
 800cf86:	9306      	str	r3, [sp, #24]
 800cf88:	4607      	mov	r7, r0
 800cf8a:	9b04      	ldr	r3, [sp, #16]
 800cf8c:	4631      	mov	r1, r6
 800cf8e:	3b01      	subs	r3, #1
 800cf90:	4650      	mov	r0, sl
 800cf92:	9301      	str	r3, [sp, #4]
 800cf94:	f7ff fa6b 	bl	800c46e <quorem>
 800cf98:	4641      	mov	r1, r8
 800cf9a:	9002      	str	r0, [sp, #8]
 800cf9c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cfa0:	4650      	mov	r0, sl
 800cfa2:	f000 fc5b 	bl	800d85c <__mcmp>
 800cfa6:	463a      	mov	r2, r7
 800cfa8:	9005      	str	r0, [sp, #20]
 800cfaa:	4631      	mov	r1, r6
 800cfac:	4620      	mov	r0, r4
 800cfae:	f000 fc71 	bl	800d894 <__mdiff>
 800cfb2:	68c2      	ldr	r2, [r0, #12]
 800cfb4:	4605      	mov	r5, r0
 800cfb6:	bb02      	cbnz	r2, 800cffa <_dtoa_r+0xa7a>
 800cfb8:	4601      	mov	r1, r0
 800cfba:	4650      	mov	r0, sl
 800cfbc:	f000 fc4e 	bl	800d85c <__mcmp>
 800cfc0:	4602      	mov	r2, r0
 800cfc2:	4629      	mov	r1, r5
 800cfc4:	4620      	mov	r0, r4
 800cfc6:	9209      	str	r2, [sp, #36]	; 0x24
 800cfc8:	f000 fa0c 	bl	800d3e4 <_Bfree>
 800cfcc:	9b07      	ldr	r3, [sp, #28]
 800cfce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cfd0:	9d04      	ldr	r5, [sp, #16]
 800cfd2:	ea43 0102 	orr.w	r1, r3, r2
 800cfd6:	9b06      	ldr	r3, [sp, #24]
 800cfd8:	4319      	orrs	r1, r3
 800cfda:	d110      	bne.n	800cffe <_dtoa_r+0xa7e>
 800cfdc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cfe0:	d029      	beq.n	800d036 <_dtoa_r+0xab6>
 800cfe2:	9b05      	ldr	r3, [sp, #20]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	dd02      	ble.n	800cfee <_dtoa_r+0xa6e>
 800cfe8:	9b02      	ldr	r3, [sp, #8]
 800cfea:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800cfee:	9b01      	ldr	r3, [sp, #4]
 800cff0:	f883 9000 	strb.w	r9, [r3]
 800cff4:	e774      	b.n	800cee0 <_dtoa_r+0x960>
 800cff6:	4638      	mov	r0, r7
 800cff8:	e7ba      	b.n	800cf70 <_dtoa_r+0x9f0>
 800cffa:	2201      	movs	r2, #1
 800cffc:	e7e1      	b.n	800cfc2 <_dtoa_r+0xa42>
 800cffe:	9b05      	ldr	r3, [sp, #20]
 800d000:	2b00      	cmp	r3, #0
 800d002:	db04      	blt.n	800d00e <_dtoa_r+0xa8e>
 800d004:	9907      	ldr	r1, [sp, #28]
 800d006:	430b      	orrs	r3, r1
 800d008:	9906      	ldr	r1, [sp, #24]
 800d00a:	430b      	orrs	r3, r1
 800d00c:	d120      	bne.n	800d050 <_dtoa_r+0xad0>
 800d00e:	2a00      	cmp	r2, #0
 800d010:	dded      	ble.n	800cfee <_dtoa_r+0xa6e>
 800d012:	4651      	mov	r1, sl
 800d014:	2201      	movs	r2, #1
 800d016:	4620      	mov	r0, r4
 800d018:	f000 fbb4 	bl	800d784 <__lshift>
 800d01c:	4631      	mov	r1, r6
 800d01e:	4682      	mov	sl, r0
 800d020:	f000 fc1c 	bl	800d85c <__mcmp>
 800d024:	2800      	cmp	r0, #0
 800d026:	dc03      	bgt.n	800d030 <_dtoa_r+0xab0>
 800d028:	d1e1      	bne.n	800cfee <_dtoa_r+0xa6e>
 800d02a:	f019 0f01 	tst.w	r9, #1
 800d02e:	d0de      	beq.n	800cfee <_dtoa_r+0xa6e>
 800d030:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d034:	d1d8      	bne.n	800cfe8 <_dtoa_r+0xa68>
 800d036:	9a01      	ldr	r2, [sp, #4]
 800d038:	2339      	movs	r3, #57	; 0x39
 800d03a:	7013      	strb	r3, [r2, #0]
 800d03c:	462b      	mov	r3, r5
 800d03e:	461d      	mov	r5, r3
 800d040:	3b01      	subs	r3, #1
 800d042:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d046:	2a39      	cmp	r2, #57	; 0x39
 800d048:	d06c      	beq.n	800d124 <_dtoa_r+0xba4>
 800d04a:	3201      	adds	r2, #1
 800d04c:	701a      	strb	r2, [r3, #0]
 800d04e:	e747      	b.n	800cee0 <_dtoa_r+0x960>
 800d050:	2a00      	cmp	r2, #0
 800d052:	dd07      	ble.n	800d064 <_dtoa_r+0xae4>
 800d054:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d058:	d0ed      	beq.n	800d036 <_dtoa_r+0xab6>
 800d05a:	9a01      	ldr	r2, [sp, #4]
 800d05c:	f109 0301 	add.w	r3, r9, #1
 800d060:	7013      	strb	r3, [r2, #0]
 800d062:	e73d      	b.n	800cee0 <_dtoa_r+0x960>
 800d064:	9b04      	ldr	r3, [sp, #16]
 800d066:	9a08      	ldr	r2, [sp, #32]
 800d068:	f803 9c01 	strb.w	r9, [r3, #-1]
 800d06c:	4293      	cmp	r3, r2
 800d06e:	d043      	beq.n	800d0f8 <_dtoa_r+0xb78>
 800d070:	4651      	mov	r1, sl
 800d072:	2300      	movs	r3, #0
 800d074:	220a      	movs	r2, #10
 800d076:	4620      	mov	r0, r4
 800d078:	f000 f9d6 	bl	800d428 <__multadd>
 800d07c:	45b8      	cmp	r8, r7
 800d07e:	4682      	mov	sl, r0
 800d080:	f04f 0300 	mov.w	r3, #0
 800d084:	f04f 020a 	mov.w	r2, #10
 800d088:	4641      	mov	r1, r8
 800d08a:	4620      	mov	r0, r4
 800d08c:	d107      	bne.n	800d09e <_dtoa_r+0xb1e>
 800d08e:	f000 f9cb 	bl	800d428 <__multadd>
 800d092:	4680      	mov	r8, r0
 800d094:	4607      	mov	r7, r0
 800d096:	9b04      	ldr	r3, [sp, #16]
 800d098:	3301      	adds	r3, #1
 800d09a:	9304      	str	r3, [sp, #16]
 800d09c:	e775      	b.n	800cf8a <_dtoa_r+0xa0a>
 800d09e:	f000 f9c3 	bl	800d428 <__multadd>
 800d0a2:	4639      	mov	r1, r7
 800d0a4:	4680      	mov	r8, r0
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	220a      	movs	r2, #10
 800d0aa:	4620      	mov	r0, r4
 800d0ac:	f000 f9bc 	bl	800d428 <__multadd>
 800d0b0:	4607      	mov	r7, r0
 800d0b2:	e7f0      	b.n	800d096 <_dtoa_r+0xb16>
 800d0b4:	9b04      	ldr	r3, [sp, #16]
 800d0b6:	9301      	str	r3, [sp, #4]
 800d0b8:	9d00      	ldr	r5, [sp, #0]
 800d0ba:	4631      	mov	r1, r6
 800d0bc:	4650      	mov	r0, sl
 800d0be:	f7ff f9d6 	bl	800c46e <quorem>
 800d0c2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d0c6:	9b00      	ldr	r3, [sp, #0]
 800d0c8:	f805 9b01 	strb.w	r9, [r5], #1
 800d0cc:	1aea      	subs	r2, r5, r3
 800d0ce:	9b01      	ldr	r3, [sp, #4]
 800d0d0:	4293      	cmp	r3, r2
 800d0d2:	dd07      	ble.n	800d0e4 <_dtoa_r+0xb64>
 800d0d4:	4651      	mov	r1, sl
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	220a      	movs	r2, #10
 800d0da:	4620      	mov	r0, r4
 800d0dc:	f000 f9a4 	bl	800d428 <__multadd>
 800d0e0:	4682      	mov	sl, r0
 800d0e2:	e7ea      	b.n	800d0ba <_dtoa_r+0xb3a>
 800d0e4:	9b01      	ldr	r3, [sp, #4]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	bfc8      	it	gt
 800d0ea:	461d      	movgt	r5, r3
 800d0ec:	9b00      	ldr	r3, [sp, #0]
 800d0ee:	bfd8      	it	le
 800d0f0:	2501      	movle	r5, #1
 800d0f2:	441d      	add	r5, r3
 800d0f4:	f04f 0800 	mov.w	r8, #0
 800d0f8:	4651      	mov	r1, sl
 800d0fa:	2201      	movs	r2, #1
 800d0fc:	4620      	mov	r0, r4
 800d0fe:	f000 fb41 	bl	800d784 <__lshift>
 800d102:	4631      	mov	r1, r6
 800d104:	4682      	mov	sl, r0
 800d106:	f000 fba9 	bl	800d85c <__mcmp>
 800d10a:	2800      	cmp	r0, #0
 800d10c:	dc96      	bgt.n	800d03c <_dtoa_r+0xabc>
 800d10e:	d102      	bne.n	800d116 <_dtoa_r+0xb96>
 800d110:	f019 0f01 	tst.w	r9, #1
 800d114:	d192      	bne.n	800d03c <_dtoa_r+0xabc>
 800d116:	462b      	mov	r3, r5
 800d118:	461d      	mov	r5, r3
 800d11a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d11e:	2a30      	cmp	r2, #48	; 0x30
 800d120:	d0fa      	beq.n	800d118 <_dtoa_r+0xb98>
 800d122:	e6dd      	b.n	800cee0 <_dtoa_r+0x960>
 800d124:	9a00      	ldr	r2, [sp, #0]
 800d126:	429a      	cmp	r2, r3
 800d128:	d189      	bne.n	800d03e <_dtoa_r+0xabe>
 800d12a:	f10b 0b01 	add.w	fp, fp, #1
 800d12e:	2331      	movs	r3, #49	; 0x31
 800d130:	e796      	b.n	800d060 <_dtoa_r+0xae0>
 800d132:	4b0a      	ldr	r3, [pc, #40]	; (800d15c <_dtoa_r+0xbdc>)
 800d134:	f7ff ba99 	b.w	800c66a <_dtoa_r+0xea>
 800d138:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	f47f aa6d 	bne.w	800c61a <_dtoa_r+0x9a>
 800d140:	4b07      	ldr	r3, [pc, #28]	; (800d160 <_dtoa_r+0xbe0>)
 800d142:	f7ff ba92 	b.w	800c66a <_dtoa_r+0xea>
 800d146:	9b01      	ldr	r3, [sp, #4]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	dcb5      	bgt.n	800d0b8 <_dtoa_r+0xb38>
 800d14c:	9b07      	ldr	r3, [sp, #28]
 800d14e:	2b02      	cmp	r3, #2
 800d150:	f73f aeb1 	bgt.w	800ceb6 <_dtoa_r+0x936>
 800d154:	e7b0      	b.n	800d0b8 <_dtoa_r+0xb38>
 800d156:	bf00      	nop
 800d158:	0800f564 	.word	0x0800f564
 800d15c:	0800f4c4 	.word	0x0800f4c4
 800d160:	0800f4e8 	.word	0x0800f4e8

0800d164 <_free_r>:
 800d164:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d166:	2900      	cmp	r1, #0
 800d168:	d044      	beq.n	800d1f4 <_free_r+0x90>
 800d16a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d16e:	9001      	str	r0, [sp, #4]
 800d170:	2b00      	cmp	r3, #0
 800d172:	f1a1 0404 	sub.w	r4, r1, #4
 800d176:	bfb8      	it	lt
 800d178:	18e4      	addlt	r4, r4, r3
 800d17a:	f000 f8e7 	bl	800d34c <__malloc_lock>
 800d17e:	4a1e      	ldr	r2, [pc, #120]	; (800d1f8 <_free_r+0x94>)
 800d180:	9801      	ldr	r0, [sp, #4]
 800d182:	6813      	ldr	r3, [r2, #0]
 800d184:	b933      	cbnz	r3, 800d194 <_free_r+0x30>
 800d186:	6063      	str	r3, [r4, #4]
 800d188:	6014      	str	r4, [r2, #0]
 800d18a:	b003      	add	sp, #12
 800d18c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d190:	f000 b8e2 	b.w	800d358 <__malloc_unlock>
 800d194:	42a3      	cmp	r3, r4
 800d196:	d908      	bls.n	800d1aa <_free_r+0x46>
 800d198:	6825      	ldr	r5, [r4, #0]
 800d19a:	1961      	adds	r1, r4, r5
 800d19c:	428b      	cmp	r3, r1
 800d19e:	bf01      	itttt	eq
 800d1a0:	6819      	ldreq	r1, [r3, #0]
 800d1a2:	685b      	ldreq	r3, [r3, #4]
 800d1a4:	1949      	addeq	r1, r1, r5
 800d1a6:	6021      	streq	r1, [r4, #0]
 800d1a8:	e7ed      	b.n	800d186 <_free_r+0x22>
 800d1aa:	461a      	mov	r2, r3
 800d1ac:	685b      	ldr	r3, [r3, #4]
 800d1ae:	b10b      	cbz	r3, 800d1b4 <_free_r+0x50>
 800d1b0:	42a3      	cmp	r3, r4
 800d1b2:	d9fa      	bls.n	800d1aa <_free_r+0x46>
 800d1b4:	6811      	ldr	r1, [r2, #0]
 800d1b6:	1855      	adds	r5, r2, r1
 800d1b8:	42a5      	cmp	r5, r4
 800d1ba:	d10b      	bne.n	800d1d4 <_free_r+0x70>
 800d1bc:	6824      	ldr	r4, [r4, #0]
 800d1be:	4421      	add	r1, r4
 800d1c0:	1854      	adds	r4, r2, r1
 800d1c2:	42a3      	cmp	r3, r4
 800d1c4:	6011      	str	r1, [r2, #0]
 800d1c6:	d1e0      	bne.n	800d18a <_free_r+0x26>
 800d1c8:	681c      	ldr	r4, [r3, #0]
 800d1ca:	685b      	ldr	r3, [r3, #4]
 800d1cc:	6053      	str	r3, [r2, #4]
 800d1ce:	440c      	add	r4, r1
 800d1d0:	6014      	str	r4, [r2, #0]
 800d1d2:	e7da      	b.n	800d18a <_free_r+0x26>
 800d1d4:	d902      	bls.n	800d1dc <_free_r+0x78>
 800d1d6:	230c      	movs	r3, #12
 800d1d8:	6003      	str	r3, [r0, #0]
 800d1da:	e7d6      	b.n	800d18a <_free_r+0x26>
 800d1dc:	6825      	ldr	r5, [r4, #0]
 800d1de:	1961      	adds	r1, r4, r5
 800d1e0:	428b      	cmp	r3, r1
 800d1e2:	bf04      	itt	eq
 800d1e4:	6819      	ldreq	r1, [r3, #0]
 800d1e6:	685b      	ldreq	r3, [r3, #4]
 800d1e8:	6063      	str	r3, [r4, #4]
 800d1ea:	bf04      	itt	eq
 800d1ec:	1949      	addeq	r1, r1, r5
 800d1ee:	6021      	streq	r1, [r4, #0]
 800d1f0:	6054      	str	r4, [r2, #4]
 800d1f2:	e7ca      	b.n	800d18a <_free_r+0x26>
 800d1f4:	b003      	add	sp, #12
 800d1f6:	bd30      	pop	{r4, r5, pc}
 800d1f8:	200022fc 	.word	0x200022fc

0800d1fc <malloc>:
 800d1fc:	4b02      	ldr	r3, [pc, #8]	; (800d208 <malloc+0xc>)
 800d1fe:	4601      	mov	r1, r0
 800d200:	6818      	ldr	r0, [r3, #0]
 800d202:	f000 b823 	b.w	800d24c <_malloc_r>
 800d206:	bf00      	nop
 800d208:	2000015c 	.word	0x2000015c

0800d20c <sbrk_aligned>:
 800d20c:	b570      	push	{r4, r5, r6, lr}
 800d20e:	4e0e      	ldr	r6, [pc, #56]	; (800d248 <sbrk_aligned+0x3c>)
 800d210:	460c      	mov	r4, r1
 800d212:	6831      	ldr	r1, [r6, #0]
 800d214:	4605      	mov	r5, r0
 800d216:	b911      	cbnz	r1, 800d21e <sbrk_aligned+0x12>
 800d218:	f000 fea8 	bl	800df6c <_sbrk_r>
 800d21c:	6030      	str	r0, [r6, #0]
 800d21e:	4621      	mov	r1, r4
 800d220:	4628      	mov	r0, r5
 800d222:	f000 fea3 	bl	800df6c <_sbrk_r>
 800d226:	1c43      	adds	r3, r0, #1
 800d228:	d00a      	beq.n	800d240 <sbrk_aligned+0x34>
 800d22a:	1cc4      	adds	r4, r0, #3
 800d22c:	f024 0403 	bic.w	r4, r4, #3
 800d230:	42a0      	cmp	r0, r4
 800d232:	d007      	beq.n	800d244 <sbrk_aligned+0x38>
 800d234:	1a21      	subs	r1, r4, r0
 800d236:	4628      	mov	r0, r5
 800d238:	f000 fe98 	bl	800df6c <_sbrk_r>
 800d23c:	3001      	adds	r0, #1
 800d23e:	d101      	bne.n	800d244 <sbrk_aligned+0x38>
 800d240:	f04f 34ff 	mov.w	r4, #4294967295
 800d244:	4620      	mov	r0, r4
 800d246:	bd70      	pop	{r4, r5, r6, pc}
 800d248:	20002300 	.word	0x20002300

0800d24c <_malloc_r>:
 800d24c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d250:	1ccd      	adds	r5, r1, #3
 800d252:	f025 0503 	bic.w	r5, r5, #3
 800d256:	3508      	adds	r5, #8
 800d258:	2d0c      	cmp	r5, #12
 800d25a:	bf38      	it	cc
 800d25c:	250c      	movcc	r5, #12
 800d25e:	2d00      	cmp	r5, #0
 800d260:	4607      	mov	r7, r0
 800d262:	db01      	blt.n	800d268 <_malloc_r+0x1c>
 800d264:	42a9      	cmp	r1, r5
 800d266:	d905      	bls.n	800d274 <_malloc_r+0x28>
 800d268:	230c      	movs	r3, #12
 800d26a:	603b      	str	r3, [r7, #0]
 800d26c:	2600      	movs	r6, #0
 800d26e:	4630      	mov	r0, r6
 800d270:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d274:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d348 <_malloc_r+0xfc>
 800d278:	f000 f868 	bl	800d34c <__malloc_lock>
 800d27c:	f8d8 3000 	ldr.w	r3, [r8]
 800d280:	461c      	mov	r4, r3
 800d282:	bb5c      	cbnz	r4, 800d2dc <_malloc_r+0x90>
 800d284:	4629      	mov	r1, r5
 800d286:	4638      	mov	r0, r7
 800d288:	f7ff ffc0 	bl	800d20c <sbrk_aligned>
 800d28c:	1c43      	adds	r3, r0, #1
 800d28e:	4604      	mov	r4, r0
 800d290:	d155      	bne.n	800d33e <_malloc_r+0xf2>
 800d292:	f8d8 4000 	ldr.w	r4, [r8]
 800d296:	4626      	mov	r6, r4
 800d298:	2e00      	cmp	r6, #0
 800d29a:	d145      	bne.n	800d328 <_malloc_r+0xdc>
 800d29c:	2c00      	cmp	r4, #0
 800d29e:	d048      	beq.n	800d332 <_malloc_r+0xe6>
 800d2a0:	6823      	ldr	r3, [r4, #0]
 800d2a2:	4631      	mov	r1, r6
 800d2a4:	4638      	mov	r0, r7
 800d2a6:	eb04 0903 	add.w	r9, r4, r3
 800d2aa:	f000 fe5f 	bl	800df6c <_sbrk_r>
 800d2ae:	4581      	cmp	r9, r0
 800d2b0:	d13f      	bne.n	800d332 <_malloc_r+0xe6>
 800d2b2:	6821      	ldr	r1, [r4, #0]
 800d2b4:	1a6d      	subs	r5, r5, r1
 800d2b6:	4629      	mov	r1, r5
 800d2b8:	4638      	mov	r0, r7
 800d2ba:	f7ff ffa7 	bl	800d20c <sbrk_aligned>
 800d2be:	3001      	adds	r0, #1
 800d2c0:	d037      	beq.n	800d332 <_malloc_r+0xe6>
 800d2c2:	6823      	ldr	r3, [r4, #0]
 800d2c4:	442b      	add	r3, r5
 800d2c6:	6023      	str	r3, [r4, #0]
 800d2c8:	f8d8 3000 	ldr.w	r3, [r8]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d038      	beq.n	800d342 <_malloc_r+0xf6>
 800d2d0:	685a      	ldr	r2, [r3, #4]
 800d2d2:	42a2      	cmp	r2, r4
 800d2d4:	d12b      	bne.n	800d32e <_malloc_r+0xe2>
 800d2d6:	2200      	movs	r2, #0
 800d2d8:	605a      	str	r2, [r3, #4]
 800d2da:	e00f      	b.n	800d2fc <_malloc_r+0xb0>
 800d2dc:	6822      	ldr	r2, [r4, #0]
 800d2de:	1b52      	subs	r2, r2, r5
 800d2e0:	d41f      	bmi.n	800d322 <_malloc_r+0xd6>
 800d2e2:	2a0b      	cmp	r2, #11
 800d2e4:	d917      	bls.n	800d316 <_malloc_r+0xca>
 800d2e6:	1961      	adds	r1, r4, r5
 800d2e8:	42a3      	cmp	r3, r4
 800d2ea:	6025      	str	r5, [r4, #0]
 800d2ec:	bf18      	it	ne
 800d2ee:	6059      	strne	r1, [r3, #4]
 800d2f0:	6863      	ldr	r3, [r4, #4]
 800d2f2:	bf08      	it	eq
 800d2f4:	f8c8 1000 	streq.w	r1, [r8]
 800d2f8:	5162      	str	r2, [r4, r5]
 800d2fa:	604b      	str	r3, [r1, #4]
 800d2fc:	4638      	mov	r0, r7
 800d2fe:	f104 060b 	add.w	r6, r4, #11
 800d302:	f000 f829 	bl	800d358 <__malloc_unlock>
 800d306:	f026 0607 	bic.w	r6, r6, #7
 800d30a:	1d23      	adds	r3, r4, #4
 800d30c:	1af2      	subs	r2, r6, r3
 800d30e:	d0ae      	beq.n	800d26e <_malloc_r+0x22>
 800d310:	1b9b      	subs	r3, r3, r6
 800d312:	50a3      	str	r3, [r4, r2]
 800d314:	e7ab      	b.n	800d26e <_malloc_r+0x22>
 800d316:	42a3      	cmp	r3, r4
 800d318:	6862      	ldr	r2, [r4, #4]
 800d31a:	d1dd      	bne.n	800d2d8 <_malloc_r+0x8c>
 800d31c:	f8c8 2000 	str.w	r2, [r8]
 800d320:	e7ec      	b.n	800d2fc <_malloc_r+0xb0>
 800d322:	4623      	mov	r3, r4
 800d324:	6864      	ldr	r4, [r4, #4]
 800d326:	e7ac      	b.n	800d282 <_malloc_r+0x36>
 800d328:	4634      	mov	r4, r6
 800d32a:	6876      	ldr	r6, [r6, #4]
 800d32c:	e7b4      	b.n	800d298 <_malloc_r+0x4c>
 800d32e:	4613      	mov	r3, r2
 800d330:	e7cc      	b.n	800d2cc <_malloc_r+0x80>
 800d332:	230c      	movs	r3, #12
 800d334:	603b      	str	r3, [r7, #0]
 800d336:	4638      	mov	r0, r7
 800d338:	f000 f80e 	bl	800d358 <__malloc_unlock>
 800d33c:	e797      	b.n	800d26e <_malloc_r+0x22>
 800d33e:	6025      	str	r5, [r4, #0]
 800d340:	e7dc      	b.n	800d2fc <_malloc_r+0xb0>
 800d342:	605b      	str	r3, [r3, #4]
 800d344:	deff      	udf	#255	; 0xff
 800d346:	bf00      	nop
 800d348:	200022fc 	.word	0x200022fc

0800d34c <__malloc_lock>:
 800d34c:	4801      	ldr	r0, [pc, #4]	; (800d354 <__malloc_lock+0x8>)
 800d34e:	f7ff b88c 	b.w	800c46a <__retarget_lock_acquire_recursive>
 800d352:	bf00      	nop
 800d354:	200022f8 	.word	0x200022f8

0800d358 <__malloc_unlock>:
 800d358:	4801      	ldr	r0, [pc, #4]	; (800d360 <__malloc_unlock+0x8>)
 800d35a:	f7ff b887 	b.w	800c46c <__retarget_lock_release_recursive>
 800d35e:	bf00      	nop
 800d360:	200022f8 	.word	0x200022f8

0800d364 <_Balloc>:
 800d364:	b570      	push	{r4, r5, r6, lr}
 800d366:	69c6      	ldr	r6, [r0, #28]
 800d368:	4604      	mov	r4, r0
 800d36a:	460d      	mov	r5, r1
 800d36c:	b976      	cbnz	r6, 800d38c <_Balloc+0x28>
 800d36e:	2010      	movs	r0, #16
 800d370:	f7ff ff44 	bl	800d1fc <malloc>
 800d374:	4602      	mov	r2, r0
 800d376:	61e0      	str	r0, [r4, #28]
 800d378:	b920      	cbnz	r0, 800d384 <_Balloc+0x20>
 800d37a:	4b18      	ldr	r3, [pc, #96]	; (800d3dc <_Balloc+0x78>)
 800d37c:	4818      	ldr	r0, [pc, #96]	; (800d3e0 <_Balloc+0x7c>)
 800d37e:	216b      	movs	r1, #107	; 0x6b
 800d380:	f000 fe12 	bl	800dfa8 <__assert_func>
 800d384:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d388:	6006      	str	r6, [r0, #0]
 800d38a:	60c6      	str	r6, [r0, #12]
 800d38c:	69e6      	ldr	r6, [r4, #28]
 800d38e:	68f3      	ldr	r3, [r6, #12]
 800d390:	b183      	cbz	r3, 800d3b4 <_Balloc+0x50>
 800d392:	69e3      	ldr	r3, [r4, #28]
 800d394:	68db      	ldr	r3, [r3, #12]
 800d396:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d39a:	b9b8      	cbnz	r0, 800d3cc <_Balloc+0x68>
 800d39c:	2101      	movs	r1, #1
 800d39e:	fa01 f605 	lsl.w	r6, r1, r5
 800d3a2:	1d72      	adds	r2, r6, #5
 800d3a4:	0092      	lsls	r2, r2, #2
 800d3a6:	4620      	mov	r0, r4
 800d3a8:	f000 fe1c 	bl	800dfe4 <_calloc_r>
 800d3ac:	b160      	cbz	r0, 800d3c8 <_Balloc+0x64>
 800d3ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d3b2:	e00e      	b.n	800d3d2 <_Balloc+0x6e>
 800d3b4:	2221      	movs	r2, #33	; 0x21
 800d3b6:	2104      	movs	r1, #4
 800d3b8:	4620      	mov	r0, r4
 800d3ba:	f000 fe13 	bl	800dfe4 <_calloc_r>
 800d3be:	69e3      	ldr	r3, [r4, #28]
 800d3c0:	60f0      	str	r0, [r6, #12]
 800d3c2:	68db      	ldr	r3, [r3, #12]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d1e4      	bne.n	800d392 <_Balloc+0x2e>
 800d3c8:	2000      	movs	r0, #0
 800d3ca:	bd70      	pop	{r4, r5, r6, pc}
 800d3cc:	6802      	ldr	r2, [r0, #0]
 800d3ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d3d8:	e7f7      	b.n	800d3ca <_Balloc+0x66>
 800d3da:	bf00      	nop
 800d3dc:	0800f4f5 	.word	0x0800f4f5
 800d3e0:	0800f575 	.word	0x0800f575

0800d3e4 <_Bfree>:
 800d3e4:	b570      	push	{r4, r5, r6, lr}
 800d3e6:	69c6      	ldr	r6, [r0, #28]
 800d3e8:	4605      	mov	r5, r0
 800d3ea:	460c      	mov	r4, r1
 800d3ec:	b976      	cbnz	r6, 800d40c <_Bfree+0x28>
 800d3ee:	2010      	movs	r0, #16
 800d3f0:	f7ff ff04 	bl	800d1fc <malloc>
 800d3f4:	4602      	mov	r2, r0
 800d3f6:	61e8      	str	r0, [r5, #28]
 800d3f8:	b920      	cbnz	r0, 800d404 <_Bfree+0x20>
 800d3fa:	4b09      	ldr	r3, [pc, #36]	; (800d420 <_Bfree+0x3c>)
 800d3fc:	4809      	ldr	r0, [pc, #36]	; (800d424 <_Bfree+0x40>)
 800d3fe:	218f      	movs	r1, #143	; 0x8f
 800d400:	f000 fdd2 	bl	800dfa8 <__assert_func>
 800d404:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d408:	6006      	str	r6, [r0, #0]
 800d40a:	60c6      	str	r6, [r0, #12]
 800d40c:	b13c      	cbz	r4, 800d41e <_Bfree+0x3a>
 800d40e:	69eb      	ldr	r3, [r5, #28]
 800d410:	6862      	ldr	r2, [r4, #4]
 800d412:	68db      	ldr	r3, [r3, #12]
 800d414:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d418:	6021      	str	r1, [r4, #0]
 800d41a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d41e:	bd70      	pop	{r4, r5, r6, pc}
 800d420:	0800f4f5 	.word	0x0800f4f5
 800d424:	0800f575 	.word	0x0800f575

0800d428 <__multadd>:
 800d428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d42c:	690d      	ldr	r5, [r1, #16]
 800d42e:	4607      	mov	r7, r0
 800d430:	460c      	mov	r4, r1
 800d432:	461e      	mov	r6, r3
 800d434:	f101 0c14 	add.w	ip, r1, #20
 800d438:	2000      	movs	r0, #0
 800d43a:	f8dc 3000 	ldr.w	r3, [ip]
 800d43e:	b299      	uxth	r1, r3
 800d440:	fb02 6101 	mla	r1, r2, r1, r6
 800d444:	0c1e      	lsrs	r6, r3, #16
 800d446:	0c0b      	lsrs	r3, r1, #16
 800d448:	fb02 3306 	mla	r3, r2, r6, r3
 800d44c:	b289      	uxth	r1, r1
 800d44e:	3001      	adds	r0, #1
 800d450:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d454:	4285      	cmp	r5, r0
 800d456:	f84c 1b04 	str.w	r1, [ip], #4
 800d45a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d45e:	dcec      	bgt.n	800d43a <__multadd+0x12>
 800d460:	b30e      	cbz	r6, 800d4a6 <__multadd+0x7e>
 800d462:	68a3      	ldr	r3, [r4, #8]
 800d464:	42ab      	cmp	r3, r5
 800d466:	dc19      	bgt.n	800d49c <__multadd+0x74>
 800d468:	6861      	ldr	r1, [r4, #4]
 800d46a:	4638      	mov	r0, r7
 800d46c:	3101      	adds	r1, #1
 800d46e:	f7ff ff79 	bl	800d364 <_Balloc>
 800d472:	4680      	mov	r8, r0
 800d474:	b928      	cbnz	r0, 800d482 <__multadd+0x5a>
 800d476:	4602      	mov	r2, r0
 800d478:	4b0c      	ldr	r3, [pc, #48]	; (800d4ac <__multadd+0x84>)
 800d47a:	480d      	ldr	r0, [pc, #52]	; (800d4b0 <__multadd+0x88>)
 800d47c:	21ba      	movs	r1, #186	; 0xba
 800d47e:	f000 fd93 	bl	800dfa8 <__assert_func>
 800d482:	6922      	ldr	r2, [r4, #16]
 800d484:	3202      	adds	r2, #2
 800d486:	f104 010c 	add.w	r1, r4, #12
 800d48a:	0092      	lsls	r2, r2, #2
 800d48c:	300c      	adds	r0, #12
 800d48e:	f000 fd7d 	bl	800df8c <memcpy>
 800d492:	4621      	mov	r1, r4
 800d494:	4638      	mov	r0, r7
 800d496:	f7ff ffa5 	bl	800d3e4 <_Bfree>
 800d49a:	4644      	mov	r4, r8
 800d49c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d4a0:	3501      	adds	r5, #1
 800d4a2:	615e      	str	r6, [r3, #20]
 800d4a4:	6125      	str	r5, [r4, #16]
 800d4a6:	4620      	mov	r0, r4
 800d4a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4ac:	0800f564 	.word	0x0800f564
 800d4b0:	0800f575 	.word	0x0800f575

0800d4b4 <__hi0bits>:
 800d4b4:	0c03      	lsrs	r3, r0, #16
 800d4b6:	041b      	lsls	r3, r3, #16
 800d4b8:	b9d3      	cbnz	r3, 800d4f0 <__hi0bits+0x3c>
 800d4ba:	0400      	lsls	r0, r0, #16
 800d4bc:	2310      	movs	r3, #16
 800d4be:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d4c2:	bf04      	itt	eq
 800d4c4:	0200      	lsleq	r0, r0, #8
 800d4c6:	3308      	addeq	r3, #8
 800d4c8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d4cc:	bf04      	itt	eq
 800d4ce:	0100      	lsleq	r0, r0, #4
 800d4d0:	3304      	addeq	r3, #4
 800d4d2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d4d6:	bf04      	itt	eq
 800d4d8:	0080      	lsleq	r0, r0, #2
 800d4da:	3302      	addeq	r3, #2
 800d4dc:	2800      	cmp	r0, #0
 800d4de:	db05      	blt.n	800d4ec <__hi0bits+0x38>
 800d4e0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d4e4:	f103 0301 	add.w	r3, r3, #1
 800d4e8:	bf08      	it	eq
 800d4ea:	2320      	moveq	r3, #32
 800d4ec:	4618      	mov	r0, r3
 800d4ee:	4770      	bx	lr
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	e7e4      	b.n	800d4be <__hi0bits+0xa>

0800d4f4 <__lo0bits>:
 800d4f4:	6803      	ldr	r3, [r0, #0]
 800d4f6:	f013 0207 	ands.w	r2, r3, #7
 800d4fa:	d00c      	beq.n	800d516 <__lo0bits+0x22>
 800d4fc:	07d9      	lsls	r1, r3, #31
 800d4fe:	d422      	bmi.n	800d546 <__lo0bits+0x52>
 800d500:	079a      	lsls	r2, r3, #30
 800d502:	bf49      	itett	mi
 800d504:	085b      	lsrmi	r3, r3, #1
 800d506:	089b      	lsrpl	r3, r3, #2
 800d508:	6003      	strmi	r3, [r0, #0]
 800d50a:	2201      	movmi	r2, #1
 800d50c:	bf5c      	itt	pl
 800d50e:	6003      	strpl	r3, [r0, #0]
 800d510:	2202      	movpl	r2, #2
 800d512:	4610      	mov	r0, r2
 800d514:	4770      	bx	lr
 800d516:	b299      	uxth	r1, r3
 800d518:	b909      	cbnz	r1, 800d51e <__lo0bits+0x2a>
 800d51a:	0c1b      	lsrs	r3, r3, #16
 800d51c:	2210      	movs	r2, #16
 800d51e:	b2d9      	uxtb	r1, r3
 800d520:	b909      	cbnz	r1, 800d526 <__lo0bits+0x32>
 800d522:	3208      	adds	r2, #8
 800d524:	0a1b      	lsrs	r3, r3, #8
 800d526:	0719      	lsls	r1, r3, #28
 800d528:	bf04      	itt	eq
 800d52a:	091b      	lsreq	r3, r3, #4
 800d52c:	3204      	addeq	r2, #4
 800d52e:	0799      	lsls	r1, r3, #30
 800d530:	bf04      	itt	eq
 800d532:	089b      	lsreq	r3, r3, #2
 800d534:	3202      	addeq	r2, #2
 800d536:	07d9      	lsls	r1, r3, #31
 800d538:	d403      	bmi.n	800d542 <__lo0bits+0x4e>
 800d53a:	085b      	lsrs	r3, r3, #1
 800d53c:	f102 0201 	add.w	r2, r2, #1
 800d540:	d003      	beq.n	800d54a <__lo0bits+0x56>
 800d542:	6003      	str	r3, [r0, #0]
 800d544:	e7e5      	b.n	800d512 <__lo0bits+0x1e>
 800d546:	2200      	movs	r2, #0
 800d548:	e7e3      	b.n	800d512 <__lo0bits+0x1e>
 800d54a:	2220      	movs	r2, #32
 800d54c:	e7e1      	b.n	800d512 <__lo0bits+0x1e>
	...

0800d550 <__i2b>:
 800d550:	b510      	push	{r4, lr}
 800d552:	460c      	mov	r4, r1
 800d554:	2101      	movs	r1, #1
 800d556:	f7ff ff05 	bl	800d364 <_Balloc>
 800d55a:	4602      	mov	r2, r0
 800d55c:	b928      	cbnz	r0, 800d56a <__i2b+0x1a>
 800d55e:	4b05      	ldr	r3, [pc, #20]	; (800d574 <__i2b+0x24>)
 800d560:	4805      	ldr	r0, [pc, #20]	; (800d578 <__i2b+0x28>)
 800d562:	f240 1145 	movw	r1, #325	; 0x145
 800d566:	f000 fd1f 	bl	800dfa8 <__assert_func>
 800d56a:	2301      	movs	r3, #1
 800d56c:	6144      	str	r4, [r0, #20]
 800d56e:	6103      	str	r3, [r0, #16]
 800d570:	bd10      	pop	{r4, pc}
 800d572:	bf00      	nop
 800d574:	0800f564 	.word	0x0800f564
 800d578:	0800f575 	.word	0x0800f575

0800d57c <__multiply>:
 800d57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d580:	4691      	mov	r9, r2
 800d582:	690a      	ldr	r2, [r1, #16]
 800d584:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d588:	429a      	cmp	r2, r3
 800d58a:	bfb8      	it	lt
 800d58c:	460b      	movlt	r3, r1
 800d58e:	460c      	mov	r4, r1
 800d590:	bfbc      	itt	lt
 800d592:	464c      	movlt	r4, r9
 800d594:	4699      	movlt	r9, r3
 800d596:	6927      	ldr	r7, [r4, #16]
 800d598:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d59c:	68a3      	ldr	r3, [r4, #8]
 800d59e:	6861      	ldr	r1, [r4, #4]
 800d5a0:	eb07 060a 	add.w	r6, r7, sl
 800d5a4:	42b3      	cmp	r3, r6
 800d5a6:	b085      	sub	sp, #20
 800d5a8:	bfb8      	it	lt
 800d5aa:	3101      	addlt	r1, #1
 800d5ac:	f7ff feda 	bl	800d364 <_Balloc>
 800d5b0:	b930      	cbnz	r0, 800d5c0 <__multiply+0x44>
 800d5b2:	4602      	mov	r2, r0
 800d5b4:	4b44      	ldr	r3, [pc, #272]	; (800d6c8 <__multiply+0x14c>)
 800d5b6:	4845      	ldr	r0, [pc, #276]	; (800d6cc <__multiply+0x150>)
 800d5b8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d5bc:	f000 fcf4 	bl	800dfa8 <__assert_func>
 800d5c0:	f100 0514 	add.w	r5, r0, #20
 800d5c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d5c8:	462b      	mov	r3, r5
 800d5ca:	2200      	movs	r2, #0
 800d5cc:	4543      	cmp	r3, r8
 800d5ce:	d321      	bcc.n	800d614 <__multiply+0x98>
 800d5d0:	f104 0314 	add.w	r3, r4, #20
 800d5d4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d5d8:	f109 0314 	add.w	r3, r9, #20
 800d5dc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d5e0:	9202      	str	r2, [sp, #8]
 800d5e2:	1b3a      	subs	r2, r7, r4
 800d5e4:	3a15      	subs	r2, #21
 800d5e6:	f022 0203 	bic.w	r2, r2, #3
 800d5ea:	3204      	adds	r2, #4
 800d5ec:	f104 0115 	add.w	r1, r4, #21
 800d5f0:	428f      	cmp	r7, r1
 800d5f2:	bf38      	it	cc
 800d5f4:	2204      	movcc	r2, #4
 800d5f6:	9201      	str	r2, [sp, #4]
 800d5f8:	9a02      	ldr	r2, [sp, #8]
 800d5fa:	9303      	str	r3, [sp, #12]
 800d5fc:	429a      	cmp	r2, r3
 800d5fe:	d80c      	bhi.n	800d61a <__multiply+0x9e>
 800d600:	2e00      	cmp	r6, #0
 800d602:	dd03      	ble.n	800d60c <__multiply+0x90>
 800d604:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d05b      	beq.n	800d6c4 <__multiply+0x148>
 800d60c:	6106      	str	r6, [r0, #16]
 800d60e:	b005      	add	sp, #20
 800d610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d614:	f843 2b04 	str.w	r2, [r3], #4
 800d618:	e7d8      	b.n	800d5cc <__multiply+0x50>
 800d61a:	f8b3 a000 	ldrh.w	sl, [r3]
 800d61e:	f1ba 0f00 	cmp.w	sl, #0
 800d622:	d024      	beq.n	800d66e <__multiply+0xf2>
 800d624:	f104 0e14 	add.w	lr, r4, #20
 800d628:	46a9      	mov	r9, r5
 800d62a:	f04f 0c00 	mov.w	ip, #0
 800d62e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d632:	f8d9 1000 	ldr.w	r1, [r9]
 800d636:	fa1f fb82 	uxth.w	fp, r2
 800d63a:	b289      	uxth	r1, r1
 800d63c:	fb0a 110b 	mla	r1, sl, fp, r1
 800d640:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d644:	f8d9 2000 	ldr.w	r2, [r9]
 800d648:	4461      	add	r1, ip
 800d64a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d64e:	fb0a c20b 	mla	r2, sl, fp, ip
 800d652:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d656:	b289      	uxth	r1, r1
 800d658:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d65c:	4577      	cmp	r7, lr
 800d65e:	f849 1b04 	str.w	r1, [r9], #4
 800d662:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d666:	d8e2      	bhi.n	800d62e <__multiply+0xb2>
 800d668:	9a01      	ldr	r2, [sp, #4]
 800d66a:	f845 c002 	str.w	ip, [r5, r2]
 800d66e:	9a03      	ldr	r2, [sp, #12]
 800d670:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d674:	3304      	adds	r3, #4
 800d676:	f1b9 0f00 	cmp.w	r9, #0
 800d67a:	d021      	beq.n	800d6c0 <__multiply+0x144>
 800d67c:	6829      	ldr	r1, [r5, #0]
 800d67e:	f104 0c14 	add.w	ip, r4, #20
 800d682:	46ae      	mov	lr, r5
 800d684:	f04f 0a00 	mov.w	sl, #0
 800d688:	f8bc b000 	ldrh.w	fp, [ip]
 800d68c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d690:	fb09 220b 	mla	r2, r9, fp, r2
 800d694:	4452      	add	r2, sl
 800d696:	b289      	uxth	r1, r1
 800d698:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d69c:	f84e 1b04 	str.w	r1, [lr], #4
 800d6a0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d6a4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d6a8:	f8be 1000 	ldrh.w	r1, [lr]
 800d6ac:	fb09 110a 	mla	r1, r9, sl, r1
 800d6b0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d6b4:	4567      	cmp	r7, ip
 800d6b6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d6ba:	d8e5      	bhi.n	800d688 <__multiply+0x10c>
 800d6bc:	9a01      	ldr	r2, [sp, #4]
 800d6be:	50a9      	str	r1, [r5, r2]
 800d6c0:	3504      	adds	r5, #4
 800d6c2:	e799      	b.n	800d5f8 <__multiply+0x7c>
 800d6c4:	3e01      	subs	r6, #1
 800d6c6:	e79b      	b.n	800d600 <__multiply+0x84>
 800d6c8:	0800f564 	.word	0x0800f564
 800d6cc:	0800f575 	.word	0x0800f575

0800d6d0 <__pow5mult>:
 800d6d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6d4:	4615      	mov	r5, r2
 800d6d6:	f012 0203 	ands.w	r2, r2, #3
 800d6da:	4606      	mov	r6, r0
 800d6dc:	460f      	mov	r7, r1
 800d6de:	d007      	beq.n	800d6f0 <__pow5mult+0x20>
 800d6e0:	4c25      	ldr	r4, [pc, #148]	; (800d778 <__pow5mult+0xa8>)
 800d6e2:	3a01      	subs	r2, #1
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d6ea:	f7ff fe9d 	bl	800d428 <__multadd>
 800d6ee:	4607      	mov	r7, r0
 800d6f0:	10ad      	asrs	r5, r5, #2
 800d6f2:	d03d      	beq.n	800d770 <__pow5mult+0xa0>
 800d6f4:	69f4      	ldr	r4, [r6, #28]
 800d6f6:	b97c      	cbnz	r4, 800d718 <__pow5mult+0x48>
 800d6f8:	2010      	movs	r0, #16
 800d6fa:	f7ff fd7f 	bl	800d1fc <malloc>
 800d6fe:	4602      	mov	r2, r0
 800d700:	61f0      	str	r0, [r6, #28]
 800d702:	b928      	cbnz	r0, 800d710 <__pow5mult+0x40>
 800d704:	4b1d      	ldr	r3, [pc, #116]	; (800d77c <__pow5mult+0xac>)
 800d706:	481e      	ldr	r0, [pc, #120]	; (800d780 <__pow5mult+0xb0>)
 800d708:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d70c:	f000 fc4c 	bl	800dfa8 <__assert_func>
 800d710:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d714:	6004      	str	r4, [r0, #0]
 800d716:	60c4      	str	r4, [r0, #12]
 800d718:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d71c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d720:	b94c      	cbnz	r4, 800d736 <__pow5mult+0x66>
 800d722:	f240 2171 	movw	r1, #625	; 0x271
 800d726:	4630      	mov	r0, r6
 800d728:	f7ff ff12 	bl	800d550 <__i2b>
 800d72c:	2300      	movs	r3, #0
 800d72e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d732:	4604      	mov	r4, r0
 800d734:	6003      	str	r3, [r0, #0]
 800d736:	f04f 0900 	mov.w	r9, #0
 800d73a:	07eb      	lsls	r3, r5, #31
 800d73c:	d50a      	bpl.n	800d754 <__pow5mult+0x84>
 800d73e:	4639      	mov	r1, r7
 800d740:	4622      	mov	r2, r4
 800d742:	4630      	mov	r0, r6
 800d744:	f7ff ff1a 	bl	800d57c <__multiply>
 800d748:	4639      	mov	r1, r7
 800d74a:	4680      	mov	r8, r0
 800d74c:	4630      	mov	r0, r6
 800d74e:	f7ff fe49 	bl	800d3e4 <_Bfree>
 800d752:	4647      	mov	r7, r8
 800d754:	106d      	asrs	r5, r5, #1
 800d756:	d00b      	beq.n	800d770 <__pow5mult+0xa0>
 800d758:	6820      	ldr	r0, [r4, #0]
 800d75a:	b938      	cbnz	r0, 800d76c <__pow5mult+0x9c>
 800d75c:	4622      	mov	r2, r4
 800d75e:	4621      	mov	r1, r4
 800d760:	4630      	mov	r0, r6
 800d762:	f7ff ff0b 	bl	800d57c <__multiply>
 800d766:	6020      	str	r0, [r4, #0]
 800d768:	f8c0 9000 	str.w	r9, [r0]
 800d76c:	4604      	mov	r4, r0
 800d76e:	e7e4      	b.n	800d73a <__pow5mult+0x6a>
 800d770:	4638      	mov	r0, r7
 800d772:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d776:	bf00      	nop
 800d778:	0800f6c0 	.word	0x0800f6c0
 800d77c:	0800f4f5 	.word	0x0800f4f5
 800d780:	0800f575 	.word	0x0800f575

0800d784 <__lshift>:
 800d784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d788:	460c      	mov	r4, r1
 800d78a:	6849      	ldr	r1, [r1, #4]
 800d78c:	6923      	ldr	r3, [r4, #16]
 800d78e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d792:	68a3      	ldr	r3, [r4, #8]
 800d794:	4607      	mov	r7, r0
 800d796:	4691      	mov	r9, r2
 800d798:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d79c:	f108 0601 	add.w	r6, r8, #1
 800d7a0:	42b3      	cmp	r3, r6
 800d7a2:	db0b      	blt.n	800d7bc <__lshift+0x38>
 800d7a4:	4638      	mov	r0, r7
 800d7a6:	f7ff fddd 	bl	800d364 <_Balloc>
 800d7aa:	4605      	mov	r5, r0
 800d7ac:	b948      	cbnz	r0, 800d7c2 <__lshift+0x3e>
 800d7ae:	4602      	mov	r2, r0
 800d7b0:	4b28      	ldr	r3, [pc, #160]	; (800d854 <__lshift+0xd0>)
 800d7b2:	4829      	ldr	r0, [pc, #164]	; (800d858 <__lshift+0xd4>)
 800d7b4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d7b8:	f000 fbf6 	bl	800dfa8 <__assert_func>
 800d7bc:	3101      	adds	r1, #1
 800d7be:	005b      	lsls	r3, r3, #1
 800d7c0:	e7ee      	b.n	800d7a0 <__lshift+0x1c>
 800d7c2:	2300      	movs	r3, #0
 800d7c4:	f100 0114 	add.w	r1, r0, #20
 800d7c8:	f100 0210 	add.w	r2, r0, #16
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	4553      	cmp	r3, sl
 800d7d0:	db33      	blt.n	800d83a <__lshift+0xb6>
 800d7d2:	6920      	ldr	r0, [r4, #16]
 800d7d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d7d8:	f104 0314 	add.w	r3, r4, #20
 800d7dc:	f019 091f 	ands.w	r9, r9, #31
 800d7e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d7e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d7e8:	d02b      	beq.n	800d842 <__lshift+0xbe>
 800d7ea:	f1c9 0e20 	rsb	lr, r9, #32
 800d7ee:	468a      	mov	sl, r1
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	6818      	ldr	r0, [r3, #0]
 800d7f4:	fa00 f009 	lsl.w	r0, r0, r9
 800d7f8:	4310      	orrs	r0, r2
 800d7fa:	f84a 0b04 	str.w	r0, [sl], #4
 800d7fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800d802:	459c      	cmp	ip, r3
 800d804:	fa22 f20e 	lsr.w	r2, r2, lr
 800d808:	d8f3      	bhi.n	800d7f2 <__lshift+0x6e>
 800d80a:	ebac 0304 	sub.w	r3, ip, r4
 800d80e:	3b15      	subs	r3, #21
 800d810:	f023 0303 	bic.w	r3, r3, #3
 800d814:	3304      	adds	r3, #4
 800d816:	f104 0015 	add.w	r0, r4, #21
 800d81a:	4584      	cmp	ip, r0
 800d81c:	bf38      	it	cc
 800d81e:	2304      	movcc	r3, #4
 800d820:	50ca      	str	r2, [r1, r3]
 800d822:	b10a      	cbz	r2, 800d828 <__lshift+0xa4>
 800d824:	f108 0602 	add.w	r6, r8, #2
 800d828:	3e01      	subs	r6, #1
 800d82a:	4638      	mov	r0, r7
 800d82c:	612e      	str	r6, [r5, #16]
 800d82e:	4621      	mov	r1, r4
 800d830:	f7ff fdd8 	bl	800d3e4 <_Bfree>
 800d834:	4628      	mov	r0, r5
 800d836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d83a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d83e:	3301      	adds	r3, #1
 800d840:	e7c5      	b.n	800d7ce <__lshift+0x4a>
 800d842:	3904      	subs	r1, #4
 800d844:	f853 2b04 	ldr.w	r2, [r3], #4
 800d848:	f841 2f04 	str.w	r2, [r1, #4]!
 800d84c:	459c      	cmp	ip, r3
 800d84e:	d8f9      	bhi.n	800d844 <__lshift+0xc0>
 800d850:	e7ea      	b.n	800d828 <__lshift+0xa4>
 800d852:	bf00      	nop
 800d854:	0800f564 	.word	0x0800f564
 800d858:	0800f575 	.word	0x0800f575

0800d85c <__mcmp>:
 800d85c:	b530      	push	{r4, r5, lr}
 800d85e:	6902      	ldr	r2, [r0, #16]
 800d860:	690c      	ldr	r4, [r1, #16]
 800d862:	1b12      	subs	r2, r2, r4
 800d864:	d10e      	bne.n	800d884 <__mcmp+0x28>
 800d866:	f100 0314 	add.w	r3, r0, #20
 800d86a:	3114      	adds	r1, #20
 800d86c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d870:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d874:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d878:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d87c:	42a5      	cmp	r5, r4
 800d87e:	d003      	beq.n	800d888 <__mcmp+0x2c>
 800d880:	d305      	bcc.n	800d88e <__mcmp+0x32>
 800d882:	2201      	movs	r2, #1
 800d884:	4610      	mov	r0, r2
 800d886:	bd30      	pop	{r4, r5, pc}
 800d888:	4283      	cmp	r3, r0
 800d88a:	d3f3      	bcc.n	800d874 <__mcmp+0x18>
 800d88c:	e7fa      	b.n	800d884 <__mcmp+0x28>
 800d88e:	f04f 32ff 	mov.w	r2, #4294967295
 800d892:	e7f7      	b.n	800d884 <__mcmp+0x28>

0800d894 <__mdiff>:
 800d894:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d898:	460c      	mov	r4, r1
 800d89a:	4606      	mov	r6, r0
 800d89c:	4611      	mov	r1, r2
 800d89e:	4620      	mov	r0, r4
 800d8a0:	4690      	mov	r8, r2
 800d8a2:	f7ff ffdb 	bl	800d85c <__mcmp>
 800d8a6:	1e05      	subs	r5, r0, #0
 800d8a8:	d110      	bne.n	800d8cc <__mdiff+0x38>
 800d8aa:	4629      	mov	r1, r5
 800d8ac:	4630      	mov	r0, r6
 800d8ae:	f7ff fd59 	bl	800d364 <_Balloc>
 800d8b2:	b930      	cbnz	r0, 800d8c2 <__mdiff+0x2e>
 800d8b4:	4b3a      	ldr	r3, [pc, #232]	; (800d9a0 <__mdiff+0x10c>)
 800d8b6:	4602      	mov	r2, r0
 800d8b8:	f240 2137 	movw	r1, #567	; 0x237
 800d8bc:	4839      	ldr	r0, [pc, #228]	; (800d9a4 <__mdiff+0x110>)
 800d8be:	f000 fb73 	bl	800dfa8 <__assert_func>
 800d8c2:	2301      	movs	r3, #1
 800d8c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d8c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8cc:	bfa4      	itt	ge
 800d8ce:	4643      	movge	r3, r8
 800d8d0:	46a0      	movge	r8, r4
 800d8d2:	4630      	mov	r0, r6
 800d8d4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d8d8:	bfa6      	itte	ge
 800d8da:	461c      	movge	r4, r3
 800d8dc:	2500      	movge	r5, #0
 800d8de:	2501      	movlt	r5, #1
 800d8e0:	f7ff fd40 	bl	800d364 <_Balloc>
 800d8e4:	b920      	cbnz	r0, 800d8f0 <__mdiff+0x5c>
 800d8e6:	4b2e      	ldr	r3, [pc, #184]	; (800d9a0 <__mdiff+0x10c>)
 800d8e8:	4602      	mov	r2, r0
 800d8ea:	f240 2145 	movw	r1, #581	; 0x245
 800d8ee:	e7e5      	b.n	800d8bc <__mdiff+0x28>
 800d8f0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d8f4:	6926      	ldr	r6, [r4, #16]
 800d8f6:	60c5      	str	r5, [r0, #12]
 800d8f8:	f104 0914 	add.w	r9, r4, #20
 800d8fc:	f108 0514 	add.w	r5, r8, #20
 800d900:	f100 0e14 	add.w	lr, r0, #20
 800d904:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d908:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d90c:	f108 0210 	add.w	r2, r8, #16
 800d910:	46f2      	mov	sl, lr
 800d912:	2100      	movs	r1, #0
 800d914:	f859 3b04 	ldr.w	r3, [r9], #4
 800d918:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d91c:	fa11 f88b 	uxtah	r8, r1, fp
 800d920:	b299      	uxth	r1, r3
 800d922:	0c1b      	lsrs	r3, r3, #16
 800d924:	eba8 0801 	sub.w	r8, r8, r1
 800d928:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d92c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d930:	fa1f f888 	uxth.w	r8, r8
 800d934:	1419      	asrs	r1, r3, #16
 800d936:	454e      	cmp	r6, r9
 800d938:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d93c:	f84a 3b04 	str.w	r3, [sl], #4
 800d940:	d8e8      	bhi.n	800d914 <__mdiff+0x80>
 800d942:	1b33      	subs	r3, r6, r4
 800d944:	3b15      	subs	r3, #21
 800d946:	f023 0303 	bic.w	r3, r3, #3
 800d94a:	3304      	adds	r3, #4
 800d94c:	3415      	adds	r4, #21
 800d94e:	42a6      	cmp	r6, r4
 800d950:	bf38      	it	cc
 800d952:	2304      	movcc	r3, #4
 800d954:	441d      	add	r5, r3
 800d956:	4473      	add	r3, lr
 800d958:	469e      	mov	lr, r3
 800d95a:	462e      	mov	r6, r5
 800d95c:	4566      	cmp	r6, ip
 800d95e:	d30e      	bcc.n	800d97e <__mdiff+0xea>
 800d960:	f10c 0203 	add.w	r2, ip, #3
 800d964:	1b52      	subs	r2, r2, r5
 800d966:	f022 0203 	bic.w	r2, r2, #3
 800d96a:	3d03      	subs	r5, #3
 800d96c:	45ac      	cmp	ip, r5
 800d96e:	bf38      	it	cc
 800d970:	2200      	movcc	r2, #0
 800d972:	4413      	add	r3, r2
 800d974:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d978:	b17a      	cbz	r2, 800d99a <__mdiff+0x106>
 800d97a:	6107      	str	r7, [r0, #16]
 800d97c:	e7a4      	b.n	800d8c8 <__mdiff+0x34>
 800d97e:	f856 8b04 	ldr.w	r8, [r6], #4
 800d982:	fa11 f288 	uxtah	r2, r1, r8
 800d986:	1414      	asrs	r4, r2, #16
 800d988:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d98c:	b292      	uxth	r2, r2
 800d98e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d992:	f84e 2b04 	str.w	r2, [lr], #4
 800d996:	1421      	asrs	r1, r4, #16
 800d998:	e7e0      	b.n	800d95c <__mdiff+0xc8>
 800d99a:	3f01      	subs	r7, #1
 800d99c:	e7ea      	b.n	800d974 <__mdiff+0xe0>
 800d99e:	bf00      	nop
 800d9a0:	0800f564 	.word	0x0800f564
 800d9a4:	0800f575 	.word	0x0800f575

0800d9a8 <__d2b>:
 800d9a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d9ac:	460f      	mov	r7, r1
 800d9ae:	2101      	movs	r1, #1
 800d9b0:	ec59 8b10 	vmov	r8, r9, d0
 800d9b4:	4616      	mov	r6, r2
 800d9b6:	f7ff fcd5 	bl	800d364 <_Balloc>
 800d9ba:	4604      	mov	r4, r0
 800d9bc:	b930      	cbnz	r0, 800d9cc <__d2b+0x24>
 800d9be:	4602      	mov	r2, r0
 800d9c0:	4b24      	ldr	r3, [pc, #144]	; (800da54 <__d2b+0xac>)
 800d9c2:	4825      	ldr	r0, [pc, #148]	; (800da58 <__d2b+0xb0>)
 800d9c4:	f240 310f 	movw	r1, #783	; 0x30f
 800d9c8:	f000 faee 	bl	800dfa8 <__assert_func>
 800d9cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d9d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d9d4:	bb2d      	cbnz	r5, 800da22 <__d2b+0x7a>
 800d9d6:	9301      	str	r3, [sp, #4]
 800d9d8:	f1b8 0300 	subs.w	r3, r8, #0
 800d9dc:	d026      	beq.n	800da2c <__d2b+0x84>
 800d9de:	4668      	mov	r0, sp
 800d9e0:	9300      	str	r3, [sp, #0]
 800d9e2:	f7ff fd87 	bl	800d4f4 <__lo0bits>
 800d9e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d9ea:	b1e8      	cbz	r0, 800da28 <__d2b+0x80>
 800d9ec:	f1c0 0320 	rsb	r3, r0, #32
 800d9f0:	fa02 f303 	lsl.w	r3, r2, r3
 800d9f4:	430b      	orrs	r3, r1
 800d9f6:	40c2      	lsrs	r2, r0
 800d9f8:	6163      	str	r3, [r4, #20]
 800d9fa:	9201      	str	r2, [sp, #4]
 800d9fc:	9b01      	ldr	r3, [sp, #4]
 800d9fe:	61a3      	str	r3, [r4, #24]
 800da00:	2b00      	cmp	r3, #0
 800da02:	bf14      	ite	ne
 800da04:	2202      	movne	r2, #2
 800da06:	2201      	moveq	r2, #1
 800da08:	6122      	str	r2, [r4, #16]
 800da0a:	b1bd      	cbz	r5, 800da3c <__d2b+0x94>
 800da0c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800da10:	4405      	add	r5, r0
 800da12:	603d      	str	r5, [r7, #0]
 800da14:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800da18:	6030      	str	r0, [r6, #0]
 800da1a:	4620      	mov	r0, r4
 800da1c:	b003      	add	sp, #12
 800da1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800da26:	e7d6      	b.n	800d9d6 <__d2b+0x2e>
 800da28:	6161      	str	r1, [r4, #20]
 800da2a:	e7e7      	b.n	800d9fc <__d2b+0x54>
 800da2c:	a801      	add	r0, sp, #4
 800da2e:	f7ff fd61 	bl	800d4f4 <__lo0bits>
 800da32:	9b01      	ldr	r3, [sp, #4]
 800da34:	6163      	str	r3, [r4, #20]
 800da36:	3020      	adds	r0, #32
 800da38:	2201      	movs	r2, #1
 800da3a:	e7e5      	b.n	800da08 <__d2b+0x60>
 800da3c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800da40:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800da44:	6038      	str	r0, [r7, #0]
 800da46:	6918      	ldr	r0, [r3, #16]
 800da48:	f7ff fd34 	bl	800d4b4 <__hi0bits>
 800da4c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800da50:	e7e2      	b.n	800da18 <__d2b+0x70>
 800da52:	bf00      	nop
 800da54:	0800f564 	.word	0x0800f564
 800da58:	0800f575 	.word	0x0800f575

0800da5c <__sfputc_r>:
 800da5c:	6893      	ldr	r3, [r2, #8]
 800da5e:	3b01      	subs	r3, #1
 800da60:	2b00      	cmp	r3, #0
 800da62:	b410      	push	{r4}
 800da64:	6093      	str	r3, [r2, #8]
 800da66:	da08      	bge.n	800da7a <__sfputc_r+0x1e>
 800da68:	6994      	ldr	r4, [r2, #24]
 800da6a:	42a3      	cmp	r3, r4
 800da6c:	db01      	blt.n	800da72 <__sfputc_r+0x16>
 800da6e:	290a      	cmp	r1, #10
 800da70:	d103      	bne.n	800da7a <__sfputc_r+0x1e>
 800da72:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da76:	f000 b9e3 	b.w	800de40 <__swbuf_r>
 800da7a:	6813      	ldr	r3, [r2, #0]
 800da7c:	1c58      	adds	r0, r3, #1
 800da7e:	6010      	str	r0, [r2, #0]
 800da80:	7019      	strb	r1, [r3, #0]
 800da82:	4608      	mov	r0, r1
 800da84:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da88:	4770      	bx	lr

0800da8a <__sfputs_r>:
 800da8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da8c:	4606      	mov	r6, r0
 800da8e:	460f      	mov	r7, r1
 800da90:	4614      	mov	r4, r2
 800da92:	18d5      	adds	r5, r2, r3
 800da94:	42ac      	cmp	r4, r5
 800da96:	d101      	bne.n	800da9c <__sfputs_r+0x12>
 800da98:	2000      	movs	r0, #0
 800da9a:	e007      	b.n	800daac <__sfputs_r+0x22>
 800da9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800daa0:	463a      	mov	r2, r7
 800daa2:	4630      	mov	r0, r6
 800daa4:	f7ff ffda 	bl	800da5c <__sfputc_r>
 800daa8:	1c43      	adds	r3, r0, #1
 800daaa:	d1f3      	bne.n	800da94 <__sfputs_r+0xa>
 800daac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dab0 <_vfiprintf_r>:
 800dab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dab4:	460d      	mov	r5, r1
 800dab6:	b09d      	sub	sp, #116	; 0x74
 800dab8:	4614      	mov	r4, r2
 800daba:	4698      	mov	r8, r3
 800dabc:	4606      	mov	r6, r0
 800dabe:	b118      	cbz	r0, 800dac8 <_vfiprintf_r+0x18>
 800dac0:	6a03      	ldr	r3, [r0, #32]
 800dac2:	b90b      	cbnz	r3, 800dac8 <_vfiprintf_r+0x18>
 800dac4:	f7fe fbc8 	bl	800c258 <__sinit>
 800dac8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800daca:	07d9      	lsls	r1, r3, #31
 800dacc:	d405      	bmi.n	800dada <_vfiprintf_r+0x2a>
 800dace:	89ab      	ldrh	r3, [r5, #12]
 800dad0:	059a      	lsls	r2, r3, #22
 800dad2:	d402      	bmi.n	800dada <_vfiprintf_r+0x2a>
 800dad4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dad6:	f7fe fcc8 	bl	800c46a <__retarget_lock_acquire_recursive>
 800dada:	89ab      	ldrh	r3, [r5, #12]
 800dadc:	071b      	lsls	r3, r3, #28
 800dade:	d501      	bpl.n	800dae4 <_vfiprintf_r+0x34>
 800dae0:	692b      	ldr	r3, [r5, #16]
 800dae2:	b99b      	cbnz	r3, 800db0c <_vfiprintf_r+0x5c>
 800dae4:	4629      	mov	r1, r5
 800dae6:	4630      	mov	r0, r6
 800dae8:	f000 f9e8 	bl	800debc <__swsetup_r>
 800daec:	b170      	cbz	r0, 800db0c <_vfiprintf_r+0x5c>
 800daee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800daf0:	07dc      	lsls	r4, r3, #31
 800daf2:	d504      	bpl.n	800dafe <_vfiprintf_r+0x4e>
 800daf4:	f04f 30ff 	mov.w	r0, #4294967295
 800daf8:	b01d      	add	sp, #116	; 0x74
 800dafa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dafe:	89ab      	ldrh	r3, [r5, #12]
 800db00:	0598      	lsls	r0, r3, #22
 800db02:	d4f7      	bmi.n	800daf4 <_vfiprintf_r+0x44>
 800db04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800db06:	f7fe fcb1 	bl	800c46c <__retarget_lock_release_recursive>
 800db0a:	e7f3      	b.n	800daf4 <_vfiprintf_r+0x44>
 800db0c:	2300      	movs	r3, #0
 800db0e:	9309      	str	r3, [sp, #36]	; 0x24
 800db10:	2320      	movs	r3, #32
 800db12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800db16:	f8cd 800c 	str.w	r8, [sp, #12]
 800db1a:	2330      	movs	r3, #48	; 0x30
 800db1c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800dcd0 <_vfiprintf_r+0x220>
 800db20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800db24:	f04f 0901 	mov.w	r9, #1
 800db28:	4623      	mov	r3, r4
 800db2a:	469a      	mov	sl, r3
 800db2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800db30:	b10a      	cbz	r2, 800db36 <_vfiprintf_r+0x86>
 800db32:	2a25      	cmp	r2, #37	; 0x25
 800db34:	d1f9      	bne.n	800db2a <_vfiprintf_r+0x7a>
 800db36:	ebba 0b04 	subs.w	fp, sl, r4
 800db3a:	d00b      	beq.n	800db54 <_vfiprintf_r+0xa4>
 800db3c:	465b      	mov	r3, fp
 800db3e:	4622      	mov	r2, r4
 800db40:	4629      	mov	r1, r5
 800db42:	4630      	mov	r0, r6
 800db44:	f7ff ffa1 	bl	800da8a <__sfputs_r>
 800db48:	3001      	adds	r0, #1
 800db4a:	f000 80a9 	beq.w	800dca0 <_vfiprintf_r+0x1f0>
 800db4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800db50:	445a      	add	r2, fp
 800db52:	9209      	str	r2, [sp, #36]	; 0x24
 800db54:	f89a 3000 	ldrb.w	r3, [sl]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	f000 80a1 	beq.w	800dca0 <_vfiprintf_r+0x1f0>
 800db5e:	2300      	movs	r3, #0
 800db60:	f04f 32ff 	mov.w	r2, #4294967295
 800db64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800db68:	f10a 0a01 	add.w	sl, sl, #1
 800db6c:	9304      	str	r3, [sp, #16]
 800db6e:	9307      	str	r3, [sp, #28]
 800db70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800db74:	931a      	str	r3, [sp, #104]	; 0x68
 800db76:	4654      	mov	r4, sl
 800db78:	2205      	movs	r2, #5
 800db7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db7e:	4854      	ldr	r0, [pc, #336]	; (800dcd0 <_vfiprintf_r+0x220>)
 800db80:	f7f2 fb26 	bl	80001d0 <memchr>
 800db84:	9a04      	ldr	r2, [sp, #16]
 800db86:	b9d8      	cbnz	r0, 800dbc0 <_vfiprintf_r+0x110>
 800db88:	06d1      	lsls	r1, r2, #27
 800db8a:	bf44      	itt	mi
 800db8c:	2320      	movmi	r3, #32
 800db8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800db92:	0713      	lsls	r3, r2, #28
 800db94:	bf44      	itt	mi
 800db96:	232b      	movmi	r3, #43	; 0x2b
 800db98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800db9c:	f89a 3000 	ldrb.w	r3, [sl]
 800dba0:	2b2a      	cmp	r3, #42	; 0x2a
 800dba2:	d015      	beq.n	800dbd0 <_vfiprintf_r+0x120>
 800dba4:	9a07      	ldr	r2, [sp, #28]
 800dba6:	4654      	mov	r4, sl
 800dba8:	2000      	movs	r0, #0
 800dbaa:	f04f 0c0a 	mov.w	ip, #10
 800dbae:	4621      	mov	r1, r4
 800dbb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dbb4:	3b30      	subs	r3, #48	; 0x30
 800dbb6:	2b09      	cmp	r3, #9
 800dbb8:	d94d      	bls.n	800dc56 <_vfiprintf_r+0x1a6>
 800dbba:	b1b0      	cbz	r0, 800dbea <_vfiprintf_r+0x13a>
 800dbbc:	9207      	str	r2, [sp, #28]
 800dbbe:	e014      	b.n	800dbea <_vfiprintf_r+0x13a>
 800dbc0:	eba0 0308 	sub.w	r3, r0, r8
 800dbc4:	fa09 f303 	lsl.w	r3, r9, r3
 800dbc8:	4313      	orrs	r3, r2
 800dbca:	9304      	str	r3, [sp, #16]
 800dbcc:	46a2      	mov	sl, r4
 800dbce:	e7d2      	b.n	800db76 <_vfiprintf_r+0xc6>
 800dbd0:	9b03      	ldr	r3, [sp, #12]
 800dbd2:	1d19      	adds	r1, r3, #4
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	9103      	str	r1, [sp, #12]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	bfbb      	ittet	lt
 800dbdc:	425b      	neglt	r3, r3
 800dbde:	f042 0202 	orrlt.w	r2, r2, #2
 800dbe2:	9307      	strge	r3, [sp, #28]
 800dbe4:	9307      	strlt	r3, [sp, #28]
 800dbe6:	bfb8      	it	lt
 800dbe8:	9204      	strlt	r2, [sp, #16]
 800dbea:	7823      	ldrb	r3, [r4, #0]
 800dbec:	2b2e      	cmp	r3, #46	; 0x2e
 800dbee:	d10c      	bne.n	800dc0a <_vfiprintf_r+0x15a>
 800dbf0:	7863      	ldrb	r3, [r4, #1]
 800dbf2:	2b2a      	cmp	r3, #42	; 0x2a
 800dbf4:	d134      	bne.n	800dc60 <_vfiprintf_r+0x1b0>
 800dbf6:	9b03      	ldr	r3, [sp, #12]
 800dbf8:	1d1a      	adds	r2, r3, #4
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	9203      	str	r2, [sp, #12]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	bfb8      	it	lt
 800dc02:	f04f 33ff 	movlt.w	r3, #4294967295
 800dc06:	3402      	adds	r4, #2
 800dc08:	9305      	str	r3, [sp, #20]
 800dc0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800dce0 <_vfiprintf_r+0x230>
 800dc0e:	7821      	ldrb	r1, [r4, #0]
 800dc10:	2203      	movs	r2, #3
 800dc12:	4650      	mov	r0, sl
 800dc14:	f7f2 fadc 	bl	80001d0 <memchr>
 800dc18:	b138      	cbz	r0, 800dc2a <_vfiprintf_r+0x17a>
 800dc1a:	9b04      	ldr	r3, [sp, #16]
 800dc1c:	eba0 000a 	sub.w	r0, r0, sl
 800dc20:	2240      	movs	r2, #64	; 0x40
 800dc22:	4082      	lsls	r2, r0
 800dc24:	4313      	orrs	r3, r2
 800dc26:	3401      	adds	r4, #1
 800dc28:	9304      	str	r3, [sp, #16]
 800dc2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc2e:	4829      	ldr	r0, [pc, #164]	; (800dcd4 <_vfiprintf_r+0x224>)
 800dc30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dc34:	2206      	movs	r2, #6
 800dc36:	f7f2 facb 	bl	80001d0 <memchr>
 800dc3a:	2800      	cmp	r0, #0
 800dc3c:	d03f      	beq.n	800dcbe <_vfiprintf_r+0x20e>
 800dc3e:	4b26      	ldr	r3, [pc, #152]	; (800dcd8 <_vfiprintf_r+0x228>)
 800dc40:	bb1b      	cbnz	r3, 800dc8a <_vfiprintf_r+0x1da>
 800dc42:	9b03      	ldr	r3, [sp, #12]
 800dc44:	3307      	adds	r3, #7
 800dc46:	f023 0307 	bic.w	r3, r3, #7
 800dc4a:	3308      	adds	r3, #8
 800dc4c:	9303      	str	r3, [sp, #12]
 800dc4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc50:	443b      	add	r3, r7
 800dc52:	9309      	str	r3, [sp, #36]	; 0x24
 800dc54:	e768      	b.n	800db28 <_vfiprintf_r+0x78>
 800dc56:	fb0c 3202 	mla	r2, ip, r2, r3
 800dc5a:	460c      	mov	r4, r1
 800dc5c:	2001      	movs	r0, #1
 800dc5e:	e7a6      	b.n	800dbae <_vfiprintf_r+0xfe>
 800dc60:	2300      	movs	r3, #0
 800dc62:	3401      	adds	r4, #1
 800dc64:	9305      	str	r3, [sp, #20]
 800dc66:	4619      	mov	r1, r3
 800dc68:	f04f 0c0a 	mov.w	ip, #10
 800dc6c:	4620      	mov	r0, r4
 800dc6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dc72:	3a30      	subs	r2, #48	; 0x30
 800dc74:	2a09      	cmp	r2, #9
 800dc76:	d903      	bls.n	800dc80 <_vfiprintf_r+0x1d0>
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d0c6      	beq.n	800dc0a <_vfiprintf_r+0x15a>
 800dc7c:	9105      	str	r1, [sp, #20]
 800dc7e:	e7c4      	b.n	800dc0a <_vfiprintf_r+0x15a>
 800dc80:	fb0c 2101 	mla	r1, ip, r1, r2
 800dc84:	4604      	mov	r4, r0
 800dc86:	2301      	movs	r3, #1
 800dc88:	e7f0      	b.n	800dc6c <_vfiprintf_r+0x1bc>
 800dc8a:	ab03      	add	r3, sp, #12
 800dc8c:	9300      	str	r3, [sp, #0]
 800dc8e:	462a      	mov	r2, r5
 800dc90:	4b12      	ldr	r3, [pc, #72]	; (800dcdc <_vfiprintf_r+0x22c>)
 800dc92:	a904      	add	r1, sp, #16
 800dc94:	4630      	mov	r0, r6
 800dc96:	f7fd fe8d 	bl	800b9b4 <_printf_float>
 800dc9a:	4607      	mov	r7, r0
 800dc9c:	1c78      	adds	r0, r7, #1
 800dc9e:	d1d6      	bne.n	800dc4e <_vfiprintf_r+0x19e>
 800dca0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dca2:	07d9      	lsls	r1, r3, #31
 800dca4:	d405      	bmi.n	800dcb2 <_vfiprintf_r+0x202>
 800dca6:	89ab      	ldrh	r3, [r5, #12]
 800dca8:	059a      	lsls	r2, r3, #22
 800dcaa:	d402      	bmi.n	800dcb2 <_vfiprintf_r+0x202>
 800dcac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dcae:	f7fe fbdd 	bl	800c46c <__retarget_lock_release_recursive>
 800dcb2:	89ab      	ldrh	r3, [r5, #12]
 800dcb4:	065b      	lsls	r3, r3, #25
 800dcb6:	f53f af1d 	bmi.w	800daf4 <_vfiprintf_r+0x44>
 800dcba:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dcbc:	e71c      	b.n	800daf8 <_vfiprintf_r+0x48>
 800dcbe:	ab03      	add	r3, sp, #12
 800dcc0:	9300      	str	r3, [sp, #0]
 800dcc2:	462a      	mov	r2, r5
 800dcc4:	4b05      	ldr	r3, [pc, #20]	; (800dcdc <_vfiprintf_r+0x22c>)
 800dcc6:	a904      	add	r1, sp, #16
 800dcc8:	4630      	mov	r0, r6
 800dcca:	f7fe f917 	bl	800befc <_printf_i>
 800dcce:	e7e4      	b.n	800dc9a <_vfiprintf_r+0x1ea>
 800dcd0:	0800f6cc 	.word	0x0800f6cc
 800dcd4:	0800f6d6 	.word	0x0800f6d6
 800dcd8:	0800b9b5 	.word	0x0800b9b5
 800dcdc:	0800da8b 	.word	0x0800da8b
 800dce0:	0800f6d2 	.word	0x0800f6d2

0800dce4 <__sflush_r>:
 800dce4:	898a      	ldrh	r2, [r1, #12]
 800dce6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcea:	4605      	mov	r5, r0
 800dcec:	0710      	lsls	r0, r2, #28
 800dcee:	460c      	mov	r4, r1
 800dcf0:	d458      	bmi.n	800dda4 <__sflush_r+0xc0>
 800dcf2:	684b      	ldr	r3, [r1, #4]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	dc05      	bgt.n	800dd04 <__sflush_r+0x20>
 800dcf8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	dc02      	bgt.n	800dd04 <__sflush_r+0x20>
 800dcfe:	2000      	movs	r0, #0
 800dd00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dd06:	2e00      	cmp	r6, #0
 800dd08:	d0f9      	beq.n	800dcfe <__sflush_r+0x1a>
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dd10:	682f      	ldr	r7, [r5, #0]
 800dd12:	6a21      	ldr	r1, [r4, #32]
 800dd14:	602b      	str	r3, [r5, #0]
 800dd16:	d032      	beq.n	800dd7e <__sflush_r+0x9a>
 800dd18:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dd1a:	89a3      	ldrh	r3, [r4, #12]
 800dd1c:	075a      	lsls	r2, r3, #29
 800dd1e:	d505      	bpl.n	800dd2c <__sflush_r+0x48>
 800dd20:	6863      	ldr	r3, [r4, #4]
 800dd22:	1ac0      	subs	r0, r0, r3
 800dd24:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dd26:	b10b      	cbz	r3, 800dd2c <__sflush_r+0x48>
 800dd28:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dd2a:	1ac0      	subs	r0, r0, r3
 800dd2c:	2300      	movs	r3, #0
 800dd2e:	4602      	mov	r2, r0
 800dd30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dd32:	6a21      	ldr	r1, [r4, #32]
 800dd34:	4628      	mov	r0, r5
 800dd36:	47b0      	blx	r6
 800dd38:	1c43      	adds	r3, r0, #1
 800dd3a:	89a3      	ldrh	r3, [r4, #12]
 800dd3c:	d106      	bne.n	800dd4c <__sflush_r+0x68>
 800dd3e:	6829      	ldr	r1, [r5, #0]
 800dd40:	291d      	cmp	r1, #29
 800dd42:	d82b      	bhi.n	800dd9c <__sflush_r+0xb8>
 800dd44:	4a29      	ldr	r2, [pc, #164]	; (800ddec <__sflush_r+0x108>)
 800dd46:	410a      	asrs	r2, r1
 800dd48:	07d6      	lsls	r6, r2, #31
 800dd4a:	d427      	bmi.n	800dd9c <__sflush_r+0xb8>
 800dd4c:	2200      	movs	r2, #0
 800dd4e:	6062      	str	r2, [r4, #4]
 800dd50:	04d9      	lsls	r1, r3, #19
 800dd52:	6922      	ldr	r2, [r4, #16]
 800dd54:	6022      	str	r2, [r4, #0]
 800dd56:	d504      	bpl.n	800dd62 <__sflush_r+0x7e>
 800dd58:	1c42      	adds	r2, r0, #1
 800dd5a:	d101      	bne.n	800dd60 <__sflush_r+0x7c>
 800dd5c:	682b      	ldr	r3, [r5, #0]
 800dd5e:	b903      	cbnz	r3, 800dd62 <__sflush_r+0x7e>
 800dd60:	6560      	str	r0, [r4, #84]	; 0x54
 800dd62:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dd64:	602f      	str	r7, [r5, #0]
 800dd66:	2900      	cmp	r1, #0
 800dd68:	d0c9      	beq.n	800dcfe <__sflush_r+0x1a>
 800dd6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dd6e:	4299      	cmp	r1, r3
 800dd70:	d002      	beq.n	800dd78 <__sflush_r+0x94>
 800dd72:	4628      	mov	r0, r5
 800dd74:	f7ff f9f6 	bl	800d164 <_free_r>
 800dd78:	2000      	movs	r0, #0
 800dd7a:	6360      	str	r0, [r4, #52]	; 0x34
 800dd7c:	e7c0      	b.n	800dd00 <__sflush_r+0x1c>
 800dd7e:	2301      	movs	r3, #1
 800dd80:	4628      	mov	r0, r5
 800dd82:	47b0      	blx	r6
 800dd84:	1c41      	adds	r1, r0, #1
 800dd86:	d1c8      	bne.n	800dd1a <__sflush_r+0x36>
 800dd88:	682b      	ldr	r3, [r5, #0]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d0c5      	beq.n	800dd1a <__sflush_r+0x36>
 800dd8e:	2b1d      	cmp	r3, #29
 800dd90:	d001      	beq.n	800dd96 <__sflush_r+0xb2>
 800dd92:	2b16      	cmp	r3, #22
 800dd94:	d101      	bne.n	800dd9a <__sflush_r+0xb6>
 800dd96:	602f      	str	r7, [r5, #0]
 800dd98:	e7b1      	b.n	800dcfe <__sflush_r+0x1a>
 800dd9a:	89a3      	ldrh	r3, [r4, #12]
 800dd9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dda0:	81a3      	strh	r3, [r4, #12]
 800dda2:	e7ad      	b.n	800dd00 <__sflush_r+0x1c>
 800dda4:	690f      	ldr	r7, [r1, #16]
 800dda6:	2f00      	cmp	r7, #0
 800dda8:	d0a9      	beq.n	800dcfe <__sflush_r+0x1a>
 800ddaa:	0793      	lsls	r3, r2, #30
 800ddac:	680e      	ldr	r6, [r1, #0]
 800ddae:	bf08      	it	eq
 800ddb0:	694b      	ldreq	r3, [r1, #20]
 800ddb2:	600f      	str	r7, [r1, #0]
 800ddb4:	bf18      	it	ne
 800ddb6:	2300      	movne	r3, #0
 800ddb8:	eba6 0807 	sub.w	r8, r6, r7
 800ddbc:	608b      	str	r3, [r1, #8]
 800ddbe:	f1b8 0f00 	cmp.w	r8, #0
 800ddc2:	dd9c      	ble.n	800dcfe <__sflush_r+0x1a>
 800ddc4:	6a21      	ldr	r1, [r4, #32]
 800ddc6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ddc8:	4643      	mov	r3, r8
 800ddca:	463a      	mov	r2, r7
 800ddcc:	4628      	mov	r0, r5
 800ddce:	47b0      	blx	r6
 800ddd0:	2800      	cmp	r0, #0
 800ddd2:	dc06      	bgt.n	800dde2 <__sflush_r+0xfe>
 800ddd4:	89a3      	ldrh	r3, [r4, #12]
 800ddd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ddda:	81a3      	strh	r3, [r4, #12]
 800dddc:	f04f 30ff 	mov.w	r0, #4294967295
 800dde0:	e78e      	b.n	800dd00 <__sflush_r+0x1c>
 800dde2:	4407      	add	r7, r0
 800dde4:	eba8 0800 	sub.w	r8, r8, r0
 800dde8:	e7e9      	b.n	800ddbe <__sflush_r+0xda>
 800ddea:	bf00      	nop
 800ddec:	dfbffffe 	.word	0xdfbffffe

0800ddf0 <_fflush_r>:
 800ddf0:	b538      	push	{r3, r4, r5, lr}
 800ddf2:	690b      	ldr	r3, [r1, #16]
 800ddf4:	4605      	mov	r5, r0
 800ddf6:	460c      	mov	r4, r1
 800ddf8:	b913      	cbnz	r3, 800de00 <_fflush_r+0x10>
 800ddfa:	2500      	movs	r5, #0
 800ddfc:	4628      	mov	r0, r5
 800ddfe:	bd38      	pop	{r3, r4, r5, pc}
 800de00:	b118      	cbz	r0, 800de0a <_fflush_r+0x1a>
 800de02:	6a03      	ldr	r3, [r0, #32]
 800de04:	b90b      	cbnz	r3, 800de0a <_fflush_r+0x1a>
 800de06:	f7fe fa27 	bl	800c258 <__sinit>
 800de0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d0f3      	beq.n	800ddfa <_fflush_r+0xa>
 800de12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800de14:	07d0      	lsls	r0, r2, #31
 800de16:	d404      	bmi.n	800de22 <_fflush_r+0x32>
 800de18:	0599      	lsls	r1, r3, #22
 800de1a:	d402      	bmi.n	800de22 <_fflush_r+0x32>
 800de1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800de1e:	f7fe fb24 	bl	800c46a <__retarget_lock_acquire_recursive>
 800de22:	4628      	mov	r0, r5
 800de24:	4621      	mov	r1, r4
 800de26:	f7ff ff5d 	bl	800dce4 <__sflush_r>
 800de2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800de2c:	07da      	lsls	r2, r3, #31
 800de2e:	4605      	mov	r5, r0
 800de30:	d4e4      	bmi.n	800ddfc <_fflush_r+0xc>
 800de32:	89a3      	ldrh	r3, [r4, #12]
 800de34:	059b      	lsls	r3, r3, #22
 800de36:	d4e1      	bmi.n	800ddfc <_fflush_r+0xc>
 800de38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800de3a:	f7fe fb17 	bl	800c46c <__retarget_lock_release_recursive>
 800de3e:	e7dd      	b.n	800ddfc <_fflush_r+0xc>

0800de40 <__swbuf_r>:
 800de40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de42:	460e      	mov	r6, r1
 800de44:	4614      	mov	r4, r2
 800de46:	4605      	mov	r5, r0
 800de48:	b118      	cbz	r0, 800de52 <__swbuf_r+0x12>
 800de4a:	6a03      	ldr	r3, [r0, #32]
 800de4c:	b90b      	cbnz	r3, 800de52 <__swbuf_r+0x12>
 800de4e:	f7fe fa03 	bl	800c258 <__sinit>
 800de52:	69a3      	ldr	r3, [r4, #24]
 800de54:	60a3      	str	r3, [r4, #8]
 800de56:	89a3      	ldrh	r3, [r4, #12]
 800de58:	071a      	lsls	r2, r3, #28
 800de5a:	d525      	bpl.n	800dea8 <__swbuf_r+0x68>
 800de5c:	6923      	ldr	r3, [r4, #16]
 800de5e:	b31b      	cbz	r3, 800dea8 <__swbuf_r+0x68>
 800de60:	6823      	ldr	r3, [r4, #0]
 800de62:	6922      	ldr	r2, [r4, #16]
 800de64:	1a98      	subs	r0, r3, r2
 800de66:	6963      	ldr	r3, [r4, #20]
 800de68:	b2f6      	uxtb	r6, r6
 800de6a:	4283      	cmp	r3, r0
 800de6c:	4637      	mov	r7, r6
 800de6e:	dc04      	bgt.n	800de7a <__swbuf_r+0x3a>
 800de70:	4621      	mov	r1, r4
 800de72:	4628      	mov	r0, r5
 800de74:	f7ff ffbc 	bl	800ddf0 <_fflush_r>
 800de78:	b9e0      	cbnz	r0, 800deb4 <__swbuf_r+0x74>
 800de7a:	68a3      	ldr	r3, [r4, #8]
 800de7c:	3b01      	subs	r3, #1
 800de7e:	60a3      	str	r3, [r4, #8]
 800de80:	6823      	ldr	r3, [r4, #0]
 800de82:	1c5a      	adds	r2, r3, #1
 800de84:	6022      	str	r2, [r4, #0]
 800de86:	701e      	strb	r6, [r3, #0]
 800de88:	6962      	ldr	r2, [r4, #20]
 800de8a:	1c43      	adds	r3, r0, #1
 800de8c:	429a      	cmp	r2, r3
 800de8e:	d004      	beq.n	800de9a <__swbuf_r+0x5a>
 800de90:	89a3      	ldrh	r3, [r4, #12]
 800de92:	07db      	lsls	r3, r3, #31
 800de94:	d506      	bpl.n	800dea4 <__swbuf_r+0x64>
 800de96:	2e0a      	cmp	r6, #10
 800de98:	d104      	bne.n	800dea4 <__swbuf_r+0x64>
 800de9a:	4621      	mov	r1, r4
 800de9c:	4628      	mov	r0, r5
 800de9e:	f7ff ffa7 	bl	800ddf0 <_fflush_r>
 800dea2:	b938      	cbnz	r0, 800deb4 <__swbuf_r+0x74>
 800dea4:	4638      	mov	r0, r7
 800dea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dea8:	4621      	mov	r1, r4
 800deaa:	4628      	mov	r0, r5
 800deac:	f000 f806 	bl	800debc <__swsetup_r>
 800deb0:	2800      	cmp	r0, #0
 800deb2:	d0d5      	beq.n	800de60 <__swbuf_r+0x20>
 800deb4:	f04f 37ff 	mov.w	r7, #4294967295
 800deb8:	e7f4      	b.n	800dea4 <__swbuf_r+0x64>
	...

0800debc <__swsetup_r>:
 800debc:	b538      	push	{r3, r4, r5, lr}
 800debe:	4b2a      	ldr	r3, [pc, #168]	; (800df68 <__swsetup_r+0xac>)
 800dec0:	4605      	mov	r5, r0
 800dec2:	6818      	ldr	r0, [r3, #0]
 800dec4:	460c      	mov	r4, r1
 800dec6:	b118      	cbz	r0, 800ded0 <__swsetup_r+0x14>
 800dec8:	6a03      	ldr	r3, [r0, #32]
 800deca:	b90b      	cbnz	r3, 800ded0 <__swsetup_r+0x14>
 800decc:	f7fe f9c4 	bl	800c258 <__sinit>
 800ded0:	89a3      	ldrh	r3, [r4, #12]
 800ded2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ded6:	0718      	lsls	r0, r3, #28
 800ded8:	d422      	bmi.n	800df20 <__swsetup_r+0x64>
 800deda:	06d9      	lsls	r1, r3, #27
 800dedc:	d407      	bmi.n	800deee <__swsetup_r+0x32>
 800dede:	2309      	movs	r3, #9
 800dee0:	602b      	str	r3, [r5, #0]
 800dee2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dee6:	81a3      	strh	r3, [r4, #12]
 800dee8:	f04f 30ff 	mov.w	r0, #4294967295
 800deec:	e034      	b.n	800df58 <__swsetup_r+0x9c>
 800deee:	0758      	lsls	r0, r3, #29
 800def0:	d512      	bpl.n	800df18 <__swsetup_r+0x5c>
 800def2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800def4:	b141      	cbz	r1, 800df08 <__swsetup_r+0x4c>
 800def6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800defa:	4299      	cmp	r1, r3
 800defc:	d002      	beq.n	800df04 <__swsetup_r+0x48>
 800defe:	4628      	mov	r0, r5
 800df00:	f7ff f930 	bl	800d164 <_free_r>
 800df04:	2300      	movs	r3, #0
 800df06:	6363      	str	r3, [r4, #52]	; 0x34
 800df08:	89a3      	ldrh	r3, [r4, #12]
 800df0a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800df0e:	81a3      	strh	r3, [r4, #12]
 800df10:	2300      	movs	r3, #0
 800df12:	6063      	str	r3, [r4, #4]
 800df14:	6923      	ldr	r3, [r4, #16]
 800df16:	6023      	str	r3, [r4, #0]
 800df18:	89a3      	ldrh	r3, [r4, #12]
 800df1a:	f043 0308 	orr.w	r3, r3, #8
 800df1e:	81a3      	strh	r3, [r4, #12]
 800df20:	6923      	ldr	r3, [r4, #16]
 800df22:	b94b      	cbnz	r3, 800df38 <__swsetup_r+0x7c>
 800df24:	89a3      	ldrh	r3, [r4, #12]
 800df26:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800df2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800df2e:	d003      	beq.n	800df38 <__swsetup_r+0x7c>
 800df30:	4621      	mov	r1, r4
 800df32:	4628      	mov	r0, r5
 800df34:	f000 f8c4 	bl	800e0c0 <__smakebuf_r>
 800df38:	89a0      	ldrh	r0, [r4, #12]
 800df3a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800df3e:	f010 0301 	ands.w	r3, r0, #1
 800df42:	d00a      	beq.n	800df5a <__swsetup_r+0x9e>
 800df44:	2300      	movs	r3, #0
 800df46:	60a3      	str	r3, [r4, #8]
 800df48:	6963      	ldr	r3, [r4, #20]
 800df4a:	425b      	negs	r3, r3
 800df4c:	61a3      	str	r3, [r4, #24]
 800df4e:	6923      	ldr	r3, [r4, #16]
 800df50:	b943      	cbnz	r3, 800df64 <__swsetup_r+0xa8>
 800df52:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800df56:	d1c4      	bne.n	800dee2 <__swsetup_r+0x26>
 800df58:	bd38      	pop	{r3, r4, r5, pc}
 800df5a:	0781      	lsls	r1, r0, #30
 800df5c:	bf58      	it	pl
 800df5e:	6963      	ldrpl	r3, [r4, #20]
 800df60:	60a3      	str	r3, [r4, #8]
 800df62:	e7f4      	b.n	800df4e <__swsetup_r+0x92>
 800df64:	2000      	movs	r0, #0
 800df66:	e7f7      	b.n	800df58 <__swsetup_r+0x9c>
 800df68:	2000015c 	.word	0x2000015c

0800df6c <_sbrk_r>:
 800df6c:	b538      	push	{r3, r4, r5, lr}
 800df6e:	4d06      	ldr	r5, [pc, #24]	; (800df88 <_sbrk_r+0x1c>)
 800df70:	2300      	movs	r3, #0
 800df72:	4604      	mov	r4, r0
 800df74:	4608      	mov	r0, r1
 800df76:	602b      	str	r3, [r5, #0]
 800df78:	f7f4 fa54 	bl	8002424 <_sbrk>
 800df7c:	1c43      	adds	r3, r0, #1
 800df7e:	d102      	bne.n	800df86 <_sbrk_r+0x1a>
 800df80:	682b      	ldr	r3, [r5, #0]
 800df82:	b103      	cbz	r3, 800df86 <_sbrk_r+0x1a>
 800df84:	6023      	str	r3, [r4, #0]
 800df86:	bd38      	pop	{r3, r4, r5, pc}
 800df88:	200022f4 	.word	0x200022f4

0800df8c <memcpy>:
 800df8c:	440a      	add	r2, r1
 800df8e:	4291      	cmp	r1, r2
 800df90:	f100 33ff 	add.w	r3, r0, #4294967295
 800df94:	d100      	bne.n	800df98 <memcpy+0xc>
 800df96:	4770      	bx	lr
 800df98:	b510      	push	{r4, lr}
 800df9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dfa2:	4291      	cmp	r1, r2
 800dfa4:	d1f9      	bne.n	800df9a <memcpy+0xe>
 800dfa6:	bd10      	pop	{r4, pc}

0800dfa8 <__assert_func>:
 800dfa8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dfaa:	4614      	mov	r4, r2
 800dfac:	461a      	mov	r2, r3
 800dfae:	4b09      	ldr	r3, [pc, #36]	; (800dfd4 <__assert_func+0x2c>)
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	4605      	mov	r5, r0
 800dfb4:	68d8      	ldr	r0, [r3, #12]
 800dfb6:	b14c      	cbz	r4, 800dfcc <__assert_func+0x24>
 800dfb8:	4b07      	ldr	r3, [pc, #28]	; (800dfd8 <__assert_func+0x30>)
 800dfba:	9100      	str	r1, [sp, #0]
 800dfbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dfc0:	4906      	ldr	r1, [pc, #24]	; (800dfdc <__assert_func+0x34>)
 800dfc2:	462b      	mov	r3, r5
 800dfc4:	f000 f844 	bl	800e050 <fiprintf>
 800dfc8:	f000 f8d8 	bl	800e17c <abort>
 800dfcc:	4b04      	ldr	r3, [pc, #16]	; (800dfe0 <__assert_func+0x38>)
 800dfce:	461c      	mov	r4, r3
 800dfd0:	e7f3      	b.n	800dfba <__assert_func+0x12>
 800dfd2:	bf00      	nop
 800dfd4:	2000015c 	.word	0x2000015c
 800dfd8:	0800f6e7 	.word	0x0800f6e7
 800dfdc:	0800f6f4 	.word	0x0800f6f4
 800dfe0:	0800f722 	.word	0x0800f722

0800dfe4 <_calloc_r>:
 800dfe4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dfe6:	fba1 2402 	umull	r2, r4, r1, r2
 800dfea:	b94c      	cbnz	r4, 800e000 <_calloc_r+0x1c>
 800dfec:	4611      	mov	r1, r2
 800dfee:	9201      	str	r2, [sp, #4]
 800dff0:	f7ff f92c 	bl	800d24c <_malloc_r>
 800dff4:	9a01      	ldr	r2, [sp, #4]
 800dff6:	4605      	mov	r5, r0
 800dff8:	b930      	cbnz	r0, 800e008 <_calloc_r+0x24>
 800dffa:	4628      	mov	r0, r5
 800dffc:	b003      	add	sp, #12
 800dffe:	bd30      	pop	{r4, r5, pc}
 800e000:	220c      	movs	r2, #12
 800e002:	6002      	str	r2, [r0, #0]
 800e004:	2500      	movs	r5, #0
 800e006:	e7f8      	b.n	800dffa <_calloc_r+0x16>
 800e008:	4621      	mov	r1, r4
 800e00a:	f7fe f9b0 	bl	800c36e <memset>
 800e00e:	e7f4      	b.n	800dffa <_calloc_r+0x16>

0800e010 <__ascii_mbtowc>:
 800e010:	b082      	sub	sp, #8
 800e012:	b901      	cbnz	r1, 800e016 <__ascii_mbtowc+0x6>
 800e014:	a901      	add	r1, sp, #4
 800e016:	b142      	cbz	r2, 800e02a <__ascii_mbtowc+0x1a>
 800e018:	b14b      	cbz	r3, 800e02e <__ascii_mbtowc+0x1e>
 800e01a:	7813      	ldrb	r3, [r2, #0]
 800e01c:	600b      	str	r3, [r1, #0]
 800e01e:	7812      	ldrb	r2, [r2, #0]
 800e020:	1e10      	subs	r0, r2, #0
 800e022:	bf18      	it	ne
 800e024:	2001      	movne	r0, #1
 800e026:	b002      	add	sp, #8
 800e028:	4770      	bx	lr
 800e02a:	4610      	mov	r0, r2
 800e02c:	e7fb      	b.n	800e026 <__ascii_mbtowc+0x16>
 800e02e:	f06f 0001 	mvn.w	r0, #1
 800e032:	e7f8      	b.n	800e026 <__ascii_mbtowc+0x16>

0800e034 <__ascii_wctomb>:
 800e034:	b149      	cbz	r1, 800e04a <__ascii_wctomb+0x16>
 800e036:	2aff      	cmp	r2, #255	; 0xff
 800e038:	bf85      	ittet	hi
 800e03a:	238a      	movhi	r3, #138	; 0x8a
 800e03c:	6003      	strhi	r3, [r0, #0]
 800e03e:	700a      	strbls	r2, [r1, #0]
 800e040:	f04f 30ff 	movhi.w	r0, #4294967295
 800e044:	bf98      	it	ls
 800e046:	2001      	movls	r0, #1
 800e048:	4770      	bx	lr
 800e04a:	4608      	mov	r0, r1
 800e04c:	4770      	bx	lr
	...

0800e050 <fiprintf>:
 800e050:	b40e      	push	{r1, r2, r3}
 800e052:	b503      	push	{r0, r1, lr}
 800e054:	4601      	mov	r1, r0
 800e056:	ab03      	add	r3, sp, #12
 800e058:	4805      	ldr	r0, [pc, #20]	; (800e070 <fiprintf+0x20>)
 800e05a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e05e:	6800      	ldr	r0, [r0, #0]
 800e060:	9301      	str	r3, [sp, #4]
 800e062:	f7ff fd25 	bl	800dab0 <_vfiprintf_r>
 800e066:	b002      	add	sp, #8
 800e068:	f85d eb04 	ldr.w	lr, [sp], #4
 800e06c:	b003      	add	sp, #12
 800e06e:	4770      	bx	lr
 800e070:	2000015c 	.word	0x2000015c

0800e074 <__swhatbuf_r>:
 800e074:	b570      	push	{r4, r5, r6, lr}
 800e076:	460c      	mov	r4, r1
 800e078:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e07c:	2900      	cmp	r1, #0
 800e07e:	b096      	sub	sp, #88	; 0x58
 800e080:	4615      	mov	r5, r2
 800e082:	461e      	mov	r6, r3
 800e084:	da0d      	bge.n	800e0a2 <__swhatbuf_r+0x2e>
 800e086:	89a3      	ldrh	r3, [r4, #12]
 800e088:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e08c:	f04f 0100 	mov.w	r1, #0
 800e090:	bf0c      	ite	eq
 800e092:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e096:	2340      	movne	r3, #64	; 0x40
 800e098:	2000      	movs	r0, #0
 800e09a:	6031      	str	r1, [r6, #0]
 800e09c:	602b      	str	r3, [r5, #0]
 800e09e:	b016      	add	sp, #88	; 0x58
 800e0a0:	bd70      	pop	{r4, r5, r6, pc}
 800e0a2:	466a      	mov	r2, sp
 800e0a4:	f000 f848 	bl	800e138 <_fstat_r>
 800e0a8:	2800      	cmp	r0, #0
 800e0aa:	dbec      	blt.n	800e086 <__swhatbuf_r+0x12>
 800e0ac:	9901      	ldr	r1, [sp, #4]
 800e0ae:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e0b2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e0b6:	4259      	negs	r1, r3
 800e0b8:	4159      	adcs	r1, r3
 800e0ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e0be:	e7eb      	b.n	800e098 <__swhatbuf_r+0x24>

0800e0c0 <__smakebuf_r>:
 800e0c0:	898b      	ldrh	r3, [r1, #12]
 800e0c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e0c4:	079d      	lsls	r5, r3, #30
 800e0c6:	4606      	mov	r6, r0
 800e0c8:	460c      	mov	r4, r1
 800e0ca:	d507      	bpl.n	800e0dc <__smakebuf_r+0x1c>
 800e0cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e0d0:	6023      	str	r3, [r4, #0]
 800e0d2:	6123      	str	r3, [r4, #16]
 800e0d4:	2301      	movs	r3, #1
 800e0d6:	6163      	str	r3, [r4, #20]
 800e0d8:	b002      	add	sp, #8
 800e0da:	bd70      	pop	{r4, r5, r6, pc}
 800e0dc:	ab01      	add	r3, sp, #4
 800e0de:	466a      	mov	r2, sp
 800e0e0:	f7ff ffc8 	bl	800e074 <__swhatbuf_r>
 800e0e4:	9900      	ldr	r1, [sp, #0]
 800e0e6:	4605      	mov	r5, r0
 800e0e8:	4630      	mov	r0, r6
 800e0ea:	f7ff f8af 	bl	800d24c <_malloc_r>
 800e0ee:	b948      	cbnz	r0, 800e104 <__smakebuf_r+0x44>
 800e0f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0f4:	059a      	lsls	r2, r3, #22
 800e0f6:	d4ef      	bmi.n	800e0d8 <__smakebuf_r+0x18>
 800e0f8:	f023 0303 	bic.w	r3, r3, #3
 800e0fc:	f043 0302 	orr.w	r3, r3, #2
 800e100:	81a3      	strh	r3, [r4, #12]
 800e102:	e7e3      	b.n	800e0cc <__smakebuf_r+0xc>
 800e104:	89a3      	ldrh	r3, [r4, #12]
 800e106:	6020      	str	r0, [r4, #0]
 800e108:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e10c:	81a3      	strh	r3, [r4, #12]
 800e10e:	9b00      	ldr	r3, [sp, #0]
 800e110:	6163      	str	r3, [r4, #20]
 800e112:	9b01      	ldr	r3, [sp, #4]
 800e114:	6120      	str	r0, [r4, #16]
 800e116:	b15b      	cbz	r3, 800e130 <__smakebuf_r+0x70>
 800e118:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e11c:	4630      	mov	r0, r6
 800e11e:	f000 f81d 	bl	800e15c <_isatty_r>
 800e122:	b128      	cbz	r0, 800e130 <__smakebuf_r+0x70>
 800e124:	89a3      	ldrh	r3, [r4, #12]
 800e126:	f023 0303 	bic.w	r3, r3, #3
 800e12a:	f043 0301 	orr.w	r3, r3, #1
 800e12e:	81a3      	strh	r3, [r4, #12]
 800e130:	89a3      	ldrh	r3, [r4, #12]
 800e132:	431d      	orrs	r5, r3
 800e134:	81a5      	strh	r5, [r4, #12]
 800e136:	e7cf      	b.n	800e0d8 <__smakebuf_r+0x18>

0800e138 <_fstat_r>:
 800e138:	b538      	push	{r3, r4, r5, lr}
 800e13a:	4d07      	ldr	r5, [pc, #28]	; (800e158 <_fstat_r+0x20>)
 800e13c:	2300      	movs	r3, #0
 800e13e:	4604      	mov	r4, r0
 800e140:	4608      	mov	r0, r1
 800e142:	4611      	mov	r1, r2
 800e144:	602b      	str	r3, [r5, #0]
 800e146:	f7f4 f944 	bl	80023d2 <_fstat>
 800e14a:	1c43      	adds	r3, r0, #1
 800e14c:	d102      	bne.n	800e154 <_fstat_r+0x1c>
 800e14e:	682b      	ldr	r3, [r5, #0]
 800e150:	b103      	cbz	r3, 800e154 <_fstat_r+0x1c>
 800e152:	6023      	str	r3, [r4, #0]
 800e154:	bd38      	pop	{r3, r4, r5, pc}
 800e156:	bf00      	nop
 800e158:	200022f4 	.word	0x200022f4

0800e15c <_isatty_r>:
 800e15c:	b538      	push	{r3, r4, r5, lr}
 800e15e:	4d06      	ldr	r5, [pc, #24]	; (800e178 <_isatty_r+0x1c>)
 800e160:	2300      	movs	r3, #0
 800e162:	4604      	mov	r4, r0
 800e164:	4608      	mov	r0, r1
 800e166:	602b      	str	r3, [r5, #0]
 800e168:	f7f4 f943 	bl	80023f2 <_isatty>
 800e16c:	1c43      	adds	r3, r0, #1
 800e16e:	d102      	bne.n	800e176 <_isatty_r+0x1a>
 800e170:	682b      	ldr	r3, [r5, #0]
 800e172:	b103      	cbz	r3, 800e176 <_isatty_r+0x1a>
 800e174:	6023      	str	r3, [r4, #0]
 800e176:	bd38      	pop	{r3, r4, r5, pc}
 800e178:	200022f4 	.word	0x200022f4

0800e17c <abort>:
 800e17c:	b508      	push	{r3, lr}
 800e17e:	2006      	movs	r0, #6
 800e180:	f000 f82c 	bl	800e1dc <raise>
 800e184:	2001      	movs	r0, #1
 800e186:	f7f4 f8f1 	bl	800236c <_exit>

0800e18a <_raise_r>:
 800e18a:	291f      	cmp	r1, #31
 800e18c:	b538      	push	{r3, r4, r5, lr}
 800e18e:	4604      	mov	r4, r0
 800e190:	460d      	mov	r5, r1
 800e192:	d904      	bls.n	800e19e <_raise_r+0x14>
 800e194:	2316      	movs	r3, #22
 800e196:	6003      	str	r3, [r0, #0]
 800e198:	f04f 30ff 	mov.w	r0, #4294967295
 800e19c:	bd38      	pop	{r3, r4, r5, pc}
 800e19e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e1a0:	b112      	cbz	r2, 800e1a8 <_raise_r+0x1e>
 800e1a2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e1a6:	b94b      	cbnz	r3, 800e1bc <_raise_r+0x32>
 800e1a8:	4620      	mov	r0, r4
 800e1aa:	f000 f831 	bl	800e210 <_getpid_r>
 800e1ae:	462a      	mov	r2, r5
 800e1b0:	4601      	mov	r1, r0
 800e1b2:	4620      	mov	r0, r4
 800e1b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e1b8:	f000 b818 	b.w	800e1ec <_kill_r>
 800e1bc:	2b01      	cmp	r3, #1
 800e1be:	d00a      	beq.n	800e1d6 <_raise_r+0x4c>
 800e1c0:	1c59      	adds	r1, r3, #1
 800e1c2:	d103      	bne.n	800e1cc <_raise_r+0x42>
 800e1c4:	2316      	movs	r3, #22
 800e1c6:	6003      	str	r3, [r0, #0]
 800e1c8:	2001      	movs	r0, #1
 800e1ca:	e7e7      	b.n	800e19c <_raise_r+0x12>
 800e1cc:	2400      	movs	r4, #0
 800e1ce:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e1d2:	4628      	mov	r0, r5
 800e1d4:	4798      	blx	r3
 800e1d6:	2000      	movs	r0, #0
 800e1d8:	e7e0      	b.n	800e19c <_raise_r+0x12>
	...

0800e1dc <raise>:
 800e1dc:	4b02      	ldr	r3, [pc, #8]	; (800e1e8 <raise+0xc>)
 800e1de:	4601      	mov	r1, r0
 800e1e0:	6818      	ldr	r0, [r3, #0]
 800e1e2:	f7ff bfd2 	b.w	800e18a <_raise_r>
 800e1e6:	bf00      	nop
 800e1e8:	2000015c 	.word	0x2000015c

0800e1ec <_kill_r>:
 800e1ec:	b538      	push	{r3, r4, r5, lr}
 800e1ee:	4d07      	ldr	r5, [pc, #28]	; (800e20c <_kill_r+0x20>)
 800e1f0:	2300      	movs	r3, #0
 800e1f2:	4604      	mov	r4, r0
 800e1f4:	4608      	mov	r0, r1
 800e1f6:	4611      	mov	r1, r2
 800e1f8:	602b      	str	r3, [r5, #0]
 800e1fa:	f7f4 f8a7 	bl	800234c <_kill>
 800e1fe:	1c43      	adds	r3, r0, #1
 800e200:	d102      	bne.n	800e208 <_kill_r+0x1c>
 800e202:	682b      	ldr	r3, [r5, #0]
 800e204:	b103      	cbz	r3, 800e208 <_kill_r+0x1c>
 800e206:	6023      	str	r3, [r4, #0]
 800e208:	bd38      	pop	{r3, r4, r5, pc}
 800e20a:	bf00      	nop
 800e20c:	200022f4 	.word	0x200022f4

0800e210 <_getpid_r>:
 800e210:	f7f4 b894 	b.w	800233c <_getpid>

0800e214 <pow>:
 800e214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e216:	ed2d 8b02 	vpush	{d8}
 800e21a:	eeb0 8a40 	vmov.f32	s16, s0
 800e21e:	eef0 8a60 	vmov.f32	s17, s1
 800e222:	ec55 4b11 	vmov	r4, r5, d1
 800e226:	f000 fb23 	bl	800e870 <__ieee754_pow>
 800e22a:	4622      	mov	r2, r4
 800e22c:	462b      	mov	r3, r5
 800e22e:	4620      	mov	r0, r4
 800e230:	4629      	mov	r1, r5
 800e232:	ec57 6b10 	vmov	r6, r7, d0
 800e236:	f7f2 fc79 	bl	8000b2c <__aeabi_dcmpun>
 800e23a:	2800      	cmp	r0, #0
 800e23c:	d13b      	bne.n	800e2b6 <pow+0xa2>
 800e23e:	ec51 0b18 	vmov	r0, r1, d8
 800e242:	2200      	movs	r2, #0
 800e244:	2300      	movs	r3, #0
 800e246:	f7f2 fc3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800e24a:	b1b8      	cbz	r0, 800e27c <pow+0x68>
 800e24c:	2200      	movs	r2, #0
 800e24e:	2300      	movs	r3, #0
 800e250:	4620      	mov	r0, r4
 800e252:	4629      	mov	r1, r5
 800e254:	f7f2 fc38 	bl	8000ac8 <__aeabi_dcmpeq>
 800e258:	2800      	cmp	r0, #0
 800e25a:	d146      	bne.n	800e2ea <pow+0xd6>
 800e25c:	ec45 4b10 	vmov	d0, r4, r5
 800e260:	f000 fa1f 	bl	800e6a2 <finite>
 800e264:	b338      	cbz	r0, 800e2b6 <pow+0xa2>
 800e266:	2200      	movs	r2, #0
 800e268:	2300      	movs	r3, #0
 800e26a:	4620      	mov	r0, r4
 800e26c:	4629      	mov	r1, r5
 800e26e:	f7f2 fc35 	bl	8000adc <__aeabi_dcmplt>
 800e272:	b300      	cbz	r0, 800e2b6 <pow+0xa2>
 800e274:	f7fe f8ce 	bl	800c414 <__errno>
 800e278:	2322      	movs	r3, #34	; 0x22
 800e27a:	e01b      	b.n	800e2b4 <pow+0xa0>
 800e27c:	ec47 6b10 	vmov	d0, r6, r7
 800e280:	f000 fa0f 	bl	800e6a2 <finite>
 800e284:	b9e0      	cbnz	r0, 800e2c0 <pow+0xac>
 800e286:	eeb0 0a48 	vmov.f32	s0, s16
 800e28a:	eef0 0a68 	vmov.f32	s1, s17
 800e28e:	f000 fa08 	bl	800e6a2 <finite>
 800e292:	b1a8      	cbz	r0, 800e2c0 <pow+0xac>
 800e294:	ec45 4b10 	vmov	d0, r4, r5
 800e298:	f000 fa03 	bl	800e6a2 <finite>
 800e29c:	b180      	cbz	r0, 800e2c0 <pow+0xac>
 800e29e:	4632      	mov	r2, r6
 800e2a0:	463b      	mov	r3, r7
 800e2a2:	4630      	mov	r0, r6
 800e2a4:	4639      	mov	r1, r7
 800e2a6:	f7f2 fc41 	bl	8000b2c <__aeabi_dcmpun>
 800e2aa:	2800      	cmp	r0, #0
 800e2ac:	d0e2      	beq.n	800e274 <pow+0x60>
 800e2ae:	f7fe f8b1 	bl	800c414 <__errno>
 800e2b2:	2321      	movs	r3, #33	; 0x21
 800e2b4:	6003      	str	r3, [r0, #0]
 800e2b6:	ecbd 8b02 	vpop	{d8}
 800e2ba:	ec47 6b10 	vmov	d0, r6, r7
 800e2be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e2c0:	2200      	movs	r2, #0
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	4630      	mov	r0, r6
 800e2c6:	4639      	mov	r1, r7
 800e2c8:	f7f2 fbfe 	bl	8000ac8 <__aeabi_dcmpeq>
 800e2cc:	2800      	cmp	r0, #0
 800e2ce:	d0f2      	beq.n	800e2b6 <pow+0xa2>
 800e2d0:	eeb0 0a48 	vmov.f32	s0, s16
 800e2d4:	eef0 0a68 	vmov.f32	s1, s17
 800e2d8:	f000 f9e3 	bl	800e6a2 <finite>
 800e2dc:	2800      	cmp	r0, #0
 800e2de:	d0ea      	beq.n	800e2b6 <pow+0xa2>
 800e2e0:	ec45 4b10 	vmov	d0, r4, r5
 800e2e4:	f000 f9dd 	bl	800e6a2 <finite>
 800e2e8:	e7c3      	b.n	800e272 <pow+0x5e>
 800e2ea:	4f01      	ldr	r7, [pc, #4]	; (800e2f0 <pow+0xdc>)
 800e2ec:	2600      	movs	r6, #0
 800e2ee:	e7e2      	b.n	800e2b6 <pow+0xa2>
 800e2f0:	3ff00000 	.word	0x3ff00000

0800e2f4 <sqrt>:
 800e2f4:	b538      	push	{r3, r4, r5, lr}
 800e2f6:	ed2d 8b02 	vpush	{d8}
 800e2fa:	ec55 4b10 	vmov	r4, r5, d0
 800e2fe:	f000 f9db 	bl	800e6b8 <__ieee754_sqrt>
 800e302:	4622      	mov	r2, r4
 800e304:	462b      	mov	r3, r5
 800e306:	4620      	mov	r0, r4
 800e308:	4629      	mov	r1, r5
 800e30a:	eeb0 8a40 	vmov.f32	s16, s0
 800e30e:	eef0 8a60 	vmov.f32	s17, s1
 800e312:	f7f2 fc0b 	bl	8000b2c <__aeabi_dcmpun>
 800e316:	b990      	cbnz	r0, 800e33e <sqrt+0x4a>
 800e318:	2200      	movs	r2, #0
 800e31a:	2300      	movs	r3, #0
 800e31c:	4620      	mov	r0, r4
 800e31e:	4629      	mov	r1, r5
 800e320:	f7f2 fbdc 	bl	8000adc <__aeabi_dcmplt>
 800e324:	b158      	cbz	r0, 800e33e <sqrt+0x4a>
 800e326:	f7fe f875 	bl	800c414 <__errno>
 800e32a:	2321      	movs	r3, #33	; 0x21
 800e32c:	6003      	str	r3, [r0, #0]
 800e32e:	2200      	movs	r2, #0
 800e330:	2300      	movs	r3, #0
 800e332:	4610      	mov	r0, r2
 800e334:	4619      	mov	r1, r3
 800e336:	f7f2 fa89 	bl	800084c <__aeabi_ddiv>
 800e33a:	ec41 0b18 	vmov	d8, r0, r1
 800e33e:	eeb0 0a48 	vmov.f32	s0, s16
 800e342:	eef0 0a68 	vmov.f32	s1, s17
 800e346:	ecbd 8b02 	vpop	{d8}
 800e34a:	bd38      	pop	{r3, r4, r5, pc}
 800e34c:	0000      	movs	r0, r0
	...

0800e350 <atan>:
 800e350:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e354:	ec55 4b10 	vmov	r4, r5, d0
 800e358:	4bc3      	ldr	r3, [pc, #780]	; (800e668 <atan+0x318>)
 800e35a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e35e:	429e      	cmp	r6, r3
 800e360:	46ab      	mov	fp, r5
 800e362:	dd18      	ble.n	800e396 <atan+0x46>
 800e364:	4bc1      	ldr	r3, [pc, #772]	; (800e66c <atan+0x31c>)
 800e366:	429e      	cmp	r6, r3
 800e368:	dc01      	bgt.n	800e36e <atan+0x1e>
 800e36a:	d109      	bne.n	800e380 <atan+0x30>
 800e36c:	b144      	cbz	r4, 800e380 <atan+0x30>
 800e36e:	4622      	mov	r2, r4
 800e370:	462b      	mov	r3, r5
 800e372:	4620      	mov	r0, r4
 800e374:	4629      	mov	r1, r5
 800e376:	f7f1 ff89 	bl	800028c <__adddf3>
 800e37a:	4604      	mov	r4, r0
 800e37c:	460d      	mov	r5, r1
 800e37e:	e006      	b.n	800e38e <atan+0x3e>
 800e380:	f1bb 0f00 	cmp.w	fp, #0
 800e384:	f300 8131 	bgt.w	800e5ea <atan+0x29a>
 800e388:	a59b      	add	r5, pc, #620	; (adr r5, 800e5f8 <atan+0x2a8>)
 800e38a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e38e:	ec45 4b10 	vmov	d0, r4, r5
 800e392:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e396:	4bb6      	ldr	r3, [pc, #728]	; (800e670 <atan+0x320>)
 800e398:	429e      	cmp	r6, r3
 800e39a:	dc14      	bgt.n	800e3c6 <atan+0x76>
 800e39c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800e3a0:	429e      	cmp	r6, r3
 800e3a2:	dc0d      	bgt.n	800e3c0 <atan+0x70>
 800e3a4:	a396      	add	r3, pc, #600	; (adr r3, 800e600 <atan+0x2b0>)
 800e3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3aa:	ee10 0a10 	vmov	r0, s0
 800e3ae:	4629      	mov	r1, r5
 800e3b0:	f7f1 ff6c 	bl	800028c <__adddf3>
 800e3b4:	4baf      	ldr	r3, [pc, #700]	; (800e674 <atan+0x324>)
 800e3b6:	2200      	movs	r2, #0
 800e3b8:	f7f2 fbae 	bl	8000b18 <__aeabi_dcmpgt>
 800e3bc:	2800      	cmp	r0, #0
 800e3be:	d1e6      	bne.n	800e38e <atan+0x3e>
 800e3c0:	f04f 3aff 	mov.w	sl, #4294967295
 800e3c4:	e02b      	b.n	800e41e <atan+0xce>
 800e3c6:	f000 f963 	bl	800e690 <fabs>
 800e3ca:	4bab      	ldr	r3, [pc, #684]	; (800e678 <atan+0x328>)
 800e3cc:	429e      	cmp	r6, r3
 800e3ce:	ec55 4b10 	vmov	r4, r5, d0
 800e3d2:	f300 80bf 	bgt.w	800e554 <atan+0x204>
 800e3d6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800e3da:	429e      	cmp	r6, r3
 800e3dc:	f300 80a0 	bgt.w	800e520 <atan+0x1d0>
 800e3e0:	ee10 2a10 	vmov	r2, s0
 800e3e4:	ee10 0a10 	vmov	r0, s0
 800e3e8:	462b      	mov	r3, r5
 800e3ea:	4629      	mov	r1, r5
 800e3ec:	f7f1 ff4e 	bl	800028c <__adddf3>
 800e3f0:	4ba0      	ldr	r3, [pc, #640]	; (800e674 <atan+0x324>)
 800e3f2:	2200      	movs	r2, #0
 800e3f4:	f7f1 ff48 	bl	8000288 <__aeabi_dsub>
 800e3f8:	2200      	movs	r2, #0
 800e3fa:	4606      	mov	r6, r0
 800e3fc:	460f      	mov	r7, r1
 800e3fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e402:	4620      	mov	r0, r4
 800e404:	4629      	mov	r1, r5
 800e406:	f7f1 ff41 	bl	800028c <__adddf3>
 800e40a:	4602      	mov	r2, r0
 800e40c:	460b      	mov	r3, r1
 800e40e:	4630      	mov	r0, r6
 800e410:	4639      	mov	r1, r7
 800e412:	f7f2 fa1b 	bl	800084c <__aeabi_ddiv>
 800e416:	f04f 0a00 	mov.w	sl, #0
 800e41a:	4604      	mov	r4, r0
 800e41c:	460d      	mov	r5, r1
 800e41e:	4622      	mov	r2, r4
 800e420:	462b      	mov	r3, r5
 800e422:	4620      	mov	r0, r4
 800e424:	4629      	mov	r1, r5
 800e426:	f7f2 f8e7 	bl	80005f8 <__aeabi_dmul>
 800e42a:	4602      	mov	r2, r0
 800e42c:	460b      	mov	r3, r1
 800e42e:	4680      	mov	r8, r0
 800e430:	4689      	mov	r9, r1
 800e432:	f7f2 f8e1 	bl	80005f8 <__aeabi_dmul>
 800e436:	a374      	add	r3, pc, #464	; (adr r3, 800e608 <atan+0x2b8>)
 800e438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e43c:	4606      	mov	r6, r0
 800e43e:	460f      	mov	r7, r1
 800e440:	f7f2 f8da 	bl	80005f8 <__aeabi_dmul>
 800e444:	a372      	add	r3, pc, #456	; (adr r3, 800e610 <atan+0x2c0>)
 800e446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e44a:	f7f1 ff1f 	bl	800028c <__adddf3>
 800e44e:	4632      	mov	r2, r6
 800e450:	463b      	mov	r3, r7
 800e452:	f7f2 f8d1 	bl	80005f8 <__aeabi_dmul>
 800e456:	a370      	add	r3, pc, #448	; (adr r3, 800e618 <atan+0x2c8>)
 800e458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e45c:	f7f1 ff16 	bl	800028c <__adddf3>
 800e460:	4632      	mov	r2, r6
 800e462:	463b      	mov	r3, r7
 800e464:	f7f2 f8c8 	bl	80005f8 <__aeabi_dmul>
 800e468:	a36d      	add	r3, pc, #436	; (adr r3, 800e620 <atan+0x2d0>)
 800e46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e46e:	f7f1 ff0d 	bl	800028c <__adddf3>
 800e472:	4632      	mov	r2, r6
 800e474:	463b      	mov	r3, r7
 800e476:	f7f2 f8bf 	bl	80005f8 <__aeabi_dmul>
 800e47a:	a36b      	add	r3, pc, #428	; (adr r3, 800e628 <atan+0x2d8>)
 800e47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e480:	f7f1 ff04 	bl	800028c <__adddf3>
 800e484:	4632      	mov	r2, r6
 800e486:	463b      	mov	r3, r7
 800e488:	f7f2 f8b6 	bl	80005f8 <__aeabi_dmul>
 800e48c:	a368      	add	r3, pc, #416	; (adr r3, 800e630 <atan+0x2e0>)
 800e48e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e492:	f7f1 fefb 	bl	800028c <__adddf3>
 800e496:	4642      	mov	r2, r8
 800e498:	464b      	mov	r3, r9
 800e49a:	f7f2 f8ad 	bl	80005f8 <__aeabi_dmul>
 800e49e:	a366      	add	r3, pc, #408	; (adr r3, 800e638 <atan+0x2e8>)
 800e4a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4a4:	4680      	mov	r8, r0
 800e4a6:	4689      	mov	r9, r1
 800e4a8:	4630      	mov	r0, r6
 800e4aa:	4639      	mov	r1, r7
 800e4ac:	f7f2 f8a4 	bl	80005f8 <__aeabi_dmul>
 800e4b0:	a363      	add	r3, pc, #396	; (adr r3, 800e640 <atan+0x2f0>)
 800e4b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4b6:	f7f1 fee7 	bl	8000288 <__aeabi_dsub>
 800e4ba:	4632      	mov	r2, r6
 800e4bc:	463b      	mov	r3, r7
 800e4be:	f7f2 f89b 	bl	80005f8 <__aeabi_dmul>
 800e4c2:	a361      	add	r3, pc, #388	; (adr r3, 800e648 <atan+0x2f8>)
 800e4c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4c8:	f7f1 fede 	bl	8000288 <__aeabi_dsub>
 800e4cc:	4632      	mov	r2, r6
 800e4ce:	463b      	mov	r3, r7
 800e4d0:	f7f2 f892 	bl	80005f8 <__aeabi_dmul>
 800e4d4:	a35e      	add	r3, pc, #376	; (adr r3, 800e650 <atan+0x300>)
 800e4d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4da:	f7f1 fed5 	bl	8000288 <__aeabi_dsub>
 800e4de:	4632      	mov	r2, r6
 800e4e0:	463b      	mov	r3, r7
 800e4e2:	f7f2 f889 	bl	80005f8 <__aeabi_dmul>
 800e4e6:	a35c      	add	r3, pc, #368	; (adr r3, 800e658 <atan+0x308>)
 800e4e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ec:	f7f1 fecc 	bl	8000288 <__aeabi_dsub>
 800e4f0:	4632      	mov	r2, r6
 800e4f2:	463b      	mov	r3, r7
 800e4f4:	f7f2 f880 	bl	80005f8 <__aeabi_dmul>
 800e4f8:	4602      	mov	r2, r0
 800e4fa:	460b      	mov	r3, r1
 800e4fc:	4640      	mov	r0, r8
 800e4fe:	4649      	mov	r1, r9
 800e500:	f7f1 fec4 	bl	800028c <__adddf3>
 800e504:	4622      	mov	r2, r4
 800e506:	462b      	mov	r3, r5
 800e508:	f7f2 f876 	bl	80005f8 <__aeabi_dmul>
 800e50c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e510:	4602      	mov	r2, r0
 800e512:	460b      	mov	r3, r1
 800e514:	d14b      	bne.n	800e5ae <atan+0x25e>
 800e516:	4620      	mov	r0, r4
 800e518:	4629      	mov	r1, r5
 800e51a:	f7f1 feb5 	bl	8000288 <__aeabi_dsub>
 800e51e:	e72c      	b.n	800e37a <atan+0x2a>
 800e520:	ee10 0a10 	vmov	r0, s0
 800e524:	4b53      	ldr	r3, [pc, #332]	; (800e674 <atan+0x324>)
 800e526:	2200      	movs	r2, #0
 800e528:	4629      	mov	r1, r5
 800e52a:	f7f1 fead 	bl	8000288 <__aeabi_dsub>
 800e52e:	4b51      	ldr	r3, [pc, #324]	; (800e674 <atan+0x324>)
 800e530:	4606      	mov	r6, r0
 800e532:	460f      	mov	r7, r1
 800e534:	2200      	movs	r2, #0
 800e536:	4620      	mov	r0, r4
 800e538:	4629      	mov	r1, r5
 800e53a:	f7f1 fea7 	bl	800028c <__adddf3>
 800e53e:	4602      	mov	r2, r0
 800e540:	460b      	mov	r3, r1
 800e542:	4630      	mov	r0, r6
 800e544:	4639      	mov	r1, r7
 800e546:	f7f2 f981 	bl	800084c <__aeabi_ddiv>
 800e54a:	f04f 0a01 	mov.w	sl, #1
 800e54e:	4604      	mov	r4, r0
 800e550:	460d      	mov	r5, r1
 800e552:	e764      	b.n	800e41e <atan+0xce>
 800e554:	4b49      	ldr	r3, [pc, #292]	; (800e67c <atan+0x32c>)
 800e556:	429e      	cmp	r6, r3
 800e558:	da1d      	bge.n	800e596 <atan+0x246>
 800e55a:	ee10 0a10 	vmov	r0, s0
 800e55e:	4b48      	ldr	r3, [pc, #288]	; (800e680 <atan+0x330>)
 800e560:	2200      	movs	r2, #0
 800e562:	4629      	mov	r1, r5
 800e564:	f7f1 fe90 	bl	8000288 <__aeabi_dsub>
 800e568:	4b45      	ldr	r3, [pc, #276]	; (800e680 <atan+0x330>)
 800e56a:	4606      	mov	r6, r0
 800e56c:	460f      	mov	r7, r1
 800e56e:	2200      	movs	r2, #0
 800e570:	4620      	mov	r0, r4
 800e572:	4629      	mov	r1, r5
 800e574:	f7f2 f840 	bl	80005f8 <__aeabi_dmul>
 800e578:	4b3e      	ldr	r3, [pc, #248]	; (800e674 <atan+0x324>)
 800e57a:	2200      	movs	r2, #0
 800e57c:	f7f1 fe86 	bl	800028c <__adddf3>
 800e580:	4602      	mov	r2, r0
 800e582:	460b      	mov	r3, r1
 800e584:	4630      	mov	r0, r6
 800e586:	4639      	mov	r1, r7
 800e588:	f7f2 f960 	bl	800084c <__aeabi_ddiv>
 800e58c:	f04f 0a02 	mov.w	sl, #2
 800e590:	4604      	mov	r4, r0
 800e592:	460d      	mov	r5, r1
 800e594:	e743      	b.n	800e41e <atan+0xce>
 800e596:	462b      	mov	r3, r5
 800e598:	ee10 2a10 	vmov	r2, s0
 800e59c:	4939      	ldr	r1, [pc, #228]	; (800e684 <atan+0x334>)
 800e59e:	2000      	movs	r0, #0
 800e5a0:	f7f2 f954 	bl	800084c <__aeabi_ddiv>
 800e5a4:	f04f 0a03 	mov.w	sl, #3
 800e5a8:	4604      	mov	r4, r0
 800e5aa:	460d      	mov	r5, r1
 800e5ac:	e737      	b.n	800e41e <atan+0xce>
 800e5ae:	4b36      	ldr	r3, [pc, #216]	; (800e688 <atan+0x338>)
 800e5b0:	4e36      	ldr	r6, [pc, #216]	; (800e68c <atan+0x33c>)
 800e5b2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ba:	f7f1 fe65 	bl	8000288 <__aeabi_dsub>
 800e5be:	4622      	mov	r2, r4
 800e5c0:	462b      	mov	r3, r5
 800e5c2:	f7f1 fe61 	bl	8000288 <__aeabi_dsub>
 800e5c6:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800e5ca:	4602      	mov	r2, r0
 800e5cc:	460b      	mov	r3, r1
 800e5ce:	e9d6 0100 	ldrd	r0, r1, [r6]
 800e5d2:	f7f1 fe59 	bl	8000288 <__aeabi_dsub>
 800e5d6:	f1bb 0f00 	cmp.w	fp, #0
 800e5da:	4604      	mov	r4, r0
 800e5dc:	460d      	mov	r5, r1
 800e5de:	f6bf aed6 	bge.w	800e38e <atan+0x3e>
 800e5e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e5e6:	461d      	mov	r5, r3
 800e5e8:	e6d1      	b.n	800e38e <atan+0x3e>
 800e5ea:	a51d      	add	r5, pc, #116	; (adr r5, 800e660 <atan+0x310>)
 800e5ec:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e5f0:	e6cd      	b.n	800e38e <atan+0x3e>
 800e5f2:	bf00      	nop
 800e5f4:	f3af 8000 	nop.w
 800e5f8:	54442d18 	.word	0x54442d18
 800e5fc:	bff921fb 	.word	0xbff921fb
 800e600:	8800759c 	.word	0x8800759c
 800e604:	7e37e43c 	.word	0x7e37e43c
 800e608:	e322da11 	.word	0xe322da11
 800e60c:	3f90ad3a 	.word	0x3f90ad3a
 800e610:	24760deb 	.word	0x24760deb
 800e614:	3fa97b4b 	.word	0x3fa97b4b
 800e618:	a0d03d51 	.word	0xa0d03d51
 800e61c:	3fb10d66 	.word	0x3fb10d66
 800e620:	c54c206e 	.word	0xc54c206e
 800e624:	3fb745cd 	.word	0x3fb745cd
 800e628:	920083ff 	.word	0x920083ff
 800e62c:	3fc24924 	.word	0x3fc24924
 800e630:	5555550d 	.word	0x5555550d
 800e634:	3fd55555 	.word	0x3fd55555
 800e638:	2c6a6c2f 	.word	0x2c6a6c2f
 800e63c:	bfa2b444 	.word	0xbfa2b444
 800e640:	52defd9a 	.word	0x52defd9a
 800e644:	3fadde2d 	.word	0x3fadde2d
 800e648:	af749a6d 	.word	0xaf749a6d
 800e64c:	3fb3b0f2 	.word	0x3fb3b0f2
 800e650:	fe231671 	.word	0xfe231671
 800e654:	3fbc71c6 	.word	0x3fbc71c6
 800e658:	9998ebc4 	.word	0x9998ebc4
 800e65c:	3fc99999 	.word	0x3fc99999
 800e660:	54442d18 	.word	0x54442d18
 800e664:	3ff921fb 	.word	0x3ff921fb
 800e668:	440fffff 	.word	0x440fffff
 800e66c:	7ff00000 	.word	0x7ff00000
 800e670:	3fdbffff 	.word	0x3fdbffff
 800e674:	3ff00000 	.word	0x3ff00000
 800e678:	3ff2ffff 	.word	0x3ff2ffff
 800e67c:	40038000 	.word	0x40038000
 800e680:	3ff80000 	.word	0x3ff80000
 800e684:	bff00000 	.word	0xbff00000
 800e688:	0800f848 	.word	0x0800f848
 800e68c:	0800f828 	.word	0x0800f828

0800e690 <fabs>:
 800e690:	ec51 0b10 	vmov	r0, r1, d0
 800e694:	ee10 2a10 	vmov	r2, s0
 800e698:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e69c:	ec43 2b10 	vmov	d0, r2, r3
 800e6a0:	4770      	bx	lr

0800e6a2 <finite>:
 800e6a2:	b082      	sub	sp, #8
 800e6a4:	ed8d 0b00 	vstr	d0, [sp]
 800e6a8:	9801      	ldr	r0, [sp, #4]
 800e6aa:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e6ae:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e6b2:	0fc0      	lsrs	r0, r0, #31
 800e6b4:	b002      	add	sp, #8
 800e6b6:	4770      	bx	lr

0800e6b8 <__ieee754_sqrt>:
 800e6b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6bc:	ec55 4b10 	vmov	r4, r5, d0
 800e6c0:	4e67      	ldr	r6, [pc, #412]	; (800e860 <__ieee754_sqrt+0x1a8>)
 800e6c2:	43ae      	bics	r6, r5
 800e6c4:	ee10 0a10 	vmov	r0, s0
 800e6c8:	ee10 2a10 	vmov	r2, s0
 800e6cc:	4629      	mov	r1, r5
 800e6ce:	462b      	mov	r3, r5
 800e6d0:	d10d      	bne.n	800e6ee <__ieee754_sqrt+0x36>
 800e6d2:	f7f1 ff91 	bl	80005f8 <__aeabi_dmul>
 800e6d6:	4602      	mov	r2, r0
 800e6d8:	460b      	mov	r3, r1
 800e6da:	4620      	mov	r0, r4
 800e6dc:	4629      	mov	r1, r5
 800e6de:	f7f1 fdd5 	bl	800028c <__adddf3>
 800e6e2:	4604      	mov	r4, r0
 800e6e4:	460d      	mov	r5, r1
 800e6e6:	ec45 4b10 	vmov	d0, r4, r5
 800e6ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6ee:	2d00      	cmp	r5, #0
 800e6f0:	dc0b      	bgt.n	800e70a <__ieee754_sqrt+0x52>
 800e6f2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e6f6:	4326      	orrs	r6, r4
 800e6f8:	d0f5      	beq.n	800e6e6 <__ieee754_sqrt+0x2e>
 800e6fa:	b135      	cbz	r5, 800e70a <__ieee754_sqrt+0x52>
 800e6fc:	f7f1 fdc4 	bl	8000288 <__aeabi_dsub>
 800e700:	4602      	mov	r2, r0
 800e702:	460b      	mov	r3, r1
 800e704:	f7f2 f8a2 	bl	800084c <__aeabi_ddiv>
 800e708:	e7eb      	b.n	800e6e2 <__ieee754_sqrt+0x2a>
 800e70a:	1509      	asrs	r1, r1, #20
 800e70c:	f000 808d 	beq.w	800e82a <__ieee754_sqrt+0x172>
 800e710:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e714:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800e718:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e71c:	07c9      	lsls	r1, r1, #31
 800e71e:	bf5c      	itt	pl
 800e720:	005b      	lslpl	r3, r3, #1
 800e722:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800e726:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e72a:	bf58      	it	pl
 800e72c:	0052      	lslpl	r2, r2, #1
 800e72e:	2500      	movs	r5, #0
 800e730:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e734:	1076      	asrs	r6, r6, #1
 800e736:	0052      	lsls	r2, r2, #1
 800e738:	f04f 0e16 	mov.w	lr, #22
 800e73c:	46ac      	mov	ip, r5
 800e73e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e742:	eb0c 0001 	add.w	r0, ip, r1
 800e746:	4298      	cmp	r0, r3
 800e748:	bfde      	ittt	le
 800e74a:	1a1b      	suble	r3, r3, r0
 800e74c:	eb00 0c01 	addle.w	ip, r0, r1
 800e750:	186d      	addle	r5, r5, r1
 800e752:	005b      	lsls	r3, r3, #1
 800e754:	f1be 0e01 	subs.w	lr, lr, #1
 800e758:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e75c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e760:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e764:	d1ed      	bne.n	800e742 <__ieee754_sqrt+0x8a>
 800e766:	4674      	mov	r4, lr
 800e768:	2720      	movs	r7, #32
 800e76a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800e76e:	4563      	cmp	r3, ip
 800e770:	eb01 000e 	add.w	r0, r1, lr
 800e774:	dc02      	bgt.n	800e77c <__ieee754_sqrt+0xc4>
 800e776:	d113      	bne.n	800e7a0 <__ieee754_sqrt+0xe8>
 800e778:	4290      	cmp	r0, r2
 800e77a:	d811      	bhi.n	800e7a0 <__ieee754_sqrt+0xe8>
 800e77c:	2800      	cmp	r0, #0
 800e77e:	eb00 0e01 	add.w	lr, r0, r1
 800e782:	da57      	bge.n	800e834 <__ieee754_sqrt+0x17c>
 800e784:	f1be 0f00 	cmp.w	lr, #0
 800e788:	db54      	blt.n	800e834 <__ieee754_sqrt+0x17c>
 800e78a:	f10c 0801 	add.w	r8, ip, #1
 800e78e:	eba3 030c 	sub.w	r3, r3, ip
 800e792:	4290      	cmp	r0, r2
 800e794:	bf88      	it	hi
 800e796:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e79a:	1a12      	subs	r2, r2, r0
 800e79c:	440c      	add	r4, r1
 800e79e:	46c4      	mov	ip, r8
 800e7a0:	005b      	lsls	r3, r3, #1
 800e7a2:	3f01      	subs	r7, #1
 800e7a4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e7a8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e7ac:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e7b0:	d1dd      	bne.n	800e76e <__ieee754_sqrt+0xb6>
 800e7b2:	4313      	orrs	r3, r2
 800e7b4:	d01b      	beq.n	800e7ee <__ieee754_sqrt+0x136>
 800e7b6:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800e864 <__ieee754_sqrt+0x1ac>
 800e7ba:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800e868 <__ieee754_sqrt+0x1b0>
 800e7be:	e9da 0100 	ldrd	r0, r1, [sl]
 800e7c2:	e9db 2300 	ldrd	r2, r3, [fp]
 800e7c6:	f7f1 fd5f 	bl	8000288 <__aeabi_dsub>
 800e7ca:	e9da 8900 	ldrd	r8, r9, [sl]
 800e7ce:	4602      	mov	r2, r0
 800e7d0:	460b      	mov	r3, r1
 800e7d2:	4640      	mov	r0, r8
 800e7d4:	4649      	mov	r1, r9
 800e7d6:	f7f2 f98b 	bl	8000af0 <__aeabi_dcmple>
 800e7da:	b140      	cbz	r0, 800e7ee <__ieee754_sqrt+0x136>
 800e7dc:	f1b4 3fff 	cmp.w	r4, #4294967295
 800e7e0:	e9da 0100 	ldrd	r0, r1, [sl]
 800e7e4:	e9db 2300 	ldrd	r2, r3, [fp]
 800e7e8:	d126      	bne.n	800e838 <__ieee754_sqrt+0x180>
 800e7ea:	3501      	adds	r5, #1
 800e7ec:	463c      	mov	r4, r7
 800e7ee:	106a      	asrs	r2, r5, #1
 800e7f0:	0863      	lsrs	r3, r4, #1
 800e7f2:	07e9      	lsls	r1, r5, #31
 800e7f4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800e7f8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800e7fc:	bf48      	it	mi
 800e7fe:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800e802:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800e806:	461c      	mov	r4, r3
 800e808:	e76d      	b.n	800e6e6 <__ieee754_sqrt+0x2e>
 800e80a:	0ad3      	lsrs	r3, r2, #11
 800e80c:	3815      	subs	r0, #21
 800e80e:	0552      	lsls	r2, r2, #21
 800e810:	2b00      	cmp	r3, #0
 800e812:	d0fa      	beq.n	800e80a <__ieee754_sqrt+0x152>
 800e814:	02dc      	lsls	r4, r3, #11
 800e816:	d50a      	bpl.n	800e82e <__ieee754_sqrt+0x176>
 800e818:	f1c1 0420 	rsb	r4, r1, #32
 800e81c:	fa22 f404 	lsr.w	r4, r2, r4
 800e820:	1e4d      	subs	r5, r1, #1
 800e822:	408a      	lsls	r2, r1
 800e824:	4323      	orrs	r3, r4
 800e826:	1b41      	subs	r1, r0, r5
 800e828:	e772      	b.n	800e710 <__ieee754_sqrt+0x58>
 800e82a:	4608      	mov	r0, r1
 800e82c:	e7f0      	b.n	800e810 <__ieee754_sqrt+0x158>
 800e82e:	005b      	lsls	r3, r3, #1
 800e830:	3101      	adds	r1, #1
 800e832:	e7ef      	b.n	800e814 <__ieee754_sqrt+0x15c>
 800e834:	46e0      	mov	r8, ip
 800e836:	e7aa      	b.n	800e78e <__ieee754_sqrt+0xd6>
 800e838:	f7f1 fd28 	bl	800028c <__adddf3>
 800e83c:	e9da 8900 	ldrd	r8, r9, [sl]
 800e840:	4602      	mov	r2, r0
 800e842:	460b      	mov	r3, r1
 800e844:	4640      	mov	r0, r8
 800e846:	4649      	mov	r1, r9
 800e848:	f7f2 f948 	bl	8000adc <__aeabi_dcmplt>
 800e84c:	b120      	cbz	r0, 800e858 <__ieee754_sqrt+0x1a0>
 800e84e:	1ca0      	adds	r0, r4, #2
 800e850:	bf08      	it	eq
 800e852:	3501      	addeq	r5, #1
 800e854:	3402      	adds	r4, #2
 800e856:	e7ca      	b.n	800e7ee <__ieee754_sqrt+0x136>
 800e858:	3401      	adds	r4, #1
 800e85a:	f024 0401 	bic.w	r4, r4, #1
 800e85e:	e7c6      	b.n	800e7ee <__ieee754_sqrt+0x136>
 800e860:	7ff00000 	.word	0x7ff00000
 800e864:	200002d0 	.word	0x200002d0
 800e868:	200002d8 	.word	0x200002d8
 800e86c:	00000000 	.word	0x00000000

0800e870 <__ieee754_pow>:
 800e870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e874:	ed2d 8b06 	vpush	{d8-d10}
 800e878:	b089      	sub	sp, #36	; 0x24
 800e87a:	ed8d 1b00 	vstr	d1, [sp]
 800e87e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800e882:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800e886:	ea58 0102 	orrs.w	r1, r8, r2
 800e88a:	ec57 6b10 	vmov	r6, r7, d0
 800e88e:	d115      	bne.n	800e8bc <__ieee754_pow+0x4c>
 800e890:	19b3      	adds	r3, r6, r6
 800e892:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800e896:	4152      	adcs	r2, r2
 800e898:	4299      	cmp	r1, r3
 800e89a:	4b89      	ldr	r3, [pc, #548]	; (800eac0 <__ieee754_pow+0x250>)
 800e89c:	4193      	sbcs	r3, r2
 800e89e:	f080 84d1 	bcs.w	800f244 <__ieee754_pow+0x9d4>
 800e8a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e8a6:	4630      	mov	r0, r6
 800e8a8:	4639      	mov	r1, r7
 800e8aa:	f7f1 fcef 	bl	800028c <__adddf3>
 800e8ae:	ec41 0b10 	vmov	d0, r0, r1
 800e8b2:	b009      	add	sp, #36	; 0x24
 800e8b4:	ecbd 8b06 	vpop	{d8-d10}
 800e8b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8bc:	4b81      	ldr	r3, [pc, #516]	; (800eac4 <__ieee754_pow+0x254>)
 800e8be:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800e8c2:	429c      	cmp	r4, r3
 800e8c4:	ee10 aa10 	vmov	sl, s0
 800e8c8:	463d      	mov	r5, r7
 800e8ca:	dc06      	bgt.n	800e8da <__ieee754_pow+0x6a>
 800e8cc:	d101      	bne.n	800e8d2 <__ieee754_pow+0x62>
 800e8ce:	2e00      	cmp	r6, #0
 800e8d0:	d1e7      	bne.n	800e8a2 <__ieee754_pow+0x32>
 800e8d2:	4598      	cmp	r8, r3
 800e8d4:	dc01      	bgt.n	800e8da <__ieee754_pow+0x6a>
 800e8d6:	d10f      	bne.n	800e8f8 <__ieee754_pow+0x88>
 800e8d8:	b172      	cbz	r2, 800e8f8 <__ieee754_pow+0x88>
 800e8da:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800e8de:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800e8e2:	ea55 050a 	orrs.w	r5, r5, sl
 800e8e6:	d1dc      	bne.n	800e8a2 <__ieee754_pow+0x32>
 800e8e8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e8ec:	18db      	adds	r3, r3, r3
 800e8ee:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800e8f2:	4152      	adcs	r2, r2
 800e8f4:	429d      	cmp	r5, r3
 800e8f6:	e7d0      	b.n	800e89a <__ieee754_pow+0x2a>
 800e8f8:	2d00      	cmp	r5, #0
 800e8fa:	da3b      	bge.n	800e974 <__ieee754_pow+0x104>
 800e8fc:	4b72      	ldr	r3, [pc, #456]	; (800eac8 <__ieee754_pow+0x258>)
 800e8fe:	4598      	cmp	r8, r3
 800e900:	dc51      	bgt.n	800e9a6 <__ieee754_pow+0x136>
 800e902:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800e906:	4598      	cmp	r8, r3
 800e908:	f340 84ab 	ble.w	800f262 <__ieee754_pow+0x9f2>
 800e90c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e910:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e914:	2b14      	cmp	r3, #20
 800e916:	dd0f      	ble.n	800e938 <__ieee754_pow+0xc8>
 800e918:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800e91c:	fa22 f103 	lsr.w	r1, r2, r3
 800e920:	fa01 f303 	lsl.w	r3, r1, r3
 800e924:	4293      	cmp	r3, r2
 800e926:	f040 849c 	bne.w	800f262 <__ieee754_pow+0x9f2>
 800e92a:	f001 0101 	and.w	r1, r1, #1
 800e92e:	f1c1 0302 	rsb	r3, r1, #2
 800e932:	9304      	str	r3, [sp, #16]
 800e934:	b182      	cbz	r2, 800e958 <__ieee754_pow+0xe8>
 800e936:	e05f      	b.n	800e9f8 <__ieee754_pow+0x188>
 800e938:	2a00      	cmp	r2, #0
 800e93a:	d15b      	bne.n	800e9f4 <__ieee754_pow+0x184>
 800e93c:	f1c3 0314 	rsb	r3, r3, #20
 800e940:	fa48 f103 	asr.w	r1, r8, r3
 800e944:	fa01 f303 	lsl.w	r3, r1, r3
 800e948:	4543      	cmp	r3, r8
 800e94a:	f040 8487 	bne.w	800f25c <__ieee754_pow+0x9ec>
 800e94e:	f001 0101 	and.w	r1, r1, #1
 800e952:	f1c1 0302 	rsb	r3, r1, #2
 800e956:	9304      	str	r3, [sp, #16]
 800e958:	4b5c      	ldr	r3, [pc, #368]	; (800eacc <__ieee754_pow+0x25c>)
 800e95a:	4598      	cmp	r8, r3
 800e95c:	d132      	bne.n	800e9c4 <__ieee754_pow+0x154>
 800e95e:	f1b9 0f00 	cmp.w	r9, #0
 800e962:	f280 8477 	bge.w	800f254 <__ieee754_pow+0x9e4>
 800e966:	4959      	ldr	r1, [pc, #356]	; (800eacc <__ieee754_pow+0x25c>)
 800e968:	4632      	mov	r2, r6
 800e96a:	463b      	mov	r3, r7
 800e96c:	2000      	movs	r0, #0
 800e96e:	f7f1 ff6d 	bl	800084c <__aeabi_ddiv>
 800e972:	e79c      	b.n	800e8ae <__ieee754_pow+0x3e>
 800e974:	2300      	movs	r3, #0
 800e976:	9304      	str	r3, [sp, #16]
 800e978:	2a00      	cmp	r2, #0
 800e97a:	d13d      	bne.n	800e9f8 <__ieee754_pow+0x188>
 800e97c:	4b51      	ldr	r3, [pc, #324]	; (800eac4 <__ieee754_pow+0x254>)
 800e97e:	4598      	cmp	r8, r3
 800e980:	d1ea      	bne.n	800e958 <__ieee754_pow+0xe8>
 800e982:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800e986:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800e98a:	ea53 030a 	orrs.w	r3, r3, sl
 800e98e:	f000 8459 	beq.w	800f244 <__ieee754_pow+0x9d4>
 800e992:	4b4f      	ldr	r3, [pc, #316]	; (800ead0 <__ieee754_pow+0x260>)
 800e994:	429c      	cmp	r4, r3
 800e996:	dd08      	ble.n	800e9aa <__ieee754_pow+0x13a>
 800e998:	f1b9 0f00 	cmp.w	r9, #0
 800e99c:	f2c0 8456 	blt.w	800f24c <__ieee754_pow+0x9dc>
 800e9a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e9a4:	e783      	b.n	800e8ae <__ieee754_pow+0x3e>
 800e9a6:	2302      	movs	r3, #2
 800e9a8:	e7e5      	b.n	800e976 <__ieee754_pow+0x106>
 800e9aa:	f1b9 0f00 	cmp.w	r9, #0
 800e9ae:	f04f 0000 	mov.w	r0, #0
 800e9b2:	f04f 0100 	mov.w	r1, #0
 800e9b6:	f6bf af7a 	bge.w	800e8ae <__ieee754_pow+0x3e>
 800e9ba:	e9dd 0300 	ldrd	r0, r3, [sp]
 800e9be:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e9c2:	e774      	b.n	800e8ae <__ieee754_pow+0x3e>
 800e9c4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800e9c8:	d106      	bne.n	800e9d8 <__ieee754_pow+0x168>
 800e9ca:	4632      	mov	r2, r6
 800e9cc:	463b      	mov	r3, r7
 800e9ce:	4630      	mov	r0, r6
 800e9d0:	4639      	mov	r1, r7
 800e9d2:	f7f1 fe11 	bl	80005f8 <__aeabi_dmul>
 800e9d6:	e76a      	b.n	800e8ae <__ieee754_pow+0x3e>
 800e9d8:	4b3e      	ldr	r3, [pc, #248]	; (800ead4 <__ieee754_pow+0x264>)
 800e9da:	4599      	cmp	r9, r3
 800e9dc:	d10c      	bne.n	800e9f8 <__ieee754_pow+0x188>
 800e9de:	2d00      	cmp	r5, #0
 800e9e0:	db0a      	blt.n	800e9f8 <__ieee754_pow+0x188>
 800e9e2:	ec47 6b10 	vmov	d0, r6, r7
 800e9e6:	b009      	add	sp, #36	; 0x24
 800e9e8:	ecbd 8b06 	vpop	{d8-d10}
 800e9ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9f0:	f7ff be62 	b.w	800e6b8 <__ieee754_sqrt>
 800e9f4:	2300      	movs	r3, #0
 800e9f6:	9304      	str	r3, [sp, #16]
 800e9f8:	ec47 6b10 	vmov	d0, r6, r7
 800e9fc:	f7ff fe48 	bl	800e690 <fabs>
 800ea00:	ec51 0b10 	vmov	r0, r1, d0
 800ea04:	f1ba 0f00 	cmp.w	sl, #0
 800ea08:	d129      	bne.n	800ea5e <__ieee754_pow+0x1ee>
 800ea0a:	b124      	cbz	r4, 800ea16 <__ieee754_pow+0x1a6>
 800ea0c:	4b2f      	ldr	r3, [pc, #188]	; (800eacc <__ieee754_pow+0x25c>)
 800ea0e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800ea12:	429a      	cmp	r2, r3
 800ea14:	d123      	bne.n	800ea5e <__ieee754_pow+0x1ee>
 800ea16:	f1b9 0f00 	cmp.w	r9, #0
 800ea1a:	da05      	bge.n	800ea28 <__ieee754_pow+0x1b8>
 800ea1c:	4602      	mov	r2, r0
 800ea1e:	460b      	mov	r3, r1
 800ea20:	2000      	movs	r0, #0
 800ea22:	492a      	ldr	r1, [pc, #168]	; (800eacc <__ieee754_pow+0x25c>)
 800ea24:	f7f1 ff12 	bl	800084c <__aeabi_ddiv>
 800ea28:	2d00      	cmp	r5, #0
 800ea2a:	f6bf af40 	bge.w	800e8ae <__ieee754_pow+0x3e>
 800ea2e:	9b04      	ldr	r3, [sp, #16]
 800ea30:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ea34:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ea38:	431c      	orrs	r4, r3
 800ea3a:	d108      	bne.n	800ea4e <__ieee754_pow+0x1de>
 800ea3c:	4602      	mov	r2, r0
 800ea3e:	460b      	mov	r3, r1
 800ea40:	4610      	mov	r0, r2
 800ea42:	4619      	mov	r1, r3
 800ea44:	f7f1 fc20 	bl	8000288 <__aeabi_dsub>
 800ea48:	4602      	mov	r2, r0
 800ea4a:	460b      	mov	r3, r1
 800ea4c:	e78f      	b.n	800e96e <__ieee754_pow+0xfe>
 800ea4e:	9b04      	ldr	r3, [sp, #16]
 800ea50:	2b01      	cmp	r3, #1
 800ea52:	f47f af2c 	bne.w	800e8ae <__ieee754_pow+0x3e>
 800ea56:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ea5a:	4619      	mov	r1, r3
 800ea5c:	e727      	b.n	800e8ae <__ieee754_pow+0x3e>
 800ea5e:	0feb      	lsrs	r3, r5, #31
 800ea60:	3b01      	subs	r3, #1
 800ea62:	9306      	str	r3, [sp, #24]
 800ea64:	9a06      	ldr	r2, [sp, #24]
 800ea66:	9b04      	ldr	r3, [sp, #16]
 800ea68:	4313      	orrs	r3, r2
 800ea6a:	d102      	bne.n	800ea72 <__ieee754_pow+0x202>
 800ea6c:	4632      	mov	r2, r6
 800ea6e:	463b      	mov	r3, r7
 800ea70:	e7e6      	b.n	800ea40 <__ieee754_pow+0x1d0>
 800ea72:	4b19      	ldr	r3, [pc, #100]	; (800ead8 <__ieee754_pow+0x268>)
 800ea74:	4598      	cmp	r8, r3
 800ea76:	f340 80fb 	ble.w	800ec70 <__ieee754_pow+0x400>
 800ea7a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800ea7e:	4598      	cmp	r8, r3
 800ea80:	4b13      	ldr	r3, [pc, #76]	; (800ead0 <__ieee754_pow+0x260>)
 800ea82:	dd0c      	ble.n	800ea9e <__ieee754_pow+0x22e>
 800ea84:	429c      	cmp	r4, r3
 800ea86:	dc0f      	bgt.n	800eaa8 <__ieee754_pow+0x238>
 800ea88:	f1b9 0f00 	cmp.w	r9, #0
 800ea8c:	da0f      	bge.n	800eaae <__ieee754_pow+0x23e>
 800ea8e:	2000      	movs	r0, #0
 800ea90:	b009      	add	sp, #36	; 0x24
 800ea92:	ecbd 8b06 	vpop	{d8-d10}
 800ea96:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea9a:	f000 bcba 	b.w	800f412 <__math_oflow>
 800ea9e:	429c      	cmp	r4, r3
 800eaa0:	dbf2      	blt.n	800ea88 <__ieee754_pow+0x218>
 800eaa2:	4b0a      	ldr	r3, [pc, #40]	; (800eacc <__ieee754_pow+0x25c>)
 800eaa4:	429c      	cmp	r4, r3
 800eaa6:	dd19      	ble.n	800eadc <__ieee754_pow+0x26c>
 800eaa8:	f1b9 0f00 	cmp.w	r9, #0
 800eaac:	dcef      	bgt.n	800ea8e <__ieee754_pow+0x21e>
 800eaae:	2000      	movs	r0, #0
 800eab0:	b009      	add	sp, #36	; 0x24
 800eab2:	ecbd 8b06 	vpop	{d8-d10}
 800eab6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaba:	f000 bca1 	b.w	800f400 <__math_uflow>
 800eabe:	bf00      	nop
 800eac0:	fff00000 	.word	0xfff00000
 800eac4:	7ff00000 	.word	0x7ff00000
 800eac8:	433fffff 	.word	0x433fffff
 800eacc:	3ff00000 	.word	0x3ff00000
 800ead0:	3fefffff 	.word	0x3fefffff
 800ead4:	3fe00000 	.word	0x3fe00000
 800ead8:	41e00000 	.word	0x41e00000
 800eadc:	4b60      	ldr	r3, [pc, #384]	; (800ec60 <__ieee754_pow+0x3f0>)
 800eade:	2200      	movs	r2, #0
 800eae0:	f7f1 fbd2 	bl	8000288 <__aeabi_dsub>
 800eae4:	a354      	add	r3, pc, #336	; (adr r3, 800ec38 <__ieee754_pow+0x3c8>)
 800eae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaea:	4604      	mov	r4, r0
 800eaec:	460d      	mov	r5, r1
 800eaee:	f7f1 fd83 	bl	80005f8 <__aeabi_dmul>
 800eaf2:	a353      	add	r3, pc, #332	; (adr r3, 800ec40 <__ieee754_pow+0x3d0>)
 800eaf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaf8:	4606      	mov	r6, r0
 800eafa:	460f      	mov	r7, r1
 800eafc:	4620      	mov	r0, r4
 800eafe:	4629      	mov	r1, r5
 800eb00:	f7f1 fd7a 	bl	80005f8 <__aeabi_dmul>
 800eb04:	4b57      	ldr	r3, [pc, #348]	; (800ec64 <__ieee754_pow+0x3f4>)
 800eb06:	4682      	mov	sl, r0
 800eb08:	468b      	mov	fp, r1
 800eb0a:	2200      	movs	r2, #0
 800eb0c:	4620      	mov	r0, r4
 800eb0e:	4629      	mov	r1, r5
 800eb10:	f7f1 fd72 	bl	80005f8 <__aeabi_dmul>
 800eb14:	4602      	mov	r2, r0
 800eb16:	460b      	mov	r3, r1
 800eb18:	a14b      	add	r1, pc, #300	; (adr r1, 800ec48 <__ieee754_pow+0x3d8>)
 800eb1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eb1e:	f7f1 fbb3 	bl	8000288 <__aeabi_dsub>
 800eb22:	4622      	mov	r2, r4
 800eb24:	462b      	mov	r3, r5
 800eb26:	f7f1 fd67 	bl	80005f8 <__aeabi_dmul>
 800eb2a:	4602      	mov	r2, r0
 800eb2c:	460b      	mov	r3, r1
 800eb2e:	2000      	movs	r0, #0
 800eb30:	494d      	ldr	r1, [pc, #308]	; (800ec68 <__ieee754_pow+0x3f8>)
 800eb32:	f7f1 fba9 	bl	8000288 <__aeabi_dsub>
 800eb36:	4622      	mov	r2, r4
 800eb38:	4680      	mov	r8, r0
 800eb3a:	4689      	mov	r9, r1
 800eb3c:	462b      	mov	r3, r5
 800eb3e:	4620      	mov	r0, r4
 800eb40:	4629      	mov	r1, r5
 800eb42:	f7f1 fd59 	bl	80005f8 <__aeabi_dmul>
 800eb46:	4602      	mov	r2, r0
 800eb48:	460b      	mov	r3, r1
 800eb4a:	4640      	mov	r0, r8
 800eb4c:	4649      	mov	r1, r9
 800eb4e:	f7f1 fd53 	bl	80005f8 <__aeabi_dmul>
 800eb52:	a33f      	add	r3, pc, #252	; (adr r3, 800ec50 <__ieee754_pow+0x3e0>)
 800eb54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb58:	f7f1 fd4e 	bl	80005f8 <__aeabi_dmul>
 800eb5c:	4602      	mov	r2, r0
 800eb5e:	460b      	mov	r3, r1
 800eb60:	4650      	mov	r0, sl
 800eb62:	4659      	mov	r1, fp
 800eb64:	f7f1 fb90 	bl	8000288 <__aeabi_dsub>
 800eb68:	4602      	mov	r2, r0
 800eb6a:	460b      	mov	r3, r1
 800eb6c:	4680      	mov	r8, r0
 800eb6e:	4689      	mov	r9, r1
 800eb70:	4630      	mov	r0, r6
 800eb72:	4639      	mov	r1, r7
 800eb74:	f7f1 fb8a 	bl	800028c <__adddf3>
 800eb78:	2000      	movs	r0, #0
 800eb7a:	4632      	mov	r2, r6
 800eb7c:	463b      	mov	r3, r7
 800eb7e:	4604      	mov	r4, r0
 800eb80:	460d      	mov	r5, r1
 800eb82:	f7f1 fb81 	bl	8000288 <__aeabi_dsub>
 800eb86:	4602      	mov	r2, r0
 800eb88:	460b      	mov	r3, r1
 800eb8a:	4640      	mov	r0, r8
 800eb8c:	4649      	mov	r1, r9
 800eb8e:	f7f1 fb7b 	bl	8000288 <__aeabi_dsub>
 800eb92:	9b04      	ldr	r3, [sp, #16]
 800eb94:	9a06      	ldr	r2, [sp, #24]
 800eb96:	3b01      	subs	r3, #1
 800eb98:	4313      	orrs	r3, r2
 800eb9a:	4682      	mov	sl, r0
 800eb9c:	468b      	mov	fp, r1
 800eb9e:	f040 81e7 	bne.w	800ef70 <__ieee754_pow+0x700>
 800eba2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800ec58 <__ieee754_pow+0x3e8>
 800eba6:	eeb0 8a47 	vmov.f32	s16, s14
 800ebaa:	eef0 8a67 	vmov.f32	s17, s15
 800ebae:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ebb2:	2600      	movs	r6, #0
 800ebb4:	4632      	mov	r2, r6
 800ebb6:	463b      	mov	r3, r7
 800ebb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ebbc:	f7f1 fb64 	bl	8000288 <__aeabi_dsub>
 800ebc0:	4622      	mov	r2, r4
 800ebc2:	462b      	mov	r3, r5
 800ebc4:	f7f1 fd18 	bl	80005f8 <__aeabi_dmul>
 800ebc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ebcc:	4680      	mov	r8, r0
 800ebce:	4689      	mov	r9, r1
 800ebd0:	4650      	mov	r0, sl
 800ebd2:	4659      	mov	r1, fp
 800ebd4:	f7f1 fd10 	bl	80005f8 <__aeabi_dmul>
 800ebd8:	4602      	mov	r2, r0
 800ebda:	460b      	mov	r3, r1
 800ebdc:	4640      	mov	r0, r8
 800ebde:	4649      	mov	r1, r9
 800ebe0:	f7f1 fb54 	bl	800028c <__adddf3>
 800ebe4:	4632      	mov	r2, r6
 800ebe6:	463b      	mov	r3, r7
 800ebe8:	4680      	mov	r8, r0
 800ebea:	4689      	mov	r9, r1
 800ebec:	4620      	mov	r0, r4
 800ebee:	4629      	mov	r1, r5
 800ebf0:	f7f1 fd02 	bl	80005f8 <__aeabi_dmul>
 800ebf4:	460b      	mov	r3, r1
 800ebf6:	4604      	mov	r4, r0
 800ebf8:	460d      	mov	r5, r1
 800ebfa:	4602      	mov	r2, r0
 800ebfc:	4649      	mov	r1, r9
 800ebfe:	4640      	mov	r0, r8
 800ec00:	f7f1 fb44 	bl	800028c <__adddf3>
 800ec04:	4b19      	ldr	r3, [pc, #100]	; (800ec6c <__ieee754_pow+0x3fc>)
 800ec06:	4299      	cmp	r1, r3
 800ec08:	ec45 4b19 	vmov	d9, r4, r5
 800ec0c:	4606      	mov	r6, r0
 800ec0e:	460f      	mov	r7, r1
 800ec10:	468b      	mov	fp, r1
 800ec12:	f340 82f0 	ble.w	800f1f6 <__ieee754_pow+0x986>
 800ec16:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800ec1a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800ec1e:	4303      	orrs	r3, r0
 800ec20:	f000 81e4 	beq.w	800efec <__ieee754_pow+0x77c>
 800ec24:	ec51 0b18 	vmov	r0, r1, d8
 800ec28:	2200      	movs	r2, #0
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	f7f1 ff56 	bl	8000adc <__aeabi_dcmplt>
 800ec30:	3800      	subs	r0, #0
 800ec32:	bf18      	it	ne
 800ec34:	2001      	movne	r0, #1
 800ec36:	e72b      	b.n	800ea90 <__ieee754_pow+0x220>
 800ec38:	60000000 	.word	0x60000000
 800ec3c:	3ff71547 	.word	0x3ff71547
 800ec40:	f85ddf44 	.word	0xf85ddf44
 800ec44:	3e54ae0b 	.word	0x3e54ae0b
 800ec48:	55555555 	.word	0x55555555
 800ec4c:	3fd55555 	.word	0x3fd55555
 800ec50:	652b82fe 	.word	0x652b82fe
 800ec54:	3ff71547 	.word	0x3ff71547
 800ec58:	00000000 	.word	0x00000000
 800ec5c:	bff00000 	.word	0xbff00000
 800ec60:	3ff00000 	.word	0x3ff00000
 800ec64:	3fd00000 	.word	0x3fd00000
 800ec68:	3fe00000 	.word	0x3fe00000
 800ec6c:	408fffff 	.word	0x408fffff
 800ec70:	4bd5      	ldr	r3, [pc, #852]	; (800efc8 <__ieee754_pow+0x758>)
 800ec72:	402b      	ands	r3, r5
 800ec74:	2200      	movs	r2, #0
 800ec76:	b92b      	cbnz	r3, 800ec84 <__ieee754_pow+0x414>
 800ec78:	4bd4      	ldr	r3, [pc, #848]	; (800efcc <__ieee754_pow+0x75c>)
 800ec7a:	f7f1 fcbd 	bl	80005f8 <__aeabi_dmul>
 800ec7e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800ec82:	460c      	mov	r4, r1
 800ec84:	1523      	asrs	r3, r4, #20
 800ec86:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ec8a:	4413      	add	r3, r2
 800ec8c:	9305      	str	r3, [sp, #20]
 800ec8e:	4bd0      	ldr	r3, [pc, #832]	; (800efd0 <__ieee754_pow+0x760>)
 800ec90:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800ec94:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800ec98:	429c      	cmp	r4, r3
 800ec9a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ec9e:	dd08      	ble.n	800ecb2 <__ieee754_pow+0x442>
 800eca0:	4bcc      	ldr	r3, [pc, #816]	; (800efd4 <__ieee754_pow+0x764>)
 800eca2:	429c      	cmp	r4, r3
 800eca4:	f340 8162 	ble.w	800ef6c <__ieee754_pow+0x6fc>
 800eca8:	9b05      	ldr	r3, [sp, #20]
 800ecaa:	3301      	adds	r3, #1
 800ecac:	9305      	str	r3, [sp, #20]
 800ecae:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800ecb2:	2400      	movs	r4, #0
 800ecb4:	00e3      	lsls	r3, r4, #3
 800ecb6:	9307      	str	r3, [sp, #28]
 800ecb8:	4bc7      	ldr	r3, [pc, #796]	; (800efd8 <__ieee754_pow+0x768>)
 800ecba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ecbe:	ed93 7b00 	vldr	d7, [r3]
 800ecc2:	4629      	mov	r1, r5
 800ecc4:	ec53 2b17 	vmov	r2, r3, d7
 800ecc8:	eeb0 9a47 	vmov.f32	s18, s14
 800eccc:	eef0 9a67 	vmov.f32	s19, s15
 800ecd0:	4682      	mov	sl, r0
 800ecd2:	f7f1 fad9 	bl	8000288 <__aeabi_dsub>
 800ecd6:	4652      	mov	r2, sl
 800ecd8:	4606      	mov	r6, r0
 800ecda:	460f      	mov	r7, r1
 800ecdc:	462b      	mov	r3, r5
 800ecde:	ec51 0b19 	vmov	r0, r1, d9
 800ece2:	f7f1 fad3 	bl	800028c <__adddf3>
 800ece6:	4602      	mov	r2, r0
 800ece8:	460b      	mov	r3, r1
 800ecea:	2000      	movs	r0, #0
 800ecec:	49bb      	ldr	r1, [pc, #748]	; (800efdc <__ieee754_pow+0x76c>)
 800ecee:	f7f1 fdad 	bl	800084c <__aeabi_ddiv>
 800ecf2:	ec41 0b1a 	vmov	d10, r0, r1
 800ecf6:	4602      	mov	r2, r0
 800ecf8:	460b      	mov	r3, r1
 800ecfa:	4630      	mov	r0, r6
 800ecfc:	4639      	mov	r1, r7
 800ecfe:	f7f1 fc7b 	bl	80005f8 <__aeabi_dmul>
 800ed02:	2300      	movs	r3, #0
 800ed04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed08:	9302      	str	r3, [sp, #8]
 800ed0a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ed0e:	46ab      	mov	fp, r5
 800ed10:	106d      	asrs	r5, r5, #1
 800ed12:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800ed16:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800ed1a:	ec41 0b18 	vmov	d8, r0, r1
 800ed1e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800ed22:	2200      	movs	r2, #0
 800ed24:	4640      	mov	r0, r8
 800ed26:	4649      	mov	r1, r9
 800ed28:	4614      	mov	r4, r2
 800ed2a:	461d      	mov	r5, r3
 800ed2c:	f7f1 fc64 	bl	80005f8 <__aeabi_dmul>
 800ed30:	4602      	mov	r2, r0
 800ed32:	460b      	mov	r3, r1
 800ed34:	4630      	mov	r0, r6
 800ed36:	4639      	mov	r1, r7
 800ed38:	f7f1 faa6 	bl	8000288 <__aeabi_dsub>
 800ed3c:	ec53 2b19 	vmov	r2, r3, d9
 800ed40:	4606      	mov	r6, r0
 800ed42:	460f      	mov	r7, r1
 800ed44:	4620      	mov	r0, r4
 800ed46:	4629      	mov	r1, r5
 800ed48:	f7f1 fa9e 	bl	8000288 <__aeabi_dsub>
 800ed4c:	4602      	mov	r2, r0
 800ed4e:	460b      	mov	r3, r1
 800ed50:	4650      	mov	r0, sl
 800ed52:	4659      	mov	r1, fp
 800ed54:	f7f1 fa98 	bl	8000288 <__aeabi_dsub>
 800ed58:	4642      	mov	r2, r8
 800ed5a:	464b      	mov	r3, r9
 800ed5c:	f7f1 fc4c 	bl	80005f8 <__aeabi_dmul>
 800ed60:	4602      	mov	r2, r0
 800ed62:	460b      	mov	r3, r1
 800ed64:	4630      	mov	r0, r6
 800ed66:	4639      	mov	r1, r7
 800ed68:	f7f1 fa8e 	bl	8000288 <__aeabi_dsub>
 800ed6c:	ec53 2b1a 	vmov	r2, r3, d10
 800ed70:	f7f1 fc42 	bl	80005f8 <__aeabi_dmul>
 800ed74:	ec53 2b18 	vmov	r2, r3, d8
 800ed78:	ec41 0b19 	vmov	d9, r0, r1
 800ed7c:	ec51 0b18 	vmov	r0, r1, d8
 800ed80:	f7f1 fc3a 	bl	80005f8 <__aeabi_dmul>
 800ed84:	a37c      	add	r3, pc, #496	; (adr r3, 800ef78 <__ieee754_pow+0x708>)
 800ed86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed8a:	4604      	mov	r4, r0
 800ed8c:	460d      	mov	r5, r1
 800ed8e:	f7f1 fc33 	bl	80005f8 <__aeabi_dmul>
 800ed92:	a37b      	add	r3, pc, #492	; (adr r3, 800ef80 <__ieee754_pow+0x710>)
 800ed94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed98:	f7f1 fa78 	bl	800028c <__adddf3>
 800ed9c:	4622      	mov	r2, r4
 800ed9e:	462b      	mov	r3, r5
 800eda0:	f7f1 fc2a 	bl	80005f8 <__aeabi_dmul>
 800eda4:	a378      	add	r3, pc, #480	; (adr r3, 800ef88 <__ieee754_pow+0x718>)
 800eda6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edaa:	f7f1 fa6f 	bl	800028c <__adddf3>
 800edae:	4622      	mov	r2, r4
 800edb0:	462b      	mov	r3, r5
 800edb2:	f7f1 fc21 	bl	80005f8 <__aeabi_dmul>
 800edb6:	a376      	add	r3, pc, #472	; (adr r3, 800ef90 <__ieee754_pow+0x720>)
 800edb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edbc:	f7f1 fa66 	bl	800028c <__adddf3>
 800edc0:	4622      	mov	r2, r4
 800edc2:	462b      	mov	r3, r5
 800edc4:	f7f1 fc18 	bl	80005f8 <__aeabi_dmul>
 800edc8:	a373      	add	r3, pc, #460	; (adr r3, 800ef98 <__ieee754_pow+0x728>)
 800edca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edce:	f7f1 fa5d 	bl	800028c <__adddf3>
 800edd2:	4622      	mov	r2, r4
 800edd4:	462b      	mov	r3, r5
 800edd6:	f7f1 fc0f 	bl	80005f8 <__aeabi_dmul>
 800edda:	a371      	add	r3, pc, #452	; (adr r3, 800efa0 <__ieee754_pow+0x730>)
 800eddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ede0:	f7f1 fa54 	bl	800028c <__adddf3>
 800ede4:	4622      	mov	r2, r4
 800ede6:	4606      	mov	r6, r0
 800ede8:	460f      	mov	r7, r1
 800edea:	462b      	mov	r3, r5
 800edec:	4620      	mov	r0, r4
 800edee:	4629      	mov	r1, r5
 800edf0:	f7f1 fc02 	bl	80005f8 <__aeabi_dmul>
 800edf4:	4602      	mov	r2, r0
 800edf6:	460b      	mov	r3, r1
 800edf8:	4630      	mov	r0, r6
 800edfa:	4639      	mov	r1, r7
 800edfc:	f7f1 fbfc 	bl	80005f8 <__aeabi_dmul>
 800ee00:	4642      	mov	r2, r8
 800ee02:	4604      	mov	r4, r0
 800ee04:	460d      	mov	r5, r1
 800ee06:	464b      	mov	r3, r9
 800ee08:	ec51 0b18 	vmov	r0, r1, d8
 800ee0c:	f7f1 fa3e 	bl	800028c <__adddf3>
 800ee10:	ec53 2b19 	vmov	r2, r3, d9
 800ee14:	f7f1 fbf0 	bl	80005f8 <__aeabi_dmul>
 800ee18:	4622      	mov	r2, r4
 800ee1a:	462b      	mov	r3, r5
 800ee1c:	f7f1 fa36 	bl	800028c <__adddf3>
 800ee20:	4642      	mov	r2, r8
 800ee22:	4682      	mov	sl, r0
 800ee24:	468b      	mov	fp, r1
 800ee26:	464b      	mov	r3, r9
 800ee28:	4640      	mov	r0, r8
 800ee2a:	4649      	mov	r1, r9
 800ee2c:	f7f1 fbe4 	bl	80005f8 <__aeabi_dmul>
 800ee30:	4b6b      	ldr	r3, [pc, #428]	; (800efe0 <__ieee754_pow+0x770>)
 800ee32:	2200      	movs	r2, #0
 800ee34:	4606      	mov	r6, r0
 800ee36:	460f      	mov	r7, r1
 800ee38:	f7f1 fa28 	bl	800028c <__adddf3>
 800ee3c:	4652      	mov	r2, sl
 800ee3e:	465b      	mov	r3, fp
 800ee40:	f7f1 fa24 	bl	800028c <__adddf3>
 800ee44:	2000      	movs	r0, #0
 800ee46:	4604      	mov	r4, r0
 800ee48:	460d      	mov	r5, r1
 800ee4a:	4602      	mov	r2, r0
 800ee4c:	460b      	mov	r3, r1
 800ee4e:	4640      	mov	r0, r8
 800ee50:	4649      	mov	r1, r9
 800ee52:	f7f1 fbd1 	bl	80005f8 <__aeabi_dmul>
 800ee56:	4b62      	ldr	r3, [pc, #392]	; (800efe0 <__ieee754_pow+0x770>)
 800ee58:	4680      	mov	r8, r0
 800ee5a:	4689      	mov	r9, r1
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	4620      	mov	r0, r4
 800ee60:	4629      	mov	r1, r5
 800ee62:	f7f1 fa11 	bl	8000288 <__aeabi_dsub>
 800ee66:	4632      	mov	r2, r6
 800ee68:	463b      	mov	r3, r7
 800ee6a:	f7f1 fa0d 	bl	8000288 <__aeabi_dsub>
 800ee6e:	4602      	mov	r2, r0
 800ee70:	460b      	mov	r3, r1
 800ee72:	4650      	mov	r0, sl
 800ee74:	4659      	mov	r1, fp
 800ee76:	f7f1 fa07 	bl	8000288 <__aeabi_dsub>
 800ee7a:	ec53 2b18 	vmov	r2, r3, d8
 800ee7e:	f7f1 fbbb 	bl	80005f8 <__aeabi_dmul>
 800ee82:	4622      	mov	r2, r4
 800ee84:	4606      	mov	r6, r0
 800ee86:	460f      	mov	r7, r1
 800ee88:	462b      	mov	r3, r5
 800ee8a:	ec51 0b19 	vmov	r0, r1, d9
 800ee8e:	f7f1 fbb3 	bl	80005f8 <__aeabi_dmul>
 800ee92:	4602      	mov	r2, r0
 800ee94:	460b      	mov	r3, r1
 800ee96:	4630      	mov	r0, r6
 800ee98:	4639      	mov	r1, r7
 800ee9a:	f7f1 f9f7 	bl	800028c <__adddf3>
 800ee9e:	4606      	mov	r6, r0
 800eea0:	460f      	mov	r7, r1
 800eea2:	4602      	mov	r2, r0
 800eea4:	460b      	mov	r3, r1
 800eea6:	4640      	mov	r0, r8
 800eea8:	4649      	mov	r1, r9
 800eeaa:	f7f1 f9ef 	bl	800028c <__adddf3>
 800eeae:	a33e      	add	r3, pc, #248	; (adr r3, 800efa8 <__ieee754_pow+0x738>)
 800eeb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeb4:	2000      	movs	r0, #0
 800eeb6:	4604      	mov	r4, r0
 800eeb8:	460d      	mov	r5, r1
 800eeba:	f7f1 fb9d 	bl	80005f8 <__aeabi_dmul>
 800eebe:	4642      	mov	r2, r8
 800eec0:	ec41 0b18 	vmov	d8, r0, r1
 800eec4:	464b      	mov	r3, r9
 800eec6:	4620      	mov	r0, r4
 800eec8:	4629      	mov	r1, r5
 800eeca:	f7f1 f9dd 	bl	8000288 <__aeabi_dsub>
 800eece:	4602      	mov	r2, r0
 800eed0:	460b      	mov	r3, r1
 800eed2:	4630      	mov	r0, r6
 800eed4:	4639      	mov	r1, r7
 800eed6:	f7f1 f9d7 	bl	8000288 <__aeabi_dsub>
 800eeda:	a335      	add	r3, pc, #212	; (adr r3, 800efb0 <__ieee754_pow+0x740>)
 800eedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eee0:	f7f1 fb8a 	bl	80005f8 <__aeabi_dmul>
 800eee4:	a334      	add	r3, pc, #208	; (adr r3, 800efb8 <__ieee754_pow+0x748>)
 800eee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeea:	4606      	mov	r6, r0
 800eeec:	460f      	mov	r7, r1
 800eeee:	4620      	mov	r0, r4
 800eef0:	4629      	mov	r1, r5
 800eef2:	f7f1 fb81 	bl	80005f8 <__aeabi_dmul>
 800eef6:	4602      	mov	r2, r0
 800eef8:	460b      	mov	r3, r1
 800eefa:	4630      	mov	r0, r6
 800eefc:	4639      	mov	r1, r7
 800eefe:	f7f1 f9c5 	bl	800028c <__adddf3>
 800ef02:	9a07      	ldr	r2, [sp, #28]
 800ef04:	4b37      	ldr	r3, [pc, #220]	; (800efe4 <__ieee754_pow+0x774>)
 800ef06:	4413      	add	r3, r2
 800ef08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef0c:	f7f1 f9be 	bl	800028c <__adddf3>
 800ef10:	4682      	mov	sl, r0
 800ef12:	9805      	ldr	r0, [sp, #20]
 800ef14:	468b      	mov	fp, r1
 800ef16:	f7f1 fb05 	bl	8000524 <__aeabi_i2d>
 800ef1a:	9a07      	ldr	r2, [sp, #28]
 800ef1c:	4b32      	ldr	r3, [pc, #200]	; (800efe8 <__ieee754_pow+0x778>)
 800ef1e:	4413      	add	r3, r2
 800ef20:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ef24:	4606      	mov	r6, r0
 800ef26:	460f      	mov	r7, r1
 800ef28:	4652      	mov	r2, sl
 800ef2a:	465b      	mov	r3, fp
 800ef2c:	ec51 0b18 	vmov	r0, r1, d8
 800ef30:	f7f1 f9ac 	bl	800028c <__adddf3>
 800ef34:	4642      	mov	r2, r8
 800ef36:	464b      	mov	r3, r9
 800ef38:	f7f1 f9a8 	bl	800028c <__adddf3>
 800ef3c:	4632      	mov	r2, r6
 800ef3e:	463b      	mov	r3, r7
 800ef40:	f7f1 f9a4 	bl	800028c <__adddf3>
 800ef44:	2000      	movs	r0, #0
 800ef46:	4632      	mov	r2, r6
 800ef48:	463b      	mov	r3, r7
 800ef4a:	4604      	mov	r4, r0
 800ef4c:	460d      	mov	r5, r1
 800ef4e:	f7f1 f99b 	bl	8000288 <__aeabi_dsub>
 800ef52:	4642      	mov	r2, r8
 800ef54:	464b      	mov	r3, r9
 800ef56:	f7f1 f997 	bl	8000288 <__aeabi_dsub>
 800ef5a:	ec53 2b18 	vmov	r2, r3, d8
 800ef5e:	f7f1 f993 	bl	8000288 <__aeabi_dsub>
 800ef62:	4602      	mov	r2, r0
 800ef64:	460b      	mov	r3, r1
 800ef66:	4650      	mov	r0, sl
 800ef68:	4659      	mov	r1, fp
 800ef6a:	e610      	b.n	800eb8e <__ieee754_pow+0x31e>
 800ef6c:	2401      	movs	r4, #1
 800ef6e:	e6a1      	b.n	800ecb4 <__ieee754_pow+0x444>
 800ef70:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800efc0 <__ieee754_pow+0x750>
 800ef74:	e617      	b.n	800eba6 <__ieee754_pow+0x336>
 800ef76:	bf00      	nop
 800ef78:	4a454eef 	.word	0x4a454eef
 800ef7c:	3fca7e28 	.word	0x3fca7e28
 800ef80:	93c9db65 	.word	0x93c9db65
 800ef84:	3fcd864a 	.word	0x3fcd864a
 800ef88:	a91d4101 	.word	0xa91d4101
 800ef8c:	3fd17460 	.word	0x3fd17460
 800ef90:	518f264d 	.word	0x518f264d
 800ef94:	3fd55555 	.word	0x3fd55555
 800ef98:	db6fabff 	.word	0xdb6fabff
 800ef9c:	3fdb6db6 	.word	0x3fdb6db6
 800efa0:	33333303 	.word	0x33333303
 800efa4:	3fe33333 	.word	0x3fe33333
 800efa8:	e0000000 	.word	0xe0000000
 800efac:	3feec709 	.word	0x3feec709
 800efb0:	dc3a03fd 	.word	0xdc3a03fd
 800efb4:	3feec709 	.word	0x3feec709
 800efb8:	145b01f5 	.word	0x145b01f5
 800efbc:	be3e2fe0 	.word	0xbe3e2fe0
 800efc0:	00000000 	.word	0x00000000
 800efc4:	3ff00000 	.word	0x3ff00000
 800efc8:	7ff00000 	.word	0x7ff00000
 800efcc:	43400000 	.word	0x43400000
 800efd0:	0003988e 	.word	0x0003988e
 800efd4:	000bb679 	.word	0x000bb679
 800efd8:	0800f868 	.word	0x0800f868
 800efdc:	3ff00000 	.word	0x3ff00000
 800efe0:	40080000 	.word	0x40080000
 800efe4:	0800f888 	.word	0x0800f888
 800efe8:	0800f878 	.word	0x0800f878
 800efec:	a3b3      	add	r3, pc, #716	; (adr r3, 800f2bc <__ieee754_pow+0xa4c>)
 800efee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eff2:	4640      	mov	r0, r8
 800eff4:	4649      	mov	r1, r9
 800eff6:	f7f1 f949 	bl	800028c <__adddf3>
 800effa:	4622      	mov	r2, r4
 800effc:	ec41 0b1a 	vmov	d10, r0, r1
 800f000:	462b      	mov	r3, r5
 800f002:	4630      	mov	r0, r6
 800f004:	4639      	mov	r1, r7
 800f006:	f7f1 f93f 	bl	8000288 <__aeabi_dsub>
 800f00a:	4602      	mov	r2, r0
 800f00c:	460b      	mov	r3, r1
 800f00e:	ec51 0b1a 	vmov	r0, r1, d10
 800f012:	f7f1 fd81 	bl	8000b18 <__aeabi_dcmpgt>
 800f016:	2800      	cmp	r0, #0
 800f018:	f47f ae04 	bne.w	800ec24 <__ieee754_pow+0x3b4>
 800f01c:	4aa2      	ldr	r2, [pc, #648]	; (800f2a8 <__ieee754_pow+0xa38>)
 800f01e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f022:	4293      	cmp	r3, r2
 800f024:	f340 8107 	ble.w	800f236 <__ieee754_pow+0x9c6>
 800f028:	151b      	asrs	r3, r3, #20
 800f02a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800f02e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800f032:	fa4a fa03 	asr.w	sl, sl, r3
 800f036:	44da      	add	sl, fp
 800f038:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800f03c:	489b      	ldr	r0, [pc, #620]	; (800f2ac <__ieee754_pow+0xa3c>)
 800f03e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800f042:	4108      	asrs	r0, r1
 800f044:	ea00 030a 	and.w	r3, r0, sl
 800f048:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800f04c:	f1c1 0114 	rsb	r1, r1, #20
 800f050:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800f054:	fa4a fa01 	asr.w	sl, sl, r1
 800f058:	f1bb 0f00 	cmp.w	fp, #0
 800f05c:	f04f 0200 	mov.w	r2, #0
 800f060:	4620      	mov	r0, r4
 800f062:	4629      	mov	r1, r5
 800f064:	bfb8      	it	lt
 800f066:	f1ca 0a00 	rsblt	sl, sl, #0
 800f06a:	f7f1 f90d 	bl	8000288 <__aeabi_dsub>
 800f06e:	ec41 0b19 	vmov	d9, r0, r1
 800f072:	4642      	mov	r2, r8
 800f074:	464b      	mov	r3, r9
 800f076:	ec51 0b19 	vmov	r0, r1, d9
 800f07a:	f7f1 f907 	bl	800028c <__adddf3>
 800f07e:	a37a      	add	r3, pc, #488	; (adr r3, 800f268 <__ieee754_pow+0x9f8>)
 800f080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f084:	2000      	movs	r0, #0
 800f086:	4604      	mov	r4, r0
 800f088:	460d      	mov	r5, r1
 800f08a:	f7f1 fab5 	bl	80005f8 <__aeabi_dmul>
 800f08e:	ec53 2b19 	vmov	r2, r3, d9
 800f092:	4606      	mov	r6, r0
 800f094:	460f      	mov	r7, r1
 800f096:	4620      	mov	r0, r4
 800f098:	4629      	mov	r1, r5
 800f09a:	f7f1 f8f5 	bl	8000288 <__aeabi_dsub>
 800f09e:	4602      	mov	r2, r0
 800f0a0:	460b      	mov	r3, r1
 800f0a2:	4640      	mov	r0, r8
 800f0a4:	4649      	mov	r1, r9
 800f0a6:	f7f1 f8ef 	bl	8000288 <__aeabi_dsub>
 800f0aa:	a371      	add	r3, pc, #452	; (adr r3, 800f270 <__ieee754_pow+0xa00>)
 800f0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0b0:	f7f1 faa2 	bl	80005f8 <__aeabi_dmul>
 800f0b4:	a370      	add	r3, pc, #448	; (adr r3, 800f278 <__ieee754_pow+0xa08>)
 800f0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0ba:	4680      	mov	r8, r0
 800f0bc:	4689      	mov	r9, r1
 800f0be:	4620      	mov	r0, r4
 800f0c0:	4629      	mov	r1, r5
 800f0c2:	f7f1 fa99 	bl	80005f8 <__aeabi_dmul>
 800f0c6:	4602      	mov	r2, r0
 800f0c8:	460b      	mov	r3, r1
 800f0ca:	4640      	mov	r0, r8
 800f0cc:	4649      	mov	r1, r9
 800f0ce:	f7f1 f8dd 	bl	800028c <__adddf3>
 800f0d2:	4604      	mov	r4, r0
 800f0d4:	460d      	mov	r5, r1
 800f0d6:	4602      	mov	r2, r0
 800f0d8:	460b      	mov	r3, r1
 800f0da:	4630      	mov	r0, r6
 800f0dc:	4639      	mov	r1, r7
 800f0de:	f7f1 f8d5 	bl	800028c <__adddf3>
 800f0e2:	4632      	mov	r2, r6
 800f0e4:	463b      	mov	r3, r7
 800f0e6:	4680      	mov	r8, r0
 800f0e8:	4689      	mov	r9, r1
 800f0ea:	f7f1 f8cd 	bl	8000288 <__aeabi_dsub>
 800f0ee:	4602      	mov	r2, r0
 800f0f0:	460b      	mov	r3, r1
 800f0f2:	4620      	mov	r0, r4
 800f0f4:	4629      	mov	r1, r5
 800f0f6:	f7f1 f8c7 	bl	8000288 <__aeabi_dsub>
 800f0fa:	4642      	mov	r2, r8
 800f0fc:	4606      	mov	r6, r0
 800f0fe:	460f      	mov	r7, r1
 800f100:	464b      	mov	r3, r9
 800f102:	4640      	mov	r0, r8
 800f104:	4649      	mov	r1, r9
 800f106:	f7f1 fa77 	bl	80005f8 <__aeabi_dmul>
 800f10a:	a35d      	add	r3, pc, #372	; (adr r3, 800f280 <__ieee754_pow+0xa10>)
 800f10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f110:	4604      	mov	r4, r0
 800f112:	460d      	mov	r5, r1
 800f114:	f7f1 fa70 	bl	80005f8 <__aeabi_dmul>
 800f118:	a35b      	add	r3, pc, #364	; (adr r3, 800f288 <__ieee754_pow+0xa18>)
 800f11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f11e:	f7f1 f8b3 	bl	8000288 <__aeabi_dsub>
 800f122:	4622      	mov	r2, r4
 800f124:	462b      	mov	r3, r5
 800f126:	f7f1 fa67 	bl	80005f8 <__aeabi_dmul>
 800f12a:	a359      	add	r3, pc, #356	; (adr r3, 800f290 <__ieee754_pow+0xa20>)
 800f12c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f130:	f7f1 f8ac 	bl	800028c <__adddf3>
 800f134:	4622      	mov	r2, r4
 800f136:	462b      	mov	r3, r5
 800f138:	f7f1 fa5e 	bl	80005f8 <__aeabi_dmul>
 800f13c:	a356      	add	r3, pc, #344	; (adr r3, 800f298 <__ieee754_pow+0xa28>)
 800f13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f142:	f7f1 f8a1 	bl	8000288 <__aeabi_dsub>
 800f146:	4622      	mov	r2, r4
 800f148:	462b      	mov	r3, r5
 800f14a:	f7f1 fa55 	bl	80005f8 <__aeabi_dmul>
 800f14e:	a354      	add	r3, pc, #336	; (adr r3, 800f2a0 <__ieee754_pow+0xa30>)
 800f150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f154:	f7f1 f89a 	bl	800028c <__adddf3>
 800f158:	4622      	mov	r2, r4
 800f15a:	462b      	mov	r3, r5
 800f15c:	f7f1 fa4c 	bl	80005f8 <__aeabi_dmul>
 800f160:	4602      	mov	r2, r0
 800f162:	460b      	mov	r3, r1
 800f164:	4640      	mov	r0, r8
 800f166:	4649      	mov	r1, r9
 800f168:	f7f1 f88e 	bl	8000288 <__aeabi_dsub>
 800f16c:	4604      	mov	r4, r0
 800f16e:	460d      	mov	r5, r1
 800f170:	4602      	mov	r2, r0
 800f172:	460b      	mov	r3, r1
 800f174:	4640      	mov	r0, r8
 800f176:	4649      	mov	r1, r9
 800f178:	f7f1 fa3e 	bl	80005f8 <__aeabi_dmul>
 800f17c:	2200      	movs	r2, #0
 800f17e:	ec41 0b19 	vmov	d9, r0, r1
 800f182:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f186:	4620      	mov	r0, r4
 800f188:	4629      	mov	r1, r5
 800f18a:	f7f1 f87d 	bl	8000288 <__aeabi_dsub>
 800f18e:	4602      	mov	r2, r0
 800f190:	460b      	mov	r3, r1
 800f192:	ec51 0b19 	vmov	r0, r1, d9
 800f196:	f7f1 fb59 	bl	800084c <__aeabi_ddiv>
 800f19a:	4632      	mov	r2, r6
 800f19c:	4604      	mov	r4, r0
 800f19e:	460d      	mov	r5, r1
 800f1a0:	463b      	mov	r3, r7
 800f1a2:	4640      	mov	r0, r8
 800f1a4:	4649      	mov	r1, r9
 800f1a6:	f7f1 fa27 	bl	80005f8 <__aeabi_dmul>
 800f1aa:	4632      	mov	r2, r6
 800f1ac:	463b      	mov	r3, r7
 800f1ae:	f7f1 f86d 	bl	800028c <__adddf3>
 800f1b2:	4602      	mov	r2, r0
 800f1b4:	460b      	mov	r3, r1
 800f1b6:	4620      	mov	r0, r4
 800f1b8:	4629      	mov	r1, r5
 800f1ba:	f7f1 f865 	bl	8000288 <__aeabi_dsub>
 800f1be:	4642      	mov	r2, r8
 800f1c0:	464b      	mov	r3, r9
 800f1c2:	f7f1 f861 	bl	8000288 <__aeabi_dsub>
 800f1c6:	460b      	mov	r3, r1
 800f1c8:	4602      	mov	r2, r0
 800f1ca:	4939      	ldr	r1, [pc, #228]	; (800f2b0 <__ieee754_pow+0xa40>)
 800f1cc:	2000      	movs	r0, #0
 800f1ce:	f7f1 f85b 	bl	8000288 <__aeabi_dsub>
 800f1d2:	ec41 0b10 	vmov	d0, r0, r1
 800f1d6:	ee10 3a90 	vmov	r3, s1
 800f1da:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800f1de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f1e2:	da2b      	bge.n	800f23c <__ieee754_pow+0x9cc>
 800f1e4:	4650      	mov	r0, sl
 800f1e6:	f000 f86f 	bl	800f2c8 <scalbn>
 800f1ea:	ec51 0b10 	vmov	r0, r1, d0
 800f1ee:	ec53 2b18 	vmov	r2, r3, d8
 800f1f2:	f7ff bbee 	b.w	800e9d2 <__ieee754_pow+0x162>
 800f1f6:	4b2f      	ldr	r3, [pc, #188]	; (800f2b4 <__ieee754_pow+0xa44>)
 800f1f8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800f1fc:	429e      	cmp	r6, r3
 800f1fe:	f77f af0d 	ble.w	800f01c <__ieee754_pow+0x7ac>
 800f202:	4b2d      	ldr	r3, [pc, #180]	; (800f2b8 <__ieee754_pow+0xa48>)
 800f204:	440b      	add	r3, r1
 800f206:	4303      	orrs	r3, r0
 800f208:	d009      	beq.n	800f21e <__ieee754_pow+0x9ae>
 800f20a:	ec51 0b18 	vmov	r0, r1, d8
 800f20e:	2200      	movs	r2, #0
 800f210:	2300      	movs	r3, #0
 800f212:	f7f1 fc63 	bl	8000adc <__aeabi_dcmplt>
 800f216:	3800      	subs	r0, #0
 800f218:	bf18      	it	ne
 800f21a:	2001      	movne	r0, #1
 800f21c:	e448      	b.n	800eab0 <__ieee754_pow+0x240>
 800f21e:	4622      	mov	r2, r4
 800f220:	462b      	mov	r3, r5
 800f222:	f7f1 f831 	bl	8000288 <__aeabi_dsub>
 800f226:	4642      	mov	r2, r8
 800f228:	464b      	mov	r3, r9
 800f22a:	f7f1 fc6b 	bl	8000b04 <__aeabi_dcmpge>
 800f22e:	2800      	cmp	r0, #0
 800f230:	f43f aef4 	beq.w	800f01c <__ieee754_pow+0x7ac>
 800f234:	e7e9      	b.n	800f20a <__ieee754_pow+0x99a>
 800f236:	f04f 0a00 	mov.w	sl, #0
 800f23a:	e71a      	b.n	800f072 <__ieee754_pow+0x802>
 800f23c:	ec51 0b10 	vmov	r0, r1, d0
 800f240:	4619      	mov	r1, r3
 800f242:	e7d4      	b.n	800f1ee <__ieee754_pow+0x97e>
 800f244:	491a      	ldr	r1, [pc, #104]	; (800f2b0 <__ieee754_pow+0xa40>)
 800f246:	2000      	movs	r0, #0
 800f248:	f7ff bb31 	b.w	800e8ae <__ieee754_pow+0x3e>
 800f24c:	2000      	movs	r0, #0
 800f24e:	2100      	movs	r1, #0
 800f250:	f7ff bb2d 	b.w	800e8ae <__ieee754_pow+0x3e>
 800f254:	4630      	mov	r0, r6
 800f256:	4639      	mov	r1, r7
 800f258:	f7ff bb29 	b.w	800e8ae <__ieee754_pow+0x3e>
 800f25c:	9204      	str	r2, [sp, #16]
 800f25e:	f7ff bb7b 	b.w	800e958 <__ieee754_pow+0xe8>
 800f262:	2300      	movs	r3, #0
 800f264:	f7ff bb65 	b.w	800e932 <__ieee754_pow+0xc2>
 800f268:	00000000 	.word	0x00000000
 800f26c:	3fe62e43 	.word	0x3fe62e43
 800f270:	fefa39ef 	.word	0xfefa39ef
 800f274:	3fe62e42 	.word	0x3fe62e42
 800f278:	0ca86c39 	.word	0x0ca86c39
 800f27c:	be205c61 	.word	0xbe205c61
 800f280:	72bea4d0 	.word	0x72bea4d0
 800f284:	3e663769 	.word	0x3e663769
 800f288:	c5d26bf1 	.word	0xc5d26bf1
 800f28c:	3ebbbd41 	.word	0x3ebbbd41
 800f290:	af25de2c 	.word	0xaf25de2c
 800f294:	3f11566a 	.word	0x3f11566a
 800f298:	16bebd93 	.word	0x16bebd93
 800f29c:	3f66c16c 	.word	0x3f66c16c
 800f2a0:	5555553e 	.word	0x5555553e
 800f2a4:	3fc55555 	.word	0x3fc55555
 800f2a8:	3fe00000 	.word	0x3fe00000
 800f2ac:	fff00000 	.word	0xfff00000
 800f2b0:	3ff00000 	.word	0x3ff00000
 800f2b4:	4090cbff 	.word	0x4090cbff
 800f2b8:	3f6f3400 	.word	0x3f6f3400
 800f2bc:	652b82fe 	.word	0x652b82fe
 800f2c0:	3c971547 	.word	0x3c971547
 800f2c4:	00000000 	.word	0x00000000

0800f2c8 <scalbn>:
 800f2c8:	b570      	push	{r4, r5, r6, lr}
 800f2ca:	ec55 4b10 	vmov	r4, r5, d0
 800f2ce:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800f2d2:	4606      	mov	r6, r0
 800f2d4:	462b      	mov	r3, r5
 800f2d6:	b999      	cbnz	r1, 800f300 <scalbn+0x38>
 800f2d8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f2dc:	4323      	orrs	r3, r4
 800f2de:	d03f      	beq.n	800f360 <scalbn+0x98>
 800f2e0:	4b35      	ldr	r3, [pc, #212]	; (800f3b8 <scalbn+0xf0>)
 800f2e2:	4629      	mov	r1, r5
 800f2e4:	ee10 0a10 	vmov	r0, s0
 800f2e8:	2200      	movs	r2, #0
 800f2ea:	f7f1 f985 	bl	80005f8 <__aeabi_dmul>
 800f2ee:	4b33      	ldr	r3, [pc, #204]	; (800f3bc <scalbn+0xf4>)
 800f2f0:	429e      	cmp	r6, r3
 800f2f2:	4604      	mov	r4, r0
 800f2f4:	460d      	mov	r5, r1
 800f2f6:	da10      	bge.n	800f31a <scalbn+0x52>
 800f2f8:	a327      	add	r3, pc, #156	; (adr r3, 800f398 <scalbn+0xd0>)
 800f2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2fe:	e01f      	b.n	800f340 <scalbn+0x78>
 800f300:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800f304:	4291      	cmp	r1, r2
 800f306:	d10c      	bne.n	800f322 <scalbn+0x5a>
 800f308:	ee10 2a10 	vmov	r2, s0
 800f30c:	4620      	mov	r0, r4
 800f30e:	4629      	mov	r1, r5
 800f310:	f7f0 ffbc 	bl	800028c <__adddf3>
 800f314:	4604      	mov	r4, r0
 800f316:	460d      	mov	r5, r1
 800f318:	e022      	b.n	800f360 <scalbn+0x98>
 800f31a:	460b      	mov	r3, r1
 800f31c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f320:	3936      	subs	r1, #54	; 0x36
 800f322:	f24c 3250 	movw	r2, #50000	; 0xc350
 800f326:	4296      	cmp	r6, r2
 800f328:	dd0d      	ble.n	800f346 <scalbn+0x7e>
 800f32a:	2d00      	cmp	r5, #0
 800f32c:	a11c      	add	r1, pc, #112	; (adr r1, 800f3a0 <scalbn+0xd8>)
 800f32e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f332:	da02      	bge.n	800f33a <scalbn+0x72>
 800f334:	a11c      	add	r1, pc, #112	; (adr r1, 800f3a8 <scalbn+0xe0>)
 800f336:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f33a:	a319      	add	r3, pc, #100	; (adr r3, 800f3a0 <scalbn+0xd8>)
 800f33c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f340:	f7f1 f95a 	bl	80005f8 <__aeabi_dmul>
 800f344:	e7e6      	b.n	800f314 <scalbn+0x4c>
 800f346:	1872      	adds	r2, r6, r1
 800f348:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800f34c:	428a      	cmp	r2, r1
 800f34e:	dcec      	bgt.n	800f32a <scalbn+0x62>
 800f350:	2a00      	cmp	r2, #0
 800f352:	dd08      	ble.n	800f366 <scalbn+0x9e>
 800f354:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f358:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f35c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f360:	ec45 4b10 	vmov	d0, r4, r5
 800f364:	bd70      	pop	{r4, r5, r6, pc}
 800f366:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800f36a:	da08      	bge.n	800f37e <scalbn+0xb6>
 800f36c:	2d00      	cmp	r5, #0
 800f36e:	a10a      	add	r1, pc, #40	; (adr r1, 800f398 <scalbn+0xd0>)
 800f370:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f374:	dac0      	bge.n	800f2f8 <scalbn+0x30>
 800f376:	a10e      	add	r1, pc, #56	; (adr r1, 800f3b0 <scalbn+0xe8>)
 800f378:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f37c:	e7bc      	b.n	800f2f8 <scalbn+0x30>
 800f37e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f382:	3236      	adds	r2, #54	; 0x36
 800f384:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f388:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800f38c:	4620      	mov	r0, r4
 800f38e:	4b0c      	ldr	r3, [pc, #48]	; (800f3c0 <scalbn+0xf8>)
 800f390:	2200      	movs	r2, #0
 800f392:	e7d5      	b.n	800f340 <scalbn+0x78>
 800f394:	f3af 8000 	nop.w
 800f398:	c2f8f359 	.word	0xc2f8f359
 800f39c:	01a56e1f 	.word	0x01a56e1f
 800f3a0:	8800759c 	.word	0x8800759c
 800f3a4:	7e37e43c 	.word	0x7e37e43c
 800f3a8:	8800759c 	.word	0x8800759c
 800f3ac:	fe37e43c 	.word	0xfe37e43c
 800f3b0:	c2f8f359 	.word	0xc2f8f359
 800f3b4:	81a56e1f 	.word	0x81a56e1f
 800f3b8:	43500000 	.word	0x43500000
 800f3bc:	ffff3cb0 	.word	0xffff3cb0
 800f3c0:	3c900000 	.word	0x3c900000

0800f3c4 <with_errno>:
 800f3c4:	b570      	push	{r4, r5, r6, lr}
 800f3c6:	4604      	mov	r4, r0
 800f3c8:	460d      	mov	r5, r1
 800f3ca:	4616      	mov	r6, r2
 800f3cc:	f7fd f822 	bl	800c414 <__errno>
 800f3d0:	4629      	mov	r1, r5
 800f3d2:	6006      	str	r6, [r0, #0]
 800f3d4:	4620      	mov	r0, r4
 800f3d6:	bd70      	pop	{r4, r5, r6, pc}

0800f3d8 <xflow>:
 800f3d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f3da:	4614      	mov	r4, r2
 800f3dc:	461d      	mov	r5, r3
 800f3de:	b108      	cbz	r0, 800f3e4 <xflow+0xc>
 800f3e0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f3e4:	e9cd 2300 	strd	r2, r3, [sp]
 800f3e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f3ec:	4620      	mov	r0, r4
 800f3ee:	4629      	mov	r1, r5
 800f3f0:	f7f1 f902 	bl	80005f8 <__aeabi_dmul>
 800f3f4:	2222      	movs	r2, #34	; 0x22
 800f3f6:	b003      	add	sp, #12
 800f3f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f3fc:	f7ff bfe2 	b.w	800f3c4 <with_errno>

0800f400 <__math_uflow>:
 800f400:	b508      	push	{r3, lr}
 800f402:	2200      	movs	r2, #0
 800f404:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f408:	f7ff ffe6 	bl	800f3d8 <xflow>
 800f40c:	ec41 0b10 	vmov	d0, r0, r1
 800f410:	bd08      	pop	{r3, pc}

0800f412 <__math_oflow>:
 800f412:	b508      	push	{r3, lr}
 800f414:	2200      	movs	r2, #0
 800f416:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800f41a:	f7ff ffdd 	bl	800f3d8 <xflow>
 800f41e:	ec41 0b10 	vmov	d0, r0, r1
 800f422:	bd08      	pop	{r3, pc}

0800f424 <_init>:
 800f424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f426:	bf00      	nop
 800f428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f42a:	bc08      	pop	{r3}
 800f42c:	469e      	mov	lr, r3
 800f42e:	4770      	bx	lr

0800f430 <_fini>:
 800f430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f432:	bf00      	nop
 800f434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f436:	bc08      	pop	{r3}
 800f438:	469e      	mov	lr, r3
 800f43a:	4770      	bx	lr
