<head>
    <title>Easy RISC-V</title>

    <script type="module" src="easyriscv.js"></script>
    <link rel="stylesheet" href="style.css">
    <meta charset='utf-8'>
</head>

<body>
<h1 id="easy-risc-v">Easy RISC-V</h1>
<p>An interactive introduction to RISC-V assembly programming, by <a
href="https://github.com/dramforever">dramforever</a>.</p>
<p>Interested in the code? Want to report an issue? Check out the GitHub
page: <a href="https://github.com/dramforever/easyriscv"
class="uri">https://github.com/dramforever/easyriscv</a></p>
<h2 id="introduction"><a href="#introduction" class="anchor-link"
aria-hidden="true">⋄</a>Introduction</h2>
<p>Inspired by <a href="https://skilldrick.github.io/easy6502/">Easy
6502 by Nick Morgan</a>, this is a quick-ish introduction to RISC-V
assembly programming. This introduction is intended for those with a
basic familiarity with low level computer science concepts, but
unfamiliar with RISC-V. If you’re curious about RISC-V, I hope this will
be a good start to your journey to learning about it.</p>
<p>RISC-V, as its name suggests, is <a
href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computer">RISC
(Reduced instruction set computer)</a> architecture. Having started its
life at UC Berkerley, RISC-V has bred a lively community of students,
researchers, engineers and hobbyists working on software and hardware.
Some highlights of RISC-V include:</p>
<ul>
<li>Clean design: Although loosely based on many previous designs,
RISC-V is at its core a new and clean design. It does away with integer
status flags like “carry” or “overflow”, and does not have MIPS’s branch
delay slots. RISC-V designed primarily as a target for compilers, but
writing RISC-V assembly by hand is still quite pleasant.</li>
<li>Open standard: RISC-V specifications are developed publicly and
anyone can use them without copyright or patent licensing issues. Many
researchers and companies around the world have made their own RISC-V
processor cores and chips based on these specificaions.</li>
<li>Community support: If you want to make your own processors, rather
than paying a hefty license fee to Arm, or designing your own
architecture, you can just use RISC-V. Using RISC-V instead of a custom
architecture allows you to make use of the existing and growing software
ecosystem instead of having to maintain your own.</li>
</ul>
<p>RISC-V is less mature than more established architectures like x86 or
Arm, but it is already gaining steam real quick and has found great
success in many areas of application, such as embedded systems, custom
processors, education, and research.</p>
<p>This article will cover the 32-bit bare bones RV32I instruction set
with a tiny subset of the privileged architecture.</p>
<p>By the end of this introduction, you will have learned these 45
instructions:</p>
<pre><code>lui auipc jal jalr
beq bne blt bge bltu bgeu
lb lh lw lbu lhu sb sh sw
addi slti sltiu xori ori andi slli srli srai
add sub slt sltu xor or and sll srl sra
ecall ebreak
csrrw csrrs csrrc csrrwi csrrsi csrrci</code></pre>
<p>You will also catch a glimpse of what creating an operating system on
RISC-V is like, namely handling exceptions and privilege levels.</p>
<p>Let’s get started.</p>
<h2 id="my-first-risc-v-assembly-program"><a
href="#my-first-risc-v-assembly-program" class="anchor-link"
aria-hidden="true">⋄</a>My first RISC-V assembly program</h2>
<p>Throughout this article you will see emulator panes like these:</p>
<p>(If you just see a code block, there’s a JavaScript problem. Make
sure you’ve enabled JavaScript, probably…)</p>
<div class="emulator-disabled">
start:
    addi x10, x0, 0x123
    ebreak
</div>
<p>You can use the buttons to control each emulator. Go ahead and click
on ‘Start’. A register view should pop up showing the state of the
emulator. Now click on ‘Run’. You’ll notice that:</p>
<pre><code>a0 (x10) 0x00000000</code></pre>
<p>Changed into:</p>
<pre><code>a0 (x10) 0x00000123</code></pre>
<p>And the emulator stopped. Congratulations, you’ve run your first
RISC-V assembly program.</p>
<h2 id="emulator-controls"><a href="#emulator-controls"
class="anchor-link" aria-hidden="true">⋄</a>Emulator controls</h2>
<p>The ‘Start’ button assembles your code and, well, starts the
emulator. If there’s a problem with your code, it will tell you about it
and the emulator will not start.</p>
<p>When the emulator is started, you can see the current state of the
registers in the side pane. More controls also becomes available. ‘Run’
runs until the end or until you hit ‘Pause’. ‘Step’ runs a single
step.</p>
<p>If you hit ‘Step’, you’ll notice that the above program takes two
steps to run. You may have guessed correctly that the first step
corresponds to <code>addi</code>, and the second corresponds to
<code>ebreak</code>. The top of the register panel shows
<code>pc</code>, the current instruction address, and in parentheses the
current instruction.</p>
<p>The ‘Dump’ button opens a new window containing some text. There are
two sections: the first is the symbol table, which tells you about the
labels in your code:</p>
<pre><code># Symbols
# 0x40000000 start</code></pre>
<p>The second section is an annotated version of your code:</p>
<pre><code>start:
{ 0x40000000: 12300513 } addi x10, x0, 0x123
{ 0x40000004: 00100073 } ebreak</code></pre>
<p>This tells you that the <code>addi</code> instruction encodes to hex
<code>12300513</code>, and starts at address hex <code>40000000</code>.
Similarly, <code>ebreak</code> encodes as <code>00100073</code> at
address hex <code>40000004</code>.</p>
<p>(Note: RISC-V instructions are <em>little-endian</em>, meaning that
the four bytes of <code>addi</code> are actually
<code>13 05 30 12</code>.)</p>
<p>We’ll talk in detail about all of <code>pc</code>, registers,
instructions, labels, and the two checkboxes later.</p>
<p>Now you may have also guessed that <code>addi x10, x0, 0x123</code>
means <code>x10 = x0 + 0x123</code>. As of <code>ebreak</code>, for now,
just remember that <code>ebreak</code> stops the emulator.</p>
<h2 id="processor-state"><a href="#processor-state" class="anchor-link"
aria-hidden="true">⋄</a>Processor state</h2>
<p>Why don’t we start with the register view that shows the internal
state of the processor.</p>
<p>On the top of the register view is <code>pc</code>. The <span
id="term-program-counter"><em>program counter</em></span>, or <span
id="term-pc"><em><code>pc</code></em></span> is the address of the
current instruction.</p>
<p>(The instruction listed in parenthesis next to <code>pc</code> in the
register view is provided as a courtesy and is not part of the processor
state.)</p>
<p>After that, 31 <span id="term-general-purpose-registers"><em>general
purpose registers</em></span> registers are listed, numbered <span
id="reg-x1-through-x31"><em><code>x1</code> through
<code>x31</code></em></span>. These can contain any 32-bit data.</p>
<p>If you’re wondering, there are no flags for RV32I.</p>
<p>You may have noticed I’ve omitted one register. The register <span
id="reg-x0"><em><code>x0</code></em></span> is a special “zero
register”. For computational instructions, you can use <code>x0</code>
anywhere a register is expected. Reading it always gives zero, and
writing to it just gets ignored. The use of a special register
simplifies the design of the architecture, and this use is shared by
MIPS and Arm AArch64. We will make good use of <code>x0</code> soon.</p>
<h2 id="instruction-syntax"><a href="#instruction-syntax"
class="anchor-link" aria-hidden="true">⋄</a>Instruction syntax</h2>
<p>But before we can start talking about instructions themselves, we
need a way to talk about the syntax of assembly instructions so I can,
you know, write it down for you.</p>
<h2 id="computational-instructions"><a
href="#computational-instructions" class="anchor-link"
aria-hidden="true">⋄</a>Computational instructions</h2>
<p>Using the registers as a playground of numbers, we can already
perform computation on them.</p>
<h3 id="arithmetic-instructions">Arithmetic instructions</h3>
<h3 id="logical-instructions">Logical instructions</h3>
<h3 id="comparison-instructions">Comparison instructions</h3>
<h3 id="shift-instructions">Shift instructions</h3>
<h3 id="summary">Summary</h3>
<table>
<colgroup>
<col style="width: 30%" />
<col style="width: 40%" />
<col style="width: 30%" />
</colgroup>
<thead>
<tr class="header">
<th>Instruction</th>
<th>Operation</th>
<th>Immediate range</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><code>add[i]</code></td>
<td><code>a + b</code></td>
<td><code>[-2048, 2047]</code></td>
</tr>
<tr class="even">
<td><code>sub</code></td>
<td><code>a - b</code></td>
<td>(n/a)</td>
</tr>
<tr class="odd">
<td><code>slt[i]</code></td>
<td><code>(a &lt;<sub>s</sub> b) ? 1 : 0</code></td>
<td><code>[-2048, 2047]</code></td>
</tr>
<tr class="even">
<td><code>slt[i]u</code></td>
<td><code>(a &lt;<sub>u</sub> b) ? 1 : 0</code></td>
<td><code>[-2048, 2047]</code></td>
</tr>
<tr class="odd">
<td><code>xor[i]</code></td>
<td><code>a ^ b</code></td>
<td><code>[-2048, 2047]</code></td>
</tr>
<tr class="even">
<td><code>or[i]</code></td>
<td><code>a | b</code></td>
<td><code>[-2048, 2047]</code></td>
</tr>
<tr class="odd">
<td><code>and[i]</code></td>
<td><code>a &amp; b</code></td>
<td><code>[-2048, 2047]</code></td>
</tr>
<tr class="even">
<td><code>sll[i]</code></td>
<td><code>a &lt;&lt; b</code></td>
<td><code>[0, 31]</code></td>
</tr>
<tr class="odd">
<td><code>srl[i]</code></td>
<td><code>a &lt;&lt;<sub>u</sub> b</code></td>
<td><code>[0, 31]</code></td>
</tr>
<tr class="even">
<td><code>sra[i]</code></td>
<td><code>a &lt;&lt;<sub>s</sub> b</code></td>
<td><code>[0, 31]</code></td>
</tr>
</tbody>
</table>
<h1 id="index">Index</h1>
<ul>
<li><a href="#term-general-purpose-registers">general purpose
registers</a></li>
<li><a href="#term-pc"><code>pc</code></a></li>
<li><a href="#term-program-counter">program counter</a></li>
</ul>
<ul>
<li><a href="#reg-x0"><code>x0</code></a></li>
<li><a href="#reg-x1-through-x31"><code>x1</code> through
<code>x31</code></a></li>
</ul>
