(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h42):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire3;
  input wire [(3'h5):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire [(3'h5):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire13;
  wire signed [(4'h9):(1'h0)] wire5;
  wire signed [(4'ha):(1'h0)] wire4;
  reg signed [(3'h4):(1'h0)] reg12 = (1'h0);
  reg [(2'h3):(1'h0)] reg11 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg10 = (1'h0);
  reg [(3'h6):(1'h0)] reg9 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg8 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg7 = (1'h0);
  reg [(2'h2):(1'h0)] reg6 = (1'h0);
  assign y = {wire13,
                 wire5,
                 wire4,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 (1'h0)};
  assign wire4 = $unsigned((($signed(wire3) ?
                         (~wire3) : ((8'ha2) ? (8'ha7) : wire0)) ?
                     $unsigned((wire2 != wire3)) : $unsigned(wire0)));
  assign wire5 = $unsigned((((~&wire1) ? (~&wire3) : (~wire0)) ?
                     wire4 : (~^(wire4 ? wire2 : wire2))));
  always
    @(posedge clk) begin
      if ((^{wire5}))
        begin
          reg6 <= (!$unsigned({$signed(wire4)}));
          if ($signed((wire1[(1'h1):(1'h0)] ? reg6[(1'h1):(1'h0)] : wire3)))
            begin
              reg7 <= (~^(reg6[(1'h1):(1'h0)] ?
                  {wire1[(3'h4):(1'h1)]} : wire2[(3'h5):(3'h4)]));
            end
          else
            begin
              reg7 <= $unsigned($signed($signed(((8'hae) ? wire2 : (8'hac)))));
              reg8 <= ($signed((wire0[(2'h2):(2'h2)] <<< (wire0 ?
                  (8'haa) : wire2))) >= (8'hb0));
              reg9 <= ((reg8 ?
                      (&(wire2 | reg6)) : $signed($unsigned((8'hb0)))) ?
                  wire2 : $unsigned(reg6));
            end
          reg10 <= ((~|reg7) | (8'hb0));
        end
      else
        begin
          reg6 <= ({reg7} ^~ ($signed($unsigned(reg8)) ?
              ((wire1 ? wire0 : wire1) ? (|reg9) : (|(8'hab))) : ((reg9 ?
                      (8'hae) : wire4) ?
                  reg7 : (reg6 ? (8'h9d) : wire5))));
        end
      reg11 <= (~(&$unsigned($unsigned(wire0))));
      reg12 <= $unsigned(wire1[(1'h0):(1'h0)]);
    end
  assign wire13 = reg9;
endmodule