Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 26 14:09:25 2025
| Host         : Yasmeen running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   292 |
|    Minimum number of control sets                        |   292 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   194 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   292 |
| >= 0 to < 4        |    24 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |   263 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              96 |           41 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |            2088 |          892 |
| Yes          | No                    | Yes                    |              78 |           42 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------+--------------------------+------------------+----------------+
|        Clock Signal       |         Enable Signal         |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------+-------------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][2]_0 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][3]_1 |                1 |              1 |
|  regFile/file_reg[2][3]_0 |                               | regFile/file_reg[2][3]_1 |                1 |              1 |
|  regFile/file_reg[2][7]_0 |                               | regFile/file_reg[2][7]_1 |                1 |              1 |
|  regFile/file_reg[2][0]_0 |                               | regFile/file_reg[2][0]_1 |                1 |              1 |
|  regFile/file_reg[2][1]_0 |                               | regFile/file_reg[2][1]_1 |                1 |              1 |
|  regFile/file_reg[2][5]_0 |                               | regFile/file_reg[2][5]_1 |                1 |              1 |
|  regFile/file_reg[2][6]_0 |                               | regFile/file_reg[2][6]_1 |                1 |              1 |
|  regFile/file_reg[2][2]_0 |                               | regFile/file_reg[2][2]_1 |                1 |              1 |
|  regFile/file_reg[2][4]_0 |                               | regFile/file_reg[2][4]_1 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][4]_0 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][1]_1 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][7]_1 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][5]_1 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][2]_1 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][3]_0 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][7]_0 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][0]_0 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][0]_1 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][1]_0 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][4]_1 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][5]_0 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][6]_0 |                1 |              1 |
|  clk_IBUF_BUFG            | u_D_Ex_Latch/p_0_in           | regFile/file_reg[2][6]_1 |                1 |              1 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_12[0] |                          |                5 |              8 |
|  ports/clk05_out          | u_M_WB_Latch/E[0]             | u_Ex_M_Latch/rst         |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_7[0]  |                          |                3 |              8 |
| ~clk0_BUFG                | u_M_WB_Latch/RW_reg_2[0]      |                          |                7 |              8 |
| ~clk0_BUFG                | u_M_WB_Latch/ra_reg[0]_2[0]   |                          |                4 |              8 |
| ~clk0_BUFG                | u_M_WB_Latch/ra_reg[0]_0[0]   |                          |                2 |              8 |
| ~clk0_BUFG                | u_M_WB_Latch/ra_reg[0]_1[0]   |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/E[0]             |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_20[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_9[0]  |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_11[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_13[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_30[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_1[0]  |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_15[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_36[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_4[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_7[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_14[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_33[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_38[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_23[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_29[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_41[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_10[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_2[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_25[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_28[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_3[0]  |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_5[0]  |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_0[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_32[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_17[0] |                          |                8 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_1[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_10[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_12[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_6[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_31[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_39[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_8[0]  |                          |                7 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_11[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_13[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_19[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_16[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_22[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_24[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_0[0]  |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_27[0] |                          |                1 |              8 |
|  clk03_out_BUFG           | u_Control_Unit/PC_CU/E[0]     |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_21[0] |                          |                7 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_26[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_18[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_34[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_35[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_37[0] |                          |                7 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[0]_40[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_29[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_3[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_22[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_23[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_7[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_25[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_6[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_1[0]  |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_14[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_18[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_28[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_24[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_4[0]  |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_29[0] |                          |                7 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_19[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_16[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_10[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_14[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_31[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_25[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_33[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_3[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_35[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_5[0]  |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_36[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_35[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_17[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_22[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_15[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_34[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_23[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_26[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_37[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_28[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_16[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_20[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_18[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_9[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_11[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_2[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_17[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_30[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_19[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_21[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_21[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_37[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_27[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_8[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_13[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_15[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_12[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_2[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_0[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_20[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_33[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_27[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_26[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_36[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_30[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_31[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_32[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_32[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_34[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[1]_24[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_45[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_47[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[3]_3[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[3]_7[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_20[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_22[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_28[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_33[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[3]_8[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_18[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_24[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[3]_4[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_4[0]  |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_42[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_34[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_35[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_36[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_4[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_5[0]  |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_6[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_7[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[3]_6[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_8[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_0[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_31[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_41[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_10[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_3[0]  |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[3]_9[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_19[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_49[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_9[0]  |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_7[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_46[0] |                          |                7 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[3]_5[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[3]_1[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_11[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_48[0] |                          |                7 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_26[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_27[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_21[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_1[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_14[0] |                          |                7 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[3]_2[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_6[0]  |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_12[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_15[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_16[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_40[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_38[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_44[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_25[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_39[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_8[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_2[0]  |                          |                7 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_13[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_5[0]  |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_17[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[2]_43[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_23[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_29[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_30[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[3]_0[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_32[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_0[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[4]_9[0]  |                          |                7 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_16[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_18[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_14[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_7[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_25[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_26[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_23[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_27[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_28[0] |                          |                7 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_0[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_29[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_12[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_30[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_11[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_31[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_32[0] |                          |                8 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_3[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_10[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_2[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_9[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_15[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_0[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_33[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_5[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_14[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_5[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_8[0]  |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_12[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_15[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_10[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_18[0] |                          |                7 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_3[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_1[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_12[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_1[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_7[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_16[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_15[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_19[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_20[0] |                          |                8 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_21[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_22[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_13[0] |                          |                7 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_6[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_3[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_6[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_4[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_17[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_9[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_11[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_1[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_11[0] |                          |                5 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_10[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_17[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_14[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_2[0]  |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_2[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_13[0] |                          |                6 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_24[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[5]_8[0]  |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[6]_4[0]  |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_13[0] |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_35[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_36[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_38[0] |                          |                4 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_39[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_42[0] |                          |                8 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_8[0]  |                          |                2 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_4[0]  |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_34[0] |                          |                7 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_37[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_5[0]  |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_41[0] |                          |                1 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_40[0] |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_6[0]  |                          |                3 |              8 |
|  clk01_out_BUFG           | u_Ex_M_Latch/res_reg[7]_9[0]  |                          |                5 |              8 |
|  clk03_out_BUFG           | u_D_Ex_Latch/E[0]             | u_Ex_M_Latch/rst         |                3 |              9 |
|  ports/clk05_out          |                               | u_Ex_M_Latch/rst         |                6 |             10 |
|  clk03_out_BUFG           |                               | u_Ex_M_Latch/rst         |                7 |             14 |
|  clk0_BUFG                |                               | u_Ex_M_Latch/rst         |               10 |             19 |
|  clk03_out_BUFG           | u_D_Ex_Latch/SE3[1]_i_1_n_0   | u_Ex_M_Latch/rst         |               21 |             45 |
|  clk01_out_BUFG           |                               | u_Ex_M_Latch/rst         |               18 |             53 |
+---------------------------+-------------------------------+--------------------------+------------------+----------------+


