# 
# Synthesis run script generated by Vivado
# 

  set_param gui.test TreeTableDev
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1
set_property target_language Verilog [current_project]
set_property board em.avnet.com:zynq:zed:d [current_project]
set_param project.compositeFile.enableAutoGeneration 0
set_property ip_repo_paths {
  /root/IPCore/m_1.0
  /root/IPCore/m_1.0
  /root/IPCore/test_1.0
  /root/IPCore/init_cdma_1.0
  /root/IPCore/reg_status_1.0
  /root/IPCore/acp_1.0
  /zynq/IP_Core
} [current_fileset]

add_files /root/260214/260214.srcs/sources_1/bd/dma/dma.bd
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_processing_system7_0_0/dma_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_axi_cdma_0_0/dma_axi_cdma_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_axi_cdma_0_0/dma_axi_cdma_0_0.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_proc_sys_reset_0/dma_proc_sys_reset_0_board.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_proc_sys_reset_0/dma_proc_sys_reset_0.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_proc_sys_reset_0/dma_proc_sys_reset_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_axi_bram_ctrl_0_0/dma_axi_bram_ctrl_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_xbar_2/dma_xbar_2_ooc.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_xbar_3/dma_xbar_3_ooc.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_axi_crossbar_0_4/dma_axi_crossbar_0_4_ooc.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_axi_bram_ctrl_0_bram_0/dma_axi_bram_ctrl_0_bram_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_auto_pc_634/dma_auto_pc_634_ooc.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_auto_ds_465/dma_auto_ds_465_ooc.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_auto_ds_465/dma_auto_ds_465_clocks.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_auto_pc_635/dma_auto_pc_635_ooc.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_auto_us_466/dma_auto_us_466_ooc.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_auto_us_466/dma_auto_us_466_clocks.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_auto_pc_636/dma_auto_pc_636_ooc.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_auto_us_467/dma_auto_us_467_ooc.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_auto_us_467/dma_auto_us_467_clocks.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/ip/dma_auto_pc_637/dma_auto_pc_637_ooc.xdc]
set_property used_in_implementation false [get_files -all /root/260214/260214.srcs/sources_1/bd/dma/dma_ooc.xdc]
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property is_locked true [get_files /root/260214/260214.srcs/sources_1/bd/dma/dma.bd]

read_verilog /root/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v
read_xdc /root/260214/260214.srcs/constrs_1/new/dma_wrapper.xdc
set_property used_in_implementation false [get_files /root/260214/260214.srcs/constrs_1/new/dma_wrapper.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /root/260214/260214.data/wt [current_project]
set_property parent.project_dir /root/260214 [current_project]
synth_design -top dma_wrapper -part xc7z020clg484-1
write_checkpoint dma_wrapper.dcp
report_utilization -file dma_wrapper_utilization_synth.rpt -pb dma_wrapper_utilization_synth.pb
