{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_rx.v@77:87@HdlIdDef", "reg [63:0] xgmii_rxd_d1 = 64'h0707070707070707;\n\nreg [7:0] xgmii_rxc_d0 = 8'b11111111;\nreg [7:0] xgmii_rxc_d1 = 8'b11111111;\n\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_10g_rx.v@81:91", "\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@80:90", "reg [7:0] xgmii_rxc_d1 = 8'b11111111;\n\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@81:91", "\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@75:85", "\nreg [63:0] xgmii_rxd_d0 = 64'h0707070707070707;\nreg [63:0] xgmii_rxd_d1 = 64'h0707070707070707;\n\nreg [7:0] xgmii_rxc_d0 = 8'b11111111;\nreg [7:0] xgmii_rxc_d1 = 8'b11111111;\n\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@77:87", "reg [63:0] xgmii_rxd_d1 = 64'h0707070707070707;\n\nreg [7:0] xgmii_rxc_d0 = 8'b11111111;\nreg [7:0] xgmii_rxc_d1 = 8'b11111111;\n\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@79:89", "reg [7:0] xgmii_rxc_d0 = 8'b11111111;\nreg [7:0] xgmii_rxc_d1 = 8'b11111111;\n\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@80:90", "reg [7:0] xgmii_rxc_d1 = 8'b11111111;\n\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@74:84", "reg [3:0] swap_rxc = 0;\n\nreg [63:0] xgmii_rxd_d0 = 64'h0707070707070707;\nreg [63:0] xgmii_rxd_d1 = 64'h0707070707070707;\n\nreg [7:0] xgmii_rxc_d0 = 8'b11111111;\nreg [7:0] xgmii_rxc_d1 = 8'b11111111;\n\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@78:88", "\nreg [7:0] xgmii_rxc_d0 = 8'b11111111;\nreg [7:0] xgmii_rxc_d1 = 8'b11111111;\n\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@79:89", "reg [7:0] xgmii_rxc_d0 = 8'b11111111;\nreg [7:0] xgmii_rxc_d1 = 8'b11111111;\n\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@78:88", "\nreg [7:0] xgmii_rxc_d0 = 8'b11111111;\nreg [7:0] xgmii_rxc_d1 = 8'b11111111;\n\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\n"]], "Diff Content": {"Delete": [[82, "reg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\n"]], "Add": []}}