# Tiny Tapeout project information
project:
  title:        "Pythagorean Theorem Chip"  # Project title
  author:       "Your Name"                 # Your name
  discord:      "YourDiscord#1234"          # Your Discord username (optional)
  description:  "Computes sqrt(x² + y²) using optimized logic" # One-line description
  language:     "Verilog"                   # HDL language used
  clock_hz:     10000000                    # Clock frequency in Hz (10 MHz)

  # How many tiles your design occupies? A single tile is about 167x108 µm.
  tiles: "1x1"  # Valid values: 1x1, 1x2, 2x2, 3x2, etc.

  # Your top module name must start with "tt_um_".
  top_module:  "tt_um_pythagoras"

  # List your project's source files (must be in ./src)
  source_files:
    - "src/tt_um_pythagoras.v"

# The pinout of your project. Leave unused pins blank.
pinout:
  # Inputs
  ui[0]: "X0"  # LSB of X input
  ui[1]: "X1"
  ui[2]: "X2"
  ui[3]: "X3"
  ui[4]: "X4"
  ui[5]: "X5"
  ui[6]: "X6"
  ui[7]: "X7"  # MSB of X input

  # Outputs
  uo[0]: "H0"  # LSB of Hypotenuse output
  uo[1]: "H1"
  uo[2]: "H2"
  uo[3]: "H3"
  uo[4]: "H4"
  uo[5]: "H5"
  uo[6]: "H6"
  uo[7]: "H7"  # MSB of Hypotenuse output

  # Bidirectional pins (if any)
  uio[0]: "Y0"  # LSB of Y input
  uio[1]: "Y1"
  uio[2]: "Y2"
  uio[3]: "Y3"
  uio[4]: "Y4"
  uio[5]: "Y5"
  uio[6]: "Y6"
  uio[7]: "Y7"  # MSB of Y input

# Do not change!
yaml_version: 6
