{"version":"1.1.0","info":[["/Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[null,[],null,null,[]],null,0]],["/Users/firatkizilboga/Projects/RISCV/alu/test.v",[[[[[["PCINC",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[8,0],[12,2]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[8,7],[8,12]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[18,9]]],[[["clock",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[9,4],[9,20]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[9,15],[9,20]]],["PCINC"],["port","wire"]],["PC",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[10,4],[10,24]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[10,22],[10,24]]],["PCINC"],["port","wire"]],["out",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[11,4],[11,25]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[11,22],[11,25]]],["PCINC"],["port","reg"]]]]],[[["ALU",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[19,0],[27,14]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[19,7],[19,10]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[1,8]]],[[["clock",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[20,4],[20,20]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[20,15],[20,20]]],["ALU"],["port","wire"]],["opcode",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[21,4],[21,62]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[21,56],[21,62]]],["ALU"],["port","wire"]],["op_0",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[22,4],[22,60]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[22,56],[22,60]]],["ALU"],["port","wire"]],["op_1",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[23,4],[23,60]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[23,56],[23,60]]],["ALU"],["port","wire"]],["out",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[24,4],[24,59]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[24,56],[24,59]]],["ALU"],["port","reg"]],["ZERO",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[25,4],[25,60]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[25,56],[25,60]]],["ALU"],["port","reg"]],["NEGATIVE",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[26,4],[26,64]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[26,56],[26,64]]],["ALU"],["port","reg"]]]]],[[["ALUTest",[[2,0],[2,15]],[[2,7],[2,14]],[],["module"]],[103,9]],[[["opcode",[[5,4],[5,20]],[[5,14],[5,20]],["ALUTest"],["variable","reg"]],["op_0",[[6,4],[6,19]],[[6,15],[6,19]],["ALUTest"],["variable","reg"]],["op_1",[[7,4],[7,19]],[[7,15],[7,19]],["ALUTest"],["variable","reg"]],["out",[[10,4],[10,19]],[[10,16],[10,19]],["ALUTest"],["variable","wire"]],["ZERO",[[11,4],[11,13]],[[11,9],[11,13]],["ALUTest"],["variable","wire"]],["NEGATIVE",[[12,4],[12,17]],[[12,9],[12,17]],["ALUTest"],["variable","wire"]],["uut",[[15,4],[22,5]],[[15,8],[15,11]],["ALUTest"],["instance","ALU"]]]]]],["/Users/firatkizilboga/Projects/RISCV/alu/alu.v"]],null,0]],["/Users/firatkizilboga/Projects/RISCV/core/core.v",[[null,["/Users/firatkizilboga/Projects/RISCV/mux/mux.v","/Users/firatkizilboga/Projects/RISCV/register/register.v","/Users/firatkizilboga/Projects/RISCV/registers/registers.v","/Users/firatkizilboga/Projects/RISCV/memory/memory.v","/Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v"],null,null,[["/Users/firatkizilboga/Projects/RISCV/core/core.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/firatkizilboga/Projects/RISCV/core/test.v",[[[[[["MUX_2IN_32DATA",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[0,0],[5,6]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[0,7],[0,21]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[18,0]]],[[["in_0",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[1,4],[1,60]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[1,56],[1,60]]],["MUX_2IN_32DATA"],["port","wire"]],["in_1",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[2,4],[2,60]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[2,56],[2,60]]],["MUX_2IN_32DATA"],["port","wire"]],["select",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[3,4],[3,62]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[3,56],[3,62]]],["MUX_2IN_32DATA"],["port","wire"]],["out",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[4,4],[4,59]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[4,56],[4,59]]],["MUX_2IN_32DATA"],["port","reg"]],["out_reg",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[6,4],[6,63]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[6,56],[6,63]]],["MUX_2IN_32DATA"],["variable","reg"]]]]],[[["MUX_3IN_32DATA",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[19,0],[25,6]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[19,7],[19,21]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[0,20]]],[[["in_0",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[20,4],[20,60]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[20,56],[20,60]]],["MUX_3IN_32DATA"],["port","wire"]],["in_1",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[21,4],[21,60]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[21,56],[21,60]]],["MUX_3IN_32DATA"],["port","wire"]],["in_2",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[22,4],[22,60]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[22,56],[22,60]]],["MUX_3IN_32DATA"],["port","wire"]],["select",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[23,4],[23,62]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[23,56],[23,62]]],["MUX_3IN_32DATA"],["port","wire"]],["out",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[24,4],[24,59]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[24,56],[24,59]]],["MUX_3IN_32DATA"],["port","reg"]],["out_reg",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[26,4],[26,63]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[26,56],[26,63]]],["MUX_3IN_32DATA"],["variable","reg"]]]]],[[["Register",["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[0,0],[6,6]]],["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[0,7],[0,15]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[1,32]]],[[["size",["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[1,4],[1,68]]],["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[1,56],[1,60]]],["Register"],["parameter-port","parameter"]],["clock",["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[3,4],[3,61]]],["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[3,56],[3,61]]],["Register"],["port","wire"]],["in",["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[4,4],[4,58]]],["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[4,56],[4,58]]],["Register"],["port","wire"]],["out",["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[5,4],[5,59]]],["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[5,56],[5,59]]],["Register"],["port","reg"]]]]],[[["Registers",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[0,0],[9,18]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[0,7],[0,16]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[1,61]]],[[["clock",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[1,4],[1,61]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[1,56],[1,61]]],["Registers"],["port","wire"]],["WR_EN",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[2,4],[2,61]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[2,56],[2,61]]],["Registers"],["port","wire"]],["reg_1_select",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[3,4],[3,68]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[3,56],[3,68]]],["Registers"],["port","wire"]],["reg_2_select",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[4,4],[4,68]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[4,56],[4,68]]],["Registers"],["port","wire"]],["data_in",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[5,4],[5,63]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[5,56],[5,63]]],["Registers"],["port","wire"]],["write_select",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[6,4],[6,68]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[6,56],[6,68]]],["Registers"],["port","wire"]],["reg_1",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[7,4],[7,61]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[7,56],[7,61]]],["Registers"],["port","reg"]],["reg_2",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[8,4],[8,61]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[8,56],[8,61]]],["Registers"],["port","reg"]],["registers",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[11,4],[11,74]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[11,56],[11,65]]],["Registers"],["variable","reg"]]],[],[[[["print_regs",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[42,0],[42,16]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[42,5],[42,15]]],["Registers"],["task"]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[48,6]]],[]]]]],[[["DATA_MEMORY",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[0,0],[6,2]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[0,7],[0,18]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[54,0]]],[[["addr",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[1,4],[1,26]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[1,22],[1,26]]],["DATA_MEMORY"],["port","wire"]],["data_in",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[2,4],[2,29]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[2,22],[2,29]]],["DATA_MEMORY"],["port","wire"]],["we",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[3,4],[3,17]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[3,15],[3,17]]],["DATA_MEMORY"],["port","wire"]],["size",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[4,4],[4,25]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[4,21],[4,25]]],["DATA_MEMORY"],["port","wire"]],["data_out",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[5,4],[5,30]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[5,22],[5,30]]],["DATA_MEMORY"],["port","reg"]],["mem_array",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[9,4],[9,29]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[9,14],[9,23]]],["DATA_MEMORY"],["variable","reg"]]]]],[[["INSTRUCTION_MEMORY",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[55,0],[59,2]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[55,7],[55,25]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[5,14]]],[[["addr",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[56,4],[56,26]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[56,22],[56,26]]],["INSTRUCTION_MEMORY"],["port","wire"]],["size",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[57,4],[57,25]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[57,21],[57,25]]],["INSTRUCTION_MEMORY"],["port","wire"]],["data_out",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[58,4],[58,30]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[58,22],[58,30]]],["INSTRUCTION_MEMORY"],["port","reg"]],["mem_array",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[61,4],[61,30]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[61,14],[61,23]]],["INSTRUCTION_MEMORY"],["variable","reg"]]]]],[[["DecodeControl",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[11,0],[34,6]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[11,7],[11,20]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[7,22]]],[[["clock",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[12,0],[12,16]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[12,11],[12,16]]],["DecodeControl"],["port","wire"]],["instruction",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[13,4],[13,67]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[13,56],[13,67]]],["DecodeControl"],["port","wire"]],["PC_IN_MUX_SEL",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[15,4],[15,70]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[15,57],[15,70]]],["DecodeControl"],["port","wire"]],["ALU_OP_1_MUX_SEL",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[17,4],[17,73]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[17,57],[17,73]]],["DecodeControl"],["port","wire"]],["ALU_OP_2_MUX_SEL",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[18,4],[18,73]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[18,57],[18,73]]],["DecodeControl"],["port","wire"]],["ALU_OPCODE",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[19,4],[19,67]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[19,57],[19,67]]],["DecodeControl"],["port","wire"]],["RF_WR_EN",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[21,4],[21,65]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[21,57],[21,65]]],["DecodeControl"],["port","wire"]],["RF_DATA_IN_MUX_SEL",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[22,4],[22,75]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[22,57],[22,75]]],["DecodeControl"],["port","wire"]],["DATA_MEMORY_WR_EN",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[24,4],[24,74]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[24,57],[24,74]]],["DecodeControl"],["port","wire"]],["immediate",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[25,4],[25,66]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[25,57],[25,66]]],["DecodeControl"],["port","wire"]],["RF_SEL_1",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[27,4],[27,65]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[27,57],[27,65]]],["DecodeControl"],["port","wire"]],["RF_SEL_2",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[28,4],[28,65]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[28,57],[28,65]]],["DecodeControl"],["port","wire"]],["RF_SEL_RD",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[29,4],[29,66]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[29,57],[29,66]]],["DecodeControl"],["port","wire"]],["branch_taken",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[31,4],[31,69]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[31,57],[31,69]]],["DecodeControl"],["port","wire"]],["OPERATION",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[32,4],[32,66]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[32,57],[32,66]]],["DecodeControl"],["port","wire"]],["R_func7",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[47,1],[47,19]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[47,12],[47,19]]],["DecodeControl"],["variable","wire"]],["R_rd",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[47,1],[47,25]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[47,21],[47,25]]],["DecodeControl"],["variable","R_func7"]],["R_rs1",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[47,1],[47,32]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[47,27],[47,32]]],["DecodeControl"],["variable","R_rd"]],["R_rs2",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[47,1],[47,39]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[47,34],[47,39]]],["DecodeControl"],["variable","R_rs1"]],["I_rd",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[53,1],[53,16]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[53,12],[53,16]]],["DecodeControl"],["variable","wire"]],["I_rs1",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[53,1],[53,23]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[53,18],[53,23]]],["DecodeControl"],["variable","I_rd"]],["I_rs2",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[53,1],[53,30]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[53,25],[53,30]]],["DecodeControl"],["variable","I_rs1"]],["I_imm",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[54,1],[54,18]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[54,13],[54,18]]],["DecodeControl"],["variable","wire"]]]]],[[["CORE",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[6,0],[8,10]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[6,7],[6,11]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[1,1]]],[[["clock",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[7,4],[7,61]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[7,56],[7,61]]],["CORE"],["port","wire"]],["PC_IN_MUX",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[10,4],[14,13]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[10,19],[10,28]]],["CORE"],["instance","MUX_2IN_32DATA"]],["PC",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[16,4],[19,9]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[16,13],[16,15]]],["CORE"],["instance","Register"]],["PCNext",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[21,4],[24,9]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[21,10],[21,16]]],["CORE"],["instance","PCINC"]],["IM",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[26,4],[28,9]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[26,23],[26,25]]],["CORE"],["instance","INSTRUCTION_MEMORY"]],["DCU",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[31,4],[34,9]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[31,18],[31,21]]],["CORE"],["instance","DecodeControl"]],["RF",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[36,4],[43,9]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[36,14],[36,16]]],["CORE"],["instance","Registers"]],["ALU_OP_1_MUX",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[46,4],[50,9]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[46,19],[46,31]]],["CORE"],["instance","MUX_2IN_32DATA"]],["ALU_OP_2_MUX",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[52,4],[56,9]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[52,19],[52,31]]],["CORE"],["instance","MUX_2IN_32DATA"]],["ALU_32",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[58,4],[63,9]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[58,8],[58,14]]],["CORE"],["instance","ALU"]],["DM",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[65,4],[69,9]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[65,16],[65,18]]],["CORE"],["instance","DATA_MEMORY"]],["RF_DATA_IN_MUX",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[71,4],[76,9]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[71,19],[71,33]]],["CORE"],["instance","MUX_3IN_32DATA"]]]]],[[["top",[[1,0],[1,14]],[[1,7],[1,10]],[],["module"]],[24,9]],[[["clock",[[2,4],[2,13]],[[2,8],[2,13]],["top"],["variable","reg"]],["c",[[3,4],[5,5]],[[3,9],[3,10]],["top"],["instance","CORE"]],["ticks",[[6,4],[6,20]],[[6,15],[6,20]],["top"],["variable","reg"]]]]]],["/Users/firatkizilboga/Projects/RISCV/core/core.v"]],null,0]],["/Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[null,[],null,null,[["/Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["R_TYPE",[[4,0],[5,0]],[[4,8],[4,14]],["source.systemverilog"],["macro"]],["I_TYPE",[[5,0],[6,0]],[[5,8],[5,14]],["source.systemverilog"],["macro"]],["J_TYPE",[[6,0],[7,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]],["U_TYPE",[[7,0],[8,0]],[[7,8],[7,14]],["source.systemverilog"],["macro"]],["B_TYPE",[[8,0],[9,0]],[[8,8],[8,14]],["source.systemverilog"],["macro"]],["S_TYPE",[[9,0],[11,0]],[[9,8],[9,14]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/firatkizilboga/Projects/RISCV/decode-control/test.v",[[],null,0]],["/Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[null,[],null,null,[["/Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/firatkizilboga/Projects/RISCV/memory/test.v",[[[[[["DATA_MEMORY",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[0,0],[6,2]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[0,7],[0,18]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[54,0]]],[[["addr",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[1,4],[1,26]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[1,22],[1,26]]],["DATA_MEMORY"],["port","wire"]],["data_in",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[2,4],[2,29]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[2,22],[2,29]]],["DATA_MEMORY"],["port","wire"]],["we",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[3,4],[3,17]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[3,15],[3,17]]],["DATA_MEMORY"],["port","wire"]],["size",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[4,4],[4,25]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[4,21],[4,25]]],["DATA_MEMORY"],["port","wire"]],["data_out",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[5,4],[5,30]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[5,22],[5,30]]],["DATA_MEMORY"],["port","reg"]],["mem_array",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[9,4],[9,29]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[9,14],[9,23]]],["DATA_MEMORY"],["variable","reg"]]]]],[[["INSTRUCTION_MEMORY",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[55,0],[59,2]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[55,7],[55,25]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[1,27]]],[[["addr",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[56,4],[56,26]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[56,22],[56,26]]],["INSTRUCTION_MEMORY"],["port","wire"]],["size",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[57,4],[57,25]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[57,21],[57,25]]],["INSTRUCTION_MEMORY"],["port","wire"]],["data_out",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[58,4],[58,30]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[58,22],[58,30]]],["INSTRUCTION_MEMORY"],["port","reg"]],["mem_array",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[61,4],[61,30]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[61,14],[61,23]]],["INSTRUCTION_MEMORY"],["variable","reg"]]]]],[[["TestbenchDataMemory",[[3,0],[3,27]],[[3,7],[3,26]],[],["module"]],[58,0]],[[["DATA_WIDTH",[[6,4],[6,30]],[[6,14],[6,24]],["TestbenchDataMemory"],["parameter"]],["ADDR_WIDTH",[[7,4],[7,30]],[[7,14],[7,24]],["TestbenchDataMemory"],["parameter"]],["clk",[[10,4],[10,11]],[[10,8],[10,11]],["TestbenchDataMemory"],["variable","reg"]],["addr",[[11,4],[11,29]],[[11,25],[11,29]],["TestbenchDataMemory"],["variable","reg"]],["data_in",[[12,4],[12,32]],[[12,25],[12,32]],["TestbenchDataMemory"],["variable","reg"]],["we",[[13,4],[13,10]],[[13,8],[13,10]],["TestbenchDataMemory"],["variable","reg"]],["data_out",[[14,4],[14,34]],[[14,26],[14,34]],["TestbenchDataMemory"],["variable","wire"]],["data_memory_inst",[[17,4],[22,5]],[[17,16],[17,32]],["TestbenchDataMemory"],["instance","DATA_MEMORY"]],["i",[[28,4],[28,13]],[[28,12],[28,13]],["TestbenchDataMemory"],["variable","integer"]]]]],[[["TestbenchInstructionMemory",[[59,0],[59,34]],[[59,7],[59,33]],[],["module"]],[98,0]],[[["DATA_WIDTH",[[62,4],[62,30]],[[62,14],[62,24]],["TestbenchInstructionMemory"],["parameter"]],["ADDR_WIDTH",[[63,4],[63,30]],[[63,14],[63,24]],["TestbenchInstructionMemory"],["parameter"]],["clk",[[66,4],[66,11]],[[66,8],[66,11]],["TestbenchInstructionMemory"],["variable","reg"]],["addr",[[67,4],[67,29]],[[67,25],[67,29]],["TestbenchInstructionMemory"],["variable","reg"]],["data_out",[[68,4],[68,34]],[[68,26],[68,34]],["TestbenchInstructionMemory"],["variable","wire"]],["instruction_memory_inst",[[71,4],[74,5]],[[71,23],[71,46]],["TestbenchInstructionMemory"],["instance","INSTRUCTION_MEMORY"]],["i",[[80,4],[80,13]],[[80,12],[80,13]],["TestbenchInstructionMemory"],["variable","integer"]]]]]],["/Users/firatkizilboga/Projects/RISCV/memory/memory.v"]],null,0]],["/Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[null,[],null,null,[["/Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/firatkizilboga/Projects/RISCV/mux/test.v",[[[[[["MUX_2IN_32DATA",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[0,0],[5,6]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[0,7],[0,21]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[18,0]]],[[["in_0",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[1,4],[1,60]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[1,56],[1,60]]],["MUX_2IN_32DATA"],["port","wire"]],["in_1",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[2,4],[2,60]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[2,56],[2,60]]],["MUX_2IN_32DATA"],["port","wire"]],["select",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[3,4],[3,62]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[3,56],[3,62]]],["MUX_2IN_32DATA"],["port","wire"]],["out",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[4,4],[4,59]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[4,56],[4,59]]],["MUX_2IN_32DATA"],["port","reg"]],["out_reg",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[6,4],[6,63]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[6,56],[6,63]]],["MUX_2IN_32DATA"],["variable","reg"]]]]],[[["MUX_3IN_32DATA",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[19,0],[25,6]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[19,7],[19,21]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[0,20]]],[[["in_0",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[20,4],[20,60]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[20,56],[20,60]]],["MUX_3IN_32DATA"],["port","wire"]],["in_1",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[21,4],[21,60]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[21,56],[21,60]]],["MUX_3IN_32DATA"],["port","wire"]],["in_2",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[22,4],[22,60]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[22,56],[22,60]]],["MUX_3IN_32DATA"],["port","wire"]],["select",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[23,4],[23,62]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[23,56],[23,62]]],["MUX_3IN_32DATA"],["port","wire"]],["out",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[24,4],[24,59]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[24,56],[24,59]]],["MUX_3IN_32DATA"],["port","reg"]],["out_reg",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[26,4],[26,63]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[26,56],[26,63]]],["MUX_3IN_32DATA"],["variable","reg"]]]]],[[["top",[[2,0],[2,11]],[[2,7],[2,10]],[],["module"]],[39,9]],[[["select_line",[[5,2],[5,17]],[[5,6],[5,17]],["top"],["variable","reg"]],["mux_output",[[6,2],[6,24]],[[6,14],[6,24]],["top"],["variable","wire"]],["in_0",[[9,2],[9,17]],[[9,13],[9,17]],["top"],["variable","reg"]],["in_1",[[9,2],[9,23]],[[9,19],[9,23]],["top"],["variable","in_0"]],["mux",[[12,2],[17,3]],[[12,17],[12,20]],["top"],["instance","MUX_2IN_32DATA"]]]]]],["/Users/firatkizilboga/Projects/RISCV/mux/mux.v"]],null,0]],["/Users/firatkizilboga/Projects/RISCV/register/register.v",[[null,[],null,null,[["/Users/firatkizilboga/Projects/RISCV/register/register.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/firatkizilboga/Projects/RISCV/register/test.v",[[[[[["top",[[2,0],[2,22]],[[2,7],[2,10]],[],["module"]],[45,8]],[[["clk",[[4,4],[4,59]],[[4,56],[4,59]],["top"],["variable","reg"]],["inc",[[5,4],[5,59]],[[5,56],[5,59]],["top"],["variable","reg"]],["load",[[6,4],[6,60]],[[6,56],[6,60]],["top"],["variable","reg"]],["inval",[[7,4],[7,61]],[[7,56],[7,61]],["top"],["variable","reg"]],["register",[[9,0],[17,9]],[[12,10],[12,18]],["top"],["instance","Register"]]]]]]],null,0]],["/Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[null,[],null,null,[["/Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/firatkizilboga/Projects/RISCV/registers/test.v",[[[[[["Registers",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[0,0],[9,18]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[0,7],[0,16]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[1,31]]],[[["clock",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[1,4],[1,61]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[1,56],[1,61]]],["Registers"],["port","wire"]],["WR_EN",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[2,4],[2,61]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[2,56],[2,61]]],["Registers"],["port","wire"]],["reg_1_select",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[3,4],[3,68]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[3,56],[3,68]]],["Registers"],["port","wire"]],["reg_2_select",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[4,4],[4,68]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[4,56],[4,68]]],["Registers"],["port","wire"]],["data_in",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[5,4],[5,63]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[5,56],[5,63]]],["Registers"],["port","wire"]],["write_select",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[6,4],[6,68]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[6,56],[6,68]]],["Registers"],["port","wire"]],["reg_1",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[7,4],[7,61]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[7,56],[7,61]]],["Registers"],["port","reg"]],["reg_2",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[8,4],[8,61]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[8,56],[8,61]]],["Registers"],["port","reg"]],["registers",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[11,4],[11,74]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[11,56],[11,65]]],["Registers"],["variable","reg"]]],[],[[[["print_regs",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[42,0],[42,16]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[42,5],[42,15]]],["Registers"],["task"]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[48,6]]],[]]]]],[[["test",[[3,0],[3,12]],[[3,7],[3,11]],[],["module"]],[79,9]],[[["clock",[[6,4],[6,13]],[[6,8],[6,13]],["test"],["variable","reg"]],["WR_EN",[[7,4],[7,13]],[[7,8],[7,13]],["test"],["variable","reg"]],["reg_1_select",[[8,4],[8,26]],[[8,14],[8,26]],["test"],["variable","reg"]],["reg_2_select",[[9,4],[9,26]],[[9,14],[9,26]],["test"],["variable","reg"]],["data_in",[[10,4],[10,22]],[[10,15],[10,22]],["test"],["variable","reg"]],["write_select",[[11,4],[11,26]],[[11,14],[11,26]],["test"],["variable","reg"]],["reg_1",[[14,4],[14,21]],[[14,16],[14,21]],["test"],["variable","wire"]],["reg_2",[[15,4],[15,21]],[[15,16],[15,21]],["test"],["variable","wire"]],["uut",[[18,4],[27,5]],[[18,14],[18,17]],["test"],["instance","Registers"]]]]]],["/Users/firatkizilboga/Projects/RISCV/registers/registers.v"]],null,0]]]}