============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 16 2025  12:49:55 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[31]/CK->D
          Group: clk
     Startpoint: (R) data_serial_i[31]
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_SF_0_s_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     430            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     530          100     
                                              
             Setup:-      17                  
       Uncertainty:-      50                  
     Required Time:=     463                  
      Launch Clock:-     100                  
       Input Delay:-     300                  
         Data Path:-      63                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             300             BubbleSort.sdc_line_30_1_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_serial_i[31]          -       -     R     (arrival)      1  9.0   264     0     400    (-,-) 
  g1648/Y                    -       A->Y  F     CLKINVX12      1  5.7    37    29     429    (-,-) 
  g1647/Y                    -       A->Y  R     CLKINVX6       1  9.0    15    12     441    (-,-) 
  g3146/Y                    -       A->Y  F     CLKINVX12      1  4.7     6     8     449    (-,-) 
  g2979__9945/Y              -       A1->Y R     OAI21X4        1  3.3    28    14     463    (-,-) 
  DATA_PATH_SF_0_s_reg[31]/D <<<     -     R     DFFRHQX1       1    -     -     0     463    (-,-) 
#---------------------------------------------------------------------------------------------------

