INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/counterx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/datetime_limit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datetime_limit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/unitset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unitset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sim_1/new/unitset_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unitset_tb
