Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 02 Dec 2018 19:20:55 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga005.jf.intel.com (orsmga005.jf.intel.com [10.7.209.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id DB8F9580224
	for <like.xu@linux.intel.com>; Fri, 30 Nov 2018 09:16:01 -0800 (PST)
Received: from fmsmga104.fm.intel.com ([10.1.193.100])
  by orsmga005-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 30 Nov 2018 09:16:01 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AlJyokBO0eM4lmMu468Ml6mtUPXoX/o7sNwtQ0KIM?=
 =?us-ascii?q?zox0K/74osbcNUDSrc9gkEXOFd2Cra4c26yO6+jJYi8p2d65qncMcZhBBVcuqP?=
 =?us-ascii?q?49uEgeOvODElDxN/XwbiY3T4xoXV5h+GynYwAOQJ6tL1LdrWev4jEMBx7xKRR6?=
 =?us-ascii?q?JvjvGo7Vks+7y/2+94fcbglUhzexe69+IAmrpgjNq8cahpdvJLwswRXTuHtIfO?=
 =?us-ascii?q?pWxWJsJV2Nmhv3+9m98p1+/SlOovwt78FPX7n0cKQ+VrxYES8pM3sp683xtBnM?=
 =?us-ascii?q?VhWA630BWWgLiBVIAgzF7BbnXpfttybxq+Rw1DWGMcDwULs5Qiqp4bt1RxD0iS?=
 =?us-ascii?q?cHLz85/3/Risxsl6JQvRatqwViz4LIfI2ZMfxzdb7fc9wHX2pMRthfVyJBDI2/?=
 =?us-ascii?q?YYUAAeUOMuREoIfyulUOtRmzCwujCe/yxDJEmmH53bYh3uQ9EwzLxhAsE84AvX?=
 =?us-ascii?q?nWqtj+KaccUfqyzKnN1TjNc/JW1iv96IfSaBAuvOyHU7BufsrX1EYgCRnFjk6X?=
 =?us-ascii?q?qYzjIjiY0f4Ns2mH4OpgT+2vkXMopxtxojexwMcjl5fGhpgOylDD8yV024I1Jd?=
 =?us-ascii?q?y+SEFhe96kF4FctyaAN4t5W84vRXxjtiUiyrAep5K3YCsHxI46yxLCaPGLaZaE?=
 =?us-ascii?q?7xzjWeqLPDt1hmppdba9ihqo7ESs1+PxWtOp3FtIsiZJiMTAu3MR2xHV98OJUO?=
 =?us-ascii?q?Fy/l271jaKzw3T6v9LIUQzlafDL54hw6UwloYIsUjZES/2nlj2gLWRdkU+9eik?=
 =?us-ascii?q?8+XnYrP4qZ+AL4J4lB3yP6c0lsCiHOg1MRICU3aV9Om8zrHv4E/0TK1PjvIsk6?=
 =?us-ascii?q?nZtJ7aJd4cpq68GwJVy5gs6xOiDzu/zdsXg2cHI0xBeB6elIfpPEzOIPbkAvih?=
 =?us-ascii?q?mFSglzNrx/HFPrL/GJnMIWXDna/lfbZ87U5c1QUywcpe55JSFrEOPvbzVlXtu9?=
 =?us-ascii?q?zfCx80KAq0w+HhCNVy0IMeRHiDAqiDMKPdqVOI/P4gI/GQZI8JvzbwM/wl5//t?=
 =?us-ascii?q?jXAng1MccrSp0IATaHC5GPRmPkqYbWDtgtcHDWcFoA4+QPb2h12FVD4AL0u0RL?=
 =?us-ascii?q?82szEnFJq9X8CEQoG2nKfH2iC9EZtLIGdcBReJGHbscoyCHPAUdCOVJNQmizEB?=
 =?us-ascii?q?SP2tRpEs0UKTshTnwe9iJ+vQ5ipKrJ/myZ156vPekVQo+CVpAt+B+2eKSW5ygy?=
 =?us-ascii?q?UPXTBhx711o0F21gKe17NliedTD91Z6qB1VVITPITbyaReCtb+QQvQNoOAQUyh?=
 =?us-ascii?q?RP2hGnc4S8o82dIFZENlBsmjiB+F1C2vVftd3aWGAYFx+7jZ9372Icl71jDBzq?=
 =?us-ascii?q?Zrxw0/T85ScGS8g4Z58A7cAZOPlF+WweLiTakA0TSF0W6SwWeKuAkMSANsXL+D?=
 =?us-ascii?q?WHkOakbSqfz950XLVbjoDq4oZE8J4MqDMbdDa8eho09PQvziI5yKamawgHu5BA?=
 =?us-ascii?q?zOyKmFaoHrYE0N3SHcDlhCmAcWqzLOCgU/Tge8qmTRRGhxGFPHeU7g8eBi7ni8?=
 =?us-ascii?q?SxlwhzmHc0B7n5Gv/QUJheOVSu8eluYPoiA6tzVrFVeh0pTOBsaNvSJueaxdZZ?=
 =?us-ascii?q?U251IRhkzDsAkoBJ2rL6l4ihY+fgJ7sln10BM/Xp9Bmsgjtn9szAd0Ja+Cy1RH?=
 =?us-ascii?q?XzeZ25nqPfvQMGakr0PnULLfxlyLiIXewawI8vlt7gy75Aw=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0BDAAD0bwFchxHrdtBjHQEBBQEHBQGBU?=
 =?us-ascii?q?wYBCwGBMIJig3mId4srgWAtfJZMgXEUAQEYFId2IjYHDQEDAQEBAQEBAgETAQE?=
 =?us-ascii?q?BCgsJCBsOIwyCNgUCAxoBBoJcAQIDAQIgBBkBAQQKKQECAwECBgEBChgCAhgKB?=
 =?us-ascii?q?AICAwEwAQUBHAYBDAYCAQEBgxyCAgEEmnI8ih1wfDOCdgEBBYEFAYE9hGQIEnm?=
 =?us-ascii?q?Jc4EcgVc/gREngjY1iAWCV49yNpAPBwKCHgSPDwYYiVmHRoh7jzsCBAIEBQIFD?=
 =?us-ascii?q?yGBKwGCBk0wgy+CGwwXEohMhQgBV1GBB4tSgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0BDAAD0bwFchxHrdtBjHQEBBQEHBQGBUwYBCwGBMIJig3m?=
 =?us-ascii?q?Id4srgWAtfJZMgXEUAQEYFId2IjYHDQEDAQEBAQEBAgETAQEBCgsJCBsOIwyCN?=
 =?us-ascii?q?gUCAxoBBoJcAQIDAQIgBBkBAQQKKQECAwECBgEBChgCAhgKBAICAwEwAQUBHAY?=
 =?us-ascii?q?BDAYCAQEBgxyCAgEEmnI8ih1wfDOCdgEBBYEFAYE9hGQIEnmJc4EcgVc/gREng?=
 =?us-ascii?q?jY1iAWCV49yNpAPBwKCHgSPDwYYiVmHRoh7jzsCBAIEBQIFDyGBKwGCBk0wgy+?=
 =?us-ascii?q?CGwwXEohMhQgBV1GBB4tSgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,299,1539673200"; 
   d="scan'208";a="53345060"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 30 Nov 2018 09:16:00 -0800
Received: from localhost ([::1]:33883 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gSmOV-00055Z-PA
	for like.xu@linux.intel.com; Fri, 30 Nov 2018 12:15:59 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:60983)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gSmO2-0004qd-PJ
	for qemu-devel@nongnu.org; Fri, 30 Nov 2018 12:15:35 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gSmLj-0000J3-N9
	for qemu-devel@nongnu.org; Fri, 30 Nov 2018 12:13:10 -0500
Received: from mail-pg1-x543.google.com ([2607:f8b0:4864:20::543]:35252)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <richard.henderson@linaro.org>)
	id 1gSmLj-0000HE-F4
	for qemu-devel@nongnu.org; Fri, 30 Nov 2018 12:13:07 -0500
Received: by mail-pg1-x543.google.com with SMTP id s198so2778524pgs.2
	for <qemu-devel@nongnu.org>; Fri, 30 Nov 2018 09:13:06 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=subject:to:cc:references:from:openpgp:message-id:date:user-agent
	:mime-version:in-reply-to:content-language:content-transfer-encoding;
	bh=DSH0a0CJv46cHVbc3DmZ1XdocNgOA9o/kz7ln7/vZOc=;
	b=MvAklUsGfezbuLnR37d9wRjP0CkJR5z7DJqi6wgkadFdIHdEbeo6+HG4FKp6YWaHxf
	4TbCt4ccJlgtgRD4zEX1LpnDojVM6rZmCjpM33Z3NnTPSbY8I8DqPA13r48pGVRc2Hpr
	JxQV8X9WA+I/z6LL15v8bUsSKwR2VAlGDOShw=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:subject:to:cc:references:from:openpgp:message-id
	:date:user-agent:mime-version:in-reply-to:content-language
	:content-transfer-encoding;
	bh=DSH0a0CJv46cHVbc3DmZ1XdocNgOA9o/kz7ln7/vZOc=;
	b=AKbhnu/EEhxcuUPYrlbHdmObAkJpImJFRLa415619R86wlua35yQZPWkQ4E4ENeMBF
	nBoPwqllbYDb1NLACyHCuEq4fL/F6iAQQKieSs1gz1wAeeOacQrWOw/fQ9ZAK8vjnlUv
	+YTrmj1h8rBKyNVYuKs9+X075oXZUk69HCEK/iWYeUnr7laKAnIp0oc6Y2CiHAlhxYAS
	BIR+hRcaZdXRsPEFZa7rAKyw5gfzSuSVe+ywVC4cvweA5aIjhiupMiEGwLV/nU73eQ/M
	TjmazAGkIZ2xY8QnqctEvPGbS8WW36EuRXNpnIfnrDIF/if/6XPQZEsUvDryCU05gzhD
	FPFg==
X-Gm-Message-State: AA+aEWaY2tajFx/YJSUD+CO3h4VsHEuaqoEefhS3KkRi3wqZT+lRI7yd
	heJ638H1KXd4QvVqHz4muKrSsQ==
X-Google-Smtp-Source: AFSGD/VoW1Ji+GO+hr59ccwdnMbstpRZhNIbwt2JKfxo+x7kpSIMAKscWaORLZzqZNYI09b1g2FYDA==
X-Received: by 2002:a62:c42:: with SMTP id u63mr6279102pfi.73.1543597985662;
	Fri, 30 Nov 2018 09:13:05 -0800 (PST)
Received: from cloudburst.twiddle.net (97-113-170-180.tukw.qwest.net.
	[97.113.170.180]) by smtp.gmail.com with ESMTPSA id
	x12sm6344215pgr.55.2018.11.30.09.13.03
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Fri, 30 Nov 2018 09:13:04 -0800 (PST)
To: Aaron Lindsay <aaron@os.amperecomputing.com>,
	"qemu-arm@nongnu.org" <qemu-arm@nongnu.org>,
	Peter Maydell <peter.maydell@linaro.org>,
	Alistair Francis <alistair.francis@xilinx.com>,
	Wei Huang <wei@redhat.com>, 
	Peter Crosthwaite <crosthwaite.peter@gmail.com>
References: <20181120212553.8480-1-aaron@os.amperecomputing.com>
	<20181120212553.8480-14-aaron@os.amperecomputing.com>
From: Richard Henderson <richard.henderson@linaro.org>
Openpgp: preference=signencrypt
Message-ID: <d6fde9c7-b72e-ae9d-817b-71c3d6369dbc@linaro.org>
Date: Fri, 30 Nov 2018 09:13:01 -0800
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
	Thunderbird/60.3.1
MIME-Version: 1.0
In-Reply-To: <20181120212553.8480-14-aaron@os.amperecomputing.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 7bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::543
Subject: Re: [Qemu-devel] [PATCH v8 13/13] target/arm: Send interrupts on
 PMU counter overflow
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Michael Spradling <mspradli@codeaurora.org>,
	"qemu-devel@nongnu.org" <qemu-devel@nongnu.org>,
	Digant Desai <digantd@codeaurora.org>,
	SM-Aaron Lindsay <alindsay@os.amperecomputing.com>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On 11/20/18 1:26 PM, Aaron Lindsay wrote:
> Setup a QEMUTimer to get a callback when we expect counters to next
> overflow and trigger an interrupt at that time.
> 
> Signed-off-by: Aaron Lindsay <alindsay@codeaurora.org>
> Signed-off-by: Aaron Lindsay <alindsay@os.amperecomputing.com>
> ---
>  target/arm/cpu.c    |  12 +++++
>  target/arm/cpu.h    |   7 +++
>  target/arm/helper.c | 126 +++++++++++++++++++++++++++++++++++++++++---
>  3 files changed, 139 insertions(+), 6 deletions(-)
> 
> diff --git a/target/arm/cpu.c b/target/arm/cpu.c
> index 208a08e867..7311a48e3c 100644
> --- a/target/arm/cpu.c
> +++ b/target/arm/cpu.c
> @@ -827,6 +827,13 @@ static void arm_cpu_finalizefn(Object *obj)
>          QLIST_REMOVE(hook, node);
>          g_free(hook);
>      }
> +#ifndef CONFIG_USER_ONLY
> +    if (arm_feature(&cpu->env, ARM_FEATURE_PMU) && cpu->pmu_timer) {

No need for two tests here.  Just check cpu->pmu_timer.
(If it's set for any reason it should be freed, surely.)

> @@ -1305,7 +1338,18 @@ void pmccntr_op_start(CPUARMState *env)
>              eff_cycles /= 64;
>          }
>  
> -        env->cp15.c15_ccnt = eff_cycles - env->cp15.c15_ccnt_delta;
> +        uint64_t new_pmccntr = eff_cycles - env->cp15.c15_ccnt_delta;
> +
> +        unsigned int overflow_bit = (env->cp15.c9_pmcr & PMCRLC) ? 63 : 31;
> +        uint64_t overflow_mask = (uint64_t)1 << overflow_bit;
> +        if (!(new_pmccntr & overflow_mask) &&
> +                (env->cp15.c15_ccnt & overflow_mask)) {

Fyi, this expression is

    env->cp15.c15_ccnt & ~new_pmccntr & overflow_mask

> +            env->cp15.c9_pmovsr |= (1 << 31);
> +            new_pmccntr &= ~overflow_mask;

Why this line?  You just checked that overflow_mask was unset in new_pmccntr above.

> @@ -1318,13 +1362,28 @@ void pmccntr_op_start(CPUARMState *env)
>  void pmccntr_op_finish(CPUARMState *env)
>  {
>      if (pmu_counter_enabled(env, 31)) {
> -        uint64_t prev_cycles = env->cp15.c15_ccnt_delta;
> +#ifndef CONFIG_USER_ONLY
> +        uint64_t delta;
> +        if (env->cp15.c9_pmcr & PMCRLC) {
> +            delta = UINT64_MAX - env->cp15.c15_ccnt + 1;
> +        } else {
> +            delta = UINT32_MAX - (uint32_t)env->cp15.c15_ccnt + 1;
> +        }

FWIW, this is the same as

    delta = -env->cp15.c15_ccnt;
    if (!(env->cp15.c9_pmcr & PMCRLC)) {
        delta = (uint32_t)delta;
    }


r~

