/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_xpt_rave_to_scpu_l2_intr_32_47.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 5/9/12 9:02a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed May  9 08:36:42 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_xpt_rave_to_scpu_l2_intr_32_47.h $
 * 
 * Hydra_Software_Devel/1   5/9/12 9:02a tdo
 * SW7435-40: Resync header files
 *
 ***************************************************************************/

#ifndef BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_H__
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_H__

/***************************************************************************
 *XPT_RAVE_TO_SCPU_L2_INTR_32_47 - Interrupt 32 to 47 from Rave to SCPU
 ***************************************************************************/
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47 0x0096ffc0 /* CPU interrupt Status Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47 0x0096ffc4 /* CPU interrupt Set Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47 0x0096ffc8 /* CPU interrupt Clear Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47 0x0096ffcc /* CPU interrupt Mask Status Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47 0x0096ffd0 /* CPU interrupt Mask Set Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47 0x0096ffd4 /* CPU interrupt Mask Clear Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47 0x0096ffd8 /* PCI interrupt Status Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47 0x0096ffdc /* PCI interrupt Set Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47 0x0096ffe0 /* PCI interrupt Clear Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47 0x0096ffe4 /* PCI interrupt Mask Status Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47 0x0096ffe8 /* PCI interrupt Mask Set Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47 0x0096ffec /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS_32_47 - CPU interrupt Status Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_reserved0_SHIFT 16

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_47_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_47_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_46_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_46_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_45_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_45_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_44_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_44_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_43_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_43_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_42_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_42_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_41_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_41_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_40_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_40_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_39_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_39_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_38_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_38_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_37_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_37_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_36_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_36_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_35_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_35_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_34_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_34_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_33_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_33_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_STATUS_32_47 :: RAVE_TO_SCPU_32_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47_RAVE_TO_SCPU_32_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET_32_47 - CPU interrupt Set Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_reserved0_SHIFT 16

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_47_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_47_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_46_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_46_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_45_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_45_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_44_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_44_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_43_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_43_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_42_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_42_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_41_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_41_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_40_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_40_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_39_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_39_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_38_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_38_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_37_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_37_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_36_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_36_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_35_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_35_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_34_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_34_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_33_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_33_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_SET_32_47 :: RAVE_TO_SCPU_32_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_SET_32_47_RAVE_TO_SCPU_32_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR_32_47 - CPU interrupt Clear Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_reserved0_SHIFT 16

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_47_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_47_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_46_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_46_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_45_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_45_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_44_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_44_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_43_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_43_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_42_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_42_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_41_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_41_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_40_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_40_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_39_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_39_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_38_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_38_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_37_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_37_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_36_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_36_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_35_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_35_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_34_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_34_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_33_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_33_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_CLEAR_32_47 :: RAVE_TO_SCPU_32_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_CLEAR_32_47_RAVE_TO_SCPU_32_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS_32_47 - CPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_reserved0_SHIFT 16

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_47_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_47_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_46_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_46_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_45_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_45_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_44_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_44_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_43_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_43_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_42_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_42_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_41_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_41_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_40_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_40_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_39_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_39_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_38_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_38_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_37_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_37_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_36_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_36_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_35_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_35_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_34_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_34_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_33_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_33_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_STATUS_32_47 :: RAVE_TO_SCPU_32_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_STATUS_32_47_RAVE_TO_SCPU_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET_32_47 - CPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_reserved0_SHIFT 16

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_47_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_47_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_46_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_46_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_45_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_45_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_44_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_44_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_43_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_43_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_42_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_42_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_41_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_41_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_40_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_40_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_39_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_39_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_38_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_38_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_37_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_37_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_36_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_36_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_35_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_35_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_34_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_34_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_33_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_33_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_SET_32_47 :: RAVE_TO_SCPU_32_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_SET_32_47_RAVE_TO_SCPU_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR_32_47 - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_reserved0_SHIFT 16

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_47_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_47_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_46_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_46_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_45_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_45_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_44_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_44_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_43_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_43_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_42_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_42_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_41_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_41_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_40_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_40_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_39_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_39_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_38_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_38_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_37_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_37_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_36_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_36_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_35_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_35_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_34_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_34_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_33_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_33_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: CPU_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_32_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_MASK_CLEAR_32_47_RAVE_TO_SCPU_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS_32_47 - PCI interrupt Status Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_reserved0_SHIFT 16

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_47_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_47_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_46_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_46_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_45_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_45_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_44_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_44_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_43_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_43_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_42_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_42_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_41_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_41_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_40_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_40_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_39_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_39_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_38_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_38_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_37_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_37_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_36_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_36_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_35_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_35_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_34_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_34_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_33_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_33_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_STATUS_32_47 :: RAVE_TO_SCPU_32_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_STATUS_32_47_RAVE_TO_SCPU_32_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET_32_47 - PCI interrupt Set Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_reserved0_SHIFT 16

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_47_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_47_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_46_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_46_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_45_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_45_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_44_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_44_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_43_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_43_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_42_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_42_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_41_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_41_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_40_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_40_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_39_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_39_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_38_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_38_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_37_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_37_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_36_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_36_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_35_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_35_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_34_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_34_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_33_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_33_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_SET_32_47 :: RAVE_TO_SCPU_32_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_SET_32_47_RAVE_TO_SCPU_32_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR_32_47 - PCI interrupt Clear Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_reserved0_SHIFT 16

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_47_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_47_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_46_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_46_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_45_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_45_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_44_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_44_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_43_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_43_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_42_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_42_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_41_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_41_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_40_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_40_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_39_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_39_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_38_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_38_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_37_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_37_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_36_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_36_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_35_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_35_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_34_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_34_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_33_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_33_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_CLEAR_32_47 :: RAVE_TO_SCPU_32_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_CLEAR_32_47_RAVE_TO_SCPU_32_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS_32_47 - PCI interrupt Mask Status Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_reserved0_SHIFT 16

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_47_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_47_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_46_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_46_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_45_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_45_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_44_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_44_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_43_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_43_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_42_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_42_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_41_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_41_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_40_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_40_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_39_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_39_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_38_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_38_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_37_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_37_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_36_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_36_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_35_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_35_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_34_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_34_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_33_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_33_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_STATUS_32_47 :: RAVE_TO_SCPU_32_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_STATUS_32_47_RAVE_TO_SCPU_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET_32_47 - PCI interrupt Mask Set Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_reserved0_SHIFT 16

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_47_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_47_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_46_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_46_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_45_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_45_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_44_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_44_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_43_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_43_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_42_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_42_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_41_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_41_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_40_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_40_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_39_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_39_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_38_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_38_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_37_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_37_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_36_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_36_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_35_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_35_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_34_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_34_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_33_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_33_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_SET_32_47 :: RAVE_TO_SCPU_32_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_SET_32_47_RAVE_TO_SCPU_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR_32_47 - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_reserved0_SHIFT 16

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_47_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_47_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_46_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_46_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_45_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_45_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_44_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_44_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_43_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_43_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_42_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_42_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_41_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_41_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_40_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_40_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_39_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_39_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_38_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_38_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_37_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_37_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_36_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_36_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_35_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_35_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_34_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_34_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_33_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_33_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_32_47 :: PCI_MASK_CLEAR_32_47 :: RAVE_TO_SCPU_32_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47_RAVE_TO_SCPU_32_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_XPT_RAVE_TO_SCPU_L2_INTR_32_47_H__ */

/* End of File */
