// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// PROGRAM		"Quartus II 64-Bit"
// VERSION		"Version 12.0 Build 178 05/31/2012 SJ Full Version"
// CREATED		"Wed Feb 06 13:18:54 2013"

module hello_world(
	iCLK_50,
	oDRAM0_WE_N,
	oDRAM0_CAS_N,
	oDRAM0_CKE,
	oDRAM0_CS_N,
	oDRAM0_RAS_N,
	oDRAM1_CKE,
	oDRAM1_CS_N,
	oDRAM1_RAS_N,
	oDRAM1_WE_N,
	oDRAM1_CAS_N,
	oDRAM0_CLK,
	oDRAM1_CLK,
	DRAM_DQ,
	oDRAM0_A,
	oDRAM0_BA,
	oDRAM1_A,
	oDRAM1_BA,
	oDRAM_DM,
	oLEDG
);


input wire	iCLK_50;
output wire	oDRAM0_WE_N;
output wire	oDRAM0_CAS_N;
output wire	oDRAM0_CKE;
output wire	oDRAM0_CS_N;
output wire	oDRAM0_RAS_N;
output wire	oDRAM1_CKE;
output wire	oDRAM1_CS_N;
output wire	oDRAM1_RAS_N;
output wire	oDRAM1_WE_N;
output wire	oDRAM1_CAS_N;
output wire	oDRAM0_CLK;
output wire	oDRAM1_CLK;
inout wire	[31:0] DRAM_DQ;
output wire	[12:0] oDRAM0_A;
output wire	[1:0] oDRAM0_BA;
output wire	[12:0] oDRAM1_A;
output wire	[1:0] oDRAM1_BA;
output wire	[3:0] oDRAM_DM;
output wire	[7:0] oLEDG;







endmodule
