
stm32g4-dmc-balance_work.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000115a0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001134  08011780  08011780  00012780  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080128b4  080128b4  00014a8c  2**0
                  CONTENTS
  4 .ARM          00000008  080128b4  080128b4  000138b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080128bc  080128bc  00014a8c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080128bc  080128bc  000138bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080128c0  080128c0  000138c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000234  20000000  080128c4  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .non_cache    00000858  20000234  08012af8  00014234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00002668  20000a8c  08013350  00014a8c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200030f4  08013350  000150f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00014a8c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001fe66  00000000  00000000  00014abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000053e2  00000000  00000000  00034922  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001dd0  00000000  00000000  00039d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000171f  00000000  00000000  0003bad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025821  00000000  00000000  0003d1f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002bb8d  00000000  00000000  00062a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2b86  00000000  00000000  0008e5a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016112b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000092c8  00000000  00000000  00161170  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  0016a438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000a8c 	.word	0x20000a8c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08011768 	.word	0x08011768

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000a90 	.word	0x20000a90
 800021c:	08011768 	.word	0x08011768

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_ldivmod>:
 8000cf8:	b97b      	cbnz	r3, 8000d1a <__aeabi_ldivmod+0x22>
 8000cfa:	b972      	cbnz	r2, 8000d1a <__aeabi_ldivmod+0x22>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bfbe      	ittt	lt
 8000d00:	2000      	movlt	r0, #0
 8000d02:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000d06:	e006      	blt.n	8000d16 <__aeabi_ldivmod+0x1e>
 8000d08:	bf08      	it	eq
 8000d0a:	2800      	cmpeq	r0, #0
 8000d0c:	bf1c      	itt	ne
 8000d0e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000d12:	f04f 30ff 	movne.w	r0, #4294967295
 8000d16:	f000 b9eb 	b.w	80010f0 <__aeabi_idiv0>
 8000d1a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d1e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d22:	2900      	cmp	r1, #0
 8000d24:	db09      	blt.n	8000d3a <__aeabi_ldivmod+0x42>
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	db1a      	blt.n	8000d60 <__aeabi_ldivmod+0x68>
 8000d2a:	f000 f883 	bl	8000e34 <__udivmoddi4>
 8000d2e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d36:	b004      	add	sp, #16
 8000d38:	4770      	bx	lr
 8000d3a:	4240      	negs	r0, r0
 8000d3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	db1b      	blt.n	8000d7c <__aeabi_ldivmod+0x84>
 8000d44:	f000 f876 	bl	8000e34 <__udivmoddi4>
 8000d48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d50:	b004      	add	sp, #16
 8000d52:	4240      	negs	r0, r0
 8000d54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d58:	4252      	negs	r2, r2
 8000d5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d5e:	4770      	bx	lr
 8000d60:	4252      	negs	r2, r2
 8000d62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d66:	f000 f865 	bl	8000e34 <__udivmoddi4>
 8000d6a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d72:	b004      	add	sp, #16
 8000d74:	4240      	negs	r0, r0
 8000d76:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d7a:	4770      	bx	lr
 8000d7c:	4252      	negs	r2, r2
 8000d7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d82:	f000 f857 	bl	8000e34 <__udivmoddi4>
 8000d86:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d8e:	b004      	add	sp, #16
 8000d90:	4252      	negs	r2, r2
 8000d92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_uldivmod>:
 8000d98:	b953      	cbnz	r3, 8000db0 <__aeabi_uldivmod+0x18>
 8000d9a:	b94a      	cbnz	r2, 8000db0 <__aeabi_uldivmod+0x18>
 8000d9c:	2900      	cmp	r1, #0
 8000d9e:	bf08      	it	eq
 8000da0:	2800      	cmpeq	r0, #0
 8000da2:	bf1c      	itt	ne
 8000da4:	f04f 31ff 	movne.w	r1, #4294967295
 8000da8:	f04f 30ff 	movne.w	r0, #4294967295
 8000dac:	f000 b9a0 	b.w	80010f0 <__aeabi_idiv0>
 8000db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000db8:	f000 f83c 	bl	8000e34 <__udivmoddi4>
 8000dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dc4:	b004      	add	sp, #16
 8000dc6:	4770      	bx	lr

08000dc8 <__aeabi_d2lz>:
 8000dc8:	b538      	push	{r3, r4, r5, lr}
 8000dca:	2200      	movs	r2, #0
 8000dcc:	2300      	movs	r3, #0
 8000dce:	4604      	mov	r4, r0
 8000dd0:	460d      	mov	r5, r1
 8000dd2:	f7ff febb 	bl	8000b4c <__aeabi_dcmplt>
 8000dd6:	b928      	cbnz	r0, 8000de4 <__aeabi_d2lz+0x1c>
 8000dd8:	4620      	mov	r0, r4
 8000dda:	4629      	mov	r1, r5
 8000ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000de0:	f000 b80a 	b.w	8000df8 <__aeabi_d2ulz>
 8000de4:	4620      	mov	r0, r4
 8000de6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000dea:	f000 f805 	bl	8000df8 <__aeabi_d2ulz>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	bd38      	pop	{r3, r4, r5, pc}
 8000df6:	bf00      	nop

08000df8 <__aeabi_d2ulz>:
 8000df8:	b5d0      	push	{r4, r6, r7, lr}
 8000dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000e2c <__aeabi_d2ulz+0x34>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	4606      	mov	r6, r0
 8000e00:	460f      	mov	r7, r1
 8000e02:	f7ff fc31 	bl	8000668 <__aeabi_dmul>
 8000e06:	f7ff ff07 	bl	8000c18 <__aeabi_d2uiz>
 8000e0a:	4604      	mov	r4, r0
 8000e0c:	f7ff fbb2 	bl	8000574 <__aeabi_ui2d>
 8000e10:	4b07      	ldr	r3, [pc, #28]	@ (8000e30 <__aeabi_d2ulz+0x38>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	f7ff fc28 	bl	8000668 <__aeabi_dmul>
 8000e18:	4602      	mov	r2, r0
 8000e1a:	460b      	mov	r3, r1
 8000e1c:	4630      	mov	r0, r6
 8000e1e:	4639      	mov	r1, r7
 8000e20:	f7ff fa6a 	bl	80002f8 <__aeabi_dsub>
 8000e24:	f7ff fef8 	bl	8000c18 <__aeabi_d2uiz>
 8000e28:	4621      	mov	r1, r4
 8000e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000e2c:	3df00000 	.word	0x3df00000
 8000e30:	41f00000 	.word	0x41f00000

08000e34 <__udivmoddi4>:
 8000e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e38:	9d08      	ldr	r5, [sp, #32]
 8000e3a:	460c      	mov	r4, r1
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d14e      	bne.n	8000ede <__udivmoddi4+0xaa>
 8000e40:	4694      	mov	ip, r2
 8000e42:	458c      	cmp	ip, r1
 8000e44:	4686      	mov	lr, r0
 8000e46:	fab2 f282 	clz	r2, r2
 8000e4a:	d962      	bls.n	8000f12 <__udivmoddi4+0xde>
 8000e4c:	b14a      	cbz	r2, 8000e62 <__udivmoddi4+0x2e>
 8000e4e:	f1c2 0320 	rsb	r3, r2, #32
 8000e52:	4091      	lsls	r1, r2
 8000e54:	fa20 f303 	lsr.w	r3, r0, r3
 8000e58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e5c:	4319      	orrs	r1, r3
 8000e5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e66:	fa1f f68c 	uxth.w	r6, ip
 8000e6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e72:	fb07 1114 	mls	r1, r7, r4, r1
 8000e76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e7a:	fb04 f106 	mul.w	r1, r4, r6
 8000e7e:	4299      	cmp	r1, r3
 8000e80:	d90a      	bls.n	8000e98 <__udivmoddi4+0x64>
 8000e82:	eb1c 0303 	adds.w	r3, ip, r3
 8000e86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e8a:	f080 8112 	bcs.w	80010b2 <__udivmoddi4+0x27e>
 8000e8e:	4299      	cmp	r1, r3
 8000e90:	f240 810f 	bls.w	80010b2 <__udivmoddi4+0x27e>
 8000e94:	3c02      	subs	r4, #2
 8000e96:	4463      	add	r3, ip
 8000e98:	1a59      	subs	r1, r3, r1
 8000e9a:	fa1f f38e 	uxth.w	r3, lr
 8000e9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea2:	fb07 1110 	mls	r1, r7, r0, r1
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f606 	mul.w	r6, r0, r6
 8000eae:	429e      	cmp	r6, r3
 8000eb0:	d90a      	bls.n	8000ec8 <__udivmoddi4+0x94>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eba:	f080 80fc 	bcs.w	80010b6 <__udivmoddi4+0x282>
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	f240 80f9 	bls.w	80010b6 <__udivmoddi4+0x282>
 8000ec4:	4463      	add	r3, ip
 8000ec6:	3802      	subs	r0, #2
 8000ec8:	1b9b      	subs	r3, r3, r6
 8000eca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ece:	2100      	movs	r1, #0
 8000ed0:	b11d      	cbz	r5, 8000eda <__udivmoddi4+0xa6>
 8000ed2:	40d3      	lsrs	r3, r2
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	e9c5 3200 	strd	r3, r2, [r5]
 8000eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ede:	428b      	cmp	r3, r1
 8000ee0:	d905      	bls.n	8000eee <__udivmoddi4+0xba>
 8000ee2:	b10d      	cbz	r5, 8000ee8 <__udivmoddi4+0xb4>
 8000ee4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ee8:	2100      	movs	r1, #0
 8000eea:	4608      	mov	r0, r1
 8000eec:	e7f5      	b.n	8000eda <__udivmoddi4+0xa6>
 8000eee:	fab3 f183 	clz	r1, r3
 8000ef2:	2900      	cmp	r1, #0
 8000ef4:	d146      	bne.n	8000f84 <__udivmoddi4+0x150>
 8000ef6:	42a3      	cmp	r3, r4
 8000ef8:	d302      	bcc.n	8000f00 <__udivmoddi4+0xcc>
 8000efa:	4290      	cmp	r0, r2
 8000efc:	f0c0 80f0 	bcc.w	80010e0 <__udivmoddi4+0x2ac>
 8000f00:	1a86      	subs	r6, r0, r2
 8000f02:	eb64 0303 	sbc.w	r3, r4, r3
 8000f06:	2001      	movs	r0, #1
 8000f08:	2d00      	cmp	r5, #0
 8000f0a:	d0e6      	beq.n	8000eda <__udivmoddi4+0xa6>
 8000f0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000f10:	e7e3      	b.n	8000eda <__udivmoddi4+0xa6>
 8000f12:	2a00      	cmp	r2, #0
 8000f14:	f040 8090 	bne.w	8001038 <__udivmoddi4+0x204>
 8000f18:	eba1 040c 	sub.w	r4, r1, ip
 8000f1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f20:	fa1f f78c 	uxth.w	r7, ip
 8000f24:	2101      	movs	r1, #1
 8000f26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000f2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000f2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000f32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f36:	fb07 f006 	mul.w	r0, r7, r6
 8000f3a:	4298      	cmp	r0, r3
 8000f3c:	d908      	bls.n	8000f50 <__udivmoddi4+0x11c>
 8000f3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000f46:	d202      	bcs.n	8000f4e <__udivmoddi4+0x11a>
 8000f48:	4298      	cmp	r0, r3
 8000f4a:	f200 80cd 	bhi.w	80010e8 <__udivmoddi4+0x2b4>
 8000f4e:	4626      	mov	r6, r4
 8000f50:	1a1c      	subs	r4, r3, r0
 8000f52:	fa1f f38e 	uxth.w	r3, lr
 8000f56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000f5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000f5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f62:	fb00 f707 	mul.w	r7, r0, r7
 8000f66:	429f      	cmp	r7, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x148>
 8000f6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000f6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f72:	d202      	bcs.n	8000f7a <__udivmoddi4+0x146>
 8000f74:	429f      	cmp	r7, r3
 8000f76:	f200 80b0 	bhi.w	80010da <__udivmoddi4+0x2a6>
 8000f7a:	4620      	mov	r0, r4
 8000f7c:	1bdb      	subs	r3, r3, r7
 8000f7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f82:	e7a5      	b.n	8000ed0 <__udivmoddi4+0x9c>
 8000f84:	f1c1 0620 	rsb	r6, r1, #32
 8000f88:	408b      	lsls	r3, r1
 8000f8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000f8e:	431f      	orrs	r7, r3
 8000f90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f94:	fa04 f301 	lsl.w	r3, r4, r1
 8000f98:	ea43 030c 	orr.w	r3, r3, ip
 8000f9c:	40f4      	lsrs	r4, r6
 8000f9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000fa2:	0c38      	lsrs	r0, r7, #16
 8000fa4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000fa8:	fbb4 fef0 	udiv	lr, r4, r0
 8000fac:	fa1f fc87 	uxth.w	ip, r7
 8000fb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000fb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000fb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000fbc:	45a1      	cmp	r9, r4
 8000fbe:	fa02 f201 	lsl.w	r2, r2, r1
 8000fc2:	d90a      	bls.n	8000fda <__udivmoddi4+0x1a6>
 8000fc4:	193c      	adds	r4, r7, r4
 8000fc6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000fca:	f080 8084 	bcs.w	80010d6 <__udivmoddi4+0x2a2>
 8000fce:	45a1      	cmp	r9, r4
 8000fd0:	f240 8081 	bls.w	80010d6 <__udivmoddi4+0x2a2>
 8000fd4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fd8:	443c      	add	r4, r7
 8000fda:	eba4 0409 	sub.w	r4, r4, r9
 8000fde:	fa1f f983 	uxth.w	r9, r3
 8000fe2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000fe6:	fb00 4413 	mls	r4, r0, r3, r4
 8000fea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000fee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ff2:	45a4      	cmp	ip, r4
 8000ff4:	d907      	bls.n	8001006 <__udivmoddi4+0x1d2>
 8000ff6:	193c      	adds	r4, r7, r4
 8000ff8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ffc:	d267      	bcs.n	80010ce <__udivmoddi4+0x29a>
 8000ffe:	45a4      	cmp	ip, r4
 8001000:	d965      	bls.n	80010ce <__udivmoddi4+0x29a>
 8001002:	3b02      	subs	r3, #2
 8001004:	443c      	add	r4, r7
 8001006:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800100a:	fba0 9302 	umull	r9, r3, r0, r2
 800100e:	eba4 040c 	sub.w	r4, r4, ip
 8001012:	429c      	cmp	r4, r3
 8001014:	46ce      	mov	lr, r9
 8001016:	469c      	mov	ip, r3
 8001018:	d351      	bcc.n	80010be <__udivmoddi4+0x28a>
 800101a:	d04e      	beq.n	80010ba <__udivmoddi4+0x286>
 800101c:	b155      	cbz	r5, 8001034 <__udivmoddi4+0x200>
 800101e:	ebb8 030e 	subs.w	r3, r8, lr
 8001022:	eb64 040c 	sbc.w	r4, r4, ip
 8001026:	fa04 f606 	lsl.w	r6, r4, r6
 800102a:	40cb      	lsrs	r3, r1
 800102c:	431e      	orrs	r6, r3
 800102e:	40cc      	lsrs	r4, r1
 8001030:	e9c5 6400 	strd	r6, r4, [r5]
 8001034:	2100      	movs	r1, #0
 8001036:	e750      	b.n	8000eda <__udivmoddi4+0xa6>
 8001038:	f1c2 0320 	rsb	r3, r2, #32
 800103c:	fa20 f103 	lsr.w	r1, r0, r3
 8001040:	fa0c fc02 	lsl.w	ip, ip, r2
 8001044:	fa24 f303 	lsr.w	r3, r4, r3
 8001048:	4094      	lsls	r4, r2
 800104a:	430c      	orrs	r4, r1
 800104c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001050:	fa00 fe02 	lsl.w	lr, r0, r2
 8001054:	fa1f f78c 	uxth.w	r7, ip
 8001058:	fbb3 f0f8 	udiv	r0, r3, r8
 800105c:	fb08 3110 	mls	r1, r8, r0, r3
 8001060:	0c23      	lsrs	r3, r4, #16
 8001062:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001066:	fb00 f107 	mul.w	r1, r0, r7
 800106a:	4299      	cmp	r1, r3
 800106c:	d908      	bls.n	8001080 <__udivmoddi4+0x24c>
 800106e:	eb1c 0303 	adds.w	r3, ip, r3
 8001072:	f100 36ff 	add.w	r6, r0, #4294967295
 8001076:	d22c      	bcs.n	80010d2 <__udivmoddi4+0x29e>
 8001078:	4299      	cmp	r1, r3
 800107a:	d92a      	bls.n	80010d2 <__udivmoddi4+0x29e>
 800107c:	3802      	subs	r0, #2
 800107e:	4463      	add	r3, ip
 8001080:	1a5b      	subs	r3, r3, r1
 8001082:	b2a4      	uxth	r4, r4
 8001084:	fbb3 f1f8 	udiv	r1, r3, r8
 8001088:	fb08 3311 	mls	r3, r8, r1, r3
 800108c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001090:	fb01 f307 	mul.w	r3, r1, r7
 8001094:	42a3      	cmp	r3, r4
 8001096:	d908      	bls.n	80010aa <__udivmoddi4+0x276>
 8001098:	eb1c 0404 	adds.w	r4, ip, r4
 800109c:	f101 36ff 	add.w	r6, r1, #4294967295
 80010a0:	d213      	bcs.n	80010ca <__udivmoddi4+0x296>
 80010a2:	42a3      	cmp	r3, r4
 80010a4:	d911      	bls.n	80010ca <__udivmoddi4+0x296>
 80010a6:	3902      	subs	r1, #2
 80010a8:	4464      	add	r4, ip
 80010aa:	1ae4      	subs	r4, r4, r3
 80010ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80010b0:	e739      	b.n	8000f26 <__udivmoddi4+0xf2>
 80010b2:	4604      	mov	r4, r0
 80010b4:	e6f0      	b.n	8000e98 <__udivmoddi4+0x64>
 80010b6:	4608      	mov	r0, r1
 80010b8:	e706      	b.n	8000ec8 <__udivmoddi4+0x94>
 80010ba:	45c8      	cmp	r8, r9
 80010bc:	d2ae      	bcs.n	800101c <__udivmoddi4+0x1e8>
 80010be:	ebb9 0e02 	subs.w	lr, r9, r2
 80010c2:	eb63 0c07 	sbc.w	ip, r3, r7
 80010c6:	3801      	subs	r0, #1
 80010c8:	e7a8      	b.n	800101c <__udivmoddi4+0x1e8>
 80010ca:	4631      	mov	r1, r6
 80010cc:	e7ed      	b.n	80010aa <__udivmoddi4+0x276>
 80010ce:	4603      	mov	r3, r0
 80010d0:	e799      	b.n	8001006 <__udivmoddi4+0x1d2>
 80010d2:	4630      	mov	r0, r6
 80010d4:	e7d4      	b.n	8001080 <__udivmoddi4+0x24c>
 80010d6:	46d6      	mov	lr, sl
 80010d8:	e77f      	b.n	8000fda <__udivmoddi4+0x1a6>
 80010da:	4463      	add	r3, ip
 80010dc:	3802      	subs	r0, #2
 80010de:	e74d      	b.n	8000f7c <__udivmoddi4+0x148>
 80010e0:	4606      	mov	r6, r0
 80010e2:	4623      	mov	r3, r4
 80010e4:	4608      	mov	r0, r1
 80010e6:	e70f      	b.n	8000f08 <__udivmoddi4+0xd4>
 80010e8:	3e02      	subs	r6, #2
 80010ea:	4463      	add	r3, ip
 80010ec:	e730      	b.n	8000f50 <__udivmoddi4+0x11c>
 80010ee:	bf00      	nop

080010f0 <__aeabi_idiv0>:
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop

080010f4 <apInit>:
 */

#include "ap.h"

void apInit(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  cliOpen(_DEF_UART1, 115200);
 80010f8:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 80010fc:	2000      	movs	r0, #0
 80010fe:	f000 f86d 	bl	80011dc <cliOpen>
  logBoot(true);
 8001102:	2001      	movs	r0, #1
 8001104:	f002 fef8 	bl	8003ef8 <logBoot>

  // balanceInit();
}
 8001108:	bf00      	nop
 800110a:	bd80      	pop	{r7, pc}

0800110c <apMain>:

void apMain(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
  uint32_t led_pre_time;
  led_pre_time = millis();
 8001112:	f001 f8d5 	bl	80022c0 <millis>
 8001116:	6078      	str	r0, [r7, #4]

	while(1)
	{
	  if (millis() - led_pre_time >=  500)
 8001118:	f001 f8d2 	bl	80022c0 <millis>
 800111c:	4602      	mov	r2, r0
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001126:	d305      	bcc.n	8001134 <apMain+0x28>
	  {
	    led_pre_time = millis();
 8001128:	f001 f8ca 	bl	80022c0 <millis>
 800112c:	6078      	str	r0, [r7, #4]
	    ledToggle(_DEF_LED1);
 800112e:	2000      	movs	r0, #0
 8001130:	f002 fe8c 	bl	8003e4c <ledToggle>
	  }

	  imuUpdate();
 8001134:	f002 fb44 	bl	80037c0 <imuUpdate>
	  cliMain();
 8001138:	f000 f922 	bl	8001380 <cliMain>
	  if (millis() - led_pre_time >=  500)
 800113c:	e7ec      	b.n	8001118 <apMain+0xc>
	...

08001140 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 8001144:	4b1c      	ldr	r3, [pc, #112]	@ (80011b8 <cliInit+0x78>)
 8001146:	2200      	movs	r2, #0
 8001148:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 800114a:	4b1b      	ldr	r3, [pc, #108]	@ (80011b8 <cliInit+0x78>)
 800114c:	2200      	movs	r2, #0
 800114e:	725a      	strb	r2, [r3, #9]
  cli_node.is_busy = false;
 8001150:	4b19      	ldr	r3, [pc, #100]	@ (80011b8 <cliInit+0x78>)
 8001152:	2200      	movs	r2, #0
 8001154:	729a      	strb	r2, [r3, #10]
  cli_node.state   = CLI_RX_IDLE;
 8001156:	4b18      	ldr	r3, [pc, #96]	@ (80011b8 <cliInit+0x78>)
 8001158:	2200      	movs	r2, #0
 800115a:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 800115c:	4b16      	ldr	r3, [pc, #88]	@ (80011b8 <cliInit+0x78>)
 800115e:	2200      	movs	r2, #0
 8001160:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
  cli_node.hist_line_last  = 0;
 8001164:	4b14      	ldr	r3, [pc, #80]	@ (80011b8 <cliInit+0x78>)
 8001166:	2200      	movs	r2, #0
 8001168:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
  cli_node.hist_line_count = 0;
 800116c:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <cliInit+0x78>)
 800116e:	2200      	movs	r2, #0
 8001170:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
  cli_node.hist_line_new   = false;
 8001174:	4b10      	ldr	r3, [pc, #64]	@ (80011b8 <cliInit+0x78>)
 8001176:	2200      	movs	r2, #0
 8001178:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 800117c:	4b0e      	ldr	r3, [pc, #56]	@ (80011b8 <cliInit+0x78>)
 800117e:	4a0f      	ldr	r2, [pc, #60]	@ (80011bc <cliInit+0x7c>)
 8001180:	f8c3 2680 	str.w	r2, [r3, #1664]	@ 0x680
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 8001184:	4b0c      	ldr	r3, [pc, #48]	@ (80011b8 <cliInit+0x78>)
 8001186:	4a0e      	ldr	r2, [pc, #56]	@ (80011c0 <cliInit+0x80>)
 8001188:	f8c3 2684 	str.w	r2, [r3, #1668]	@ 0x684
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 800118c:	4b0a      	ldr	r3, [pc, #40]	@ (80011b8 <cliInit+0x78>)
 800118e:	4a0d      	ldr	r2, [pc, #52]	@ (80011c4 <cliInit+0x84>)
 8001190:	f8c3 2688 	str.w	r2, [r3, #1672]	@ 0x688
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 8001194:	4b08      	ldr	r3, [pc, #32]	@ (80011b8 <cliInit+0x78>)
 8001196:	4a0c      	ldr	r2, [pc, #48]	@ (80011c8 <cliInit+0x88>)
 8001198:	f8c3 268c 	str.w	r2, [r3, #1676]	@ 0x68c

  cliLineClean(&cli_node);
 800119c:	4806      	ldr	r0, [pc, #24]	@ (80011b8 <cliInit+0x78>)
 800119e:	f000 fb9f 	bl	80018e0 <cliLineClean>


  cliAdd("help", cliShowList);
 80011a2:	490a      	ldr	r1, [pc, #40]	@ (80011cc <cliInit+0x8c>)
 80011a4:	480a      	ldr	r0, [pc, #40]	@ (80011d0 <cliInit+0x90>)
 80011a6:	f000 fe3b 	bl	8001e20 <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 80011aa:	490a      	ldr	r1, [pc, #40]	@ (80011d4 <cliInit+0x94>)
 80011ac:	480a      	ldr	r0, [pc, #40]	@ (80011d8 <cliInit+0x98>)
 80011ae:	f000 fe37 	bl	8001e20 <cliAdd>

  return true;
 80011b2:	2301      	movs	r3, #1
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20000aa8 	.word	0x20000aa8
 80011bc:	08001cb1 	.word	0x08001cb1
 80011c0:	08001d01 	.word	0x08001d01
 80011c4:	08001d59 	.word	0x08001d59
 80011c8:	08001da1 	.word	0x08001da1
 80011cc:	08001eb1 	.word	0x08001eb1
 80011d0:	08011780 	.word	0x08011780
 80011d4:	08001f21 	.word	0x08001f21
 80011d8:	08011788 	.word	0x08011788

080011dc <cliOpen>:

bool cliOpen(uint8_t ch, uint32_t baud)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	6039      	str	r1, [r7, #0]
 80011e6:	71fb      	strb	r3, [r7, #7]
  cli_node.ch = ch;
 80011e8:	4a11      	ldr	r2, [pc, #68]	@ (8001230 <cliOpen+0x54>)
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	7013      	strb	r3, [r2, #0]


  if (cli_node.is_open == false || cli_node.baud != baud)
 80011ee:	4b10      	ldr	r3, [pc, #64]	@ (8001230 <cliOpen+0x54>)
 80011f0:	7a1b      	ldrb	r3, [r3, #8]
 80011f2:	f083 0301 	eor.w	r3, r3, #1
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d104      	bne.n	8001206 <cliOpen+0x2a>
 80011fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001230 <cliOpen+0x54>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	683a      	ldr	r2, [r7, #0]
 8001202:	429a      	cmp	r2, r3
 8001204:	d00e      	beq.n	8001224 <cliOpen+0x48>
  {
    if (baud > 0)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d00b      	beq.n	8001224 <cliOpen+0x48>
    {
      cli_node.baud = baud;
 800120c:	4a08      	ldr	r2, [pc, #32]	@ (8001230 <cliOpen+0x54>)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	6053      	str	r3, [r2, #4]
      cli_node.is_open = uartOpen(ch, baud);
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	6839      	ldr	r1, [r7, #0]
 8001216:	4618      	mov	r0, r3
 8001218:	f003 f984 	bl	8004524 <uartOpen>
 800121c:	4603      	mov	r3, r0
 800121e:	461a      	mov	r2, r3
 8001220:	4b03      	ldr	r3, [pc, #12]	@ (8001230 <cliOpen+0x54>)
 8001222:	721a      	strb	r2, [r3, #8]
    }
  }

  return cli_node.is_open;
 8001224:	4b02      	ldr	r3, [pc, #8]	@ (8001230 <cliOpen+0x54>)
 8001226:	7a1b      	ldrb	r3, [r3, #8]
}
 8001228:	4618      	mov	r0, r3
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20000aa8 	.word	0x20000aa8

08001234 <cliGetPort>:
  }
  return ret;
}

uint8_t cliGetPort(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  return cli_node.ch;
 8001238:	4b03      	ldr	r3, [pc, #12]	@ (8001248 <cliGetPort+0x14>)
 800123a:	781b      	ldrb	r3, [r3, #0]
}
 800123c:	4618      	mov	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	20000aa8 	.word	0x20000aa8

0800124c <cliShowLog>:
  cli_node.is_log = false;
  return true;
}

void cliShowLog(cli_t *p_cli)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  if (cli_node.is_log == true)
 8001254:	4b34      	ldr	r3, [pc, #208]	@ (8001328 <cliShowLog+0xdc>)
 8001256:	7a5b      	ldrb	r3, [r3, #9]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d061      	beq.n	8001320 <cliShowLog+0xd4>
  {
    uartPrintf(p_cli->log_ch, "Cursor  : %d\n", p_cli->line.cursor);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	7ad8      	ldrb	r0, [r3, #11]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f893 33f1 	ldrb.w	r3, [r3, #1009]	@ 0x3f1
 8001266:	461a      	mov	r2, r3
 8001268:	4930      	ldr	r1, [pc, #192]	@ (800132c <cliShowLog+0xe0>)
 800126a:	f003 fc01 	bl	8004a70 <uartPrintf>
    uartPrintf(p_cli->log_ch, "Count   : %d\n", p_cli->line.count);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	7ad8      	ldrb	r0, [r3, #11]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
 8001278:	461a      	mov	r2, r3
 800127a:	492d      	ldr	r1, [pc, #180]	@ (8001330 <cliShowLog+0xe4>)
 800127c:	f003 fbf8 	bl	8004a70 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf_len : %d\n", p_cli->line.buf_len);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	7ad8      	ldrb	r0, [r3, #11]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f893 33f0 	ldrb.w	r3, [r3, #1008]	@ 0x3f0
 800128a:	461a      	mov	r2, r3
 800128c:	4929      	ldr	r1, [pc, #164]	@ (8001334 <cliShowLog+0xe8>)
 800128e:	f003 fbef 	bl	8004a70 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf     : %s\n", p_cli->line.buf);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	7ad8      	ldrb	r0, [r3, #11]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800129c:	461a      	mov	r2, r3
 800129e:	4926      	ldr	r1, [pc, #152]	@ (8001338 <cliShowLog+0xec>)
 80012a0:	f003 fbe6 	bl	8004a70 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_i  : %d\n", p_cli->hist_line_i);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	7ad8      	ldrb	r0, [r3, #11]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 80012ae:	461a      	mov	r2, r3
 80012b0:	4922      	ldr	r1, [pc, #136]	@ (800133c <cliShowLog+0xf0>)
 80012b2:	f003 fbdd 	bl	8004a70 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_lt : %d\n", p_cli->hist_line_last);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	7ad8      	ldrb	r0, [r3, #11]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80012c0:	461a      	mov	r2, r3
 80012c2:	491f      	ldr	r1, [pc, #124]	@ (8001340 <cliShowLog+0xf4>)
 80012c4:	f003 fbd4 	bl	8004a70 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_c  : %d\n", p_cli->hist_line_count);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	7ad8      	ldrb	r0, [r3, #11]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 80012d2:	461a      	mov	r2, r3
 80012d4:	491b      	ldr	r1, [pc, #108]	@ (8001344 <cliShowLog+0xf8>)
 80012d6:	f003 fbcb 	bl	8004a70 <uartPrintf>

    for (int i=0; i<p_cli->hist_line_count; i++)
 80012da:	2300      	movs	r3, #0
 80012dc:	60fb      	str	r3, [r7, #12]
 80012de:	e012      	b.n	8001306 <cliShowLog+0xba>
    {
      uartPrintf(p_cli->log_ch, "buf %d   : %s\n", i, p_cli->line_buf[i].buf);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	7ad8      	ldrb	r0, [r3, #11]
 80012e4:	68fa      	ldr	r2, [r7, #12]
 80012e6:	4613      	mov	r3, r2
 80012e8:	015b      	lsls	r3, r3, #5
 80012ea:	4413      	add	r3, r2
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	4413      	add	r3, r2
 80012f0:	f503 73cc 	add.w	r3, r3, #408	@ 0x198
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	4413      	add	r3, r2
 80012f8:	68fa      	ldr	r2, [r7, #12]
 80012fa:	4913      	ldr	r1, [pc, #76]	@ (8001348 <cliShowLog+0xfc>)
 80012fc:	f003 fbb8 	bl	8004a70 <uartPrintf>
    for (int i=0; i<p_cli->hist_line_count; i++)
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	3301      	adds	r3, #1
 8001304:	60fb      	str	r3, [r7, #12]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 800130c:	461a      	mov	r2, r3
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	4293      	cmp	r3, r2
 8001312:	dbe5      	blt.n	80012e0 <cliShowLog+0x94>
    }
    uartPrintf(p_cli->log_ch, "\n");
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	7adb      	ldrb	r3, [r3, #11]
 8001318:	490c      	ldr	r1, [pc, #48]	@ (800134c <cliShowLog+0x100>)
 800131a:	4618      	mov	r0, r3
 800131c:	f003 fba8 	bl	8004a70 <uartPrintf>
  }
}
 8001320:	bf00      	nop
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000aa8 	.word	0x20000aa8
 800132c:	0801178c 	.word	0x0801178c
 8001330:	0801179c 	.word	0x0801179c
 8001334:	080117ac 	.word	0x080117ac
 8001338:	080117bc 	.word	0x080117bc
 800133c:	080117cc 	.word	0x080117cc
 8001340:	080117dc 	.word	0x080117dc
 8001344:	080117ec 	.word	0x080117ec
 8001348:	080117fc 	.word	0x080117fc
 800134c:	0801180c 	.word	0x0801180c

08001350 <cliShowPrompt>:

void cliShowPrompt(cli_t *p_cli)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  uartPrintf(p_cli->ch, "\n\r");
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	4906      	ldr	r1, [pc, #24]	@ (8001378 <cliShowPrompt+0x28>)
 800135e:	4618      	mov	r0, r3
 8001360:	f003 fb86 	bl	8004a70 <uartPrintf>
  uartPrintf(p_cli->ch, CLI_PROMPT_STR);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	4904      	ldr	r1, [pc, #16]	@ (800137c <cliShowPrompt+0x2c>)
 800136a:	4618      	mov	r0, r3
 800136c:	f003 fb80 	bl	8004a70 <uartPrintf>
}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	08011810 	.word	0x08011810
 800137c:	08011814 	.word	0x08011814

08001380 <cliMain>:

bool cliMain(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  if (cli_node.is_open != true)
 8001384:	4b0e      	ldr	r3, [pc, #56]	@ (80013c0 <cliMain+0x40>)
 8001386:	7a1b      	ldrb	r3, [r3, #8]
 8001388:	f083 0301 	eor.w	r3, r3, #1
 800138c:	b2db      	uxtb	r3, r3
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <cliMain+0x16>
  {
    return false;
 8001392:	2300      	movs	r3, #0
 8001394:	e012      	b.n	80013bc <cliMain+0x3c>
  }

  if (uartAvailable(cli_node.ch) > 0)
 8001396:	4b0a      	ldr	r3, [pc, #40]	@ (80013c0 <cliMain+0x40>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	4618      	mov	r0, r3
 800139c:	f003 fa8e 	bl	80048bc <uartAvailable>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d009      	beq.n	80013ba <cliMain+0x3a>
  {
    cliUpdate(&cli_node, uartRead(cli_node.ch));
 80013a6:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <cliMain+0x40>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f003 fac6 	bl	800493c <uartRead>
 80013b0:	4603      	mov	r3, r0
 80013b2:	4619      	mov	r1, r3
 80013b4:	4802      	ldr	r0, [pc, #8]	@ (80013c0 <cliMain+0x40>)
 80013b6:	f000 f831 	bl	800141c <cliUpdate>
  }

  return true;
 80013ba:	2301      	movs	r3, #1
}
 80013bc:	4618      	mov	r0, r3
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	20000aa8 	.word	0x20000aa8

080013c4 <cliAvailable>:

  cliShowPrompt(&cli_node);
}

uint32_t cliAvailable(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  return uartAvailable(cli_node.ch);
 80013c8:	4b03      	ldr	r3, [pc, #12]	@ (80013d8 <cliAvailable+0x14>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f003 fa75 	bl	80048bc <uartAvailable>
 80013d2:	4603      	mov	r3, r0
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000aa8 	.word	0x20000aa8

080013dc <cliRead>:

uint8_t cliRead(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  return uartRead(cli_node.ch);
 80013e0:	4b03      	ldr	r3, [pc, #12]	@ (80013f0 <cliRead+0x14>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	4618      	mov	r0, r3
 80013e6:	f003 faa9 	bl	800493c <uartRead>
 80013ea:	4603      	mov	r3, r0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20000aa8 	.word	0x20000aa8

080013f4 <cliWrite>:

uint32_t cliWrite(uint8_t *p_data, uint32_t length)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
  return uartWrite(cli_node.ch, p_data, length);
 80013fe:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <cliWrite+0x24>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	683a      	ldr	r2, [r7, #0]
 8001404:	6879      	ldr	r1, [r7, #4]
 8001406:	4618      	mov	r0, r3
 8001408:	f003 faf2 	bl	80049f0 <uartWrite>
 800140c:	4603      	mov	r3, r0
}
 800140e:	4618      	mov	r0, r3
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000aa8 	.word	0x20000aa8

0800141c <cliUpdate>:

bool cliUpdate(cli_t *p_cli, uint8_t rx_data)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b08c      	sub	sp, #48	@ 0x30
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	460b      	mov	r3, r1
 8001426:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 8001428:	2300      	movs	r3, #0
 800142a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint8_t tx_buf[8];
  cli_line_t *line;

  line = &p_cli->line;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 8001434:	61fb      	str	r3, [r7, #28]


  if (p_cli->state == CLI_RX_IDLE)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	7c1b      	ldrb	r3, [r3, #16]
 800143a:	2b00      	cmp	r3, #0
 800143c:	f040 816d 	bne.w	800171a <cliUpdate+0x2fe>
  {
    switch(rx_data)
 8001440:	78fb      	ldrb	r3, [r7, #3]
 8001442:	2b7f      	cmp	r3, #127	@ 0x7f
 8001444:	d02a      	beq.n	800149c <cliUpdate+0x80>
 8001446:	2b7f      	cmp	r3, #127	@ 0x7f
 8001448:	f300 80da 	bgt.w	8001600 <cliUpdate+0x1e4>
 800144c:	2b1b      	cmp	r3, #27
 800144e:	d021      	beq.n	8001494 <cliUpdate+0x78>
 8001450:	2b1b      	cmp	r3, #27
 8001452:	f300 80d5 	bgt.w	8001600 <cliUpdate+0x1e4>
 8001456:	2b08      	cmp	r3, #8
 8001458:	d062      	beq.n	8001520 <cliUpdate+0x104>
 800145a:	2b0d      	cmp	r3, #13
 800145c:	f040 80d0 	bne.w	8001600 <cliUpdate+0x1e4>
    {
      // 
      //
      case CLI_KEY_ENTER:
        if (line->count > 0)
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001466:	2b00      	cmp	r3, #0
 8001468:	d005      	beq.n	8001476 <cliUpdate+0x5a>
        {
          cliLineAdd(p_cli);
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f000 fa52 	bl	8001914 <cliLineAdd>
          cliRunCmd(p_cli);
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f000 fb1d 	bl	8001ab0 <cliRunCmd>
        }

        line->count = 0;
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	2200      	movs	r2, #0
 800147a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        line->cursor = 0;
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	2200      	movs	r2, #0
 8001482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        line->buf[0] = 0;
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	2200      	movs	r2, #0
 800148a:	701a      	strb	r2, [r3, #0]
        cliShowPrompt(p_cli);
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f7ff ff5f 	bl	8001350 <cliShowPrompt>
        break;
 8001492:	e142      	b.n	800171a <cliUpdate+0x2fe>


      case CLI_KEY_ESC:
        p_cli->state = CLI_RX_SP1;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2201      	movs	r2, #1
 8001498:	741a      	strb	r2, [r3, #16]
        break;
 800149a:	e13e      	b.n	800171a <cliUpdate+0x2fe>


      // DEL
      //
      case CLI_KEY_DEL:
        if (line->cursor < line->count)
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80014a8:	429a      	cmp	r2, r3
 80014aa:	f080 8131 	bcs.w	8001710 <cliUpdate+0x2f4>
        {
          uint8_t mov_len;

          mov_len = line->count - line->cursor;
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	76fb      	strb	r3, [r7, #27]
          for (int i=1; i<mov_len; i++)
 80014be:	2301      	movs	r3, #1
 80014c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014c2:	e013      	b.n	80014ec <cliUpdate+0xd0>
          {
            line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014ca:	461a      	mov	r2, r3
 80014cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014ce:	441a      	add	r2, r3
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014d6:	4619      	mov	r1, r3
 80014d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014da:	440b      	add	r3, r1
 80014dc:	3b01      	subs	r3, #1
 80014de:	69f9      	ldr	r1, [r7, #28]
 80014e0:	5c89      	ldrb	r1, [r1, r2]
 80014e2:	69fa      	ldr	r2, [r7, #28]
 80014e4:	54d1      	strb	r1, [r2, r3]
          for (int i=1; i<mov_len; i++)
 80014e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014e8:	3301      	adds	r3, #1
 80014ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014ec:	7efb      	ldrb	r3, [r7, #27]
 80014ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80014f0:	429a      	cmp	r2, r3
 80014f2:	dbe7      	blt.n	80014c4 <cliUpdate+0xa8>
          }

          line->count--;
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80014fa:	3b01      	subs	r3, #1
 80014fc:	b2da      	uxtb	r2, r3
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          line->buf[line->count] = 0;
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800150a:	461a      	mov	r2, r3
 800150c:	69fb      	ldr	r3, [r7, #28]
 800150e:	2100      	movs	r1, #0
 8001510:	5499      	strb	r1, [r3, r2]

          uartPrintf(p_cli->ch, "\x1B[1P");
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	498d      	ldr	r1, [pc, #564]	@ (800174c <cliUpdate+0x330>)
 8001518:	4618      	mov	r0, r3
 800151a:	f003 faa9 	bl	8004a70 <uartPrintf>
        }
        break;
 800151e:	e0f7      	b.n	8001710 <cliUpdate+0x2f4>


      // 
      //
      case CLI_KEY_BACK:
        if (line->count > 0 && line->cursor > 0)
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001526:	2b00      	cmp	r3, #0
 8001528:	d055      	beq.n	80015d6 <cliUpdate+0x1ba>
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001530:	2b00      	cmp	r3, #0
 8001532:	d050      	beq.n	80015d6 <cliUpdate+0x1ba>
        {
          if (line->cursor == line->count)
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001540:	429a      	cmp	r2, r3
 8001542:	d10e      	bne.n	8001562 <cliUpdate+0x146>
          {
            line->count--;
 8001544:	69fb      	ldr	r3, [r7, #28]
 8001546:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800154a:	3b01      	subs	r3, #1
 800154c:	b2da      	uxtb	r2, r3
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->buf[line->count] = 0;
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800155a:	461a      	mov	r2, r3
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	2100      	movs	r1, #0
 8001560:	5499      	strb	r1, [r3, r2]
          }

          if (line->cursor < line->count)
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800156e:	429a      	cmp	r2, r3
 8001570:	d231      	bcs.n	80015d6 <cliUpdate+0x1ba>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	76bb      	strb	r3, [r7, #26]

            for (int i=0; i<mov_len; i++)
 8001582:	2300      	movs	r3, #0
 8001584:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001586:	e013      	b.n	80015b0 <cliUpdate+0x194>
            {
              line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800158e:	461a      	mov	r2, r3
 8001590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001592:	441a      	add	r2, r3
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800159a:	4619      	mov	r1, r3
 800159c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800159e:	440b      	add	r3, r1
 80015a0:	3b01      	subs	r3, #1
 80015a2:	69f9      	ldr	r1, [r7, #28]
 80015a4:	5c89      	ldrb	r1, [r1, r2]
 80015a6:	69fa      	ldr	r2, [r7, #28]
 80015a8:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 80015aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015ac:	3301      	adds	r3, #1
 80015ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015b0:	7ebb      	ldrb	r3, [r7, #26]
 80015b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80015b4:	429a      	cmp	r2, r3
 80015b6:	dbe7      	blt.n	8001588 <cliUpdate+0x16c>
            }

            line->count--;
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80015be:	3b01      	subs	r3, #1
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->buf[line->count] = 0;
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80015ce:	461a      	mov	r2, r3
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	2100      	movs	r1, #0
 80015d4:	5499      	strb	r1, [r3, r2]
          }
        }

        if (line->cursor > 0)
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80015dc:	2b00      	cmp	r3, #0
 80015de:	f000 8099 	beq.w	8001714 <cliUpdate+0x2f8>
        {
          line->cursor--;
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80015e8:	3b01      	subs	r3, #1
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          uartPrintf(p_cli->ch, "\b \b\x1B[1P");
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	4956      	ldr	r1, [pc, #344]	@ (8001750 <cliUpdate+0x334>)
 80015f8:	4618      	mov	r0, r3
 80015fa:	f003 fa39 	bl	8004a70 <uartPrintf>
        }
        break;
 80015fe:	e089      	b.n	8001714 <cliUpdate+0x2f8>


      default:
        if ((line->count + 1) < line->buf_len)
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001606:	3301      	adds	r3, #1
 8001608:	69fa      	ldr	r2, [r7, #28]
 800160a:	f892 2040 	ldrb.w	r2, [r2, #64]	@ 0x40
 800160e:	4293      	cmp	r3, r2
 8001610:	f280 8082 	bge.w	8001718 <cliUpdate+0x2fc>
        {
          if (line->cursor == line->count)
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001620:	429a      	cmp	r2, r3
 8001622:	d124      	bne.n	800166e <cliUpdate+0x252>
          {
            uartWrite(p_cli->ch, &rx_data, 1);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	1cf9      	adds	r1, r7, #3
 800162a:	2201      	movs	r2, #1
 800162c:	4618      	mov	r0, r3
 800162e:	f003 f9df 	bl	80049f0 <uartWrite>

            line->buf[line->cursor] = rx_data;
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001638:	461a      	mov	r2, r3
 800163a:	78f9      	ldrb	r1, [r7, #3]
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	5499      	strb	r1, [r3, r2]
            line->count++;
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001646:	3301      	adds	r3, #1
 8001648:	b2da      	uxtb	r2, r3
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->cursor++;
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001656:	3301      	adds	r3, #1
 8001658:	b2da      	uxtb	r2, r3
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
            line->buf[line->count] = 0;
 8001660:	69fb      	ldr	r3, [r7, #28]
 8001662:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001666:	461a      	mov	r2, r3
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	2100      	movs	r1, #0
 800166c:	5499      	strb	r1, [r3, r2]
          }
          if (line->cursor < line->count)
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800167a:	429a      	cmp	r2, r3
 800167c:	d24c      	bcs.n	8001718 <cliUpdate+0x2fc>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	767b      	strb	r3, [r7, #25]
            for (int i=0; i<mov_len; i++)
 800168e:	2300      	movs	r3, #0
 8001690:	627b      	str	r3, [r7, #36]	@ 0x24
 8001692:	e013      	b.n	80016bc <cliUpdate+0x2a0>
            {
              line->buf[line->count - i] = line->buf[line->count - i - 1];
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800169a:	461a      	mov	r2, r3
 800169c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	1e5a      	subs	r2, r3, #1
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80016a8:	4619      	mov	r1, r3
 80016aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ac:	1acb      	subs	r3, r1, r3
 80016ae:	69f9      	ldr	r1, [r7, #28]
 80016b0:	5c89      	ldrb	r1, [r1, r2]
 80016b2:	69fa      	ldr	r2, [r7, #28]
 80016b4:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 80016b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b8:	3301      	adds	r3, #1
 80016ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80016bc:	7e7b      	ldrb	r3, [r7, #25]
 80016be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016c0:	429a      	cmp	r2, r3
 80016c2:	dbe7      	blt.n	8001694 <cliUpdate+0x278>
            }
            line->buf[line->cursor] = rx_data;
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016ca:	461a      	mov	r2, r3
 80016cc:	78f9      	ldrb	r1, [r7, #3]
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	5499      	strb	r1, [r3, r2]
            line->count++;
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80016d8:	3301      	adds	r3, #1
 80016da:	b2da      	uxtb	r2, r3
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->cursor++;
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016e8:	3301      	adds	r3, #1
 80016ea:	b2da      	uxtb	r2, r3
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
            line->buf[line->count] = 0;
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80016f8:	461a      	mov	r2, r3
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	2100      	movs	r1, #0
 80016fe:	5499      	strb	r1, [r3, r2]

            uartPrintf(p_cli->ch, "\x1B[4h%c\x1B[4l", rx_data);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	78fa      	ldrb	r2, [r7, #3]
 8001706:	4913      	ldr	r1, [pc, #76]	@ (8001754 <cliUpdate+0x338>)
 8001708:	4618      	mov	r0, r3
 800170a:	f003 f9b1 	bl	8004a70 <uartPrintf>
          }
        }
        break;
 800170e:	e003      	b.n	8001718 <cliUpdate+0x2fc>
        break;
 8001710:	bf00      	nop
 8001712:	e002      	b.n	800171a <cliUpdate+0x2fe>
        break;
 8001714:	bf00      	nop
 8001716:	e000      	b.n	800171a <cliUpdate+0x2fe>
        break;
 8001718:	bf00      	nop
    }
  }

  switch(p_cli->state)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	7c1b      	ldrb	r3, [r3, #16]
 800171e:	3b01      	subs	r3, #1
 8001720:	2b03      	cmp	r3, #3
 8001722:	f200 80d0 	bhi.w	80018c6 <cliUpdate+0x4aa>
 8001726:	a201      	add	r2, pc, #4	@ (adr r2, 800172c <cliUpdate+0x310>)
 8001728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800172c:	0800173d 	.word	0x0800173d
 8001730:	08001745 	.word	0x08001745
 8001734:	08001759 	.word	0x08001759
 8001738:	080018bd 	.word	0x080018bd
  {
    case CLI_RX_SP1:
      p_cli->state = CLI_RX_SP2;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2202      	movs	r2, #2
 8001740:	741a      	strb	r2, [r3, #16]
      break;
 8001742:	e0c0      	b.n	80018c6 <cliUpdate+0x4aa>

    case CLI_RX_SP2:
      p_cli->state = CLI_RX_SP3;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2203      	movs	r2, #3
 8001748:	741a      	strb	r2, [r3, #16]
      break;
 800174a:	e0bc      	b.n	80018c6 <cliUpdate+0x4aa>
 800174c:	0801181c 	.word	0x0801181c
 8001750:	08011824 	.word	0x08011824
 8001754:	0801182c 	.word	0x0801182c

    case CLI_RX_SP3:
      p_cli->state = CLI_RX_IDLE;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2200      	movs	r2, #0
 800175c:	741a      	strb	r2, [r3, #16]

      if (rx_data == CLI_KEY_LEFT)
 800175e:	78fb      	ldrb	r3, [r7, #3]
 8001760:	2b44      	cmp	r3, #68	@ 0x44
 8001762:	d11a      	bne.n	800179a <cliUpdate+0x37e>
      {
        if (line->cursor > 0)
 8001764:	69fb      	ldr	r3, [r7, #28]
 8001766:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800176a:	2b00      	cmp	r3, #0
 800176c:	d015      	beq.n	800179a <cliUpdate+0x37e>
        {
          line->cursor--;
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001774:	3b01      	subs	r3, #1
 8001776:	b2da      	uxtb	r2, r3
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          tx_buf[0] = 0x1B;
 800177e:	231b      	movs	r3, #27
 8001780:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 8001782:	235b      	movs	r3, #91	@ 0x5b
 8001784:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 8001786:	78fb      	ldrb	r3, [r7, #3]
 8001788:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	f107 010c 	add.w	r1, r7, #12
 8001792:	2203      	movs	r2, #3
 8001794:	4618      	mov	r0, r3
 8001796:	f003 f92b 	bl	80049f0 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_RIGHT)
 800179a:	78fb      	ldrb	r3, [r7, #3]
 800179c:	2b43      	cmp	r3, #67	@ 0x43
 800179e:	d11d      	bne.n	80017dc <cliUpdate+0x3c0>
      {
        if (line->cursor < line->count)
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d215      	bcs.n	80017dc <cliUpdate+0x3c0>
        {
          line->cursor++;
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80017b6:	3301      	adds	r3, #1
 80017b8:	b2da      	uxtb	r2, r3
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          tx_buf[0] = 0x1B;
 80017c0:	231b      	movs	r3, #27
 80017c2:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 80017c4:	235b      	movs	r3, #91	@ 0x5b
 80017c6:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 80017c8:	78fb      	ldrb	r3, [r7, #3]
 80017ca:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	f107 010c 	add.w	r1, r7, #12
 80017d4:	2203      	movs	r2, #3
 80017d6:	4618      	mov	r0, r3
 80017d8:	f003 f90a 	bl	80049f0 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_UP)
 80017dc:	78fb      	ldrb	r3, [r7, #3]
 80017de:	2b41      	cmp	r3, #65	@ 0x41
 80017e0:	d10c      	bne.n	80017fc <cliUpdate+0x3e0>
      {
        cliLineChange(p_cli, true);
 80017e2:	2101      	movs	r1, #1
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f000 f8d9 	bl	800199c <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	781a      	ldrb	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 80017f4:	4619      	mov	r1, r3
 80017f6:	4610      	mov	r0, r2
 80017f8:	f003 f93a 	bl	8004a70 <uartPrintf>
      }

      if (rx_data == CLI_KEY_DOWN)
 80017fc:	78fb      	ldrb	r3, [r7, #3]
 80017fe:	2b42      	cmp	r3, #66	@ 0x42
 8001800:	d10c      	bne.n	800181c <cliUpdate+0x400>
      {
        cliLineChange(p_cli, false);
 8001802:	2100      	movs	r1, #0
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f000 f8c9 	bl	800199c <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	781a      	ldrb	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 8001814:	4619      	mov	r1, r3
 8001816:	4610      	mov	r0, r2
 8001818:	f003 f92a 	bl	8004a70 <uartPrintf>
      }

      if (rx_data == CLI_KEY_HOME)
 800181c:	78fb      	ldrb	r3, [r7, #3]
 800181e:	2b31      	cmp	r3, #49	@ 0x31
 8001820:	d10f      	bne.n	8001842 <cliUpdate+0x426>
      {
        uartPrintf(p_cli->ch, "\x1B[%dD", line->cursor);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	7818      	ldrb	r0, [r3, #0]
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800182c:	461a      	mov	r2, r3
 800182e:	492a      	ldr	r1, [pc, #168]	@ (80018d8 <cliUpdate+0x4bc>)
 8001830:	f003 f91e 	bl	8004a70 <uartPrintf>
        line->cursor = 0;
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	2200      	movs	r2, #0
 8001838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        p_cli->state = CLI_RX_SP4;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2204      	movs	r2, #4
 8001840:	741a      	strb	r2, [r3, #16]
      }

      if (rx_data == CLI_KEY_END)
 8001842:	78fb      	ldrb	r3, [r7, #3]
 8001844:	2b34      	cmp	r3, #52	@ 0x34
 8001846:	d13d      	bne.n	80018c4 <cliUpdate+0x4a8>
      {
        uint16_t mov_len;

        if (line->cursor < line->count)
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001854:	429a      	cmp	r2, r3
 8001856:	d20f      	bcs.n	8001878 <cliUpdate+0x45c>
        {
          mov_len = line->count - line->cursor;
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800185e:	461a      	mov	r2, r3
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dC", mov_len);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	8afa      	ldrh	r2, [r7, #22]
 8001870:	491a      	ldr	r1, [pc, #104]	@ (80018dc <cliUpdate+0x4c0>)
 8001872:	4618      	mov	r0, r3
 8001874:	f003 f8fc 	bl	8004a70 <uartPrintf>
        }
        if (line->cursor > line->count)
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001884:	429a      	cmp	r2, r3
 8001886:	d90f      	bls.n	80018a8 <cliUpdate+0x48c>
        {
          mov_len = line->cursor - line->count;
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800188e:	461a      	mov	r2, r3
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dD", mov_len);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	8afa      	ldrh	r2, [r7, #22]
 80018a0:	490d      	ldr	r1, [pc, #52]	@ (80018d8 <cliUpdate+0x4bc>)
 80018a2:	4618      	mov	r0, r3
 80018a4:	f003 f8e4 	bl	8004a70 <uartPrintf>
        }
        line->cursor = line->count;
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        p_cli->state = CLI_RX_SP4;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2204      	movs	r2, #4
 80018b8:	741a      	strb	r2, [r3, #16]
      }
      break;
 80018ba:	e003      	b.n	80018c4 <cliUpdate+0x4a8>

    case CLI_RX_SP4:
      p_cli->state = CLI_RX_IDLE;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2200      	movs	r2, #0
 80018c0:	741a      	strb	r2, [r3, #16]
      break;
 80018c2:	e000      	b.n	80018c6 <cliUpdate+0x4aa>
      break;
 80018c4:	bf00      	nop
  }



  cliShowLog(p_cli);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff fcc0 	bl	800124c <cliShowLog>

  return ret;
 80018cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3730      	adds	r7, #48	@ 0x30
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	08011838 	.word	0x08011838
 80018dc:	08011840 	.word	0x08011840

080018e0 <cliLineClean>:

void cliLineClean(cli_t *p_cli)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2200      	movs	r2, #0
 80018ec:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2
  p_cli->line.cursor  = 0;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 23f1 	strb.w	r2, [r3, #1009]	@ 0x3f1
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	223f      	movs	r2, #63	@ 0x3f
 80018fc:	f883 23f0 	strb.w	r2, [r3, #1008]	@ 0x3f0
  p_cli->line.buf[0]  = 0;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2200      	movs	r2, #0
 8001904:	f883 23b0 	strb.w	r2, [r3, #944]	@ 0x3b0
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <cliLineAdd>:

void cliLineAdd(cli_t *p_cli)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]

  p_cli->line_buf[p_cli->hist_line_last] = p_cli->line;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001922:	461a      	mov	r2, r3
 8001924:	6879      	ldr	r1, [r7, #4]
 8001926:	4613      	mov	r3, r2
 8001928:	015b      	lsls	r3, r3, #5
 800192a:	4413      	add	r3, r2
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	4413      	add	r3, r2
 8001930:	440b      	add	r3, r1
 8001932:	f503 72cc 	add.w	r2, r3, #408	@ 0x198
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4610      	mov	r0, r2
 800193a:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800193e:	2243      	movs	r2, #67	@ 0x43
 8001940:	4619      	mov	r1, r3
 8001942:	f00c ffea 	bl	800e91a <memcpy>

  if (p_cli->hist_line_count < CLI_LINE_HIS_MAX)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 800194c:	2b07      	cmp	r3, #7
 800194e:	d807      	bhi.n	8001960 <cliLineAdd+0x4c>
  {
    p_cli->hist_line_count++;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8001956:	3301      	adds	r3, #1
 8001958:	b2da      	uxtb	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
  }

  p_cli->hist_line_i    = p_cli->hist_line_last;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001966:	b25a      	sxtb	r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
  p_cli->hist_line_last = (p_cli->hist_line_last + 1) % CLI_LINE_HIS_MAX;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001974:	3301      	adds	r3, #1
 8001976:	425a      	negs	r2, r3
 8001978:	f003 0307 	and.w	r3, r3, #7
 800197c:	f002 0207 	and.w	r2, r2, #7
 8001980:	bf58      	it	pl
 8001982:	4253      	negpl	r3, r2
 8001984:	b2da      	uxtb	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
  p_cli->hist_line_new  = true;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2201      	movs	r2, #1
 8001990:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
}
 8001994:	bf00      	nop
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <cliLineChange>:

void cliLineChange(cli_t *p_cli, int8_t key_up)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	460b      	mov	r3, r1
 80019a6:	70fb      	strb	r3, [r7, #3]
  uint8_t change_i;


  if (p_cli->hist_line_count == 0)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d076      	beq.n	8001aa0 <cliLineChange+0x104>
  {
    return;
  }


  if (p_cli->line.cursor > 0)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f893 33f1 	ldrb.w	r3, [r3, #1009]	@ 0x3f1
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d008      	beq.n	80019ce <cliLineChange+0x32>
  {
    uartPrintf(p_cli->ch, "\x1B[%dD", p_cli->line.cursor);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	7818      	ldrb	r0, [r3, #0]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f893 33f1 	ldrb.w	r3, [r3, #1009]	@ 0x3f1
 80019c6:	461a      	mov	r2, r3
 80019c8:	4937      	ldr	r1, [pc, #220]	@ (8001aa8 <cliLineChange+0x10c>)
 80019ca:	f003 f851 	bl	8004a70 <uartPrintf>
  }
  if (p_cli->line.count > 0)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d008      	beq.n	80019ea <cliLineChange+0x4e>
  {
    uartPrintf(p_cli->ch, "\x1B[%dP", p_cli->line.count);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	7818      	ldrb	r0, [r3, #0]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
 80019e2:	461a      	mov	r2, r3
 80019e4:	4931      	ldr	r1, [pc, #196]	@ (8001aac <cliLineChange+0x110>)
 80019e6:	f003 f843 	bl	8004a70 <uartPrintf>
  }


  if (key_up == true)
 80019ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d125      	bne.n	8001a3e <cliLineChange+0xa2>
  {
    if (p_cli->hist_line_new == true)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d006      	beq.n	8001a0a <cliLineChange+0x6e>
    {
      p_cli->hist_line_i = p_cli->hist_line_last;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001a02:	b25a      	sxtb	r2, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    }
    p_cli->hist_line_i = (p_cli->hist_line_i + p_cli->hist_line_count - 1) % p_cli->hist_line_count;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 8001a10:	461a      	mov	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8001a18:	4413      	add	r3, r2
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	f892 2197 	ldrb.w	r2, [r2, #407]	@ 0x197
 8001a22:	fb93 f1f2 	sdiv	r1, r3, r2
 8001a26:	fb01 f202 	mul.w	r2, r1, r2
 8001a2a:	1a9b      	subs	r3, r3, r2
 8001a2c:	b25a      	sxtb	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    change_i = p_cli->hist_line_i;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 8001a3a:	73fb      	strb	r3, [r7, #15]
 8001a3c:	e013      	b.n	8001a66 <cliLineChange+0xca>
  }
  else
  {
    p_cli->hist_line_i = (p_cli->hist_line_i + 1) % p_cli->hist_line_count;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 8001a44:	3301      	adds	r3, #1
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	f892 2197 	ldrb.w	r2, [r2, #407]	@ 0x197
 8001a4c:	fb93 f1f2 	sdiv	r1, r3, r2
 8001a50:	fb01 f202 	mul.w	r2, r1, r2
 8001a54:	1a9b      	subs	r3, r3, r2
 8001a56:	b25a      	sxtb	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    change_i = p_cli->hist_line_i;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 8001a64:	73fb      	strb	r3, [r7, #15]
  }

  p_cli->line = p_cli->line_buf[change_i];
 8001a66:	7bfa      	ldrb	r2, [r7, #15]
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	015b      	lsls	r3, r3, #5
 8001a70:	4413      	add	r3, r2
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	4413      	add	r3, r2
 8001a76:	4403      	add	r3, r0
 8001a78:	f503 72cc 	add.w	r2, r3, #408	@ 0x198
 8001a7c:	f501 736c 	add.w	r3, r1, #944	@ 0x3b0
 8001a80:	4611      	mov	r1, r2
 8001a82:	2243      	movs	r2, #67	@ 0x43
 8001a84:	4618      	mov	r0, r3
 8001a86:	f00c ff48 	bl	800e91a <memcpy>
  p_cli->line.cursor = p_cli->line.count;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f893 23f2 	ldrb.w	r2, [r3, #1010]	@ 0x3f2
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f883 23f1 	strb.w	r2, [r3, #1009]	@ 0x3f1

  p_cli->hist_line_new = false;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
 8001a9e:	e000      	b.n	8001aa2 <cliLineChange+0x106>
    return;
 8001aa0:	bf00      	nop
}
 8001aa2:	3710      	adds	r7, #16
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	08011838 	.word	0x08011838
 8001aac:	08011848 	.word	0x08011848

08001ab0 <cliRunCmd>:

bool cliRunCmd(cli_t *p_cli)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	72fb      	strb	r3, [r7, #11]


  if (cliParseArgs(p_cli) == true)
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f000 f857 	bl	8001b70 <cliParseArgs>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d04b      	beq.n	8001b60 <cliRunCmd+0xb0>
  {
    cliPrintf("\r\n");
 8001ac8:	4828      	ldr	r0, [pc, #160]	@ (8001b6c <cliRunCmd+0xbc>)
 8001aca:	f000 f899 	bl	8001c00 <cliPrintf>

    cliToUpper(p_cli->argv[0]);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f000 f8b7 	bl	8001c48 <cliToUpper>

    p_cli->is_busy = true;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2201      	movs	r2, #1
 8001ade:	729a      	strb	r2, [r3, #10]
    for (int i=0; i<p_cli->cmd_count; i++)
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	e032      	b.n	8001b4c <cliRunCmd+0x9c>
    {
      if (strcmp(p_cli->argv[0], p_cli->cmd_list[i].cmd_str) == 0)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f8d3 0114 	ldr.w	r0, [r3, #276]	@ 0x114
 8001aec:	68fa      	ldr	r2, [r7, #12]
 8001aee:	4613      	mov	r3, r2
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	4413      	add	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	4413      	add	r3, r2
 8001afe:	4619      	mov	r1, r3
 8001b00:	f7fe fb8e 	bl	8000220 <strcmp>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d11d      	bne.n	8001b46 <cliRunCmd+0x96>
      {
        p_cli->cmd_args.argc =  p_cli->argc - 1;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f8b3 3112 	ldrh.w	r3, [r3, #274]	@ 0x112
 8001b10:	3b01      	subs	r3, #1
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f8a3 2678 	strh.w	r2, [r3, #1656]	@ 0x678
        p_cli->cmd_args.argv = &p_cli->argv[1];
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f503 728c 	add.w	r2, r3, #280	@ 0x118
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f8c3 267c 	str.w	r2, [r3, #1660]	@ 0x67c
        p_cli->cmd_list[i].cmd_func(&p_cli->cmd_args);
 8001b26:	6879      	ldr	r1, [r7, #4]
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	4413      	add	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	440b      	add	r3, r1
 8001b34:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	f502 62cf 	add.w	r2, r2, #1656	@ 0x678
 8001b40:	4610      	mov	r0, r2
 8001b42:	4798      	blx	r3
        break;
 8001b44:	e009      	b.n	8001b5a <cliRunCmd+0xaa>
    for (int i=0; i<p_cli->cmd_count; i++)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001b52:	461a      	mov	r2, r3
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	4293      	cmp	r3, r2
 8001b58:	dbc5      	blt.n	8001ae6 <cliRunCmd+0x36>
      }
    }
    p_cli->is_busy = false;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	729a      	strb	r2, [r3, #10]
  }

  return ret;
 8001b60:	7afb      	ldrb	r3, [r7, #11]
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3710      	adds	r7, #16
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	08011850 	.word	0x08011850

08001b70 <cliParseArgs>:

bool cliParseArgs(cli_t *p_cli)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b088      	sub	sp, #32
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	77fb      	strb	r3, [r7, #31]
  char *tok;
  char *next_ptr;
  uint16_t argc = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	82fb      	strh	r3, [r7, #22]
  static const char *delim = " \f\n\r\t\v";
  char *cmdline;
  char **argv;

  p_cli->argc = 0;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112

  cmdline = (char *)p_cli->line.buf;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 8001b8e:	613b      	str	r3, [r7, #16]
  argv    = p_cli->argv;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f503 738a 	add.w	r3, r3, #276	@ 0x114
 8001b96:	60fb      	str	r3, [r7, #12]

  argv[argc] = NULL;
 8001b98:	8afb      	ldrh	r3, [r7, #22]
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	68fa      	ldr	r2, [r7, #12]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]

  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8001ba4:	4b15      	ldr	r3, [pc, #84]	@ (8001bfc <cliParseArgs+0x8c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f107 0208 	add.w	r2, r7, #8
 8001bac:	4619      	mov	r1, r3
 8001bae:	6938      	ldr	r0, [r7, #16]
 8001bb0:	f00c fe30 	bl	800e814 <strtok_r>
 8001bb4:	61b8      	str	r0, [r7, #24]
 8001bb6:	e010      	b.n	8001bda <cliParseArgs+0x6a>
  {
    argv[argc++] = tok;
 8001bb8:	8afb      	ldrh	r3, [r7, #22]
 8001bba:	1c5a      	adds	r2, r3, #1
 8001bbc:	82fa      	strh	r2, [r7, #22]
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	68fa      	ldr	r2, [r7, #12]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	601a      	str	r2, [r3, #0]
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8001bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bfc <cliParseArgs+0x8c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f107 0208 	add.w	r2, r7, #8
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	2000      	movs	r0, #0
 8001bd4:	f00c fe1e 	bl	800e814 <strtok_r>
 8001bd8:	61b8      	str	r0, [r7, #24]
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d1eb      	bne.n	8001bb8 <cliParseArgs+0x48>
  }

  p_cli->argc = argc;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	8afa      	ldrh	r2, [r7, #22]
 8001be4:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112

  if (argc > 0)
 8001be8:	8afb      	ldrh	r3, [r7, #22]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <cliParseArgs+0x82>
  {
    ret = true;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 8001bf2:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3720      	adds	r7, #32
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000000 	.word	0x20000000

08001c00 <cliPrintf>:
  
  return ret;
}

void cliPrintf(const char *fmt, ...)
{
 8001c00:	b40f      	push	{r0, r1, r2, r3}
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b084      	sub	sp, #16
 8001c06:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 8001c08:	f107 031c 	add.w	r3, r7, #28
 8001c0c:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 8001c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c44 <cliPrintf+0x44>)
 8001c10:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f103 0011 	add.w	r0, r3, #17
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	69ba      	ldr	r2, [r7, #24]
 8001c1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c20:	f00c fda8 	bl	800e774 <vsniprintf>
 8001c24:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	7818      	ldrb	r0, [r3, #0]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	3311      	adds	r3, #17
 8001c2e:	68ba      	ldr	r2, [r7, #8]
 8001c30:	4619      	mov	r1, r3
 8001c32:	f002 fedd 	bl	80049f0 <uartWrite>
}
 8001c36:	bf00      	nop
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001c40:	b004      	add	sp, #16
 8001c42:	4770      	bx	lr
 8001c44:	20000aa8 	.word	0x20000aa8

08001c48 <cliToUpper>:
  
  uartWrite(p_cli->ch, &data, 1);
}

void cliToUpper(char *str)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8001c50:	2300      	movs	r3, #0
 8001c52:	81fb      	strh	r3, [r7, #14]
 8001c54:	e018      	b.n	8001c88 <cliToUpper+0x40>
  {
    str_ch = str[i];
 8001c56:	89fb      	ldrh	r3, [r7, #14]
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 8001c60:	7b7b      	ldrb	r3, [r7, #13]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d014      	beq.n	8001c90 <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 8001c66:	7b7b      	ldrb	r3, [r7, #13]
 8001c68:	2b60      	cmp	r3, #96	@ 0x60
 8001c6a:	d905      	bls.n	8001c78 <cliToUpper+0x30>
 8001c6c:	7b7b      	ldrb	r3, [r7, #13]
 8001c6e:	2b7a      	cmp	r3, #122	@ 0x7a
 8001c70:	d802      	bhi.n	8001c78 <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 8001c72:	7b7b      	ldrb	r3, [r7, #13]
 8001c74:	3b20      	subs	r3, #32
 8001c76:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 8001c78:	89fb      	ldrh	r3, [r7, #14]
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	7b7a      	ldrb	r2, [r7, #13]
 8001c80:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8001c82:	89fb      	ldrh	r3, [r7, #14]
 8001c84:	3301      	adds	r3, #1
 8001c86:	81fb      	strh	r3, [r7, #14]
 8001c88:	89fb      	ldrh	r3, [r7, #14]
 8001c8a:	2b0f      	cmp	r3, #15
 8001c8c:	d9e3      	bls.n	8001c56 <cliToUpper+0xe>
 8001c8e:	e000      	b.n	8001c92 <cliToUpper+0x4a>
      break;
 8001c90:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 8001c92:	89fb      	ldrh	r3, [r7, #14]
 8001c94:	2b10      	cmp	r3, #16
 8001c96:	d105      	bne.n	8001ca4 <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 8001c98:	89fb      	ldrh	r3, [r7, #14]
 8001c9a:	3b01      	subs	r3, #1
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	701a      	strb	r2, [r3, #0]
  }
}
 8001ca4:	bf00      	nop
 8001ca6:	3714      	adds	r7, #20
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001cfc <cliArgsGetData+0x4c>)
 8001cc0:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d301      	bcc.n	8001cd4 <cliArgsGetData+0x24>
  {
    return 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	e00e      	b.n	8001cf2 <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	f8d3 267c 	ldr.w	r2, [r3, #1660]	@ 0x67c
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	4413      	add	r3, r2
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f00b ff6c 	bl	800dbc4 <strtoul>
 8001cec:	4603      	mov	r3, r0
 8001cee:	60fb      	str	r3, [r7, #12]

  return ret;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000aa8 	.word	0x20000aa8

08001d00 <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4603      	mov	r3, r0
 8001d08:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 8001d0a:	f04f 0300 	mov.w	r3, #0
 8001d0e:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001d10:	4b10      	ldr	r3, [pc, #64]	@ (8001d54 <cliArgsGetFloat+0x54>)
 8001d12:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d302      	bcc.n	8001d28 <cliArgsGetFloat+0x28>
  {
    return 0;
 8001d22:	f04f 0300 	mov.w	r3, #0
 8001d26:	e00d      	b.n	8001d44 <cliArgsGetFloat+0x44>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	f8d3 267c 	ldr.w	r2, [r3, #1660]	@ 0x67c
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	4413      	add	r3, r2
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	2100      	movs	r1, #0
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f00b fe71 	bl	800da20 <strtof>
 8001d3e:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 8001d42:	68fb      	ldr	r3, [r7, #12]
}
 8001d44:	ee07 3a90 	vmov	s15, r3
 8001d48:	eeb0 0a67 	vmov.f32	s0, s15
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	20000aa8 	.word	0x20000aa8

08001d58 <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001d66:	4b0d      	ldr	r3, [pc, #52]	@ (8001d9c <cliArgsGetStr+0x44>)
 8001d68:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001d6a:	79fb      	ldrb	r3, [r7, #7]
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d301      	bcc.n	8001d7c <cliArgsGetStr+0x24>
  {
    return 0;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	e008      	b.n	8001d8e <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	f8d3 267c 	ldr.w	r2, [r3, #1660]	@ 0x67c
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	4413      	add	r3, r2
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	60fb      	str	r3, [r7, #12]

  return ret;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3714      	adds	r7, #20
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	20000aa8 	.word	0x20000aa8

08001da0 <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, const char *p_str)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	6039      	str	r1, [r7, #0]
 8001daa:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8001dac:	2300      	movs	r3, #0
 8001dae:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 8001db0:	4b0f      	ldr	r3, [pc, #60]	@ (8001df0 <cliArgsIsStr+0x50>)
 8001db2:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d301      	bcc.n	8001dc6 <cliArgsIsStr+0x26>
  {
    return 0;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	e010      	b.n	8001de8 <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	f8d3 267c 	ldr.w	r2, [r3, #1660]	@ 0x67c
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	4413      	add	r3, r2
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	6838      	ldr	r0, [r7, #0]
 8001dd8:	f7fe fa22 	bl	8000220 <strcmp>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d101      	bne.n	8001de6 <cliArgsIsStr+0x46>
  {
    ret = true;
 8001de2:	2301      	movs	r3, #1
 8001de4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3710      	adds	r7, #16
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20000aa8 	.word	0x20000aa8

08001df4 <cliKeepLoop>:

bool cliKeepLoop(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
  cli_t *p_cli = &cli_node;
 8001dfa:	4b08      	ldr	r3, [pc, #32]	@ (8001e1c <cliKeepLoop+0x28>)
 8001dfc:	607b      	str	r3, [r7, #4]


  if (uartAvailable(p_cli->ch) == 0)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f002 fd5a 	bl	80048bc <uartAvailable>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <cliKeepLoop+0x1e>
  {
    return true;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e000      	b.n	8001e14 <cliKeepLoop+0x20>
  }
  else
  {
    return false;
 8001e12:	2300      	movs	r3, #0
  }
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	20000aa8 	.word	0x20000aa8

08001e20 <cliAdd>:

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b086      	sub	sp, #24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  bool ret = true;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 8001e2e:	4b1f      	ldr	r3, [pc, #124]	@ (8001eac <cliAdd+0x8c>)
 8001e30:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001e38:	2b1f      	cmp	r3, #31
 8001e3a:	d901      	bls.n	8001e40 <cliAdd+0x20>
  {
    return false;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	e030      	b.n	8001ea2 <cliAdd+0x82>
  }

  index = p_cli->cmd_count;
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001e46:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 8001e48:	89fa      	ldrh	r2, [r7, #14]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	4413      	add	r3, r2
 8001e5a:	6879      	ldr	r1, [r7, #4]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f00c fd54 	bl	800e90a <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 8001e62:	89fa      	ldrh	r2, [r7, #14]
 8001e64:	6939      	ldr	r1, [r7, #16]
 8001e66:	4613      	mov	r3, r2
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	4413      	add	r3, r2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	440b      	add	r3, r1
 8001e70:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 8001e78:	89fa      	ldrh	r2, [r7, #14]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	4413      	add	r3, r2
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7ff fedc 	bl	8001c48 <cliToUpper>

  p_cli->cmd_count++;
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001e96:	3301      	adds	r3, #1
 8001e98:	b29a      	uxth	r2, r3
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	f8a3 23f4 	strh.w	r2, [r3, #1012]	@ 0x3f4

  return ret;
 8001ea0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3718      	adds	r7, #24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000aa8 	.word	0x20000aa8

08001eb0 <cliShowList>:

void cliShowList(cli_args_t *args)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  cli_t *p_cli = &cli_node;
 8001eb8:	4b15      	ldr	r3, [pc, #84]	@ (8001f10 <cliShowList+0x60>)
 8001eba:	60bb      	str	r3, [r7, #8]
  (void)args;

  cliPrintf("\r\n");
 8001ebc:	4815      	ldr	r0, [pc, #84]	@ (8001f14 <cliShowList+0x64>)
 8001ebe:	f7ff fe9f 	bl	8001c00 <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 8001ec2:	4815      	ldr	r0, [pc, #84]	@ (8001f18 <cliShowList+0x68>)
 8001ec4:	f7ff fe9c 	bl	8001c00 <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 8001ec8:	2300      	movs	r3, #0
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	e011      	b.n	8001ef2 <cliShowList+0x42>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	4413      	add	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 8001edc:	68ba      	ldr	r2, [r7, #8]
 8001ede:	4413      	add	r3, r2
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff fe8d 	bl	8001c00 <cliPrintf>
    cliPrintf("\r\n");
 8001ee6:	480b      	ldr	r0, [pc, #44]	@ (8001f14 <cliShowList+0x64>)
 8001ee8:	f7ff fe8a 	bl	8001c00 <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	60fb      	str	r3, [r7, #12]
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001ef8:	461a      	mov	r2, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	4293      	cmp	r3, r2
 8001efe:	dbe6      	blt.n	8001ece <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 8001f00:	4806      	ldr	r0, [pc, #24]	@ (8001f1c <cliShowList+0x6c>)
 8001f02:	f7ff fe7d 	bl	8001c00 <cliPrintf>
}
 8001f06:	bf00      	nop
 8001f08:	3710      	adds	r7, #16
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000aa8 	.word	0x20000aa8
 8001f14:	08011850 	.word	0x08011850
 8001f18:	08011854 	.word	0x08011854
 8001f1c:	08011874 	.word	0x08011874

08001f20 <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b08c      	sub	sp, #48	@ 0x30
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 8001f28:	2310      	movs	r3, #16
 8001f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	881b      	ldrh	r3, [r3, #0]
 8001f30:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	881b      	ldrh	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d103      	bne.n	8001f48 <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 8001f40:	4842      	ldr	r0, [pc, #264]	@ (800204c <cliMemoryDump+0x12c>)
 8001f42:	f7ff fe5d 	bl	8001c00 <cliPrintf>
 8001f46:	e07d      	b.n	8002044 <cliMemoryDump+0x124>
    return;
  }

  if(argc > 1)
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	dd09      	ble.n	8001f62 <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	3304      	adds	r3, #4
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2200      	movs	r2, #0
 8001f56:	2100      	movs	r1, #0
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f00b fe33 	bl	800dbc4 <strtoul>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	62bb      	str	r3, [r7, #40]	@ 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2200      	movs	r2, #0
 8001f68:	2100      	movs	r1, #0
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f00b fe2a 	bl	800dbc4 <strtoul>
 8001f70:	4603      	mov	r3, r0
 8001f72:	627b      	str	r3, [r7, #36]	@ 0x24
  ascptr = (unsigned int *)addr;
 8001f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f76:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 8001f78:	4835      	ldr	r0, [pc, #212]	@ (8002050 <cliMemoryDump+0x130>)
 8001f7a:	f7ff fe41 	bl	8001c00 <cliPrintf>
  for (idx = 0; idx<size; idx++)
 8001f7e:	2300      	movs	r3, #0
 8001f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f82:	e05b      	b.n	800203c <cliMemoryDump+0x11c>
  {
    if((idx%4) == 0)
 8001f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f86:	f003 0303 	and.w	r3, r3, #3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d104      	bne.n	8001f98 <cliMemoryDump+0x78>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f90:	4619      	mov	r1, r3
 8001f92:	4830      	ldr	r0, [pc, #192]	@ (8002054 <cliMemoryDump+0x134>)
 8001f94:	f7ff fe34 	bl	8001c00 <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 8001f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	482e      	ldr	r0, [pc, #184]	@ (8002058 <cliMemoryDump+0x138>)
 8001fa0:	f7ff fe2e 	bl	8001c00 <cliPrintf>

    if ((idx%4) == 3)
 8001fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fa6:	425a      	negs	r2, r3
 8001fa8:	f003 0303 	and.w	r3, r3, #3
 8001fac:	f002 0203 	and.w	r2, r2, #3
 8001fb0:	bf58      	it	pl
 8001fb2:	4253      	negpl	r3, r2
 8001fb4:	2b03      	cmp	r3, #3
 8001fb6:	d13b      	bne.n	8002030 <cliMemoryDump+0x110>
    {
      cliPrintf ("  |");
 8001fb8:	4828      	ldr	r0, [pc, #160]	@ (800205c <cliMemoryDump+0x13c>)
 8001fba:	f7ff fe21 	bl	8001c00 <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	623b      	str	r3, [r7, #32]
 8001fc2:	e02c      	b.n	800201e <cliMemoryDump+0xfe>
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 8001fca:	2300      	movs	r3, #0
 8001fcc:	61fb      	str	r3, [r7, #28]
 8001fce:	e01d      	b.n	800200c <cliMemoryDump+0xec>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 8001fd0:	f107 020c 	add.w	r2, r7, #12
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	2b1f      	cmp	r3, #31
 8001fdc:	d910      	bls.n	8002000 <cliMemoryDump+0xe0>
 8001fde:	f107 020c 	add.w	r2, r7, #12
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b7e      	cmp	r3, #126	@ 0x7e
 8001fea:	d809      	bhi.n	8002000 <cliMemoryDump+0xe0>
          {
            cliPrintf("%c", asc[i]);
 8001fec:	f107 020c 	add.w	r2, r7, #12
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4819      	ldr	r0, [pc, #100]	@ (8002060 <cliMemoryDump+0x140>)
 8001ffa:	f7ff fe01 	bl	8001c00 <cliPrintf>
 8001ffe:	e002      	b.n	8002006 <cliMemoryDump+0xe6>
          }
          else
          {
            cliPrintf(".");
 8002000:	4818      	ldr	r0, [pc, #96]	@ (8002064 <cliMemoryDump+0x144>)
 8002002:	f7ff fdfd 	bl	8001c00 <cliPrintf>
        for (i=0;i<4;i++)
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	3301      	adds	r3, #1
 800200a:	61fb      	str	r3, [r7, #28]
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	2b03      	cmp	r3, #3
 8002010:	ddde      	ble.n	8001fd0 <cliMemoryDump+0xb0>
          }
        }
        ascptr+=1;
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	3304      	adds	r3, #4
 8002016:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 8002018:	6a3b      	ldr	r3, [r7, #32]
 800201a:	3301      	adds	r3, #1
 800201c:	623b      	str	r3, [r7, #32]
 800201e:	6a3b      	ldr	r3, [r7, #32]
 8002020:	2b03      	cmp	r3, #3
 8002022:	ddcf      	ble.n	8001fc4 <cliMemoryDump+0xa4>
      }
      cliPrintf("|\n   ");
 8002024:	4810      	ldr	r0, [pc, #64]	@ (8002068 <cliMemoryDump+0x148>)
 8002026:	f7ff fdeb 	bl	8001c00 <cliPrintf>
      delay(1);
 800202a:	2001      	movs	r0, #1
 800202c:	f000 f928 	bl	8002280 <delay>
    }
    addr++;
 8002030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002032:	3304      	adds	r3, #4
 8002034:	627b      	str	r3, [r7, #36]	@ 0x24
  for (idx = 0; idx<size; idx++)
 8002036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002038:	3301      	adds	r3, #1
 800203a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800203c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800203e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002040:	429a      	cmp	r2, r3
 8002042:	db9f      	blt.n	8001f84 <cliMemoryDump+0x64>
  }
}
 8002044:	3730      	adds	r7, #48	@ 0x30
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	08011894 	.word	0x08011894
 8002050:	080118a8 	.word	0x080118a8
 8002054:	080118b0 	.word	0x080118b0
 8002058:	080118bc 	.word	0x080118bc
 800205c:	080118c4 	.word	0x080118c4
 8002060:	080118c8 	.word	0x080118c8
 8002064:	080118cc 	.word	0x080118cc
 8002068:	080118d0 	.word	0x080118d0

0800206c <cliMoveUp>:
    cliPrintf("\033[?25h");
  }
}

void cliMoveUp(uint8_t y)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	71fb      	strb	r3, [r7, #7]
  cliPrintf("\x1B[%dA", y);
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	4619      	mov	r1, r3
 800207a:	4803      	ldr	r0, [pc, #12]	@ (8002088 <cliMoveUp+0x1c>)
 800207c:	f7ff fdc0 	bl	8001c00 <cliPrintf>
}
 8002080:	bf00      	nop
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	080118e8 	.word	0x080118e8

0800208c <cliMoveDown>:

void cliMoveDown(uint8_t y)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	71fb      	strb	r3, [r7, #7]
  cliPrintf("\x1B[%dB", y);
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	4619      	mov	r1, r3
 800209a:	4803      	ldr	r0, [pc, #12]	@ (80020a8 <cliMoveDown+0x1c>)
 800209c:	f7ff fdb0 	bl	8001c00 <cliPrintf>
}
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	080118f0 	.word	0x080118f0

080020ac <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b087      	sub	sp, #28
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80020b8:	2301      	movs	r3, #1
 80020ba:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2200      	movs	r2, #0
 80020c6:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	609a      	str	r2, [r3, #8]
  p_node->size  = 1;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2201      	movs	r2, #1
 80020d2:	60da      	str	r2, [r3, #12]
  p_node->p_buf = p_buf;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	68ba      	ldr	r2, [r7, #8]
 80020d8:	611a      	str	r2, [r3, #16]

  return ret;
 80020da:	7dfb      	ldrb	r3, [r7, #23]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	371c      	adds	r7, #28
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <qbufferRead>:

  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b089      	sub	sp, #36	@ 0x24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80020f4:	2301      	movs	r3, #1
 80020f6:	77fb      	strb	r3, [r7, #31]


  for (int i=0; i<(int)length; i++)
 80020f8:	2300      	movs	r3, #0
 80020fa:	61bb      	str	r3, [r7, #24]
 80020fc:	e042      	b.n	8002184 <qbufferRead+0x9c>
  {
    if (p_node->p_buf != NULL && p_data != NULL)
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d025      	beq.n	8002152 <qbufferRead+0x6a>
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d022      	beq.n	8002152 <qbufferRead+0x6a>
    {
      uint8_t *p_buf;

      p_buf = &p_node->p_buf[p_node->out*p_node->size];
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	691a      	ldr	r2, [r3, #16]
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	68f9      	ldr	r1, [r7, #12]
 8002116:	68c9      	ldr	r1, [r1, #12]
 8002118:	fb01 f303 	mul.w	r3, r1, r3
 800211c:	4413      	add	r3, r2
 800211e:	613b      	str	r3, [r7, #16]
      for (int j=0; j<(int)p_node->size; j++)
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]
 8002124:	e00a      	b.n	800213c <qbufferRead+0x54>
      {
        p_data[j] = p_buf[j];
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	441a      	add	r2, r3
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	68b9      	ldr	r1, [r7, #8]
 8002130:	440b      	add	r3, r1
 8002132:	7812      	ldrb	r2, [r2, #0]
 8002134:	701a      	strb	r2, [r3, #0]
      for (int j=0; j<(int)p_node->size; j++)
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	3301      	adds	r3, #1
 800213a:	617b      	str	r3, [r7, #20]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	461a      	mov	r2, r3
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	4293      	cmp	r3, r2
 8002146:	dbee      	blt.n	8002126 <qbufferRead+0x3e>
      }

      p_data += p_node->size;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	68ba      	ldr	r2, [r7, #8]
 800214e:	4413      	add	r3, r2
 8002150:	60bb      	str	r3, [r7, #8]
    }

    if (p_node->out != p_node->in)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	429a      	cmp	r2, r3
 800215c:	d00c      	beq.n	8002178 <qbufferRead+0x90>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	3301      	adds	r3, #1
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	6892      	ldr	r2, [r2, #8]
 8002168:	fbb3 f1f2 	udiv	r1, r3, r2
 800216c:	fb01 f202 	mul.w	r2, r1, r2
 8002170:	1a9a      	subs	r2, r3, r2
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	605a      	str	r2, [r3, #4]
 8002176:	e002      	b.n	800217e <qbufferRead+0x96>
    }
    else
    {
      ret = false;
 8002178:	2300      	movs	r3, #0
 800217a:	77fb      	strb	r3, [r7, #31]
      break;
 800217c:	e006      	b.n	800218c <qbufferRead+0xa4>
  for (int i=0; i<(int)length; i++)
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	3301      	adds	r3, #1
 8002182:	61bb      	str	r3, [r7, #24]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	429a      	cmp	r2, r3
 800218a:	dbb8      	blt.n	80020fe <qbufferRead+0x16>
    }
  }

  return ret;
 800218c:	7ffb      	ldrb	r3, [r7, #31]
}
 800218e:	4618      	mov	r0, r3
 8002190:	3724      	adds	r7, #36	@ 0x24
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr

0800219a <qbufferAvailable>:
  return &p_node->p_buf[p_node->out*p_node->size];
}


uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 800219a:	b480      	push	{r7}
 800219c:	b085      	sub	sp, #20
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
  uint32_t ret;


  ret = (p_node->len + p_node->in - p_node->out) % p_node->len;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	689a      	ldr	r2, [r3, #8]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	441a      	add	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	6892      	ldr	r2, [r2, #8]
 80021b6:	fbb3 f1f2 	udiv	r1, r3, r2
 80021ba:	fb01 f202 	mul.w	r2, r1, r2
 80021be:	1a9b      	subs	r3, r3, r2
 80021c0:	60fb      	str	r3, [r7, #12]

  return ret;
 80021c2:	68fb      	ldr	r3, [r7, #12]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3714      	adds	r7, #20
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <hwInit>:
 */

#include "hw.h"

bool hwInit(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
  //   
  cliInit();
 80021d6:	f7fe ffb3 	bl	8001140 <cliInit>
  logInit();
 80021da:	f001 fe53 	bl	8003e84 <logInit>
  ledInit();
 80021de:	f001 fdff 	bl	8003de0 <ledInit>
  i2cInit();
 80021e2:	f000 fec5 	bl	8002f70 <i2cInit>
  uartInit();
 80021e6:	f002 f94f 	bl	8004488 <uartInit>
  gpioInit();
 80021ea:	f000 fcb3 	bl	8002b54 <gpioInit>
  buttonInit();
 80021ee:	f000 f8ad 	bl	800234c <buttonInit>

  // pwmInit();
  // motorInit();
  // encoderInit();

  for (int i=0; i<HW_UART_MAX_CH; i++)
 80021f2:	2300      	movs	r3, #0
 80021f4:	607b      	str	r3, [r7, #4]
 80021f6:	e009      	b.n	800220c <hwInit+0x3c>
  {
   uartOpen(i, 115200);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8002200:	4618      	mov	r0, r3
 8002202:	f002 f98f 	bl	8004524 <uartOpen>
  for (int i=0; i<HW_UART_MAX_CH; i++)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3301      	adds	r3, #1
 800220a:	607b      	str	r3, [r7, #4]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2b01      	cmp	r3, #1
 8002210:	ddf2      	ble.n	80021f8 <hwInit+0x28>
  }

  logOpen(HW_UART_CH_DEBUG, 115200);
 8002212:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8002216:	2000      	movs	r0, #0
 8002218:	f001 fe84 	bl	8003f24 <logOpen>
  logPrintf("\r\n[ Firmware Begin... ]\r\n");
 800221c:	4810      	ldr	r0, [pc, #64]	@ (8002260 <hwInit+0x90>)
 800221e:	f001 ff03 	bl	8004028 <logPrintf>
  logPrintf("Booting..Name \t\t: %s\r\n", _DEF_BOARD_NAME);
 8002222:	4910      	ldr	r1, [pc, #64]	@ (8002264 <hwInit+0x94>)
 8002224:	4810      	ldr	r0, [pc, #64]	@ (8002268 <hwInit+0x98>)
 8002226:	f001 feff 	bl	8004028 <logPrintf>
  logPrintf("Booting..Ver  \t\t: %s\r\n", _DEF_FIRMWATRE_VERSION);
 800222a:	4910      	ldr	r1, [pc, #64]	@ (800226c <hwInit+0x9c>)
 800222c:	4810      	ldr	r0, [pc, #64]	@ (8002270 <hwInit+0xa0>)
 800222e:	f001 fefb 	bl	8004028 <logPrintf>
  logPrintf("Booting..Clock\t\t: %d Mhz\r\n",
            (int)HAL_RCC_GetSysClockFreq()/1000000);
 8002232:	f008 f87f 	bl	800a334 <HAL_RCC_GetSysClockFreq>
 8002236:	4603      	mov	r3, r0
  logPrintf("Booting..Clock\t\t: %d Mhz\r\n",
 8002238:	4a0e      	ldr	r2, [pc, #56]	@ (8002274 <hwInit+0xa4>)
 800223a:	fb82 1203 	smull	r1, r2, r2, r3
 800223e:	1492      	asrs	r2, r2, #18
 8002240:	17db      	asrs	r3, r3, #31
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	4619      	mov	r1, r3
 8002246:	480c      	ldr	r0, [pc, #48]	@ (8002278 <hwInit+0xa8>)
 8002248:	f001 feee 	bl	8004028 <logPrintf>
  logPrintf("\n");
 800224c:	480b      	ldr	r0, [pc, #44]	@ (800227c <hwInit+0xac>)
 800224e:	f001 feeb 	bl	8004028 <logPrintf>

  imuInit();
 8002252:	f001 fa3d 	bl	80036d0 <imuInit>
  // ps2Init();

  return true;
 8002256:	2301      	movs	r3, #1
}
 8002258:	4618      	mov	r0, r3
 800225a:	3708      	adds	r7, #8
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	08011900 	.word	0x08011900
 8002264:	0801191c 	.word	0x0801191c
 8002268:	08011930 	.word	0x08011930
 800226c:	08011948 	.word	0x08011948
 8002270:	08011954 	.word	0x08011954
 8002274:	431bde83 	.word	0x431bde83
 8002278:	0801196c 	.word	0x0801196c
 800227c:	08011988 	.word	0x08011988

08002280 <delay>:
{
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}

void delay(uint32_t ms)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f005 fdc1 	bl	8007e10 <HAL_Delay>
}
 800228e:	bf00      	nop
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <delayUs>:

void delayUs(uint32_t us) 
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b084      	sub	sp, #16
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
    uint32_t startTick = micros();
 800229e:	f000 f817 	bl	80022d0 <micros>
 80022a2:	60f8      	str	r0, [r7, #12]
    while ((micros() - startTick) < us);
 80022a4:	bf00      	nop
 80022a6:	f000 f813 	bl	80022d0 <micros>
 80022aa:	4602      	mov	r2, r0
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d8f7      	bhi.n	80022a6 <delayUs+0x10>
}
 80022b6:	bf00      	nop
 80022b8:	bf00      	nop
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <millis>:

uint32_t millis(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80022c4:	f005 fd98 	bl	8007df8 <HAL_GetTick>
 80022c8:	4603      	mov	r3, r0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	bd80      	pop	{r7, pc}
	...

080022d0 <micros>:

uint32_t micros(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af00      	add	r7, sp, #0
  uint32_t       m0  = millis();
 80022d6:	f7ff fff3 	bl	80022c0 <millis>
 80022da:	6178      	str	r0, [r7, #20]
  __IO uint32_t  u0  = SysTick->VAL;
 80022dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002348 <micros+0x78>)
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	60bb      	str	r3, [r7, #8]
  uint32_t       m1  = millis();
 80022e2:	f7ff ffed 	bl	80022c0 <millis>
 80022e6:	6138      	str	r0, [r7, #16]
  __IO uint32_t  u1  = SysTick->VAL;
 80022e8:	4b17      	ldr	r3, [pc, #92]	@ (8002348 <micros+0x78>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	607b      	str	r3, [r7, #4]
  const uint32_t tms = SysTick->LOAD + 1;
 80022ee:	4b16      	ldr	r3, [pc, #88]	@ (8002348 <micros+0x78>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	3301      	adds	r3, #1
 80022f4:	60fb      	str	r3, [r7, #12]

  if (m1 != m0)
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d010      	beq.n	8002320 <micros+0x50>
  {
    return (m1 * 1000 + ((tms - u1) * 1000) / tms);
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002304:	fb03 f202 	mul.w	r2, r3, r2
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	68f9      	ldr	r1, [r7, #12]
 800230c:	1acb      	subs	r3, r1, r3
 800230e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002312:	fb03 f101 	mul.w	r1, r3, r1
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	fbb1 f3f3 	udiv	r3, r1, r3
 800231c:	4413      	add	r3, r2
 800231e:	e00f      	b.n	8002340 <micros+0x70>
  }
  else
  {
    return (m0 * 1000 + ((tms - u0) * 1000) / tms);
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002326:	fb03 f202 	mul.w	r2, r3, r2
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	68f9      	ldr	r1, [r7, #12]
 800232e:	1acb      	subs	r3, r1, r3
 8002330:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002334:	fb03 f101 	mul.w	r1, r3, r1
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	fbb1 f3f3 	udiv	r3, r1, r3
 800233e:	4413      	add	r3, r2
  }
}
 8002340:	4618      	mov	r0, r3
 8002342:	3718      	adds	r7, #24
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	e000e010 	.word	0xe000e010

0800234c <buttonInit>:
static uint8_t event_level = 5;
static button_event_t *event_tbl[BUTTON_EVENT_MAX];


bool buttonInit(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b086      	sub	sp, #24
 8002350:	af02      	add	r7, sp, #8
  bool ret = true;
 8002352:	2301      	movs	r3, #1
 8002354:	71fb      	strb	r3, [r7, #7]

  for (int i=0; i<BUTTON_MAX_CH; i++)
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	e052      	b.n	8002402 <buttonInit+0xb6>
  {
    button_tbl[i].pressed_cnt    = 0;
 800235c:	4a43      	ldr	r2, [pc, #268]	@ (800246c <buttonInit+0x120>)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	212c      	movs	r1, #44	@ 0x2c
 8002362:	fb01 f303 	mul.w	r3, r1, r3
 8002366:	4413      	add	r3, r2
 8002368:	3302      	adds	r3, #2
 800236a:	2200      	movs	r2, #0
 800236c:	801a      	strh	r2, [r3, #0]
    button_tbl[i].pressed        = 0;
 800236e:	4a3f      	ldr	r2, [pc, #252]	@ (800246c <buttonInit+0x120>)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	212c      	movs	r1, #44	@ 0x2c
 8002374:	fb01 f303 	mul.w	r3, r1, r3
 8002378:	4413      	add	r3, r2
 800237a:	2200      	movs	r2, #0
 800237c:	701a      	strb	r2, [r3, #0]
    button_tbl[i].released       = 0;
 800237e:	4a3b      	ldr	r2, [pc, #236]	@ (800246c <buttonInit+0x120>)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	212c      	movs	r1, #44	@ 0x2c
 8002384:	fb01 f303 	mul.w	r3, r1, r3
 8002388:	4413      	add	r3, r2
 800238a:	330c      	adds	r3, #12
 800238c:	2200      	movs	r2, #0
 800238e:	701a      	strb	r2, [r3, #0]
    button_tbl[i].released_event = 0;
 8002390:	4a36      	ldr	r2, [pc, #216]	@ (800246c <buttonInit+0x120>)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	212c      	movs	r1, #44	@ 0x2c
 8002396:	fb01 f303 	mul.w	r3, r1, r3
 800239a:	4413      	add	r3, r2
 800239c:	330d      	adds	r3, #13
 800239e:	2200      	movs	r2, #0
 80023a0:	701a      	strb	r2, [r3, #0]

    button_tbl[i].repeat_cnt         = 0;
 80023a2:	4a32      	ldr	r2, [pc, #200]	@ (800246c <buttonInit+0x120>)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	212c      	movs	r1, #44	@ 0x2c
 80023a8:	fb01 f303 	mul.w	r3, r1, r3
 80023ac:	4413      	add	r3, r2
 80023ae:	331c      	adds	r3, #28
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
    button_tbl[i].repeat_time_detect = 60;
 80023b4:	4a2d      	ldr	r2, [pc, #180]	@ (800246c <buttonInit+0x120>)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	212c      	movs	r1, #44	@ 0x2c
 80023ba:	fb01 f303 	mul.w	r3, r1, r3
 80023be:	4413      	add	r3, r2
 80023c0:	3320      	adds	r3, #32
 80023c2:	223c      	movs	r2, #60	@ 0x3c
 80023c4:	601a      	str	r2, [r3, #0]
    button_tbl[i].repeat_time_delay  = 250;
 80023c6:	4a29      	ldr	r2, [pc, #164]	@ (800246c <buttonInit+0x120>)
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	212c      	movs	r1, #44	@ 0x2c
 80023cc:	fb01 f303 	mul.w	r3, r1, r3
 80023d0:	4413      	add	r3, r2
 80023d2:	3324      	adds	r3, #36	@ 0x24
 80023d4:	22fa      	movs	r2, #250	@ 0xfa
 80023d6:	601a      	str	r2, [r3, #0]
    button_tbl[i].repeat_time        = 200;
 80023d8:	4a24      	ldr	r2, [pc, #144]	@ (800246c <buttonInit+0x120>)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	212c      	movs	r1, #44	@ 0x2c
 80023de:	fb01 f303 	mul.w	r3, r1, r3
 80023e2:	4413      	add	r3, r2
 80023e4:	3328      	adds	r3, #40	@ 0x28
 80023e6:	22c8      	movs	r2, #200	@ 0xc8
 80023e8:	601a      	str	r2, [r3, #0]

    button_tbl[i].repeat_update = false;
 80023ea:	4a20      	ldr	r2, [pc, #128]	@ (800246c <buttonInit+0x120>)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	212c      	movs	r1, #44	@ 0x2c
 80023f0:	fb01 f303 	mul.w	r3, r1, r3
 80023f4:	4413      	add	r3, r2
 80023f6:	3318      	adds	r3, #24
 80023f8:	2200      	movs	r2, #0
 80023fa:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<BUTTON_MAX_CH; i++)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	3301      	adds	r3, #1
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2b00      	cmp	r3, #0
 8002406:	dda9      	ble.n	800235c <buttonInit+0x10>
  }

  for (int i=0; i<BUTTON_EVENT_MAX; i++)
 8002408:	2300      	movs	r3, #0
 800240a:	60bb      	str	r3, [r7, #8]
 800240c:	e007      	b.n	800241e <buttonInit+0xd2>
  {
    event_tbl[i] = NULL;
 800240e:	4a18      	ldr	r2, [pc, #96]	@ (8002470 <buttonInit+0x124>)
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	2100      	movs	r1, #0
 8002414:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (int i=0; i<BUTTON_EVENT_MAX; i++)
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	3301      	adds	r3, #1
 800241c:	60bb      	str	r3, [r7, #8]
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	2b07      	cmp	r3, #7
 8002422:	ddf4      	ble.n	800240e <buttonInit+0xc2>
  }

  swtimer_handle_t timer_ch;
  timer_ch = swtimerGetHandle();
 8002424:	f002 f810 	bl	8004448 <swtimerGetHandle>
 8002428:	4603      	mov	r3, r0
 800242a:	80bb      	strh	r3, [r7, #4]
  if (timer_ch >= 0)
 800242c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002430:	2b00      	cmp	r3, #0
 8002432:	db0e      	blt.n	8002452 <buttonInit+0x106>
  {
    swtimerSet(timer_ch, 10, LOOP_TIME, buttonISR, NULL);
 8002434:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8002438:	2300      	movs	r3, #0
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	4b0d      	ldr	r3, [pc, #52]	@ (8002474 <buttonInit+0x128>)
 800243e:	2202      	movs	r2, #2
 8002440:	210a      	movs	r1, #10
 8002442:	f001 ff83 	bl	800434c <swtimerSet>
    swtimerStart(timer_ch);
 8002446:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800244a:	4618      	mov	r0, r3
 800244c:	f001 ffcc 	bl	80043e8 <swtimerStart>
 8002450:	e002      	b.n	8002458 <buttonInit+0x10c>
  }
  else
  {
    logPrintf("[NG] buttonInit()\n     swtimerGetHandle()\n");
 8002452:	4809      	ldr	r0, [pc, #36]	@ (8002478 <buttonInit+0x12c>)
 8002454:	f001 fde8 	bl	8004028 <logPrintf>
  }

#ifdef _USE_HW_CLI
  cliAdd("button", cliButton);
 8002458:	4908      	ldr	r1, [pc, #32]	@ (800247c <buttonInit+0x130>)
 800245a:	4809      	ldr	r0, [pc, #36]	@ (8002480 <buttonInit+0x134>)
 800245c:	f7ff fce0 	bl	8001e20 <cliAdd>
#endif

  return ret;
 8002460:	79fb      	ldrb	r3, [r7, #7]
}
 8002462:	4618      	mov	r0, r3
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	20001138 	.word	0x20001138
 8002470:	20001168 	.word	0x20001168
 8002474:	08002485 	.word	0x08002485
 8002478:	08011990 	.word	0x08011990
 800247c:	080028a9 	.word	0x080028a9
 8002480:	080119bc 	.word	0x080119bc

08002484 <buttonISR>:
  }
  return ret;
}

void buttonISR(void *arg)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b088      	sub	sp, #32
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  uint32_t repeat_time;

  for (int i=0; i<BUTTON_MAX_CH; i++)
 800248c:	2300      	movs	r3, #0
 800248e:	61bb      	str	r3, [r7, #24]
 8002490:	e18c      	b.n	80027ac <buttonISR+0x328>
  {
    if (buttonGetPin(i) == true)
 8002492:	69bb      	ldr	r3, [r7, #24]
 8002494:	b2db      	uxtb	r3, r3
 8002496:	4618      	mov	r0, r3
 8002498:	f000 f996 	bl	80027c8 <buttonGetPin>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f000 8103 	beq.w	80026aa <buttonISR+0x226>
    {
      if (button_tbl[i].pressed == false)
 80024a4:	4a9d      	ldr	r2, [pc, #628]	@ (800271c <buttonISR+0x298>)
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	212c      	movs	r1, #44	@ 0x2c
 80024aa:	fb01 f303 	mul.w	r3, r1, r3
 80024ae:	4413      	add	r3, r2
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	f083 0301 	eor.w	r3, r3, #1
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d03b      	beq.n	8002534 <buttonISR+0xb0>
      {
        button_tbl[i].pressed_event = true;
 80024bc:	4a97      	ldr	r2, [pc, #604]	@ (800271c <buttonISR+0x298>)
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	212c      	movs	r1, #44	@ 0x2c
 80024c2:	fb01 f303 	mul.w	r3, r1, r3
 80024c6:	4413      	add	r3, r2
 80024c8:	3301      	adds	r3, #1
 80024ca:	2201      	movs	r2, #1
 80024cc:	701a      	strb	r2, [r3, #0]
        button_tbl[i].pressed_start_time = millis();
 80024ce:	f7ff fef7 	bl	80022c0 <millis>
 80024d2:	4602      	mov	r2, r0
 80024d4:	4991      	ldr	r1, [pc, #580]	@ (800271c <buttonISR+0x298>)
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	202c      	movs	r0, #44	@ 0x2c
 80024da:	fb00 f303 	mul.w	r3, r0, r3
 80024de:	440b      	add	r3, r1
 80024e0:	3304      	adds	r3, #4
 80024e2:	601a      	str	r2, [r3, #0]

        for (int e_i=0; e_i<event_cnt; e_i++)
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]
 80024e8:	e01e      	b.n	8002528 <buttonISR+0xa4>
        {
          if (event_tbl[e_i]->level <= event_level)
 80024ea:	4a8d      	ldr	r2, [pc, #564]	@ (8002720 <buttonISR+0x29c>)
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024f2:	785a      	ldrb	r2, [r3, #1]
 80024f4:	4b8b      	ldr	r3, [pc, #556]	@ (8002724 <buttonISR+0x2a0>)
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d809      	bhi.n	8002510 <buttonISR+0x8c>
            event_tbl[e_i]->pressed_event[i] = true;
 80024fc:	4a88      	ldr	r2, [pc, #544]	@ (8002720 <buttonISR+0x29c>)
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	4413      	add	r3, r2
 8002508:	3303      	adds	r3, #3
 800250a:	2201      	movs	r2, #1
 800250c:	701a      	strb	r2, [r3, #0]
 800250e:	e008      	b.n	8002522 <buttonISR+0x9e>
          else
            event_tbl[e_i]->pressed_event[i] = false;
 8002510:	4a83      	ldr	r2, [pc, #524]	@ (8002720 <buttonISR+0x29c>)
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	4413      	add	r3, r2
 800251c:	3303      	adds	r3, #3
 800251e:	2200      	movs	r2, #0
 8002520:	701a      	strb	r2, [r3, #0]
        for (int e_i=0; e_i<event_cnt; e_i++)
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	3301      	adds	r3, #1
 8002526:	617b      	str	r3, [r7, #20]
 8002528:	4b7f      	ldr	r3, [pc, #508]	@ (8002728 <buttonISR+0x2a4>)
 800252a:	881b      	ldrh	r3, [r3, #0]
 800252c:	461a      	mov	r2, r3
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	4293      	cmp	r3, r2
 8002532:	dbda      	blt.n	80024ea <buttonISR+0x66>
        }
      }

      button_tbl[i].pressed = true;
 8002534:	4a79      	ldr	r2, [pc, #484]	@ (800271c <buttonISR+0x298>)
 8002536:	69bb      	ldr	r3, [r7, #24]
 8002538:	212c      	movs	r1, #44	@ 0x2c
 800253a:	fb01 f303 	mul.w	r3, r1, r3
 800253e:	4413      	add	r3, r2
 8002540:	2201      	movs	r2, #1
 8002542:	701a      	strb	r2, [r3, #0]
      button_tbl[i].pressed_cnt++;
 8002544:	4a75      	ldr	r2, [pc, #468]	@ (800271c <buttonISR+0x298>)
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	212c      	movs	r1, #44	@ 0x2c
 800254a:	fb01 f303 	mul.w	r3, r1, r3
 800254e:	4413      	add	r3, r2
 8002550:	3302      	adds	r3, #2
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	3301      	adds	r3, #1
 8002556:	b298      	uxth	r0, r3
 8002558:	4a70      	ldr	r2, [pc, #448]	@ (800271c <buttonISR+0x298>)
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	212c      	movs	r1, #44	@ 0x2c
 800255e:	fb01 f303 	mul.w	r3, r1, r3
 8002562:	4413      	add	r3, r2
 8002564:	3302      	adds	r3, #2
 8002566:	4602      	mov	r2, r0
 8002568:	801a      	strh	r2, [r3, #0]

      if (button_tbl[i].repeat_cnt == 0)
 800256a:	4a6c      	ldr	r2, [pc, #432]	@ (800271c <buttonISR+0x298>)
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	212c      	movs	r1, #44	@ 0x2c
 8002570:	fb01 f303 	mul.w	r3, r1, r3
 8002574:	4413      	add	r3, r2
 8002576:	331c      	adds	r3, #28
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d109      	bne.n	8002592 <buttonISR+0x10e>
      {
        repeat_time = button_tbl[i].repeat_time_detect;
 800257e:	4a67      	ldr	r2, [pc, #412]	@ (800271c <buttonISR+0x298>)
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	212c      	movs	r1, #44	@ 0x2c
 8002584:	fb01 f303 	mul.w	r3, r1, r3
 8002588:	4413      	add	r3, r2
 800258a:	3320      	adds	r3, #32
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	61fb      	str	r3, [r7, #28]
 8002590:	e01c      	b.n	80025cc <buttonISR+0x148>
      }
      else if (button_tbl[i].repeat_cnt == 1)
 8002592:	4a62      	ldr	r2, [pc, #392]	@ (800271c <buttonISR+0x298>)
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	212c      	movs	r1, #44	@ 0x2c
 8002598:	fb01 f303 	mul.w	r3, r1, r3
 800259c:	4413      	add	r3, r2
 800259e:	331c      	adds	r3, #28
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d109      	bne.n	80025ba <buttonISR+0x136>
      {
        repeat_time = button_tbl[i].repeat_time_delay;
 80025a6:	4a5d      	ldr	r2, [pc, #372]	@ (800271c <buttonISR+0x298>)
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	212c      	movs	r1, #44	@ 0x2c
 80025ac:	fb01 f303 	mul.w	r3, r1, r3
 80025b0:	4413      	add	r3, r2
 80025b2:	3324      	adds	r3, #36	@ 0x24
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	61fb      	str	r3, [r7, #28]
 80025b8:	e008      	b.n	80025cc <buttonISR+0x148>
      }
      else
      {
        repeat_time = button_tbl[i].repeat_time;
 80025ba:	4a58      	ldr	r2, [pc, #352]	@ (800271c <buttonISR+0x298>)
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	212c      	movs	r1, #44	@ 0x2c
 80025c0:	fb01 f303 	mul.w	r3, r1, r3
 80025c4:	4413      	add	r3, r2
 80025c6:	3328      	adds	r3, #40	@ 0x28
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	61fb      	str	r3, [r7, #28]
      }
      if (button_tbl[i].pressed_cnt >= repeat_time)
 80025cc:	4a53      	ldr	r2, [pc, #332]	@ (800271c <buttonISR+0x298>)
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	212c      	movs	r1, #44	@ 0x2c
 80025d2:	fb01 f303 	mul.w	r3, r1, r3
 80025d6:	4413      	add	r3, r2
 80025d8:	3302      	adds	r3, #2
 80025da:	881b      	ldrh	r3, [r3, #0]
 80025dc:	461a      	mov	r2, r3
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d84d      	bhi.n	8002680 <buttonISR+0x1fc>
      {
        button_tbl[i].pressed_cnt = 0;
 80025e4:	4a4d      	ldr	r2, [pc, #308]	@ (800271c <buttonISR+0x298>)
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	212c      	movs	r1, #44	@ 0x2c
 80025ea:	fb01 f303 	mul.w	r3, r1, r3
 80025ee:	4413      	add	r3, r2
 80025f0:	3302      	adds	r3, #2
 80025f2:	2200      	movs	r2, #0
 80025f4:	801a      	strh	r2, [r3, #0]
        button_tbl[i].repeat_cnt++;
 80025f6:	4a49      	ldr	r2, [pc, #292]	@ (800271c <buttonISR+0x298>)
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	212c      	movs	r1, #44	@ 0x2c
 80025fc:	fb01 f303 	mul.w	r3, r1, r3
 8002600:	4413      	add	r3, r2
 8002602:	331c      	adds	r3, #28
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	1c5a      	adds	r2, r3, #1
 8002608:	4944      	ldr	r1, [pc, #272]	@ (800271c <buttonISR+0x298>)
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	202c      	movs	r0, #44	@ 0x2c
 800260e:	fb00 f303 	mul.w	r3, r0, r3
 8002612:	440b      	add	r3, r1
 8002614:	331c      	adds	r3, #28
 8002616:	601a      	str	r2, [r3, #0]
        button_tbl[i].repeat_update = true;
 8002618:	4a40      	ldr	r2, [pc, #256]	@ (800271c <buttonISR+0x298>)
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	212c      	movs	r1, #44	@ 0x2c
 800261e:	fb01 f303 	mul.w	r3, r1, r3
 8002622:	4413      	add	r3, r2
 8002624:	3318      	adds	r3, #24
 8002626:	2201      	movs	r2, #1
 8002628:	701a      	strb	r2, [r3, #0]

        for (int e_i=0; e_i<BUTTON_EVENT_MAX; e_i++)
 800262a:	2300      	movs	r3, #0
 800262c:	613b      	str	r3, [r7, #16]
 800262e:	e024      	b.n	800267a <buttonISR+0x1f6>
        {
          if (event_tbl[e_i] != NULL)
 8002630:	4a3b      	ldr	r2, [pc, #236]	@ (8002720 <buttonISR+0x29c>)
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d01b      	beq.n	8002674 <buttonISR+0x1f0>
          {
            if (event_tbl[e_i]->level <= event_level)
 800263c:	4a38      	ldr	r2, [pc, #224]	@ (8002720 <buttonISR+0x29c>)
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002644:	785a      	ldrb	r2, [r3, #1]
 8002646:	4b37      	ldr	r3, [pc, #220]	@ (8002724 <buttonISR+0x2a0>)
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	429a      	cmp	r2, r3
 800264c:	d809      	bhi.n	8002662 <buttonISR+0x1de>
              event_tbl[e_i]->repeat_event[i] = true;
 800264e:	4a34      	ldr	r2, [pc, #208]	@ (8002720 <buttonISR+0x29c>)
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	4413      	add	r3, r2
 800265a:	3305      	adds	r3, #5
 800265c:	2201      	movs	r2, #1
 800265e:	701a      	strb	r2, [r3, #0]
 8002660:	e008      	b.n	8002674 <buttonISR+0x1f0>
            else
              event_tbl[e_i]->repeat_event[i] = false;
 8002662:	4a2f      	ldr	r2, [pc, #188]	@ (8002720 <buttonISR+0x29c>)
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	4413      	add	r3, r2
 800266e:	3305      	adds	r3, #5
 8002670:	2200      	movs	r2, #0
 8002672:	701a      	strb	r2, [r3, #0]
        for (int e_i=0; e_i<BUTTON_EVENT_MAX; e_i++)
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	3301      	adds	r3, #1
 8002678:	613b      	str	r3, [r7, #16]
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	2b07      	cmp	r3, #7
 800267e:	ddd7      	ble.n	8002630 <buttonISR+0x1ac>
          }
        }
      }

      button_tbl[i].pressed_end_time = millis();
 8002680:	f7ff fe1e 	bl	80022c0 <millis>
 8002684:	4602      	mov	r2, r0
 8002686:	4925      	ldr	r1, [pc, #148]	@ (800271c <buttonISR+0x298>)
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	202c      	movs	r0, #44	@ 0x2c
 800268c:	fb00 f303 	mul.w	r3, r0, r3
 8002690:	440b      	add	r3, r1
 8002692:	3308      	adds	r3, #8
 8002694:	601a      	str	r2, [r3, #0]

      button_tbl[i].released = false;
 8002696:	4a21      	ldr	r2, [pc, #132]	@ (800271c <buttonISR+0x298>)
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	212c      	movs	r1, #44	@ 0x2c
 800269c:	fb01 f303 	mul.w	r3, r1, r3
 80026a0:	4413      	add	r3, r2
 80026a2:	330c      	adds	r3, #12
 80026a4:	2200      	movs	r2, #0
 80026a6:	701a      	strb	r2, [r3, #0]
 80026a8:	e07d      	b.n	80027a6 <buttonISR+0x322>
    }
    else
    {
      if (button_tbl[i].pressed == true)
 80026aa:	4a1c      	ldr	r2, [pc, #112]	@ (800271c <buttonISR+0x298>)
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	212c      	movs	r1, #44	@ 0x2c
 80026b0:	fb01 f303 	mul.w	r3, r1, r3
 80026b4:	4413      	add	r3, r2
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d046      	beq.n	800274a <buttonISR+0x2c6>
      {
        button_tbl[i].released_event = true;
 80026bc:	4a17      	ldr	r2, [pc, #92]	@ (800271c <buttonISR+0x298>)
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	212c      	movs	r1, #44	@ 0x2c
 80026c2:	fb01 f303 	mul.w	r3, r1, r3
 80026c6:	4413      	add	r3, r2
 80026c8:	330d      	adds	r3, #13
 80026ca:	2201      	movs	r2, #1
 80026cc:	701a      	strb	r2, [r3, #0]
        button_tbl[i].released_start_time = millis();
 80026ce:	f7ff fdf7 	bl	80022c0 <millis>
 80026d2:	4602      	mov	r2, r0
 80026d4:	4911      	ldr	r1, [pc, #68]	@ (800271c <buttonISR+0x298>)
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	202c      	movs	r0, #44	@ 0x2c
 80026da:	fb00 f303 	mul.w	r3, r0, r3
 80026de:	440b      	add	r3, r1
 80026e0:	3310      	adds	r3, #16
 80026e2:	601a      	str	r2, [r3, #0]

        for (int e_i=0; e_i<BUTTON_EVENT_MAX; e_i++)
 80026e4:	2300      	movs	r3, #0
 80026e6:	60fb      	str	r3, [r7, #12]
 80026e8:	e02c      	b.n	8002744 <buttonISR+0x2c0>
        {
          if (event_tbl[e_i] != NULL)
 80026ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002720 <buttonISR+0x29c>)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d023      	beq.n	800273e <buttonISR+0x2ba>
          {
            if (event_tbl[e_i]->level <= event_level)
 80026f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002720 <buttonISR+0x29c>)
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026fe:	785a      	ldrb	r2, [r3, #1]
 8002700:	4b08      	ldr	r3, [pc, #32]	@ (8002724 <buttonISR+0x2a0>)
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	429a      	cmp	r2, r3
 8002706:	d811      	bhi.n	800272c <buttonISR+0x2a8>
              event_tbl[e_i]->released_event[i] = true;
 8002708:	4a05      	ldr	r2, [pc, #20]	@ (8002720 <buttonISR+0x29c>)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	4413      	add	r3, r2
 8002714:	3304      	adds	r3, #4
 8002716:	2201      	movs	r2, #1
 8002718:	701a      	strb	r2, [r3, #0]
 800271a:	e010      	b.n	800273e <buttonISR+0x2ba>
 800271c:	20001138 	.word	0x20001138
 8002720:	20001168 	.word	0x20001168
 8002724:	2000000d 	.word	0x2000000d
 8002728:	20001164 	.word	0x20001164
            else
              event_tbl[e_i]->released_event[i] = false;
 800272c:	4a24      	ldr	r2, [pc, #144]	@ (80027c0 <buttonISR+0x33c>)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	4413      	add	r3, r2
 8002738:	3304      	adds	r3, #4
 800273a:	2200      	movs	r2, #0
 800273c:	701a      	strb	r2, [r3, #0]
        for (int e_i=0; e_i<BUTTON_EVENT_MAX; e_i++)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	3301      	adds	r3, #1
 8002742:	60fb      	str	r3, [r7, #12]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2b07      	cmp	r3, #7
 8002748:	ddcf      	ble.n	80026ea <buttonISR+0x266>
          }
        }
      }

      button_tbl[i].pressed  = false;
 800274a:	4a1e      	ldr	r2, [pc, #120]	@ (80027c4 <buttonISR+0x340>)
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	212c      	movs	r1, #44	@ 0x2c
 8002750:	fb01 f303 	mul.w	r3, r1, r3
 8002754:	4413      	add	r3, r2
 8002756:	2200      	movs	r2, #0
 8002758:	701a      	strb	r2, [r3, #0]
      button_tbl[i].released = true;
 800275a:	4a1a      	ldr	r2, [pc, #104]	@ (80027c4 <buttonISR+0x340>)
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	212c      	movs	r1, #44	@ 0x2c
 8002760:	fb01 f303 	mul.w	r3, r1, r3
 8002764:	4413      	add	r3, r2
 8002766:	330c      	adds	r3, #12
 8002768:	2201      	movs	r2, #1
 800276a:	701a      	strb	r2, [r3, #0]
      button_tbl[i].repeat_cnt = 0;
 800276c:	4a15      	ldr	r2, [pc, #84]	@ (80027c4 <buttonISR+0x340>)
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	212c      	movs	r1, #44	@ 0x2c
 8002772:	fb01 f303 	mul.w	r3, r1, r3
 8002776:	4413      	add	r3, r2
 8002778:	331c      	adds	r3, #28
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]
      button_tbl[i].repeat_update = false;
 800277e:	4a11      	ldr	r2, [pc, #68]	@ (80027c4 <buttonISR+0x340>)
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	212c      	movs	r1, #44	@ 0x2c
 8002784:	fb01 f303 	mul.w	r3, r1, r3
 8002788:	4413      	add	r3, r2
 800278a:	3318      	adds	r3, #24
 800278c:	2200      	movs	r2, #0
 800278e:	701a      	strb	r2, [r3, #0]

      button_tbl[i].released_end_time = millis();
 8002790:	f7ff fd96 	bl	80022c0 <millis>
 8002794:	4602      	mov	r2, r0
 8002796:	490b      	ldr	r1, [pc, #44]	@ (80027c4 <buttonISR+0x340>)
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	202c      	movs	r0, #44	@ 0x2c
 800279c:	fb00 f303 	mul.w	r3, r0, r3
 80027a0:	440b      	add	r3, r1
 80027a2:	3314      	adds	r3, #20
 80027a4:	601a      	str	r2, [r3, #0]
  for (int i=0; i<BUTTON_MAX_CH; i++)
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	3301      	adds	r3, #1
 80027aa:	61bb      	str	r3, [r7, #24]
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	f77f ae6f 	ble.w	8002492 <buttonISR+0xe>
    }
  }
}
 80027b4:	bf00      	nop
 80027b6:	bf00      	nop
 80027b8:	3720      	adds	r7, #32
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	20001168 	.word	0x20001168
 80027c4:	20001138 	.word	0x20001138

080027c8 <buttonGetPin>:

//bool gpioPinRead(uint8_t ch);

bool buttonGetPin(uint8_t ch)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	4603      	mov	r3, r0
 80027d0:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80027d2:	2300      	movs	r3, #0
 80027d4:	73fb      	strb	r3, [r7, #15]

  if (ch >= BUTTON_MAX_CH)
 80027d6:	79fb      	ldrb	r3, [r7, #7]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <buttonGetPin+0x18>
  {
    return false;
 80027dc:	2300      	movs	r3, #0
 80027de:	e00c      	b.n	80027fa <buttonGetPin+0x32>
  }

  if (gpioPinRead(button_pin[ch].gpio_ch))
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	4a08      	ldr	r2, [pc, #32]	@ (8002804 <buttonGetPin+0x3c>)
 80027e4:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f000 faab 	bl	8002d44 <gpioPinRead>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <buttonGetPin+0x30>
  {
    ret = true;
 80027f4:	2301      	movs	r3, #1
 80027f6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80027f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	20000004 	.word	0x20000004

08002808 <buttonGetPressed>:
{
  is_enable = enable;
}

bool buttonGetPressed(uint8_t ch)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	4603      	mov	r3, r0
 8002810:	71fb      	strb	r3, [r7, #7]
  if (ch >= BUTTON_MAX_CH || is_enable == false)
 8002812:	79fb      	ldrb	r3, [r7, #7]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d106      	bne.n	8002826 <buttonGetPressed+0x1e>
 8002818:	4b0a      	ldr	r3, [pc, #40]	@ (8002844 <buttonGetPressed+0x3c>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	f083 0301 	eor.w	r3, r3, #1
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <buttonGetPressed+0x22>
  {
    return false;
 8002826:	2300      	movs	r3, #0
 8002828:	e006      	b.n	8002838 <buttonGetPressed+0x30>
  }

  return button_tbl[ch].pressed;
 800282a:	79fb      	ldrb	r3, [r7, #7]
 800282c:	4a06      	ldr	r2, [pc, #24]	@ (8002848 <buttonGetPressed+0x40>)
 800282e:	212c      	movs	r1, #44	@ 0x2c
 8002830:	fb01 f303 	mul.w	r3, r1, r3
 8002834:	4413      	add	r3, r2
 8002836:	781b      	ldrb	r3, [r3, #0]
}
 8002838:	4618      	mov	r0, r3
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr
 8002844:	2000000c 	.word	0x2000000c
 8002848:	20001138 	.word	0x20001138

0800284c <buttonGetPressedTime>:

  return ret;
}

uint32_t buttonGetPressedTime(uint8_t ch)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	71fb      	strb	r3, [r7, #7]
  volatile uint32_t ret;


  if (ch >= BUTTON_MAX_CH || is_enable == false) return 0;
 8002856:	79fb      	ldrb	r3, [r7, #7]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d106      	bne.n	800286a <buttonGetPressedTime+0x1e>
 800285c:	4b10      	ldr	r3, [pc, #64]	@ (80028a0 <buttonGetPressedTime+0x54>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	f083 0301 	eor.w	r3, r3, #1
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <buttonGetPressedTime+0x22>
 800286a:	2300      	movs	r3, #0
 800286c:	e012      	b.n	8002894 <buttonGetPressedTime+0x48>


  ret = button_tbl[ch].pressed_end_time - button_tbl[ch].pressed_start_time;
 800286e:	79fb      	ldrb	r3, [r7, #7]
 8002870:	4a0c      	ldr	r2, [pc, #48]	@ (80028a4 <buttonGetPressedTime+0x58>)
 8002872:	212c      	movs	r1, #44	@ 0x2c
 8002874:	fb01 f303 	mul.w	r3, r1, r3
 8002878:	4413      	add	r3, r2
 800287a:	3308      	adds	r3, #8
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	79fb      	ldrb	r3, [r7, #7]
 8002880:	4908      	ldr	r1, [pc, #32]	@ (80028a4 <buttonGetPressedTime+0x58>)
 8002882:	202c      	movs	r0, #44	@ 0x2c
 8002884:	fb00 f303 	mul.w	r3, r0, r3
 8002888:	440b      	add	r3, r1
 800288a:	3304      	adds	r3, #4
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	60fb      	str	r3, [r7, #12]

  return ret;
 8002892:	68fb      	ldr	r3, [r7, #12]
}
 8002894:	4618      	mov	r0, r3
 8002896:	3714      	adds	r7, #20
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr
 80028a0:	2000000c 	.word	0x2000000c
 80028a4:	20001138 	.word	0x20001138

080028a8 <cliButton>:
  return ret;
}

#ifdef _USE_HW_CLI
void cliButton(cli_args_t *args)
{
 80028a8:	b590      	push	{r4, r7, lr}
 80028aa:	b089      	sub	sp, #36	@ 0x24
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80028b0:	2300      	movs	r3, #0
 80028b2:	77fb      	strb	r3, [r7, #31]


  if (args->argc == 1 && args->isStr(0, "info"))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d124      	bne.n	8002906 <cliButton+0x5e>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	695b      	ldr	r3, [r3, #20]
 80028c0:	4951      	ldr	r1, [pc, #324]	@ (8002a08 <cliButton+0x160>)
 80028c2:	2000      	movs	r0, #0
 80028c4:	4798      	blx	r3
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d01c      	beq.n	8002906 <cliButton+0x5e>
  {
    for (int i=0; i<BUTTON_MAX_CH; i++)
 80028cc:	2300      	movs	r3, #0
 80028ce:	61bb      	str	r3, [r7, #24]
 80028d0:	e014      	b.n	80028fc <cliButton+0x54>
    {
      cliPrintf("%-12s pin %d\n", button_pin[i].p_name, gpioPinRead(button_pin[i].gpio_ch));
 80028d2:	4a4e      	ldr	r2, [pc, #312]	@ (8002a0c <cliButton+0x164>)
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	4413      	add	r3, r2
 80028da:	685c      	ldr	r4, [r3, #4]
 80028dc:	4a4b      	ldr	r2, [pc, #300]	@ (8002a0c <cliButton+0x164>)
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f000 fa2d 	bl	8002d44 <gpioPinRead>
 80028ea:	4603      	mov	r3, r0
 80028ec:	461a      	mov	r2, r3
 80028ee:	4621      	mov	r1, r4
 80028f0:	4847      	ldr	r0, [pc, #284]	@ (8002a10 <cliButton+0x168>)
 80028f2:	f7ff f985 	bl	8001c00 <cliPrintf>
    for (int i=0; i<BUTTON_MAX_CH; i++)
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	3301      	adds	r3, #1
 80028fa:	61bb      	str	r3, [r7, #24]
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	dde7      	ble.n	80028d2 <cliButton+0x2a>
    }
    ret = true;
 8002902:	2301      	movs	r3, #1
 8002904:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 1 && args->isStr(0, "show"))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	881b      	ldrh	r3, [r3, #0]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d128      	bne.n	8002960 <cliButton+0xb8>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	4940      	ldr	r1, [pc, #256]	@ (8002a14 <cliButton+0x16c>)
 8002914:	2000      	movs	r0, #0
 8002916:	4798      	blx	r3
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d020      	beq.n	8002960 <cliButton+0xb8>
  {
    while(cliKeepLoop())
 800291e:	e018      	b.n	8002952 <cliButton+0xaa>
    {
      for (int i=0; i<BUTTON_MAX_CH; i++)
 8002920:	2300      	movs	r3, #0
 8002922:	617b      	str	r3, [r7, #20]
 8002924:	e00c      	b.n	8002940 <cliButton+0x98>
      {
        cliPrintf("%d", buttonGetPressed(i));
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	b2db      	uxtb	r3, r3
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff ff6c 	bl	8002808 <buttonGetPressed>
 8002930:	4603      	mov	r3, r0
 8002932:	4619      	mov	r1, r3
 8002934:	4838      	ldr	r0, [pc, #224]	@ (8002a18 <cliButton+0x170>)
 8002936:	f7ff f963 	bl	8001c00 <cliPrintf>
      for (int i=0; i<BUTTON_MAX_CH; i++)
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	3301      	adds	r3, #1
 800293e:	617b      	str	r3, [r7, #20]
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	2b00      	cmp	r3, #0
 8002944:	ddef      	ble.n	8002926 <cliButton+0x7e>
      }
      delay(50);
 8002946:	2032      	movs	r0, #50	@ 0x32
 8002948:	f7ff fc9a 	bl	8002280 <delay>
      cliPrintf("\r");
 800294c:	4833      	ldr	r0, [pc, #204]	@ (8002a1c <cliButton+0x174>)
 800294e:	f7ff f957 	bl	8001c00 <cliPrintf>
    while(cliKeepLoop())
 8002952:	f7ff fa4f 	bl	8001df4 <cliKeepLoop>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d1e1      	bne.n	8002920 <cliButton+0x78>
    }
    ret = true;
 800295c:	2301      	movs	r3, #1
 800295e:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 1 && args->isStr(0, "time"))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	881b      	ldrh	r3, [r3, #0]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d13b      	bne.n	80029e0 <cliButton+0x138>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	695b      	ldr	r3, [r3, #20]
 800296c:	492c      	ldr	r1, [pc, #176]	@ (8002a20 <cliButton+0x178>)
 800296e:	2000      	movs	r0, #0
 8002970:	4798      	blx	r3
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d033      	beq.n	80029e0 <cliButton+0x138>
  {
    uint8_t ch;

    ch = (uint8_t)args->getData(1);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	2001      	movs	r0, #1
 800297e:	4798      	blx	r3
 8002980:	4603      	mov	r3, r0
 8002982:	73fb      	strb	r3, [r7, #15]
    ch = constrain(ch, 0, BUTTON_MAX_CH-1);
 8002984:	2300      	movs	r3, #0
 8002986:	73fb      	strb	r3, [r7, #15]

    while(cliKeepLoop())
 8002988:	e023      	b.n	80029d2 <cliButton+0x12a>
    {
      for (int i=0; i<BUTTON_MAX_CH; i++)
 800298a:	2300      	movs	r3, #0
 800298c:	613b      	str	r3, [r7, #16]
 800298e:	e01a      	b.n	80029c6 <cliButton+0x11e>
      {
        if(buttonGetPressed(i))
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	b2db      	uxtb	r3, r3
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff ff37 	bl	8002808 <buttonGetPressed>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d00f      	beq.n	80029c0 <cliButton+0x118>
        {
          cliPrintf("%-12s, Time :  %d ms\n", button_pin[i].p_name, buttonGetPressedTime(i));
 80029a0:	4a1a      	ldr	r2, [pc, #104]	@ (8002a0c <cliButton+0x164>)
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	4413      	add	r3, r2
 80029a8:	685c      	ldr	r4, [r3, #4]
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff ff4c 	bl	800284c <buttonGetPressedTime>
 80029b4:	4603      	mov	r3, r0
 80029b6:	461a      	mov	r2, r3
 80029b8:	4621      	mov	r1, r4
 80029ba:	481a      	ldr	r0, [pc, #104]	@ (8002a24 <cliButton+0x17c>)
 80029bc:	f7ff f920 	bl	8001c00 <cliPrintf>
      for (int i=0; i<BUTTON_MAX_CH; i++)
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	3301      	adds	r3, #1
 80029c4:	613b      	str	r3, [r7, #16]
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	dde1      	ble.n	8002990 <cliButton+0xe8>
        }
      }
      delay(10);
 80029cc:	200a      	movs	r0, #10
 80029ce:	f7ff fc57 	bl	8002280 <delay>
    while(cliKeepLoop())
 80029d2:	f7ff fa0f 	bl	8001df4 <cliKeepLoop>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d1d6      	bne.n	800298a <cliButton+0xe2>
    }
    ret = true;
 80029dc:	2301      	movs	r3, #1
 80029de:	77fb      	strb	r3, [r7, #31]
  }

  if (ret == false)
 80029e0:	7ffb      	ldrb	r3, [r7, #31]
 80029e2:	f083 0301 	eor.w	r3, r3, #1
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d009      	beq.n	8002a00 <cliButton+0x158>
  {
    cliPrintf("button info\n");
 80029ec:	480e      	ldr	r0, [pc, #56]	@ (8002a28 <cliButton+0x180>)
 80029ee:	f7ff f907 	bl	8001c00 <cliPrintf>
    cliPrintf("button show\n");
 80029f2:	480e      	ldr	r0, [pc, #56]	@ (8002a2c <cliButton+0x184>)
 80029f4:	f7ff f904 	bl	8001c00 <cliPrintf>
    cliPrintf("button time\n", BUTTON_MAX_CH);
 80029f8:	2101      	movs	r1, #1
 80029fa:	480d      	ldr	r0, [pc, #52]	@ (8002a30 <cliButton+0x188>)
 80029fc:	f7ff f900 	bl	8001c00 <cliPrintf>
  }
}
 8002a00:	bf00      	nop
 8002a02:	3724      	adds	r7, #36	@ 0x24
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd90      	pop	{r4, r7, pc}
 8002a08:	080119c4 	.word	0x080119c4
 8002a0c:	20000004 	.word	0x20000004
 8002a10:	080119cc 	.word	0x080119cc
 8002a14:	080119dc 	.word	0x080119dc
 8002a18:	080119e4 	.word	0x080119e4
 8002a1c:	080119e8 	.word	0x080119e8
 8002a20:	080119ec 	.word	0x080119ec
 8002a24:	080119f4 	.word	0x080119f4
 8002a28:	08011a0c 	.word	0x08011a0c
 8002a2c:	08011a1c 	.word	0x08011a1c
 8002a30:	08011a2c 	.word	0x08011a2c

08002a34 <encoderISR>:
  return true;
}


void encoderISR(uint8_t ch, uint8_t edge)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	460a      	mov	r2, r1
 8002a3e:	71fb      	strb	r3, [r7, #7]
 8002a40:	4613      	mov	r3, r2
 8002a42:	71bb      	strb	r3, [r7, #6]
  encoder_tbl_t *p_enc = &encoder_tbl[ch];
 8002a44:	79fb      	ldrb	r3, [r7, #7]
 8002a46:	011b      	lsls	r3, r3, #4
 8002a48:	4a2d      	ldr	r2, [pc, #180]	@ (8002b00 <encoderISR+0xcc>)
 8002a4a:	4413      	add	r3, r2
 8002a4c:	60fb      	str	r3, [r7, #12]
  uint8_t enc_a;
  uint8_t enc_b;

  enc_a = gpioPinRead(p_enc->enc_a);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	4618      	mov	r0, r3
 8002a56:	f000 f975 	bl	8002d44 <gpioPinRead>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	72fb      	strb	r3, [r7, #11]
  enc_b = gpioPinRead(p_enc->enc_b);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	4618      	mov	r0, r3
 8002a66:	f000 f96d 	bl	8002d44 <gpioPinRead>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	72bb      	strb	r3, [r7, #10]

  if (edge == _DEF_ENC1){
 8002a6e:	79bb      	ldrb	r3, [r7, #6]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d120      	bne.n	8002ab6 <encoderISR+0x82>
    if (enc_a == _DEF_HIGH)
 8002a74:	7afb      	ldrb	r3, [r7, #11]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d10e      	bne.n	8002a98 <encoderISR+0x64>
    {
      if (enc_b == _DEF_LOW){
 8002a7a:	7abb      	ldrb	r3, [r7, #10]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d105      	bne.n	8002a8c <encoderISR+0x58>
        p_enc->count--;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	1e5a      	subs	r2, r3, #1
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	609a      	str	r2, [r3, #8]
        p_enc->count--;
      }
    }
  }

  return;
 8002a8a:	e035      	b.n	8002af8 <encoderISR+0xc4>
        p_enc->count++;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	1c5a      	adds	r2, r3, #1
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	609a      	str	r2, [r3, #8]
  return;
 8002a96:	e02f      	b.n	8002af8 <encoderISR+0xc4>
      if (enc_b == _DEF_HIGH){
 8002a98:	7abb      	ldrb	r3, [r7, #10]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d105      	bne.n	8002aaa <encoderISR+0x76>
        p_enc->count--;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	1e5a      	subs	r2, r3, #1
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	609a      	str	r2, [r3, #8]
  return;
 8002aa8:	e026      	b.n	8002af8 <encoderISR+0xc4>
        p_enc->count++;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	1c5a      	adds	r2, r3, #1
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	609a      	str	r2, [r3, #8]
  return;
 8002ab4:	e020      	b.n	8002af8 <encoderISR+0xc4>
    if (enc_a == _DEF_HIGH)
 8002ab6:	7afb      	ldrb	r3, [r7, #11]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d10e      	bne.n	8002ada <encoderISR+0xa6>
      if (enc_b == _DEF_LOW){
 8002abc:	7abb      	ldrb	r3, [r7, #10]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d105      	bne.n	8002ace <encoderISR+0x9a>
        p_enc->count++;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	1c5a      	adds	r2, r3, #1
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	609a      	str	r2, [r3, #8]
  return;
 8002acc:	e014      	b.n	8002af8 <encoderISR+0xc4>
        p_enc->count--;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	1e5a      	subs	r2, r3, #1
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	609a      	str	r2, [r3, #8]
  return;
 8002ad8:	e00e      	b.n	8002af8 <encoderISR+0xc4>
      if (enc_b == _DEF_HIGH){
 8002ada:	7abb      	ldrb	r3, [r7, #10]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d105      	bne.n	8002aec <encoderISR+0xb8>
        p_enc->count++;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	1c5a      	adds	r2, r3, #1
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	609a      	str	r2, [r3, #8]
  return;
 8002aea:	e005      	b.n	8002af8 <encoderISR+0xc4>
        p_enc->count--;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	1e5a      	subs	r2, r3, #1
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	609a      	str	r2, [r3, #8]
  return;
 8002af6:	bf00      	nop
}
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	20000010 	.word	0x20000010

08002b04 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
//void encoderGpioCallback(uint16_t GPIO_Pin)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	80fb      	strh	r3, [r7, #6]

  //
  if (GPIO_Pin == R_ENC1_Pin)
 8002b0e:	88fb      	ldrh	r3, [r7, #6]
 8002b10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b14:	d103      	bne.n	8002b1e <HAL_GPIO_EXTI_Callback+0x1a>
  {
    encoderISR(_DEF_CH1, _DEF_ENC1);
 8002b16:	2100      	movs	r1, #0
 8002b18:	2000      	movs	r0, #0
 8002b1a:	f7ff ff8b 	bl	8002a34 <encoderISR>
  }
  if (GPIO_Pin == L_ENC1_Pin)
 8002b1e:	88fb      	ldrh	r3, [r7, #6]
 8002b20:	2b20      	cmp	r3, #32
 8002b22:	d103      	bne.n	8002b2c <HAL_GPIO_EXTI_Callback+0x28>
  {
    encoderISR(_DEF_CH2, _DEF_ENC1);
 8002b24:	2100      	movs	r1, #0
 8002b26:	2001      	movs	r0, #1
 8002b28:	f7ff ff84 	bl	8002a34 <encoderISR>
  }

  //
  if (GPIO_Pin == R_ENC2_Pin)
 8002b2c:	88fb      	ldrh	r3, [r7, #6]
 8002b2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b32:	d103      	bne.n	8002b3c <HAL_GPIO_EXTI_Callback+0x38>
   {
     encoderISR(_DEF_CH1, _DEF_ENC2);
 8002b34:	2101      	movs	r1, #1
 8002b36:	2000      	movs	r0, #0
 8002b38:	f7ff ff7c 	bl	8002a34 <encoderISR>
   }
  if (GPIO_Pin == L_ENC2_Pin)
 8002b3c:	88fb      	ldrh	r3, [r7, #6]
 8002b3e:	2b40      	cmp	r3, #64	@ 0x40
 8002b40:	d103      	bne.n	8002b4a <HAL_GPIO_EXTI_Callback+0x46>
  {
    encoderISR(_DEF_CH2, _DEF_ENC2);
 8002b42:	2101      	movs	r1, #1
 8002b44:	2001      	movs	r0, #1
 8002b46:	f7ff ff75 	bl	8002a34 <encoderISR>
  }
}
 8002b4a:	bf00      	nop
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <gpioInit>:
#endif

bool gpioPinMode(uint8_t ch, uint8_t mode);

bool gpioInit(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
  bool ret = true;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	70fb      	strb	r3, [r7, #3]

  for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002b5e:	2300      	movs	r3, #0
 8002b60:	607b      	str	r3, [r7, #4]
 8002b62:	e010      	b.n	8002b86 <gpioInit+0x32>
  {
    gpioPinMode(i, gpio_tbl[i].mode);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	b2d8      	uxtb	r0, r3
 8002b68:	490d      	ldr	r1, [pc, #52]	@ (8002ba0 <gpioInit+0x4c>)
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	4413      	add	r3, r2
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	440b      	add	r3, r1
 8002b76:	330c      	adds	r3, #12
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	f000 f816 	bl	8002bac <gpioPinMode>
  for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	3301      	adds	r3, #1
 8002b84:	607b      	str	r3, [r7, #4]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2b0a      	cmp	r3, #10
 8002b8a:	ddeb      	ble.n	8002b64 <gpioInit+0x10>
  }


#ifdef _USE_HW_CLI
  cliAdd("gpio", cliGpio);
 8002b8c:	4905      	ldr	r1, [pc, #20]	@ (8002ba4 <gpioInit+0x50>)
 8002b8e:	4806      	ldr	r0, [pc, #24]	@ (8002ba8 <gpioInit+0x54>)
 8002b90:	f7ff f946 	bl	8001e20 <cliAdd>
#endif

  return ret;
 8002b94:	78fb      	ldrb	r3, [r7, #3]
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	080122e0 	.word	0x080122e0
 8002ba4:	08002db5 	.word	0x08002db5
 8002ba8:	08011aac 	.word	0x08011aac

08002bac <gpioPinMode>:

bool gpioPinMode(uint8_t ch, uint8_t mode)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b088      	sub	sp, #32
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	460a      	mov	r2, r1
 8002bb6:	71fb      	strb	r3, [r7, #7]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	71bb      	strb	r3, [r7, #6]
  bool             ret             = true;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	77fb      	strb	r3, [r7, #31]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc0:	f107 0308 	add.w	r3, r7, #8
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	601a      	str	r2, [r3, #0]
 8002bc8:	605a      	str	r2, [r3, #4]
 8002bca:	609a      	str	r2, [r3, #8]
 8002bcc:	60da      	str	r2, [r3, #12]
 8002bce:	611a      	str	r2, [r3, #16]


  if (ch >= HW_GPIO_MAX_CH)
 8002bd0:	79fb      	ldrb	r3, [r7, #7]
 8002bd2:	2b0a      	cmp	r3, #10
 8002bd4:	d901      	bls.n	8002bda <gpioPinMode+0x2e>
  {
    return false;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	e052      	b.n	8002c80 <gpioPinMode+0xd4>
  }

  switch (mode)
 8002bda:	79bb      	ldrb	r3, [r7, #6]
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	2b09      	cmp	r3, #9
 8002be0:	d834      	bhi.n	8002c4c <gpioPinMode+0xa0>
 8002be2:	a201      	add	r2, pc, #4	@ (adr r2, 8002be8 <gpioPinMode+0x3c>)
 8002be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be8:	08002c11 	.word	0x08002c11
 8002bec:	08002c2f 	.word	0x08002c2f
 8002bf0:	08002c4d 	.word	0x08002c4d
 8002bf4:	08002c4d 	.word	0x08002c4d
 8002bf8:	08002c1b 	.word	0x08002c1b
 8002bfc:	08002c39 	.word	0x08002c39
 8002c00:	08002c4d 	.word	0x08002c4d
 8002c04:	08002c4d 	.word	0x08002c4d
 8002c08:	08002c25 	.word	0x08002c25
 8002c0c:	08002c43 	.word	0x08002c43
  {
    case _DEF_INPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c10:	2300      	movs	r3, #0
 8002c12:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c14:	2300      	movs	r3, #0
 8002c16:	613b      	str	r3, [r7, #16]
      break;
 8002c18:	e018      	b.n	8002c4c <gpioPinMode+0xa0>

    case _DEF_INPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	613b      	str	r3, [r7, #16]
      break;
 8002c22:	e013      	b.n	8002c4c <gpioPinMode+0xa0>

    case _DEF_INPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c24:	2300      	movs	r3, #0
 8002c26:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002c28:	2302      	movs	r3, #2
 8002c2a:	613b      	str	r3, [r7, #16]
      break;
 8002c2c:	e00e      	b.n	8002c4c <gpioPinMode+0xa0>

    case _DEF_OUTPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c32:	2300      	movs	r3, #0
 8002c34:	613b      	str	r3, [r7, #16]
      break;
 8002c36:	e009      	b.n	8002c4c <gpioPinMode+0xa0>

    case _DEF_OUTPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	613b      	str	r3, [r7, #16]
      break;
 8002c40:	e004      	b.n	8002c4c <gpioPinMode+0xa0>

    case _DEF_OUTPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c42:	2301      	movs	r3, #1
 8002c44:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002c46:	2302      	movs	r3, #2
 8002c48:	613b      	str	r3, [r7, #16]
      break;
 8002c4a:	bf00      	nop
  }

  GPIO_InitStruct.Pin = gpio_tbl[ch].pin;
 8002c4c:	79fa      	ldrb	r2, [r7, #7]
 8002c4e:	490e      	ldr	r1, [pc, #56]	@ (8002c88 <gpioPinMode+0xdc>)
 8002c50:	4613      	mov	r3, r2
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	4413      	add	r3, r2
 8002c56:	00db      	lsls	r3, r3, #3
 8002c58:	440b      	add	r3, r1
 8002c5a:	3308      	adds	r3, #8
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(gpio_tbl[ch].port, &GPIO_InitStruct);
 8002c60:	79fa      	ldrb	r2, [r7, #7]
 8002c62:	4909      	ldr	r1, [pc, #36]	@ (8002c88 <gpioPinMode+0xdc>)
 8002c64:	4613      	mov	r3, r2
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	4413      	add	r3, r2
 8002c6a:	00db      	lsls	r3, r3, #3
 8002c6c:	440b      	add	r3, r1
 8002c6e:	3304      	adds	r3, #4
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f107 0208 	add.w	r2, r7, #8
 8002c76:	4611      	mov	r1, r2
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f005 fc55 	bl	8008528 <HAL_GPIO_Init>

  return ret;
 8002c7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3720      	adds	r7, #32
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	080122e0 	.word	0x080122e0

08002c8c <gpioPinWrite>:

void gpioPinWrite(int8_t ch, bool value)
{
 8002c8c:	b590      	push	{r4, r7, lr}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	460a      	mov	r2, r1
 8002c96:	71fb      	strb	r3, [r7, #7]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	71bb      	strb	r3, [r7, #6]
  if (ch >= HW_GPIO_MAX_CH)
 8002c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca0:	2b0a      	cmp	r3, #10
 8002ca2:	dc48      	bgt.n	8002d36 <gpioPinWrite+0xaa>
  {
    return;
  }

  if (value)
 8002ca4:	79bb      	ldrb	r3, [r7, #6]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d022      	beq.n	8002cf0 <gpioPinWrite+0x64>
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].on_state);
 8002caa:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002cae:	4924      	ldr	r1, [pc, #144]	@ (8002d40 <gpioPinWrite+0xb4>)
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	4413      	add	r3, r2
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	440b      	add	r3, r1
 8002cba:	3304      	adds	r3, #4
 8002cbc:	6818      	ldr	r0, [r3, #0]
 8002cbe:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002cc2:	491f      	ldr	r1, [pc, #124]	@ (8002d40 <gpioPinWrite+0xb4>)
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	4413      	add	r3, r2
 8002cca:	00db      	lsls	r3, r3, #3
 8002ccc:	440b      	add	r3, r1
 8002cce:	3308      	adds	r3, #8
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	b299      	uxth	r1, r3
 8002cd4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002cd8:	4c19      	ldr	r4, [pc, #100]	@ (8002d40 <gpioPinWrite+0xb4>)
 8002cda:	4613      	mov	r3, r2
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	4413      	add	r3, r2
 8002ce0:	00db      	lsls	r3, r3, #3
 8002ce2:	4423      	add	r3, r4
 8002ce4:	330d      	adds	r3, #13
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	f005 fe99 	bl	8008a20 <HAL_GPIO_WritePin>
 8002cee:	e023      	b.n	8002d38 <gpioPinWrite+0xac>
  }
  else
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].off_state);
 8002cf0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002cf4:	4912      	ldr	r1, [pc, #72]	@ (8002d40 <gpioPinWrite+0xb4>)
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	4413      	add	r3, r2
 8002cfc:	00db      	lsls	r3, r3, #3
 8002cfe:	440b      	add	r3, r1
 8002d00:	3304      	adds	r3, #4
 8002d02:	6818      	ldr	r0, [r3, #0]
 8002d04:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002d08:	490d      	ldr	r1, [pc, #52]	@ (8002d40 <gpioPinWrite+0xb4>)
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	005b      	lsls	r3, r3, #1
 8002d0e:	4413      	add	r3, r2
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	440b      	add	r3, r1
 8002d14:	3308      	adds	r3, #8
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	b299      	uxth	r1, r3
 8002d1a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002d1e:	4c08      	ldr	r4, [pc, #32]	@ (8002d40 <gpioPinWrite+0xb4>)
 8002d20:	4613      	mov	r3, r2
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	4413      	add	r3, r2
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	4423      	add	r3, r4
 8002d2a:	330e      	adds	r3, #14
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	f005 fe76 	bl	8008a20 <HAL_GPIO_WritePin>
 8002d34:	e000      	b.n	8002d38 <gpioPinWrite+0xac>
    return;
 8002d36:	bf00      	nop
  }
}
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd90      	pop	{r4, r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	080122e0 	.word	0x080122e0

08002d44 <gpioPinRead>:

bool gpioPinRead(uint8_t ch)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	73fb      	strb	r3, [r7, #15]

  if (ch >= HW_GPIO_MAX_CH)
 8002d52:	79fb      	ldrb	r3, [r7, #7]
 8002d54:	2b0a      	cmp	r3, #10
 8002d56:	d901      	bls.n	8002d5c <gpioPinRead+0x18>
  {
    return false;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	e025      	b.n	8002da8 <gpioPinRead+0x64>
  }

  if (HAL_GPIO_ReadPin(gpio_tbl[ch].port, gpio_tbl[ch].pin) == gpio_tbl[ch].on_state)
 8002d5c:	79fa      	ldrb	r2, [r7, #7]
 8002d5e:	4914      	ldr	r1, [pc, #80]	@ (8002db0 <gpioPinRead+0x6c>)
 8002d60:	4613      	mov	r3, r2
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	4413      	add	r3, r2
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	440b      	add	r3, r1
 8002d6a:	3304      	adds	r3, #4
 8002d6c:	6818      	ldr	r0, [r3, #0]
 8002d6e:	79fa      	ldrb	r2, [r7, #7]
 8002d70:	490f      	ldr	r1, [pc, #60]	@ (8002db0 <gpioPinRead+0x6c>)
 8002d72:	4613      	mov	r3, r2
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	4413      	add	r3, r2
 8002d78:	00db      	lsls	r3, r3, #3
 8002d7a:	440b      	add	r3, r1
 8002d7c:	3308      	adds	r3, #8
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	4619      	mov	r1, r3
 8002d84:	f005 fe34 	bl	80089f0 <HAL_GPIO_ReadPin>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	79fa      	ldrb	r2, [r7, #7]
 8002d8e:	4908      	ldr	r1, [pc, #32]	@ (8002db0 <gpioPinRead+0x6c>)
 8002d90:	4613      	mov	r3, r2
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	4413      	add	r3, r2
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	440b      	add	r3, r1
 8002d9a:	330d      	adds	r3, #13
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	4298      	cmp	r0, r3
 8002da0:	d101      	bne.n	8002da6 <gpioPinRead+0x62>
  {
    ret = true;
 8002da2:	2301      	movs	r3, #1
 8002da4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3710      	adds	r7, #16
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	080122e0 	.word	0x080122e0

08002db4 <cliGpio>:
}


#ifdef _USE_HW_CLI
void cliGpio(cli_args_t *args)
{
 8002db4:	b590      	push	{r4, r7, lr}
 8002db6:	b087      	sub	sp, #28
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 1 && args->isStr(0, "info") == true)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	881b      	ldrh	r3, [r3, #0]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d126      	bne.n	8002e16 <cliGpio+0x62>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	695b      	ldr	r3, [r3, #20]
 8002dcc:	495a      	ldr	r1, [pc, #360]	@ (8002f38 <cliGpio+0x184>)
 8002dce:	2000      	movs	r0, #0
 8002dd0:	4798      	blx	r3
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d01e      	beq.n	8002e16 <cliGpio+0x62>
  {
    for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002dd8:	2300      	movs	r3, #0
 8002dda:	613b      	str	r3, [r7, #16]
 8002ddc:	e016      	b.n	8002e0c <cliGpio+0x58>
    {
      cliPrintf("%d %-16s - %d\n", i, gpio_tbl[i].p_name, gpioPinRead(i));
 8002dde:	4957      	ldr	r1, [pc, #348]	@ (8002f3c <cliGpio+0x188>)
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	4613      	mov	r3, r2
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	4413      	add	r3, r2
 8002de8:	00db      	lsls	r3, r3, #3
 8002dea:	440b      	add	r3, r1
 8002dec:	3314      	adds	r3, #20
 8002dee:	681c      	ldr	r4, [r3, #0]
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7ff ffa5 	bl	8002d44 <gpioPinRead>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	4622      	mov	r2, r4
 8002dfe:	6939      	ldr	r1, [r7, #16]
 8002e00:	484f      	ldr	r0, [pc, #316]	@ (8002f40 <cliGpio+0x18c>)
 8002e02:	f7fe fefd 	bl	8001c00 <cliPrintf>
    for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	3301      	adds	r3, #1
 8002e0a:	613b      	str	r3, [r7, #16]
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	2b0a      	cmp	r3, #10
 8002e10:	dde5      	ble.n	8002dde <cliGpio+0x2a>
    }
    ret = true;
 8002e12:	2301      	movs	r3, #1
 8002e14:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 1 && args->isStr(0, "show") == true)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	881b      	ldrh	r3, [r3, #0]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d128      	bne.n	8002e70 <cliGpio+0xbc>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	695b      	ldr	r3, [r3, #20]
 8002e22:	4948      	ldr	r1, [pc, #288]	@ (8002f44 <cliGpio+0x190>)
 8002e24:	2000      	movs	r0, #0
 8002e26:	4798      	blx	r3
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d020      	beq.n	8002e70 <cliGpio+0xbc>
  {
    while (cliKeepLoop())
 8002e2e:	e018      	b.n	8002e62 <cliGpio+0xae>
    {
      for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002e30:	2300      	movs	r3, #0
 8002e32:	60fb      	str	r3, [r7, #12]
 8002e34:	e00c      	b.n	8002e50 <cliGpio+0x9c>
      {
        cliPrintf("%d", gpioPinRead(i));
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7ff ff82 	bl	8002d44 <gpioPinRead>
 8002e40:	4603      	mov	r3, r0
 8002e42:	4619      	mov	r1, r3
 8002e44:	4840      	ldr	r0, [pc, #256]	@ (8002f48 <cliGpio+0x194>)
 8002e46:	f7fe fedb 	bl	8001c00 <cliPrintf>
      for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	60fb      	str	r3, [r7, #12]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2b0a      	cmp	r3, #10
 8002e54:	ddef      	ble.n	8002e36 <cliGpio+0x82>
      }
      cliPrintf("\n");
 8002e56:	483d      	ldr	r0, [pc, #244]	@ (8002f4c <cliGpio+0x198>)
 8002e58:	f7fe fed2 	bl	8001c00 <cliPrintf>
      delay(100);
 8002e5c:	2064      	movs	r0, #100	@ 0x64
 8002e5e:	f7ff fa0f 	bl	8002280 <delay>
    while (cliKeepLoop())
 8002e62:	f7fe ffc7 	bl	8001df4 <cliKeepLoop>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d1e1      	bne.n	8002e30 <cliGpio+0x7c>
    }
    ret = true;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 2 && args->isStr(0, "read") == true)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	881b      	ldrh	r3, [r3, #0]
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d11a      	bne.n	8002eae <cliGpio+0xfa>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	695b      	ldr	r3, [r3, #20]
 8002e7c:	4934      	ldr	r1, [pc, #208]	@ (8002f50 <cliGpio+0x19c>)
 8002e7e:	2000      	movs	r0, #0
 8002e80:	4798      	blx	r3
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d012      	beq.n	8002eae <cliGpio+0xfa>
  {
    uint8_t ch;

    ch = (uint8_t)args->getData(1);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	2001      	movs	r0, #1
 8002e8e:	4798      	blx	r3
 8002e90:	4603      	mov	r3, r0
 8002e92:	72fb      	strb	r3, [r7, #11]

    cliPrintf("gpio read %d : %d\n", ch, gpioPinRead(ch));
 8002e94:	7afc      	ldrb	r4, [r7, #11]
 8002e96:	7afb      	ldrb	r3, [r7, #11]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff ff53 	bl	8002d44 <gpioPinRead>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4621      	mov	r1, r4
 8002ea4:	482b      	ldr	r0, [pc, #172]	@ (8002f54 <cliGpio+0x1a0>)
 8002ea6:	f7fe feab 	bl	8001c00 <cliPrintf>

    ret = true;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 3 && args->isStr(0, "write") == true)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	881b      	ldrh	r3, [r3, #0]
 8002eb2:	2b03      	cmp	r3, #3
 8002eb4:	d127      	bne.n	8002f06 <cliGpio+0x152>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	4927      	ldr	r1, [pc, #156]	@ (8002f58 <cliGpio+0x1a4>)
 8002ebc:	2000      	movs	r0, #0
 8002ebe:	4798      	blx	r3
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d01f      	beq.n	8002f06 <cliGpio+0x152>
  {
    uint8_t ch;
    uint8_t data;

    ch   = (uint8_t)args->getData(1);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	2001      	movs	r0, #1
 8002ecc:	4798      	blx	r3
 8002ece:	4603      	mov	r3, r0
 8002ed0:	72bb      	strb	r3, [r7, #10]
    data = (uint8_t)args->getData(2);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	2002      	movs	r0, #2
 8002ed8:	4798      	blx	r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	727b      	strb	r3, [r7, #9]

    gpioPinWrite(ch, data);
 8002ede:	f997 200a 	ldrsb.w	r2, [r7, #10]
 8002ee2:	7a7b      	ldrb	r3, [r7, #9]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	bf14      	ite	ne
 8002ee8:	2301      	movne	r3, #1
 8002eea:	2300      	moveq	r3, #0
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	4619      	mov	r1, r3
 8002ef0:	4610      	mov	r0, r2
 8002ef2:	f7ff fecb 	bl	8002c8c <gpioPinWrite>

    cliPrintf("gpio write %d : %d\n", ch, data);
 8002ef6:	7abb      	ldrb	r3, [r7, #10]
 8002ef8:	7a7a      	ldrb	r2, [r7, #9]
 8002efa:	4619      	mov	r1, r3
 8002efc:	4817      	ldr	r0, [pc, #92]	@ (8002f5c <cliGpio+0x1a8>)
 8002efe:	f7fe fe7f 	bl	8001c00 <cliPrintf>
    ret = true;
 8002f02:	2301      	movs	r3, #1
 8002f04:	75fb      	strb	r3, [r7, #23]
  }

  if (ret != true)
 8002f06:	7dfb      	ldrb	r3, [r7, #23]
 8002f08:	f083 0301 	eor.w	r3, r3, #1
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00d      	beq.n	8002f2e <cliGpio+0x17a>
  {
    cliPrintf("gpio info\n");
 8002f12:	4813      	ldr	r0, [pc, #76]	@ (8002f60 <cliGpio+0x1ac>)
 8002f14:	f7fe fe74 	bl	8001c00 <cliPrintf>
    cliPrintf("gpio show\n");
 8002f18:	4812      	ldr	r0, [pc, #72]	@ (8002f64 <cliGpio+0x1b0>)
 8002f1a:	f7fe fe71 	bl	8001c00 <cliPrintf>
    cliPrintf("gpio read ch[0~%d]\n", HW_GPIO_MAX_CH - 1);
 8002f1e:	210a      	movs	r1, #10
 8002f20:	4811      	ldr	r0, [pc, #68]	@ (8002f68 <cliGpio+0x1b4>)
 8002f22:	f7fe fe6d 	bl	8001c00 <cliPrintf>
    cliPrintf("gpio write ch[0~%d] 0:1\n", HW_GPIO_MAX_CH - 1);
 8002f26:	210a      	movs	r1, #10
 8002f28:	4810      	ldr	r0, [pc, #64]	@ (8002f6c <cliGpio+0x1b8>)
 8002f2a:	f7fe fe69 	bl	8001c00 <cliPrintf>
  }
}
 8002f2e:	bf00      	nop
 8002f30:	371c      	adds	r7, #28
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd90      	pop	{r4, r7, pc}
 8002f36:	bf00      	nop
 8002f38:	08011ab4 	.word	0x08011ab4
 8002f3c:	080122e0 	.word	0x080122e0
 8002f40:	08011abc 	.word	0x08011abc
 8002f44:	08011acc 	.word	0x08011acc
 8002f48:	08011ad4 	.word	0x08011ad4
 8002f4c:	08011ad8 	.word	0x08011ad8
 8002f50:	08011adc 	.word	0x08011adc
 8002f54:	08011ae4 	.word	0x08011ae4
 8002f58:	08011af8 	.word	0x08011af8
 8002f5c:	08011b00 	.word	0x08011b00
 8002f60:	08011b14 	.word	0x08011b14
 8002f64:	08011b20 	.word	0x08011b20
 8002f68:	08011b2c 	.word	0x08011b2c
 8002f6c:	08011b40 	.word	0x08011b40

08002f70 <i2cInit>:




bool i2cInit(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
  uint32_t i;

  for (i=0; i<I2C_MAX_CH; i++)
 8002f76:	2300      	movs	r3, #0
 8002f78:	607b      	str	r3, [r7, #4]
 8002f7a:	e011      	b.n	8002fa0 <i2cInit+0x30>
  {
    i2c_timeout[i] = 10;
 8002f7c:	4a10      	ldr	r2, [pc, #64]	@ (8002fc0 <i2cInit+0x50>)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	210a      	movs	r1, #10
 8002f82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    i2c_errcount[i] = 0;
 8002f86:	4a0f      	ldr	r2, [pc, #60]	@ (8002fc4 <i2cInit+0x54>)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2100      	movs	r1, #0
 8002f8c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    is_begin[i] = false;
 8002f90:	4a0d      	ldr	r2, [pc, #52]	@ (8002fc8 <i2cInit+0x58>)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4413      	add	r3, r2
 8002f96:	2200      	movs	r2, #0
 8002f98:	701a      	strb	r2, [r3, #0]
  for (i=0; i<I2C_MAX_CH; i++)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	607b      	str	r3, [r7, #4]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d0ea      	beq.n	8002f7c <i2cInit+0xc>
  }

#ifdef _USE_HW_CLI
  cliAdd("i2c", cliI2C);
 8002fa6:	4909      	ldr	r1, [pc, #36]	@ (8002fcc <i2cInit+0x5c>)
 8002fa8:	4809      	ldr	r0, [pc, #36]	@ (8002fd0 <i2cInit+0x60>)
 8002faa:	f7fe ff39 	bl	8001e20 <cliAdd>
#endif

  is_init = true;
 8002fae:	4b09      	ldr	r3, [pc, #36]	@ (8002fd4 <i2cInit+0x64>)
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	701a      	strb	r2, [r3, #0]
  return true;
 8002fb4:	2301      	movs	r3, #1
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	20001188 	.word	0x20001188
 8002fc4:	2000118c 	.word	0x2000118c
 8002fc8:	20001198 	.word	0x20001198
 8002fcc:	080033e1 	.word	0x080033e1
 8002fd0:	08011b5c 	.word	0x08011b5c
 8002fd4:	20001194 	.word	0x20001194

08002fd8 <i2cBegin>:
{
  return is_init;
}

bool i2cBegin(uint8_t ch, uint32_t freq_khz)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	4603      	mov	r3, r0
 8002fe0:	6039      	str	r1, [r7, #0]
 8002fe2:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	73fb      	strb	r3, [r7, #15]

  I2C_HandleTypeDef *p_handle = i2c_tbl[ch].p_hi2c;
 8002fe8:	79fa      	ldrb	r2, [r7, #7]
 8002fea:	492b      	ldr	r1, [pc, #172]	@ (8003098 <i2cBegin+0xc0>)
 8002fec:	4613      	mov	r3, r2
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	4413      	add	r3, r2
 8002ff2:	00db      	lsls	r3, r3, #3
 8002ff4:	440b      	add	r3, r1
 8002ff6:	3304      	adds	r3, #4
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	60bb      	str	r3, [r7, #8]

  if (ch >= I2C_MAX_CH)
 8002ffc:	79fb      	ldrb	r3, [r7, #7]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <i2cBegin+0x2e>
  {
    return false;
 8003002:	2300      	movs	r3, #0
 8003004:	e043      	b.n	800308e <i2cBegin+0xb6>
  }


  switch(ch)
 8003006:	79fb      	ldrb	r3, [r7, #7]
 8003008:	2b01      	cmp	r3, #1
 800300a:	d83f      	bhi.n	800308c <i2cBegin+0xb4>
  {
    case _DEF_I2C1:
    case _DEF_I2C2:
      i2c_freq[ch] = freq_khz;
 800300c:	79fb      	ldrb	r3, [r7, #7]
 800300e:	4923      	ldr	r1, [pc, #140]	@ (800309c <i2cBegin+0xc4>)
 8003010:	683a      	ldr	r2, [r7, #0]
 8003012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      p_handle->Instance             = i2c_tbl[ch].p_i2c;
 8003016:	79fa      	ldrb	r2, [r7, #7]
 8003018:	491f      	ldr	r1, [pc, #124]	@ (8003098 <i2cBegin+0xc0>)
 800301a:	4613      	mov	r3, r2
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	4413      	add	r3, r2
 8003020:	00db      	lsls	r3, r3, #3
 8003022:	440b      	add	r3, r1
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	601a      	str	r2, [r3, #0]
      p_handle->Init.Timing          = i2cGetTimming(freq_khz);
 800302a:	6838      	ldr	r0, [r7, #0]
 800302c:	f000 f83a 	bl	80030a4 <i2cGetTimming>
 8003030:	4602      	mov	r2, r0
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	605a      	str	r2, [r3, #4]
      p_handle->Init.OwnAddress1     = 0x00;
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	2200      	movs	r2, #0
 800303a:	609a      	str	r2, [r3, #8]
      p_handle->Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	2201      	movs	r2, #1
 8003040:	60da      	str	r2, [r3, #12]
      p_handle->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	2200      	movs	r2, #0
 8003046:	611a      	str	r2, [r3, #16]
      p_handle->Init.OwnAddress2     = 0x00;
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	2200      	movs	r2, #0
 800304c:	615a      	str	r2, [r3, #20]
      p_handle->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	2200      	movs	r2, #0
 8003052:	61da      	str	r2, [r3, #28]
      p_handle->Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	2200      	movs	r2, #0
 8003058:	621a      	str	r2, [r3, #32]

      i2cReset(ch);
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	4618      	mov	r0, r3
 800305e:	f000 f851 	bl	8003104 <i2cReset>

      HAL_I2C_DeInit(p_handle);
 8003062:	68b8      	ldr	r0, [r7, #8]
 8003064:	f005 fdc1 	bl	8008bea <HAL_I2C_DeInit>
      if(HAL_I2C_Init(p_handle) != HAL_OK)
 8003068:	68b8      	ldr	r0, [r7, #8]
 800306a:	f005 fd23 	bl	8008ab4 <HAL_I2C_Init>
      {
      }

      /* Enable the Analog I2C Filter */
      HAL_I2CEx_ConfigAnalogFilter(p_handle,I2C_ANALOGFILTER_ENABLE);
 800306e:	2100      	movs	r1, #0
 8003070:	68b8      	ldr	r0, [r7, #8]
 8003072:	f006 fbc5 	bl	8009800 <HAL_I2CEx_ConfigAnalogFilter>

      /* Configure Digital filter */
      HAL_I2CEx_ConfigDigitalFilter(p_handle, 0);
 8003076:	2100      	movs	r1, #0
 8003078:	68b8      	ldr	r0, [r7, #8]
 800307a:	f006 fc0c 	bl	8009896 <HAL_I2CEx_ConfigDigitalFilter>

      ret = true;
 800307e:	2301      	movs	r3, #1
 8003080:	73fb      	strb	r3, [r7, #15]
      is_begin[ch] = true;
 8003082:	79fb      	ldrb	r3, [r7, #7]
 8003084:	4a06      	ldr	r2, [pc, #24]	@ (80030a0 <i2cBegin+0xc8>)
 8003086:	2101      	movs	r1, #1
 8003088:	54d1      	strb	r1, [r2, r3]
      break;
 800308a:	bf00      	nop
  }

  return ret;
 800308c:	7bfb      	ldrb	r3, [r7, #15]
}
 800308e:	4618      	mov	r0, r3
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	20000030 	.word	0x20000030
 800309c:	20001190 	.word	0x20001190
 80030a0:	20001198 	.word	0x20001198

080030a4 <i2cGetTimming>:

uint32_t i2cGetTimming(uint32_t freq_khz)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b085      	sub	sp, #20
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  uint32_t ret;

  switch(freq_khz)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2b64      	cmp	r3, #100	@ 0x64
 80030b0:	d004      	beq.n	80030bc <i2cGetTimming+0x18>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80030b8:	d003      	beq.n	80030c2 <i2cGetTimming+0x1e>
 80030ba:	e005      	b.n	80030c8 <i2cGetTimming+0x24>
  {
    case 100:
      ret = 0x30D29DE4;//0x60100AB6;
 80030bc:	4b07      	ldr	r3, [pc, #28]	@ (80030dc <i2cGetTimming+0x38>)
 80030be:	60fb      	str	r3, [r7, #12]
      break;
 80030c0:	e005      	b.n	80030ce <i2cGetTimming+0x2a>

    case 400:
      ret = 0x00D049FB;
 80030c2:	4b07      	ldr	r3, [pc, #28]	@ (80030e0 <i2cGetTimming+0x3c>)
 80030c4:	60fb      	str	r3, [r7, #12]
      break;
 80030c6:	e002      	b.n	80030ce <i2cGetTimming+0x2a>

    default:
      ret = 0x00D049FB;
 80030c8:	4b05      	ldr	r3, [pc, #20]	@ (80030e0 <i2cGetTimming+0x3c>)
 80030ca:	60fb      	str	r3, [r7, #12]
      break;
 80030cc:	bf00      	nop
  };

  return ret;
 80030ce:	68fb      	ldr	r3, [r7, #12]
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3714      	adds	r7, #20
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr
 80030dc:	30d29de4 	.word	0x30d29de4
 80030e0:	00d049fb 	.word	0x00d049fb

080030e4 <i2cIsBegin>:

bool i2cIsBegin(uint8_t ch)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	71fb      	strb	r3, [r7, #7]
  return is_begin[ch];
 80030ee:	79fb      	ldrb	r3, [r7, #7]
 80030f0:	4a03      	ldr	r2, [pc, #12]	@ (8003100 <i2cIsBegin+0x1c>)
 80030f2:	5cd3      	ldrb	r3, [r2, r3]
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr
 8003100:	20001198 	.word	0x20001198

08003104 <i2cReset>:

void i2cReset(uint8_t ch)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b08a      	sub	sp, #40	@ 0x28
 8003108:	af00      	add	r7, sp, #0
 800310a:	4603      	mov	r3, r0
 800310c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  i2c_tbl_t *p_pin = &i2c_tbl[ch];
 800310e:	79fa      	ldrb	r2, [r7, #7]
 8003110:	4613      	mov	r3, r2
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	4413      	add	r3, r2
 8003116:	00db      	lsls	r3, r3, #3
 8003118:	4a44      	ldr	r2, [pc, #272]	@ (800322c <i2cReset+0x128>)
 800311a:	4413      	add	r3, r2
 800311c:	623b      	str	r3, [r7, #32]


  GPIO_InitStruct.Pin       = p_pin->scl_pin;
 800311e:	6a3b      	ldr	r3, [r7, #32]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_OD;
 8003124:	2311      	movs	r3, #17
 8003126:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8003128:	2300      	movs	r3, #0
 800312a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 800312c:	2303      	movs	r3, #3
 800312e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(p_pin->scl_port, &GPIO_InitStruct);
 8003130:	6a3b      	ldr	r3, [r7, #32]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	f107 020c 	add.w	r2, r7, #12
 8003138:	4611      	mov	r1, r2
 800313a:	4618      	mov	r0, r3
 800313c:	f005 f9f4 	bl	8008528 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin       = p_pin->sda_pin;
 8003140:	6a3b      	ldr	r3, [r7, #32]
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_OD;
 8003146:	2311      	movs	r3, #17
 8003148:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800314a:	2300      	movs	r3, #0
 800314c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(p_pin->sda_port, &GPIO_InitStruct);
 800314e:	6a3b      	ldr	r3, [r7, #32]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	f107 020c 	add.w	r2, r7, #12
 8003156:	4611      	mov	r1, r2
 8003158:	4618      	mov	r0, r3
 800315a:	f005 f9e5 	bl	8008528 <HAL_GPIO_Init>


  HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_SET);
 800315e:	6a3b      	ldr	r3, [r7, #32]
 8003160:	6898      	ldr	r0, [r3, #8]
 8003162:	6a3b      	ldr	r3, [r7, #32]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	b29b      	uxth	r3, r3
 8003168:	2201      	movs	r2, #1
 800316a:	4619      	mov	r1, r3
 800316c:	f005 fc58 	bl	8008a20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(p_pin->sda_port, p_pin->sda_pin, GPIO_PIN_SET);
 8003170:	6a3b      	ldr	r3, [r7, #32]
 8003172:	6918      	ldr	r0, [r3, #16]
 8003174:	6a3b      	ldr	r3, [r7, #32]
 8003176:	695b      	ldr	r3, [r3, #20]
 8003178:	b29b      	uxth	r3, r3
 800317a:	2201      	movs	r2, #1
 800317c:	4619      	mov	r1, r3
 800317e:	f005 fc4f 	bl	8008a20 <HAL_GPIO_WritePin>
  delayUs(5);
 8003182:	2005      	movs	r0, #5
 8003184:	f7ff f887 	bl	8002296 <delayUs>

  for (int i = 0; i < 9; i++)
 8003188:	2300      	movs	r3, #0
 800318a:	627b      	str	r3, [r7, #36]	@ 0x24
 800318c:	e01a      	b.n	80031c4 <i2cReset+0xc0>
  {

    HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_RESET);
 800318e:	6a3b      	ldr	r3, [r7, #32]
 8003190:	6898      	ldr	r0, [r3, #8]
 8003192:	6a3b      	ldr	r3, [r7, #32]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	b29b      	uxth	r3, r3
 8003198:	2200      	movs	r2, #0
 800319a:	4619      	mov	r1, r3
 800319c:	f005 fc40 	bl	8008a20 <HAL_GPIO_WritePin>
    delayUs(5);
 80031a0:	2005      	movs	r0, #5
 80031a2:	f7ff f878 	bl	8002296 <delayUs>
    HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_SET);
 80031a6:	6a3b      	ldr	r3, [r7, #32]
 80031a8:	6898      	ldr	r0, [r3, #8]
 80031aa:	6a3b      	ldr	r3, [r7, #32]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	2201      	movs	r2, #1
 80031b2:	4619      	mov	r1, r3
 80031b4:	f005 fc34 	bl	8008a20 <HAL_GPIO_WritePin>
    delayUs(5);
 80031b8:	2005      	movs	r0, #5
 80031ba:	f7ff f86c 	bl	8002296 <delayUs>
  for (int i = 0; i < 9; i++)
 80031be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c0:	3301      	adds	r3, #1
 80031c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80031c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c6:	2b08      	cmp	r3, #8
 80031c8:	dde1      	ble.n	800318e <i2cReset+0x8a>
  }

  HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_RESET);
 80031ca:	6a3b      	ldr	r3, [r7, #32]
 80031cc:	6898      	ldr	r0, [r3, #8]
 80031ce:	6a3b      	ldr	r3, [r7, #32]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	2200      	movs	r2, #0
 80031d6:	4619      	mov	r1, r3
 80031d8:	f005 fc22 	bl	8008a20 <HAL_GPIO_WritePin>
  delayUs(5);
 80031dc:	2005      	movs	r0, #5
 80031de:	f7ff f85a 	bl	8002296 <delayUs>
  HAL_GPIO_WritePin(p_pin->sda_port, p_pin->sda_pin, GPIO_PIN_RESET);
 80031e2:	6a3b      	ldr	r3, [r7, #32]
 80031e4:	6918      	ldr	r0, [r3, #16]
 80031e6:	6a3b      	ldr	r3, [r7, #32]
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	2200      	movs	r2, #0
 80031ee:	4619      	mov	r1, r3
 80031f0:	f005 fc16 	bl	8008a20 <HAL_GPIO_WritePin>
  delayUs(5);
 80031f4:	2005      	movs	r0, #5
 80031f6:	f7ff f84e 	bl	8002296 <delayUs>

  HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_SET);
 80031fa:	6a3b      	ldr	r3, [r7, #32]
 80031fc:	6898      	ldr	r0, [r3, #8]
 80031fe:	6a3b      	ldr	r3, [r7, #32]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	b29b      	uxth	r3, r3
 8003204:	2201      	movs	r2, #1
 8003206:	4619      	mov	r1, r3
 8003208:	f005 fc0a 	bl	8008a20 <HAL_GPIO_WritePin>
  delayUs(5);
 800320c:	2005      	movs	r0, #5
 800320e:	f7ff f842 	bl	8002296 <delayUs>
  HAL_GPIO_WritePin(p_pin->sda_port, p_pin->sda_pin, GPIO_PIN_SET);
 8003212:	6a3b      	ldr	r3, [r7, #32]
 8003214:	6918      	ldr	r0, [r3, #16]
 8003216:	6a3b      	ldr	r3, [r7, #32]
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	b29b      	uxth	r3, r3
 800321c:	2201      	movs	r2, #1
 800321e:	4619      	mov	r1, r3
 8003220:	f005 fbfe 	bl	8008a20 <HAL_GPIO_WritePin>
}
 8003224:	bf00      	nop
 8003226:	3728      	adds	r7, #40	@ 0x28
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}
 800322c:	20000030 	.word	0x20000030

08003230 <i2cIsDeviceReady>:

bool i2cIsDeviceReady(uint8_t ch, uint8_t dev_addr)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	4603      	mov	r3, r0
 8003238:	460a      	mov	r2, r1
 800323a:	71fb      	strb	r3, [r7, #7]
 800323c:	4613      	mov	r3, r2
 800323e:	71bb      	strb	r3, [r7, #6]
  I2C_HandleTypeDef *p_handle = i2c_tbl[ch].p_hi2c;
 8003240:	79fa      	ldrb	r2, [r7, #7]
 8003242:	490f      	ldr	r1, [pc, #60]	@ (8003280 <i2cIsDeviceReady+0x50>)
 8003244:	4613      	mov	r3, r2
 8003246:	005b      	lsls	r3, r3, #1
 8003248:	4413      	add	r3, r2
 800324a:	00db      	lsls	r3, r3, #3
 800324c:	440b      	add	r3, r1
 800324e:	3304      	adds	r3, #4
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	60fb      	str	r3, [r7, #12]


  if (HAL_I2C_IsDeviceReady(p_handle, dev_addr << 1, 10, 10) == HAL_OK)
 8003254:	79bb      	ldrb	r3, [r7, #6]
 8003256:	b29b      	uxth	r3, r3
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	b299      	uxth	r1, r3
 800325c:	230a      	movs	r3, #10
 800325e:	220a      	movs	r2, #10
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f005 ff1f 	bl	80090a4 <HAL_I2C_IsDeviceReady>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d103      	bne.n	8003274 <i2cIsDeviceReady+0x44>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800326c:	b662      	cpsie	i
}
 800326e:	bf00      	nop
  {
    __enable_irq();
    return true;
 8003270:	2301      	movs	r3, #1
 8003272:	e000      	b.n	8003276 <i2cIsDeviceReady+0x46>
  }

  return false;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	20000030 	.word	0x20000030

08003284 <i2cReadByte>:

  return ret;
}

bool i2cReadByte (uint8_t ch, uint16_t dev_addr, uint16_t reg_addr, uint8_t *p_data, uint32_t timeout)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af02      	add	r7, sp, #8
 800328a:	607b      	str	r3, [r7, #4]
 800328c:	4603      	mov	r3, r0
 800328e:	73fb      	strb	r3, [r7, #15]
 8003290:	460b      	mov	r3, r1
 8003292:	81bb      	strh	r3, [r7, #12]
 8003294:	4613      	mov	r3, r2
 8003296:	817b      	strh	r3, [r7, #10]
  return i2cReadBytes(ch, dev_addr, reg_addr, p_data, 1, timeout);
 8003298:	897a      	ldrh	r2, [r7, #10]
 800329a:	89b9      	ldrh	r1, [r7, #12]
 800329c:	7bf8      	ldrb	r0, [r7, #15]
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	9301      	str	r3, [sp, #4]
 80032a2:	2301      	movs	r3, #1
 80032a4:	9300      	str	r3, [sp, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f000 f806 	bl	80032b8 <i2cReadBytes>
 80032ac:	4603      	mov	r3, r0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
	...

080032b8 <i2cReadBytes>:

bool i2cReadBytes(uint8_t ch, uint16_t dev_addr, uint16_t reg_addr, uint8_t *p_data, uint32_t length, uint32_t timeout)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b08c      	sub	sp, #48	@ 0x30
 80032bc:	af04      	add	r7, sp, #16
 80032be:	607b      	str	r3, [r7, #4]
 80032c0:	4603      	mov	r3, r0
 80032c2:	73fb      	strb	r3, [r7, #15]
 80032c4:	460b      	mov	r3, r1
 80032c6:	81bb      	strh	r3, [r7, #12]
 80032c8:	4613      	mov	r3, r2
 80032ca:	817b      	strh	r3, [r7, #10]
  bool ret;
  HAL_StatusTypeDef i2c_ret;
  I2C_HandleTypeDef *p_handle = i2c_tbl[ch].p_hi2c;
 80032cc:	7bfa      	ldrb	r2, [r7, #15]
 80032ce:	4916      	ldr	r1, [pc, #88]	@ (8003328 <i2cReadBytes+0x70>)
 80032d0:	4613      	mov	r3, r2
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	4413      	add	r3, r2
 80032d6:	00db      	lsls	r3, r3, #3
 80032d8:	440b      	add	r3, r1
 80032da:	3304      	adds	r3, #4
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	61bb      	str	r3, [r7, #24]

  if (ch >= I2C_MAX_CH)
 80032e0:	7bfb      	ldrb	r3, [r7, #15]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <i2cReadBytes+0x32>
  {
    return false;
 80032e6:	2300      	movs	r3, #0
 80032e8:	e01a      	b.n	8003320 <i2cReadBytes+0x68>
  }

  i2c_ret = HAL_I2C_Mem_Read(p_handle, (uint16_t)(dev_addr << 1), reg_addr, I2C_MEMADD_SIZE_8BIT, p_data, length, timeout);
 80032ea:	89bb      	ldrh	r3, [r7, #12]
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	b299      	uxth	r1, r3
 80032f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	8978      	ldrh	r0, [r7, #10]
 80032f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032f8:	9202      	str	r2, [sp, #8]
 80032fa:	9301      	str	r3, [sp, #4]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	9300      	str	r3, [sp, #0]
 8003300:	2301      	movs	r3, #1
 8003302:	4602      	mov	r2, r0
 8003304:	69b8      	ldr	r0, [r7, #24]
 8003306:	f005 fdb3 	bl	8008e70 <HAL_I2C_Mem_Read>
 800330a:	4603      	mov	r3, r0
 800330c:	75fb      	strb	r3, [r7, #23]

  if( i2c_ret == HAL_OK )
 800330e:	7dfb      	ldrb	r3, [r7, #23]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d102      	bne.n	800331a <i2cReadBytes+0x62>
  {
    ret = true;
 8003314:	2301      	movs	r3, #1
 8003316:	77fb      	strb	r3, [r7, #31]
 8003318:	e001      	b.n	800331e <i2cReadBytes+0x66>
  }
  else
  {
    ret = false;
 800331a:	2300      	movs	r3, #0
 800331c:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 800331e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003320:	4618      	mov	r0, r3
 8003322:	3720      	adds	r7, #32
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	20000030 	.word	0x20000030

0800332c <i2cWriteByte>:

  return ret;
}

bool i2cWriteByte (uint8_t ch, uint16_t dev_addr, uint16_t reg_addr, uint8_t data, uint32_t timeout)
{
 800332c:	b590      	push	{r4, r7, lr}
 800332e:	b085      	sub	sp, #20
 8003330:	af02      	add	r7, sp, #8
 8003332:	4604      	mov	r4, r0
 8003334:	4608      	mov	r0, r1
 8003336:	4611      	mov	r1, r2
 8003338:	461a      	mov	r2, r3
 800333a:	4623      	mov	r3, r4
 800333c:	71fb      	strb	r3, [r7, #7]
 800333e:	4603      	mov	r3, r0
 8003340:	80bb      	strh	r3, [r7, #4]
 8003342:	460b      	mov	r3, r1
 8003344:	807b      	strh	r3, [r7, #2]
 8003346:	4613      	mov	r3, r2
 8003348:	71bb      	strb	r3, [r7, #6]
  return i2cWriteBytes(ch, dev_addr, reg_addr, &data, 1, timeout);
 800334a:	1dbc      	adds	r4, r7, #6
 800334c:	887a      	ldrh	r2, [r7, #2]
 800334e:	88b9      	ldrh	r1, [r7, #4]
 8003350:	79f8      	ldrb	r0, [r7, #7]
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	9301      	str	r3, [sp, #4]
 8003356:	2301      	movs	r3, #1
 8003358:	9300      	str	r3, [sp, #0]
 800335a:	4623      	mov	r3, r4
 800335c:	f000 f806 	bl	800336c <i2cWriteBytes>
 8003360:	4603      	mov	r3, r0
}
 8003362:	4618      	mov	r0, r3
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	bd90      	pop	{r4, r7, pc}
	...

0800336c <i2cWriteBytes>:

bool i2cWriteBytes(uint8_t ch, uint16_t dev_addr, uint16_t reg_addr, uint8_t *p_data, uint32_t length, uint32_t timeout)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b08c      	sub	sp, #48	@ 0x30
 8003370:	af04      	add	r7, sp, #16
 8003372:	607b      	str	r3, [r7, #4]
 8003374:	4603      	mov	r3, r0
 8003376:	73fb      	strb	r3, [r7, #15]
 8003378:	460b      	mov	r3, r1
 800337a:	81bb      	strh	r3, [r7, #12]
 800337c:	4613      	mov	r3, r2
 800337e:	817b      	strh	r3, [r7, #10]
  bool ret;
  HAL_StatusTypeDef i2c_ret;
  I2C_HandleTypeDef *p_handle = i2c_tbl[ch].p_hi2c;
 8003380:	7bfa      	ldrb	r2, [r7, #15]
 8003382:	4916      	ldr	r1, [pc, #88]	@ (80033dc <i2cWriteBytes+0x70>)
 8003384:	4613      	mov	r3, r2
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	4413      	add	r3, r2
 800338a:	00db      	lsls	r3, r3, #3
 800338c:	440b      	add	r3, r1
 800338e:	3304      	adds	r3, #4
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	61bb      	str	r3, [r7, #24]

  if (ch >= I2C_MAX_CH)
 8003394:	7bfb      	ldrb	r3, [r7, #15]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <i2cWriteBytes+0x32>
  {
    return false;
 800339a:	2300      	movs	r3, #0
 800339c:	e01a      	b.n	80033d4 <i2cWriteBytes+0x68>
  }

  i2c_ret = HAL_I2C_Mem_Write(p_handle, (uint16_t)(dev_addr << 1), reg_addr, I2C_MEMADD_SIZE_8BIT, p_data, length, timeout);
 800339e:	89bb      	ldrh	r3, [r7, #12]
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	b299      	uxth	r1, r3
 80033a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	8978      	ldrh	r0, [r7, #10]
 80033aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033ac:	9202      	str	r2, [sp, #8]
 80033ae:	9301      	str	r3, [sp, #4]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	9300      	str	r3, [sp, #0]
 80033b4:	2301      	movs	r3, #1
 80033b6:	4602      	mov	r2, r0
 80033b8:	69b8      	ldr	r0, [r7, #24]
 80033ba:	f005 fc45 	bl	8008c48 <HAL_I2C_Mem_Write>
 80033be:	4603      	mov	r3, r0
 80033c0:	75fb      	strb	r3, [r7, #23]

  if(i2c_ret == HAL_OK)
 80033c2:	7dfb      	ldrb	r3, [r7, #23]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d102      	bne.n	80033ce <i2cWriteBytes+0x62>
  {
    ret = true;
 80033c8:	2301      	movs	r3, #1
 80033ca:	77fb      	strb	r3, [r7, #31]
 80033cc:	e001      	b.n	80033d2 <i2cWriteBytes+0x66>
  }
  else
  {
    ret = false;
 80033ce:	2300      	movs	r3, #0
 80033d0:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 80033d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3720      	adds	r7, #32
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	20000030 	.word	0x20000030

080033e0 <cliI2C>:
}


#ifdef _USE_HW_CLI
void cliI2C(cli_args_t *args)
{
 80033e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033e2:	b0ad      	sub	sp, #180	@ 0xb4
 80033e4:	af02      	add	r7, sp, #8
 80033e6:	6078      	str	r0, [r7, #4]
  bool ret = true;
 80033e8:	2301      	movs	r3, #1
 80033ea:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  uint32_t i;
  uint8_t i2c_data[128];
  uint32_t pre_time;


  if (args->argc == 2)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	881b      	ldrh	r3, [r3, #0]
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d17b      	bne.n	80034ee <cliI2C+0x10e>
  {
    print_ch = (uint16_t) args->getData(1);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	2001      	movs	r0, #1
 80033fc:	4798      	blx	r3
 80033fe:	4603      	mov	r3, r0
 8003400:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

    print_ch = constrain(print_ch, 1, I2C_MAX_CH);
 8003404:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003408:	2b00      	cmp	r3, #0
 800340a:	d006      	beq.n	800341a <cliI2C+0x3a>
 800340c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003410:	2b01      	cmp	r3, #1
 8003412:	bf28      	it	cs
 8003414:	2301      	movcs	r3, #1
 8003416:	b2db      	uxtb	r3, r3
 8003418:	e000      	b.n	800341c <cliI2C+0x3c>
 800341a:	2301      	movs	r3, #1
 800341c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
    print_ch -= 1;
 8003420:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003424:	3b01      	subs	r3, #1
 8003426:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

    if(args->isStr(0, "scan") == true)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	695b      	ldr	r3, [r3, #20]
 800342e:	4999      	ldr	r1, [pc, #612]	@ (8003694 <cliI2C+0x2b4>)
 8003430:	2000      	movs	r0, #0
 8003432:	4798      	blx	r3
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d032      	beq.n	80034a0 <cliI2C+0xc0>
    {
      if (i2cIsBegin(print_ch) == true)
 800343a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800343e:	4618      	mov	r0, r3
 8003440:	f7ff fe50 	bl	80030e4 <i2cIsBegin>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d022      	beq.n	8003490 <cliI2C+0xb0>
      {
        for (i=0x00; i<= 0x7F; i++)
 800344a:	2300      	movs	r3, #0
 800344c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003450:	e019      	b.n	8003486 <cliI2C+0xa6>
        {
          if (i2cIsDeviceReady(print_ch, i) == true)
 8003452:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003456:	b2da      	uxtb	r2, r3
 8003458:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800345c:	4611      	mov	r1, r2
 800345e:	4618      	mov	r0, r3
 8003460:	f7ff fee6 	bl	8003230 <i2cIsDeviceReady>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d008      	beq.n	800347c <cliI2C+0x9c>
          {
            cliPrintf("I2C CH%d Addr 0x%02X : OK\n", print_ch+1, i);
 800346a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800346e:	3301      	adds	r3, #1
 8003470:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8003474:	4619      	mov	r1, r3
 8003476:	4888      	ldr	r0, [pc, #544]	@ (8003698 <cliI2C+0x2b8>)
 8003478:	f7fe fbc2 	bl	8001c00 <cliPrintf>
        for (i=0x00; i<= 0x7F; i++)
 800347c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003480:	3301      	adds	r3, #1
 8003482:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003486:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800348a:	2b7f      	cmp	r3, #127	@ 0x7f
 800348c:	d9e1      	bls.n	8003452 <cliI2C+0x72>
 800348e:	e0e7      	b.n	8003660 <cliI2C+0x280>
          }
        }
      }
      else
      {
        cliPrintf("i2c ch%d is not begin\n", print_ch + 1);
 8003490:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003494:	3301      	adds	r3, #1
 8003496:	4619      	mov	r1, r3
 8003498:	4880      	ldr	r0, [pc, #512]	@ (800369c <cliI2C+0x2bc>)
 800349a:	f7fe fbb1 	bl	8001c00 <cliPrintf>
 800349e:	e0df      	b.n	8003660 <cliI2C+0x280>
      }
    }
    else if(args->isStr(0, "begin") == true)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	695b      	ldr	r3, [r3, #20]
 80034a4:	497e      	ldr	r1, [pc, #504]	@ (80036a0 <cliI2C+0x2c0>)
 80034a6:	2000      	movs	r0, #0
 80034a8:	4798      	blx	r3
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f000 80d7 	beq.w	8003660 <cliI2C+0x280>
    {
      i2c_ret = i2cBegin(print_ch, 400);
 80034b2:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80034b6:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7ff fd8c 	bl	8002fd8 <i2cBegin>
 80034c0:	4603      	mov	r3, r0
 80034c2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if (i2c_ret == true)
 80034c6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d007      	beq.n	80034de <cliI2C+0xfe>
      {
        cliPrintf("I2C CH%d Begin OK\n", print_ch + 1);
 80034ce:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80034d2:	3301      	adds	r3, #1
 80034d4:	4619      	mov	r1, r3
 80034d6:	4873      	ldr	r0, [pc, #460]	@ (80036a4 <cliI2C+0x2c4>)
 80034d8:	f7fe fb92 	bl	8001c00 <cliPrintf>
 80034dc:	e0c0      	b.n	8003660 <cliI2C+0x280>
      }
      else
      {
        cliPrintf("I2C CH%d Begin Fail\n", print_ch + 1);
 80034de:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80034e2:	3301      	adds	r3, #1
 80034e4:	4619      	mov	r1, r3
 80034e6:	4870      	ldr	r0, [pc, #448]	@ (80036a8 <cliI2C+0x2c8>)
 80034e8:	f7fe fb8a 	bl	8001c00 <cliPrintf>
 80034ec:	e0b8      	b.n	8003660 <cliI2C+0x280>
      }
    }
  }
  else if (args->argc == 5)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	881b      	ldrh	r3, [r3, #0]
 80034f2:	2b05      	cmp	r3, #5
 80034f4:	f040 80b1 	bne.w	800365a <cliI2C+0x27a>
  {
    print_ch = (uint16_t) args->getData(1);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	2001      	movs	r0, #1
 80034fe:	4798      	blx	r3
 8003500:	4603      	mov	r3, r0
 8003502:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
    print_ch = constrain(print_ch, 1, I2C_MAX_CH);
 8003506:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800350a:	2b00      	cmp	r3, #0
 800350c:	d006      	beq.n	800351c <cliI2C+0x13c>
 800350e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003512:	2b01      	cmp	r3, #1
 8003514:	bf28      	it	cs
 8003516:	2301      	movcs	r3, #1
 8003518:	b2db      	uxtb	r3, r3
 800351a:	e000      	b.n	800351e <cliI2C+0x13e>
 800351c:	2301      	movs	r3, #1
 800351e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

    dev_addr = (uint16_t) args->getData(2);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	2002      	movs	r0, #2
 8003528:	4798      	blx	r3
 800352a:	4603      	mov	r3, r0
 800352c:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
    reg_addr = (uint16_t) args->getData(3);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	2003      	movs	r0, #3
 8003536:	4798      	blx	r3
 8003538:	4603      	mov	r3, r0
 800353a:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
    length   = (uint16_t) args->getData(4);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	2004      	movs	r0, #4
 8003544:	4798      	blx	r3
 8003546:	4603      	mov	r3, r0
 8003548:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
    ch       = print_ch - 1;
 800354c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003550:	3b01      	subs	r3, #1
 8003552:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

    if(args->isStr(0, "read") == true)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	4954      	ldr	r1, [pc, #336]	@ (80036ac <cliI2C+0x2cc>)
 800355c:	2000      	movs	r0, #0
 800355e:	4798      	blx	r3
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d03a      	beq.n	80035dc <cliI2C+0x1fc>
    {
      for (i=0; i<length; i++)
 8003566:	2300      	movs	r3, #0
 8003568:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800356c:	e02f      	b.n	80035ce <cliI2C+0x1ee>
      {
        i2c_ret = i2cReadByte(ch, dev_addr, reg_addr+i, i2c_data, 100);
 800356e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003572:	b29a      	uxth	r2, r3
 8003574:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8003578:	4413      	add	r3, r2
 800357a:	b29a      	uxth	r2, r3
 800357c:	f107 030c 	add.w	r3, r7, #12
 8003580:	f8b7 109c 	ldrh.w	r1, [r7, #156]	@ 0x9c
 8003584:	f897 0097 	ldrb.w	r0, [r7, #151]	@ 0x97
 8003588:	2464      	movs	r4, #100	@ 0x64
 800358a:	9400      	str	r4, [sp, #0]
 800358c:	f7ff fe7a 	bl	8003284 <i2cReadByte>
 8003590:	4603      	mov	r3, r0
 8003592:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

        if (i2c_ret == true)
 8003596:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00b      	beq.n	80035b6 <cliI2C+0x1d6>
        {
          cliPrintf("%d I2C - 0x%02X : 0x%02X\n", print_ch, reg_addr+i, i2c_data[0]);
 800359e:	f897 109f 	ldrb.w	r1, [r7, #159]	@ 0x9f
 80035a2:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 80035a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80035aa:	441a      	add	r2, r3
 80035ac:	7b3b      	ldrb	r3, [r7, #12]
 80035ae:	4840      	ldr	r0, [pc, #256]	@ (80036b0 <cliI2C+0x2d0>)
 80035b0:	f7fe fb26 	bl	8001c00 <cliPrintf>
 80035b4:	e006      	b.n	80035c4 <cliI2C+0x1e4>
        }
        else
        {
          cliPrintf("%d I2C - Fail \n", print_ch);
 80035b6:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80035ba:	4619      	mov	r1, r3
 80035bc:	483d      	ldr	r0, [pc, #244]	@ (80036b4 <cliI2C+0x2d4>)
 80035be:	f7fe fb1f 	bl	8001c00 <cliPrintf>
          break;
 80035c2:	e04d      	b.n	8003660 <cliI2C+0x280>
      for (i=0; i<length; i++)
 80035c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80035c8:	3301      	adds	r3, #1
 80035ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80035ce:	f8b7 3098 	ldrh.w	r3, [r7, #152]	@ 0x98
 80035d2:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d3c9      	bcc.n	800356e <cliI2C+0x18e>
 80035da:	e041      	b.n	8003660 <cliI2C+0x280>
        }
      }
    }
    else if(args->isStr(0, "write") == true)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	695b      	ldr	r3, [r3, #20]
 80035e0:	4935      	ldr	r1, [pc, #212]	@ (80036b8 <cliI2C+0x2d8>)
 80035e2:	2000      	movs	r0, #0
 80035e4:	4798      	blx	r3
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d032      	beq.n	8003652 <cliI2C+0x272>
    {
      pre_time = millis();
 80035ec:	f7fe fe68 	bl	80022c0 <millis>
 80035f0:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
      i2c_ret = i2cWriteByte(ch, dev_addr, reg_addr, (uint8_t)length, 100);
 80035f4:	f8b7 3098 	ldrh.w	r3, [r7, #152]	@ 0x98
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 80035fe:	f8b7 109c 	ldrh.w	r1, [r7, #156]	@ 0x9c
 8003602:	f897 0097 	ldrb.w	r0, [r7, #151]	@ 0x97
 8003606:	2464      	movs	r4, #100	@ 0x64
 8003608:	9400      	str	r4, [sp, #0]
 800360a:	f7ff fe8f 	bl	800332c <i2cWriteByte>
 800360e:	4603      	mov	r3, r0
 8003610:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

      if (i2c_ret == true)
 8003614:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003618:	2b00      	cmp	r3, #0
 800361a:	d013      	beq.n	8003644 <cliI2C+0x264>
      {
        cliPrintf("%d I2C - 0x%02X : 0x%02X, %d ms\n", print_ch, reg_addr, length, millis()-pre_time);
 800361c:	f897 409f 	ldrb.w	r4, [r7, #159]	@ 0x9f
 8003620:	f8b7 509a 	ldrh.w	r5, [r7, #154]	@ 0x9a
 8003624:	f8b7 6098 	ldrh.w	r6, [r7, #152]	@ 0x98
 8003628:	f7fe fe4a 	bl	80022c0 <millis>
 800362c:	4602      	mov	r2, r0
 800362e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	9300      	str	r3, [sp, #0]
 8003636:	4633      	mov	r3, r6
 8003638:	462a      	mov	r2, r5
 800363a:	4621      	mov	r1, r4
 800363c:	481f      	ldr	r0, [pc, #124]	@ (80036bc <cliI2C+0x2dc>)
 800363e:	f7fe fadf 	bl	8001c00 <cliPrintf>
 8003642:	e00d      	b.n	8003660 <cliI2C+0x280>
      }
      else
      {
        cliPrintf("%d I2C - Fail \n", print_ch);
 8003644:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003648:	4619      	mov	r1, r3
 800364a:	481a      	ldr	r0, [pc, #104]	@ (80036b4 <cliI2C+0x2d4>)
 800364c:	f7fe fad8 	bl	8001c00 <cliPrintf>
 8003650:	e006      	b.n	8003660 <cliI2C+0x280>
      }
    }
    else
    {
      ret = false;
 8003652:	2300      	movs	r3, #0
 8003654:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8003658:	e002      	b.n	8003660 <cliI2C+0x280>
    }
  }
  else
  {
    ret = false;
 800365a:	2300      	movs	r3, #0
 800365c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  }

  if (ret == false)
 8003660:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8003664:	f083 0301 	eor.w	r3, r3, #1
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00d      	beq.n	800368a <cliI2C+0x2aa>
  {
    cliPrintf( "i2c begin ch[1~%d]\n", I2C_MAX_CH);
 800366e:	2101      	movs	r1, #1
 8003670:	4813      	ldr	r0, [pc, #76]	@ (80036c0 <cliI2C+0x2e0>)
 8003672:	f7fe fac5 	bl	8001c00 <cliPrintf>
    cliPrintf( "i2c scan  ch[1~%d]\n", I2C_MAX_CH);
 8003676:	2101      	movs	r1, #1
 8003678:	4812      	ldr	r0, [pc, #72]	@ (80036c4 <cliI2C+0x2e4>)
 800367a:	f7fe fac1 	bl	8001c00 <cliPrintf>
    cliPrintf( "i2c read  ch dev_addr reg_addr length\n");
 800367e:	4812      	ldr	r0, [pc, #72]	@ (80036c8 <cliI2C+0x2e8>)
 8003680:	f7fe fabe 	bl	8001c00 <cliPrintf>
    cliPrintf( "i2c write ch dev_addr reg_addr data\n");
 8003684:	4811      	ldr	r0, [pc, #68]	@ (80036cc <cliI2C+0x2ec>)
 8003686:	f7fe fabb 	bl	8001c00 <cliPrintf>
  }
}
 800368a:	bf00      	nop
 800368c:	37ac      	adds	r7, #172	@ 0xac
 800368e:	46bd      	mov	sp, r7
 8003690:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003692:	bf00      	nop
 8003694:	08011b60 	.word	0x08011b60
 8003698:	08011b68 	.word	0x08011b68
 800369c:	08011b84 	.word	0x08011b84
 80036a0:	08011b9c 	.word	0x08011b9c
 80036a4:	08011ba4 	.word	0x08011ba4
 80036a8:	08011bb8 	.word	0x08011bb8
 80036ac:	08011bd0 	.word	0x08011bd0
 80036b0:	08011bd8 	.word	0x08011bd8
 80036b4:	08011bf4 	.word	0x08011bf4
 80036b8:	08011c04 	.word	0x08011c04
 80036bc:	08011c0c 	.word	0x08011c0c
 80036c0:	08011c30 	.word	0x08011c30
 80036c4:	08011c44 	.word	0x08011c44
 80036c8:	08011c58 	.word	0x08011c58
 80036cc:	08011c80 	.word	0x08011c80

080036d0 <imuInit>:
static madgwick_info_t filter_info;
static int16_t         gyro_bias[3] = {0};


bool imuInit(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
  bool ret = true;
 80036d6:	2301      	movs	r3, #1
 80036d8:	71fb      	strb	r3, [r7, #7]


  imu_info.a_res = (float)ICM42670_ACCEL_FSR_G / 32768.0f;
 80036da:	4b15      	ldr	r3, [pc, #84]	@ (8003730 <imuInit+0x60>)
 80036dc:	f04f 5268 	mov.w	r2, #973078528	@ 0x3a000000
 80036e0:	635a      	str	r2, [r3, #52]	@ 0x34
  imu_info.g_res = (float)ICM42670_GYRO_FSR_DPS / 32768.0f;
 80036e2:	4b13      	ldr	r3, [pc, #76]	@ (8003730 <imuInit+0x60>)
 80036e4:	4a13      	ldr	r2, [pc, #76]	@ (8003734 <imuInit+0x64>)
 80036e6:	639a      	str	r2, [r3, #56]	@ 0x38
  update_us      = 1000000 / update_hz;
 80036e8:	4b13      	ldr	r3, [pc, #76]	@ (8003738 <imuInit+0x68>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a13      	ldr	r2, [pc, #76]	@ (800373c <imuInit+0x6c>)
 80036ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f2:	4a13      	ldr	r2, [pc, #76]	@ (8003740 <imuInit+0x70>)
 80036f4:	6013      	str	r3, [r2, #0]

  is_init = imuBegin();
 80036f6:	f000 f831 	bl	800375c <imuBegin>
 80036fa:	4603      	mov	r3, r0
 80036fc:	461a      	mov	r2, r3
 80036fe:	4b11      	ldr	r3, [pc, #68]	@ (8003744 <imuInit+0x74>)
 8003700:	701a      	strb	r2, [r3, #0]
  ret = is_init;
 8003702:	4b10      	ldr	r3, [pc, #64]	@ (8003744 <imuInit+0x74>)
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	71fb      	strb	r3, [r7, #7]

//  logPrintf("[%s] imuInit()\n", ret ? "OK":"E_");
  cliPrintf("[%s] imuInit()\n", ret ? "OK":"E_");
 8003708:	79fb      	ldrb	r3, [r7, #7]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <imuInit+0x42>
 800370e:	4b0e      	ldr	r3, [pc, #56]	@ (8003748 <imuInit+0x78>)
 8003710:	e000      	b.n	8003714 <imuInit+0x44>
 8003712:	4b0e      	ldr	r3, [pc, #56]	@ (800374c <imuInit+0x7c>)
 8003714:	4619      	mov	r1, r3
 8003716:	480e      	ldr	r0, [pc, #56]	@ (8003750 <imuInit+0x80>)
 8003718:	f7fe fa72 	bl	8001c00 <cliPrintf>

#ifdef _USE_HW_CLI
  cliAdd("imu", cliCmd);
 800371c:	490d      	ldr	r1, [pc, #52]	@ (8003754 <imuInit+0x84>)
 800371e:	480e      	ldr	r0, [pc, #56]	@ (8003758 <imuInit+0x88>)
 8003720:	f7fe fb7e 	bl	8001e20 <cliAdd>
#endif
  return ret;
 8003724:	79fb      	ldrb	r3, [r7, #7]
}
 8003726:	4618      	mov	r0, r3
 8003728:	3708      	adds	r7, #8
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	200011a4 	.word	0x200011a4
 8003734:	3d7a0000 	.word	0x3d7a0000
 8003738:	20000048 	.word	0x20000048
 800373c:	000f4240 	.word	0x000f4240
 8003740:	2000119c 	.word	0x2000119c
 8003744:	200011a0 	.word	0x200011a0
 8003748:	08011ca8 	.word	0x08011ca8
 800374c:	08011cac 	.word	0x08011cac
 8003750:	08011cb0 	.word	0x08011cb0
 8003754:	08003ba5 	.word	0x08003ba5
 8003758:	08011cc0 	.word	0x08011cc0

0800375c <imuBegin>:
{
  return is_init;
}

bool imuBegin(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
  bool ret = true;
 8003762:	2301      	movs	r3, #1
 8003764:	71fb      	strb	r3, [r7, #7]

  ret &= icm42670Init();
 8003766:	f001 fbe5 	bl	8004f34 <icm42670Init>
 800376a:	4603      	mov	r3, r0
 800376c:	461a      	mov	r2, r3
 800376e:	79fb      	ldrb	r3, [r7, #7]
 8003770:	4013      	ands	r3, r2
 8003772:	2b00      	cmp	r3, #0
 8003774:	bf14      	ite	ne
 8003776:	2301      	movne	r3, #1
 8003778:	2300      	moveq	r3, #0
 800377a:	71fb      	strb	r3, [r7, #7]
  ret &= madgwickInit();
 800377c:	f002 fe92 	bl	80064a4 <madgwickInit>
 8003780:	4603      	mov	r3, r0
 8003782:	461a      	mov	r2, r3
 8003784:	79fb      	ldrb	r3, [r7, #7]
 8003786:	4013      	ands	r3, r2
 8003788:	2b00      	cmp	r3, #0
 800378a:	bf14      	ite	ne
 800378c:	2301      	movne	r3, #1
 800378e:	2300      	moveq	r3, #0
 8003790:	71fb      	strb	r3, [r7, #7]
  if (ret)
 8003792:	79fb      	ldrb	r3, [r7, #7]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d002      	beq.n	800379e <imuBegin+0x42>
  {
    imuCalibrateGyro(200);
 8003798:	20c8      	movs	r0, #200	@ 0xc8
 800379a:	f000 f965 	bl	8003a68 <imuCalibrateGyro>
  }

  madgwickSetFreq(update_hz);
 800379e:	4b07      	ldr	r3, [pc, #28]	@ (80037bc <imuBegin+0x60>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	ee07 3a90 	vmov	s15, r3
 80037a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037aa:	eeb0 0a67 	vmov.f32	s0, s15
 80037ae:	f002 febd 	bl	800652c <madgwickSetFreq>
  
  return ret;
 80037b2:	79fb      	ldrb	r3, [r7, #7]
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3708      	adds	r7, #8
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	20000048 	.word	0x20000048

080037c0 <imuUpdate>:

  return true;
}

bool imuUpdate(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
  bool ret;

  ret = imuUpdateInfo(&imu_info);
 80037c6:	4805      	ldr	r0, [pc, #20]	@ (80037dc <imuUpdate+0x1c>)
 80037c8:	f000 f80a 	bl	80037e0 <imuUpdateInfo>
 80037cc:	4603      	mov	r3, r0
 80037ce:	71fb      	strb	r3, [r7, #7]
  return ret;
 80037d0:	79fb      	ldrb	r3, [r7, #7]
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	200011a4 	.word	0x200011a4

080037e0 <imuUpdateInfo>:

bool imuUpdateInfo(imu_info_t *p_info)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80037e8:	2300      	movs	r3, #0
 80037ea:	73fb      	strb	r3, [r7, #15]
  static uint32_t tTime;


  if( (micros()-tTime) >= update_us )
 80037ec:	f7fe fd70 	bl	80022d0 <micros>
 80037f0:	4602      	mov	r2, r0
 80037f2:	4b0e      	ldr	r3, [pc, #56]	@ (800382c <imuUpdateInfo+0x4c>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	1ad2      	subs	r2, r2, r3
 80037f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003830 <imuUpdateInfo+0x50>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d310      	bcc.n	8003822 <imuUpdateInfo+0x42>
  {
    tTime = micros();
 8003800:	f7fe fd66 	bl	80022d0 <micros>
 8003804:	4603      	mov	r3, r0
 8003806:	4a09      	ldr	r2, [pc, #36]	@ (800382c <imuUpdateInfo+0x4c>)
 8003808:	6013      	str	r3, [r2, #0]

    imuComputeIMU();
 800380a:	f000 f815 	bl	8003838 <imuComputeIMU>

    *p_info = imu_info;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a08      	ldr	r2, [pc, #32]	@ (8003834 <imuUpdateInfo+0x54>)
 8003812:	4618      	mov	r0, r3
 8003814:	4611      	mov	r1, r2
 8003816:	2348      	movs	r3, #72	@ 0x48
 8003818:	461a      	mov	r2, r3
 800381a:	f00b f87e 	bl	800e91a <memcpy>

    ret = true;
 800381e:	2301      	movs	r3, #1
 8003820:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8003822:	7bfb      	ldrb	r3, [r7, #15]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	2000121c 	.word	0x2000121c
 8003830:	2000119c 	.word	0x2000119c
 8003834:	200011a4 	.word	0x200011a4

08003838 <imuComputeIMU>:


#define FILTER_NUM    3

void imuComputeIMU( void )
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af00      	add	r7, sp, #0
  static uint32_t cur_process_time = 0;
  static uint32_t process_time = 0;
  icm42670_info_t sensor_info;


  if (!icm42670GetInfo(&sensor_info))
 800383e:	463b      	mov	r3, r7
 8003840:	4618      	mov	r0, r3
 8003842:	f001 fc53 	bl	80050ec <icm42670GetInfo>
 8003846:	4603      	mov	r3, r0
 8003848:	f083 0301 	eor.w	r3, r3, #1
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	f040 80f3 	bne.w	8003a3a <imuComputeIMU+0x202>
  {
    return;
  }

  if (micros() - prev_process_time > 100*1000)
 8003854:	f7fe fd3c 	bl	80022d0 <micros>
 8003858:	4602      	mov	r2, r0
 800385a:	4b7a      	ldr	r3, [pc, #488]	@ (8003a44 <imuComputeIMU+0x20c>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	4a79      	ldr	r2, [pc, #484]	@ (8003a48 <imuComputeIMU+0x210>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d904      	bls.n	8003870 <imuComputeIMU+0x38>
  {
    prev_process_time = micros();
 8003866:	f7fe fd33 	bl	80022d0 <micros>
 800386a:	4603      	mov	r3, r0
 800386c:	4a75      	ldr	r2, [pc, #468]	@ (8003a44 <imuComputeIMU+0x20c>)
 800386e:	6013      	str	r3, [r2, #0]
  }

  sensor_info.gyro_x -= gyro_bias[0];
 8003870:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003874:	b29a      	uxth	r2, r3
 8003876:	4b75      	ldr	r3, [pc, #468]	@ (8003a4c <imuComputeIMU+0x214>)
 8003878:	f9b3 3000 	ldrsh.w	r3, [r3]
 800387c:	b29b      	uxth	r3, r3
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	b29b      	uxth	r3, r3
 8003882:	b21b      	sxth	r3, r3
 8003884:	80fb      	strh	r3, [r7, #6]
  sensor_info.gyro_y -= gyro_bias[1];
 8003886:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800388a:	b29a      	uxth	r2, r3
 800388c:	4b6f      	ldr	r3, [pc, #444]	@ (8003a4c <imuComputeIMU+0x214>)
 800388e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003892:	b29b      	uxth	r3, r3
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	b29b      	uxth	r3, r3
 8003898:	b21b      	sxth	r3, r3
 800389a:	813b      	strh	r3, [r7, #8]
  sensor_info.gyro_z -= gyro_bias[2];
 800389c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80038a0:	b29a      	uxth	r2, r3
 80038a2:	4b6a      	ldr	r3, [pc, #424]	@ (8003a4c <imuComputeIMU+0x214>)
 80038a4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	b21b      	sxth	r3, r3
 80038b0:	817b      	strh	r3, [r7, #10]

  imu_info.ax = (float)sensor_info.acc_x*imu_info.a_res;
 80038b2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80038b6:	ee07 3a90 	vmov	s15, r3
 80038ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80038be:	4b64      	ldr	r3, [pc, #400]	@ (8003a50 <imuComputeIMU+0x218>)
 80038c0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80038c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038c8:	4b61      	ldr	r3, [pc, #388]	@ (8003a50 <imuComputeIMU+0x218>)
 80038ca:	edc3 7a04 	vstr	s15, [r3, #16]
  imu_info.ay = (float)sensor_info.acc_y*imu_info.a_res;
 80038ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80038d2:	ee07 3a90 	vmov	s15, r3
 80038d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80038da:	4b5d      	ldr	r3, [pc, #372]	@ (8003a50 <imuComputeIMU+0x218>)
 80038dc:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80038e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038e4:	4b5a      	ldr	r3, [pc, #360]	@ (8003a50 <imuComputeIMU+0x218>)
 80038e6:	edc3 7a05 	vstr	s15, [r3, #20]
  imu_info.az = (float)sensor_info.acc_z*imu_info.a_res;
 80038ea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80038ee:	ee07 3a90 	vmov	s15, r3
 80038f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80038f6:	4b56      	ldr	r3, [pc, #344]	@ (8003a50 <imuComputeIMU+0x218>)
 80038f8:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80038fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003900:	4b53      	ldr	r3, [pc, #332]	@ (8003a50 <imuComputeIMU+0x218>)
 8003902:	edc3 7a06 	vstr	s15, [r3, #24]

  imu_info.gx = (float)sensor_info.gyro_x*imu_info.g_res;
 8003906:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800390a:	ee07 3a90 	vmov	s15, r3
 800390e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003912:	4b4f      	ldr	r3, [pc, #316]	@ (8003a50 <imuComputeIMU+0x218>)
 8003914:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003918:	ee67 7a27 	vmul.f32	s15, s14, s15
 800391c:	4b4c      	ldr	r3, [pc, #304]	@ (8003a50 <imuComputeIMU+0x218>)
 800391e:	edc3 7a07 	vstr	s15, [r3, #28]
  imu_info.gy = (float)sensor_info.gyro_y*imu_info.g_res;
 8003922:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003926:	ee07 3a90 	vmov	s15, r3
 800392a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800392e:	4b48      	ldr	r3, [pc, #288]	@ (8003a50 <imuComputeIMU+0x218>)
 8003930:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003934:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003938:	4b45      	ldr	r3, [pc, #276]	@ (8003a50 <imuComputeIMU+0x218>)
 800393a:	edc3 7a08 	vstr	s15, [r3, #32]
  imu_info.gz = (float)sensor_info.gyro_z*imu_info.g_res;
 800393e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003942:	ee07 3a90 	vmov	s15, r3
 8003946:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800394a:	4b41      	ldr	r3, [pc, #260]	@ (8003a50 <imuComputeIMU+0x218>)
 800394c:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003950:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003954:	4b3e      	ldr	r3, [pc, #248]	@ (8003a50 <imuComputeIMU+0x218>)
 8003956:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

  imu_info.a_raw[0] = sensor_info.acc_x;
 800395a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800395e:	4b3c      	ldr	r3, [pc, #240]	@ (8003a50 <imuComputeIMU+0x218>)
 8003960:	879a      	strh	r2, [r3, #60]	@ 0x3c
  imu_info.a_raw[1] = sensor_info.acc_y;
 8003962:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003966:	4b3a      	ldr	r3, [pc, #232]	@ (8003a50 <imuComputeIMU+0x218>)
 8003968:	87da      	strh	r2, [r3, #62]	@ 0x3e
  imu_info.a_raw[2] = sensor_info.acc_z;
 800396a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800396e:	4b38      	ldr	r3, [pc, #224]	@ (8003a50 <imuComputeIMU+0x218>)
 8003970:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  imu_info.g_raw[0] = sensor_info.gyro_x;
 8003974:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003978:	4b35      	ldr	r3, [pc, #212]	@ (8003a50 <imuComputeIMU+0x218>)
 800397a:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  imu_info.g_raw[1] = sensor_info.gyro_y;
 800397e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003982:	4b33      	ldr	r3, [pc, #204]	@ (8003a50 <imuComputeIMU+0x218>)
 8003984:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  imu_info.g_raw[2] = sensor_info.gyro_z;
 8003988:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800398c:	4b30      	ldr	r3, [pc, #192]	@ (8003a50 <imuComputeIMU+0x218>)
 800398e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  cur_process_time  = micros();
 8003992:	f7fe fc9d 	bl	80022d0 <micros>
 8003996:	4603      	mov	r3, r0
 8003998:	4a2e      	ldr	r2, [pc, #184]	@ (8003a54 <imuComputeIMU+0x21c>)
 800399a:	6013      	str	r3, [r2, #0]
  process_time      = cur_process_time-prev_process_time;
 800399c:	4b2d      	ldr	r3, [pc, #180]	@ (8003a54 <imuComputeIMU+0x21c>)
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	4b28      	ldr	r3, [pc, #160]	@ (8003a44 <imuComputeIMU+0x20c>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	4a2c      	ldr	r2, [pc, #176]	@ (8003a58 <imuComputeIMU+0x220>)
 80039a8:	6013      	str	r3, [r2, #0]
  prev_process_time = cur_process_time;
 80039aa:	4b2a      	ldr	r3, [pc, #168]	@ (8003a54 <imuComputeIMU+0x21c>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a25      	ldr	r2, [pc, #148]	@ (8003a44 <imuComputeIMU+0x20c>)
 80039b0:	6013      	str	r3, [r2, #0]

  madgwickSetFreqTime(process_time/1000000.0f);
 80039b2:	4b29      	ldr	r3, [pc, #164]	@ (8003a58 <imuComputeIMU+0x220>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	ee07 3a90 	vmov	s15, r3
 80039ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039be:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8003a5c <imuComputeIMU+0x224>
 80039c2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80039c6:	eeb0 0a47 	vmov.f32	s0, s14
 80039ca:	f002 fdc5 	bl	8006558 <madgwickSetFreqTime>
  madgwickUpdate(imu_info.gx, imu_info.gy, imu_info.gz, imu_info.ax, imu_info.ay, imu_info.az);
 80039ce:	4b20      	ldr	r3, [pc, #128]	@ (8003a50 <imuComputeIMU+0x218>)
 80039d0:	edd3 7a07 	vldr	s15, [r3, #28]
 80039d4:	4b1e      	ldr	r3, [pc, #120]	@ (8003a50 <imuComputeIMU+0x218>)
 80039d6:	ed93 7a08 	vldr	s14, [r3, #32]
 80039da:	4b1d      	ldr	r3, [pc, #116]	@ (8003a50 <imuComputeIMU+0x218>)
 80039dc:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80039e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a50 <imuComputeIMU+0x218>)
 80039e2:	ed93 6a04 	vldr	s12, [r3, #16]
 80039e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003a50 <imuComputeIMU+0x218>)
 80039e8:	edd3 5a05 	vldr	s11, [r3, #20]
 80039ec:	4b18      	ldr	r3, [pc, #96]	@ (8003a50 <imuComputeIMU+0x218>)
 80039ee:	ed93 5a06 	vldr	s10, [r3, #24]
 80039f2:	eef0 2a45 	vmov.f32	s5, s10
 80039f6:	eeb0 2a65 	vmov.f32	s4, s11
 80039fa:	eef0 1a46 	vmov.f32	s3, s12
 80039fe:	eeb0 1a66 	vmov.f32	s2, s13
 8003a02:	eef0 0a47 	vmov.f32	s1, s14
 8003a06:	eeb0 0a67 	vmov.f32	s0, s15
 8003a0a:	f002 fdb5 	bl	8006578 <madgwickUpdate>
  madgwickGetInfo(&filter_info);
 8003a0e:	4814      	ldr	r0, [pc, #80]	@ (8003a60 <imuComputeIMU+0x228>)
 8003a10:	f003 f8fa 	bl	8006c08 <madgwickGetInfo>

  imu_info.roll  = filter_info.deg_roll;
 8003a14:	4b12      	ldr	r3, [pc, #72]	@ (8003a60 <imuComputeIMU+0x228>)
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	4a0d      	ldr	r2, [pc, #52]	@ (8003a50 <imuComputeIMU+0x218>)
 8003a1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  imu_info.pitch = filter_info.deg_pitch;
 8003a1c:	4b10      	ldr	r3, [pc, #64]	@ (8003a60 <imuComputeIMU+0x228>)
 8003a1e:	695b      	ldr	r3, [r3, #20]
 8003a20:	4a0b      	ldr	r2, [pc, #44]	@ (8003a50 <imuComputeIMU+0x218>)
 8003a22:	6293      	str	r3, [r2, #40]	@ 0x28
  imu_info.yaw   = filter_info.deg_yaw - 180;
 8003a24:	4b0e      	ldr	r3, [pc, #56]	@ (8003a60 <imuComputeIMU+0x228>)
 8003a26:	edd3 7a06 	vldr	s15, [r3, #24]
 8003a2a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8003a64 <imuComputeIMU+0x22c>
 8003a2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003a32:	4b07      	ldr	r3, [pc, #28]	@ (8003a50 <imuComputeIMU+0x218>)
 8003a34:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 8003a38:	e000      	b.n	8003a3c <imuComputeIMU+0x204>
    return;
 8003a3a:	bf00      	nop
}
 8003a3c:	3718      	adds	r7, #24
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	20001220 	.word	0x20001220
 8003a48:	000186a0 	.word	0x000186a0
 8003a4c:	20001214 	.word	0x20001214
 8003a50:	200011a4 	.word	0x200011a4
 8003a54:	20001224 	.word	0x20001224
 8003a58:	20001228 	.word	0x20001228
 8003a5c:	49742400 	.word	0x49742400
 8003a60:	200011ec 	.word	0x200011ec
 8003a64:	43340000 	.word	0x43340000

08003a68 <imuCalibrateGyro>:

void imuCalibrateGyro(uint16_t sample_count)
{
 8003a68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a6c:	b09c      	sub	sp, #112	@ 0x70
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	4603      	mov	r3, r0
 8003a72:	86fb      	strh	r3, [r7, #54]	@ 0x36
  int64_t sum[3] = {0};
 8003a74:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8003a78:	2300      	movs	r3, #0
 8003a7a:	6013      	str	r3, [r2, #0]
 8003a7c:	6053      	str	r3, [r2, #4]
 8003a7e:	6093      	str	r3, [r2, #8]
 8003a80:	60d3      	str	r3, [r2, #12]
 8003a82:	6113      	str	r3, [r2, #16]
 8003a84:	6153      	str	r3, [r2, #20]
  uint16_t valid = 0;
 8003a86:	2300      	movs	r3, #0
 8003a88:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  icm42670_info_t sensor_info;

  for (uint16_t i = 0; i < sample_count; i++)
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8003a92:	e046      	b.n	8003b22 <imuCalibrateGyro+0xba>
  {
    if (icm42670GetInfo(&sensor_info))
 8003a94:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f001 fb27 	bl	80050ec <icm42670GetInfo>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d036      	beq.n	8003b12 <imuCalibrateGyro+0xaa>
    {
      sum[0] += sensor_info.gyro_x;
 8003aa4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003aa8:	f9b7 103e 	ldrsh.w	r1, [r7, #62]	@ 0x3e
 8003aac:	b209      	sxth	r1, r1
 8003aae:	17c8      	asrs	r0, r1, #31
 8003ab0:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003ab2:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003ab4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ab6:	1851      	adds	r1, r2, r1
 8003ab8:	6239      	str	r1, [r7, #32]
 8003aba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003abc:	414b      	adcs	r3, r1
 8003abe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ac0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003ac4:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
      sum[1] += sensor_info.gyro_y;
 8003ac8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003acc:	f9b7 1040 	ldrsh.w	r1, [r7, #64]	@ 0x40
 8003ad0:	b209      	sxth	r1, r1
 8003ad2:	17c8      	asrs	r0, r1, #31
 8003ad4:	468a      	mov	sl, r1
 8003ad6:	4683      	mov	fp, r0
 8003ad8:	eb12 010a 	adds.w	r1, r2, sl
 8003adc:	61b9      	str	r1, [r7, #24]
 8003ade:	eb43 030b 	adc.w	r3, r3, fp
 8003ae2:	61fb      	str	r3, [r7, #28]
 8003ae4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ae8:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
      sum[2] += sensor_info.gyro_z;
 8003aec:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8003af0:	f9b7 1042 	ldrsh.w	r1, [r7, #66]	@ 0x42
 8003af4:	b209      	sxth	r1, r1
 8003af6:	17c8      	asrs	r0, r1, #31
 8003af8:	460c      	mov	r4, r1
 8003afa:	4605      	mov	r5, r0
 8003afc:	eb12 0804 	adds.w	r8, r2, r4
 8003b00:	eb43 0905 	adc.w	r9, r3, r5
 8003b04:	e9c7 8918 	strd	r8, r9, [r7, #96]	@ 0x60
      valid++;
 8003b08:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    }
    delay(2);
 8003b12:	2002      	movs	r0, #2
 8003b14:	f7fe fbb4 	bl	8002280 <delay>
  for (uint16_t i = 0; i < sample_count; i++)
 8003b18:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8003b22:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8003b26:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d3b3      	bcc.n	8003a94 <imuCalibrateGyro+0x2c>
  }

  if (valid > 0)
 8003b2c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d02f      	beq.n	8003b94 <imuCalibrateGyro+0x12c>
  {
    gyro_bias[0] = (int16_t)(sum[0] / (int32_t)valid);
 8003b34:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8003b38:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	613b      	str	r3, [r7, #16]
 8003b40:	617a      	str	r2, [r7, #20]
 8003b42:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003b46:	f7fd f8d7 	bl	8000cf8 <__aeabi_ldivmod>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	b212      	sxth	r2, r2
 8003b50:	4b13      	ldr	r3, [pc, #76]	@ (8003ba0 <imuCalibrateGyro+0x138>)
 8003b52:	801a      	strh	r2, [r3, #0]
    gyro_bias[1] = (int16_t)(sum[1] / (int32_t)valid);
 8003b54:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8003b58:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	60bb      	str	r3, [r7, #8]
 8003b60:	60fa      	str	r2, [r7, #12]
 8003b62:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b66:	f7fd f8c7 	bl	8000cf8 <__aeabi_ldivmod>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	460b      	mov	r3, r1
 8003b6e:	b212      	sxth	r2, r2
 8003b70:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba0 <imuCalibrateGyro+0x138>)
 8003b72:	805a      	strh	r2, [r3, #2]
    gyro_bias[2] = (int16_t)(sum[2] / (int32_t)valid);
 8003b74:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8003b78:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	603b      	str	r3, [r7, #0]
 8003b80:	607a      	str	r2, [r7, #4]
 8003b82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b86:	f7fd f8b7 	bl	8000cf8 <__aeabi_ldivmod>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	b212      	sxth	r2, r2
 8003b90:	4b03      	ldr	r3, [pc, #12]	@ (8003ba0 <imuCalibrateGyro+0x138>)
 8003b92:	809a      	strh	r2, [r3, #4]
  }
}
 8003b94:	bf00      	nop
 8003b96:	3770      	adds	r7, #112	@ 0x70
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b9e:	bf00      	nop
 8003ba0:	20001214 	.word	0x20001214

08003ba4 <cliCmd>:


#ifdef _USE_HW_CLI
void cliCmd(cli_args_t *args)
{
 8003ba4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003ba8:	b096      	sub	sp, #88	@ 0x58
 8003baa:	af04      	add	r7, sp, #16
 8003bac:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47


  if (args->argc == 1 && args->isStr(0, "info"))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	881b      	ldrh	r3, [r3, #0]
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d110      	bne.n	8003bde <cliCmd+0x3a>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	695b      	ldr	r3, [r3, #20]
 8003bc0:	4979      	ldr	r1, [pc, #484]	@ (8003da8 <cliCmd+0x204>)
 8003bc2:	2000      	movs	r0, #0
 8003bc4:	4798      	blx	r3
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d008      	beq.n	8003bde <cliCmd+0x3a>
  {
    cliPrintf("imu init : %d\n", is_init);
 8003bcc:	4b77      	ldr	r3, [pc, #476]	@ (8003dac <cliCmd+0x208>)
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	4877      	ldr	r0, [pc, #476]	@ (8003db0 <cliCmd+0x20c>)
 8003bd4:	f7fe f814 	bl	8001c00 <cliPrintf>
    ret = true;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }

  if (args->argc == 1 && args->isStr(0, "acc"))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	881b      	ldrh	r3, [r3, #0]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d128      	bne.n	8003c38 <cliCmd+0x94>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	4972      	ldr	r1, [pc, #456]	@ (8003db4 <cliCmd+0x210>)
 8003bec:	2000      	movs	r0, #0
 8003bee:	4798      	blx	r3
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d020      	beq.n	8003c38 <cliCmd+0x94>
  {
    while (cliKeepLoop())
 8003bf6:	e017      	b.n	8003c28 <cliCmd+0x84>
    {        
      if (imuUpdateInfo(&imu_info))
 8003bf8:	486f      	ldr	r0, [pc, #444]	@ (8003db8 <cliCmd+0x214>)
 8003bfa:	f7ff fdf1 	bl	80037e0 <imuUpdateInfo>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d011      	beq.n	8003c28 <cliCmd+0x84>
      {
        int x, y, z;

        x = imu_info.a_raw[0];
 8003c04:	4b6c      	ldr	r3, [pc, #432]	@ (8003db8 <cliCmd+0x214>)
 8003c06:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8003c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        y = imu_info.a_raw[1];
 8003c0c:	4b6a      	ldr	r3, [pc, #424]	@ (8003db8 <cliCmd+0x214>)
 8003c0e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8003c12:	62bb      	str	r3, [r7, #40]	@ 0x28
        z = imu_info.a_raw[2];
 8003c14:	4b68      	ldr	r3, [pc, #416]	@ (8003db8 <cliCmd+0x214>)
 8003c16:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8003c1a:	627b      	str	r3, [r7, #36]	@ 0x24
     
        cliPrintf("ax: %-6d ay: %-6d az: %-6d\n ", x, y, z);
 8003c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c20:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c22:	4866      	ldr	r0, [pc, #408]	@ (8003dbc <cliCmd+0x218>)
 8003c24:	f7fd ffec 	bl	8001c00 <cliPrintf>
    while (cliKeepLoop())
 8003c28:	f7fe f8e4 	bl	8001df4 <cliKeepLoop>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1e2      	bne.n	8003bf8 <cliCmd+0x54>
      }
    }
    ret = true;
 8003c32:	2301      	movs	r3, #1
 8003c34:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }

  if (args->argc == 1 && args->isStr(0, "gyro"))
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	881b      	ldrh	r3, [r3, #0]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d128      	bne.n	8003c92 <cliCmd+0xee>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	695b      	ldr	r3, [r3, #20]
 8003c44:	495e      	ldr	r1, [pc, #376]	@ (8003dc0 <cliCmd+0x21c>)
 8003c46:	2000      	movs	r0, #0
 8003c48:	4798      	blx	r3
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d020      	beq.n	8003c92 <cliCmd+0xee>
  {
    while (cliKeepLoop())
 8003c50:	e017      	b.n	8003c82 <cliCmd+0xde>
    {        
      if (imuUpdateInfo(&imu_info))
 8003c52:	4859      	ldr	r0, [pc, #356]	@ (8003db8 <cliCmd+0x214>)
 8003c54:	f7ff fdc4 	bl	80037e0 <imuUpdateInfo>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d011      	beq.n	8003c82 <cliCmd+0xde>
      {
        int x, y, z;

        x = imu_info.g_raw[0];
 8003c5e:	4b56      	ldr	r3, [pc, #344]	@ (8003db8 <cliCmd+0x214>)
 8003c60:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8003c64:	623b      	str	r3, [r7, #32]
        y = imu_info.g_raw[1];
 8003c66:	4b54      	ldr	r3, [pc, #336]	@ (8003db8 <cliCmd+0x214>)
 8003c68:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8003c6c:	61fb      	str	r3, [r7, #28]
        z = imu_info.g_raw[2];
 8003c6e:	4b52      	ldr	r3, [pc, #328]	@ (8003db8 <cliCmd+0x214>)
 8003c70:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8003c74:	61bb      	str	r3, [r7, #24]
     
        cliPrintf("gx: %-6d gy: %-6d gz: %-6d\n ", x, y, z);
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	69fa      	ldr	r2, [r7, #28]
 8003c7a:	6a39      	ldr	r1, [r7, #32]
 8003c7c:	4851      	ldr	r0, [pc, #324]	@ (8003dc4 <cliCmd+0x220>)
 8003c7e:	f7fd ffbf 	bl	8001c00 <cliPrintf>
    while (cliKeepLoop())
 8003c82:	f7fe f8b7 	bl	8001df4 <cliKeepLoop>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d1e2      	bne.n	8003c52 <cliCmd+0xae>
      }
    }
    ret = true;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }

  if (args->argc == 1 && args->isStr(0, "show"))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	881b      	ldrh	r3, [r3, #0]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d16e      	bne.n	8003d78 <cliCmd+0x1d4>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	695b      	ldr	r3, [r3, #20]
 8003c9e:	494a      	ldr	r1, [pc, #296]	@ (8003dc8 <cliCmd+0x224>)
 8003ca0:	2000      	movs	r0, #0
 8003ca2:	4798      	blx	r3
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d066      	beq.n	8003d78 <cliCmd+0x1d4>
  {
    uint32_t data_count = 0;
 8003caa:	2300      	movs	r3, #0
 8003cac:	643b      	str	r3, [r7, #64]	@ 0x40
    uint32_t data_rate = 0;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint32_t pre_count = 0;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint32_t pre_time = millis();
 8003cb6:	f7fe fb03 	bl	80022c0 <millis>
 8003cba:	6378      	str	r0, [r7, #52]	@ 0x34
    uint32_t last_print = millis();
 8003cbc:	f7fe fb00 	bl	80022c0 <millis>
 8003cc0:	6338      	str	r0, [r7, #48]	@ 0x30
    uint32_t print_period_ms = 50;
 8003cc2:	2332      	movs	r3, #50	@ 0x32
 8003cc4:	617b      	str	r3, [r7, #20]


    pre_time = millis();
 8003cc6:	f7fe fafb 	bl	80022c0 <millis>
 8003cca:	6378      	str	r0, [r7, #52]	@ 0x34
    while (cliKeepLoop())
 8003ccc:	e049      	b.n	8003d62 <cliCmd+0x1be>
    {        
      if (imuUpdateInfo(&imu_info))
 8003cce:	483a      	ldr	r0, [pc, #232]	@ (8003db8 <cliCmd+0x214>)
 8003cd0:	f7ff fd86 	bl	80037e0 <imuUpdateInfo>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d032      	beq.n	8003d40 <cliCmd+0x19c>
      {
        float r, p, y;

        r = imu_info.roll * 1;
 8003cda:	4b37      	ldr	r3, [pc, #220]	@ (8003db8 <cliCmd+0x214>)
 8003cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cde:	613b      	str	r3, [r7, #16]
        p = imu_info.pitch * 1;
 8003ce0:	4b35      	ldr	r3, [pc, #212]	@ (8003db8 <cliCmd+0x214>)
 8003ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ce4:	60fb      	str	r3, [r7, #12]
        y = imu_info.yaw * 1;
 8003ce6:	4b34      	ldr	r3, [pc, #208]	@ (8003db8 <cliCmd+0x214>)
 8003ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cea:	60bb      	str	r3, [r7, #8]

        data_count++;
 8003cec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003cee:	3301      	adds	r3, #1
 8003cf0:	643b      	str	r3, [r7, #64]	@ 0x40

        if (millis() - last_print >= print_period_ms)
 8003cf2:	f7fe fae5 	bl	80022c0 <millis>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d81e      	bhi.n	8003d40 <cliCmd+0x19c>
        {
          last_print = millis();
 8003d02:	f7fe fadd 	bl	80022c0 <millis>
 8003d06:	6338      	str	r0, [r7, #48]	@ 0x30
          cliPrintf("%d\t Roll: %5.2f\t Pitch: %5.2f\t Yaw: %5.1f\n ", data_rate, r, p, y);
 8003d08:	6938      	ldr	r0, [r7, #16]
 8003d0a:	f7fc fc55 	bl	80005b8 <__aeabi_f2d>
 8003d0e:	4680      	mov	r8, r0
 8003d10:	4689      	mov	r9, r1
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f7fc fc50 	bl	80005b8 <__aeabi_f2d>
 8003d18:	4604      	mov	r4, r0
 8003d1a:	460d      	mov	r5, r1
 8003d1c:	68b8      	ldr	r0, [r7, #8]
 8003d1e:	f7fc fc4b 	bl	80005b8 <__aeabi_f2d>
 8003d22:	4602      	mov	r2, r0
 8003d24:	460b      	mov	r3, r1
 8003d26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d2a:	e9cd 4500 	strd	r4, r5, [sp]
 8003d2e:	4642      	mov	r2, r8
 8003d30:	464b      	mov	r3, r9
 8003d32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d34:	4825      	ldr	r0, [pc, #148]	@ (8003dcc <cliCmd+0x228>)
 8003d36:	f7fd ff63 	bl	8001c00 <cliPrintf>
          cliMoveUp(1);
 8003d3a:	2001      	movs	r0, #1
 8003d3c:	f7fe f996 	bl	800206c <cliMoveUp>
        }
      }

      if (millis() - pre_time >= 1000)
 8003d40:	f7fe fabe 	bl	80022c0 <millis>
 8003d44:	4602      	mov	r2, r0
 8003d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d4e:	d308      	bcc.n	8003d62 <cliCmd+0x1be>
      {
        pre_time  = millis();
 8003d50:	f7fe fab6 	bl	80022c0 <millis>
 8003d54:	6378      	str	r0, [r7, #52]	@ 0x34
        data_rate = data_count - pre_count;
 8003d56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        pre_count = data_count;
 8003d5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d60:	63bb      	str	r3, [r7, #56]	@ 0x38
    while (cliKeepLoop())
 8003d62:	f7fe f847 	bl	8001df4 <cliKeepLoop>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d1b0      	bne.n	8003cce <cliCmd+0x12a>
      }
    }
    
    cliMoveDown(1);
 8003d6c:	2001      	movs	r0, #1
 8003d6e:	f7fe f98d 	bl	800208c <cliMoveDown>
    ret = true;
 8003d72:	2301      	movs	r3, #1
 8003d74:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }


  if (ret == false)
 8003d78:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003d7c:	f083 0301 	eor.w	r3, r3, #1
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00b      	beq.n	8003d9e <cliCmd+0x1fa>
  {
    cliPrintf( "imu info\n");
 8003d86:	4812      	ldr	r0, [pc, #72]	@ (8003dd0 <cliCmd+0x22c>)
 8003d88:	f7fd ff3a 	bl	8001c00 <cliPrintf>
    cliPrintf( "imu acc\n");
 8003d8c:	4811      	ldr	r0, [pc, #68]	@ (8003dd4 <cliCmd+0x230>)
 8003d8e:	f7fd ff37 	bl	8001c00 <cliPrintf>
    cliPrintf( "imu gyro\n");
 8003d92:	4811      	ldr	r0, [pc, #68]	@ (8003dd8 <cliCmd+0x234>)
 8003d94:	f7fd ff34 	bl	8001c00 <cliPrintf>
    cliPrintf( "imu show\n");
 8003d98:	4810      	ldr	r0, [pc, #64]	@ (8003ddc <cliCmd+0x238>)
 8003d9a:	f7fd ff31 	bl	8001c00 <cliPrintf>
  }
}
 8003d9e:	bf00      	nop
 8003da0:	3748      	adds	r7, #72	@ 0x48
 8003da2:	46bd      	mov	sp, r7
 8003da4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003da8:	08011cc4 	.word	0x08011cc4
 8003dac:	200011a0 	.word	0x200011a0
 8003db0:	08011ccc 	.word	0x08011ccc
 8003db4:	08011cdc 	.word	0x08011cdc
 8003db8:	200011a4 	.word	0x200011a4
 8003dbc:	08011ce0 	.word	0x08011ce0
 8003dc0:	08011d00 	.word	0x08011d00
 8003dc4:	08011d08 	.word	0x08011d08
 8003dc8:	08011d28 	.word	0x08011d28
 8003dcc:	08011d30 	.word	0x08011d30
 8003dd0:	08011d5c 	.word	0x08011d5c
 8003dd4:	08011d68 	.word	0x08011d68
 8003dd8:	08011d74 	.word	0x08011d74
 8003ddc:	08011d80 	.word	0x08011d80

08003de0 <ledInit>:
};



bool ledInit(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0

  for (int i=0; i<LED_MAX_CH; i++)
 8003de6:	2300      	movs	r3, #0
 8003de8:	607b      	str	r3, [r7, #4]
 8003dea:	e007      	b.n	8003dfc <ledInit+0x1c>
  {
    ledOff(i);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	4618      	mov	r0, r3
 8003df2:	f000 f80b 	bl	8003e0c <ledOff>
  for (int i=0; i<LED_MAX_CH; i++)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	3301      	adds	r3, #1
 8003dfa:	607b      	str	r3, [r7, #4]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	ddf4      	ble.n	8003dec <ledInit+0xc>
  }

  return true;
 8003e02:	2301      	movs	r3, #1
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3708      	adds	r7, #8
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}

08003e0c <ledOff>:

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}

void ledOff(uint8_t ch)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	4603      	mov	r3, r0
 8003e14:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8003e16:	79fb      	ldrb	r3, [r7, #7]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d111      	bne.n	8003e40 <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8003e1c:	79fb      	ldrb	r3, [r7, #7]
 8003e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8003e48 <ledOff+0x3c>)
 8003e20:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8003e24:	79fb      	ldrb	r3, [r7, #7]
 8003e26:	4a08      	ldr	r2, [pc, #32]	@ (8003e48 <ledOff+0x3c>)
 8003e28:	00db      	lsls	r3, r3, #3
 8003e2a:	4413      	add	r3, r2
 8003e2c:	8899      	ldrh	r1, [r3, #4]
 8003e2e:	79fb      	ldrb	r3, [r7, #7]
 8003e30:	4a05      	ldr	r2, [pc, #20]	@ (8003e48 <ledOff+0x3c>)
 8003e32:	00db      	lsls	r3, r3, #3
 8003e34:	4413      	add	r3, r2
 8003e36:	79db      	ldrb	r3, [r3, #7]
 8003e38:	461a      	mov	r2, r3
 8003e3a:	f004 fdf1 	bl	8008a20 <HAL_GPIO_WritePin>
 8003e3e:	e000      	b.n	8003e42 <ledOff+0x36>
  if (ch >= LED_MAX_CH) return;
 8003e40:	bf00      	nop
}
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	2000004c 	.word	0x2000004c

08003e4c <ledToggle>:

void ledToggle(uint8_t ch)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	4603      	mov	r3, r0
 8003e54:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8003e56:	79fb      	ldrb	r3, [r7, #7]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d10d      	bne.n	8003e78 <ledToggle+0x2c>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8003e5c:	79fb      	ldrb	r3, [r7, #7]
 8003e5e:	4a08      	ldr	r2, [pc, #32]	@ (8003e80 <ledToggle+0x34>)
 8003e60:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	4906      	ldr	r1, [pc, #24]	@ (8003e80 <ledToggle+0x34>)
 8003e68:	00db      	lsls	r3, r3, #3
 8003e6a:	440b      	add	r3, r1
 8003e6c:	889b      	ldrh	r3, [r3, #4]
 8003e6e:	4619      	mov	r1, r3
 8003e70:	4610      	mov	r0, r2
 8003e72:	f004 fded 	bl	8008a50 <HAL_GPIO_TogglePin>
 8003e76:	e000      	b.n	8003e7a <ledToggle+0x2e>
  if (ch >= LED_MAX_CH) return;
 8003e78:	bf00      	nop
}
 8003e7a:	3708      	adds	r7, #8
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	2000004c 	.word	0x2000004c

08003e84 <logInit>:
static void cliCmd(cli_args_t *args);
#endif


bool logInit(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
#ifdef _USE_HW_RTOS
  mutex_lock = xSemaphoreCreateMutex();
#endif

  log_buf_boot.line_index     = 0;
 8003e88:	4b14      	ldr	r3, [pc, #80]	@ (8003edc <logInit+0x58>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	801a      	strh	r2, [r3, #0]
  log_buf_boot.buf_length     = 0;
 8003e8e:	4b13      	ldr	r3, [pc, #76]	@ (8003edc <logInit+0x58>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	805a      	strh	r2, [r3, #2]
  log_buf_boot.buf_length_max = LOG_BOOT_BUF_MAX;
 8003e94:	4b11      	ldr	r3, [pc, #68]	@ (8003edc <logInit+0x58>)
 8003e96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003e9a:	809a      	strh	r2, [r3, #4]
  log_buf_boot.buf_index      = 0;
 8003e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8003edc <logInit+0x58>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	80da      	strh	r2, [r3, #6]
  log_buf_boot.buf            = buf_boot;
 8003ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8003edc <logInit+0x58>)
 8003ea4:	4a0e      	ldr	r2, [pc, #56]	@ (8003ee0 <logInit+0x5c>)
 8003ea6:	609a      	str	r2, [r3, #8]

  log_buf_list.line_index     = 0;
 8003ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8003ee4 <logInit+0x60>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	801a      	strh	r2, [r3, #0]
  log_buf_list.buf_length     = 0;
 8003eae:	4b0d      	ldr	r3, [pc, #52]	@ (8003ee4 <logInit+0x60>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	805a      	strh	r2, [r3, #2]
  log_buf_list.buf_length_max = LOG_LIST_BUF_MAX;
 8003eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee4 <logInit+0x60>)
 8003eb6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003eba:	809a      	strh	r2, [r3, #4]
  log_buf_list.buf_index      = 0;
 8003ebc:	4b09      	ldr	r3, [pc, #36]	@ (8003ee4 <logInit+0x60>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	80da      	strh	r2, [r3, #6]
  log_buf_list.buf            = buf_list;
 8003ec2:	4b08      	ldr	r3, [pc, #32]	@ (8003ee4 <logInit+0x60>)
 8003ec4:	4a08      	ldr	r2, [pc, #32]	@ (8003ee8 <logInit+0x64>)
 8003ec6:	609a      	str	r2, [r3, #8]

  is_init = true;
 8003ec8:	4b08      	ldr	r3, [pc, #32]	@ (8003eec <logInit+0x68>)
 8003eca:	2201      	movs	r2, #1
 8003ecc:	701a      	strb	r2, [r3, #0]

#ifdef _USE_HW_CLI
  cliAdd("log", cliCmd);
 8003ece:	4908      	ldr	r1, [pc, #32]	@ (8003ef0 <logInit+0x6c>)
 8003ed0:	4808      	ldr	r0, [pc, #32]	@ (8003ef4 <logInit+0x70>)
 8003ed2:	f7fd ffa5 	bl	8001e20 <cliAdd>
#endif

  return true;
 8003ed6:	2301      	movs	r3, #1
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	2000122c 	.word	0x2000122c
 8003ee0:	20001244 	.word	0x20001244
 8003ee4:	20001238 	.word	0x20001238
 8003ee8:	20001a44 	.word	0x20001a44
 8003eec:	20002a44 	.word	0x20002a44
 8003ef0:	080040c5 	.word	0x080040c5
 8003ef4:	08011d8c 	.word	0x08011d8c

08003ef8 <logBoot>:
{
  is_enable = false;
}

void logBoot(uint8_t enable)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	4603      	mov	r3, r0
 8003f00:	71fb      	strb	r3, [r7, #7]
  is_boot_log = enable;
 8003f02:	79fb      	ldrb	r3, [r7, #7]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	bf14      	ite	ne
 8003f08:	2301      	movne	r3, #1
 8003f0a:	2300      	moveq	r3, #0
 8003f0c:	b2da      	uxtb	r2, r3
 8003f0e:	4b04      	ldr	r3, [pc, #16]	@ (8003f20 <logBoot+0x28>)
 8003f10:	701a      	strb	r2, [r3, #0]
}
 8003f12:	bf00      	nop
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	20000054 	.word	0x20000054

08003f24 <logOpen>:

bool logOpen(uint8_t ch, uint32_t baud)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	6039      	str	r1, [r7, #0]
 8003f2e:	71fb      	strb	r3, [r7, #7]
  log_ch   = ch;
 8003f30:	4a0a      	ldr	r2, [pc, #40]	@ (8003f5c <logOpen+0x38>)
 8003f32:	79fb      	ldrb	r3, [r7, #7]
 8003f34:	7013      	strb	r3, [r2, #0]
  log_baud = baud;
 8003f36:	4a0a      	ldr	r2, [pc, #40]	@ (8003f60 <logOpen+0x3c>)
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	6013      	str	r3, [r2, #0]

  is_open = uartOpen(ch, baud);
 8003f3c:	79fb      	ldrb	r3, [r7, #7]
 8003f3e:	6839      	ldr	r1, [r7, #0]
 8003f40:	4618      	mov	r0, r3
 8003f42:	f000 faef 	bl	8004524 <uartOpen>
 8003f46:	4603      	mov	r3, r0
 8003f48:	461a      	mov	r2, r3
 8003f4a:	4b06      	ldr	r3, [pc, #24]	@ (8003f64 <logOpen+0x40>)
 8003f4c:	701a      	strb	r2, [r3, #0]

  return is_open;
 8003f4e:	4b05      	ldr	r3, [pc, #20]	@ (8003f64 <logOpen+0x40>)
 8003f50:	781b      	ldrb	r3, [r3, #0]
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3708      	adds	r7, #8
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	20002a46 	.word	0x20002a46
 8003f60:	20000058 	.word	0x20000058
 8003f64:	20002a45 	.word	0x20002a45

08003f68 <logBufPrintf>:

bool logBufPrintf(log_buf_t *p_log, char *p_data, uint32_t length)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b08a      	sub	sp, #40	@ 0x28
 8003f6c:	af02      	add	r7, sp, #8
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	60b9      	str	r1, [r7, #8]
 8003f72:	607a      	str	r2, [r7, #4]
  uint32_t buf_last;
  uint8_t *p_buf;
  int buf_len;


  buf_last = p_log->buf_index + length + 8;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	88db      	ldrh	r3, [r3, #6]
 8003f78:	461a      	mov	r2, r3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	3308      	adds	r3, #8
 8003f80:	61fb      	str	r3, [r7, #28]
  if (buf_last > p_log->buf_length_max)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	889b      	ldrh	r3, [r3, #4]
 8003f86:	461a      	mov	r2, r3
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d911      	bls.n	8003fb2 <logBufPrintf+0x4a>
  {
    p_log->buf_index = 0;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	80da      	strh	r2, [r3, #6]
    buf_last = p_log->buf_index + length + 8;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	88db      	ldrh	r3, [r3, #6]
 8003f98:	461a      	mov	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	3308      	adds	r3, #8
 8003fa0:	61fb      	str	r3, [r7, #28]

    if (buf_last > p_log->buf_length_max)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	889b      	ldrh	r3, [r3, #4]
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d901      	bls.n	8003fb2 <logBufPrintf+0x4a>
    {
      return false;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	e033      	b.n	800401a <logBufPrintf+0xb2>
    }
  }

  p_buf = &p_log->buf[p_log->buf_index];
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	88d2      	ldrh	r2, [r2, #6]
 8003fba:	4413      	add	r3, r2
 8003fbc:	61bb      	str	r3, [r7, #24]

  buf_len = snprintf((char *)p_buf, length + 8, "%04X\t%s", p_log->line_index, p_data);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f103 0108 	add.w	r1, r3, #8
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	881b      	ldrh	r3, [r3, #0]
 8003fc8:	461a      	mov	r2, r3
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	9300      	str	r3, [sp, #0]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	4a14      	ldr	r2, [pc, #80]	@ (8004024 <logBufPrintf+0xbc>)
 8003fd2:	69b8      	ldr	r0, [r7, #24]
 8003fd4:	f00a fb2c 	bl	800e630 <sniprintf>
 8003fd8:	6178      	str	r0, [r7, #20]
  p_log->line_index++;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	881b      	ldrh	r3, [r3, #0]
 8003fde:	3301      	adds	r3, #1
 8003fe0:	b29a      	uxth	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	801a      	strh	r2, [r3, #0]
  p_log->buf_index += buf_len;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	88da      	ldrh	r2, [r3, #6]
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	4413      	add	r3, r2
 8003ff0:	b29a      	uxth	r2, r3
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	80da      	strh	r2, [r3, #6]


  if (buf_len + p_log->buf_length <= p_log->buf_length_max)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	885b      	ldrh	r3, [r3, #2]
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	4413      	add	r3, r2
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	8892      	ldrh	r2, [r2, #4]
 8004004:	4293      	cmp	r3, r2
 8004006:	dc07      	bgt.n	8004018 <logBufPrintf+0xb0>
  {
    p_log->buf_length += buf_len;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	885a      	ldrh	r2, [r3, #2]
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	b29b      	uxth	r3, r3
 8004010:	4413      	add	r3, r2
 8004012:	b29a      	uxth	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	805a      	strh	r2, [r3, #2]
  }

  return true;
 8004018:	2301      	movs	r3, #1
}
 800401a:	4618      	mov	r0, r3
 800401c:	3720      	adds	r7, #32
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	08011d90 	.word	0x08011d90

08004028 <logPrintf>:

void logPrintf(const char *fmt, ...)
{
 8004028:	b40f      	push	{r0, r1, r2, r3}
 800402a:	b580      	push	{r7, lr}
 800402c:	b082      	sub	sp, #8
 800402e:	af00      	add	r7, sp, #0
#endif

  va_list args;
  int len;

  if (is_init != true) return;
 8004030:	4b1c      	ldr	r3, [pc, #112]	@ (80040a4 <logPrintf+0x7c>)
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	f083 0301 	eor.w	r3, r3, #1
 8004038:	b2db      	uxtb	r3, r3
 800403a:	2b00      	cmp	r3, #0
 800403c:	d12a      	bne.n	8004094 <logPrintf+0x6c>


  va_start(args, fmt);
 800403e:	f107 0314 	add.w	r3, r7, #20
 8004042:	603b      	str	r3, [r7, #0]
  len = vsnprintf(print_buf, 256, fmt, args);
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800404c:	4816      	ldr	r0, [pc, #88]	@ (80040a8 <logPrintf+0x80>)
 800404e:	f00a fb91 	bl	800e774 <vsniprintf>
 8004052:	6078      	str	r0, [r7, #4]

  if (is_open == true && is_enable == true)
 8004054:	4b15      	ldr	r3, [pc, #84]	@ (80040ac <logPrintf+0x84>)
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d00a      	beq.n	8004072 <logPrintf+0x4a>
 800405c:	4b14      	ldr	r3, [pc, #80]	@ (80040b0 <logPrintf+0x88>)
 800405e:	781b      	ldrb	r3, [r3, #0]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d006      	beq.n	8004072 <logPrintf+0x4a>
  {
    uartWrite(log_ch, (uint8_t *)print_buf, len);
 8004064:	4b13      	ldr	r3, [pc, #76]	@ (80040b4 <logPrintf+0x8c>)
 8004066:	781b      	ldrb	r3, [r3, #0]
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	490f      	ldr	r1, [pc, #60]	@ (80040a8 <logPrintf+0x80>)
 800406c:	4618      	mov	r0, r3
 800406e:	f000 fcbf 	bl	80049f0 <uartWrite>
  }

  if (is_boot_log)
 8004072:	4b11      	ldr	r3, [pc, #68]	@ (80040b8 <logPrintf+0x90>)
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d005      	beq.n	8004086 <logPrintf+0x5e>
  {
    logBufPrintf(&log_buf_boot, print_buf, len);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	461a      	mov	r2, r3
 800407e:	490a      	ldr	r1, [pc, #40]	@ (80040a8 <logPrintf+0x80>)
 8004080:	480e      	ldr	r0, [pc, #56]	@ (80040bc <logPrintf+0x94>)
 8004082:	f7ff ff71 	bl	8003f68 <logBufPrintf>
  }
  logBufPrintf(&log_buf_list, print_buf, len);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	461a      	mov	r2, r3
 800408a:	4907      	ldr	r1, [pc, #28]	@ (80040a8 <logPrintf+0x80>)
 800408c:	480c      	ldr	r0, [pc, #48]	@ (80040c0 <logPrintf+0x98>)
 800408e:	f7ff ff6b 	bl	8003f68 <logBufPrintf>
 8004092:	e000      	b.n	8004096 <logPrintf+0x6e>
  if (is_init != true) return;
 8004094:	bf00      	nop
  va_end(args);

#ifdef _USE_HW_RTOS
  unLock();
#endif
}
 8004096:	3708      	adds	r7, #8
 8004098:	46bd      	mov	sp, r7
 800409a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800409e:	b004      	add	sp, #16
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	20002a44 	.word	0x20002a44
 80040a8:	20002a48 	.word	0x20002a48
 80040ac:	20002a45 	.word	0x20002a45
 80040b0:	20000055 	.word	0x20000055
 80040b4:	20002a46 	.word	0x20002a46
 80040b8:	20000054 	.word	0x20000054
 80040bc:	2000122c 	.word	0x2000122c
 80040c0:	20001238 	.word	0x20001238

080040c4 <cliCmd>:


#ifdef _USE_HW_CLI
void cliCmd(cli_args_t *args)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b088      	sub	sp, #32
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80040cc:	2300      	movs	r3, #0
 80040ce:	77fb      	strb	r3, [r7, #31]

  if (args->argc == 1 && args->isStr(0, "info"))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	881b      	ldrh	r3, [r3, #0]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d124      	bne.n	8004122 <cliCmd+0x5e>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	695b      	ldr	r3, [r3, #20]
 80040dc:	494c      	ldr	r1, [pc, #304]	@ (8004210 <cliCmd+0x14c>)
 80040de:	2000      	movs	r0, #0
 80040e0:	4798      	blx	r3
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d01c      	beq.n	8004122 <cliCmd+0x5e>
  {
    cliPrintf("boot.line_index %d\n", log_buf_boot.line_index);
 80040e8:	4b4a      	ldr	r3, [pc, #296]	@ (8004214 <cliCmd+0x150>)
 80040ea:	881b      	ldrh	r3, [r3, #0]
 80040ec:	4619      	mov	r1, r3
 80040ee:	484a      	ldr	r0, [pc, #296]	@ (8004218 <cliCmd+0x154>)
 80040f0:	f7fd fd86 	bl	8001c00 <cliPrintf>
    cliPrintf("boot.buf_length %d\n", log_buf_boot.buf_length);
 80040f4:	4b47      	ldr	r3, [pc, #284]	@ (8004214 <cliCmd+0x150>)
 80040f6:	885b      	ldrh	r3, [r3, #2]
 80040f8:	4619      	mov	r1, r3
 80040fa:	4848      	ldr	r0, [pc, #288]	@ (800421c <cliCmd+0x158>)
 80040fc:	f7fd fd80 	bl	8001c00 <cliPrintf>
    cliPrintf("\n");
 8004100:	4847      	ldr	r0, [pc, #284]	@ (8004220 <cliCmd+0x15c>)
 8004102:	f7fd fd7d 	bl	8001c00 <cliPrintf>
    cliPrintf("list.line_index %d\n", log_buf_list.line_index);
 8004106:	4b47      	ldr	r3, [pc, #284]	@ (8004224 <cliCmd+0x160>)
 8004108:	881b      	ldrh	r3, [r3, #0]
 800410a:	4619      	mov	r1, r3
 800410c:	4846      	ldr	r0, [pc, #280]	@ (8004228 <cliCmd+0x164>)
 800410e:	f7fd fd77 	bl	8001c00 <cliPrintf>
    cliPrintf("list.buf_length %d\n", log_buf_list.buf_length);
 8004112:	4b44      	ldr	r3, [pc, #272]	@ (8004224 <cliCmd+0x160>)
 8004114:	885b      	ldrh	r3, [r3, #2]
 8004116:	4619      	mov	r1, r3
 8004118:	4844      	ldr	r0, [pc, #272]	@ (800422c <cliCmd+0x168>)
 800411a:	f7fd fd71 	bl	8001c00 <cliPrintf>

    ret = true;
 800411e:	2301      	movs	r3, #1
 8004120:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 1 && args->isStr(0, "boot"))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	881b      	ldrh	r3, [r3, #0]
 8004126:	2b01      	cmp	r3, #1
 8004128:	d12d      	bne.n	8004186 <cliCmd+0xc2>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	4940      	ldr	r1, [pc, #256]	@ (8004230 <cliCmd+0x16c>)
 8004130:	2000      	movs	r0, #0
 8004132:	4798      	blx	r3
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d025      	beq.n	8004186 <cliCmd+0xc2>
  {
    uint32_t index = 0;
 800413a:	2300      	movs	r3, #0
 800413c:	61bb      	str	r3, [r7, #24]

    while(cliKeepLoop())
 800413e:	e019      	b.n	8004174 <cliCmd+0xb0>
    {
      uint32_t buf_len;

      buf_len = log_buf_boot.buf_length - index;
 8004140:	4b34      	ldr	r3, [pc, #208]	@ (8004214 <cliCmd+0x150>)
 8004142:	885b      	ldrh	r3, [r3, #2]
 8004144:	461a      	mov	r2, r3
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	617b      	str	r3, [r7, #20]
      if (buf_len == 0)
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d016      	beq.n	8004180 <cliCmd+0xbc>
      {
        break;
      }
      if (buf_len > 64)
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	2b40      	cmp	r3, #64	@ 0x40
 8004156:	d901      	bls.n	800415c <cliCmd+0x98>
      {
        buf_len = 64;
 8004158:	2340      	movs	r3, #64	@ 0x40
 800415a:	617b      	str	r3, [r7, #20]

      #ifdef _USE_HW_RTOS
      lock();
      #endif

      cliWrite((uint8_t *)&log_buf_boot.buf[index], buf_len);
 800415c:	4b2d      	ldr	r3, [pc, #180]	@ (8004214 <cliCmd+0x150>)
 800415e:	689a      	ldr	r2, [r3, #8]
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	4413      	add	r3, r2
 8004164:	6979      	ldr	r1, [r7, #20]
 8004166:	4618      	mov	r0, r3
 8004168:	f7fd f944 	bl	80013f4 <cliWrite>
      index += buf_len;
 800416c:	69ba      	ldr	r2, [r7, #24]
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	4413      	add	r3, r2
 8004172:	61bb      	str	r3, [r7, #24]
    while(cliKeepLoop())
 8004174:	f7fd fe3e 	bl	8001df4 <cliKeepLoop>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d1e0      	bne.n	8004140 <cliCmd+0x7c>
 800417e:	e000      	b.n	8004182 <cliCmd+0xbe>
        break;
 8004180:	bf00      	nop

      #ifdef _USE_HW_RTOS
      unLock();
      #endif
    }
    ret = true;
 8004182:	2301      	movs	r3, #1
 8004184:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 1 && args->isStr(0, "list"))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	881b      	ldrh	r3, [r3, #0]
 800418a:	2b01      	cmp	r3, #1
 800418c:	d12d      	bne.n	80041ea <cliCmd+0x126>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	4928      	ldr	r1, [pc, #160]	@ (8004234 <cliCmd+0x170>)
 8004194:	2000      	movs	r0, #0
 8004196:	4798      	blx	r3
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d025      	beq.n	80041ea <cliCmd+0x126>
  {
    uint32_t index = 0;
 800419e:	2300      	movs	r3, #0
 80041a0:	613b      	str	r3, [r7, #16]

    while(cliKeepLoop())
 80041a2:	e019      	b.n	80041d8 <cliCmd+0x114>
    {
      uint32_t buf_len;

      buf_len = log_buf_list.buf_length - index;
 80041a4:	4b1f      	ldr	r3, [pc, #124]	@ (8004224 <cliCmd+0x160>)
 80041a6:	885b      	ldrh	r3, [r3, #2]
 80041a8:	461a      	mov	r2, r3
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	60fb      	str	r3, [r7, #12]
      if (buf_len == 0)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d016      	beq.n	80041e4 <cliCmd+0x120>
      {
        break;
      }
      if (buf_len > 64)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2b40      	cmp	r3, #64	@ 0x40
 80041ba:	d901      	bls.n	80041c0 <cliCmd+0xfc>
      {
        buf_len = 64;
 80041bc:	2340      	movs	r3, #64	@ 0x40
 80041be:	60fb      	str	r3, [r7, #12]

      #ifdef _USE_HW_RTOS
      lock();
      #endif

      cliWrite((uint8_t *)&log_buf_list.buf[index], buf_len);
 80041c0:	4b18      	ldr	r3, [pc, #96]	@ (8004224 <cliCmd+0x160>)
 80041c2:	689a      	ldr	r2, [r3, #8]
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	4413      	add	r3, r2
 80041c8:	68f9      	ldr	r1, [r7, #12]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7fd f912 	bl	80013f4 <cliWrite>
      index += buf_len;
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	4413      	add	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]
    while(cliKeepLoop())
 80041d8:	f7fd fe0c 	bl	8001df4 <cliKeepLoop>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d1e0      	bne.n	80041a4 <cliCmd+0xe0>
 80041e2:	e000      	b.n	80041e6 <cliCmd+0x122>
        break;
 80041e4:	bf00      	nop
      #ifdef _USE_HW_RTOS
      unLock();
      #endif

    }
    ret = true;
 80041e6:	2301      	movs	r3, #1
 80041e8:	77fb      	strb	r3, [r7, #31]
  }

  if (ret == false)
 80041ea:	7ffb      	ldrb	r3, [r7, #31]
 80041ec:	f083 0301 	eor.w	r3, r3, #1
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d008      	beq.n	8004208 <cliCmd+0x144>
  {
    cliPrintf("log info\n");
 80041f6:	4810      	ldr	r0, [pc, #64]	@ (8004238 <cliCmd+0x174>)
 80041f8:	f7fd fd02 	bl	8001c00 <cliPrintf>
    cliPrintf("log boot\n");
 80041fc:	480f      	ldr	r0, [pc, #60]	@ (800423c <cliCmd+0x178>)
 80041fe:	f7fd fcff 	bl	8001c00 <cliPrintf>
    cliPrintf("log list\n");
 8004202:	480f      	ldr	r0, [pc, #60]	@ (8004240 <cliCmd+0x17c>)
 8004204:	f7fd fcfc 	bl	8001c00 <cliPrintf>
  }
}
 8004208:	bf00      	nop
 800420a:	3720      	adds	r7, #32
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	08011d98 	.word	0x08011d98
 8004214:	2000122c 	.word	0x2000122c
 8004218:	08011da0 	.word	0x08011da0
 800421c:	08011db4 	.word	0x08011db4
 8004220:	08011dc8 	.word	0x08011dc8
 8004224:	20001238 	.word	0x20001238
 8004228:	08011dcc 	.word	0x08011dcc
 800422c:	08011de0 	.word	0x08011de0
 8004230:	08011df4 	.word	0x08011df4
 8004234:	08011dfc 	.word	0x08011dfc
 8004238:	08011e04 	.word	0x08011e04
 800423c:	08011e10 	.word	0x08011e10
 8004240:	08011e1c 	.word	0x08011e1c

08004244 <swtimerISR>:

  return true;
}

void swtimerISR(void)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
  uint8_t i;

  sw_timer_counter++;
 800424a:	4b3d      	ldr	r3, [pc, #244]	@ (8004340 <swtimerISR+0xfc>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	3301      	adds	r3, #1
 8004250:	4a3b      	ldr	r2, [pc, #236]	@ (8004340 <swtimerISR+0xfc>)
 8004252:	6013      	str	r3, [r2, #0]

  for (i=0; i<HW_SWTIMER_MAX_CH && i<sw_timer_handle_index; i++)  //  
 8004254:	2300      	movs	r3, #0
 8004256:	71fb      	strb	r3, [r7, #7]
 8004258:	e063      	b.n	8004322 <swtimerISR+0xde>
  {
    if ( swtimer_tbl[i].Timer_En == ON)                         //   ?
 800425a:	79fa      	ldrb	r2, [r7, #7]
 800425c:	4939      	ldr	r1, [pc, #228]	@ (8004344 <swtimerISR+0x100>)
 800425e:	4613      	mov	r3, r2
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	4413      	add	r3, r2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	440b      	add	r3, r1
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d156      	bne.n	800431c <swtimerISR+0xd8>
    {
      swtimer_tbl[i].Timer_Ctn--;                               //  
 800426e:	79fa      	ldrb	r2, [r7, #7]
 8004270:	4934      	ldr	r1, [pc, #208]	@ (8004344 <swtimerISR+0x100>)
 8004272:	4613      	mov	r3, r2
 8004274:	009b      	lsls	r3, r3, #2
 8004276:	4413      	add	r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	440b      	add	r3, r1
 800427c:	3304      	adds	r3, #4
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	1e59      	subs	r1, r3, #1
 8004282:	4830      	ldr	r0, [pc, #192]	@ (8004344 <swtimerISR+0x100>)
 8004284:	4613      	mov	r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	4413      	add	r3, r2
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	4403      	add	r3, r0
 800428e:	3304      	adds	r3, #4
 8004290:	6019      	str	r1, [r3, #0]

      if (swtimer_tbl[i].Timer_Ctn == 0)                        //  
 8004292:	79fa      	ldrb	r2, [r7, #7]
 8004294:	492b      	ldr	r1, [pc, #172]	@ (8004344 <swtimerISR+0x100>)
 8004296:	4613      	mov	r3, r2
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	4413      	add	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	440b      	add	r3, r1
 80042a0:	3304      	adds	r3, #4
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d139      	bne.n	800431c <swtimerISR+0xd8>
      {
        if(swtimer_tbl[i].Timer_Mode == ONE_TIME)               //  
 80042a8:	79fa      	ldrb	r2, [r7, #7]
 80042aa:	4926      	ldr	r1, [pc, #152]	@ (8004344 <swtimerISR+0x100>)
 80042ac:	4613      	mov	r3, r2
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	4413      	add	r3, r2
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	440b      	add	r3, r1
 80042b6:	3301      	adds	r3, #1
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d108      	bne.n	80042d0 <swtimerISR+0x8c>
        {
          swtimer_tbl[i].Timer_En = OFF;                        //  OFF .
 80042be:	79fa      	ldrb	r2, [r7, #7]
 80042c0:	4920      	ldr	r1, [pc, #128]	@ (8004344 <swtimerISR+0x100>)
 80042c2:	4613      	mov	r3, r2
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	4413      	add	r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	440b      	add	r3, r1
 80042cc:	2200      	movs	r2, #0
 80042ce:	701a      	strb	r2, [r3, #0]
        }

        swtimer_tbl[i].Timer_Ctn = swtimer_tbl[i].Timer_Init;   //  
 80042d0:	79f9      	ldrb	r1, [r7, #7]
 80042d2:	79fa      	ldrb	r2, [r7, #7]
 80042d4:	481b      	ldr	r0, [pc, #108]	@ (8004344 <swtimerISR+0x100>)
 80042d6:	460b      	mov	r3, r1
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	440b      	add	r3, r1
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	4403      	add	r3, r0
 80042e0:	3308      	adds	r3, #8
 80042e2:	6819      	ldr	r1, [r3, #0]
 80042e4:	4817      	ldr	r0, [pc, #92]	@ (8004344 <swtimerISR+0x100>)
 80042e6:	4613      	mov	r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	4413      	add	r3, r2
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	4403      	add	r3, r0
 80042f0:	3304      	adds	r3, #4
 80042f2:	6019      	str	r1, [r3, #0]

        (*swtimer_tbl[i].TmrFnct)(swtimer_tbl[i].TmrFnctArg);   //  
 80042f4:	79fa      	ldrb	r2, [r7, #7]
 80042f6:	4913      	ldr	r1, [pc, #76]	@ (8004344 <swtimerISR+0x100>)
 80042f8:	4613      	mov	r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	4413      	add	r3, r2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	440b      	add	r3, r1
 8004302:	330c      	adds	r3, #12
 8004304:	6819      	ldr	r1, [r3, #0]
 8004306:	79fa      	ldrb	r2, [r7, #7]
 8004308:	480e      	ldr	r0, [pc, #56]	@ (8004344 <swtimerISR+0x100>)
 800430a:	4613      	mov	r3, r2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	4413      	add	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4403      	add	r3, r0
 8004314:	3310      	adds	r3, #16
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4618      	mov	r0, r3
 800431a:	4788      	blx	r1
  for (i=0; i<HW_SWTIMER_MAX_CH && i<sw_timer_handle_index; i++)  //  
 800431c:	79fb      	ldrb	r3, [r7, #7]
 800431e:	3301      	adds	r3, #1
 8004320:	71fb      	strb	r3, [r7, #7]
 8004322:	79fb      	ldrb	r3, [r7, #7]
 8004324:	2b07      	cmp	r3, #7
 8004326:	d806      	bhi.n	8004336 <swtimerISR+0xf2>
 8004328:	79fb      	ldrb	r3, [r7, #7]
 800432a:	b29a      	uxth	r2, r3
 800432c:	4b06      	ldr	r3, [pc, #24]	@ (8004348 <swtimerISR+0x104>)
 800432e:	881b      	ldrh	r3, [r3, #0]
 8004330:	b29b      	uxth	r3, r3
 8004332:	429a      	cmp	r2, r3
 8004334:	d391      	bcc.n	800425a <swtimerISR+0x16>
      }
    }
  }
}
 8004336:	bf00      	nop
 8004338:	3708      	adds	r7, #8
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	20002b48 	.word	0x20002b48
 8004344:	20002b50 	.word	0x20002b50
 8004348:	20002b4c 	.word	0x20002b4c

0800434c <swtimerSet>:

void swtimerSet(swtimer_handle_t TmrNum, uint32_t TmrData, uint8_t TmrMode, void (*Fnct)(void *),void *arg)
{
 800434c:	b480      	push	{r7}
 800434e:	b085      	sub	sp, #20
 8004350:	af00      	add	r7, sp, #0
 8004352:	60b9      	str	r1, [r7, #8]
 8004354:	607b      	str	r3, [r7, #4]
 8004356:	4603      	mov	r3, r0
 8004358:	81fb      	strh	r3, [r7, #14]
 800435a:	4613      	mov	r3, r2
 800435c:	737b      	strb	r3, [r7, #13]
  if(TmrNum < 0) return;
 800435e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004362:	2b00      	cmp	r3, #0
 8004364:	db37      	blt.n	80043d6 <swtimerSet+0x8a>

  swtimer_tbl[TmrNum].Timer_Mode = TmrMode;    // 
 8004366:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800436a:	491e      	ldr	r1, [pc, #120]	@ (80043e4 <swtimerSet+0x98>)
 800436c:	4613      	mov	r3, r2
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	4413      	add	r3, r2
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	440b      	add	r3, r1
 8004376:	3301      	adds	r3, #1
 8004378:	7b7a      	ldrb	r2, [r7, #13]
 800437a:	701a      	strb	r2, [r3, #0]
  swtimer_tbl[TmrNum].TmrFnct    = Fnct;       //  
 800437c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004380:	4918      	ldr	r1, [pc, #96]	@ (80043e4 <swtimerSet+0x98>)
 8004382:	4613      	mov	r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	4413      	add	r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	440b      	add	r3, r1
 800438c:	330c      	adds	r3, #12
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].TmrFnctArg = arg;        // 
 8004392:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004396:	4913      	ldr	r1, [pc, #76]	@ (80043e4 <swtimerSet+0x98>)
 8004398:	4613      	mov	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	4413      	add	r3, r2
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	440b      	add	r3, r1
 80043a2:	3310      	adds	r3, #16
 80043a4:	69ba      	ldr	r2, [r7, #24]
 80043a6:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].Timer_Ctn  = TmrData;
 80043a8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80043ac:	490d      	ldr	r1, [pc, #52]	@ (80043e4 <swtimerSet+0x98>)
 80043ae:	4613      	mov	r3, r2
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	4413      	add	r3, r2
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	440b      	add	r3, r1
 80043b8:	3304      	adds	r3, #4
 80043ba:	68ba      	ldr	r2, [r7, #8]
 80043bc:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].Timer_Init = TmrData;
 80043be:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80043c2:	4908      	ldr	r1, [pc, #32]	@ (80043e4 <swtimerSet+0x98>)
 80043c4:	4613      	mov	r3, r2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	4413      	add	r3, r2
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	440b      	add	r3, r1
 80043ce:	3308      	adds	r3, #8
 80043d0:	68ba      	ldr	r2, [r7, #8]
 80043d2:	601a      	str	r2, [r3, #0]
 80043d4:	e000      	b.n	80043d8 <swtimerSet+0x8c>
  if(TmrNum < 0) return;
 80043d6:	bf00      	nop
}
 80043d8:	3714      	adds	r7, #20
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	20002b50 	.word	0x20002b50

080043e8 <swtimerStart>:

void swtimerStart(swtimer_handle_t TmrNum)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	4603      	mov	r3, r0
 80043f0:	80fb      	strh	r3, [r7, #6]
  if(TmrNum < 0) return;
 80043f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	db1e      	blt.n	8004438 <swtimerStart+0x50>

  swtimer_tbl[TmrNum].Timer_Ctn = swtimer_tbl[TmrNum].Timer_Init;
 80043fa:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80043fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004402:	4810      	ldr	r0, [pc, #64]	@ (8004444 <swtimerStart+0x5c>)
 8004404:	460b      	mov	r3, r1
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	440b      	add	r3, r1
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	4403      	add	r3, r0
 800440e:	3308      	adds	r3, #8
 8004410:	6819      	ldr	r1, [r3, #0]
 8004412:	480c      	ldr	r0, [pc, #48]	@ (8004444 <swtimerStart+0x5c>)
 8004414:	4613      	mov	r3, r2
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	4413      	add	r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4403      	add	r3, r0
 800441e:	3304      	adds	r3, #4
 8004420:	6019      	str	r1, [r3, #0]
  swtimer_tbl[TmrNum].Timer_En  = ON;
 8004422:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004426:	4907      	ldr	r1, [pc, #28]	@ (8004444 <swtimerStart+0x5c>)
 8004428:	4613      	mov	r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	4413      	add	r3, r2
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	440b      	add	r3, r1
 8004432:	2201      	movs	r2, #1
 8004434:	701a      	strb	r2, [r3, #0]
 8004436:	e000      	b.n	800443a <swtimerStart+0x52>
  if(TmrNum < 0) return;
 8004438:	bf00      	nop
}
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr
 8004444:	20002b50 	.word	0x20002b50

08004448 <swtimerGetHandle>:
  swtimer_tbl[TmrNum].Timer_En   = OFF;
  swtimer_tbl[TmrNum].Timer_Ctn  = swtimer_tbl[TmrNum].Timer_Init;
}

swtimer_handle_t swtimerGetHandle(void)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
  swtimer_handle_t TmrIndex = sw_timer_handle_index;
 800444e:	4b0d      	ldr	r3, [pc, #52]	@ (8004484 <swtimerGetHandle+0x3c>)
 8004450:	881b      	ldrh	r3, [r3, #0]
 8004452:	b29b      	uxth	r3, r3
 8004454:	80fb      	strh	r3, [r7, #6]

  if (TmrIndex < HW_SWTIMER_MAX_CH)
 8004456:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800445a:	2b07      	cmp	r3, #7
 800445c:	dc07      	bgt.n	800446e <swtimerGetHandle+0x26>
    sw_timer_handle_index++;
 800445e:	4b09      	ldr	r3, [pc, #36]	@ (8004484 <swtimerGetHandle+0x3c>)
 8004460:	881b      	ldrh	r3, [r3, #0]
 8004462:	b29b      	uxth	r3, r3
 8004464:	3301      	adds	r3, #1
 8004466:	b29a      	uxth	r2, r3
 8004468:	4b06      	ldr	r3, [pc, #24]	@ (8004484 <swtimerGetHandle+0x3c>)
 800446a:	801a      	strh	r2, [r3, #0]
 800446c:	e002      	b.n	8004474 <swtimerGetHandle+0x2c>
  else
    TmrIndex = -1;
 800446e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004472:	80fb      	strh	r3, [r7, #6]

  return TmrIndex;
 8004474:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8004478:	4618      	mov	r0, r3
 800447a:	370c      	adds	r7, #12
 800447c:	46bd      	mov	sp, r7
 800447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004482:	4770      	bx	lr
 8004484:	20002b4c 	.word	0x20002b4c

08004488 <uartInit>:
  {"USART1   DEBUG   ", USART1,   &huart1,    &hdma_usart1_rx,  NULL, UART_TYPE_NORMAL},
  {"USART2           ", USART2,   &huart2,    &hdma_usart2_rx,  NULL, UART_TYPE_NORMAL}
};

bool uartInit(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 800448e:	2300      	movs	r3, #0
 8004490:	607b      	str	r3, [r7, #4]
 8004492:	e030      	b.n	80044f6 <uartInit+0x6e>
  {
    uart_tbl[i].is_open = false;
 8004494:	4a1f      	ldr	r2, [pc, #124]	@ (8004514 <uartInit+0x8c>)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f240 412c 	movw	r1, #1068	@ 0x42c
 800449c:	fb01 f303 	mul.w	r3, r1, r3
 80044a0:	4413      	add	r3, r2
 80044a2:	2200      	movs	r2, #0
 80044a4:	701a      	strb	r2, [r3, #0]
 80044a6:	687b      	ldr	r3, [r7, #4]

    switch (i)
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d80b      	bhi.n	80044c4 <uartInit+0x3c>
    {
      case HW_UART_CH_DEBUG:
      case HW_UART_CH_DATA:
      //case HW_UART_CH_LIN:
      //case HW_UART_CH_RS232:
        uart_tbl[i].baud = 115200;
 80044ac:	4a19      	ldr	r2, [pc, #100]	@ (8004514 <uartInit+0x8c>)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f240 412c 	movw	r1, #1068	@ 0x42c
 80044b4:	fb01 f303 	mul.w	r3, r1, r3
 80044b8:	4413      	add	r3, r2
 80044ba:	3304      	adds	r3, #4
 80044bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80044c0:	601a      	str	r2, [r3, #0]
        if(uart_hw_tbl[i].uart_type == UART_TYPE_RS485)
        {
          //  RS485 Disable
          // HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
        }
        break;
 80044c2:	bf00      	nop
      //case HW_UART_CH_USB:
      //  break;
    }

    uart_tbl[i].rx_cnt = 0;
 80044c4:	4a13      	ldr	r2, [pc, #76]	@ (8004514 <uartInit+0x8c>)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f240 412c 	movw	r1, #1068	@ 0x42c
 80044cc:	fb01 f303 	mul.w	r3, r1, r3
 80044d0:	4413      	add	r3, r2
 80044d2:	f203 4324 	addw	r3, r3, #1060	@ 0x424
 80044d6:	2200      	movs	r2, #0
 80044d8:	601a      	str	r2, [r3, #0]
    uart_tbl[i].tx_cnt = 0;
 80044da:	4a0e      	ldr	r2, [pc, #56]	@ (8004514 <uartInit+0x8c>)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f240 412c 	movw	r1, #1068	@ 0x42c
 80044e2:	fb01 f303 	mul.w	r3, r1, r3
 80044e6:	4413      	add	r3, r2
 80044e8:	f503 6385 	add.w	r3, r3, #1064	@ 0x428
 80044ec:	2200      	movs	r2, #0
 80044ee:	601a      	str	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	3301      	adds	r3, #1
 80044f4:	607b      	str	r3, [r7, #4]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	ddcb      	ble.n	8004494 <uartInit+0xc>
  }

  is_init = true;
 80044fc:	4b06      	ldr	r3, [pc, #24]	@ (8004518 <uartInit+0x90>)
 80044fe:	2201      	movs	r2, #1
 8004500:	701a      	strb	r2, [r3, #0]

#ifdef _USE_HW_CLI
  cliAdd("uart", cliUart);
 8004502:	4906      	ldr	r1, [pc, #24]	@ (800451c <uartInit+0x94>)
 8004504:	4806      	ldr	r0, [pc, #24]	@ (8004520 <uartInit+0x98>)
 8004506:	f7fd fc8b 	bl	8001e20 <cliAdd>
#endif

  return true;
 800450a:	2301      	movs	r3, #1
}
 800450c:	4618      	mov	r0, r3
 800450e:	3708      	adds	r7, #8
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	20000234 	.word	0x20000234
 8004518:	20002bf0 	.word	0x20002bf0
 800451c:	08004b21 	.word	0x08004b21
 8004520:	08011e50 	.word	0x08011e50

08004524 <uartOpen>:
{
  return is_init;
}

bool uartOpen(uint8_t ch, uint32_t baud)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	4603      	mov	r3, r0
 800452c:	6039      	str	r1, [r7, #0]
 800452e:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8004530:	2300      	movs	r3, #0
 8004532:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef ret_hal;

  if (ch >= UART_MAX_CH) return false;
 8004534:	79fb      	ldrb	r3, [r7, #7]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d901      	bls.n	800453e <uartOpen+0x1a>
 800453a:	2300      	movs	r3, #0
 800453c:	e1b8      	b.n	80048b0 <uartOpen+0x38c>

  if (uart_tbl[ch].is_open == true && uart_tbl[ch].baud == baud)
 800453e:	79fb      	ldrb	r3, [r7, #7]
 8004540:	4a9f      	ldr	r2, [pc, #636]	@ (80047c0 <uartOpen+0x29c>)
 8004542:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004546:	fb01 f303 	mul.w	r3, r1, r3
 800454a:	4413      	add	r3, r2
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00d      	beq.n	800456e <uartOpen+0x4a>
 8004552:	79fb      	ldrb	r3, [r7, #7]
 8004554:	4a9a      	ldr	r2, [pc, #616]	@ (80047c0 <uartOpen+0x29c>)
 8004556:	f240 412c 	movw	r1, #1068	@ 0x42c
 800455a:	fb01 f303 	mul.w	r3, r1, r3
 800455e:	4413      	add	r3, r2
 8004560:	3304      	adds	r3, #4
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	683a      	ldr	r2, [r7, #0]
 8004566:	429a      	cmp	r2, r3
 8004568:	d101      	bne.n	800456e <uartOpen+0x4a>
  {
    return true;
 800456a:	2301      	movs	r3, #1
 800456c:	e1a0      	b.n	80048b0 <uartOpen+0x38c>
  }

  switch(ch)
 800456e:	79fb      	ldrb	r3, [r7, #7]
 8004570:	2b01      	cmp	r3, #1
 8004572:	f200 819c 	bhi.w	80048ae <uartOpen+0x38a>
  {
    case HW_UART_CH_DEBUG:
    case HW_UART_CH_DATA:
      uart_tbl[ch].baud      = baud;
 8004576:	79fb      	ldrb	r3, [r7, #7]
 8004578:	4a91      	ldr	r2, [pc, #580]	@ (80047c0 <uartOpen+0x29c>)
 800457a:	f240 412c 	movw	r1, #1068	@ 0x42c
 800457e:	fb01 f303 	mul.w	r3, r1, r3
 8004582:	4413      	add	r3, r2
 8004584:	3304      	adds	r3, #4
 8004586:	683a      	ldr	r2, [r7, #0]
 8004588:	601a      	str	r2, [r3, #0]
      uart_tbl[ch].p_huart   = uart_hw_tbl[ch].p_huart;
 800458a:	79fa      	ldrb	r2, [r7, #7]
 800458c:	79f9      	ldrb	r1, [r7, #7]
 800458e:	488d      	ldr	r0, [pc, #564]	@ (80047c4 <uartOpen+0x2a0>)
 8004590:	4613      	mov	r3, r2
 8004592:	005b      	lsls	r3, r3, #1
 8004594:	4413      	add	r3, r2
 8004596:	00db      	lsls	r3, r3, #3
 8004598:	4403      	add	r3, r0
 800459a:	3308      	adds	r3, #8
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	4888      	ldr	r0, [pc, #544]	@ (80047c0 <uartOpen+0x29c>)
 80045a0:	f240 432c 	movw	r3, #1068	@ 0x42c
 80045a4:	fb01 f303 	mul.w	r3, r1, r3
 80045a8:	4403      	add	r3, r0
 80045aa:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80045ae:	601a      	str	r2, [r3, #0]
      uart_tbl[ch].p_hdma_rx = uart_hw_tbl[ch].p_hdma_rx;
 80045b0:	79fa      	ldrb	r2, [r7, #7]
 80045b2:	79f9      	ldrb	r1, [r7, #7]
 80045b4:	4883      	ldr	r0, [pc, #524]	@ (80047c4 <uartOpen+0x2a0>)
 80045b6:	4613      	mov	r3, r2
 80045b8:	005b      	lsls	r3, r3, #1
 80045ba:	4413      	add	r3, r2
 80045bc:	00db      	lsls	r3, r3, #3
 80045be:	4403      	add	r3, r0
 80045c0:	330c      	adds	r3, #12
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	487e      	ldr	r0, [pc, #504]	@ (80047c0 <uartOpen+0x29c>)
 80045c6:	f240 432c 	movw	r3, #1068	@ 0x42c
 80045ca:	fb01 f303 	mul.w	r3, r1, r3
 80045ce:	4403      	add	r3, r0
 80045d0:	f503 6384 	add.w	r3, r3, #1056	@ 0x420
 80045d4:	601a      	str	r2, [r3, #0]
      uart_tbl[ch].p_huart->Instance = uart_hw_tbl[ch].p_uart;
 80045d6:	79fa      	ldrb	r2, [r7, #7]
 80045d8:	79fb      	ldrb	r3, [r7, #7]
 80045da:	4979      	ldr	r1, [pc, #484]	@ (80047c0 <uartOpen+0x29c>)
 80045dc:	f240 402c 	movw	r0, #1068	@ 0x42c
 80045e0:	fb00 f303 	mul.w	r3, r0, r3
 80045e4:	440b      	add	r3, r1
 80045e6:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80045ea:	6819      	ldr	r1, [r3, #0]
 80045ec:	4875      	ldr	r0, [pc, #468]	@ (80047c4 <uartOpen+0x2a0>)
 80045ee:	4613      	mov	r3, r2
 80045f0:	005b      	lsls	r3, r3, #1
 80045f2:	4413      	add	r3, r2
 80045f4:	00db      	lsls	r3, r3, #3
 80045f6:	4403      	add	r3, r0
 80045f8:	3304      	adds	r3, #4
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	600b      	str	r3, [r1, #0]

      uart_tbl[ch].p_huart->Init.BaudRate       = baud;
 80045fe:	79fb      	ldrb	r3, [r7, #7]
 8004600:	4a6f      	ldr	r2, [pc, #444]	@ (80047c0 <uartOpen+0x29c>)
 8004602:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004606:	fb01 f303 	mul.w	r3, r1, r3
 800460a:	4413      	add	r3, r2
 800460c:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	605a      	str	r2, [r3, #4]
      uart_tbl[ch].p_huart->Init.WordLength     = UART_WORDLENGTH_8B;
 8004616:	79fb      	ldrb	r3, [r7, #7]
 8004618:	4a69      	ldr	r2, [pc, #420]	@ (80047c0 <uartOpen+0x29c>)
 800461a:	f240 412c 	movw	r1, #1068	@ 0x42c
 800461e:	fb01 f303 	mul.w	r3, r1, r3
 8004622:	4413      	add	r3, r2
 8004624:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2200      	movs	r2, #0
 800462c:	609a      	str	r2, [r3, #8]
      uart_tbl[ch].p_huart->Init.StopBits       = UART_STOPBITS_1;
 800462e:	79fb      	ldrb	r3, [r7, #7]
 8004630:	4a63      	ldr	r2, [pc, #396]	@ (80047c0 <uartOpen+0x29c>)
 8004632:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004636:	fb01 f303 	mul.w	r3, r1, r3
 800463a:	4413      	add	r3, r2
 800463c:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2200      	movs	r2, #0
 8004644:	60da      	str	r2, [r3, #12]
      uart_tbl[ch].p_huart->Init.Parity         = UART_PARITY_NONE;
 8004646:	79fb      	ldrb	r3, [r7, #7]
 8004648:	4a5d      	ldr	r2, [pc, #372]	@ (80047c0 <uartOpen+0x29c>)
 800464a:	f240 412c 	movw	r1, #1068	@ 0x42c
 800464e:	fb01 f303 	mul.w	r3, r1, r3
 8004652:	4413      	add	r3, r2
 8004654:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2200      	movs	r2, #0
 800465c:	611a      	str	r2, [r3, #16]
      uart_tbl[ch].p_huart->Init.Mode           = UART_MODE_TX_RX;
 800465e:	79fb      	ldrb	r3, [r7, #7]
 8004660:	4a57      	ldr	r2, [pc, #348]	@ (80047c0 <uartOpen+0x29c>)
 8004662:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004666:	fb01 f303 	mul.w	r3, r1, r3
 800466a:	4413      	add	r3, r2
 800466c:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	220c      	movs	r2, #12
 8004674:	615a      	str	r2, [r3, #20]
      uart_tbl[ch].p_huart->Init.HwFlowCtl      = UART_HWCONTROL_NONE;
 8004676:	79fb      	ldrb	r3, [r7, #7]
 8004678:	4a51      	ldr	r2, [pc, #324]	@ (80047c0 <uartOpen+0x29c>)
 800467a:	f240 412c 	movw	r1, #1068	@ 0x42c
 800467e:	fb01 f303 	mul.w	r3, r1, r3
 8004682:	4413      	add	r3, r2
 8004684:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2200      	movs	r2, #0
 800468c:	619a      	str	r2, [r3, #24]
      uart_tbl[ch].p_huart->Init.OverSampling   = UART_OVERSAMPLING_16;
 800468e:	79fb      	ldrb	r3, [r7, #7]
 8004690:	4a4b      	ldr	r2, [pc, #300]	@ (80047c0 <uartOpen+0x29c>)
 8004692:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004696:	fb01 f303 	mul.w	r3, r1, r3
 800469a:	4413      	add	r3, r2
 800469c:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	2200      	movs	r2, #0
 80046a4:	61da      	str	r2, [r3, #28]
      uart_tbl[ch].p_huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80046a6:	79fb      	ldrb	r3, [r7, #7]
 80046a8:	4a45      	ldr	r2, [pc, #276]	@ (80047c0 <uartOpen+0x29c>)
 80046aa:	f240 412c 	movw	r1, #1068	@ 0x42c
 80046ae:	fb01 f303 	mul.w	r3, r1, r3
 80046b2:	4413      	add	r3, r2
 80046b4:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	2200      	movs	r2, #0
 80046bc:	621a      	str	r2, [r3, #32]
      uart_tbl[ch].p_huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80046be:	79fb      	ldrb	r3, [r7, #7]
 80046c0:	4a3f      	ldr	r2, [pc, #252]	@ (80047c0 <uartOpen+0x29c>)
 80046c2:	f240 412c 	movw	r1, #1068	@ 0x42c
 80046c6:	fb01 f303 	mul.w	r3, r1, r3
 80046ca:	4413      	add	r3, r2
 80046cc:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2200      	movs	r2, #0
 80046d4:	625a      	str	r2, [r3, #36]	@ 0x24
      uart_tbl[ch].p_huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	4a39      	ldr	r2, [pc, #228]	@ (80047c0 <uartOpen+0x29c>)
 80046da:	f240 412c 	movw	r1, #1068	@ 0x42c
 80046de:	fb01 f303 	mul.w	r3, r1, r3
 80046e2:	4413      	add	r3, r2
 80046e4:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	2200      	movs	r2, #0
 80046ec:	629a      	str	r2, [r3, #40]	@ 0x28

      qbufferCreate(&uart_tbl[ch].qbuffer, &uart_tbl[ch].rx_buf[0], UART_RX_BUF_LENGTH);
 80046ee:	79fb      	ldrb	r3, [r7, #7]
 80046f0:	f240 422c 	movw	r2, #1068	@ 0x42c
 80046f4:	fb02 f303 	mul.w	r3, r2, r3
 80046f8:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80046fc:	4a30      	ldr	r2, [pc, #192]	@ (80047c0 <uartOpen+0x29c>)
 80046fe:	1898      	adds	r0, r3, r2
 8004700:	79fb      	ldrb	r3, [r7, #7]
 8004702:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004706:	fb02 f303 	mul.w	r3, r2, r3
 800470a:	3308      	adds	r3, #8
 800470c:	4a2c      	ldr	r2, [pc, #176]	@ (80047c0 <uartOpen+0x29c>)
 800470e:	4413      	add	r3, r2
 8004710:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004714:	4619      	mov	r1, r3
 8004716:	f7fd fcc9 	bl	80020ac <qbufferCreate>

      __HAL_RCC_DMA1_CLK_ENABLE();
 800471a:	4b2b      	ldr	r3, [pc, #172]	@ (80047c8 <uartOpen+0x2a4>)
 800471c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800471e:	4a2a      	ldr	r2, [pc, #168]	@ (80047c8 <uartOpen+0x2a4>)
 8004720:	f043 0301 	orr.w	r3, r3, #1
 8004724:	6493      	str	r3, [r2, #72]	@ 0x48
 8004726:	4b28      	ldr	r3, [pc, #160]	@ (80047c8 <uartOpen+0x2a4>)
 8004728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	60bb      	str	r3, [r7, #8]
 8004730:	68bb      	ldr	r3, [r7, #8]

      HAL_UART_DeInit(uart_tbl[ch].p_huart);
 8004732:	79fb      	ldrb	r3, [r7, #7]
 8004734:	4a22      	ldr	r2, [pc, #136]	@ (80047c0 <uartOpen+0x29c>)
 8004736:	f240 412c 	movw	r1, #1068	@ 0x42c
 800473a:	fb01 f303 	mul.w	r3, r1, r3
 800473e:	4413      	add	r3, r2
 8004740:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4618      	mov	r0, r3
 8004748:	f007 f9a6 	bl	800ba98 <HAL_UART_DeInit>

      if(uart_hw_tbl[ch].uart_type == UART_TYPE_RS485)
 800474c:	79fa      	ldrb	r2, [r7, #7]
 800474e:	491d      	ldr	r1, [pc, #116]	@ (80047c4 <uartOpen+0x2a0>)
 8004750:	4613      	mov	r3, r2
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	4413      	add	r3, r2
 8004756:	00db      	lsls	r3, r3, #3
 8004758:	440b      	add	r3, r1
 800475a:	3314      	adds	r3, #20
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	2b01      	cmp	r3, #1
 8004760:	d111      	bne.n	8004786 <uartOpen+0x262>
      {
        ret_hal = HAL_RS485Ex_Init(uart_tbl[ch].p_huart, UART_DE_POLARITY_HIGH, 0, 0);
 8004762:	79fb      	ldrb	r3, [r7, #7]
 8004764:	4a16      	ldr	r2, [pc, #88]	@ (80047c0 <uartOpen+0x29c>)
 8004766:	f240 412c 	movw	r1, #1068	@ 0x42c
 800476a:	fb01 f303 	mul.w	r3, r1, r3
 800476e:	4413      	add	r3, r2
 8004770:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004774:	6818      	ldr	r0, [r3, #0]
 8004776:	2300      	movs	r3, #0
 8004778:	2200      	movs	r2, #0
 800477a:	2100      	movs	r1, #0
 800477c:	f008 f9c2 	bl	800cb04 <HAL_RS485Ex_Init>
 8004780:	4603      	mov	r3, r0
 8004782:	73bb      	strb	r3, [r7, #14]
 8004784:	e031      	b.n	80047ea <uartOpen+0x2c6>
      }
      else if(uart_hw_tbl[ch].uart_type == UART_TYPE_LIN)
 8004786:	79fa      	ldrb	r2, [r7, #7]
 8004788:	490e      	ldr	r1, [pc, #56]	@ (80047c4 <uartOpen+0x2a0>)
 800478a:	4613      	mov	r3, r2
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	4413      	add	r3, r2
 8004790:	00db      	lsls	r3, r3, #3
 8004792:	440b      	add	r3, r1
 8004794:	3314      	adds	r3, #20
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	2b02      	cmp	r3, #2
 800479a:	d117      	bne.n	80047cc <uartOpen+0x2a8>
      {
        ret_hal = HAL_LIN_Init(uart_tbl[ch].p_huart, UART_LINBREAKDETECTLENGTH_11B);
 800479c:	79fb      	ldrb	r3, [r7, #7]
 800479e:	4a08      	ldr	r2, [pc, #32]	@ (80047c0 <uartOpen+0x29c>)
 80047a0:	f240 412c 	movw	r1, #1068	@ 0x42c
 80047a4:	fb01 f303 	mul.w	r3, r1, r3
 80047a8:	4413      	add	r3, r2
 80047aa:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2120      	movs	r1, #32
 80047b2:	4618      	mov	r0, r3
 80047b4:	f007 f900 	bl	800b9b8 <HAL_LIN_Init>
 80047b8:	4603      	mov	r3, r0
 80047ba:	73bb      	strb	r3, [r7, #14]
 80047bc:	e015      	b.n	80047ea <uartOpen+0x2c6>
 80047be:	bf00      	nop
 80047c0:	20000234 	.word	0x20000234
 80047c4:	080123e8 	.word	0x080123e8
 80047c8:	40021000 	.word	0x40021000
      }
      else
      {
        ret_hal = HAL_UART_Init(uart_tbl[ch].p_huart);
 80047cc:	79fb      	ldrb	r3, [r7, #7]
 80047ce:	4a3a      	ldr	r2, [pc, #232]	@ (80048b8 <uartOpen+0x394>)
 80047d0:	f240 412c 	movw	r1, #1068	@ 0x42c
 80047d4:	fb01 f303 	mul.w	r3, r1, r3
 80047d8:	4413      	add	r3, r2
 80047da:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f007 f899 	bl	800b918 <HAL_UART_Init>
 80047e6:	4603      	mov	r3, r0
 80047e8:	73bb      	strb	r3, [r7, #14]
      }

      if (ret_hal == HAL_OK)
 80047ea:	7bbb      	ldrb	r3, [r7, #14]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d15d      	bne.n	80048ac <uartOpen+0x388>
      {
        ret = true;
 80047f0:	2301      	movs	r3, #1
 80047f2:	73fb      	strb	r3, [r7, #15]
        uart_tbl[ch].is_open = true;
 80047f4:	79fb      	ldrb	r3, [r7, #7]
 80047f6:	4a30      	ldr	r2, [pc, #192]	@ (80048b8 <uartOpen+0x394>)
 80047f8:	f240 412c 	movw	r1, #1068	@ 0x42c
 80047fc:	fb01 f303 	mul.w	r3, r1, r3
 8004800:	4413      	add	r3, r2
 8004802:	2201      	movs	r2, #1
 8004804:	701a      	strb	r2, [r3, #0]

        if(HAL_UART_Receive_DMA(uart_tbl[ch].p_huart, (uint8_t *)&uart_tbl[ch].rx_buf[0], UART_RX_BUF_LENGTH) != HAL_OK)
 8004806:	79fb      	ldrb	r3, [r7, #7]
 8004808:	4a2b      	ldr	r2, [pc, #172]	@ (80048b8 <uartOpen+0x394>)
 800480a:	f240 412c 	movw	r1, #1068	@ 0x42c
 800480e:	fb01 f303 	mul.w	r3, r1, r3
 8004812:	4413      	add	r3, r2
 8004814:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004818:	6818      	ldr	r0, [r3, #0]
 800481a:	79fb      	ldrb	r3, [r7, #7]
 800481c:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004820:	fb02 f303 	mul.w	r3, r2, r3
 8004824:	3308      	adds	r3, #8
 8004826:	4a24      	ldr	r2, [pc, #144]	@ (80048b8 <uartOpen+0x394>)
 8004828:	4413      	add	r3, r2
 800482a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800482e:	4619      	mov	r1, r3
 8004830:	f007 fa00 	bl	800bc34 <HAL_UART_Receive_DMA>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <uartOpen+0x31a>
        {
          ret = false;
 800483a:	2300      	movs	r3, #0
 800483c:	73fb      	strb	r3, [r7, #15]
        }

        uart_tbl[ch].qbuffer.in  = uart_tbl[ch].qbuffer.len - ((DMA_Channel_TypeDef *)uart_tbl[ch].p_huart->hdmarx->Instance)->CNDTR;
 800483e:	79fb      	ldrb	r3, [r7, #7]
 8004840:	4a1d      	ldr	r2, [pc, #116]	@ (80048b8 <uartOpen+0x394>)
 8004842:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004846:	fb01 f303 	mul.w	r3, r1, r3
 800484a:	4413      	add	r3, r2
 800484c:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
 8004850:	6819      	ldr	r1, [r3, #0]
 8004852:	79fb      	ldrb	r3, [r7, #7]
 8004854:	4a18      	ldr	r2, [pc, #96]	@ (80048b8 <uartOpen+0x394>)
 8004856:	f240 402c 	movw	r0, #1068	@ 0x42c
 800485a:	fb00 f303 	mul.w	r3, r0, r3
 800485e:	4413      	add	r3, r2
 8004860:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	685a      	ldr	r2, [r3, #4]
 800486e:	79fb      	ldrb	r3, [r7, #7]
 8004870:	1a8a      	subs	r2, r1, r2
 8004872:	4911      	ldr	r1, [pc, #68]	@ (80048b8 <uartOpen+0x394>)
 8004874:	f240 402c 	movw	r0, #1068	@ 0x42c
 8004878:	fb00 f303 	mul.w	r3, r0, r3
 800487c:	440b      	add	r3, r1
 800487e:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004882:	601a      	str	r2, [r3, #0]
        uart_tbl[ch].qbuffer.out = uart_tbl[ch].qbuffer.in;
 8004884:	79fa      	ldrb	r2, [r7, #7]
 8004886:	79fb      	ldrb	r3, [r7, #7]
 8004888:	490b      	ldr	r1, [pc, #44]	@ (80048b8 <uartOpen+0x394>)
 800488a:	f240 402c 	movw	r0, #1068	@ 0x42c
 800488e:	fb00 f202 	mul.w	r2, r0, r2
 8004892:	440a      	add	r2, r1
 8004894:	f502 6281 	add.w	r2, r2, #1032	@ 0x408
 8004898:	6812      	ldr	r2, [r2, #0]
 800489a:	4907      	ldr	r1, [pc, #28]	@ (80048b8 <uartOpen+0x394>)
 800489c:	f240 402c 	movw	r0, #1068	@ 0x42c
 80048a0:	fb00 f303 	mul.w	r3, r0, r3
 80048a4:	440b      	add	r3, r1
 80048a6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80048aa:	601a      	str	r2, [r3, #0]
      }
      break;
 80048ac:	bf00      	nop
  }

  return ret;
 80048ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3710      	adds	r7, #16
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	20000234 	.word	0x20000234

080048bc <uartAvailable>:

  return true;
}

uint32_t uartAvailable(uint8_t ch)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	4603      	mov	r3, r0
 80048c4:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 80048c6:	2300      	movs	r3, #0
 80048c8:	60fb      	str	r3, [r7, #12]

  switch(ch)
 80048ca:	79fb      	ldrb	r3, [r7, #7]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d82e      	bhi.n	800492e <uartAvailable+0x72>
  {
    case HW_UART_CH_DEBUG:
    case HW_UART_CH_DATA:
    {
      uart_tbl[ch].qbuffer.in = (uart_tbl[ch].qbuffer.len - ((DMA_Channel_TypeDef *)uart_tbl[ch].p_hdma_rx->Instance)->CNDTR);
 80048d0:	79fb      	ldrb	r3, [r7, #7]
 80048d2:	4a19      	ldr	r2, [pc, #100]	@ (8004938 <uartAvailable+0x7c>)
 80048d4:	f240 412c 	movw	r1, #1068	@ 0x42c
 80048d8:	fb01 f303 	mul.w	r3, r1, r3
 80048dc:	4413      	add	r3, r2
 80048de:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
 80048e2:	6819      	ldr	r1, [r3, #0]
 80048e4:	79fb      	ldrb	r3, [r7, #7]
 80048e6:	4a14      	ldr	r2, [pc, #80]	@ (8004938 <uartAvailable+0x7c>)
 80048e8:	f240 402c 	movw	r0, #1068	@ 0x42c
 80048ec:	fb00 f303 	mul.w	r3, r0, r3
 80048f0:	4413      	add	r3, r2
 80048f2:	f503 6384 	add.w	r3, r3, #1056	@ 0x420
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	685a      	ldr	r2, [r3, #4]
 80048fc:	79fb      	ldrb	r3, [r7, #7]
 80048fe:	1a8a      	subs	r2, r1, r2
 8004900:	490d      	ldr	r1, [pc, #52]	@ (8004938 <uartAvailable+0x7c>)
 8004902:	f240 402c 	movw	r0, #1068	@ 0x42c
 8004906:	fb00 f303 	mul.w	r3, r0, r3
 800490a:	440b      	add	r3, r1
 800490c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004910:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&uart_tbl[ch].qbuffer);
 8004912:	79fb      	ldrb	r3, [r7, #7]
 8004914:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004918:	fb02 f303 	mul.w	r3, r2, r3
 800491c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004920:	4a05      	ldr	r2, [pc, #20]	@ (8004938 <uartAvailable+0x7c>)
 8004922:	4413      	add	r3, r2
 8004924:	4618      	mov	r0, r3
 8004926:	f7fd fc38 	bl	800219a <qbufferAvailable>
 800492a:	60f8      	str	r0, [r7, #12]
    }
    break;
 800492c:	bf00      	nop
  }

  return ret;
 800492e:	68fb      	ldr	r3, [r7, #12]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3710      	adds	r7, #16
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	20000234 	.word	0x20000234

0800493c <uartRead>:

  return true;
}

uint8_t uartRead(uint8_t ch)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	4603      	mov	r3, r0
 8004944:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 8004946:	2300      	movs	r3, #0
 8004948:	73fb      	strb	r3, [r7, #15]


  switch(ch)
 800494a:	79fb      	ldrb	r3, [r7, #7]
 800494c:	2b01      	cmp	r3, #1
 800494e:	d80f      	bhi.n	8004970 <uartRead+0x34>
  {
    case HW_UART_CH_DEBUG:
    case HW_UART_CH_DATA:
      qbufferRead(&uart_tbl[ch].qbuffer, &ret, 1);
 8004950:	79fb      	ldrb	r3, [r7, #7]
 8004952:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004956:	fb02 f303 	mul.w	r3, r2, r3
 800495a:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800495e:	4a11      	ldr	r2, [pc, #68]	@ (80049a4 <uartRead+0x68>)
 8004960:	4413      	add	r3, r2
 8004962:	f107 010f 	add.w	r1, r7, #15
 8004966:	2201      	movs	r2, #1
 8004968:	4618      	mov	r0, r3
 800496a:	f7fd fbbd 	bl	80020e8 <qbufferRead>
      break;
 800496e:	bf00      	nop
  }
  uart_tbl[ch].rx_cnt++;
 8004970:	79fb      	ldrb	r3, [r7, #7]
 8004972:	490c      	ldr	r1, [pc, #48]	@ (80049a4 <uartRead+0x68>)
 8004974:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004978:	fb03 f202 	mul.w	r2, r3, r2
 800497c:	440a      	add	r2, r1
 800497e:	f202 4224 	addw	r2, r2, #1060	@ 0x424
 8004982:	6812      	ldr	r2, [r2, #0]
 8004984:	3201      	adds	r2, #1
 8004986:	4907      	ldr	r1, [pc, #28]	@ (80049a4 <uartRead+0x68>)
 8004988:	f240 402c 	movw	r0, #1068	@ 0x42c
 800498c:	fb00 f303 	mul.w	r3, r0, r3
 8004990:	440b      	add	r3, r1
 8004992:	f203 4324 	addw	r3, r3, #1060	@ 0x424
 8004996:	601a      	str	r2, [r3, #0]

  return ret;
 8004998:	7bfb      	ldrb	r3, [r7, #15]
}
 800499a:	4618      	mov	r0, r3
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	20000234 	.word	0x20000234

080049a8 <uartLinSendBreak>:

bool uartLinSendBreak(uint8_t ch)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	4603      	mov	r3, r0
 80049b0:	71fb      	strb	r3, [r7, #7]
   bool ret = false;
 80049b2:	2300      	movs	r3, #0
 80049b4:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 80049b6:	79fb      	ldrb	r3, [r7, #7]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d112      	bne.n	80049e2 <uartLinSendBreak+0x3a>
  {
  case HW_UART_CH_DEBUG:
      if (HAL_LIN_SendBreak(uart_tbl[ch].p_huart) == HAL_OK)
 80049bc:	79fb      	ldrb	r3, [r7, #7]
 80049be:	4a0b      	ldr	r2, [pc, #44]	@ (80049ec <uartLinSendBreak+0x44>)
 80049c0:	f240 412c 	movw	r1, #1068	@ 0x42c
 80049c4:	fb01 f303 	mul.w	r3, r1, r3
 80049c8:	4413      	add	r3, r2
 80049ca:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4618      	mov	r0, r3
 80049d2:	f007 f9a5 	bl	800bd20 <HAL_LIN_SendBreak>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d101      	bne.n	80049e0 <uartLinSendBreak+0x38>
      {
        ret = true;
 80049dc:	2301      	movs	r3, #1
 80049de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049e0:	bf00      	nop
  }

  return ret;
 80049e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3710      	adds	r7, #16
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	20000234 	.word	0x20000234

080049f0 <uartWrite>:


uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	4603      	mov	r3, r0
 80049f8:	60b9      	str	r1, [r7, #8]
 80049fa:	607a      	str	r2, [r7, #4]
 80049fc:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 80049fe:	2300      	movs	r3, #0
 8004a00:	617b      	str	r3, [r7, #20]


  switch(ch)
 8004a02:	7bfb      	ldrb	r3, [r7, #15]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d815      	bhi.n	8004a34 <uartWrite+0x44>
  {
      case HW_UART_CH_DEBUG:
      case HW_UART_CH_DATA:
      if (HAL_UART_Transmit(uart_tbl[ch].p_huart, p_data, length, 100) == HAL_OK)
 8004a08:	7bfb      	ldrb	r3, [r7, #15]
 8004a0a:	4a18      	ldr	r2, [pc, #96]	@ (8004a6c <uartWrite+0x7c>)
 8004a0c:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004a10:	fb01 f303 	mul.w	r3, r1, r3
 8004a14:	4413      	add	r3, r2
 8004a16:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004a1a:	6818      	ldr	r0, [r3, #0]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	b29a      	uxth	r2, r3
 8004a20:	2364      	movs	r3, #100	@ 0x64
 8004a22:	68b9      	ldr	r1, [r7, #8]
 8004a24:	f007 f877 	bl	800bb16 <HAL_UART_Transmit>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <uartWrite+0x42>
      {
        ret = length;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	617b      	str	r3, [r7, #20]
      }
      break;
 8004a32:	bf00      	nop
  }
  uart_tbl[ch].tx_cnt += ret;
 8004a34:	7bfb      	ldrb	r3, [r7, #15]
 8004a36:	4a0d      	ldr	r2, [pc, #52]	@ (8004a6c <uartWrite+0x7c>)
 8004a38:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004a3c:	fb01 f303 	mul.w	r3, r1, r3
 8004a40:	4413      	add	r3, r2
 8004a42:	f503 6385 	add.w	r3, r3, #1064	@ 0x428
 8004a46:	6819      	ldr	r1, [r3, #0]
 8004a48:	7bfb      	ldrb	r3, [r7, #15]
 8004a4a:	697a      	ldr	r2, [r7, #20]
 8004a4c:	440a      	add	r2, r1
 8004a4e:	4907      	ldr	r1, [pc, #28]	@ (8004a6c <uartWrite+0x7c>)
 8004a50:	f240 402c 	movw	r0, #1068	@ 0x42c
 8004a54:	fb00 f303 	mul.w	r3, r0, r3
 8004a58:	440b      	add	r3, r1
 8004a5a:	f503 6385 	add.w	r3, r3, #1064	@ 0x428
 8004a5e:	601a      	str	r2, [r3, #0]

  return ret;
 8004a60:	697b      	ldr	r3, [r7, #20]
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3718      	adds	r7, #24
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	20000234 	.word	0x20000234

08004a70 <uartPrintf>:

uint32_t uartPrintf(uint8_t ch, const char *fmt, ...)
{
 8004a70:	b40e      	push	{r1, r2, r3}
 8004a72:	b580      	push	{r7, lr}
 8004a74:	b0c7      	sub	sp, #284	@ 0x11c
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	4602      	mov	r2, r0
 8004a7a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004a7e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004a82:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 8004a84:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8004a88:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004a8c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004a90:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 256, fmt, args);
 8004a92:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004a96:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004a9a:	f107 0010 	add.w	r0, r7, #16
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8004aa4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004aa8:	f009 fe64 	bl	800e774 <vsniprintf>
 8004aac:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114

  ret = uartWrite(ch, (uint8_t *)buf, len);
 8004ab0:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8004ab4:	f107 0110 	add.w	r1, r7, #16
 8004ab8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004abc:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f7ff ff94 	bl	80049f0 <uartWrite>
 8004ac8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

  va_end(args);


  return ret;
 8004acc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004adc:	b003      	add	sp, #12
 8004ade:	4770      	bx	lr

08004ae0 <uartGetBaud>:

uint32_t uartGetBaud(uint8_t ch)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 8004aea:	2300      	movs	r3, #0
 8004aec:	60fb      	str	r3, [r7, #12]


  if (ch >= UART_MAX_CH)
 8004aee:	79fb      	ldrb	r3, [r7, #7]
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d901      	bls.n	8004af8 <uartGetBaud+0x18>
    return 0;
 8004af4:	2300      	movs	r3, #0
 8004af6:	e00a      	b.n	8004b0e <uartGetBaud+0x2e>
//  if (ch == HW_UART_CH_USB)
//    ret = cdcGetBaud();
//  else
//    ret = uart_tbl[ch].baud;
//#else
  ret = uart_tbl[ch].baud;
 8004af8:	79fb      	ldrb	r3, [r7, #7]
 8004afa:	4a08      	ldr	r2, [pc, #32]	@ (8004b1c <uartGetBaud+0x3c>)
 8004afc:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004b00:	fb01 f303 	mul.w	r3, r1, r3
 8004b04:	4413      	add	r3, r2
 8004b06:	3304      	adds	r3, #4
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	60fb      	str	r3, [r7, #12]
//#endif

  return ret;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3714      	adds	r7, #20
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	20000234 	.word	0x20000234

08004b20 <cliUart>:
  return uart_tbl[ch].tx_cnt;
}

#ifdef _USE_HW_CLI
void cliUart(cli_args_t *args)
{
 8004b20:	b5b0      	push	{r4, r5, r7, lr}
 8004b22:	b088      	sub	sp, #32
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	77fb      	strb	r3, [r7, #31]


  if (args->argc == 1 && args->isStr(0, "info"))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	881b      	ldrh	r3, [r3, #0]
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d127      	bne.n	8004b84 <cliUart+0x64>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	695b      	ldr	r3, [r3, #20]
 8004b38:	497e      	ldr	r1, [pc, #504]	@ (8004d34 <cliUart+0x214>)
 8004b3a:	2000      	movs	r0, #0
 8004b3c:	4798      	blx	r3
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d01f      	beq.n	8004b84 <cliUart+0x64>
  {
    for (int i=0; i<UART_MAX_CH; i++)
 8004b44:	2300      	movs	r3, #0
 8004b46:	61bb      	str	r3, [r7, #24]
 8004b48:	e017      	b.n	8004b7a <cliUart+0x5a>
    {
      cliPrintf("_DEF_UART%d : %s, %d bps\n", i+1, uart_hw_tbl[i].p_msg, uartGetBaud(i));
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	1c5c      	adds	r4, r3, #1
 8004b4e:	497a      	ldr	r1, [pc, #488]	@ (8004d38 <cliUart+0x218>)
 8004b50:	69ba      	ldr	r2, [r7, #24]
 8004b52:	4613      	mov	r3, r2
 8004b54:	005b      	lsls	r3, r3, #1
 8004b56:	4413      	add	r3, r2
 8004b58:	00db      	lsls	r3, r3, #3
 8004b5a:	440b      	add	r3, r1
 8004b5c:	681d      	ldr	r5, [r3, #0]
 8004b5e:	69bb      	ldr	r3, [r7, #24]
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7ff ffbc 	bl	8004ae0 <uartGetBaud>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	462a      	mov	r2, r5
 8004b6c:	4621      	mov	r1, r4
 8004b6e:	4873      	ldr	r0, [pc, #460]	@ (8004d3c <cliUart+0x21c>)
 8004b70:	f7fd f846 	bl	8001c00 <cliPrintf>
    for (int i=0; i<UART_MAX_CH; i++)
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	3301      	adds	r3, #1
 8004b78:	61bb      	str	r3, [r7, #24]
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	dde4      	ble.n	8004b4a <cliUart+0x2a>
    }
    ret = true;
 8004b80:	2301      	movs	r3, #1
 8004b82:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 2 && args->isStr(0, "test"))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	881b      	ldrh	r3, [r3, #0]
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d15f      	bne.n	8004c4c <cliUart+0x12c>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	496b      	ldr	r1, [pc, #428]	@ (8004d40 <cliUart+0x220>)
 8004b92:	2000      	movs	r0, #0
 8004b94:	4798      	blx	r3
 8004b96:	4603      	mov	r3, r0
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d057      	beq.n	8004c4c <cliUart+0x12c>
  {
    uint8_t uart_ch;

    uart_ch = constrain(args->getData(1), 1, UART_MAX_CH) - 1;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	2001      	movs	r0, #1
 8004ba2:	4798      	blx	r3
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	dd11      	ble.n	8004bce <cliUart+0xae>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	2001      	movs	r0, #1
 8004bb0:	4798      	blx	r3
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	dc08      	bgt.n	8004bca <cliUart+0xaa>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	2001      	movs	r0, #1
 8004bbe:	4798      	blx	r3
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	e002      	b.n	8004bd0 <cliUart+0xb0>
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e000      	b.n	8004bd0 <cliUart+0xb0>
 8004bce:	2300      	movs	r3, #0
 8004bd0:	75bb      	strb	r3, [r7, #22]

    if (uart_ch != cliGetPort())
 8004bd2:	f7fc fb2f 	bl	8001234 <cliGetPort>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	461a      	mov	r2, r3
 8004bda:	7dbb      	ldrb	r3, [r7, #22]
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d02e      	beq.n	8004c3e <cliUart+0x11e>
    {
      uint8_t rx_data;

      while(1)
      {
        if (uartAvailable(uart_ch) > 0)
 8004be0:	7dbb      	ldrb	r3, [r7, #22]
 8004be2:	4618      	mov	r0, r3
 8004be4:	f7ff fe6a 	bl	80048bc <uartAvailable>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00c      	beq.n	8004c08 <cliUart+0xe8>
        {
          rx_data = uartRead(uart_ch);
 8004bee:	7dbb      	ldrb	r3, [r7, #22]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7ff fea3 	bl	800493c <uartRead>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	753b      	strb	r3, [r7, #20]
          cliPrintf("<- _DEF_UART%d RX : 0x%X\n", uart_ch + 1, rx_data);
 8004bfa:	7dbb      	ldrb	r3, [r7, #22]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	7d3a      	ldrb	r2, [r7, #20]
 8004c00:	4619      	mov	r1, r3
 8004c02:	4850      	ldr	r0, [pc, #320]	@ (8004d44 <cliUart+0x224>)
 8004c04:	f7fc fffc 	bl	8001c00 <cliPrintf>
        }

        if (cliAvailable() > 0)
 8004c08:	f7fc fbdc 	bl	80013c4 <cliAvailable>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d0e6      	beq.n	8004be0 <cliUart+0xc0>
        {
          rx_data = cliRead();
 8004c12:	f7fc fbe3 	bl	80013dc <cliRead>
 8004c16:	4603      	mov	r3, r0
 8004c18:	753b      	strb	r3, [r7, #20]
          if (rx_data == 'q')
 8004c1a:	7d3b      	ldrb	r3, [r7, #20]
 8004c1c:	2b71      	cmp	r3, #113	@ 0x71
 8004c1e:	d012      	beq.n	8004c46 <cliUart+0x126>
          {
            break;
          }
          else
          {
            uartWrite(uart_ch, &rx_data, 1);
 8004c20:	f107 0114 	add.w	r1, r7, #20
 8004c24:	7dbb      	ldrb	r3, [r7, #22]
 8004c26:	2201      	movs	r2, #1
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f7ff fee1 	bl	80049f0 <uartWrite>
            cliPrintf("-> _DEF_UART%d TX : 0x%X\n", uart_ch + 1, rx_data);
 8004c2e:	7dbb      	ldrb	r3, [r7, #22]
 8004c30:	3301      	adds	r3, #1
 8004c32:	7d3a      	ldrb	r2, [r7, #20]
 8004c34:	4619      	mov	r1, r3
 8004c36:	4844      	ldr	r0, [pc, #272]	@ (8004d48 <cliUart+0x228>)
 8004c38:	f7fc ffe2 	bl	8001c00 <cliPrintf>
        if (uartAvailable(uart_ch) > 0)
 8004c3c:	e7d0      	b.n	8004be0 <cliUart+0xc0>
        }
      }
    }
    else
    {
      cliPrintf("This is cliPort\n");
 8004c3e:	4843      	ldr	r0, [pc, #268]	@ (8004d4c <cliUart+0x22c>)
 8004c40:	f7fc ffde 	bl	8001c00 <cliPrintf>
 8004c44:	e000      	b.n	8004c48 <cliUart+0x128>
            break;
 8004c46:	bf00      	nop
    }
    ret = true;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	77fb      	strb	r3, [r7, #31]
  }
  if (args->argc == 3 && args->isStr(0, "lin") && args->isStr(1, "test"))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	881b      	ldrh	r3, [r3, #0]
 8004c50:	2b03      	cmp	r3, #3
 8004c52:	d15a      	bne.n	8004d0a <cliUart+0x1ea>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	695b      	ldr	r3, [r3, #20]
 8004c58:	493d      	ldr	r1, [pc, #244]	@ (8004d50 <cliUart+0x230>)
 8004c5a:	2000      	movs	r0, #0
 8004c5c:	4798      	blx	r3
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d052      	beq.n	8004d0a <cliUart+0x1ea>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	695b      	ldr	r3, [r3, #20]
 8004c68:	4935      	ldr	r1, [pc, #212]	@ (8004d40 <cliUart+0x220>)
 8004c6a:	2001      	movs	r0, #1
 8004c6c:	4798      	blx	r3
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d04a      	beq.n	8004d0a <cliUart+0x1ea>
  {
  uint8_t uart_ch;
  //sync 0x55, id 0x16(0xD6), data: 0x11, 0x22, 0x33, checksum: 0xC2
    uint8_t tx_lin_data[6] = {0x55, 0xD6, 0x11, 0x22, 0x33, 0xC2};
 8004c74:	4a37      	ldr	r2, [pc, #220]	@ (8004d54 <cliUart+0x234>)
 8004c76:	f107 030c 	add.w	r3, r7, #12
 8004c7a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004c7e:	6018      	str	r0, [r3, #0]
 8004c80:	3304      	adds	r3, #4
 8004c82:	8019      	strh	r1, [r3, #0]

  uart_ch = constrain(args->getData(2), 1, UART_MAX_CH) - 1;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	2002      	movs	r0, #2
 8004c8a:	4798      	blx	r3
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	dd11      	ble.n	8004cb6 <cliUart+0x196>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	2002      	movs	r0, #2
 8004c98:	4798      	blx	r3
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	dc08      	bgt.n	8004cb2 <cliUart+0x192>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	2002      	movs	r0, #2
 8004ca6:	4798      	blx	r3
 8004ca8:	4603      	mov	r3, r0
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	3b01      	subs	r3, #1
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	e002      	b.n	8004cb8 <cliUart+0x198>
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e000      	b.n	8004cb8 <cliUart+0x198>
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	757b      	strb	r3, [r7, #21]
    uartLinSendBreak(uart_ch);
 8004cba:	7d7b      	ldrb	r3, [r7, #21]
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7ff fe73 	bl	80049a8 <uartLinSendBreak>
    uartWrite(uart_ch, tx_lin_data, 6);
 8004cc2:	f107 010c 	add.w	r1, r7, #12
 8004cc6:	7d7b      	ldrb	r3, [r7, #21]
 8004cc8:	2206      	movs	r2, #6
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7ff fe90 	bl	80049f0 <uartWrite>
  cliPrintf("-> _DEF_UART%d Send Lin Packet : ", uart_ch + 1);
 8004cd0:	7d7b      	ldrb	r3, [r7, #21]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	4820      	ldr	r0, [pc, #128]	@ (8004d58 <cliUart+0x238>)
 8004cd8:	f7fc ff92 	bl	8001c00 <cliPrintf>
  for(uint8_t i=0;i<6;i++)
 8004cdc:	2300      	movs	r3, #0
 8004cde:	75fb      	strb	r3, [r7, #23]
 8004ce0:	e00b      	b.n	8004cfa <cliUart+0x1da>
  {
    cliPrintf("%02X ", tx_lin_data[i]);
 8004ce2:	7dfb      	ldrb	r3, [r7, #23]
 8004ce4:	3320      	adds	r3, #32
 8004ce6:	443b      	add	r3, r7
 8004ce8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8004cec:	4619      	mov	r1, r3
 8004cee:	481b      	ldr	r0, [pc, #108]	@ (8004d5c <cliUart+0x23c>)
 8004cf0:	f7fc ff86 	bl	8001c00 <cliPrintf>
  for(uint8_t i=0;i<6;i++)
 8004cf4:	7dfb      	ldrb	r3, [r7, #23]
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	75fb      	strb	r3, [r7, #23]
 8004cfa:	7dfb      	ldrb	r3, [r7, #23]
 8004cfc:	2b05      	cmp	r3, #5
 8004cfe:	d9f0      	bls.n	8004ce2 <cliUart+0x1c2>
  }
  cliPrintf("\n");
 8004d00:	4817      	ldr	r0, [pc, #92]	@ (8004d60 <cliUart+0x240>)
 8004d02:	f7fc ff7d 	bl	8001c00 <cliPrintf>
  ret = true;
 8004d06:	2301      	movs	r3, #1
 8004d08:	77fb      	strb	r3, [r7, #31]
  }

  if (ret == false)
 8004d0a:	7ffb      	ldrb	r3, [r7, #31]
 8004d0c:	f083 0301 	eor.w	r3, r3, #1
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d00a      	beq.n	8004d2c <cliUart+0x20c>
  {
    cliPrintf("uart info\n");
 8004d16:	4813      	ldr	r0, [pc, #76]	@ (8004d64 <cliUart+0x244>)
 8004d18:	f7fc ff72 	bl	8001c00 <cliPrintf>
    cliPrintf("uart test ch[1~%d]\n", HW_UART_MAX_CH);
 8004d1c:	2102      	movs	r1, #2
 8004d1e:	4812      	ldr	r0, [pc, #72]	@ (8004d68 <cliUart+0x248>)
 8004d20:	f7fc ff6e 	bl	8001c00 <cliPrintf>
    cliPrintf("uart lin test ch[1~%d]\n", HW_UART_MAX_CH);
 8004d24:	2102      	movs	r1, #2
 8004d26:	4811      	ldr	r0, [pc, #68]	@ (8004d6c <cliUart+0x24c>)
 8004d28:	f7fc ff6a 	bl	8001c00 <cliPrintf>
  }
}
 8004d2c:	bf00      	nop
 8004d2e:	3720      	adds	r7, #32
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bdb0      	pop	{r4, r5, r7, pc}
 8004d34:	08011e58 	.word	0x08011e58
 8004d38:	080123e8 	.word	0x080123e8
 8004d3c:	08011e60 	.word	0x08011e60
 8004d40:	08011e7c 	.word	0x08011e7c
 8004d44:	08011e84 	.word	0x08011e84
 8004d48:	08011ea0 	.word	0x08011ea0
 8004d4c:	08011ebc 	.word	0x08011ebc
 8004d50:	08011ed0 	.word	0x08011ed0
 8004d54:	08011f3c 	.word	0x08011f3c
 8004d58:	08011ed4 	.word	0x08011ed4
 8004d5c:	08011ef8 	.word	0x08011ef8
 8004d60:	08011f00 	.word	0x08011f00
 8004d64:	08011f04 	.word	0x08011f04
 8004d68:	08011f10 	.word	0x08011f10
 8004d6c:	08011f24 	.word	0x08011f24

08004d70 <icm42670AccelRangeToReg>:

// MCLK_RDY bit (MCLK_RDY<3>)
#define ICM42670_MCLK_RDY_BITS    0x08

static uint8_t icm42670AccelRangeToReg(uint16_t fsr_g)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b083      	sub	sp, #12
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	4603      	mov	r3, r0
 8004d78:	80fb      	strh	r3, [r7, #6]
  switch (fsr_g)
 8004d7a:	88fb      	ldrh	r3, [r7, #6]
 8004d7c:	3b02      	subs	r3, #2
 8004d7e:	2b0e      	cmp	r3, #14
 8004d80:	d828      	bhi.n	8004dd4 <icm42670AccelRangeToReg+0x64>
 8004d82:	a201      	add	r2, pc, #4	@ (adr r2, 8004d88 <icm42670AccelRangeToReg+0x18>)
 8004d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d88:	08004dc5 	.word	0x08004dc5
 8004d8c:	08004dd5 	.word	0x08004dd5
 8004d90:	08004dc9 	.word	0x08004dc9
 8004d94:	08004dd5 	.word	0x08004dd5
 8004d98:	08004dd5 	.word	0x08004dd5
 8004d9c:	08004dd5 	.word	0x08004dd5
 8004da0:	08004dcd 	.word	0x08004dcd
 8004da4:	08004dd5 	.word	0x08004dd5
 8004da8:	08004dd5 	.word	0x08004dd5
 8004dac:	08004dd5 	.word	0x08004dd5
 8004db0:	08004dd5 	.word	0x08004dd5
 8004db4:	08004dd5 	.word	0x08004dd5
 8004db8:	08004dd5 	.word	0x08004dd5
 8004dbc:	08004dd5 	.word	0x08004dd5
 8004dc0:	08004dd1 	.word	0x08004dd1
  {
    case 2:  return ICM42670_ACCEL_RANGE_2G;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e006      	b.n	8004dd6 <icm42670AccelRangeToReg+0x66>
    case 4:  return ICM42670_ACCEL_RANGE_4G;
 8004dc8:	2302      	movs	r3, #2
 8004dca:	e004      	b.n	8004dd6 <icm42670AccelRangeToReg+0x66>
    case 8:  return ICM42670_ACCEL_RANGE_8G;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e002      	b.n	8004dd6 <icm42670AccelRangeToReg+0x66>
    case 16: return ICM42670_ACCEL_RANGE_16G;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	e000      	b.n	8004dd6 <icm42670AccelRangeToReg+0x66>
    default: return ICM42670_ACCEL_RANGE_8G;
 8004dd4:	2301      	movs	r3, #1
  }
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	370c      	adds	r7, #12
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop

08004de4 <icm42670GyroRangeToReg>:

static uint8_t icm42670GyroRangeToReg(uint16_t fsr_dps)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	4603      	mov	r3, r0
 8004dec:	80fb      	strh	r3, [r7, #6]
  switch (fsr_dps)
 8004dee:	88fb      	ldrh	r3, [r7, #6]
 8004df0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004df4:	d014      	beq.n	8004e20 <icm42670GyroRangeToReg+0x3c>
 8004df6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004dfa:	dc13      	bgt.n	8004e24 <icm42670GyroRangeToReg+0x40>
 8004dfc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004e00:	d00c      	beq.n	8004e1c <icm42670GyroRangeToReg+0x38>
 8004e02:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004e06:	dc0d      	bgt.n	8004e24 <icm42670GyroRangeToReg+0x40>
 8004e08:	2bfa      	cmp	r3, #250	@ 0xfa
 8004e0a:	d003      	beq.n	8004e14 <icm42670GyroRangeToReg+0x30>
 8004e0c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004e10:	d002      	beq.n	8004e18 <icm42670GyroRangeToReg+0x34>
 8004e12:	e007      	b.n	8004e24 <icm42670GyroRangeToReg+0x40>
  {
    case 250:  return ICM42670_GYRO_RANGE_250DPS;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e006      	b.n	8004e26 <icm42670GyroRangeToReg+0x42>
    case 500:  return ICM42670_GYRO_RANGE_500DPS;
 8004e18:	2302      	movs	r3, #2
 8004e1a:	e004      	b.n	8004e26 <icm42670GyroRangeToReg+0x42>
    case 1000: return ICM42670_GYRO_RANGE_1000DPS;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e002      	b.n	8004e26 <icm42670GyroRangeToReg+0x42>
    case 2000: return ICM42670_GYRO_RANGE_2000DPS;
 8004e20:	2300      	movs	r3, #0
 8004e22:	e000      	b.n	8004e26 <icm42670GyroRangeToReg+0x42>
    default:   return ICM42670_GYRO_RANGE_1000DPS;
 8004e24:	2301      	movs	r3, #1
  }
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	370c      	adds	r7, #12
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr

08004e32 <icm42670GyroOdrToReg>:

static uint8_t icm42670GyroOdrToReg(uint16_t odr_hz)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b083      	sub	sp, #12
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	4603      	mov	r3, r0
 8004e3a:	80fb      	strh	r3, [r7, #6]
  switch (odr_hz)
 8004e3c:	88fb      	ldrh	r3, [r7, #6]
 8004e3e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8004e42:	d02d      	beq.n	8004ea0 <icm42670GyroOdrToReg+0x6e>
 8004e44:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8004e48:	dc2c      	bgt.n	8004ea4 <icm42670GyroOdrToReg+0x72>
 8004e4a:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8004e4e:	d025      	beq.n	8004e9c <icm42670GyroOdrToReg+0x6a>
 8004e50:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8004e54:	dc26      	bgt.n	8004ea4 <icm42670GyroOdrToReg+0x72>
 8004e56:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8004e5a:	d01d      	beq.n	8004e98 <icm42670GyroOdrToReg+0x66>
 8004e5c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8004e60:	dc20      	bgt.n	8004ea4 <icm42670GyroOdrToReg+0x72>
 8004e62:	2bc8      	cmp	r3, #200	@ 0xc8
 8004e64:	d016      	beq.n	8004e94 <icm42670GyroOdrToReg+0x62>
 8004e66:	2bc8      	cmp	r3, #200	@ 0xc8
 8004e68:	dc1c      	bgt.n	8004ea4 <icm42670GyroOdrToReg+0x72>
 8004e6a:	2b64      	cmp	r3, #100	@ 0x64
 8004e6c:	d010      	beq.n	8004e90 <icm42670GyroOdrToReg+0x5e>
 8004e6e:	2b64      	cmp	r3, #100	@ 0x64
 8004e70:	dc18      	bgt.n	8004ea4 <icm42670GyroOdrToReg+0x72>
 8004e72:	2b32      	cmp	r3, #50	@ 0x32
 8004e74:	d00a      	beq.n	8004e8c <icm42670GyroOdrToReg+0x5a>
 8004e76:	2b32      	cmp	r3, #50	@ 0x32
 8004e78:	dc14      	bgt.n	8004ea4 <icm42670GyroOdrToReg+0x72>
 8004e7a:	2b0c      	cmp	r3, #12
 8004e7c:	d002      	beq.n	8004e84 <icm42670GyroOdrToReg+0x52>
 8004e7e:	2b19      	cmp	r3, #25
 8004e80:	d002      	beq.n	8004e88 <icm42670GyroOdrToReg+0x56>
 8004e82:	e00f      	b.n	8004ea4 <icm42670GyroOdrToReg+0x72>
  {
    case 12:   return ICM42670_GYRO_ODR_12_5HZ;
 8004e84:	230c      	movs	r3, #12
 8004e86:	e00e      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    case 25:   return ICM42670_GYRO_ODR_25HZ;
 8004e88:	230b      	movs	r3, #11
 8004e8a:	e00c      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    case 50:   return ICM42670_GYRO_ODR_50HZ;
 8004e8c:	230a      	movs	r3, #10
 8004e8e:	e00a      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    case 100:  return ICM42670_GYRO_ODR_100HZ;
 8004e90:	2309      	movs	r3, #9
 8004e92:	e008      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    case 200:  return ICM42670_GYRO_ODR_200HZ;
 8004e94:	2308      	movs	r3, #8
 8004e96:	e006      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    case 400:  return ICM42670_GYRO_ODR_400HZ;
 8004e98:	2307      	movs	r3, #7
 8004e9a:	e004      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    case 800:  return ICM42670_GYRO_ODR_800HZ;
 8004e9c:	2306      	movs	r3, #6
 8004e9e:	e002      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    case 1600: return ICM42670_GYRO_ODR_1_6KHZ;
 8004ea0:	2305      	movs	r3, #5
 8004ea2:	e000      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    default:   return ICM42670_GYRO_ODR_200HZ;
 8004ea4:	2308      	movs	r3, #8
  }
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	370c      	adds	r7, #12
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr

08004eb2 <icm42670AccelOdrToReg>:

static uint8_t icm42670AccelOdrToReg(uint16_t odr_hz)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b083      	sub	sp, #12
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	4603      	mov	r3, r0
 8004eba:	80fb      	strh	r3, [r7, #6]
  switch (odr_hz)
 8004ebc:	88fb      	ldrh	r3, [r7, #6]
 8004ebe:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8004ec2:	d02d      	beq.n	8004f20 <icm42670AccelOdrToReg+0x6e>
 8004ec4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8004ec8:	dc2c      	bgt.n	8004f24 <icm42670AccelOdrToReg+0x72>
 8004eca:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8004ece:	d025      	beq.n	8004f1c <icm42670AccelOdrToReg+0x6a>
 8004ed0:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8004ed4:	dc26      	bgt.n	8004f24 <icm42670AccelOdrToReg+0x72>
 8004ed6:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8004eda:	d01d      	beq.n	8004f18 <icm42670AccelOdrToReg+0x66>
 8004edc:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8004ee0:	dc20      	bgt.n	8004f24 <icm42670AccelOdrToReg+0x72>
 8004ee2:	2bc8      	cmp	r3, #200	@ 0xc8
 8004ee4:	d016      	beq.n	8004f14 <icm42670AccelOdrToReg+0x62>
 8004ee6:	2bc8      	cmp	r3, #200	@ 0xc8
 8004ee8:	dc1c      	bgt.n	8004f24 <icm42670AccelOdrToReg+0x72>
 8004eea:	2b64      	cmp	r3, #100	@ 0x64
 8004eec:	d010      	beq.n	8004f10 <icm42670AccelOdrToReg+0x5e>
 8004eee:	2b64      	cmp	r3, #100	@ 0x64
 8004ef0:	dc18      	bgt.n	8004f24 <icm42670AccelOdrToReg+0x72>
 8004ef2:	2b32      	cmp	r3, #50	@ 0x32
 8004ef4:	d00a      	beq.n	8004f0c <icm42670AccelOdrToReg+0x5a>
 8004ef6:	2b32      	cmp	r3, #50	@ 0x32
 8004ef8:	dc14      	bgt.n	8004f24 <icm42670AccelOdrToReg+0x72>
 8004efa:	2b0c      	cmp	r3, #12
 8004efc:	d002      	beq.n	8004f04 <icm42670AccelOdrToReg+0x52>
 8004efe:	2b19      	cmp	r3, #25
 8004f00:	d002      	beq.n	8004f08 <icm42670AccelOdrToReg+0x56>
 8004f02:	e00f      	b.n	8004f24 <icm42670AccelOdrToReg+0x72>
  {
    case 12:   return ICM42670_ACCEL_ODR_12_5HZ;
 8004f04:	230c      	movs	r3, #12
 8004f06:	e00e      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    case 25:   return ICM42670_ACCEL_ODR_25HZ;
 8004f08:	230b      	movs	r3, #11
 8004f0a:	e00c      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    case 50:   return ICM42670_ACCEL_ODR_50HZ;
 8004f0c:	230a      	movs	r3, #10
 8004f0e:	e00a      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    case 100:  return ICM42670_ACCEL_ODR_100HZ;
 8004f10:	2309      	movs	r3, #9
 8004f12:	e008      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    case 200:  return ICM42670_ACCEL_ODR_200HZ;
 8004f14:	2308      	movs	r3, #8
 8004f16:	e006      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    case 400:  return ICM42670_ACCEL_ODR_400HZ;
 8004f18:	2307      	movs	r3, #7
 8004f1a:	e004      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    case 800:  return ICM42670_ACCEL_ODR_800HZ;
 8004f1c:	2306      	movs	r3, #6
 8004f1e:	e002      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    case 1600: return ICM42670_ACCEL_ODR_1_6KHZ;
 8004f20:	2305      	movs	r3, #5
 8004f22:	e000      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    default:   return ICM42670_ACCEL_ODR_200HZ;
 8004f24:	2308      	movs	r3, #8
  }
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
	...

08004f34 <icm42670Init>:




bool icm42670Init(void)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
  bool ret = true;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	71fb      	strb	r3, [r7, #7]


  if (!i2cIsBegin(i2c_ch))
 8004f3e:	4b20      	ldr	r3, [pc, #128]	@ (8004fc0 <icm42670Init+0x8c>)
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	4618      	mov	r0, r3
 8004f44:	f7fe f8ce 	bl	80030e4 <i2cIsBegin>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	f083 0301 	eor.w	r3, r3, #1
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d008      	beq.n	8004f66 <icm42670Init+0x32>
  {
    ret = i2cBegin(i2c_ch, ICM42670_I2C_FREQ_KHZ);
 8004f54:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc0 <icm42670Init+0x8c>)
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f7fe f83b 	bl	8002fd8 <i2cBegin>
 8004f62:	4603      	mov	r3, r0
 8004f64:	71fb      	strb	r3, [r7, #7]
  }

  if (ret)
 8004f66:	79fb      	ldrb	r3, [r7, #7]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00e      	beq.n	8004f8a <icm42670Init+0x56>
  {
    uint8_t data = 0;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	71bb      	strb	r3, [r7, #6]
   
    regReadByte(ICM42670_REG_WHO_AM_I, &data);
 8004f70:	1dbb      	adds	r3, r7, #6
 8004f72:	4619      	mov	r1, r3
 8004f74:	2075      	movs	r0, #117	@ 0x75
 8004f76:	f000 f923 	bl	80051c0 <regReadByte>
    if (data == WHO_AM_I)
 8004f7a:	79bb      	ldrb	r3, [r7, #6]
 8004f7c:	2b67      	cmp	r3, #103	@ 0x67
 8004f7e:	d104      	bne.n	8004f8a <icm42670Init+0x56>
    {
      icm42670InitRegs();
 8004f80:	f000 f82c 	bl	8004fdc <icm42670InitRegs>
      is_found = true;
 8004f84:	4b0f      	ldr	r3, [pc, #60]	@ (8004fc4 <icm42670Init+0x90>)
 8004f86:	2201      	movs	r2, #1
 8004f88:	701a      	strb	r2, [r3, #0]
    }    
  }
  if (is_found)
 8004f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8004fc4 <icm42670Init+0x90>)
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d003      	beq.n	8004f9a <icm42670Init+0x66>
    logPrintf("[OK] ICM42670 Found\n");
 8004f92:	480d      	ldr	r0, [pc, #52]	@ (8004fc8 <icm42670Init+0x94>)
 8004f94:	f7ff f848 	bl	8004028 <logPrintf>
 8004f98:	e002      	b.n	8004fa0 <icm42670Init+0x6c>
  else
    logPrintf("[NG] ICM42670 Not Found\n");
 8004f9a:	480c      	ldr	r0, [pc, #48]	@ (8004fcc <icm42670Init+0x98>)
 8004f9c:	f7ff f844 	bl	8004028 <logPrintf>

#ifdef _USE_HW_CLI
  cliAdd("icm42670", cliCmd);
 8004fa0:	490b      	ldr	r1, [pc, #44]	@ (8004fd0 <icm42670Init+0x9c>)
 8004fa2:	480c      	ldr	r0, [pc, #48]	@ (8004fd4 <icm42670Init+0xa0>)
 8004fa4:	f7fc ff3c 	bl	8001e20 <cliAdd>
#endif

  is_init = is_found;
 8004fa8:	4b06      	ldr	r3, [pc, #24]	@ (8004fc4 <icm42670Init+0x90>)
 8004faa:	781a      	ldrb	r2, [r3, #0]
 8004fac:	4b0a      	ldr	r3, [pc, #40]	@ (8004fd8 <icm42670Init+0xa4>)
 8004fae:	701a      	strb	r2, [r3, #0]
  ret = is_init;
 8004fb0:	4b09      	ldr	r3, [pc, #36]	@ (8004fd8 <icm42670Init+0xa4>)
 8004fb2:	781b      	ldrb	r3, [r3, #0]
 8004fb4:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8004fb6:	79fb      	ldrb	r3, [r7, #7]
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3708      	adds	r7, #8
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}
 8004fc0:	20002bf2 	.word	0x20002bf2
 8004fc4:	20002bf3 	.word	0x20002bf3
 8004fc8:	08011f44 	.word	0x08011f44
 8004fcc:	08011f5c 	.word	0x08011f5c
 8004fd0:	08005f91 	.word	0x08005f91
 8004fd4:	08011f78 	.word	0x08011f78
 8004fd8:	20002bf1 	.word	0x20002bf1

08004fdc <icm42670InitRegs>:

bool icm42670InitRegs(void)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
  
  uint8_t data;


  data = 1 << ICM42670_FIFO_FLUSH_SHIFT;
 8004fe2:	2304      	movs	r3, #4
 8004fe4:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_SIGNAL_PATH_RESET, data);
 8004fe6:	79fb      	ldrb	r3, [r7, #7]
 8004fe8:	4619      	mov	r1, r3
 8004fea:	2002      	movs	r0, #2
 8004fec:	f000 f8fb 	bl	80051e6 <regWriteByte>
  delay(1);
 8004ff0:	2001      	movs	r0, #1
 8004ff2:	f7fd f945 	bl	8002280 <delay>

  data = 1 << ICM42670_SOFT_RESET_DEVICE_CONFIG_SHIFT;
 8004ff6:	2310      	movs	r3, #16
 8004ff8:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_SIGNAL_PATH_RESET, data);
 8004ffa:	79fb      	ldrb	r3, [r7, #7]
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	2002      	movs	r0, #2
 8005000:	f000 f8f1 	bl	80051e6 <regWriteByte>
  delay(10);
 8005004:	200a      	movs	r0, #10
 8005006:	f7fd f93b 	bl	8002280 <delay>


  data  = ICM42670_GYRO_ENABLE_LN_MODE  << ICM42670_GYRO_MODE_SHIFT;
 800500a:	230c      	movs	r3, #12
 800500c:	71fb      	strb	r3, [r7, #7]
  data |= ICM42670_ACCEL_ENABLE_LN_MODE << ICM42670_ACCEL_MODE_SHIFT;
 800500e:	79fb      	ldrb	r3, [r7, #7]
 8005010:	f043 0303 	orr.w	r3, r3, #3
 8005014:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_PWR_MGMT0, data);
 8005016:	79fb      	ldrb	r3, [r7, #7]
 8005018:	4619      	mov	r1, r3
 800501a:	201f      	movs	r0, #31
 800501c:	f000 f8e3 	bl	80051e6 <regWriteByte>
  delay(50);
 8005020:	2032      	movs	r0, #50	@ 0x32
 8005022:	f7fd f92d 	bl	8002280 <delay>


  data  = (ICM42670_INT_MODE_PULSED          << ICM42670_INT1_MODE_SHIFT);
 8005026:	2300      	movs	r3, #0
 8005028:	71fb      	strb	r3, [r7, #7]
  data |= (ICM42670_INT_DRIVE_PUSH_PULL      << ICM42670_INT1_DRIVE_CIRCUIT_SHIFT);
 800502a:	79fb      	ldrb	r3, [r7, #7]
 800502c:	f043 0302 	orr.w	r3, r3, #2
 8005030:	71fb      	strb	r3, [r7, #7]
  data |= (ICM42670_INT_POLARITY_ACTIVE_HIGH << ICM42670_INT1_POLARITY_SHIFT);
 8005032:	79fb      	ldrb	r3, [r7, #7]
 8005034:	f043 0301 	orr.w	r3, r3, #1
 8005038:	71fb      	strb	r3, [r7, #7]
  data |= (ICM42670_INT_MODE_PULSED          << ICM42670_INT2_MODE_SHIFT);
  data |= (ICM42670_INT_DRIVE_PUSH_PULL      << ICM42670_INT2_DRIVE_CIRCUIT_SHIFT);
 800503a:	79fb      	ldrb	r3, [r7, #7]
 800503c:	f043 0310 	orr.w	r3, r3, #16
 8005040:	71fb      	strb	r3, [r7, #7]
  data |= (ICM42670_INT_POLARITY_ACTIVE_HIGH << ICM42670_INT2_POLARITY_SHIFT);
 8005042:	79fb      	ldrb	r3, [r7, #7]
 8005044:	f043 0308 	orr.w	r3, r3, #8
 8005048:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_INT_CONFIG, data);
 800504a:	79fb      	ldrb	r3, [r7, #7]
 800504c:	4619      	mov	r1, r3
 800504e:	2006      	movs	r0, #6
 8005050:	f000 f8c9 	bl	80051e6 <regWriteByte>


  data = (1 << ICM42670_DRDY_INT1_EN_SHIFT);
 8005054:	2308      	movs	r3, #8
 8005056:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_INT_SOURCE0, data);
 8005058:	79fb      	ldrb	r3, [r7, #7]
 800505a:	4619      	mov	r1, r3
 800505c:	202b      	movs	r0, #43	@ 0x2b
 800505e:	f000 f8c2 	bl	80051e6 <regWriteByte>


  // GYRO
  //
  data  = icm42670GyroRangeToReg(ICM42670_GYRO_FSR_DPS) << ICM42670_GYRO_UI_FS_SEL_SHIFT;
 8005062:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005066:	f7ff febd 	bl	8004de4 <icm42670GyroRangeToReg>
 800506a:	4603      	mov	r3, r0
 800506c:	015b      	lsls	r3, r3, #5
 800506e:	71fb      	strb	r3, [r7, #7]
  data |= icm42670GyroOdrToReg(ICM42670_ODR_HZ) << ICM42670_GYRO_ODR_SHIFT;
 8005070:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8005074:	f7ff fedd 	bl	8004e32 <icm42670GyroOdrToReg>
 8005078:	4603      	mov	r3, r0
 800507a:	b25a      	sxtb	r2, r3
 800507c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005080:	4313      	orrs	r3, r2
 8005082:	b25b      	sxtb	r3, r3
 8005084:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_GYRO_CONFIG0, data);
 8005086:	79fb      	ldrb	r3, [r7, #7]
 8005088:	4619      	mov	r1, r3
 800508a:	2020      	movs	r0, #32
 800508c:	f000 f8ab 	bl	80051e6 <regWriteByte>

  data = ICM42670_GYRO_LPF << ICM42670_GYRO_UI_FILT_BW_SHIFT;
 8005090:	2305      	movs	r3, #5
 8005092:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_GYRO_CONFIG1, data);
 8005094:	79fb      	ldrb	r3, [r7, #7]
 8005096:	4619      	mov	r1, r3
 8005098:	2023      	movs	r0, #35	@ 0x23
 800509a:	f000 f8a4 	bl	80051e6 <regWriteByte>

  // ACCEL
  //
  data  = icm42670AccelRangeToReg(ICM42670_ACCEL_FSR_G)  << ICM42670_ACCEL_UI_FS_SEL_SHIFT;
 800509e:	2010      	movs	r0, #16
 80050a0:	f7ff fe66 	bl	8004d70 <icm42670AccelRangeToReg>
 80050a4:	4603      	mov	r3, r0
 80050a6:	015b      	lsls	r3, r3, #5
 80050a8:	71fb      	strb	r3, [r7, #7]
  data |= icm42670AccelOdrToReg(ICM42670_ODR_HZ) << ICM42670_ACCEL_ODR_SHIFT;
 80050aa:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80050ae:	f7ff ff00 	bl	8004eb2 <icm42670AccelOdrToReg>
 80050b2:	4603      	mov	r3, r0
 80050b4:	b25a      	sxtb	r2, r3
 80050b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	b25b      	sxtb	r3, r3
 80050be:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_ACCEL_CONFIG0, data);
 80050c0:	79fb      	ldrb	r3, [r7, #7]
 80050c2:	4619      	mov	r1, r3
 80050c4:	2021      	movs	r0, #33	@ 0x21
 80050c6:	f000 f88e 	bl	80051e6 <regWriteByte>

  data  = ICM42670_ACCEL_AVG_2X << ICM42670_ACCEL_UI_AVG_SHIFT;
 80050ca:	2300      	movs	r3, #0
 80050cc:	71fb      	strb	r3, [r7, #7]
  data |= ICM42670_ACCEL_LPF << ICM42670_ACCEL_UI_FILT_BW_SHIFT;
 80050ce:	79fb      	ldrb	r3, [r7, #7]
 80050d0:	f043 0307 	orr.w	r3, r3, #7
 80050d4:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_ACCEL_CONFIG1, data);
 80050d6:	79fb      	ldrb	r3, [r7, #7]
 80050d8:	4619      	mov	r1, r3
 80050da:	2024      	movs	r0, #36	@ 0x24
 80050dc:	f000 f883 	bl	80051e6 <regWriteByte>

  return true;
 80050e0:	2301      	movs	r3, #1
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3708      	adds	r7, #8
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
	...

080050ec <icm42670GetInfo>:

bool icm42670GetInfo(icm42670_info_t *p_info)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b086      	sub	sp, #24
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  bool ret = true;
 80050f4:	2301      	movs	r3, #1
 80050f6:	75fb      	strb	r3, [r7, #23]
  uint8_t buf[14];
  
  if (is_found == false)
 80050f8:	4b30      	ldr	r3, [pc, #192]	@ (80051bc <icm42670GetInfo+0xd0>)
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	f083 0301 	eor.w	r3, r3, #1
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <icm42670GetInfo+0x1e>
    return false;
 8005106:	2300      	movs	r3, #0
 8005108:	e054      	b.n	80051b4 <icm42670GetInfo+0xc8>
  
  p_info->timestamp = micros();
 800510a:	f7fd f8e1 	bl	80022d0 <micros>
 800510e:	4602      	mov	r2, r0
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	611a      	str	r2, [r3, #16]
  ret = regRead(ICM42670_REG_TEMP_DATA1, buf, sizeof(buf));
 8005114:	f107 0308 	add.w	r3, r7, #8
 8005118:	220e      	movs	r2, #14
 800511a:	4619      	mov	r1, r3
 800511c:	2009      	movs	r0, #9
 800511e:	f000 f877 	bl	8005210 <regRead>
 8005122:	4603      	mov	r3, r0
 8005124:	75fb      	strb	r3, [r7, #23]

  p_info->acc_x = (buf[2]<<8) | (buf[3]<<0);
 8005126:	7abb      	ldrb	r3, [r7, #10]
 8005128:	021b      	lsls	r3, r3, #8
 800512a:	b21a      	sxth	r2, r3
 800512c:	7afb      	ldrb	r3, [r7, #11]
 800512e:	b21b      	sxth	r3, r3
 8005130:	4313      	orrs	r3, r2
 8005132:	b21a      	sxth	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	801a      	strh	r2, [r3, #0]
  p_info->acc_y = (buf[4]<<8) | (buf[5]<<0);
 8005138:	7b3b      	ldrb	r3, [r7, #12]
 800513a:	021b      	lsls	r3, r3, #8
 800513c:	b21a      	sxth	r2, r3
 800513e:	7b7b      	ldrb	r3, [r7, #13]
 8005140:	b21b      	sxth	r3, r3
 8005142:	4313      	orrs	r3, r2
 8005144:	b21a      	sxth	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	805a      	strh	r2, [r3, #2]
  p_info->acc_z = (buf[6]<<8) | (buf[7]<<0);
 800514a:	7bbb      	ldrb	r3, [r7, #14]
 800514c:	021b      	lsls	r3, r3, #8
 800514e:	b21a      	sxth	r2, r3
 8005150:	7bfb      	ldrb	r3, [r7, #15]
 8005152:	b21b      	sxth	r3, r3
 8005154:	4313      	orrs	r3, r2
 8005156:	b21a      	sxth	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	809a      	strh	r2, [r3, #4]

  p_info->gyro_x = (buf[8]<<8) | (buf[9]<<0);
 800515c:	7c3b      	ldrb	r3, [r7, #16]
 800515e:	021b      	lsls	r3, r3, #8
 8005160:	b21a      	sxth	r2, r3
 8005162:	7c7b      	ldrb	r3, [r7, #17]
 8005164:	b21b      	sxth	r3, r3
 8005166:	4313      	orrs	r3, r2
 8005168:	b21a      	sxth	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	80da      	strh	r2, [r3, #6]
  p_info->gyro_y = (buf[10]<<8) | (buf[11]<<0);
 800516e:	7cbb      	ldrb	r3, [r7, #18]
 8005170:	021b      	lsls	r3, r3, #8
 8005172:	b21a      	sxth	r2, r3
 8005174:	7cfb      	ldrb	r3, [r7, #19]
 8005176:	b21b      	sxth	r3, r3
 8005178:	4313      	orrs	r3, r2
 800517a:	b21a      	sxth	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	811a      	strh	r2, [r3, #8]
  p_info->gyro_z = (buf[12]<<8) | (buf[13]<<0);
 8005180:	7d3b      	ldrb	r3, [r7, #20]
 8005182:	021b      	lsls	r3, r3, #8
 8005184:	b21a      	sxth	r2, r3
 8005186:	7d7b      	ldrb	r3, [r7, #21]
 8005188:	b21b      	sxth	r3, r3
 800518a:	4313      	orrs	r3, r2
 800518c:	b21a      	sxth	r2, r3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	815a      	strh	r2, [r3, #10]

  p_info->temp = (buf[0]<<8) | (buf[1]<<0);
 8005192:	7a3b      	ldrb	r3, [r7, #8]
 8005194:	021b      	lsls	r3, r3, #8
 8005196:	b21a      	sxth	r2, r3
 8005198:	7a7b      	ldrb	r3, [r7, #9]
 800519a:	b21b      	sxth	r3, r3
 800519c:	4313      	orrs	r3, r2
 800519e:	b21a      	sxth	r2, r3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	819a      	strh	r2, [r3, #12]

  p_info->acc_scale = 32768 / ICM42670_ACCEL_FSR_G;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80051aa:	829a      	strh	r2, [r3, #20]
  p_info->gyro_scale = 32768 / ICM42670_GYRO_FSR_DPS;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2210      	movs	r2, #16
 80051b0:	82da      	strh	r2, [r3, #22]
  
  return ret;
 80051b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3718      	adds	r7, #24
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	20002bf3 	.word	0x20002bf3

080051c0 <regReadByte>:

bool regReadByte(uint16_t addr, uint8_t *p_data)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	4603      	mov	r3, r0
 80051c8:	6039      	str	r1, [r7, #0]
 80051ca:	80fb      	strh	r3, [r7, #6]
  bool ret;  

  ret = regRead(addr, p_data, 1);
 80051cc:	88fb      	ldrh	r3, [r7, #6]
 80051ce:	2201      	movs	r2, #1
 80051d0:	6839      	ldr	r1, [r7, #0]
 80051d2:	4618      	mov	r0, r3
 80051d4:	f000 f81c 	bl	8005210 <regRead>
 80051d8:	4603      	mov	r3, r0
 80051da:	73fb      	strb	r3, [r7, #15]
  return ret;
 80051dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3710      	adds	r7, #16
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}

080051e6 <regWriteByte>:

bool regWriteByte(uint16_t addr, uint8_t data)
{
 80051e6:	b580      	push	{r7, lr}
 80051e8:	b084      	sub	sp, #16
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	4603      	mov	r3, r0
 80051ee:	460a      	mov	r2, r1
 80051f0:	80fb      	strh	r3, [r7, #6]
 80051f2:	4613      	mov	r3, r2
 80051f4:	717b      	strb	r3, [r7, #5]
  bool ret;  

  ret = regWrite(addr, &data, 1);
 80051f6:	1d79      	adds	r1, r7, #5
 80051f8:	88fb      	ldrh	r3, [r7, #6]
 80051fa:	2201      	movs	r2, #1
 80051fc:	4618      	mov	r0, r3
 80051fe:	f000 f83b 	bl	8005278 <regWrite>
 8005202:	4603      	mov	r3, r0
 8005204:	73fb      	strb	r3, [r7, #15]
  return ret;
 8005206:	7bfb      	ldrb	r3, [r7, #15]
}
 8005208:	4618      	mov	r0, r3
 800520a:	3710      	adds	r7, #16
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <regRead>:

bool regRead(uint16_t addr, uint8_t *p_data, uint16_t length)
{
 8005210:	b590      	push	{r4, r7, lr}
 8005212:	b087      	sub	sp, #28
 8005214:	af02      	add	r7, sp, #8
 8005216:	4603      	mov	r3, r0
 8005218:	6039      	str	r1, [r7, #0]
 800521a:	80fb      	strh	r3, [r7, #6]
 800521c:	4613      	mov	r3, r2
 800521e:	80bb      	strh	r3, [r7, #4]
  bool ret = true;  
 8005220:	2301      	movs	r3, #1
 8005222:	73fb      	strb	r3, [r7, #15]

  ret = i2cIsDeviceReady(i2c_ch, i2c_addr);
 8005224:	4b12      	ldr	r3, [pc, #72]	@ (8005270 <regRead+0x60>)
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	4a12      	ldr	r2, [pc, #72]	@ (8005274 <regRead+0x64>)
 800522a:	7812      	ldrb	r2, [r2, #0]
 800522c:	4611      	mov	r1, r2
 800522e:	4618      	mov	r0, r3
 8005230:	f7fd fffe 	bl	8003230 <i2cIsDeviceReady>
 8005234:	4603      	mov	r3, r0
 8005236:	73fb      	strb	r3, [r7, #15]
  if (ret)
 8005238:	7bfb      	ldrb	r3, [r7, #15]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d012      	beq.n	8005264 <regRead+0x54>
  {
    ret = i2cReadBytes(i2c_ch, i2c_addr, addr, p_data, length, length * 5);
 800523e:	4b0c      	ldr	r3, [pc, #48]	@ (8005270 <regRead+0x60>)
 8005240:	7818      	ldrb	r0, [r3, #0]
 8005242:	4b0c      	ldr	r3, [pc, #48]	@ (8005274 <regRead+0x64>)
 8005244:	781b      	ldrb	r3, [r3, #0]
 8005246:	461c      	mov	r4, r3
 8005248:	88b9      	ldrh	r1, [r7, #4]
 800524a:	88ba      	ldrh	r2, [r7, #4]
 800524c:	4613      	mov	r3, r2
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	4413      	add	r3, r2
 8005252:	88fa      	ldrh	r2, [r7, #6]
 8005254:	9301      	str	r3, [sp, #4]
 8005256:	9100      	str	r1, [sp, #0]
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	4621      	mov	r1, r4
 800525c:	f7fe f82c 	bl	80032b8 <i2cReadBytes>
 8005260:	4603      	mov	r3, r0
 8005262:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005264:	7bfb      	ldrb	r3, [r7, #15]
}
 8005266:	4618      	mov	r0, r3
 8005268:	3714      	adds	r7, #20
 800526a:	46bd      	mov	sp, r7
 800526c:	bd90      	pop	{r4, r7, pc}
 800526e:	bf00      	nop
 8005270:	20002bf2 	.word	0x20002bf2
 8005274:	2000005c 	.word	0x2000005c

08005278 <regWrite>:

bool regWrite(uint16_t addr, uint8_t *p_data, uint16_t length)
{
 8005278:	b590      	push	{r4, r7, lr}
 800527a:	b087      	sub	sp, #28
 800527c:	af02      	add	r7, sp, #8
 800527e:	4603      	mov	r3, r0
 8005280:	6039      	str	r1, [r7, #0]
 8005282:	80fb      	strh	r3, [r7, #6]
 8005284:	4613      	mov	r3, r2
 8005286:	80bb      	strh	r3, [r7, #4]
  bool ret = true;  
 8005288:	2301      	movs	r3, #1
 800528a:	73fb      	strb	r3, [r7, #15]

  ret = i2cIsDeviceReady(i2c_ch, i2c_addr);
 800528c:	4b12      	ldr	r3, [pc, #72]	@ (80052d8 <regWrite+0x60>)
 800528e:	781b      	ldrb	r3, [r3, #0]
 8005290:	4a12      	ldr	r2, [pc, #72]	@ (80052dc <regWrite+0x64>)
 8005292:	7812      	ldrb	r2, [r2, #0]
 8005294:	4611      	mov	r1, r2
 8005296:	4618      	mov	r0, r3
 8005298:	f7fd ffca 	bl	8003230 <i2cIsDeviceReady>
 800529c:	4603      	mov	r3, r0
 800529e:	73fb      	strb	r3, [r7, #15]
  if (ret)
 80052a0:	7bfb      	ldrb	r3, [r7, #15]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d012      	beq.n	80052cc <regWrite+0x54>
  {
    ret = i2cWriteBytes(i2c_ch, i2c_addr, addr, p_data, length, length * 5);
 80052a6:	4b0c      	ldr	r3, [pc, #48]	@ (80052d8 <regWrite+0x60>)
 80052a8:	7818      	ldrb	r0, [r3, #0]
 80052aa:	4b0c      	ldr	r3, [pc, #48]	@ (80052dc <regWrite+0x64>)
 80052ac:	781b      	ldrb	r3, [r3, #0]
 80052ae:	461c      	mov	r4, r3
 80052b0:	88b9      	ldrh	r1, [r7, #4]
 80052b2:	88ba      	ldrh	r2, [r7, #4]
 80052b4:	4613      	mov	r3, r2
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	4413      	add	r3, r2
 80052ba:	88fa      	ldrh	r2, [r7, #6]
 80052bc:	9301      	str	r3, [sp, #4]
 80052be:	9100      	str	r1, [sp, #0]
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	4621      	mov	r1, r4
 80052c4:	f7fe f852 	bl	800336c <i2cWriteBytes>
 80052c8:	4603      	mov	r3, r0
 80052ca:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80052cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd90      	pop	{r4, r7, pc}
 80052d6:	bf00      	nop
 80052d8:	20002bf2 	.word	0x20002bf2
 80052dc:	2000005c 	.word	0x2000005c

080052e0 <icm42670MclkOn>:

static bool icm42670MclkOn(uint8_t *pwr_mgmt0_prev)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  uint8_t data;
  uint8_t timeout_ms = 50;
 80052e8:	2332      	movs	r3, #50	@ 0x32
 80052ea:	73fb      	strb	r3, [r7, #15]

  if (!regReadByte(ICM42670_REG_PWR_MGMT0, &data))
 80052ec:	f107 030e 	add.w	r3, r7, #14
 80052f0:	4619      	mov	r1, r3
 80052f2:	201f      	movs	r0, #31
 80052f4:	f7ff ff64 	bl	80051c0 <regReadByte>
 80052f8:	4603      	mov	r3, r0
 80052fa:	f083 0301 	eor.w	r3, r3, #1
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	2b00      	cmp	r3, #0
 8005302:	d001      	beq.n	8005308 <icm42670MclkOn+0x28>
    return false;
 8005304:	2300      	movs	r3, #0
 8005306:	e03e      	b.n	8005386 <icm42670MclkOn+0xa6>

  if (pwr_mgmt0_prev != NULL)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d002      	beq.n	8005314 <icm42670MclkOn+0x34>
    *pwr_mgmt0_prev = data;
 800530e:	7bba      	ldrb	r2, [r7, #14]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	701a      	strb	r2, [r3, #0]

  if ((data & ICM42670_IDLE_BITS) == 0)
 8005314:	7bbb      	ldrb	r3, [r7, #14]
 8005316:	f003 0310 	and.w	r3, r3, #16
 800531a:	2b00      	cmp	r3, #0
 800531c:	d000      	beq.n	8005320 <icm42670MclkOn+0x40>
 800531e:	e011      	b.n	8005344 <icm42670MclkOn+0x64>
  {
    data |= ICM42670_IDLE_BITS;
 8005320:	7bbb      	ldrb	r3, [r7, #14]
 8005322:	f043 0310 	orr.w	r3, r3, #16
 8005326:	b2db      	uxtb	r3, r3
 8005328:	73bb      	strb	r3, [r7, #14]
    if (!regWriteByte(ICM42670_REG_PWR_MGMT0, data))
 800532a:	7bbb      	ldrb	r3, [r7, #14]
 800532c:	4619      	mov	r1, r3
 800532e:	201f      	movs	r0, #31
 8005330:	f7ff ff59 	bl	80051e6 <regWriteByte>
 8005334:	4603      	mov	r3, r0
 8005336:	f083 0301 	eor.w	r3, r3, #1
 800533a:	b2db      	uxtb	r3, r3
 800533c:	2b00      	cmp	r3, #0
 800533e:	d001      	beq.n	8005344 <icm42670MclkOn+0x64>
      return false;
 8005340:	2300      	movs	r3, #0
 8005342:	e020      	b.n	8005386 <icm42670MclkOn+0xa6>
  }

  while (1)
  {
    if (!regReadByte(ICM42670_REG_MCLK_RDY, &data))
 8005344:	f107 030e 	add.w	r3, r7, #14
 8005348:	4619      	mov	r1, r3
 800534a:	2000      	movs	r0, #0
 800534c:	f7ff ff38 	bl	80051c0 <regReadByte>
 8005350:	4603      	mov	r3, r0
 8005352:	f083 0301 	eor.w	r3, r3, #1
 8005356:	b2db      	uxtb	r3, r3
 8005358:	2b00      	cmp	r3, #0
 800535a:	d001      	beq.n	8005360 <icm42670MclkOn+0x80>
      return false;
 800535c:	2300      	movs	r3, #0
 800535e:	e012      	b.n	8005386 <icm42670MclkOn+0xa6>

    if (data & ICM42670_MCLK_RDY_BITS)
 8005360:	7bbb      	ldrb	r3, [r7, #14]
 8005362:	f003 0308 	and.w	r3, r3, #8
 8005366:	2b00      	cmp	r3, #0
 8005368:	d10b      	bne.n	8005382 <icm42670MclkOn+0xa2>
      break;

    if (timeout_ms == 0)
 800536a:	7bfb      	ldrb	r3, [r7, #15]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d101      	bne.n	8005374 <icm42670MclkOn+0x94>
      return false;
 8005370:	2300      	movs	r3, #0
 8005372:	e008      	b.n	8005386 <icm42670MclkOn+0xa6>

    delay(1);
 8005374:	2001      	movs	r0, #1
 8005376:	f7fc ff83 	bl	8002280 <delay>
    timeout_ms--;
 800537a:	7bfb      	ldrb	r3, [r7, #15]
 800537c:	3b01      	subs	r3, #1
 800537e:	73fb      	strb	r3, [r7, #15]
    if (!regReadByte(ICM42670_REG_MCLK_RDY, &data))
 8005380:	e7e0      	b.n	8005344 <icm42670MclkOn+0x64>
      break;
 8005382:	bf00      	nop
  }

  return true;
 8005384:	2301      	movs	r3, #1
}
 8005386:	4618      	mov	r0, r3
 8005388:	3710      	adds	r7, #16
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}

0800538e <icm42670MclkOff>:

static bool icm42670MclkOff(uint8_t pwr_mgmt0_prev)
{
 800538e:	b580      	push	{r7, lr}
 8005390:	b082      	sub	sp, #8
 8005392:	af00      	add	r7, sp, #0
 8005394:	4603      	mov	r3, r0
 8005396:	71fb      	strb	r3, [r7, #7]
  return regWriteByte(ICM42670_REG_PWR_MGMT0, pwr_mgmt0_prev);
 8005398:	79fb      	ldrb	r3, [r7, #7]
 800539a:	4619      	mov	r1, r3
 800539c:	201f      	movs	r0, #31
 800539e:	f7ff ff22 	bl	80051e6 <regWriteByte>
 80053a2:	4603      	mov	r3, r0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3708      	adds	r7, #8
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}

080053ac <regWriteMreg1>:
 * 2. MADDR_W (0x7A) MREG1   
 * 3. M_W (0x7B)  
 * 4. BLK_SEL_W 0x00  ( )
 */
static bool regWriteMreg1(uint8_t mreg1_addr, uint8_t data)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b084      	sub	sp, #16
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	4603      	mov	r3, r0
 80053b4:	460a      	mov	r2, r1
 80053b6:	71fb      	strb	r3, [r7, #7]
 80053b8:	4613      	mov	r3, r2
 80053ba:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 80053bc:	2301      	movs	r3, #1
 80053be:	73fb      	strb	r3, [r7, #15]
  uint8_t blk_sel = 0x00;  // MREG1  (datasheet: MREG1 = 0x00)
 80053c0:	2300      	movs	r3, #0
 80053c2:	73bb      	strb	r3, [r7, #14]
  uint8_t zero = 0x00;
 80053c4:	2300      	movs	r3, #0
 80053c6:	737b      	strb	r3, [r7, #13]
  uint8_t pwr_mgmt0_prev = 0;
 80053c8:	2300      	movs	r3, #0
 80053ca:	733b      	strb	r3, [r7, #12]

  if (!icm42670MclkOn(&pwr_mgmt0_prev))
 80053cc:	f107 030c 	add.w	r3, r7, #12
 80053d0:	4618      	mov	r0, r3
 80053d2:	f7ff ff85 	bl	80052e0 <icm42670MclkOn>
 80053d6:	4603      	mov	r3, r0
 80053d8:	f083 0301 	eor.w	r3, r3, #1
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d001      	beq.n	80053e6 <regWriteMreg1+0x3a>
    return false;
 80053e2:	2300      	movs	r3, #0
 80053e4:	e049      	b.n	800547a <regWriteMreg1+0xce>

  // MREG1 
  ret = regWriteByte(ICM42670_REG_BLK_SEL_W, blk_sel);
 80053e6:	7bbb      	ldrb	r3, [r7, #14]
 80053e8:	4619      	mov	r1, r3
 80053ea:	2079      	movs	r0, #121	@ 0x79
 80053ec:	f7ff fefb 	bl	80051e6 <regWriteByte>
 80053f0:	4603      	mov	r3, r0
 80053f2:	73fb      	strb	r3, [r7, #15]
  if (!ret) return false;
 80053f4:	7bfb      	ldrb	r3, [r7, #15]
 80053f6:	f083 0301 	eor.w	r3, r3, #1
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d001      	beq.n	8005404 <regWriteMreg1+0x58>
 8005400:	2300      	movs	r3, #0
 8005402:	e03a      	b.n	800547a <regWriteMreg1+0xce>
  
  delayUs(10);
 8005404:	200a      	movs	r0, #10
 8005406:	f7fc ff46 	bl	8002296 <delayUs>
  
  // MREG1   
  ret = regWriteByte(ICM42670_REG_MADDR_W, mreg1_addr);
 800540a:	79fb      	ldrb	r3, [r7, #7]
 800540c:	4619      	mov	r1, r3
 800540e:	207a      	movs	r0, #122	@ 0x7a
 8005410:	f7ff fee9 	bl	80051e6 <regWriteByte>
 8005414:	4603      	mov	r3, r0
 8005416:	73fb      	strb	r3, [r7, #15]
  if (!ret) return false;
 8005418:	7bfb      	ldrb	r3, [r7, #15]
 800541a:	f083 0301 	eor.w	r3, r3, #1
 800541e:	b2db      	uxtb	r3, r3
 8005420:	2b00      	cmp	r3, #0
 8005422:	d001      	beq.n	8005428 <regWriteMreg1+0x7c>
 8005424:	2300      	movs	r3, #0
 8005426:	e028      	b.n	800547a <regWriteMreg1+0xce>
  
  delayUs(10);
 8005428:	200a      	movs	r0, #10
 800542a:	f7fc ff34 	bl	8002296 <delayUs>
  
  //  
  ret = regWriteByte(ICM42670_REG_M_W, data);
 800542e:	79bb      	ldrb	r3, [r7, #6]
 8005430:	4619      	mov	r1, r3
 8005432:	207b      	movs	r0, #123	@ 0x7b
 8005434:	f7ff fed7 	bl	80051e6 <regWriteByte>
 8005438:	4603      	mov	r3, r0
 800543a:	73fb      	strb	r3, [r7, #15]
  if (!ret) return false;
 800543c:	7bfb      	ldrb	r3, [r7, #15]
 800543e:	f083 0301 	eor.w	r3, r3, #1
 8005442:	b2db      	uxtb	r3, r3
 8005444:	2b00      	cmp	r3, #0
 8005446:	d001      	beq.n	800544c <regWriteMreg1+0xa0>
 8005448:	2300      	movs	r3, #0
 800544a:	e016      	b.n	800547a <regWriteMreg1+0xce>
  
  delayUs(10);
 800544c:	200a      	movs	r0, #10
 800544e:	f7fc ff22 	bl	8002296 <delayUs>
  
  // BLK_SEL 0 
  ret = regWriteByte(ICM42670_REG_BLK_SEL_W, zero);
 8005452:	7b7b      	ldrb	r3, [r7, #13]
 8005454:	4619      	mov	r1, r3
 8005456:	2079      	movs	r0, #121	@ 0x79
 8005458:	f7ff fec5 	bl	80051e6 <regWriteByte>
 800545c:	4603      	mov	r3, r0
 800545e:	73fb      	strb	r3, [r7, #15]

  if (!icm42670MclkOff(pwr_mgmt0_prev))
 8005460:	7b3b      	ldrb	r3, [r7, #12]
 8005462:	4618      	mov	r0, r3
 8005464:	f7ff ff93 	bl	800538e <icm42670MclkOff>
 8005468:	4603      	mov	r3, r0
 800546a:	f083 0301 	eor.w	r3, r3, #1
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b00      	cmp	r3, #0
 8005472:	d001      	beq.n	8005478 <regWriteMreg1+0xcc>
    return false;
 8005474:	2300      	movs	r3, #0
 8005476:	e000      	b.n	800547a <regWriteMreg1+0xce>

  return ret;
 8005478:	7bfb      	ldrb	r3, [r7, #15]
}
 800547a:	4618      	mov	r0, r3
 800547c:	3710      	adds	r7, #16
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}

08005482 <regReadMreg1>:
 * @param mreg1_addr MREG1   (0x00 ~ 0xFF)
 * @param p_data    
 * @return  
 */
static bool regReadMreg1(uint8_t mreg1_addr, uint8_t *p_data)
{
 8005482:	b580      	push	{r7, lr}
 8005484:	b084      	sub	sp, #16
 8005486:	af00      	add	r7, sp, #0
 8005488:	4603      	mov	r3, r0
 800548a:	6039      	str	r1, [r7, #0]
 800548c:	71fb      	strb	r3, [r7, #7]
  bool ret = true;
 800548e:	2301      	movs	r3, #1
 8005490:	73fb      	strb	r3, [r7, #15]
  uint8_t blk_sel = 0x00;  // MREG1  (datasheet: MREG1 = 0x00)
 8005492:	2300      	movs	r3, #0
 8005494:	73bb      	strb	r3, [r7, #14]
  uint8_t zero = 0x00;
 8005496:	2300      	movs	r3, #0
 8005498:	737b      	strb	r3, [r7, #13]
  uint8_t pwr_mgmt0_prev = 0;
 800549a:	2300      	movs	r3, #0
 800549c:	733b      	strb	r3, [r7, #12]

  if (!icm42670MclkOn(&pwr_mgmt0_prev))
 800549e:	f107 030c 	add.w	r3, r7, #12
 80054a2:	4618      	mov	r0, r3
 80054a4:	f7ff ff1c 	bl	80052e0 <icm42670MclkOn>
 80054a8:	4603      	mov	r3, r0
 80054aa:	f083 0301 	eor.w	r3, r3, #1
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d001      	beq.n	80054b8 <regReadMreg1+0x36>
    return false;
 80054b4:	2300      	movs	r3, #0
 80054b6:	e048      	b.n	800554a <regReadMreg1+0xc8>

  // MREG1 
  ret = regWriteByte(ICM42670_REG_BLK_SEL_R, blk_sel);
 80054b8:	7bbb      	ldrb	r3, [r7, #14]
 80054ba:	4619      	mov	r1, r3
 80054bc:	207c      	movs	r0, #124	@ 0x7c
 80054be:	f7ff fe92 	bl	80051e6 <regWriteByte>
 80054c2:	4603      	mov	r3, r0
 80054c4:	73fb      	strb	r3, [r7, #15]
  if (!ret) return false;
 80054c6:	7bfb      	ldrb	r3, [r7, #15]
 80054c8:	f083 0301 	eor.w	r3, r3, #1
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d001      	beq.n	80054d6 <regReadMreg1+0x54>
 80054d2:	2300      	movs	r3, #0
 80054d4:	e039      	b.n	800554a <regReadMreg1+0xc8>
  
  delayUs(10);
 80054d6:	200a      	movs	r0, #10
 80054d8:	f7fc fedd 	bl	8002296 <delayUs>
  
  // MREG1   
  ret = regWriteByte(ICM42670_REG_MADDR_R, mreg1_addr);
 80054dc:	79fb      	ldrb	r3, [r7, #7]
 80054de:	4619      	mov	r1, r3
 80054e0:	207d      	movs	r0, #125	@ 0x7d
 80054e2:	f7ff fe80 	bl	80051e6 <regWriteByte>
 80054e6:	4603      	mov	r3, r0
 80054e8:	73fb      	strb	r3, [r7, #15]
  if (!ret) return false;
 80054ea:	7bfb      	ldrb	r3, [r7, #15]
 80054ec:	f083 0301 	eor.w	r3, r3, #1
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d001      	beq.n	80054fa <regReadMreg1+0x78>
 80054f6:	2300      	movs	r3, #0
 80054f8:	e027      	b.n	800554a <regReadMreg1+0xc8>
  
  delayUs(10);
 80054fa:	200a      	movs	r0, #10
 80054fc:	f7fc fecb 	bl	8002296 <delayUs>
  
  //  
  ret = regReadByte(ICM42670_REG_M_R, p_data);
 8005500:	6839      	ldr	r1, [r7, #0]
 8005502:	207e      	movs	r0, #126	@ 0x7e
 8005504:	f7ff fe5c 	bl	80051c0 <regReadByte>
 8005508:	4603      	mov	r3, r0
 800550a:	73fb      	strb	r3, [r7, #15]
  if (!ret) return false;
 800550c:	7bfb      	ldrb	r3, [r7, #15]
 800550e:	f083 0301 	eor.w	r3, r3, #1
 8005512:	b2db      	uxtb	r3, r3
 8005514:	2b00      	cmp	r3, #0
 8005516:	d001      	beq.n	800551c <regReadMreg1+0x9a>
 8005518:	2300      	movs	r3, #0
 800551a:	e016      	b.n	800554a <regReadMreg1+0xc8>
  
  delayUs(10);
 800551c:	200a      	movs	r0, #10
 800551e:	f7fc feba 	bl	8002296 <delayUs>
  
  // BLK_SEL 0 
  ret = regWriteByte(ICM42670_REG_BLK_SEL_R, zero);
 8005522:	7b7b      	ldrb	r3, [r7, #13]
 8005524:	4619      	mov	r1, r3
 8005526:	207c      	movs	r0, #124	@ 0x7c
 8005528:	f7ff fe5d 	bl	80051e6 <regWriteByte>
 800552c:	4603      	mov	r3, r0
 800552e:	73fb      	strb	r3, [r7, #15]

  if (!icm42670MclkOff(pwr_mgmt0_prev))
 8005530:	7b3b      	ldrb	r3, [r7, #12]
 8005532:	4618      	mov	r0, r3
 8005534:	f7ff ff2b 	bl	800538e <icm42670MclkOff>
 8005538:	4603      	mov	r3, r0
 800553a:	f083 0301 	eor.w	r3, r3, #1
 800553e:	b2db      	uxtb	r3, r3
 8005540:	2b00      	cmp	r3, #0
 8005542:	d001      	beq.n	8005548 <regReadMreg1+0xc6>
    return false;
 8005544:	2300      	movs	r3, #0
 8005546:	e000      	b.n	800554a <regReadMreg1+0xc8>

  return ret;
 8005548:	7bfb      	ldrb	r3, [r7, #15]
}
 800554a:	4618      	mov	r0, r3
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}

08005552 <icm42670SignExtend12>:

static int16_t icm42670SignExtend12(uint16_t value)
{
 8005552:	b480      	push	{r7}
 8005554:	b083      	sub	sp, #12
 8005556:	af00      	add	r7, sp, #0
 8005558:	4603      	mov	r3, r0
 800555a:	80fb      	strh	r3, [r7, #6]
  value &= 0x0FFF;
 800555c:	88fb      	ldrh	r3, [r7, #6]
 800555e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005562:	80fb      	strh	r3, [r7, #6]
  if (value & 0x0800)
 8005564:	88fb      	ldrh	r3, [r7, #6]
 8005566:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800556a:	2b00      	cmp	r3, #0
 800556c:	d007      	beq.n	800557e <icm42670SignExtend12+0x2c>
  {
    return (int16_t)(value | 0xF000);
 800556e:	88fb      	ldrh	r3, [r7, #6]
 8005570:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8005574:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8005578:	b29b      	uxth	r3, r3
 800557a:	b21b      	sxth	r3, r3
 800557c:	e001      	b.n	8005582 <icm42670SignExtend12+0x30>
  }
  return (int16_t)value;
 800557e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8005582:	4618      	mov	r0, r3
 8005584:	370c      	adds	r7, #12
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr

0800558e <icm42670ReadOffsetRegs>:

static bool icm42670ReadOffsetRegs(uint8_t regs[9])
{
 800558e:	b580      	push	{r7, lr}
 8005590:	b084      	sub	sp, #16
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
  uint8_t addr = ICM42670_REG_OFFSET_USER0;
 8005596:	234e      	movs	r3, #78	@ 0x4e
 8005598:	72fb      	strb	r3, [r7, #11]
  for (int i = 0; i < 9; i++)
 800559a:	2300      	movs	r3, #0
 800559c:	60fb      	str	r3, [r7, #12]
 800559e:	e015      	b.n	80055cc <icm42670ReadOffsetRegs+0x3e>
  {
    if (!regReadMreg1(addr + i, &regs[i]))
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	b2da      	uxtb	r2, r3
 80055a4:	7afb      	ldrb	r3, [r7, #11]
 80055a6:	4413      	add	r3, r2
 80055a8:	b2d8      	uxtb	r0, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	4413      	add	r3, r2
 80055b0:	4619      	mov	r1, r3
 80055b2:	f7ff ff66 	bl	8005482 <regReadMreg1>
 80055b6:	4603      	mov	r3, r0
 80055b8:	f083 0301 	eor.w	r3, r3, #1
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d001      	beq.n	80055c6 <icm42670ReadOffsetRegs+0x38>
    {
      return false;
 80055c2:	2300      	movs	r3, #0
 80055c4:	e006      	b.n	80055d4 <icm42670ReadOffsetRegs+0x46>
  for (int i = 0; i < 9; i++)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	3301      	adds	r3, #1
 80055ca:	60fb      	str	r3, [r7, #12]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2b08      	cmp	r3, #8
 80055d0:	dde6      	ble.n	80055a0 <icm42670ReadOffsetRegs+0x12>
    }
  }
  return true;
 80055d2:	2301      	movs	r3, #1
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3710      	adds	r7, #16
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <icm42670PrintOffsets>:

static bool icm42670PrintOffsets(void)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b088      	sub	sp, #32
 80055e0:	af00      	add	r7, sp, #0
  uint8_t r[9] = {0};
 80055e2:	2300      	movs	r3, #0
 80055e4:	607b      	str	r3, [r7, #4]
 80055e6:	f107 0308 	add.w	r3, r7, #8
 80055ea:	2200      	movs	r2, #0
 80055ec:	601a      	str	r2, [r3, #0]
 80055ee:	711a      	strb	r2, [r3, #4]

  if (!icm42670ReadOffsetRegs(r))
 80055f0:	1d3b      	adds	r3, r7, #4
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7ff ffcb 	bl	800558e <icm42670ReadOffsetRegs>
 80055f8:	4603      	mov	r3, r0
 80055fa:	f083 0301 	eor.w	r3, r3, #1
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	2b00      	cmp	r3, #0
 8005602:	d004      	beq.n	800560e <icm42670PrintOffsets+0x32>
  {
    cliPrintf("offset read fail\n");
 8005604:	4849      	ldr	r0, [pc, #292]	@ (800572c <icm42670PrintOffsets+0x150>)
 8005606:	f7fc fafb 	bl	8001c00 <cliPrintf>
    return false;
 800560a:	2300      	movs	r3, #0
 800560c:	e089      	b.n	8005722 <icm42670PrintOffsets+0x146>
  }

  int16_t gx = icm42670SignExtend12((uint16_t)r[0] | ((uint16_t)(r[1] & 0x0F) << 8));
 800560e:	793b      	ldrb	r3, [r7, #4]
 8005610:	b21a      	sxth	r2, r3
 8005612:	797b      	ldrb	r3, [r7, #5]
 8005614:	021b      	lsls	r3, r3, #8
 8005616:	b21b      	sxth	r3, r3
 8005618:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800561c:	b21b      	sxth	r3, r3
 800561e:	4313      	orrs	r3, r2
 8005620:	b21b      	sxth	r3, r3
 8005622:	b29b      	uxth	r3, r3
 8005624:	4618      	mov	r0, r3
 8005626:	f7ff ff94 	bl	8005552 <icm42670SignExtend12>
 800562a:	4603      	mov	r3, r0
 800562c:	837b      	strh	r3, [r7, #26]
  int16_t gy = icm42670SignExtend12((uint16_t)r[2] | ((uint16_t)((r[1] >> 4) & 0x0F) << 8));
 800562e:	79bb      	ldrb	r3, [r7, #6]
 8005630:	b21a      	sxth	r2, r3
 8005632:	797b      	ldrb	r3, [r7, #5]
 8005634:	091b      	lsrs	r3, r3, #4
 8005636:	b2db      	uxtb	r3, r3
 8005638:	021b      	lsls	r3, r3, #8
 800563a:	b21b      	sxth	r3, r3
 800563c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005640:	b21b      	sxth	r3, r3
 8005642:	4313      	orrs	r3, r2
 8005644:	b21b      	sxth	r3, r3
 8005646:	b29b      	uxth	r3, r3
 8005648:	4618      	mov	r0, r3
 800564a:	f7ff ff82 	bl	8005552 <icm42670SignExtend12>
 800564e:	4603      	mov	r3, r0
 8005650:	833b      	strh	r3, [r7, #24]
  int16_t gz = icm42670SignExtend12((uint16_t)r[3] | ((uint16_t)(r[4] & 0x0F) << 8));
 8005652:	79fb      	ldrb	r3, [r7, #7]
 8005654:	b21a      	sxth	r2, r3
 8005656:	7a3b      	ldrb	r3, [r7, #8]
 8005658:	021b      	lsls	r3, r3, #8
 800565a:	b21b      	sxth	r3, r3
 800565c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005660:	b21b      	sxth	r3, r3
 8005662:	4313      	orrs	r3, r2
 8005664:	b21b      	sxth	r3, r3
 8005666:	b29b      	uxth	r3, r3
 8005668:	4618      	mov	r0, r3
 800566a:	f7ff ff72 	bl	8005552 <icm42670SignExtend12>
 800566e:	4603      	mov	r3, r0
 8005670:	82fb      	strh	r3, [r7, #22]

  int16_t ax = icm42670SignExtend12((uint16_t)r[5] | ((uint16_t)(r[4] >> 4) << 8));
 8005672:	7a7b      	ldrb	r3, [r7, #9]
 8005674:	b21a      	sxth	r2, r3
 8005676:	7a3b      	ldrb	r3, [r7, #8]
 8005678:	091b      	lsrs	r3, r3, #4
 800567a:	b2db      	uxtb	r3, r3
 800567c:	021b      	lsls	r3, r3, #8
 800567e:	b21b      	sxth	r3, r3
 8005680:	4313      	orrs	r3, r2
 8005682:	b21b      	sxth	r3, r3
 8005684:	b29b      	uxth	r3, r3
 8005686:	4618      	mov	r0, r3
 8005688:	f7ff ff63 	bl	8005552 <icm42670SignExtend12>
 800568c:	4603      	mov	r3, r0
 800568e:	82bb      	strh	r3, [r7, #20]
  int16_t ay = icm42670SignExtend12((uint16_t)r[6] | ((uint16_t)(r[7] & 0x0F) << 8));
 8005690:	7abb      	ldrb	r3, [r7, #10]
 8005692:	b21a      	sxth	r2, r3
 8005694:	7afb      	ldrb	r3, [r7, #11]
 8005696:	021b      	lsls	r3, r3, #8
 8005698:	b21b      	sxth	r3, r3
 800569a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800569e:	b21b      	sxth	r3, r3
 80056a0:	4313      	orrs	r3, r2
 80056a2:	b21b      	sxth	r3, r3
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	4618      	mov	r0, r3
 80056a8:	f7ff ff53 	bl	8005552 <icm42670SignExtend12>
 80056ac:	4603      	mov	r3, r0
 80056ae:	827b      	strh	r3, [r7, #18]
  int16_t az = icm42670SignExtend12((uint16_t)r[8] | ((uint16_t)(r[7] >> 4) << 8));
 80056b0:	7b3b      	ldrb	r3, [r7, #12]
 80056b2:	b21a      	sxth	r2, r3
 80056b4:	7afb      	ldrb	r3, [r7, #11]
 80056b6:	091b      	lsrs	r3, r3, #4
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	021b      	lsls	r3, r3, #8
 80056bc:	b21b      	sxth	r3, r3
 80056be:	4313      	orrs	r3, r2
 80056c0:	b21b      	sxth	r3, r3
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	4618      	mov	r0, r3
 80056c6:	f7ff ff44 	bl	8005552 <icm42670SignExtend12>
 80056ca:	4603      	mov	r3, r0
 80056cc:	823b      	strh	r3, [r7, #16]

  cliPrintf("offset regs: ");
 80056ce:	4818      	ldr	r0, [pc, #96]	@ (8005730 <icm42670PrintOffsets+0x154>)
 80056d0:	f7fc fa96 	bl	8001c00 <cliPrintf>
  for (int i = 0; i < 9; i++)
 80056d4:	2300      	movs	r3, #0
 80056d6:	61fb      	str	r3, [r7, #28]
 80056d8:	e00a      	b.n	80056f0 <icm42670PrintOffsets+0x114>
  {
    cliPrintf("0x%02X ", r[i]);
 80056da:	1d3a      	adds	r2, r7, #4
 80056dc:	69fb      	ldr	r3, [r7, #28]
 80056de:	4413      	add	r3, r2
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	4619      	mov	r1, r3
 80056e4:	4813      	ldr	r0, [pc, #76]	@ (8005734 <icm42670PrintOffsets+0x158>)
 80056e6:	f7fc fa8b 	bl	8001c00 <cliPrintf>
  for (int i = 0; i < 9; i++)
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	3301      	adds	r3, #1
 80056ee:	61fb      	str	r3, [r7, #28]
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	2b08      	cmp	r3, #8
 80056f4:	ddf1      	ble.n	80056da <icm42670PrintOffsets+0xfe>
  }
  cliPrintf("\n");
 80056f6:	4810      	ldr	r0, [pc, #64]	@ (8005738 <icm42670PrintOffsets+0x15c>)
 80056f8:	f7fc fa82 	bl	8001c00 <cliPrintf>
  cliPrintf("gyro off (1/32 dps): %d %d %d\n", gx, gy, gz);
 80056fc:	f9b7 101a 	ldrsh.w	r1, [r7, #26]
 8005700:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8005704:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005708:	480c      	ldr	r0, [pc, #48]	@ (800573c <icm42670PrintOffsets+0x160>)
 800570a:	f7fc fa79 	bl	8001c00 <cliPrintf>
  cliPrintf("accel off (0.5 mgee): %d %d %d\n", ax, ay, az);
 800570e:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 8005712:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8005716:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800571a:	4809      	ldr	r0, [pc, #36]	@ (8005740 <icm42670PrintOffsets+0x164>)
 800571c:	f7fc fa70 	bl	8001c00 <cliPrintf>

  return true;
 8005720:	2301      	movs	r3, #1
}
 8005722:	4618      	mov	r0, r3
 8005724:	3720      	adds	r7, #32
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	08011f84 	.word	0x08011f84
 8005730:	08011f98 	.word	0x08011f98
 8005734:	08011fa8 	.word	0x08011fa8
 8005738:	08011fb0 	.word	0x08011fb0
 800573c:	08011fb4 	.word	0x08011fb4
 8005740:	08011fd4 	.word	0x08011fd4

08005744 <icm42670Calibrate>:
 * - : (LSB)   
 * - : X/Y 0g, Z +/-1g    
 * -    0   
 */
bool icm42670Calibrate(uint16_t sample_count, uint16_t sample_delay_ms)
{
 8005744:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005748:	b0c0      	sub	sp, #256	@ 0x100
 800574a:	af02      	add	r7, sp, #8
 800574c:	4603      	mov	r3, r0
 800574e:	460a      	mov	r2, r1
 8005750:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8005754:	4613      	mov	r3, r2
 8005756:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
  int64_t sum_acc[3] = {0};
 800575a:	f107 02b0 	add.w	r2, r7, #176	@ 0xb0
 800575e:	2300      	movs	r3, #0
 8005760:	6013      	str	r3, [r2, #0]
 8005762:	6053      	str	r3, [r2, #4]
 8005764:	6093      	str	r3, [r2, #8]
 8005766:	60d3      	str	r3, [r2, #12]
 8005768:	6113      	str	r3, [r2, #16]
 800576a:	6153      	str	r3, [r2, #20]
  int64_t sum_gyro[3] = {0};
 800576c:	f107 0298 	add.w	r2, r7, #152	@ 0x98
 8005770:	2300      	movs	r3, #0
 8005772:	6013      	str	r3, [r2, #0]
 8005774:	6053      	str	r3, [r2, #4]
 8005776:	6093      	str	r3, [r2, #8]
 8005778:	60d3      	str	r3, [r2, #12]
 800577a:	6113      	str	r3, [r2, #16]
 800577c:	6153      	str	r3, [r2, #20]
  uint16_t valid = 0;
 800577e:	2300      	movs	r3, #0
 8005780:	f8a7 30f6 	strh.w	r3, [r7, #246]	@ 0xf6
  icm42670_info_t info;

  if (sample_count == 0)
 8005784:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8005788:	2b00      	cmp	r3, #0
 800578a:	d101      	bne.n	8005790 <icm42670Calibrate+0x4c>
  {
    return false;
 800578c:	2300      	movs	r3, #0
 800578e:	e193      	b.n	8005ab8 <icm42670Calibrate+0x374>
  }

#ifdef _USE_HW_CLI
  cliPrintf("offset before:\n");
 8005790:	48cc      	ldr	r0, [pc, #816]	@ (8005ac4 <icm42670Calibrate+0x380>)
 8005792:	f7fc fa35 	bl	8001c00 <cliPrintf>
  icm42670PrintOffsets();
 8005796:	f7ff ff21 	bl	80055dc <icm42670PrintOffsets>
#endif

  //     
  icm42670SetGyroOffset(0, 0, 0);
 800579a:	2200      	movs	r2, #0
 800579c:	2100      	movs	r1, #0
 800579e:	2000      	movs	r0, #0
 80057a0:	f000 f9ba 	bl	8005b18 <icm42670SetGyroOffset>
  icm42670SetAccelOffset(0, 0, 0);
 80057a4:	2200      	movs	r2, #0
 80057a6:	2100      	movs	r1, #0
 80057a8:	2000      	movs	r0, #0
 80057aa:	f000 face 	bl	8005d4a <icm42670SetAccelOffset>
  delay(10);
 80057ae:	200a      	movs	r0, #10
 80057b0:	f7fc fd66 	bl	8002280 <delay>

  for (uint16_t i = 0; i < sample_count; i++)
 80057b4:	2300      	movs	r3, #0
 80057b6:	f8a7 30f4 	strh.w	r3, [r7, #244]	@ 0xf4
 80057ba:	e07e      	b.n	80058ba <icm42670Calibrate+0x176>
  {
    if (icm42670GetInfo(&info))
 80057bc:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7ff fc93 	bl	80050ec <icm42670GetInfo>
 80057c6:	4603      	mov	r3, r0
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d06c      	beq.n	80058a6 <icm42670Calibrate+0x162>
    {
      sum_acc[0] += info.acc_x;
 80057cc:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 80057d0:	f9b7 1080 	ldrsh.w	r1, [r7, #128]	@ 0x80
 80057d4:	b209      	sxth	r1, r1
 80057d6:	17c8      	asrs	r0, r1, #31
 80057d8:	6739      	str	r1, [r7, #112]	@ 0x70
 80057da:	6778      	str	r0, [r7, #116]	@ 0x74
 80057dc:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80057de:	1851      	adds	r1, r2, r1
 80057e0:	6539      	str	r1, [r7, #80]	@ 0x50
 80057e2:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80057e4:	414b      	adcs	r3, r1
 80057e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80057e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80057ec:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
      sum_acc[1] += info.acc_y;
 80057f0:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 80057f4:	f9b7 1082 	ldrsh.w	r1, [r7, #130]	@ 0x82
 80057f8:	b209      	sxth	r1, r1
 80057fa:	17c8      	asrs	r0, r1, #31
 80057fc:	66b9      	str	r1, [r7, #104]	@ 0x68
 80057fe:	66f8      	str	r0, [r7, #108]	@ 0x6c
 8005800:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005802:	1851      	adds	r1, r2, r1
 8005804:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005806:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8005808:	414b      	adcs	r3, r1
 800580a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800580c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005810:	e9c7 232e 	strd	r2, r3, [r7, #184]	@ 0xb8
      sum_acc[2] += info.acc_z;
 8005814:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8005818:	f9b7 1084 	ldrsh.w	r1, [r7, #132]	@ 0x84
 800581c:	b209      	sxth	r1, r1
 800581e:	17c8      	asrs	r0, r1, #31
 8005820:	6639      	str	r1, [r7, #96]	@ 0x60
 8005822:	6678      	str	r0, [r7, #100]	@ 0x64
 8005824:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005826:	1851      	adds	r1, r2, r1
 8005828:	6439      	str	r1, [r7, #64]	@ 0x40
 800582a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800582c:	414b      	adcs	r3, r1
 800582e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005830:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005834:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
      sum_gyro[0] += info.gyro_x;
 8005838:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800583c:	f9b7 1086 	ldrsh.w	r1, [r7, #134]	@ 0x86
 8005840:	b209      	sxth	r1, r1
 8005842:	17c8      	asrs	r0, r1, #31
 8005844:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005846:	65f8      	str	r0, [r7, #92]	@ 0x5c
 8005848:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800584a:	1851      	adds	r1, r2, r1
 800584c:	63b9      	str	r1, [r7, #56]	@ 0x38
 800584e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8005850:	414b      	adcs	r3, r1
 8005852:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005854:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005858:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
      sum_gyro[1] += info.gyro_y;
 800585c:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8005860:	f9b7 1088 	ldrsh.w	r1, [r7, #136]	@ 0x88
 8005864:	b209      	sxth	r1, r1
 8005866:	17c8      	asrs	r0, r1, #31
 8005868:	4688      	mov	r8, r1
 800586a:	4681      	mov	r9, r0
 800586c:	eb12 0108 	adds.w	r1, r2, r8
 8005870:	6339      	str	r1, [r7, #48]	@ 0x30
 8005872:	eb43 0309 	adc.w	r3, r3, r9
 8005876:	637b      	str	r3, [r7, #52]	@ 0x34
 8005878:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800587c:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
      sum_gyro[2] += info.gyro_z;
 8005880:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8005884:	f9b7 108a 	ldrsh.w	r1, [r7, #138]	@ 0x8a
 8005888:	b209      	sxth	r1, r1
 800588a:	17c8      	asrs	r0, r1, #31
 800588c:	460c      	mov	r4, r1
 800588e:	4605      	mov	r5, r0
 8005890:	eb12 0a04 	adds.w	sl, r2, r4
 8005894:	eb43 0b05 	adc.w	fp, r3, r5
 8005898:	e9c7 ab2a 	strd	sl, fp, [r7, #168]	@ 0xa8
      valid++;
 800589c:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	@ 0xf6
 80058a0:	3301      	adds	r3, #1
 80058a2:	f8a7 30f6 	strh.w	r3, [r7, #246]	@ 0xf6
    }
    delay(sample_delay_ms);
 80058a6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 80058aa:	4618      	mov	r0, r3
 80058ac:	f7fc fce8 	bl	8002280 <delay>
  for (uint16_t i = 0; i < sample_count; i++)
 80058b0:	f8b7 30f4 	ldrh.w	r3, [r7, #244]	@ 0xf4
 80058b4:	3301      	adds	r3, #1
 80058b6:	f8a7 30f4 	strh.w	r3, [r7, #244]	@ 0xf4
 80058ba:	f8b7 20f4 	ldrh.w	r2, [r7, #244]	@ 0xf4
 80058be:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80058c2:	429a      	cmp	r2, r3
 80058c4:	f4ff af7a 	bcc.w	80057bc <icm42670Calibrate+0x78>
  }

  if (valid == 0)
 80058c8:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	@ 0xf6
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d101      	bne.n	80058d4 <icm42670Calibrate+0x190>
  {
    return false;
 80058d0:	2300      	movs	r3, #0
 80058d2:	e0f1      	b.n	8005ab8 <icm42670Calibrate+0x374>
  }

  int32_t mean_acc_x = (int32_t)(sum_acc[0] / (int32_t)valid);
 80058d4:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80058d8:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	@ 0xf6
 80058dc:	2200      	movs	r2, #0
 80058de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80058e6:	f7fb fa07 	bl	8000cf8 <__aeabi_ldivmod>
 80058ea:	4602      	mov	r2, r0
 80058ec:	460b      	mov	r3, r1
 80058ee:	4613      	mov	r3, r2
 80058f0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  int32_t mean_acc_y = (int32_t)(sum_acc[1] / (int32_t)valid);
 80058f4:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80058f8:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	@ 0xf6
 80058fc:	2200      	movs	r2, #0
 80058fe:	623b      	str	r3, [r7, #32]
 8005900:	627a      	str	r2, [r7, #36]	@ 0x24
 8005902:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005906:	f7fb f9f7 	bl	8000cf8 <__aeabi_ldivmod>
 800590a:	4602      	mov	r2, r0
 800590c:	460b      	mov	r3, r1
 800590e:	4613      	mov	r3, r2
 8005910:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  int32_t mean_acc_z = (int32_t)(sum_acc[2] / (int32_t)valid);
 8005914:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8005918:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	@ 0xf6
 800591c:	2200      	movs	r2, #0
 800591e:	61bb      	str	r3, [r7, #24]
 8005920:	61fa      	str	r2, [r7, #28]
 8005922:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005926:	f7fb f9e7 	bl	8000cf8 <__aeabi_ldivmod>
 800592a:	4602      	mov	r2, r0
 800592c:	460b      	mov	r3, r1
 800592e:	4613      	mov	r3, r2
 8005930:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  int32_t mean_gyro_x = (int32_t)(sum_gyro[0] / (int32_t)valid);
 8005934:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005938:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	@ 0xf6
 800593c:	2200      	movs	r2, #0
 800593e:	613b      	str	r3, [r7, #16]
 8005940:	617a      	str	r2, [r7, #20]
 8005942:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005946:	f7fb f9d7 	bl	8000cf8 <__aeabi_ldivmod>
 800594a:	4602      	mov	r2, r0
 800594c:	460b      	mov	r3, r1
 800594e:	4613      	mov	r3, r2
 8005950:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  int32_t mean_gyro_y = (int32_t)(sum_gyro[1] / (int32_t)valid);
 8005954:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8005958:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	@ 0xf6
 800595c:	2200      	movs	r2, #0
 800595e:	60bb      	str	r3, [r7, #8]
 8005960:	60fa      	str	r2, [r7, #12]
 8005962:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005966:	f7fb f9c7 	bl	8000cf8 <__aeabi_ldivmod>
 800596a:	4602      	mov	r2, r0
 800596c:	460b      	mov	r3, r1
 800596e:	4613      	mov	r3, r2
 8005970:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  int32_t mean_gyro_z = (int32_t)(sum_gyro[2] / (int32_t)valid);
 8005974:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 8005978:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	@ 0xf6
 800597c:	2200      	movs	r2, #0
 800597e:	603b      	str	r3, [r7, #0]
 8005980:	607a      	str	r2, [r7, #4]
 8005982:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005986:	f7fb f9b7 	bl	8000cf8 <__aeabi_ldivmod>
 800598a:	4602      	mov	r2, r0
 800598c:	460b      	mov	r3, r1
 800598e:	4613      	mov	r3, r2
 8005990:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  //  : Z +/-1g  
  int16_t expected_z = (mean_acc_z >= 0) ? (int16_t)info.acc_scale : (int16_t)-info.acc_scale;
 8005994:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005998:	2b00      	cmp	r3, #0
 800599a:	db03      	blt.n	80059a4 <icm42670Calibrate+0x260>
 800599c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80059a0:	b21b      	sxth	r3, r3
 80059a2:	e004      	b.n	80059ae <icm42670Calibrate+0x26a>
 80059a4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80059a8:	425b      	negs	r3, r3
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	b21b      	sxth	r3, r3
 80059ae:	f8a7 30da 	strh.w	r3, [r7, #218]	@ 0xda

  //   -   (    )
  int16_t acc_offset_x = (int16_t)(0 - mean_acc_x);
 80059b2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	425b      	negs	r3, r3
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	f8a7 30d8 	strh.w	r3, [r7, #216]	@ 0xd8
  int16_t acc_offset_y = (int16_t)(0 - mean_acc_y);
 80059c0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	425b      	negs	r3, r3
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	f8a7 30d6 	strh.w	r3, [r7, #214]	@ 0xd6
  int16_t acc_offset_z = (int16_t)(expected_z - mean_acc_z);
 80059ce:	f8b7 20da 	ldrh.w	r2, [r7, #218]	@ 0xda
 80059d2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	1ad3      	subs	r3, r2, r3
 80059da:	b29b      	uxth	r3, r3
 80059dc:	f8a7 30d4 	strh.w	r3, [r7, #212]	@ 0xd4

  int16_t gyro_offset_x = (int16_t)(0 - mean_gyro_x);
 80059e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	425b      	negs	r3, r3
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	f8a7 30d2 	strh.w	r3, [r7, #210]	@ 0xd2
  int16_t gyro_offset_y = (int16_t)(0 - mean_gyro_y);
 80059ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	425b      	negs	r3, r3
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	f8a7 30d0 	strh.w	r3, [r7, #208]	@ 0xd0
  int16_t gyro_offset_z = (int16_t)(0 - mean_gyro_z);
 80059fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	425b      	negs	r3, r3
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce

  if (!icm42670SetAccelOffset(acc_offset_x, acc_offset_y, acc_offset_z))
 8005a0a:	f9b7 20d4 	ldrsh.w	r2, [r7, #212]	@ 0xd4
 8005a0e:	f9b7 10d6 	ldrsh.w	r1, [r7, #214]	@ 0xd6
 8005a12:	f9b7 30d8 	ldrsh.w	r3, [r7, #216]	@ 0xd8
 8005a16:	4618      	mov	r0, r3
 8005a18:	f000 f997 	bl	8005d4a <icm42670SetAccelOffset>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	f083 0301 	eor.w	r3, r3, #1
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d001      	beq.n	8005a2c <icm42670Calibrate+0x2e8>
  {
    return false;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	e045      	b.n	8005ab8 <icm42670Calibrate+0x374>
  }

  if (!icm42670SetGyroOffset(gyro_offset_x, gyro_offset_y, gyro_offset_z))
 8005a2c:	f9b7 20ce 	ldrsh.w	r2, [r7, #206]	@ 0xce
 8005a30:	f9b7 10d0 	ldrsh.w	r1, [r7, #208]	@ 0xd0
 8005a34:	f9b7 30d2 	ldrsh.w	r3, [r7, #210]	@ 0xd2
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f000 f86d 	bl	8005b18 <icm42670SetGyroOffset>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	f083 0301 	eor.w	r3, r3, #1
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d001      	beq.n	8005a4e <icm42670Calibrate+0x30a>
  {
    return false;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	e034      	b.n	8005ab8 <icm42670Calibrate+0x374>
  }

#ifdef _USE_HW_CLI
  cliPrintf("calib samples: %d, delay: %dms\n", valid, sample_delay_ms);
 8005a4e:	f8b7 30f6 	ldrh.w	r3, [r7, #246]	@ 0xf6
 8005a52:	f8b7 207c 	ldrh.w	r2, [r7, #124]	@ 0x7c
 8005a56:	4619      	mov	r1, r3
 8005a58:	481b      	ldr	r0, [pc, #108]	@ (8005ac8 <icm42670Calibrate+0x384>)
 8005a5a:	f7fc f8d1 	bl	8001c00 <cliPrintf>
  cliPrintf("mean acc: %d %d %d (expected z: %d)\n", mean_acc_x, mean_acc_y, mean_acc_z, expected_z);
 8005a5e:	f9b7 30da 	ldrsh.w	r3, [r7, #218]	@ 0xda
 8005a62:	9300      	str	r3, [sp, #0]
 8005a64:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005a68:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8005a6c:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 8005a70:	4816      	ldr	r0, [pc, #88]	@ (8005acc <icm42670Calibrate+0x388>)
 8005a72:	f7fc f8c5 	bl	8001c00 <cliPrintf>
  cliPrintf("mean gyro: %d %d %d\n", mean_gyro_x, mean_gyro_y, mean_gyro_z);
 8005a76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a7a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005a7e:	f8d7 10e4 	ldr.w	r1, [r7, #228]	@ 0xe4
 8005a82:	4813      	ldr	r0, [pc, #76]	@ (8005ad0 <icm42670Calibrate+0x38c>)
 8005a84:	f7fc f8bc 	bl	8001c00 <cliPrintf>
  cliPrintf("set acc offset: %d %d %d\n", acc_offset_x, acc_offset_y, acc_offset_z);
 8005a88:	f9b7 10d8 	ldrsh.w	r1, [r7, #216]	@ 0xd8
 8005a8c:	f9b7 20d6 	ldrsh.w	r2, [r7, #214]	@ 0xd6
 8005a90:	f9b7 30d4 	ldrsh.w	r3, [r7, #212]	@ 0xd4
 8005a94:	480f      	ldr	r0, [pc, #60]	@ (8005ad4 <icm42670Calibrate+0x390>)
 8005a96:	f7fc f8b3 	bl	8001c00 <cliPrintf>
  cliPrintf("set gyro offset: %d %d %d\n", gyro_offset_x, gyro_offset_y, gyro_offset_z);
 8005a9a:	f9b7 10d2 	ldrsh.w	r1, [r7, #210]	@ 0xd2
 8005a9e:	f9b7 20d0 	ldrsh.w	r2, [r7, #208]	@ 0xd0
 8005aa2:	f9b7 30ce 	ldrsh.w	r3, [r7, #206]	@ 0xce
 8005aa6:	480c      	ldr	r0, [pc, #48]	@ (8005ad8 <icm42670Calibrate+0x394>)
 8005aa8:	f7fc f8aa 	bl	8001c00 <cliPrintf>
  cliPrintf("offset after:\n");
 8005aac:	480b      	ldr	r0, [pc, #44]	@ (8005adc <icm42670Calibrate+0x398>)
 8005aae:	f7fc f8a7 	bl	8001c00 <cliPrintf>
  icm42670PrintOffsets();
 8005ab2:	f7ff fd93 	bl	80055dc <icm42670PrintOffsets>
#endif

  return true;
 8005ab6:	2301      	movs	r3, #1
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	37f8      	adds	r7, #248	@ 0xf8
 8005abc:	46bd      	mov	sp, r7
 8005abe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ac2:	bf00      	nop
 8005ac4:	08011ff4 	.word	0x08011ff4
 8005ac8:	08012004 	.word	0x08012004
 8005acc:	08012024 	.word	0x08012024
 8005ad0:	0801204c 	.word	0x0801204c
 8005ad4:	08012064 	.word	0x08012064
 8005ad8:	08012080 	.word	0x08012080
 8005adc:	0801209c 	.word	0x0801209c

08005ae0 <icm42670ClampOffset12>:

static int16_t icm42670ClampOffset12(int32_t value)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b083      	sub	sp, #12
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  if (value > 2047) return 2047;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005aee:	db02      	blt.n	8005af6 <icm42670ClampOffset12+0x16>
 8005af0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8005af4:	e007      	b.n	8005b06 <icm42670ClampOffset12+0x26>
  if (value < -2048) return -2048;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 8005afc:	da01      	bge.n	8005b02 <icm42670ClampOffset12+0x22>
 8005afe:	4b05      	ldr	r3, [pc, #20]	@ (8005b14 <icm42670ClampOffset12+0x34>)
 8005b00:	e001      	b.n	8005b06 <icm42670ClampOffset12+0x26>
  return (int16_t)value;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	b21b      	sxth	r3, r3
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	370c      	adds	r7, #12
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	fffff800 	.word	0xfffff800

08005b18 <icm42670SetGyroOffset>:
 *
 *  : 1/32 dps (64 dps)
 * (raw LSB)   FSR  1/32 dps   
 */
bool icm42670SetGyroOffset(int16_t gyro_x_offset, int16_t gyro_y_offset, int16_t gyro_z_offset)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b08e      	sub	sp, #56	@ 0x38
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	4603      	mov	r3, r0
 8005b20:	80fb      	strh	r3, [r7, #6]
 8005b22:	460b      	mov	r3, r1
 8005b24:	80bb      	strh	r3, [r7, #4]
 8005b26:	4613      	mov	r3, r2
 8005b28:	807b      	strh	r3, [r7, #2]
  bool ret = true;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  int32_t offset_x, offset_y, offset_z;
  uint8_t data;
  int32_t scale = 32768 / ICM42670_GYRO_FSR_DPS;
 8005b30:	2310      	movs	r3, #16
 8005b32:	633b      	str	r3, [r7, #48]	@ 0x30

  // raw LSB -> (1/32 dps)  
  int32_t num_x = (int32_t)gyro_x_offset * 32;
 8005b34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005b38:	015b      	lsls	r3, r3, #5
 8005b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int32_t num_y = (int32_t)gyro_y_offset * 32;
 8005b3c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005b40:	015b      	lsls	r3, r3, #5
 8005b42:	62bb      	str	r3, [r7, #40]	@ 0x28
  int32_t num_z = (int32_t)gyro_z_offset * 32;
 8005b44:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005b48:	015b      	lsls	r3, r3, #5
 8005b4a:	627b      	str	r3, [r7, #36]	@ 0x24

  offset_x = (num_x >= 0) ? ((num_x + (scale / 2)) / scale) : ((num_x - (scale / 2)) / scale);
 8005b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	db0a      	blt.n	8005b68 <icm42670SetGyroOffset+0x50>
 8005b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b54:	0fda      	lsrs	r2, r3, #31
 8005b56:	4413      	add	r3, r2
 8005b58:	105b      	asrs	r3, r3, #1
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b5e:	441a      	add	r2, r3
 8005b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b62:	fb92 f3f3 	sdiv	r3, r2, r3
 8005b66:	e00a      	b.n	8005b7e <icm42670SetGyroOffset+0x66>
 8005b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b6a:	0fda      	lsrs	r2, r3, #31
 8005b6c:	4413      	add	r3, r2
 8005b6e:	105b      	asrs	r3, r3, #1
 8005b70:	425b      	negs	r3, r3
 8005b72:	461a      	mov	r2, r3
 8005b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b76:	441a      	add	r2, r3
 8005b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b7a:	fb92 f3f3 	sdiv	r3, r2, r3
 8005b7e:	623b      	str	r3, [r7, #32]
  offset_y = (num_y >= 0) ? ((num_y + (scale / 2)) / scale) : ((num_y - (scale / 2)) / scale);
 8005b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	db0a      	blt.n	8005b9c <icm42670SetGyroOffset+0x84>
 8005b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b88:	0fda      	lsrs	r2, r3, #31
 8005b8a:	4413      	add	r3, r2
 8005b8c:	105b      	asrs	r3, r3, #1
 8005b8e:	461a      	mov	r2, r3
 8005b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b92:	441a      	add	r2, r3
 8005b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b96:	fb92 f3f3 	sdiv	r3, r2, r3
 8005b9a:	e00a      	b.n	8005bb2 <icm42670SetGyroOffset+0x9a>
 8005b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b9e:	0fda      	lsrs	r2, r3, #31
 8005ba0:	4413      	add	r3, r2
 8005ba2:	105b      	asrs	r3, r3, #1
 8005ba4:	425b      	negs	r3, r3
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005baa:	441a      	add	r2, r3
 8005bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bae:	fb92 f3f3 	sdiv	r3, r2, r3
 8005bb2:	61fb      	str	r3, [r7, #28]
  offset_z = (num_z >= 0) ? ((num_z + (scale / 2)) / scale) : ((num_z - (scale / 2)) / scale);
 8005bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	db0a      	blt.n	8005bd0 <icm42670SetGyroOffset+0xb8>
 8005bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bbc:	0fda      	lsrs	r2, r3, #31
 8005bbe:	4413      	add	r3, r2
 8005bc0:	105b      	asrs	r3, r3, #1
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc6:	441a      	add	r2, r3
 8005bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bca:	fb92 f3f3 	sdiv	r3, r2, r3
 8005bce:	e00a      	b.n	8005be6 <icm42670SetGyroOffset+0xce>
 8005bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd2:	0fda      	lsrs	r2, r3, #31
 8005bd4:	4413      	add	r3, r2
 8005bd6:	105b      	asrs	r3, r3, #1
 8005bd8:	425b      	negs	r3, r3
 8005bda:	461a      	mov	r2, r3
 8005bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bde:	441a      	add	r2, r3
 8005be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be2:	fb92 f3f3 	sdiv	r3, r2, r3
 8005be6:	61bb      	str	r3, [r7, #24]

  int16_t reg_x = icm42670ClampOffset12(offset_x);
 8005be8:	6a38      	ldr	r0, [r7, #32]
 8005bea:	f7ff ff79 	bl	8005ae0 <icm42670ClampOffset12>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	82fb      	strh	r3, [r7, #22]
  int16_t reg_y = icm42670ClampOffset12(offset_y);
 8005bf2:	69f8      	ldr	r0, [r7, #28]
 8005bf4:	f7ff ff74 	bl	8005ae0 <icm42670ClampOffset12>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	82bb      	strh	r3, [r7, #20]
  int16_t reg_z = icm42670ClampOffset12(offset_z);
 8005bfc:	69b8      	ldr	r0, [r7, #24]
 8005bfe:	f7ff ff6f 	bl	8005ae0 <icm42670ClampOffset12>
 8005c02:	4603      	mov	r3, r0
 8005c04:	827b      	strh	r3, [r7, #18]

  uint16_t ux = (uint16_t)reg_x & 0x0FFF;
 8005c06:	8afb      	ldrh	r3, [r7, #22]
 8005c08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c0c:	823b      	strh	r3, [r7, #16]
  uint16_t uy = (uint16_t)reg_y & 0x0FFF;
 8005c0e:	8abb      	ldrh	r3, [r7, #20]
 8005c10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c14:	81fb      	strh	r3, [r7, #14]
  uint16_t uz = (uint16_t)reg_z & 0x0FFF;
 8005c16:	8a7b      	ldrh	r3, [r7, #18]
 8005c18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c1c:	81bb      	strh	r3, [r7, #12]
  
  // Gyro X  
  // OFFSET_USER0: X LSB (8bit)
  data = (uint8_t)(ux & 0xFF);
 8005c1e:	8a3b      	ldrh	r3, [r7, #16]
 8005c20:	72fb      	strb	r3, [r7, #11]
  ret = regWriteMreg1(ICM42670_REG_OFFSET_USER0, data);
 8005c22:	7afb      	ldrb	r3, [r7, #11]
 8005c24:	4619      	mov	r1, r3
 8005c26:	204e      	movs	r0, #78	@ 0x4e
 8005c28:	f7ff fbc0 	bl	80053ac <regWriteMreg1>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (!ret) return false;
 8005c32:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005c36:	f083 0301 	eor.w	r3, r3, #1
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d001      	beq.n	8005c44 <icm42670SetGyroOffset+0x12c>
 8005c40:	2300      	movs	r3, #0
 8005c42:	e07e      	b.n	8005d42 <icm42670SetGyroOffset+0x22a>
  
  // OFFSET_USER1: X MSB (4bit) + Y MSB (4bit)
  data = (uint8_t)((ux >> 8) & 0x0F);  // X MSB 4bit
 8005c44:	8a3b      	ldrh	r3, [r7, #16]
 8005c46:	0a1b      	lsrs	r3, r3, #8
 8005c48:	b29b      	uxth	r3, r3
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	f003 030f 	and.w	r3, r3, #15
 8005c50:	72fb      	strb	r3, [r7, #11]
  data |= (uint8_t)(((uy >> 8) & 0x0F) << 4); // Y MSB 4bit
 8005c52:	89fb      	ldrh	r3, [r7, #14]
 8005c54:	0a1b      	lsrs	r3, r3, #8
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	011b      	lsls	r3, r3, #4
 8005c5c:	b2da      	uxtb	r2, r3
 8005c5e:	7afb      	ldrb	r3, [r7, #11]
 8005c60:	4313      	orrs	r3, r2
 8005c62:	72fb      	strb	r3, [r7, #11]
  ret = regWriteMreg1(ICM42670_REG_OFFSET_USER1, data);
 8005c64:	7afb      	ldrb	r3, [r7, #11]
 8005c66:	4619      	mov	r1, r3
 8005c68:	204f      	movs	r0, #79	@ 0x4f
 8005c6a:	f7ff fb9f 	bl	80053ac <regWriteMreg1>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (!ret) return false;
 8005c74:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005c78:	f083 0301 	eor.w	r3, r3, #1
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d001      	beq.n	8005c86 <icm42670SetGyroOffset+0x16e>
 8005c82:	2300      	movs	r3, #0
 8005c84:	e05d      	b.n	8005d42 <icm42670SetGyroOffset+0x22a>
  
  // OFFSET_USER2: Y LSB (8bit)
  data = (uint8_t)(uy & 0xFF);
 8005c86:	89fb      	ldrh	r3, [r7, #14]
 8005c88:	72fb      	strb	r3, [r7, #11]
  ret = regWriteMreg1(ICM42670_REG_OFFSET_USER2, data);
 8005c8a:	7afb      	ldrb	r3, [r7, #11]
 8005c8c:	4619      	mov	r1, r3
 8005c8e:	2050      	movs	r0, #80	@ 0x50
 8005c90:	f7ff fb8c 	bl	80053ac <regWriteMreg1>
 8005c94:	4603      	mov	r3, r0
 8005c96:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (!ret) return false;
 8005c9a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005c9e:	f083 0301 	eor.w	r3, r3, #1
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d001      	beq.n	8005cac <icm42670SetGyroOffset+0x194>
 8005ca8:	2300      	movs	r3, #0
 8005caa:	e04a      	b.n	8005d42 <icm42670SetGyroOffset+0x22a>
  
  // Gyro Z  
  // OFFSET_USER3: Z LSB (8bit)
  data = (uint8_t)(uz & 0xFF);
 8005cac:	89bb      	ldrh	r3, [r7, #12]
 8005cae:	72fb      	strb	r3, [r7, #11]
  ret = regWriteMreg1(ICM42670_REG_OFFSET_USER3, data);
 8005cb0:	7afb      	ldrb	r3, [r7, #11]
 8005cb2:	4619      	mov	r1, r3
 8005cb4:	2051      	movs	r0, #81	@ 0x51
 8005cb6:	f7ff fb79 	bl	80053ac <regWriteMreg1>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (!ret) return false;
 8005cc0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005cc4:	f083 0301 	eor.w	r3, r3, #1
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d001      	beq.n	8005cd2 <icm42670SetGyroOffset+0x1ba>
 8005cce:	2300      	movs	r3, #0
 8005cd0:	e037      	b.n	8005d42 <icm42670SetGyroOffset+0x22a>
  
  // OFFSET_USER4: Z MSB (4bit) + Accel X LSB (4bit) -  Accel X  
  uint8_t current_user4 = 0;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	72bb      	strb	r3, [r7, #10]
  ret = regReadMreg1(ICM42670_REG_OFFSET_USER4, &current_user4);
 8005cd6:	f107 030a 	add.w	r3, r7, #10
 8005cda:	4619      	mov	r1, r3
 8005cdc:	2052      	movs	r0, #82	@ 0x52
 8005cde:	f7ff fbd0 	bl	8005482 <regReadMreg1>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (!ret) return false;
 8005ce8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005cec:	f083 0301 	eor.w	r3, r3, #1
 8005cf0:	b2db      	uxtb	r3, r3
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d001      	beq.n	8005cfa <icm42670SetGyroOffset+0x1e2>
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	e023      	b.n	8005d42 <icm42670SetGyroOffset+0x22a>
  
  // Z MSB 4bit , Accel X LSB 4bit   
  data = (uint8_t)((uz >> 8) & 0x0F);  // Z MSB 4bit
 8005cfa:	89bb      	ldrh	r3, [r7, #12]
 8005cfc:	0a1b      	lsrs	r3, r3, #8
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	f003 030f 	and.w	r3, r3, #15
 8005d06:	72fb      	strb	r3, [r7, #11]
  data |= (current_user4 & 0xF0);  // Accel X LSB 4bit 
 8005d08:	7abb      	ldrb	r3, [r7, #10]
 8005d0a:	b25b      	sxtb	r3, r3
 8005d0c:	f023 030f 	bic.w	r3, r3, #15
 8005d10:	b25a      	sxtb	r2, r3
 8005d12:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	b25b      	sxtb	r3, r3
 8005d1a:	72fb      	strb	r3, [r7, #11]
  ret = regWriteMreg1(ICM42670_REG_OFFSET_USER4, data);
 8005d1c:	7afb      	ldrb	r3, [r7, #11]
 8005d1e:	4619      	mov	r1, r3
 8005d20:	2052      	movs	r0, #82	@ 0x52
 8005d22:	f7ff fb43 	bl	80053ac <regWriteMreg1>
 8005d26:	4603      	mov	r3, r0
 8005d28:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (!ret) return false;
 8005d2c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005d30:	f083 0301 	eor.w	r3, r3, #1
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d001      	beq.n	8005d3e <icm42670SetGyroOffset+0x226>
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	e001      	b.n	8005d42 <icm42670SetGyroOffset+0x22a>
  
  return ret;
 8005d3e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3738      	adds	r7, #56	@ 0x38
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <icm42670SetAccelOffset>:
 *
 *  : 0.5 mgee/LSB (1 g)
 * (raw LSB)   FSR  0.5 mgee   
 */
bool icm42670SetAccelOffset(int16_t accel_x_offset, int16_t accel_y_offset, int16_t accel_z_offset)
{
 8005d4a:	b580      	push	{r7, lr}
 8005d4c:	b08e      	sub	sp, #56	@ 0x38
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	4603      	mov	r3, r0
 8005d52:	80fb      	strh	r3, [r7, #6]
 8005d54:	460b      	mov	r3, r1
 8005d56:	80bb      	strh	r3, [r7, #4]
 8005d58:	4613      	mov	r3, r2
 8005d5a:	807b      	strh	r3, [r7, #2]
  bool ret = true;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  int32_t offset_x, offset_y, offset_z;
  uint8_t data;
  int32_t scale = 32768 / ICM42670_ACCEL_FSR_G;
 8005d62:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005d66:	633b      	str	r3, [r7, #48]	@ 0x30

  // raw LSB -> 0.5 mgee   (1 g = 1000 mgee)
  int32_t num_x = (int32_t)accel_x_offset * 2000;
 8005d68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d6c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8005d70:	fb02 f303 	mul.w	r3, r2, r3
 8005d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int32_t num_y = (int32_t)accel_y_offset * 2000;
 8005d76:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005d7a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8005d7e:	fb02 f303 	mul.w	r3, r2, r3
 8005d82:	62bb      	str	r3, [r7, #40]	@ 0x28
  int32_t num_z = (int32_t)accel_z_offset * 2000;
 8005d84:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005d88:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8005d8c:	fb02 f303 	mul.w	r3, r2, r3
 8005d90:	627b      	str	r3, [r7, #36]	@ 0x24

  offset_x = (num_x >= 0) ? ((num_x + (scale / 2)) / scale) : ((num_x - (scale / 2)) / scale);
 8005d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	db0a      	blt.n	8005dae <icm42670SetAccelOffset+0x64>
 8005d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d9a:	0fda      	lsrs	r2, r3, #31
 8005d9c:	4413      	add	r3, r2
 8005d9e:	105b      	asrs	r3, r3, #1
 8005da0:	461a      	mov	r2, r3
 8005da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da4:	441a      	add	r2, r3
 8005da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da8:	fb92 f3f3 	sdiv	r3, r2, r3
 8005dac:	e00a      	b.n	8005dc4 <icm42670SetAccelOffset+0x7a>
 8005dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db0:	0fda      	lsrs	r2, r3, #31
 8005db2:	4413      	add	r3, r2
 8005db4:	105b      	asrs	r3, r3, #1
 8005db6:	425b      	negs	r3, r3
 8005db8:	461a      	mov	r2, r3
 8005dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dbc:	441a      	add	r2, r3
 8005dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc0:	fb92 f3f3 	sdiv	r3, r2, r3
 8005dc4:	623b      	str	r3, [r7, #32]
  offset_y = (num_y >= 0) ? ((num_y + (scale / 2)) / scale) : ((num_y - (scale / 2)) / scale);
 8005dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	db0a      	blt.n	8005de2 <icm42670SetAccelOffset+0x98>
 8005dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dce:	0fda      	lsrs	r2, r3, #31
 8005dd0:	4413      	add	r3, r2
 8005dd2:	105b      	asrs	r3, r3, #1
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd8:	441a      	add	r2, r3
 8005dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ddc:	fb92 f3f3 	sdiv	r3, r2, r3
 8005de0:	e00a      	b.n	8005df8 <icm42670SetAccelOffset+0xae>
 8005de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de4:	0fda      	lsrs	r2, r3, #31
 8005de6:	4413      	add	r3, r2
 8005de8:	105b      	asrs	r3, r3, #1
 8005dea:	425b      	negs	r3, r3
 8005dec:	461a      	mov	r2, r3
 8005dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005df0:	441a      	add	r2, r3
 8005df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df4:	fb92 f3f3 	sdiv	r3, r2, r3
 8005df8:	61fb      	str	r3, [r7, #28]
  offset_z = (num_z >= 0) ? ((num_z + (scale / 2)) / scale) : ((num_z - (scale / 2)) / scale);
 8005dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	db0a      	blt.n	8005e16 <icm42670SetAccelOffset+0xcc>
 8005e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e02:	0fda      	lsrs	r2, r3, #31
 8005e04:	4413      	add	r3, r2
 8005e06:	105b      	asrs	r3, r3, #1
 8005e08:	461a      	mov	r2, r3
 8005e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e0c:	441a      	add	r2, r3
 8005e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e10:	fb92 f3f3 	sdiv	r3, r2, r3
 8005e14:	e00a      	b.n	8005e2c <icm42670SetAccelOffset+0xe2>
 8005e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e18:	0fda      	lsrs	r2, r3, #31
 8005e1a:	4413      	add	r3, r2
 8005e1c:	105b      	asrs	r3, r3, #1
 8005e1e:	425b      	negs	r3, r3
 8005e20:	461a      	mov	r2, r3
 8005e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e24:	441a      	add	r2, r3
 8005e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e28:	fb92 f3f3 	sdiv	r3, r2, r3
 8005e2c:	61bb      	str	r3, [r7, #24]

  int16_t reg_x = icm42670ClampOffset12(offset_x);
 8005e2e:	6a38      	ldr	r0, [r7, #32]
 8005e30:	f7ff fe56 	bl	8005ae0 <icm42670ClampOffset12>
 8005e34:	4603      	mov	r3, r0
 8005e36:	82fb      	strh	r3, [r7, #22]
  int16_t reg_y = icm42670ClampOffset12(offset_y);
 8005e38:	69f8      	ldr	r0, [r7, #28]
 8005e3a:	f7ff fe51 	bl	8005ae0 <icm42670ClampOffset12>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	82bb      	strh	r3, [r7, #20]
  int16_t reg_z = icm42670ClampOffset12(offset_z);
 8005e42:	69b8      	ldr	r0, [r7, #24]
 8005e44:	f7ff fe4c 	bl	8005ae0 <icm42670ClampOffset12>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	827b      	strh	r3, [r7, #18]

  uint16_t ux = (uint16_t)reg_x & 0x0FFF;
 8005e4c:	8afb      	ldrh	r3, [r7, #22]
 8005e4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e52:	823b      	strh	r3, [r7, #16]
  uint16_t uy = (uint16_t)reg_y & 0x0FFF;
 8005e54:	8abb      	ldrh	r3, [r7, #20]
 8005e56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e5a:	81fb      	strh	r3, [r7, #14]
  uint16_t uz = (uint16_t)reg_z & 0x0FFF;
 8005e5c:	8a7b      	ldrh	r3, [r7, #18]
 8005e5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e62:	81bb      	strh	r3, [r7, #12]
  
  // OFFSET_USER4: Gyro Z MSB(4bit) + Accel X MSB(4bit) -  Gyro Z  
  uint8_t current_user4 = 0;
 8005e64:	2300      	movs	r3, #0
 8005e66:	72bb      	strb	r3, [r7, #10]
  ret = regReadMreg1(ICM42670_REG_OFFSET_USER4, &current_user4);
 8005e68:	f107 030a 	add.w	r3, r7, #10
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	2052      	movs	r0, #82	@ 0x52
 8005e70:	f7ff fb07 	bl	8005482 <regReadMreg1>
 8005e74:	4603      	mov	r3, r0
 8005e76:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (!ret) return false;
 8005e7a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005e7e:	f083 0301 	eor.w	r3, r3, #1
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d001      	beq.n	8005e8c <icm42670SetAccelOffset+0x142>
 8005e88:	2300      	movs	r3, #0
 8005e8a:	e07c      	b.n	8005f86 <icm42670SetAccelOffset+0x23c>
  
  data = (uint8_t)(((ux >> 8) & 0x0F) << 4);  // Accel X MSB 4bit
 8005e8c:	8a3b      	ldrh	r3, [r7, #16]
 8005e8e:	0a1b      	lsrs	r3, r3, #8
 8005e90:	b29b      	uxth	r3, r3
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	011b      	lsls	r3, r3, #4
 8005e96:	72fb      	strb	r3, [r7, #11]
  data |= (current_user4 & 0x0F);                  // Gyro Z MSB 4bit 
 8005e98:	7abb      	ldrb	r3, [r7, #10]
 8005e9a:	b25b      	sxtb	r3, r3
 8005e9c:	f003 030f 	and.w	r3, r3, #15
 8005ea0:	b25a      	sxtb	r2, r3
 8005ea2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	b25b      	sxtb	r3, r3
 8005eaa:	72fb      	strb	r3, [r7, #11]
  ret = regWriteMreg1(ICM42670_REG_OFFSET_USER4, data);
 8005eac:	7afb      	ldrb	r3, [r7, #11]
 8005eae:	4619      	mov	r1, r3
 8005eb0:	2052      	movs	r0, #82	@ 0x52
 8005eb2:	f7ff fa7b 	bl	80053ac <regWriteMreg1>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (!ret) return false;
 8005ebc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005ec0:	f083 0301 	eor.w	r3, r3, #1
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d001      	beq.n	8005ece <icm42670SetAccelOffset+0x184>
 8005eca:	2300      	movs	r3, #0
 8005ecc:	e05b      	b.n	8005f86 <icm42670SetAccelOffset+0x23c>
  
  // OFFSET_USER5: Accel X LSB (8bit)
  data = (uint8_t)(ux & 0xFF);
 8005ece:	8a3b      	ldrh	r3, [r7, #16]
 8005ed0:	72fb      	strb	r3, [r7, #11]
  ret = regWriteMreg1(ICM42670_REG_OFFSET_USER5, data);
 8005ed2:	7afb      	ldrb	r3, [r7, #11]
 8005ed4:	4619      	mov	r1, r3
 8005ed6:	2053      	movs	r0, #83	@ 0x53
 8005ed8:	f7ff fa68 	bl	80053ac <regWriteMreg1>
 8005edc:	4603      	mov	r3, r0
 8005ede:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (!ret) return false;
 8005ee2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005ee6:	f083 0301 	eor.w	r3, r3, #1
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d001      	beq.n	8005ef4 <icm42670SetAccelOffset+0x1aa>
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	e048      	b.n	8005f86 <icm42670SetAccelOffset+0x23c>
  
  // OFFSET_USER6: Accel Y LSB (8bit)
  data = (uint8_t)(uy & 0xFF);
 8005ef4:	89fb      	ldrh	r3, [r7, #14]
 8005ef6:	72fb      	strb	r3, [r7, #11]
  ret = regWriteMreg1(ICM42670_REG_OFFSET_USER6, data);
 8005ef8:	7afb      	ldrb	r3, [r7, #11]
 8005efa:	4619      	mov	r1, r3
 8005efc:	2054      	movs	r0, #84	@ 0x54
 8005efe:	f7ff fa55 	bl	80053ac <regWriteMreg1>
 8005f02:	4603      	mov	r3, r0
 8005f04:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (!ret) return false;
 8005f08:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005f0c:	f083 0301 	eor.w	r3, r3, #1
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d001      	beq.n	8005f1a <icm42670SetAccelOffset+0x1d0>
 8005f16:	2300      	movs	r3, #0
 8005f18:	e035      	b.n	8005f86 <icm42670SetAccelOffset+0x23c>
  
  // OFFSET_USER7: Accel Y MSB (4bit) + Accel Z MSB (4bit)
  data = (uint8_t)((uy >> 8) & 0x0F);        // Accel Y MSB 4bit
 8005f1a:	89fb      	ldrh	r3, [r7, #14]
 8005f1c:	0a1b      	lsrs	r3, r3, #8
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	b2db      	uxtb	r3, r3
 8005f22:	f003 030f 	and.w	r3, r3, #15
 8005f26:	72fb      	strb	r3, [r7, #11]
  data |= (uint8_t)(((uz >> 8) & 0x0F) << 4); // Accel Z MSB 4bit
 8005f28:	89bb      	ldrh	r3, [r7, #12]
 8005f2a:	0a1b      	lsrs	r3, r3, #8
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	011b      	lsls	r3, r3, #4
 8005f32:	b2da      	uxtb	r2, r3
 8005f34:	7afb      	ldrb	r3, [r7, #11]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	72fb      	strb	r3, [r7, #11]
  ret = regWriteMreg1(ICM42670_REG_OFFSET_USER7, data);
 8005f3a:	7afb      	ldrb	r3, [r7, #11]
 8005f3c:	4619      	mov	r1, r3
 8005f3e:	2055      	movs	r0, #85	@ 0x55
 8005f40:	f7ff fa34 	bl	80053ac <regWriteMreg1>
 8005f44:	4603      	mov	r3, r0
 8005f46:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (!ret) return false;
 8005f4a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005f4e:	f083 0301 	eor.w	r3, r3, #1
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d001      	beq.n	8005f5c <icm42670SetAccelOffset+0x212>
 8005f58:	2300      	movs	r3, #0
 8005f5a:	e014      	b.n	8005f86 <icm42670SetAccelOffset+0x23c>
  
  // OFFSET_USER8: Accel Z LSB (8bit)
  data = (uint8_t)(uz & 0xFF);
 8005f5c:	89bb      	ldrh	r3, [r7, #12]
 8005f5e:	72fb      	strb	r3, [r7, #11]
  ret = regWriteMreg1(ICM42670_REG_OFFSET_USER8, data);
 8005f60:	7afb      	ldrb	r3, [r7, #11]
 8005f62:	4619      	mov	r1, r3
 8005f64:	2056      	movs	r0, #86	@ 0x56
 8005f66:	f7ff fa21 	bl	80053ac <regWriteMreg1>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (!ret) return false;
 8005f70:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005f74:	f083 0301 	eor.w	r3, r3, #1
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d001      	beq.n	8005f82 <icm42670SetAccelOffset+0x238>
 8005f7e:	2300      	movs	r3, #0
 8005f80:	e001      	b.n	8005f86 <icm42670SetAccelOffset+0x23c>
  
  return ret;
 8005f82:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3738      	adds	r7, #56	@ 0x38
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
	...

08005f90 <cliCmd>:

#ifdef _USE_HW_CLI
void cliCmd(cli_args_t *args)
{
 8005f90:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005f94:	b0a0      	sub	sp, #128	@ 0x80
 8005f96:	af04      	add	r7, sp, #16
 8005f98:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


  if (args->argc == 1 && args->isStr(0, "info") == true)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	881b      	ldrh	r3, [r3, #0]
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d11f      	bne.n	8005fe8 <cliCmd+0x58>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	695b      	ldr	r3, [r3, #20]
 8005fac:	49a7      	ldr	r1, [pc, #668]	@ (800624c <cliCmd+0x2bc>)
 8005fae:	2000      	movs	r0, #0
 8005fb0:	4798      	blx	r3
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d017      	beq.n	8005fe8 <cliCmd+0x58>
  {
    uint8_t data = 0;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    regReadByte(REG_WHO_AM_I, &data);
 8005fbe:	f107 033b 	add.w	r3, r7, #59	@ 0x3b
 8005fc2:	4619      	mov	r1, r3
 8005fc4:	2075      	movs	r0, #117	@ 0x75
 8005fc6:	f7ff f8fb 	bl	80051c0 <regReadByte>
    
    cliPrintf("is init  : %d\n", is_init);
 8005fca:	4ba1      	ldr	r3, [pc, #644]	@ (8006250 <cliCmd+0x2c0>)
 8005fcc:	781b      	ldrb	r3, [r3, #0]
 8005fce:	4619      	mov	r1, r3
 8005fd0:	48a0      	ldr	r0, [pc, #640]	@ (8006254 <cliCmd+0x2c4>)
 8005fd2:	f7fb fe15 	bl	8001c00 <cliPrintf>
    cliPrintf("WHO_AM_I : 0x%02X\n", data);
 8005fd6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005fda:	4619      	mov	r1, r3
 8005fdc:	489e      	ldr	r0, [pc, #632]	@ (8006258 <cliCmd+0x2c8>)
 8005fde:	f7fb fe0f 	bl	8001c00 <cliPrintf>
    ret = true;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  }

  if (args->argc == 3 && args->isStr(0, "reg") == true)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	881b      	ldrh	r3, [r3, #0]
 8005fec:	2b03      	cmp	r3, #3
 8005fee:	d139      	bne.n	8006064 <cliCmd+0xd4>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	695b      	ldr	r3, [r3, #20]
 8005ff4:	4999      	ldr	r1, [pc, #612]	@ (800625c <cliCmd+0x2cc>)
 8005ff6:	2000      	movs	r0, #0
 8005ff8:	4798      	blx	r3
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d031      	beq.n	8006064 <cliCmd+0xd4>
  {
    uint16_t addr;
    uint8_t data;
    uint8_t len;

    addr = args->getData(1);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	2001      	movs	r0, #1
 8006006:	4798      	blx	r3
 8006008:	4603      	mov	r3, r0
 800600a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
    len  = args->getData(2);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	2002      	movs	r0, #2
 8006014:	4798      	blx	r3
 8006016:	4603      	mov	r3, r0
 8006018:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61


    for (int i=0; i<len; i++)
 800601c:	2300      	movs	r3, #0
 800601e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006020:	e018      	b.n	8006054 <cliCmd+0xc4>
    {
      regReadByte(addr + i, &data);
 8006022:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006024:	b29a      	uxth	r2, r3
 8006026:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800602a:	4413      	add	r3, r2
 800602c:	b29b      	uxth	r3, r3
 800602e:	f107 023a 	add.w	r2, r7, #58	@ 0x3a
 8006032:	4611      	mov	r1, r2
 8006034:	4618      	mov	r0, r3
 8006036:	f7ff f8c3 	bl	80051c0 <regReadByte>
      cliPrintf("0x%02X : 0x%02X\n", addr + i, data);
 800603a:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800603e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006040:	4413      	add	r3, r2
 8006042:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8006046:	4619      	mov	r1, r3
 8006048:	4885      	ldr	r0, [pc, #532]	@ (8006260 <cliCmd+0x2d0>)
 800604a:	f7fb fdd9 	bl	8001c00 <cliPrintf>
    for (int i=0; i<len; i++)
 800604e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006050:	3301      	adds	r3, #1
 8006052:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006054:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8006058:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800605a:	429a      	cmp	r2, r3
 800605c:	dbe1      	blt.n	8006022 <cliCmd+0x92>
    }
    ret = true;
 800605e:	2301      	movs	r3, #1
 8006060:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  }

  if (args->argc == 2 && args->isStr(0, "get") && args->isStr(1, "raw"))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	881b      	ldrh	r3, [r3, #0]
 8006068:	2b02      	cmp	r3, #2
 800606a:	d13e      	bne.n	80060ea <cliCmd+0x15a>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	695b      	ldr	r3, [r3, #20]
 8006070:	497c      	ldr	r1, [pc, #496]	@ (8006264 <cliCmd+0x2d4>)
 8006072:	2000      	movs	r0, #0
 8006074:	4798      	blx	r3
 8006076:	4603      	mov	r3, r0
 8006078:	2b00      	cmp	r3, #0
 800607a:	d036      	beq.n	80060ea <cliCmd+0x15a>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	695b      	ldr	r3, [r3, #20]
 8006080:	4979      	ldr	r1, [pc, #484]	@ (8006268 <cliCmd+0x2d8>)
 8006082:	2001      	movs	r0, #1
 8006084:	4798      	blx	r3
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d02e      	beq.n	80060ea <cliCmd+0x15a>
  {
    icm42670_info_t info;


    while(cliKeepLoop())
 800608c:	e025      	b.n	80060da <cliCmd+0x14a>
    {
      if (icm42670GetInfo(&info))
 800608e:	f107 0320 	add.w	r3, r7, #32
 8006092:	4618      	mov	r0, r3
 8006094:	f7ff f82a 	bl	80050ec <icm42670GetInfo>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d016      	beq.n	80060cc <cliCmd+0x13c>
      {
        cliPrintf("ax=%-5d ay=%-5d az=%-5d, ", info.acc_x, info.acc_y, info.acc_z);
 800609e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80060a2:	4619      	mov	r1, r3
 80060a4:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80060a8:	461a      	mov	r2, r3
 80060aa:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80060ae:	486f      	ldr	r0, [pc, #444]	@ (800626c <cliCmd+0x2dc>)
 80060b0:	f7fb fda6 	bl	8001c00 <cliPrintf>
        cliPrintf("gx=%-5d gy=%-5d gz=%-5d\n", info.gyro_x, info.gyro_y, info.gyro_z);
 80060b4:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80060b8:	4619      	mov	r1, r3
 80060ba:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 80060be:	461a      	mov	r2, r3
 80060c0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80060c4:	486a      	ldr	r0, [pc, #424]	@ (8006270 <cliCmd+0x2e0>)
 80060c6:	f7fb fd9b 	bl	8001c00 <cliPrintf>
 80060ca:	e003      	b.n	80060d4 <cliCmd+0x144>
      }
      else
      {
        cliPrintf("icm42670GetInfo() Err\n");
 80060cc:	4869      	ldr	r0, [pc, #420]	@ (8006274 <cliCmd+0x2e4>)
 80060ce:	f7fb fd97 	bl	8001c00 <cliPrintf>
        break;
 80060d2:	e007      	b.n	80060e4 <cliCmd+0x154>
      }
      delay(10);
 80060d4:	200a      	movs	r0, #10
 80060d6:	f7fc f8d3 	bl	8002280 <delay>
    while(cliKeepLoop())
 80060da:	f7fb fe8b 	bl	8001df4 <cliKeepLoop>
 80060de:	4603      	mov	r3, r0
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d1d4      	bne.n	800608e <cliCmd+0xfe>
    }
    ret = true;
 80060e4:	2301      	movs	r3, #1
 80060e6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  }

  if (args->argc == 2 && args->isStr(0, "get") && args->isStr(1, "info"))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	881b      	ldrh	r3, [r3, #0]
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	f040 80d2 	bne.w	8006298 <cliCmd+0x308>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	695b      	ldr	r3, [r3, #20]
 80060f8:	495a      	ldr	r1, [pc, #360]	@ (8006264 <cliCmd+0x2d4>)
 80060fa:	2000      	movs	r0, #0
 80060fc:	4798      	blx	r3
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	f000 80c9 	beq.w	8006298 <cliCmd+0x308>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	695b      	ldr	r3, [r3, #20]
 800610a:	4950      	ldr	r1, [pc, #320]	@ (800624c <cliCmd+0x2bc>)
 800610c:	2001      	movs	r0, #1
 800610e:	4798      	blx	r3
 8006110:	4603      	mov	r3, r0
 8006112:	2b00      	cmp	r3, #0
 8006114:	f000 80c0 	beq.w	8006298 <cliCmd+0x308>
  {
    icm42670_info_t info;


    while(cliKeepLoop())
 8006118:	e0b5      	b.n	8006286 <cliCmd+0x2f6>
    {
      if (icm42670GetInfo(&info))
 800611a:	f107 0308 	add.w	r3, r7, #8
 800611e:	4618      	mov	r0, r3
 8006120:	f7fe ffe4 	bl	80050ec <icm42670GetInfo>
 8006124:	4603      	mov	r3, r0
 8006126:	2b00      	cmp	r3, #0
 8006128:	f000 808b 	beq.w	8006242 <cliCmd+0x2b2>
      {
        float ax = (float)info.acc_x / (float)info.acc_scale;
 800612c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8006130:	ee07 3a90 	vmov	s15, r3
 8006134:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006138:	8bbb      	ldrh	r3, [r7, #28]
 800613a:	ee07 3a90 	vmov	s15, r3
 800613e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006146:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
        float ay = (float)info.acc_y / (float)info.acc_scale;
 800614a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800614e:	ee07 3a90 	vmov	s15, r3
 8006152:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006156:	8bbb      	ldrh	r3, [r7, #28]
 8006158:	ee07 3a90 	vmov	s15, r3
 800615c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006160:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006164:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
        float az = (float)info.acc_z / (float)info.acc_scale;
 8006168:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800616c:	ee07 3a90 	vmov	s15, r3
 8006170:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006174:	8bbb      	ldrh	r3, [r7, #28]
 8006176:	ee07 3a90 	vmov	s15, r3
 800617a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800617e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006182:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

        float gx = (float)info.gyro_x / (float)info.gyro_scale;
 8006186:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800618a:	ee07 3a90 	vmov	s15, r3
 800618e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006192:	8bfb      	ldrh	r3, [r7, #30]
 8006194:	ee07 3a90 	vmov	s15, r3
 8006198:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800619c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061a0:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
        float gy = (float)info.gyro_y / (float)info.gyro_scale;
 80061a4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80061a8:	ee07 3a90 	vmov	s15, r3
 80061ac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80061b0:	8bfb      	ldrh	r3, [r7, #30]
 80061b2:	ee07 3a90 	vmov	s15, r3
 80061b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80061ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061be:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
        float gz = (float)info.gyro_z / (float)info.gyro_scale;
 80061c2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80061c6:	ee07 3a90 	vmov	s15, r3
 80061ca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80061ce:	8bfb      	ldrh	r3, [r7, #30]
 80061d0:	ee07 3a90 	vmov	s15, r3
 80061d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80061d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061dc:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

        cliPrintf("ax=%0.4fg ay=%0.4fg az=%0.4fg, ", ax, ay, az);
 80061e0:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80061e2:	f7fa f9e9 	bl	80005b8 <__aeabi_f2d>
 80061e6:	4680      	mov	r8, r0
 80061e8:	4689      	mov	r9, r1
 80061ea:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80061ec:	f7fa f9e4 	bl	80005b8 <__aeabi_f2d>
 80061f0:	4604      	mov	r4, r0
 80061f2:	460d      	mov	r5, r1
 80061f4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80061f6:	f7fa f9df 	bl	80005b8 <__aeabi_f2d>
 80061fa:	4602      	mov	r2, r0
 80061fc:	460b      	mov	r3, r1
 80061fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006202:	e9cd 4500 	strd	r4, r5, [sp]
 8006206:	4642      	mov	r2, r8
 8006208:	464b      	mov	r3, r9
 800620a:	481b      	ldr	r0, [pc, #108]	@ (8006278 <cliCmd+0x2e8>)
 800620c:	f7fb fcf8 	bl	8001c00 <cliPrintf>
        cliPrintf("gx=%0.3fdps gy=%0.3fdps gz=%0.3fdps\n", gx, gy, gz);
 8006210:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8006212:	f7fa f9d1 	bl	80005b8 <__aeabi_f2d>
 8006216:	4680      	mov	r8, r0
 8006218:	4689      	mov	r9, r1
 800621a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800621c:	f7fa f9cc 	bl	80005b8 <__aeabi_f2d>
 8006220:	4604      	mov	r4, r0
 8006222:	460d      	mov	r5, r1
 8006224:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8006226:	f7fa f9c7 	bl	80005b8 <__aeabi_f2d>
 800622a:	4602      	mov	r2, r0
 800622c:	460b      	mov	r3, r1
 800622e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006232:	e9cd 4500 	strd	r4, r5, [sp]
 8006236:	4642      	mov	r2, r8
 8006238:	464b      	mov	r3, r9
 800623a:	4810      	ldr	r0, [pc, #64]	@ (800627c <cliCmd+0x2ec>)
 800623c:	f7fb fce0 	bl	8001c00 <cliPrintf>
 8006240:	e01e      	b.n	8006280 <cliCmd+0x2f0>
      }
      else
      {
        cliPrintf("icm42670GetInfo() Err\n");
 8006242:	480c      	ldr	r0, [pc, #48]	@ (8006274 <cliCmd+0x2e4>)
 8006244:	f7fb fcdc 	bl	8001c00 <cliPrintf>
        break;
 8006248:	e023      	b.n	8006292 <cliCmd+0x302>
 800624a:	bf00      	nop
 800624c:	080120ac 	.word	0x080120ac
 8006250:	20002bf1 	.word	0x20002bf1
 8006254:	080120b4 	.word	0x080120b4
 8006258:	080120c4 	.word	0x080120c4
 800625c:	080120d8 	.word	0x080120d8
 8006260:	080120dc 	.word	0x080120dc
 8006264:	080120f0 	.word	0x080120f0
 8006268:	080120f4 	.word	0x080120f4
 800626c:	080120f8 	.word	0x080120f8
 8006270:	08012114 	.word	0x08012114
 8006274:	08012130 	.word	0x08012130
 8006278:	08012148 	.word	0x08012148
 800627c:	08012168 	.word	0x08012168
      }
      delay(10);
 8006280:	200a      	movs	r0, #10
 8006282:	f7fb fffd 	bl	8002280 <delay>
    while(cliKeepLoop())
 8006286:	f7fb fdb5 	bl	8001df4 <cliKeepLoop>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	f47f af44 	bne.w	800611a <cliCmd+0x18a>
    }
    ret = true;
 8006292:	2301      	movs	r3, #1
 8006294:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  }

  if (args->argc == 4 && args->isStr(0, "g_offset"))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	881b      	ldrh	r3, [r3, #0]
 800629c:	2b04      	cmp	r3, #4
 800629e:	d134      	bne.n	800630a <cliCmd+0x37a>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	695b      	ldr	r3, [r3, #20]
 80062a4:	496f      	ldr	r1, [pc, #444]	@ (8006464 <cliCmd+0x4d4>)
 80062a6:	2000      	movs	r0, #0
 80062a8:	4798      	blx	r3
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d02c      	beq.n	800630a <cliCmd+0x37a>
  {
    int16_t gx = (int16_t)args->getData(1);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	2001      	movs	r0, #1
 80062b6:	4798      	blx	r3
 80062b8:	4603      	mov	r3, r0
 80062ba:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    int16_t gy = (int16_t)args->getData(2);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	2002      	movs	r0, #2
 80062c4:	4798      	blx	r3
 80062c6:	4603      	mov	r3, r0
 80062c8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    int16_t gz = (int16_t)args->getData(3);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	2003      	movs	r0, #3
 80062d2:	4798      	blx	r3
 80062d4:	4603      	mov	r3, r0
 80062d6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (icm42670SetGyroOffset(gx, gy, gz))
 80062da:	f9b7 2042 	ldrsh.w	r2, [r7, #66]	@ 0x42
 80062de:	f9b7 1044 	ldrsh.w	r1, [r7, #68]	@ 0x44
 80062e2:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 80062e6:	4618      	mov	r0, r3
 80062e8:	f7ff fc16 	bl	8005b18 <icm42670SetGyroOffset>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d00b      	beq.n	800630a <cliCmd+0x37a>
    {
      cliPrintf("gyro offset set: %d %d %d\n", gx, gy, gz);
 80062f2:	f9b7 1046 	ldrsh.w	r1, [r7, #70]	@ 0x46
 80062f6:	f9b7 2044 	ldrsh.w	r2, [r7, #68]	@ 0x44
 80062fa:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 80062fe:	485a      	ldr	r0, [pc, #360]	@ (8006468 <cliCmd+0x4d8>)
 8006300:	f7fb fc7e 	bl	8001c00 <cliPrintf>
      ret = true;
 8006304:	2301      	movs	r3, #1
 8006306:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }
  }

  if (args->argc == 4 && args->isStr(0, "a_offset"))
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	881b      	ldrh	r3, [r3, #0]
 800630e:	2b04      	cmp	r3, #4
 8006310:	d132      	bne.n	8006378 <cliCmd+0x3e8>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	695b      	ldr	r3, [r3, #20]
 8006316:	4955      	ldr	r1, [pc, #340]	@ (800646c <cliCmd+0x4dc>)
 8006318:	2000      	movs	r0, #0
 800631a:	4798      	blx	r3
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d02a      	beq.n	8006378 <cliCmd+0x3e8>
  {
    int16_t ax = (int16_t)args->getData(1);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	2001      	movs	r0, #1
 8006328:	4798      	blx	r3
 800632a:	4603      	mov	r3, r0
 800632c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    int16_t ay = (int16_t)args->getData(2);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	2002      	movs	r0, #2
 8006336:	4798      	blx	r3
 8006338:	4603      	mov	r3, r0
 800633a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    int16_t az = (int16_t)args->getData(3);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	2003      	movs	r0, #3
 8006342:	4798      	blx	r3
 8006344:	4603      	mov	r3, r0
 8006346:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    if (icm42670SetAccelOffset(ax, ay, az))
 8006348:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	@ 0x3c
 800634c:	f9b7 103e 	ldrsh.w	r1, [r7, #62]	@ 0x3e
 8006350:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8006354:	4618      	mov	r0, r3
 8006356:	f7ff fcf8 	bl	8005d4a <icm42670SetAccelOffset>
 800635a:	4603      	mov	r3, r0
 800635c:	2b00      	cmp	r3, #0
 800635e:	d00b      	beq.n	8006378 <cliCmd+0x3e8>
    {
      cliPrintf("accel offset set: %d %d %d\n", ax, ay, az);
 8006360:	f9b7 1040 	ldrsh.w	r1, [r7, #64]	@ 0x40
 8006364:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	@ 0x3e
 8006368:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 800636c:	4840      	ldr	r0, [pc, #256]	@ (8006470 <cliCmd+0x4e0>)
 800636e:	f7fb fc47 	bl	8001c00 <cliPrintf>
      ret = true;
 8006372:	2301      	movs	r3, #1
 8006374:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }
  }

  if (args->argc == 1 && args->isStr(0, "offset"))
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	881b      	ldrh	r3, [r3, #0]
 800637c:	2b01      	cmp	r3, #1
 800637e:	d10c      	bne.n	800639a <cliCmd+0x40a>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	695b      	ldr	r3, [r3, #20]
 8006384:	493b      	ldr	r1, [pc, #236]	@ (8006474 <cliCmd+0x4e4>)
 8006386:	2000      	movs	r0, #0
 8006388:	4798      	blx	r3
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d004      	beq.n	800639a <cliCmd+0x40a>
  {
    icm42670PrintOffsets();
 8006390:	f7ff f924 	bl	80055dc <icm42670PrintOffsets>
    ret = true;
 8006394:	2301      	movs	r3, #1
 8006396:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  }

  if ((args->argc >= 1) && args->isStr(0, "calib"))
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	881b      	ldrh	r3, [r3, #0]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d03c      	beq.n	800641c <cliCmd+0x48c>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	4934      	ldr	r1, [pc, #208]	@ (8006478 <cliCmd+0x4e8>)
 80063a8:	2000      	movs	r0, #0
 80063aa:	4798      	blx	r3
 80063ac:	4603      	mov	r3, r0
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d034      	beq.n	800641c <cliCmd+0x48c>
  {
    uint16_t sample_count = ICM42670_CALIB_SAMPLES;
 80063b2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80063b6:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    uint16_t sample_delay_ms = ICM42670_CALIB_DELAY_MS;
 80063ba:	2302      	movs	r3, #2
 80063bc:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

    if (args->argc >= 2)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	881b      	ldrh	r3, [r3, #0]
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d906      	bls.n	80063d6 <cliCmd+0x446>
    {
      sample_count = (uint16_t)args->getData(1);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	2001      	movs	r0, #1
 80063ce:	4798      	blx	r3
 80063d0:	4603      	mov	r3, r0
 80063d2:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    }
    if (args->argc >= 3)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	881b      	ldrh	r3, [r3, #0]
 80063da:	2b02      	cmp	r3, #2
 80063dc:	d906      	bls.n	80063ec <cliCmd+0x45c>
    {
      sample_delay_ms = (uint16_t)args->getData(2);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	2002      	movs	r0, #2
 80063e4:	4798      	blx	r3
 80063e6:	4603      	mov	r3, r0
 80063e8:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    }

    if (icm42670Calibrate(sample_count, sample_delay_ms))
 80063ec:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 80063f0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80063f4:	4611      	mov	r1, r2
 80063f6:	4618      	mov	r0, r3
 80063f8:	f7ff f9a4 	bl	8005744 <icm42670Calibrate>
 80063fc:	4603      	mov	r3, r0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d006      	beq.n	8006410 <cliCmd+0x480>
    {
      cliPrintf("icm42670 calib ok\n");
 8006402:	481e      	ldr	r0, [pc, #120]	@ (800647c <cliCmd+0x4ec>)
 8006404:	f7fb fbfc 	bl	8001c00 <cliPrintf>
      ret = true;
 8006408:	2301      	movs	r3, #1
 800640a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800640e:	e005      	b.n	800641c <cliCmd+0x48c>
    }
    else
    {
      cliPrintf("icm42670 calib fail\n");
 8006410:	481b      	ldr	r0, [pc, #108]	@ (8006480 <cliCmd+0x4f0>)
 8006412:	f7fb fbf5 	bl	8001c00 <cliPrintf>
      ret = true;
 8006416:	2301      	movs	r3, #1
 8006418:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }
  }

  if (ret != true)
 800641c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006420:	f083 0301 	eor.w	r3, r3, #1
 8006424:	b2db      	uxtb	r3, r3
 8006426:	2b00      	cmp	r3, #0
 8006428:	d017      	beq.n	800645a <cliCmd+0x4ca>
  {
    cliPrintf("icm42670 info\n");
 800642a:	4816      	ldr	r0, [pc, #88]	@ (8006484 <cliCmd+0x4f4>)
 800642c:	f7fb fbe8 	bl	8001c00 <cliPrintf>
    cliPrintf("icm42670 reg addr len\n");
 8006430:	4815      	ldr	r0, [pc, #84]	@ (8006488 <cliCmd+0x4f8>)
 8006432:	f7fb fbe5 	bl	8001c00 <cliPrintf>
    cliPrintf("icm42670 get info\n");
 8006436:	4815      	ldr	r0, [pc, #84]	@ (800648c <cliCmd+0x4fc>)
 8006438:	f7fb fbe2 	bl	8001c00 <cliPrintf>
    cliPrintf("icm42670 get raw\n");
 800643c:	4814      	ldr	r0, [pc, #80]	@ (8006490 <cliCmd+0x500>)
 800643e:	f7fb fbdf 	bl	8001c00 <cliPrintf>
    cliPrintf("icm42670 g_offset gx gy gz\n");
 8006442:	4814      	ldr	r0, [pc, #80]	@ (8006494 <cliCmd+0x504>)
 8006444:	f7fb fbdc 	bl	8001c00 <cliPrintf>
    cliPrintf("icm42670 a_offset ax ay az\n");
 8006448:	4813      	ldr	r0, [pc, #76]	@ (8006498 <cliCmd+0x508>)
 800644a:	f7fb fbd9 	bl	8001c00 <cliPrintf>
    cliPrintf("icm42670 offset\n");
 800644e:	4813      	ldr	r0, [pc, #76]	@ (800649c <cliCmd+0x50c>)
 8006450:	f7fb fbd6 	bl	8001c00 <cliPrintf>
    cliPrintf("icm42670 calib [samples] [delay_ms]\n");
 8006454:	4812      	ldr	r0, [pc, #72]	@ (80064a0 <cliCmd+0x510>)
 8006456:	f7fb fbd3 	bl	8001c00 <cliPrintf>
  }
}
 800645a:	bf00      	nop
 800645c:	3770      	adds	r7, #112	@ 0x70
 800645e:	46bd      	mov	sp, r7
 8006460:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006464:	08012190 	.word	0x08012190
 8006468:	0801219c 	.word	0x0801219c
 800646c:	080121b8 	.word	0x080121b8
 8006470:	080121c4 	.word	0x080121c4
 8006474:	080121e0 	.word	0x080121e0
 8006478:	080121e8 	.word	0x080121e8
 800647c:	080121f0 	.word	0x080121f0
 8006480:	08012204 	.word	0x08012204
 8006484:	0801221c 	.word	0x0801221c
 8006488:	0801222c 	.word	0x0801222c
 800648c:	08012244 	.word	0x08012244
 8006490:	08012258 	.word	0x08012258
 8006494:	0801226c 	.word	0x0801226c
 8006498:	08012288 	.word	0x08012288
 800649c:	080122a4 	.word	0x080122a4
 80064a0:	080122b8 	.word	0x080122b8

080064a4 <madgwickInit>:
static float q3;	// quaternion of sensor frame relative to auxiliary frame



bool madgwickInit(void)
{
 80064a4:	b480      	push	{r7}
 80064a6:	af00      	add	r7, sp, #0
	beta = betaDef;
 80064a8:	4b15      	ldr	r3, [pc, #84]	@ (8006500 <madgwickInit+0x5c>)
 80064aa:	4a16      	ldr	r2, [pc, #88]	@ (8006504 <madgwickInit+0x60>)
 80064ac:	601a      	str	r2, [r3, #0]

	q0 = 1.0f;
 80064ae:	4b16      	ldr	r3, [pc, #88]	@ (8006508 <madgwickInit+0x64>)
 80064b0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80064b4:	601a      	str	r2, [r3, #0]
	q1 = 0.0f;
 80064b6:	4b15      	ldr	r3, [pc, #84]	@ (800650c <madgwickInit+0x68>)
 80064b8:	f04f 0200 	mov.w	r2, #0
 80064bc:	601a      	str	r2, [r3, #0]
	q2 = 0.0f;
 80064be:	4b14      	ldr	r3, [pc, #80]	@ (8006510 <madgwickInit+0x6c>)
 80064c0:	f04f 0200 	mov.w	r2, #0
 80064c4:	601a      	str	r2, [r3, #0]
	q3 = 0.0f;
 80064c6:	4b13      	ldr	r3, [pc, #76]	@ (8006514 <madgwickInit+0x70>)
 80064c8:	f04f 0200 	mov.w	r2, #0
 80064cc:	601a      	str	r2, [r3, #0]
	invSampleFreq = 1.0f / sampleFreqDef;
 80064ce:	4b12      	ldr	r3, [pc, #72]	@ (8006518 <madgwickInit+0x74>)
 80064d0:	f04f 526c 	mov.w	r2, #989855744	@ 0x3b000000
 80064d4:	601a      	str	r2, [r3, #0]
	anglesComputed = 0;
 80064d6:	4b11      	ldr	r3, [pc, #68]	@ (800651c <madgwickInit+0x78>)
 80064d8:	2200      	movs	r2, #0
 80064da:	701a      	strb	r2, [r3, #0]

  roll  = 0;
 80064dc:	4b10      	ldr	r3, [pc, #64]	@ (8006520 <madgwickInit+0x7c>)
 80064de:	f04f 0200 	mov.w	r2, #0
 80064e2:	601a      	str	r2, [r3, #0]
  pitch = 0;
 80064e4:	4b0f      	ldr	r3, [pc, #60]	@ (8006524 <madgwickInit+0x80>)
 80064e6:	f04f 0200 	mov.w	r2, #0
 80064ea:	601a      	str	r2, [r3, #0]
  yaw   = 0;
 80064ec:	4b0e      	ldr	r3, [pc, #56]	@ (8006528 <madgwickInit+0x84>)
 80064ee:	f04f 0200 	mov.w	r2, #0
 80064f2:	601a      	str	r2, [r3, #0]

  return true;
 80064f4:	2301      	movs	r3, #1
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr
 8006500:	20002bf4 	.word	0x20002bf4
 8006504:	3dcccccd 	.word	0x3dcccccd
 8006508:	20002c0c 	.word	0x20002c0c
 800650c:	20002c10 	.word	0x20002c10
 8006510:	20002c14 	.word	0x20002c14
 8006514:	20002c18 	.word	0x20002c18
 8006518:	20002c08 	.word	0x20002c08
 800651c:	20002c04 	.word	0x20002c04
 8006520:	20002bf8 	.word	0x20002bf8
 8006524:	20002bfc 	.word	0x20002bfc
 8006528:	20002c00 	.word	0x20002c00

0800652c <madgwickSetFreq>:

void madgwickSetFreq(float freq_hz)
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	ed87 0a01 	vstr	s0, [r7, #4]
  invSampleFreq = 1.0f / freq_hz; 
 8006536:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800653a:	ed97 7a01 	vldr	s14, [r7, #4]
 800653e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006542:	4b04      	ldr	r3, [pc, #16]	@ (8006554 <madgwickSetFreq+0x28>)
 8006544:	edc3 7a00 	vstr	s15, [r3]
}
 8006548:	bf00      	nop
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr
 8006554:	20002c08 	.word	0x20002c08

08006558 <madgwickSetFreqTime>:

void madgwickSetFreqTime(float freq_time)
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	ed87 0a01 	vstr	s0, [r7, #4]
  invSampleFreq = freq_time; 
 8006562:	4a04      	ldr	r2, [pc, #16]	@ (8006574 <madgwickSetFreqTime+0x1c>)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6013      	str	r3, [r2, #0]
}
 8006568:	bf00      	nop
 800656a:	370c      	adds	r7, #12
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr
 8006574:	20002c08 	.word	0x20002c08

08006578 <madgwickUpdate>:

void madgwickUpdate(float gx, float gy, float gz, float ax, float ay, float az)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b09c      	sub	sp, #112	@ 0x70
 800657c:	af00      	add	r7, sp, #0
 800657e:	ed87 0a05 	vstr	s0, [r7, #20]
 8006582:	edc7 0a04 	vstr	s1, [r7, #16]
 8006586:	ed87 1a03 	vstr	s2, [r7, #12]
 800658a:	edc7 1a02 	vstr	s3, [r7, #8]
 800658e:	ed87 2a01 	vstr	s4, [r7, #4]
 8006592:	edc7 2a00 	vstr	s5, [r7]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Convert gyroscope degrees/sec to radians/sec
	gx *= 0.0174533f;
 8006596:	edd7 7a05 	vldr	s15, [r7, #20]
 800659a:	ed9f 7aec 	vldr	s14, [pc, #944]	@ 800694c <madgwickUpdate+0x3d4>
 800659e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065a2:	edc7 7a05 	vstr	s15, [r7, #20]
	gy *= 0.0174533f;
 80065a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80065aa:	ed9f 7ae8 	vldr	s14, [pc, #928]	@ 800694c <madgwickUpdate+0x3d4>
 80065ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065b2:	edc7 7a04 	vstr	s15, [r7, #16]
	gz *= 0.0174533f;
 80065b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80065ba:	ed9f 7ae4 	vldr	s14, [pc, #912]	@ 800694c <madgwickUpdate+0x3d4>
 80065be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065c2:	edc7 7a03 	vstr	s15, [r7, #12]

	// Rate of change of quaternion from gyroscope
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80065c6:	4be2      	ldr	r3, [pc, #904]	@ (8006950 <madgwickUpdate+0x3d8>)
 80065c8:	edd3 7a00 	vldr	s15, [r3]
 80065cc:	eeb1 7a67 	vneg.f32	s14, s15
 80065d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80065d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80065d8:	4bde      	ldr	r3, [pc, #888]	@ (8006954 <madgwickUpdate+0x3dc>)
 80065da:	edd3 6a00 	vldr	s13, [r3]
 80065de:	edd7 7a04 	vldr	s15, [r7, #16]
 80065e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80065ea:	4bdb      	ldr	r3, [pc, #876]	@ (8006958 <madgwickUpdate+0x3e0>)
 80065ec:	edd3 6a00 	vldr	s13, [r3]
 80065f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80065f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065fc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006600:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006604:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8006608:	4bd4      	ldr	r3, [pc, #848]	@ (800695c <madgwickUpdate+0x3e4>)
 800660a:	ed93 7a00 	vldr	s14, [r3]
 800660e:	edd7 7a05 	vldr	s15, [r7, #20]
 8006612:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006616:	4bcf      	ldr	r3, [pc, #828]	@ (8006954 <madgwickUpdate+0x3dc>)
 8006618:	edd3 6a00 	vldr	s13, [r3]
 800661c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006620:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006624:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006628:	4bcb      	ldr	r3, [pc, #812]	@ (8006958 <madgwickUpdate+0x3e0>)
 800662a:	edd3 6a00 	vldr	s13, [r3]
 800662e:	edd7 7a04 	vldr	s15, [r7, #16]
 8006632:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006636:	ee77 7a67 	vsub.f32	s15, s14, s15
 800663a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800663e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006642:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8006646:	4bc5      	ldr	r3, [pc, #788]	@ (800695c <madgwickUpdate+0x3e4>)
 8006648:	ed93 7a00 	vldr	s14, [r3]
 800664c:	edd7 7a04 	vldr	s15, [r7, #16]
 8006650:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006654:	4bbe      	ldr	r3, [pc, #760]	@ (8006950 <madgwickUpdate+0x3d8>)
 8006656:	edd3 6a00 	vldr	s13, [r3]
 800665a:	edd7 7a03 	vldr	s15, [r7, #12]
 800665e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006662:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006666:	4bbc      	ldr	r3, [pc, #752]	@ (8006958 <madgwickUpdate+0x3e0>)
 8006668:	edd3 6a00 	vldr	s13, [r3]
 800666c:	edd7 7a05 	vldr	s15, [r7, #20]
 8006670:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006674:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006678:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800667c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006680:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8006684:	4bb5      	ldr	r3, [pc, #724]	@ (800695c <madgwickUpdate+0x3e4>)
 8006686:	ed93 7a00 	vldr	s14, [r3]
 800668a:	edd7 7a03 	vldr	s15, [r7, #12]
 800668e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006692:	4baf      	ldr	r3, [pc, #700]	@ (8006950 <madgwickUpdate+0x3d8>)
 8006694:	edd3 6a00 	vldr	s13, [r3]
 8006698:	edd7 7a04 	vldr	s15, [r7, #16]
 800669c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80066a4:	4bab      	ldr	r3, [pc, #684]	@ (8006954 <madgwickUpdate+0x3dc>)
 80066a6:	edd3 6a00 	vldr	s13, [r3]
 80066aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80066ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066b6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80066ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80066be:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

  // Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) 
 80066c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80066c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80066ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066ce:	d10e      	bne.n	80066ee <madgwickUpdate+0x176>
 80066d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80066d4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80066d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066dc:	d107      	bne.n	80066ee <madgwickUpdate+0x176>
 80066de:	edd7 7a00 	vldr	s15, [r7]
 80066e2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80066e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066ea:	f000 81e7 	beq.w	8006abc <madgwickUpdate+0x544>
  {
		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80066ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80066f2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80066f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80066fa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80066fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006702:	edd7 7a00 	vldr	s15, [r7]
 8006706:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800670a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800670e:	eeb0 0a67 	vmov.f32	s0, s15
 8006712:	f000 fadb 	bl	8006ccc <invSqrt>
 8006716:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		ax *= recipNorm;
 800671a:	ed97 7a02 	vldr	s14, [r7, #8]
 800671e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8006722:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006726:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 800672a:	ed97 7a01 	vldr	s14, [r7, #4]
 800672e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8006732:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006736:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;
 800673a:	ed97 7a00 	vldr	s14, [r7]
 800673e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8006742:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006746:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 800674a:	4b84      	ldr	r3, [pc, #528]	@ (800695c <madgwickUpdate+0x3e4>)
 800674c:	edd3 7a00 	vldr	s15, [r3]
 8006750:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006754:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		_2q1 = 2.0f * q1;
 8006758:	4b7d      	ldr	r3, [pc, #500]	@ (8006950 <madgwickUpdate+0x3d8>)
 800675a:	edd3 7a00 	vldr	s15, [r3]
 800675e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006762:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		_2q2 = 2.0f * q2;
 8006766:	4b7b      	ldr	r3, [pc, #492]	@ (8006954 <madgwickUpdate+0x3dc>)
 8006768:	edd3 7a00 	vldr	s15, [r3]
 800676c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006770:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		_2q3 = 2.0f * q3;
 8006774:	4b78      	ldr	r3, [pc, #480]	@ (8006958 <madgwickUpdate+0x3e0>)
 8006776:	edd3 7a00 	vldr	s15, [r3]
 800677a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800677e:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_4q0 = 4.0f * q0;
 8006782:	4b76      	ldr	r3, [pc, #472]	@ (800695c <madgwickUpdate+0x3e4>)
 8006784:	edd3 7a00 	vldr	s15, [r3]
 8006788:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800678c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006790:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		_4q1 = 4.0f * q1;
 8006794:	4b6e      	ldr	r3, [pc, #440]	@ (8006950 <madgwickUpdate+0x3d8>)
 8006796:	edd3 7a00 	vldr	s15, [r3]
 800679a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800679e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80067a2:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4q2 = 4.0f * q2;
 80067a6:	4b6b      	ldr	r3, [pc, #428]	@ (8006954 <madgwickUpdate+0x3dc>)
 80067a8:	edd3 7a00 	vldr	s15, [r3]
 80067ac:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80067b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80067b4:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_8q1 = 8.0f * q1;
 80067b8:	4b65      	ldr	r3, [pc, #404]	@ (8006950 <madgwickUpdate+0x3d8>)
 80067ba:	edd3 7a00 	vldr	s15, [r3]
 80067be:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80067c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80067c6:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		_8q2 = 8.0f * q2;
 80067ca:	4b62      	ldr	r3, [pc, #392]	@ (8006954 <madgwickUpdate+0x3dc>)
 80067cc:	edd3 7a00 	vldr	s15, [r3]
 80067d0:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80067d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80067d8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		q0q0 = q0 * q0;
 80067dc:	4b5f      	ldr	r3, [pc, #380]	@ (800695c <madgwickUpdate+0x3e4>)
 80067de:	ed93 7a00 	vldr	s14, [r3]
 80067e2:	4b5e      	ldr	r3, [pc, #376]	@ (800695c <madgwickUpdate+0x3e4>)
 80067e4:	edd3 7a00 	vldr	s15, [r3]
 80067e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ec:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		q1q1 = q1 * q1;
 80067f0:	4b57      	ldr	r3, [pc, #348]	@ (8006950 <madgwickUpdate+0x3d8>)
 80067f2:	ed93 7a00 	vldr	s14, [r3]
 80067f6:	4b56      	ldr	r3, [pc, #344]	@ (8006950 <madgwickUpdate+0x3d8>)
 80067f8:	edd3 7a00 	vldr	s15, [r3]
 80067fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006800:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		q2q2 = q2 * q2;
 8006804:	4b53      	ldr	r3, [pc, #332]	@ (8006954 <madgwickUpdate+0x3dc>)
 8006806:	ed93 7a00 	vldr	s14, [r3]
 800680a:	4b52      	ldr	r3, [pc, #328]	@ (8006954 <madgwickUpdate+0x3dc>)
 800680c:	edd3 7a00 	vldr	s15, [r3]
 8006810:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006814:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		q3q3 = q3 * q3;
 8006818:	4b4f      	ldr	r3, [pc, #316]	@ (8006958 <madgwickUpdate+0x3e0>)
 800681a:	ed93 7a00 	vldr	s14, [r3]
 800681e:	4b4e      	ldr	r3, [pc, #312]	@ (8006958 <madgwickUpdate+0x3e0>)
 8006820:	edd3 7a00 	vldr	s15, [r3]
 8006824:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006828:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 800682c:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8006830:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006834:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006838:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 800683c:	edd7 7a02 	vldr	s15, [r7, #8]
 8006840:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006844:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006848:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 800684c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8006850:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006854:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006858:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 800685c:	edd7 7a01 	vldr	s15, [r7, #4]
 8006860:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006864:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006868:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800686c:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8006870:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8006874:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006878:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 800687c:	edd7 7a02 	vldr	s15, [r7, #8]
 8006880:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006884:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006888:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800688c:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8006890:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006894:	4b2e      	ldr	r3, [pc, #184]	@ (8006950 <madgwickUpdate+0x3d8>)
 8006896:	edd3 7a00 	vldr	s15, [r3]
 800689a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800689e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80068a2:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 80068a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80068aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80068b2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80068b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80068ba:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80068be:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80068c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80068ca:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80068ce:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80068d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80068da:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80068de:	edd7 7a00 	vldr	s15, [r7]
 80068e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80068ea:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80068ee:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80068f2:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80068f6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80068fa:	4b16      	ldr	r3, [pc, #88]	@ (8006954 <madgwickUpdate+0x3dc>)
 80068fc:	edd3 7a00 	vldr	s15, [r3]
 8006900:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006904:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8006908:	edd7 7a02 	vldr	s15, [r7, #8]
 800690c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006910:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006914:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8006918:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800691c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006920:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006924:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8006928:	edd7 7a01 	vldr	s15, [r7, #4]
 800692c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006930:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006934:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8006938:	ee37 7a67 	vsub.f32	s14, s14, s15
 800693c:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8006940:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8006944:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006948:	e00a      	b.n	8006960 <madgwickUpdate+0x3e8>
 800694a:	bf00      	nop
 800694c:	3c8efa39 	.word	0x3c8efa39
 8006950:	20002c10 	.word	0x20002c10
 8006954:	20002c14 	.word	0x20002c14
 8006958:	20002c18 	.word	0x20002c18
 800695c:	20002c0c 	.word	0x20002c0c
 8006960:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006964:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8006968:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800696c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006970:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006974:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8006978:	edd7 7a00 	vldr	s15, [r7]
 800697c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006980:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006984:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8006988:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800698c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8006990:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006994:	4b95      	ldr	r3, [pc, #596]	@ (8006bec <madgwickUpdate+0x674>)
 8006996:	edd3 7a00 	vldr	s15, [r3]
 800699a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800699e:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 80069a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80069a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80069aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80069ae:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80069b2:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80069b6:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80069ba:	4b8c      	ldr	r3, [pc, #560]	@ (8006bec <madgwickUpdate+0x674>)
 80069bc:	edd3 7a00 	vldr	s15, [r3]
 80069c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80069c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80069c8:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80069cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80069d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80069d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069d8:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80069dc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80069e0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80069e4:	edd7 7a08 	vldr	s15, [r7, #32]
 80069e8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80069ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80069f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80069f4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80069f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80069fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8006a00:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006a04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a08:	eeb0 0a67 	vmov.f32	s0, s15
 8006a0c:	f000 f95e 	bl	8006ccc <invSqrt>
 8006a10:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		s0 *= recipNorm;
 8006a14:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8006a18:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8006a1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a20:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 *= recipNorm;
 8006a24:	ed97 7a08 	vldr	s14, [r7, #32]
 8006a28:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8006a2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a30:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 8006a34:	ed97 7a07 	vldr	s14, [r7, #28]
 8006a38:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8006a3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a40:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 8006a44:	ed97 7a06 	vldr	s14, [r7, #24]
 8006a48:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8006a4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a50:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 8006a54:	4b66      	ldr	r3, [pc, #408]	@ (8006bf0 <madgwickUpdate+0x678>)
 8006a56:	ed93 7a00 	vldr	s14, [r3]
 8006a5a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8006a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a62:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8006a66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a6a:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		qDot2 -= beta * s1;
 8006a6e:	4b60      	ldr	r3, [pc, #384]	@ (8006bf0 <madgwickUpdate+0x678>)
 8006a70:	ed93 7a00 	vldr	s14, [r3]
 8006a74:	edd7 7a08 	vldr	s15, [r7, #32]
 8006a78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a7c:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8006a80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a84:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		qDot3 -= beta * s2;
 8006a88:	4b59      	ldr	r3, [pc, #356]	@ (8006bf0 <madgwickUpdate+0x678>)
 8006a8a:	ed93 7a00 	vldr	s14, [r3]
 8006a8e:	edd7 7a07 	vldr	s15, [r7, #28]
 8006a92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a96:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8006a9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a9e:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		qDot4 -= beta * s3;
 8006aa2:	4b53      	ldr	r3, [pc, #332]	@ (8006bf0 <madgwickUpdate+0x678>)
 8006aa4:	ed93 7a00 	vldr	s14, [r3]
 8006aa8:	edd7 7a06 	vldr	s15, [r7, #24]
 8006aac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ab0:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8006ab4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ab8:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * invSampleFreq;
 8006abc:	4b4d      	ldr	r3, [pc, #308]	@ (8006bf4 <madgwickUpdate+0x67c>)
 8006abe:	ed93 7a00 	vldr	s14, [r3]
 8006ac2:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8006ac6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006aca:	4b4b      	ldr	r3, [pc, #300]	@ (8006bf8 <madgwickUpdate+0x680>)
 8006acc:	edd3 7a00 	vldr	s15, [r3]
 8006ad0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ad4:	4b48      	ldr	r3, [pc, #288]	@ (8006bf8 <madgwickUpdate+0x680>)
 8006ad6:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * invSampleFreq;
 8006ada:	4b46      	ldr	r3, [pc, #280]	@ (8006bf4 <madgwickUpdate+0x67c>)
 8006adc:	ed93 7a00 	vldr	s14, [r3]
 8006ae0:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8006ae4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006ae8:	4b44      	ldr	r3, [pc, #272]	@ (8006bfc <madgwickUpdate+0x684>)
 8006aea:	edd3 7a00 	vldr	s15, [r3]
 8006aee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006af2:	4b42      	ldr	r3, [pc, #264]	@ (8006bfc <madgwickUpdate+0x684>)
 8006af4:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * invSampleFreq;
 8006af8:	4b3e      	ldr	r3, [pc, #248]	@ (8006bf4 <madgwickUpdate+0x67c>)
 8006afa:	ed93 7a00 	vldr	s14, [r3]
 8006afe:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8006b02:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b06:	4b3e      	ldr	r3, [pc, #248]	@ (8006c00 <madgwickUpdate+0x688>)
 8006b08:	edd3 7a00 	vldr	s15, [r3]
 8006b0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b10:	4b3b      	ldr	r3, [pc, #236]	@ (8006c00 <madgwickUpdate+0x688>)
 8006b12:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * invSampleFreq;
 8006b16:	4b37      	ldr	r3, [pc, #220]	@ (8006bf4 <madgwickUpdate+0x67c>)
 8006b18:	ed93 7a00 	vldr	s14, [r3]
 8006b1c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8006b20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b24:	4b31      	ldr	r3, [pc, #196]	@ (8006bec <madgwickUpdate+0x674>)
 8006b26:	edd3 7a00 	vldr	s15, [r3]
 8006b2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b2e:	4b2f      	ldr	r3, [pc, #188]	@ (8006bec <madgwickUpdate+0x674>)
 8006b30:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8006b34:	4b30      	ldr	r3, [pc, #192]	@ (8006bf8 <madgwickUpdate+0x680>)
 8006b36:	ed93 7a00 	vldr	s14, [r3]
 8006b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8006bf8 <madgwickUpdate+0x680>)
 8006b3c:	edd3 7a00 	vldr	s15, [r3]
 8006b40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b44:	4b2d      	ldr	r3, [pc, #180]	@ (8006bfc <madgwickUpdate+0x684>)
 8006b46:	edd3 6a00 	vldr	s13, [r3]
 8006b4a:	4b2c      	ldr	r3, [pc, #176]	@ (8006bfc <madgwickUpdate+0x684>)
 8006b4c:	edd3 7a00 	vldr	s15, [r3]
 8006b50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006b54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006b58:	4b29      	ldr	r3, [pc, #164]	@ (8006c00 <madgwickUpdate+0x688>)
 8006b5a:	edd3 6a00 	vldr	s13, [r3]
 8006b5e:	4b28      	ldr	r3, [pc, #160]	@ (8006c00 <madgwickUpdate+0x688>)
 8006b60:	edd3 7a00 	vldr	s15, [r3]
 8006b64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006b68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006b6c:	4b1f      	ldr	r3, [pc, #124]	@ (8006bec <madgwickUpdate+0x674>)
 8006b6e:	edd3 6a00 	vldr	s13, [r3]
 8006b72:	4b1e      	ldr	r3, [pc, #120]	@ (8006bec <madgwickUpdate+0x674>)
 8006b74:	edd3 7a00 	vldr	s15, [r3]
 8006b78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006b7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b80:	eeb0 0a67 	vmov.f32	s0, s15
 8006b84:	f000 f8a2 	bl	8006ccc <invSqrt>
 8006b88:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
	q0 *= recipNorm;
 8006b8c:	4b1a      	ldr	r3, [pc, #104]	@ (8006bf8 <madgwickUpdate+0x680>)
 8006b8e:	ed93 7a00 	vldr	s14, [r3]
 8006b92:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8006b96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b9a:	4b17      	ldr	r3, [pc, #92]	@ (8006bf8 <madgwickUpdate+0x680>)
 8006b9c:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8006ba0:	4b16      	ldr	r3, [pc, #88]	@ (8006bfc <madgwickUpdate+0x684>)
 8006ba2:	ed93 7a00 	vldr	s14, [r3]
 8006ba6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8006baa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bae:	4b13      	ldr	r3, [pc, #76]	@ (8006bfc <madgwickUpdate+0x684>)
 8006bb0:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8006bb4:	4b12      	ldr	r3, [pc, #72]	@ (8006c00 <madgwickUpdate+0x688>)
 8006bb6:	ed93 7a00 	vldr	s14, [r3]
 8006bba:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8006bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bc2:	4b0f      	ldr	r3, [pc, #60]	@ (8006c00 <madgwickUpdate+0x688>)
 8006bc4:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8006bc8:	4b08      	ldr	r3, [pc, #32]	@ (8006bec <madgwickUpdate+0x674>)
 8006bca:	ed93 7a00 	vldr	s14, [r3]
 8006bce:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8006bd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bd6:	4b05      	ldr	r3, [pc, #20]	@ (8006bec <madgwickUpdate+0x674>)
 8006bd8:	edc3 7a00 	vstr	s15, [r3]
	anglesComputed = 0;
 8006bdc:	4b09      	ldr	r3, [pc, #36]	@ (8006c04 <madgwickUpdate+0x68c>)
 8006bde:	2200      	movs	r2, #0
 8006be0:	701a      	strb	r2, [r3, #0]
}
 8006be2:	bf00      	nop
 8006be4:	3770      	adds	r7, #112	@ 0x70
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}
 8006bea:	bf00      	nop
 8006bec:	20002c18 	.word	0x20002c18
 8006bf0:	20002bf4 	.word	0x20002bf4
 8006bf4:	20002c08 	.word	0x20002c08
 8006bf8:	20002c0c 	.word	0x20002c0c
 8006bfc:	20002c10 	.word	0x20002c10
 8006c00:	20002c14 	.word	0x20002c14
 8006c04:	20002c04 	.word	0x20002c04

08006c08 <madgwickGetInfo>:

bool madgwickGetInfo(madgwick_info_t *p_info)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b082      	sub	sp, #8
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
  if (!anglesComputed)
 8006c10:	4b24      	ldr	r3, [pc, #144]	@ (8006ca4 <madgwickGetInfo+0x9c>)
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d101      	bne.n	8006c1c <madgwickGetInfo+0x14>
    computeAngles();
 8006c18:	f000 f8a8 	bl	8006d6c <computeAngles>

  p_info->deg_roll  = roll * 57.29578f;
 8006c1c:	4b22      	ldr	r3, [pc, #136]	@ (8006ca8 <madgwickGetInfo+0xa0>)
 8006c1e:	edd3 7a00 	vldr	s15, [r3]
 8006c22:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8006cac <madgwickGetInfo+0xa4>
 8006c26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	edc3 7a04 	vstr	s15, [r3, #16]
  p_info->deg_pitch = pitch * 57.29578f;
 8006c30:	4b1f      	ldr	r3, [pc, #124]	@ (8006cb0 <madgwickGetInfo+0xa8>)
 8006c32:	edd3 7a00 	vldr	s15, [r3]
 8006c36:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8006cac <madgwickGetInfo+0xa4>
 8006c3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	edc3 7a05 	vstr	s15, [r3, #20]
  p_info->deg_yaw   = yaw * 57.29578f + 180.0f;
 8006c44:	4b1b      	ldr	r3, [pc, #108]	@ (8006cb4 <madgwickGetInfo+0xac>)
 8006c46:	edd3 7a00 	vldr	s15, [r3]
 8006c4a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8006cac <madgwickGetInfo+0xa4>
 8006c4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006c52:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8006cb8 <madgwickGetInfo+0xb0>
 8006c56:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	edc3 7a06 	vstr	s15, [r3, #24]

  p_info->rad_roll  = roll;
 8006c60:	4b11      	ldr	r3, [pc, #68]	@ (8006ca8 <madgwickGetInfo+0xa0>)
 8006c62:	681a      	ldr	r2, [r3, #0]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	61da      	str	r2, [r3, #28]
  p_info->rad_pitch = pitch;
 8006c68:	4b11      	ldr	r3, [pc, #68]	@ (8006cb0 <madgwickGetInfo+0xa8>)
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	621a      	str	r2, [r3, #32]
  p_info->rad_yaw   = pitch;
 8006c70:	4b0f      	ldr	r3, [pc, #60]	@ (8006cb0 <madgwickGetInfo+0xa8>)
 8006c72:	681a      	ldr	r2, [r3, #0]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	625a      	str	r2, [r3, #36]	@ 0x24

  p_info->quat[0] = q0;
 8006c78:	4b10      	ldr	r3, [pc, #64]	@ (8006cbc <madgwickGetInfo+0xb4>)
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	601a      	str	r2, [r3, #0]
  p_info->quat[1] = q1;
 8006c80:	4b0f      	ldr	r3, [pc, #60]	@ (8006cc0 <madgwickGetInfo+0xb8>)
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	605a      	str	r2, [r3, #4]
  p_info->quat[2] = q2;
 8006c88:	4b0e      	ldr	r3, [pc, #56]	@ (8006cc4 <madgwickGetInfo+0xbc>)
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	609a      	str	r2, [r3, #8]
  p_info->quat[3] = q3;
 8006c90:	4b0d      	ldr	r3, [pc, #52]	@ (8006cc8 <madgwickGetInfo+0xc0>)
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	60da      	str	r2, [r3, #12]

  return true;
 8006c98:	2301      	movs	r3, #1
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3708      	adds	r7, #8
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}
 8006ca2:	bf00      	nop
 8006ca4:	20002c04 	.word	0x20002c04
 8006ca8:	20002bf8 	.word	0x20002bf8
 8006cac:	42652ee1 	.word	0x42652ee1
 8006cb0:	20002bfc 	.word	0x20002bfc
 8006cb4:	20002c00 	.word	0x20002c00
 8006cb8:	43340000 	.word	0x43340000
 8006cbc:	20002c0c 	.word	0x20002c0c
 8006cc0:	20002c10 	.word	0x20002c10
 8006cc4:	20002c14 	.word	0x20002c14
 8006cc8:	20002c18 	.word	0x20002c18

08006ccc <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) 
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b087      	sub	sp, #28
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	ed87 0a01 	vstr	s0, [r7, #4]
  float halfx = 0.5f * x;
 8006cd6:	edd7 7a01 	vldr	s15, [r7, #4]
 8006cda:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006cde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006ce2:	edc7 7a05 	vstr	s15, [r7, #20]
  float y     = x;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	613b      	str	r3, [r7, #16]
  long  i     = *(long *)&y;
 8006cea:	f107 0310 	add.w	r3, r7, #16
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	60fb      	str	r3, [r7, #12]
  i           = 0x5f3759df - (i >> 1);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	105a      	asrs	r2, r3, #1
 8006cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8006d68 <invSqrt+0x9c>)
 8006cf8:	1a9b      	subs	r3, r3, r2
 8006cfa:	60fb      	str	r3, [r7, #12]
  y           = *(float *)&i;
 8006cfc:	f107 030c 	add.w	r3, r7, #12
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	613b      	str	r3, [r7, #16]
  y           = y * (1.5f - (halfx * y * y));
 8006d04:	ed97 7a04 	vldr	s14, [r7, #16]
 8006d08:	edd7 7a05 	vldr	s15, [r7, #20]
 8006d0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006d10:	edd7 7a04 	vldr	s15, [r7, #16]
 8006d14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d18:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8006d1c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006d20:	edd7 7a04 	vldr	s15, [r7, #16]
 8006d24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d28:	edc7 7a04 	vstr	s15, [r7, #16]
  y           = y * (1.5f - (halfx * y * y));
 8006d2c:	ed97 7a04 	vldr	s14, [r7, #16]
 8006d30:	edd7 7a05 	vldr	s15, [r7, #20]
 8006d34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006d38:	edd7 7a04 	vldr	s15, [r7, #16]
 8006d3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d40:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8006d44:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006d48:	edd7 7a04 	vldr	s15, [r7, #16]
 8006d4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d50:	edc7 7a04 	vstr	s15, [r7, #16]
  return y;
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	ee07 3a90 	vmov	s15, r3
}
 8006d5a:	eeb0 0a67 	vmov.f32	s0, s15
 8006d5e:	371c      	adds	r7, #28
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr
 8006d68:	5f3759df 	.word	0x5f3759df

08006d6c <computeAngles>:

void computeAngles(void)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	af00      	add	r7, sp, #0
  roll           = atan2f(q0 * q1 + q2 * q3, 0.5f - q1 * q1 - q2 * q2);
 8006d70:	4b44      	ldr	r3, [pc, #272]	@ (8006e84 <computeAngles+0x118>)
 8006d72:	ed93 7a00 	vldr	s14, [r3]
 8006d76:	4b44      	ldr	r3, [pc, #272]	@ (8006e88 <computeAngles+0x11c>)
 8006d78:	edd3 7a00 	vldr	s15, [r3]
 8006d7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006d80:	4b42      	ldr	r3, [pc, #264]	@ (8006e8c <computeAngles+0x120>)
 8006d82:	edd3 6a00 	vldr	s13, [r3]
 8006d86:	4b42      	ldr	r3, [pc, #264]	@ (8006e90 <computeAngles+0x124>)
 8006d88:	edd3 7a00 	vldr	s15, [r3]
 8006d8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006d90:	ee37 6a27 	vadd.f32	s12, s14, s15
 8006d94:	4b3c      	ldr	r3, [pc, #240]	@ (8006e88 <computeAngles+0x11c>)
 8006d96:	ed93 7a00 	vldr	s14, [r3]
 8006d9a:	4b3b      	ldr	r3, [pc, #236]	@ (8006e88 <computeAngles+0x11c>)
 8006d9c:	edd3 7a00 	vldr	s15, [r3]
 8006da0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006da4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006da8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006dac:	4b37      	ldr	r3, [pc, #220]	@ (8006e8c <computeAngles+0x120>)
 8006dae:	edd3 6a00 	vldr	s13, [r3]
 8006db2:	4b36      	ldr	r3, [pc, #216]	@ (8006e8c <computeAngles+0x120>)
 8006db4:	edd3 7a00 	vldr	s15, [r3]
 8006db8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006dbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006dc0:	eef0 0a67 	vmov.f32	s1, s15
 8006dc4:	eeb0 0a46 	vmov.f32	s0, s12
 8006dc8:	f00a fa66 	bl	8011298 <atan2f>
 8006dcc:	eef0 7a40 	vmov.f32	s15, s0
 8006dd0:	4b30      	ldr	r3, [pc, #192]	@ (8006e94 <computeAngles+0x128>)
 8006dd2:	edc3 7a00 	vstr	s15, [r3]
  pitch          = asinf(-2.0f * (q1 * q3 - q0 * q2));
 8006dd6:	4b2c      	ldr	r3, [pc, #176]	@ (8006e88 <computeAngles+0x11c>)
 8006dd8:	ed93 7a00 	vldr	s14, [r3]
 8006ddc:	4b2c      	ldr	r3, [pc, #176]	@ (8006e90 <computeAngles+0x124>)
 8006dde:	edd3 7a00 	vldr	s15, [r3]
 8006de2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006de6:	4b27      	ldr	r3, [pc, #156]	@ (8006e84 <computeAngles+0x118>)
 8006de8:	edd3 6a00 	vldr	s13, [r3]
 8006dec:	4b27      	ldr	r3, [pc, #156]	@ (8006e8c <computeAngles+0x120>)
 8006dee:	edd3 7a00 	vldr	s15, [r3]
 8006df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006df6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006dfa:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8006dfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006e02:	eeb0 0a67 	vmov.f32	s0, s15
 8006e06:	f00a fa1b 	bl	8011240 <asinf>
 8006e0a:	eef0 7a40 	vmov.f32	s15, s0
 8006e0e:	4b22      	ldr	r3, [pc, #136]	@ (8006e98 <computeAngles+0x12c>)
 8006e10:	edc3 7a00 	vstr	s15, [r3]
  yaw            = atan2f(q1 * q2 + q0 * q3, 0.5f - q2 * q2 - q3 * q3);
 8006e14:	4b1c      	ldr	r3, [pc, #112]	@ (8006e88 <computeAngles+0x11c>)
 8006e16:	ed93 7a00 	vldr	s14, [r3]
 8006e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8006e8c <computeAngles+0x120>)
 8006e1c:	edd3 7a00 	vldr	s15, [r3]
 8006e20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006e24:	4b17      	ldr	r3, [pc, #92]	@ (8006e84 <computeAngles+0x118>)
 8006e26:	edd3 6a00 	vldr	s13, [r3]
 8006e2a:	4b19      	ldr	r3, [pc, #100]	@ (8006e90 <computeAngles+0x124>)
 8006e2c:	edd3 7a00 	vldr	s15, [r3]
 8006e30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006e34:	ee37 6a27 	vadd.f32	s12, s14, s15
 8006e38:	4b14      	ldr	r3, [pc, #80]	@ (8006e8c <computeAngles+0x120>)
 8006e3a:	ed93 7a00 	vldr	s14, [r3]
 8006e3e:	4b13      	ldr	r3, [pc, #76]	@ (8006e8c <computeAngles+0x120>)
 8006e40:	edd3 7a00 	vldr	s15, [r3]
 8006e44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e48:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006e4c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006e50:	4b0f      	ldr	r3, [pc, #60]	@ (8006e90 <computeAngles+0x124>)
 8006e52:	edd3 6a00 	vldr	s13, [r3]
 8006e56:	4b0e      	ldr	r3, [pc, #56]	@ (8006e90 <computeAngles+0x124>)
 8006e58:	edd3 7a00 	vldr	s15, [r3]
 8006e5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006e60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006e64:	eef0 0a67 	vmov.f32	s1, s15
 8006e68:	eeb0 0a46 	vmov.f32	s0, s12
 8006e6c:	f00a fa14 	bl	8011298 <atan2f>
 8006e70:	eef0 7a40 	vmov.f32	s15, s0
 8006e74:	4b09      	ldr	r3, [pc, #36]	@ (8006e9c <computeAngles+0x130>)
 8006e76:	edc3 7a00 	vstr	s15, [r3]
  anglesComputed = 1;
 8006e7a:	4b09      	ldr	r3, [pc, #36]	@ (8006ea0 <computeAngles+0x134>)
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	701a      	strb	r2, [r3, #0]
 8006e80:	bf00      	nop
 8006e82:	bd80      	pop	{r7, pc}
 8006e84:	20002c0c 	.word	0x20002c0c
 8006e88:	20002c10 	.word	0x20002c10
 8006e8c:	20002c14 	.word	0x20002c14
 8006e90:	20002c18 	.word	0x20002c18
 8006e94:	20002bf8 	.word	0x20002bf8
 8006e98:	20002bfc 	.word	0x20002bfc
 8006e9c:	20002c00 	.word	0x20002c00
 8006ea0:	20002c04 	.word	0x20002c04

08006ea4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b083      	sub	sp, #12
 8006ea8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8006eaa:	4b0f      	ldr	r3, [pc, #60]	@ (8006ee8 <MX_DMA_Init+0x44>)
 8006eac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006eae:	4a0e      	ldr	r2, [pc, #56]	@ (8006ee8 <MX_DMA_Init+0x44>)
 8006eb0:	f043 0304 	orr.w	r3, r3, #4
 8006eb4:	6493      	str	r3, [r2, #72]	@ 0x48
 8006eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8006ee8 <MX_DMA_Init+0x44>)
 8006eb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006eba:	f003 0304 	and.w	r3, r3, #4
 8006ebe:	607b      	str	r3, [r7, #4]
 8006ec0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006ec2:	4b09      	ldr	r3, [pc, #36]	@ (8006ee8 <MX_DMA_Init+0x44>)
 8006ec4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ec6:	4a08      	ldr	r2, [pc, #32]	@ (8006ee8 <MX_DMA_Init+0x44>)
 8006ec8:	f043 0301 	orr.w	r3, r3, #1
 8006ecc:	6493      	str	r3, [r2, #72]	@ 0x48
 8006ece:	4b06      	ldr	r3, [pc, #24]	@ (8006ee8 <MX_DMA_Init+0x44>)
 8006ed0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ed2:	f003 0301 	and.w	r3, r3, #1
 8006ed6:	603b      	str	r3, [r7, #0]
 8006ed8:	683b      	ldr	r3, [r7, #0]

}
 8006eda:	bf00      	nop
 8006edc:	370c      	adds	r7, #12
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr
 8006ee6:	bf00      	nop
 8006ee8:	40021000 	.word	0x40021000

08006eec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b088      	sub	sp, #32
 8006ef0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ef2:	f107 030c 	add.w	r3, r7, #12
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	601a      	str	r2, [r3, #0]
 8006efa:	605a      	str	r2, [r3, #4]
 8006efc:	609a      	str	r2, [r3, #8]
 8006efe:	60da      	str	r2, [r3, #12]
 8006f00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8006f02:	4b50      	ldr	r3, [pc, #320]	@ (8007044 <MX_GPIO_Init+0x158>)
 8006f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f06:	4a4f      	ldr	r2, [pc, #316]	@ (8007044 <MX_GPIO_Init+0x158>)
 8006f08:	f043 0320 	orr.w	r3, r3, #32
 8006f0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006f0e:	4b4d      	ldr	r3, [pc, #308]	@ (8007044 <MX_GPIO_Init+0x158>)
 8006f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f12:	f003 0320 	and.w	r3, r3, #32
 8006f16:	60bb      	str	r3, [r7, #8]
 8006f18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f1a:	4b4a      	ldr	r3, [pc, #296]	@ (8007044 <MX_GPIO_Init+0x158>)
 8006f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f1e:	4a49      	ldr	r2, [pc, #292]	@ (8007044 <MX_GPIO_Init+0x158>)
 8006f20:	f043 0301 	orr.w	r3, r3, #1
 8006f24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006f26:	4b47      	ldr	r3, [pc, #284]	@ (8007044 <MX_GPIO_Init+0x158>)
 8006f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f2a:	f003 0301 	and.w	r3, r3, #1
 8006f2e:	607b      	str	r3, [r7, #4]
 8006f30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006f32:	4b44      	ldr	r3, [pc, #272]	@ (8007044 <MX_GPIO_Init+0x158>)
 8006f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f36:	4a43      	ldr	r2, [pc, #268]	@ (8007044 <MX_GPIO_Init+0x158>)
 8006f38:	f043 0302 	orr.w	r3, r3, #2
 8006f3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006f3e:	4b41      	ldr	r3, [pc, #260]	@ (8007044 <MX_GPIO_Init+0x158>)
 8006f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f42:	f003 0302 	and.w	r3, r3, #2
 8006f46:	603b      	str	r3, [r7, #0]
 8006f48:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MT_L_IN_1_Pin|MT_L_IN_2_Pin|MT_R_IN_1_Pin|MT_R_IN_2_Pin, GPIO_PIN_RESET);
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f641 4104 	movw	r1, #7172	@ 0x1c04
 8006f50:	483d      	ldr	r0, [pc, #244]	@ (8007048 <MX_GPIO_Init+0x15c>)
 8006f52:	f001 fd65 	bl	8008a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8006f56:	2201      	movs	r2, #1
 8006f58:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006f5c:	483a      	ldr	r0, [pc, #232]	@ (8007048 <MX_GPIO_Init+0x15c>)
 8006f5e:	f001 fd5f 	bl	8008a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8006f62:	2200      	movs	r2, #0
 8006f64:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006f68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006f6c:	f001 fd58 	bl	8008a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IMU_INT1_Pin */
  GPIO_InitStruct.Pin = IMU_INT1_Pin;
 8006f70:	2301      	movs	r3, #1
 8006f72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006f74:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8006f78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 8006f7e:	f107 030c 	add.w	r3, r7, #12
 8006f82:	4619      	mov	r1, r3
 8006f84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006f88:	f001 face 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : IMU_INT2_Pin SW_Pin */
  GPIO_InitStruct.Pin = IMU_INT2_Pin|SW_Pin;
 8006f8c:	2312      	movs	r3, #18
 8006f8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006f90:	2300      	movs	r3, #0
 8006f92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f94:	2300      	movs	r3, #0
 8006f96:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f98:	f107 030c 	add.w	r3, r7, #12
 8006f9c:	4619      	mov	r1, r3
 8006f9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006fa2:	f001 fac1 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_ENC1_Pin L_ENC2_Pin */
  GPIO_InitStruct.Pin = L_ENC1_Pin|L_ENC2_Pin;
 8006fa6:	2360      	movs	r3, #96	@ 0x60
 8006fa8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8006faa:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8006fae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fb4:	f107 030c 	add.w	r3, r7, #12
 8006fb8:	4619      	mov	r1, r3
 8006fba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006fbe:	f001 fab3 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : MT_L_IN_1_Pin MT_L_IN_2_Pin MT_R_IN_1_Pin MT_R_IN_2_Pin
                           LED_Pin */
  GPIO_InitStruct.Pin = MT_L_IN_1_Pin|MT_L_IN_2_Pin|MT_R_IN_1_Pin|MT_R_IN_2_Pin
 8006fc2:	f649 4304 	movw	r3, #39940	@ 0x9c04
 8006fc6:	60fb      	str	r3, [r7, #12]
                          |LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006fd4:	f107 030c 	add.w	r3, r7, #12
 8006fd8:	4619      	mov	r1, r3
 8006fda:	481b      	ldr	r0, [pc, #108]	@ (8007048 <MX_GPIO_Init+0x15c>)
 8006fdc:	f001 faa4 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : R_ENC1_Pin R_ENC2_Pin */
  GPIO_InitStruct.Pin = R_ENC1_Pin|R_ENC2_Pin;
 8006fe0:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8006fe4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8006fe6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8006fea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fec:	2300      	movs	r3, #0
 8006fee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ff0:	f107 030c 	add.w	r3, r7, #12
 8006ff4:	4619      	mov	r1, r3
 8006ff6:	4814      	ldr	r0, [pc, #80]	@ (8007048 <MX_GPIO_Init+0x15c>)
 8006ff8:	f001 fa96 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8006ffc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007000:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007002:	2301      	movs	r3, #1
 8007004:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007006:	2300      	movs	r3, #0
 8007008:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800700a:	2300      	movs	r3, #0
 800700c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800700e:	f107 030c 	add.w	r3, r7, #12
 8007012:	4619      	mov	r1, r3
 8007014:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007018:	f001 fa86 	bl	8008528 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800701c:	2200      	movs	r2, #0
 800701e:	2100      	movs	r1, #0
 8007020:	2017      	movs	r0, #23
 8007022:	f000 fff2 	bl	800800a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8007026:	2017      	movs	r0, #23
 8007028:	f001 f809 	bl	800803e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800702c:	2200      	movs	r2, #0
 800702e:	2100      	movs	r1, #0
 8007030:	2028      	movs	r0, #40	@ 0x28
 8007032:	f000 ffea 	bl	800800a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8007036:	2028      	movs	r0, #40	@ 0x28
 8007038:	f001 f801 	bl	800803e <HAL_NVIC_EnableIRQ>

}
 800703c:	bf00      	nop
 800703e:	3720      	adds	r7, #32
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}
 8007044:	40021000 	.word	0x40021000
 8007048:	48000400 	.word	0x48000400

0800704c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8007050:	4b1b      	ldr	r3, [pc, #108]	@ (80070c0 <MX_I2C2_Init+0x74>)
 8007052:	4a1c      	ldr	r2, [pc, #112]	@ (80070c4 <MX_I2C2_Init+0x78>)
 8007054:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30D29DE4;
 8007056:	4b1a      	ldr	r3, [pc, #104]	@ (80070c0 <MX_I2C2_Init+0x74>)
 8007058:	4a1b      	ldr	r2, [pc, #108]	@ (80070c8 <MX_I2C2_Init+0x7c>)
 800705a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800705c:	4b18      	ldr	r3, [pc, #96]	@ (80070c0 <MX_I2C2_Init+0x74>)
 800705e:	2200      	movs	r2, #0
 8007060:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007062:	4b17      	ldr	r3, [pc, #92]	@ (80070c0 <MX_I2C2_Init+0x74>)
 8007064:	2201      	movs	r2, #1
 8007066:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007068:	4b15      	ldr	r3, [pc, #84]	@ (80070c0 <MX_I2C2_Init+0x74>)
 800706a:	2200      	movs	r2, #0
 800706c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800706e:	4b14      	ldr	r3, [pc, #80]	@ (80070c0 <MX_I2C2_Init+0x74>)
 8007070:	2200      	movs	r2, #0
 8007072:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8007074:	4b12      	ldr	r3, [pc, #72]	@ (80070c0 <MX_I2C2_Init+0x74>)
 8007076:	2200      	movs	r2, #0
 8007078:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800707a:	4b11      	ldr	r3, [pc, #68]	@ (80070c0 <MX_I2C2_Init+0x74>)
 800707c:	2200      	movs	r2, #0
 800707e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007080:	4b0f      	ldr	r3, [pc, #60]	@ (80070c0 <MX_I2C2_Init+0x74>)
 8007082:	2200      	movs	r2, #0
 8007084:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8007086:	480e      	ldr	r0, [pc, #56]	@ (80070c0 <MX_I2C2_Init+0x74>)
 8007088:	f001 fd14 	bl	8008ab4 <HAL_I2C_Init>
 800708c:	4603      	mov	r3, r0
 800708e:	2b00      	cmp	r3, #0
 8007090:	d001      	beq.n	8007096 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8007092:	f000 f900 	bl	8007296 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8007096:	2100      	movs	r1, #0
 8007098:	4809      	ldr	r0, [pc, #36]	@ (80070c0 <MX_I2C2_Init+0x74>)
 800709a:	f002 fbb1 	bl	8009800 <HAL_I2CEx_ConfigAnalogFilter>
 800709e:	4603      	mov	r3, r0
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d001      	beq.n	80070a8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80070a4:	f000 f8f7 	bl	8007296 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80070a8:	2100      	movs	r1, #0
 80070aa:	4805      	ldr	r0, [pc, #20]	@ (80070c0 <MX_I2C2_Init+0x74>)
 80070ac:	f002 fbf3 	bl	8009896 <HAL_I2CEx_ConfigDigitalFilter>
 80070b0:	4603      	mov	r3, r0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d001      	beq.n	80070ba <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80070b6:	f000 f8ee 	bl	8007296 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80070ba:	bf00      	nop
 80070bc:	bd80      	pop	{r7, pc}
 80070be:	bf00      	nop
 80070c0:	20002c1c 	.word	0x20002c1c
 80070c4:	40005800 	.word	0x40005800
 80070c8:	30d29de4 	.word	0x30d29de4

080070cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b09a      	sub	sp, #104	@ 0x68
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070d4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80070d8:	2200      	movs	r2, #0
 80070da:	601a      	str	r2, [r3, #0]
 80070dc:	605a      	str	r2, [r3, #4]
 80070de:	609a      	str	r2, [r3, #8]
 80070e0:	60da      	str	r2, [r3, #12]
 80070e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80070e4:	f107 0310 	add.w	r3, r7, #16
 80070e8:	2244      	movs	r2, #68	@ 0x44
 80070ea:	2100      	movs	r1, #0
 80070ec:	4618      	mov	r0, r3
 80070ee:	f007 fb4f 	bl	800e790 <memset>
  if(i2cHandle->Instance==I2C2)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a1f      	ldr	r2, [pc, #124]	@ (8007174 <HAL_I2C_MspInit+0xa8>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d137      	bne.n	800716c <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80070fc:	2380      	movs	r3, #128	@ 0x80
 80070fe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8007100:	2300      	movs	r3, #0
 8007102:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007104:	f107 0310 	add.w	r3, r7, #16
 8007108:	4618      	mov	r0, r3
 800710a:	f003 f9f3 	bl	800a4f4 <HAL_RCCEx_PeriphCLKConfig>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d001      	beq.n	8007118 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8007114:	f000 f8bf 	bl	8007296 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007118:	4b17      	ldr	r3, [pc, #92]	@ (8007178 <HAL_I2C_MspInit+0xac>)
 800711a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800711c:	4a16      	ldr	r2, [pc, #88]	@ (8007178 <HAL_I2C_MspInit+0xac>)
 800711e:	f043 0301 	orr.w	r3, r3, #1
 8007122:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007124:	4b14      	ldr	r3, [pc, #80]	@ (8007178 <HAL_I2C_MspInit+0xac>)
 8007126:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007128:	f003 0301 	and.w	r3, r3, #1
 800712c:	60fb      	str	r3, [r7, #12]
 800712e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8007130:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007134:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007136:	2312      	movs	r3, #18
 8007138:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800713a:	2300      	movs	r3, #0
 800713c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800713e:	2300      	movs	r3, #0
 8007140:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8007142:	2304      	movs	r3, #4
 8007144:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007146:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800714a:	4619      	mov	r1, r3
 800714c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007150:	f001 f9ea 	bl	8008528 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8007154:	4b08      	ldr	r3, [pc, #32]	@ (8007178 <HAL_I2C_MspInit+0xac>)
 8007156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007158:	4a07      	ldr	r2, [pc, #28]	@ (8007178 <HAL_I2C_MspInit+0xac>)
 800715a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800715e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007160:	4b05      	ldr	r3, [pc, #20]	@ (8007178 <HAL_I2C_MspInit+0xac>)
 8007162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007164:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007168:	60bb      	str	r3, [r7, #8]
 800716a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800716c:	bf00      	nop
 800716e:	3768      	adds	r7, #104	@ 0x68
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}
 8007174:	40005800 	.word	0x40005800
 8007178:	40021000 	.word	0x40021000

0800717c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b082      	sub	sp, #8
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C2)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a0c      	ldr	r2, [pc, #48]	@ (80071bc <HAL_I2C_MspDeInit+0x40>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d111      	bne.n	80071b2 <HAL_I2C_MspDeInit+0x36>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800718e:	4b0c      	ldr	r3, [pc, #48]	@ (80071c0 <HAL_I2C_MspDeInit+0x44>)
 8007190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007192:	4a0b      	ldr	r2, [pc, #44]	@ (80071c0 <HAL_I2C_MspDeInit+0x44>)
 8007194:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8007198:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 800719a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800719e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80071a2:	f001 fb43 	bl	800882c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9);
 80071a6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80071aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80071ae:	f001 fb3d 	bl	800882c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 80071b2:	bf00      	nop
 80071b4:	3708      	adds	r7, #8
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
 80071ba:	bf00      	nop
 80071bc:	40005800 	.word	0x40005800
 80071c0:	40021000 	.word	0x40021000

080071c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80071c8:	f000 fdb1 	bl	8007d2e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80071cc:	f000 f81a 	bl	8007204 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80071d0:	f7ff fe8c 	bl	8006eec <MX_GPIO_Init>
  MX_DMA_Init();
 80071d4:	f7ff fe66 	bl	8006ea4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80071d8:	f000 fbb8 	bl	800794c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80071dc:	f000 fc02 	bl	80079e4 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80071e0:	f000 fa8a 	bl	80076f8 <MX_TIM3_Init>
  MX_I2C2_Init();
 80071e4:	f7ff ff32 	bl	800704c <MX_I2C2_Init>
  MX_TIM1_Init();
 80071e8:	f000 fa32 	bl	8007650 <MX_TIM1_Init>
  MX_TIM17_Init();
 80071ec:	f000 fb06 	bl	80077fc <MX_TIM17_Init>
  MX_SPI3_Init();
 80071f0:	f000 f858 	bl	80072a4 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  hwInit();
 80071f4:	f7fa ffec 	bl	80021d0 <hwInit>
  apInit();
 80071f8:	f7f9 ff7c 	bl	80010f4 <apInit>
  apMain();
 80071fc:	f7f9 ff86 	bl	800110c <apMain>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8007200:	bf00      	nop
 8007202:	e7fd      	b.n	8007200 <main+0x3c>

08007204 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b094      	sub	sp, #80	@ 0x50
 8007208:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800720a:	f107 0318 	add.w	r3, r7, #24
 800720e:	2238      	movs	r2, #56	@ 0x38
 8007210:	2100      	movs	r1, #0
 8007212:	4618      	mov	r0, r3
 8007214:	f007 fabc 	bl	800e790 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007218:	1d3b      	adds	r3, r7, #4
 800721a:	2200      	movs	r2, #0
 800721c:	601a      	str	r2, [r3, #0]
 800721e:	605a      	str	r2, [r3, #4]
 8007220:	609a      	str	r2, [r3, #8]
 8007222:	60da      	str	r2, [r3, #12]
 8007224:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8007226:	2000      	movs	r0, #0
 8007228:	f002 fb82 	bl	8009930 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800722c:	2301      	movs	r3, #1
 800722e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8007230:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007234:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007236:	2302      	movs	r3, #2
 8007238:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800723a:	2303      	movs	r3, #3
 800723c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800723e:	2301      	movs	r3, #1
 8007240:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8007242:	2328      	movs	r3, #40	@ 0x28
 8007244:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007246:	2302      	movs	r3, #2
 8007248:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800724a:	2304      	movs	r3, #4
 800724c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800724e:	2302      	movs	r3, #2
 8007250:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007252:	f107 0318 	add.w	r3, r7, #24
 8007256:	4618      	mov	r0, r3
 8007258:	f002 fc1e 	bl	8009a98 <HAL_RCC_OscConfig>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d001      	beq.n	8007266 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8007262:	f000 f818 	bl	8007296 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007266:	230f      	movs	r3, #15
 8007268:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800726a:	2303      	movs	r3, #3
 800726c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800726e:	2300      	movs	r3, #0
 8007270:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007272:	2300      	movs	r3, #0
 8007274:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007276:	2300      	movs	r3, #0
 8007278:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800727a:	1d3b      	adds	r3, r7, #4
 800727c:	2104      	movs	r1, #4
 800727e:	4618      	mov	r0, r3
 8007280:	f002 ff1c 	bl	800a0bc <HAL_RCC_ClockConfig>
 8007284:	4603      	mov	r3, r0
 8007286:	2b00      	cmp	r3, #0
 8007288:	d001      	beq.n	800728e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800728a:	f000 f804 	bl	8007296 <Error_Handler>
  }
}
 800728e:	bf00      	nop
 8007290:	3750      	adds	r7, #80	@ 0x50
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}

08007296 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007296:	b480      	push	{r7}
 8007298:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800729a:	b672      	cpsid	i
}
 800729c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800729e:	bf00      	nop
 80072a0:	e7fd      	b.n	800729e <Error_Handler+0x8>
	...

080072a4 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80072a8:	4b1b      	ldr	r3, [pc, #108]	@ (8007318 <MX_SPI3_Init+0x74>)
 80072aa:	4a1c      	ldr	r2, [pc, #112]	@ (800731c <MX_SPI3_Init+0x78>)
 80072ac:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80072ae:	4b1a      	ldr	r3, [pc, #104]	@ (8007318 <MX_SPI3_Init+0x74>)
 80072b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80072b4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80072b6:	4b18      	ldr	r3, [pc, #96]	@ (8007318 <MX_SPI3_Init+0x74>)
 80072b8:	2200      	movs	r2, #0
 80072ba:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80072bc:	4b16      	ldr	r3, [pc, #88]	@ (8007318 <MX_SPI3_Init+0x74>)
 80072be:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80072c2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80072c4:	4b14      	ldr	r3, [pc, #80]	@ (8007318 <MX_SPI3_Init+0x74>)
 80072c6:	2200      	movs	r2, #0
 80072c8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80072ca:	4b13      	ldr	r3, [pc, #76]	@ (8007318 <MX_SPI3_Init+0x74>)
 80072cc:	2200      	movs	r2, #0
 80072ce:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80072d0:	4b11      	ldr	r3, [pc, #68]	@ (8007318 <MX_SPI3_Init+0x74>)
 80072d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80072d6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80072d8:	4b0f      	ldr	r3, [pc, #60]	@ (8007318 <MX_SPI3_Init+0x74>)
 80072da:	2238      	movs	r2, #56	@ 0x38
 80072dc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_LSB;
 80072de:	4b0e      	ldr	r3, [pc, #56]	@ (8007318 <MX_SPI3_Init+0x74>)
 80072e0:	2280      	movs	r2, #128	@ 0x80
 80072e2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80072e4:	4b0c      	ldr	r3, [pc, #48]	@ (8007318 <MX_SPI3_Init+0x74>)
 80072e6:	2200      	movs	r2, #0
 80072e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80072ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007318 <MX_SPI3_Init+0x74>)
 80072ec:	2200      	movs	r2, #0
 80072ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80072f0:	4b09      	ldr	r3, [pc, #36]	@ (8007318 <MX_SPI3_Init+0x74>)
 80072f2:	2207      	movs	r2, #7
 80072f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80072f6:	4b08      	ldr	r3, [pc, #32]	@ (8007318 <MX_SPI3_Init+0x74>)
 80072f8:	2200      	movs	r2, #0
 80072fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80072fc:	4b06      	ldr	r3, [pc, #24]	@ (8007318 <MX_SPI3_Init+0x74>)
 80072fe:	2208      	movs	r2, #8
 8007300:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8007302:	4805      	ldr	r0, [pc, #20]	@ (8007318 <MX_SPI3_Init+0x74>)
 8007304:	f003 fae6 	bl	800a8d4 <HAL_SPI_Init>
 8007308:	4603      	mov	r3, r0
 800730a:	2b00      	cmp	r3, #0
 800730c:	d001      	beq.n	8007312 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800730e:	f7ff ffc2 	bl	8007296 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8007312:	bf00      	nop
 8007314:	bd80      	pop	{r7, pc}
 8007316:	bf00      	nop
 8007318:	20002c70 	.word	0x20002c70
 800731c:	40003c00 	.word	0x40003c00

08007320 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b08a      	sub	sp, #40	@ 0x28
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007328:	f107 0314 	add.w	r3, r7, #20
 800732c:	2200      	movs	r2, #0
 800732e:	601a      	str	r2, [r3, #0]
 8007330:	605a      	str	r2, [r3, #4]
 8007332:	609a      	str	r2, [r3, #8]
 8007334:	60da      	str	r2, [r3, #12]
 8007336:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a1f      	ldr	r2, [pc, #124]	@ (80073bc <HAL_SPI_MspInit+0x9c>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d137      	bne.n	80073b2 <HAL_SPI_MspInit+0x92>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007342:	4b1f      	ldr	r3, [pc, #124]	@ (80073c0 <HAL_SPI_MspInit+0xa0>)
 8007344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007346:	4a1e      	ldr	r2, [pc, #120]	@ (80073c0 <HAL_SPI_MspInit+0xa0>)
 8007348:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800734c:	6593      	str	r3, [r2, #88]	@ 0x58
 800734e:	4b1c      	ldr	r3, [pc, #112]	@ (80073c0 <HAL_SPI_MspInit+0xa0>)
 8007350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007352:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007356:	613b      	str	r3, [r7, #16]
 8007358:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800735a:	4b19      	ldr	r3, [pc, #100]	@ (80073c0 <HAL_SPI_MspInit+0xa0>)
 800735c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800735e:	4a18      	ldr	r2, [pc, #96]	@ (80073c0 <HAL_SPI_MspInit+0xa0>)
 8007360:	f043 0302 	orr.w	r3, r3, #2
 8007364:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007366:	4b16      	ldr	r3, [pc, #88]	@ (80073c0 <HAL_SPI_MspInit+0xa0>)
 8007368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800736a:	f003 0302 	and.w	r3, r3, #2
 800736e:	60fb      	str	r3, [r7, #12]
 8007370:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8007372:	2328      	movs	r3, #40	@ 0x28
 8007374:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007376:	2302      	movs	r3, #2
 8007378:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800737a:	2300      	movs	r3, #0
 800737c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800737e:	2302      	movs	r3, #2
 8007380:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007382:	2306      	movs	r3, #6
 8007384:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007386:	f107 0314 	add.w	r3, r7, #20
 800738a:	4619      	mov	r1, r3
 800738c:	480d      	ldr	r0, [pc, #52]	@ (80073c4 <HAL_SPI_MspInit+0xa4>)
 800738e:	f001 f8cb 	bl	8008528 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8007392:	2310      	movs	r3, #16
 8007394:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007396:	2302      	movs	r3, #2
 8007398:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800739a:	2300      	movs	r3, #0
 800739c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800739e:	2300      	movs	r3, #0
 80073a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80073a2:	2306      	movs	r3, #6
 80073a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80073a6:	f107 0314 	add.w	r3, r7, #20
 80073aa:	4619      	mov	r1, r3
 80073ac:	4805      	ldr	r0, [pc, #20]	@ (80073c4 <HAL_SPI_MspInit+0xa4>)
 80073ae:	f001 f8bb 	bl	8008528 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80073b2:	bf00      	nop
 80073b4:	3728      	adds	r7, #40	@ 0x28
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bd80      	pop	{r7, pc}
 80073ba:	bf00      	nop
 80073bc:	40003c00 	.word	0x40003c00
 80073c0:	40021000 	.word	0x40021000
 80073c4:	48000400 	.word	0x48000400

080073c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80073ce:	4b0f      	ldr	r3, [pc, #60]	@ (800740c <HAL_MspInit+0x44>)
 80073d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073d2:	4a0e      	ldr	r2, [pc, #56]	@ (800740c <HAL_MspInit+0x44>)
 80073d4:	f043 0301 	orr.w	r3, r3, #1
 80073d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80073da:	4b0c      	ldr	r3, [pc, #48]	@ (800740c <HAL_MspInit+0x44>)
 80073dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073de:	f003 0301 	and.w	r3, r3, #1
 80073e2:	607b      	str	r3, [r7, #4]
 80073e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80073e6:	4b09      	ldr	r3, [pc, #36]	@ (800740c <HAL_MspInit+0x44>)
 80073e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073ea:	4a08      	ldr	r2, [pc, #32]	@ (800740c <HAL_MspInit+0x44>)
 80073ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80073f2:	4b06      	ldr	r3, [pc, #24]	@ (800740c <HAL_MspInit+0x44>)
 80073f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073fa:	603b      	str	r3, [r7, #0]
 80073fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80073fe:	f002 fb3b 	bl	8009a78 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007402:	bf00      	nop
 8007404:	3708      	adds	r7, #8
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	40021000 	.word	0x40021000

08007410 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007410:	b480      	push	{r7}
 8007412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007414:	bf00      	nop
 8007416:	e7fd      	b.n	8007414 <NMI_Handler+0x4>

08007418 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007418:	b480      	push	{r7}
 800741a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800741c:	bf00      	nop
 800741e:	e7fd      	b.n	800741c <HardFault_Handler+0x4>

08007420 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007420:	b480      	push	{r7}
 8007422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007424:	bf00      	nop
 8007426:	e7fd      	b.n	8007424 <MemManage_Handler+0x4>

08007428 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007428:	b480      	push	{r7}
 800742a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800742c:	bf00      	nop
 800742e:	e7fd      	b.n	800742c <BusFault_Handler+0x4>

08007430 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007430:	b480      	push	{r7}
 8007432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007434:	bf00      	nop
 8007436:	e7fd      	b.n	8007434 <UsageFault_Handler+0x4>

08007438 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007438:	b480      	push	{r7}
 800743a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800743c:	bf00      	nop
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007446:	b480      	push	{r7}
 8007448:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800744a:	bf00      	nop
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007454:	b480      	push	{r7}
 8007456:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007458:	bf00      	nop
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr

08007462 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007462:	b580      	push	{r7, lr}
 8007464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  swtimerISR();
 8007466:	f7fc feed 	bl	8004244 <swtimerISR>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800746a:	f000 fcb3 	bl	8007dd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800746e:	bf00      	nop
 8007470:	bd80      	pop	{r7, pc}

08007472 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8007472:	b580      	push	{r7, lr}
 8007474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(L_ENC1_Pin);
 8007476:	2020      	movs	r0, #32
 8007478:	f001 fb04 	bl	8008a84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(L_ENC2_Pin);
 800747c:	2040      	movs	r0, #64	@ 0x40
 800747e:	f001 fb01 	bl	8008a84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8007482:	bf00      	nop
 8007484:	bd80      	pop	{r7, pc}

08007486 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007486:	b580      	push	{r7, lr}
 8007488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(R_ENC1_Pin);
 800748a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800748e:	f001 faf9 	bl	8008a84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R_ENC2_Pin);
 8007492:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8007496:	f001 faf5 	bl	8008a84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800749a:	bf00      	nop
 800749c:	bd80      	pop	{r7, pc}

0800749e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800749e:	b480      	push	{r7}
 80074a0:	af00      	add	r7, sp, #0
  return 1;
 80074a2:	2301      	movs	r3, #1
}
 80074a4:	4618      	mov	r0, r3
 80074a6:	46bd      	mov	sp, r7
 80074a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ac:	4770      	bx	lr

080074ae <_kill>:

int _kill(int pid, int sig)
{
 80074ae:	b580      	push	{r7, lr}
 80074b0:	b082      	sub	sp, #8
 80074b2:	af00      	add	r7, sp, #0
 80074b4:	6078      	str	r0, [r7, #4]
 80074b6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80074b8:	f007 f9fa 	bl	800e8b0 <__errno>
 80074bc:	4603      	mov	r3, r0
 80074be:	2216      	movs	r2, #22
 80074c0:	601a      	str	r2, [r3, #0]
  return -1;
 80074c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3708      	adds	r7, #8
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}

080074ce <_exit>:

void _exit (int status)
{
 80074ce:	b580      	push	{r7, lr}
 80074d0:	b082      	sub	sp, #8
 80074d2:	af00      	add	r7, sp, #0
 80074d4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80074d6:	f04f 31ff 	mov.w	r1, #4294967295
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f7ff ffe7 	bl	80074ae <_kill>
  while (1) {}    /* Make sure we hang here */
 80074e0:	bf00      	nop
 80074e2:	e7fd      	b.n	80074e0 <_exit+0x12>

080074e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b086      	sub	sp, #24
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	60f8      	str	r0, [r7, #12]
 80074ec:	60b9      	str	r1, [r7, #8]
 80074ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80074f0:	2300      	movs	r3, #0
 80074f2:	617b      	str	r3, [r7, #20]
 80074f4:	e00a      	b.n	800750c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80074f6:	f3af 8000 	nop.w
 80074fa:	4601      	mov	r1, r0
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	1c5a      	adds	r2, r3, #1
 8007500:	60ba      	str	r2, [r7, #8]
 8007502:	b2ca      	uxtb	r2, r1
 8007504:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	3301      	adds	r3, #1
 800750a:	617b      	str	r3, [r7, #20]
 800750c:	697a      	ldr	r2, [r7, #20]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	429a      	cmp	r2, r3
 8007512:	dbf0      	blt.n	80074f6 <_read+0x12>
  }

  return len;
 8007514:	687b      	ldr	r3, [r7, #4]
}
 8007516:	4618      	mov	r0, r3
 8007518:	3718      	adds	r7, #24
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}

0800751e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800751e:	b580      	push	{r7, lr}
 8007520:	b086      	sub	sp, #24
 8007522:	af00      	add	r7, sp, #0
 8007524:	60f8      	str	r0, [r7, #12]
 8007526:	60b9      	str	r1, [r7, #8]
 8007528:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800752a:	2300      	movs	r3, #0
 800752c:	617b      	str	r3, [r7, #20]
 800752e:	e009      	b.n	8007544 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	1c5a      	adds	r2, r3, #1
 8007534:	60ba      	str	r2, [r7, #8]
 8007536:	781b      	ldrb	r3, [r3, #0]
 8007538:	4618      	mov	r0, r3
 800753a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	3301      	adds	r3, #1
 8007542:	617b      	str	r3, [r7, #20]
 8007544:	697a      	ldr	r2, [r7, #20]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	429a      	cmp	r2, r3
 800754a:	dbf1      	blt.n	8007530 <_write+0x12>
  }
  return len;
 800754c:	687b      	ldr	r3, [r7, #4]
}
 800754e:	4618      	mov	r0, r3
 8007550:	3718      	adds	r7, #24
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}

08007556 <_close>:

int _close(int file)
{
 8007556:	b480      	push	{r7}
 8007558:	b083      	sub	sp, #12
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800755e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007562:	4618      	mov	r0, r3
 8007564:	370c      	adds	r7, #12
 8007566:	46bd      	mov	sp, r7
 8007568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756c:	4770      	bx	lr

0800756e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800756e:	b480      	push	{r7}
 8007570:	b083      	sub	sp, #12
 8007572:	af00      	add	r7, sp, #0
 8007574:	6078      	str	r0, [r7, #4]
 8007576:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800757e:	605a      	str	r2, [r3, #4]
  return 0;
 8007580:	2300      	movs	r3, #0
}
 8007582:	4618      	mov	r0, r3
 8007584:	370c      	adds	r7, #12
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr

0800758e <_isatty>:

int _isatty(int file)
{
 800758e:	b480      	push	{r7}
 8007590:	b083      	sub	sp, #12
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007596:	2301      	movs	r3, #1
}
 8007598:	4618      	mov	r0, r3
 800759a:	370c      	adds	r7, #12
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr

080075a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b085      	sub	sp, #20
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	60f8      	str	r0, [r7, #12]
 80075ac:	60b9      	str	r1, [r7, #8]
 80075ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80075b0:	2300      	movs	r3, #0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3714      	adds	r7, #20
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr
	...

080075c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b086      	sub	sp, #24
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80075c8:	4a14      	ldr	r2, [pc, #80]	@ (800761c <_sbrk+0x5c>)
 80075ca:	4b15      	ldr	r3, [pc, #84]	@ (8007620 <_sbrk+0x60>)
 80075cc:	1ad3      	subs	r3, r2, r3
 80075ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80075d4:	4b13      	ldr	r3, [pc, #76]	@ (8007624 <_sbrk+0x64>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d102      	bne.n	80075e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80075dc:	4b11      	ldr	r3, [pc, #68]	@ (8007624 <_sbrk+0x64>)
 80075de:	4a12      	ldr	r2, [pc, #72]	@ (8007628 <_sbrk+0x68>)
 80075e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80075e2:	4b10      	ldr	r3, [pc, #64]	@ (8007624 <_sbrk+0x64>)
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	4413      	add	r3, r2
 80075ea:	693a      	ldr	r2, [r7, #16]
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d207      	bcs.n	8007600 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80075f0:	f007 f95e 	bl	800e8b0 <__errno>
 80075f4:	4603      	mov	r3, r0
 80075f6:	220c      	movs	r2, #12
 80075f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80075fa:	f04f 33ff 	mov.w	r3, #4294967295
 80075fe:	e009      	b.n	8007614 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007600:	4b08      	ldr	r3, [pc, #32]	@ (8007624 <_sbrk+0x64>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007606:	4b07      	ldr	r3, [pc, #28]	@ (8007624 <_sbrk+0x64>)
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	4413      	add	r3, r2
 800760e:	4a05      	ldr	r2, [pc, #20]	@ (8007624 <_sbrk+0x64>)
 8007610:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007612:	68fb      	ldr	r3, [r7, #12]
}
 8007614:	4618      	mov	r0, r3
 8007616:	3718      	adds	r7, #24
 8007618:	46bd      	mov	sp, r7
 800761a:	bd80      	pop	{r7, pc}
 800761c:	20008000 	.word	0x20008000
 8007620:	00000400 	.word	0x00000400
 8007624:	20002cd4 	.word	0x20002cd4
 8007628:	200030f8 	.word	0x200030f8

0800762c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800762c:	b480      	push	{r7}
 800762e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007630:	4b06      	ldr	r3, [pc, #24]	@ (800764c <SystemInit+0x20>)
 8007632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007636:	4a05      	ldr	r2, [pc, #20]	@ (800764c <SystemInit+0x20>)
 8007638:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800763c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007640:	bf00      	nop
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop
 800764c:	e000ed00 	.word	0xe000ed00

08007650 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b088      	sub	sp, #32
 8007654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007656:	f107 0310 	add.w	r3, r7, #16
 800765a:	2200      	movs	r2, #0
 800765c:	601a      	str	r2, [r3, #0]
 800765e:	605a      	str	r2, [r3, #4]
 8007660:	609a      	str	r2, [r3, #8]
 8007662:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007664:	1d3b      	adds	r3, r7, #4
 8007666:	2200      	movs	r2, #0
 8007668:	601a      	str	r2, [r3, #0]
 800766a:	605a      	str	r2, [r3, #4]
 800766c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800766e:	4b20      	ldr	r3, [pc, #128]	@ (80076f0 <MX_TIM1_Init+0xa0>)
 8007670:	4a20      	ldr	r2, [pc, #128]	@ (80076f4 <MX_TIM1_Init+0xa4>)
 8007672:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 319;
 8007674:	4b1e      	ldr	r3, [pc, #120]	@ (80076f0 <MX_TIM1_Init+0xa0>)
 8007676:	f240 123f 	movw	r2, #319	@ 0x13f
 800767a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800767c:	4b1c      	ldr	r3, [pc, #112]	@ (80076f0 <MX_TIM1_Init+0xa0>)
 800767e:	2200      	movs	r2, #0
 8007680:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8007682:	4b1b      	ldr	r3, [pc, #108]	@ (80076f0 <MX_TIM1_Init+0xa0>)
 8007684:	f242 720f 	movw	r2, #9999	@ 0x270f
 8007688:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800768a:	4b19      	ldr	r3, [pc, #100]	@ (80076f0 <MX_TIM1_Init+0xa0>)
 800768c:	2200      	movs	r2, #0
 800768e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007690:	4b17      	ldr	r3, [pc, #92]	@ (80076f0 <MX_TIM1_Init+0xa0>)
 8007692:	2200      	movs	r2, #0
 8007694:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007696:	4b16      	ldr	r3, [pc, #88]	@ (80076f0 <MX_TIM1_Init+0xa0>)
 8007698:	2200      	movs	r2, #0
 800769a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800769c:	4814      	ldr	r0, [pc, #80]	@ (80076f0 <MX_TIM1_Init+0xa0>)
 800769e:	f003 f9c4 	bl	800aa2a <HAL_TIM_Base_Init>
 80076a2:	4603      	mov	r3, r0
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d001      	beq.n	80076ac <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 80076a8:	f7ff fdf5 	bl	8007296 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80076ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80076b0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80076b2:	f107 0310 	add.w	r3, r7, #16
 80076b6:	4619      	mov	r1, r3
 80076b8:	480d      	ldr	r0, [pc, #52]	@ (80076f0 <MX_TIM1_Init+0xa0>)
 80076ba:	f003 fb83 	bl	800adc4 <HAL_TIM_ConfigClockSource>
 80076be:	4603      	mov	r3, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d001      	beq.n	80076c8 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80076c4:	f7ff fde7 	bl	8007296 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80076c8:	2300      	movs	r3, #0
 80076ca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80076cc:	2300      	movs	r3, #0
 80076ce:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80076d0:	2300      	movs	r3, #0
 80076d2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80076d4:	1d3b      	adds	r3, r7, #4
 80076d6:	4619      	mov	r1, r3
 80076d8:	4805      	ldr	r0, [pc, #20]	@ (80076f0 <MX_TIM1_Init+0xa0>)
 80076da:	f004 f89b 	bl	800b814 <HAL_TIMEx_MasterConfigSynchronization>
 80076de:	4603      	mov	r3, r0
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d001      	beq.n	80076e8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80076e4:	f7ff fdd7 	bl	8007296 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80076e8:	bf00      	nop
 80076ea:	3720      	adds	r7, #32
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}
 80076f0:	20002cd8 	.word	0x20002cd8
 80076f4:	40012c00 	.word	0x40012c00

080076f8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b08e      	sub	sp, #56	@ 0x38
 80076fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80076fe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8007702:	2200      	movs	r2, #0
 8007704:	601a      	str	r2, [r3, #0]
 8007706:	605a      	str	r2, [r3, #4]
 8007708:	609a      	str	r2, [r3, #8]
 800770a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800770c:	f107 031c 	add.w	r3, r7, #28
 8007710:	2200      	movs	r2, #0
 8007712:	601a      	str	r2, [r3, #0]
 8007714:	605a      	str	r2, [r3, #4]
 8007716:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007718:	463b      	mov	r3, r7
 800771a:	2200      	movs	r2, #0
 800771c:	601a      	str	r2, [r3, #0]
 800771e:	605a      	str	r2, [r3, #4]
 8007720:	609a      	str	r2, [r3, #8]
 8007722:	60da      	str	r2, [r3, #12]
 8007724:	611a      	str	r2, [r3, #16]
 8007726:	615a      	str	r2, [r3, #20]
 8007728:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800772a:	4b32      	ldr	r3, [pc, #200]	@ (80077f4 <MX_TIM3_Init+0xfc>)
 800772c:	4a32      	ldr	r2, [pc, #200]	@ (80077f8 <MX_TIM3_Init+0x100>)
 800772e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 8007730:	4b30      	ldr	r3, [pc, #192]	@ (80077f4 <MX_TIM3_Init+0xfc>)
 8007732:	2207      	movs	r2, #7
 8007734:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007736:	4b2f      	ldr	r3, [pc, #188]	@ (80077f4 <MX_TIM3_Init+0xfc>)
 8007738:	2200      	movs	r2, #0
 800773a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 800773c:	4b2d      	ldr	r3, [pc, #180]	@ (80077f4 <MX_TIM3_Init+0xfc>)
 800773e:	22ff      	movs	r2, #255	@ 0xff
 8007740:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007742:	4b2c      	ldr	r3, [pc, #176]	@ (80077f4 <MX_TIM3_Init+0xfc>)
 8007744:	2200      	movs	r2, #0
 8007746:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007748:	4b2a      	ldr	r3, [pc, #168]	@ (80077f4 <MX_TIM3_Init+0xfc>)
 800774a:	2200      	movs	r2, #0
 800774c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800774e:	4829      	ldr	r0, [pc, #164]	@ (80077f4 <MX_TIM3_Init+0xfc>)
 8007750:	f003 f96b 	bl	800aa2a <HAL_TIM_Base_Init>
 8007754:	4603      	mov	r3, r0
 8007756:	2b00      	cmp	r3, #0
 8007758:	d001      	beq.n	800775e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800775a:	f7ff fd9c 	bl	8007296 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800775e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007762:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8007764:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8007768:	4619      	mov	r1, r3
 800776a:	4822      	ldr	r0, [pc, #136]	@ (80077f4 <MX_TIM3_Init+0xfc>)
 800776c:	f003 fb2a 	bl	800adc4 <HAL_TIM_ConfigClockSource>
 8007770:	4603      	mov	r3, r0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d001      	beq.n	800777a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8007776:	f7ff fd8e 	bl	8007296 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800777a:	481e      	ldr	r0, [pc, #120]	@ (80077f4 <MX_TIM3_Init+0xfc>)
 800777c:	f003 f9ac 	bl	800aad8 <HAL_TIM_PWM_Init>
 8007780:	4603      	mov	r3, r0
 8007782:	2b00      	cmp	r3, #0
 8007784:	d001      	beq.n	800778a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8007786:	f7ff fd86 	bl	8007296 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800778a:	2300      	movs	r3, #0
 800778c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800778e:	2300      	movs	r3, #0
 8007790:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007792:	f107 031c 	add.w	r3, r7, #28
 8007796:	4619      	mov	r1, r3
 8007798:	4816      	ldr	r0, [pc, #88]	@ (80077f4 <MX_TIM3_Init+0xfc>)
 800779a:	f004 f83b 	bl	800b814 <HAL_TIMEx_MasterConfigSynchronization>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d001      	beq.n	80077a8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80077a4:	f7ff fd77 	bl	8007296 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80077a8:	2360      	movs	r3, #96	@ 0x60
 80077aa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80077ac:	2300      	movs	r3, #0
 80077ae:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80077b0:	2300      	movs	r3, #0
 80077b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80077b4:	2300      	movs	r3, #0
 80077b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80077b8:	463b      	mov	r3, r7
 80077ba:	2208      	movs	r2, #8
 80077bc:	4619      	mov	r1, r3
 80077be:	480d      	ldr	r0, [pc, #52]	@ (80077f4 <MX_TIM3_Init+0xfc>)
 80077c0:	f003 f9ec 	bl	800ab9c <HAL_TIM_PWM_ConfigChannel>
 80077c4:	4603      	mov	r3, r0
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d001      	beq.n	80077ce <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80077ca:	f7ff fd64 	bl	8007296 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80077ce:	463b      	mov	r3, r7
 80077d0:	220c      	movs	r2, #12
 80077d2:	4619      	mov	r1, r3
 80077d4:	4807      	ldr	r0, [pc, #28]	@ (80077f4 <MX_TIM3_Init+0xfc>)
 80077d6:	f003 f9e1 	bl	800ab9c <HAL_TIM_PWM_ConfigChannel>
 80077da:	4603      	mov	r3, r0
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d001      	beq.n	80077e4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80077e0:	f7ff fd59 	bl	8007296 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80077e4:	4803      	ldr	r0, [pc, #12]	@ (80077f4 <MX_TIM3_Init+0xfc>)
 80077e6:	f000 f879 	bl	80078dc <HAL_TIM_MspPostInit>

}
 80077ea:	bf00      	nop
 80077ec:	3738      	adds	r7, #56	@ 0x38
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}
 80077f2:	bf00      	nop
 80077f4:	20002d24 	.word	0x20002d24
 80077f8:	40000400 	.word	0x40000400

080077fc <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8007800:	4b10      	ldr	r3, [pc, #64]	@ (8007844 <MX_TIM17_Init+0x48>)
 8007802:	4a11      	ldr	r2, [pc, #68]	@ (8007848 <MX_TIM17_Init+0x4c>)
 8007804:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 319;
 8007806:	4b0f      	ldr	r3, [pc, #60]	@ (8007844 <MX_TIM17_Init+0x48>)
 8007808:	f240 123f 	movw	r2, #319	@ 0x13f
 800780c:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800780e:	4b0d      	ldr	r3, [pc, #52]	@ (8007844 <MX_TIM17_Init+0x48>)
 8007810:	2200      	movs	r2, #0
 8007812:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 9999;
 8007814:	4b0b      	ldr	r3, [pc, #44]	@ (8007844 <MX_TIM17_Init+0x48>)
 8007816:	f242 720f 	movw	r2, #9999	@ 0x270f
 800781a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800781c:	4b09      	ldr	r3, [pc, #36]	@ (8007844 <MX_TIM17_Init+0x48>)
 800781e:	2200      	movs	r2, #0
 8007820:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8007822:	4b08      	ldr	r3, [pc, #32]	@ (8007844 <MX_TIM17_Init+0x48>)
 8007824:	2200      	movs	r2, #0
 8007826:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007828:	4b06      	ldr	r3, [pc, #24]	@ (8007844 <MX_TIM17_Init+0x48>)
 800782a:	2200      	movs	r2, #0
 800782c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800782e:	4805      	ldr	r0, [pc, #20]	@ (8007844 <MX_TIM17_Init+0x48>)
 8007830:	f003 f8fb 	bl	800aa2a <HAL_TIM_Base_Init>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d001      	beq.n	800783e <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 800783a:	f7ff fd2c 	bl	8007296 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 800783e:	bf00      	nop
 8007840:	bd80      	pop	{r7, pc}
 8007842:	bf00      	nop
 8007844:	20002d70 	.word	0x20002d70
 8007848:	40014800 	.word	0x40014800

0800784c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800784c:	b480      	push	{r7}
 800784e:	b087      	sub	sp, #28
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a1c      	ldr	r2, [pc, #112]	@ (80078cc <HAL_TIM_Base_MspInit+0x80>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d10c      	bne.n	8007878 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800785e:	4b1c      	ldr	r3, [pc, #112]	@ (80078d0 <HAL_TIM_Base_MspInit+0x84>)
 8007860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007862:	4a1b      	ldr	r2, [pc, #108]	@ (80078d0 <HAL_TIM_Base_MspInit+0x84>)
 8007864:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007868:	6613      	str	r3, [r2, #96]	@ 0x60
 800786a:	4b19      	ldr	r3, [pc, #100]	@ (80078d0 <HAL_TIM_Base_MspInit+0x84>)
 800786c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800786e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007872:	617b      	str	r3, [r7, #20]
 8007874:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8007876:	e022      	b.n	80078be <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM3)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a15      	ldr	r2, [pc, #84]	@ (80078d4 <HAL_TIM_Base_MspInit+0x88>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d10c      	bne.n	800789c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007882:	4b13      	ldr	r3, [pc, #76]	@ (80078d0 <HAL_TIM_Base_MspInit+0x84>)
 8007884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007886:	4a12      	ldr	r2, [pc, #72]	@ (80078d0 <HAL_TIM_Base_MspInit+0x84>)
 8007888:	f043 0302 	orr.w	r3, r3, #2
 800788c:	6593      	str	r3, [r2, #88]	@ 0x58
 800788e:	4b10      	ldr	r3, [pc, #64]	@ (80078d0 <HAL_TIM_Base_MspInit+0x84>)
 8007890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007892:	f003 0302 	and.w	r3, r3, #2
 8007896:	613b      	str	r3, [r7, #16]
 8007898:	693b      	ldr	r3, [r7, #16]
}
 800789a:	e010      	b.n	80078be <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM17)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4a0d      	ldr	r2, [pc, #52]	@ (80078d8 <HAL_TIM_Base_MspInit+0x8c>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d10b      	bne.n	80078be <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80078a6:	4b0a      	ldr	r3, [pc, #40]	@ (80078d0 <HAL_TIM_Base_MspInit+0x84>)
 80078a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078aa:	4a09      	ldr	r2, [pc, #36]	@ (80078d0 <HAL_TIM_Base_MspInit+0x84>)
 80078ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80078b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80078b2:	4b07      	ldr	r3, [pc, #28]	@ (80078d0 <HAL_TIM_Base_MspInit+0x84>)
 80078b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80078ba:	60fb      	str	r3, [r7, #12]
 80078bc:	68fb      	ldr	r3, [r7, #12]
}
 80078be:	bf00      	nop
 80078c0:	371c      	adds	r7, #28
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr
 80078ca:	bf00      	nop
 80078cc:	40012c00 	.word	0x40012c00
 80078d0:	40021000 	.word	0x40021000
 80078d4:	40000400 	.word	0x40000400
 80078d8:	40014800 	.word	0x40014800

080078dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b088      	sub	sp, #32
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80078e4:	f107 030c 	add.w	r3, r7, #12
 80078e8:	2200      	movs	r2, #0
 80078ea:	601a      	str	r2, [r3, #0]
 80078ec:	605a      	str	r2, [r3, #4]
 80078ee:	609a      	str	r2, [r3, #8]
 80078f0:	60da      	str	r2, [r3, #12]
 80078f2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a11      	ldr	r2, [pc, #68]	@ (8007940 <HAL_TIM_MspPostInit+0x64>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d11b      	bne.n	8007936 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80078fe:	4b11      	ldr	r3, [pc, #68]	@ (8007944 <HAL_TIM_MspPostInit+0x68>)
 8007900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007902:	4a10      	ldr	r2, [pc, #64]	@ (8007944 <HAL_TIM_MspPostInit+0x68>)
 8007904:	f043 0302 	orr.w	r3, r3, #2
 8007908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800790a:	4b0e      	ldr	r3, [pc, #56]	@ (8007944 <HAL_TIM_MspPostInit+0x68>)
 800790c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800790e:	f003 0302 	and.w	r3, r3, #2
 8007912:	60bb      	str	r3, [r7, #8]
 8007914:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = MT_L_IN_PWM_Pin|MT_R_IN_PWM_Pin;
 8007916:	2303      	movs	r3, #3
 8007918:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800791a:	2302      	movs	r3, #2
 800791c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800791e:	2300      	movs	r3, #0
 8007920:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007922:	2300      	movs	r3, #0
 8007924:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007926:	2302      	movs	r3, #2
 8007928:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800792a:	f107 030c 	add.w	r3, r7, #12
 800792e:	4619      	mov	r1, r3
 8007930:	4805      	ldr	r0, [pc, #20]	@ (8007948 <HAL_TIM_MspPostInit+0x6c>)
 8007932:	f000 fdf9 	bl	8008528 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8007936:	bf00      	nop
 8007938:	3720      	adds	r7, #32
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}
 800793e:	bf00      	nop
 8007940:	40000400 	.word	0x40000400
 8007944:	40021000 	.word	0x40021000
 8007948:	48000400 	.word	0x48000400

0800794c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8007950:	4b22      	ldr	r3, [pc, #136]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 8007952:	4a23      	ldr	r2, [pc, #140]	@ (80079e0 <MX_USART1_UART_Init+0x94>)
 8007954:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8007956:	4b21      	ldr	r3, [pc, #132]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 8007958:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800795c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800795e:	4b1f      	ldr	r3, [pc, #124]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 8007960:	2200      	movs	r2, #0
 8007962:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007964:	4b1d      	ldr	r3, [pc, #116]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 8007966:	2200      	movs	r2, #0
 8007968:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800796a:	4b1c      	ldr	r3, [pc, #112]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 800796c:	2200      	movs	r2, #0
 800796e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007970:	4b1a      	ldr	r3, [pc, #104]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 8007972:	220c      	movs	r2, #12
 8007974:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007976:	4b19      	ldr	r3, [pc, #100]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 8007978:	2200      	movs	r2, #0
 800797a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800797c:	4b17      	ldr	r3, [pc, #92]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 800797e:	2200      	movs	r2, #0
 8007980:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007982:	4b16      	ldr	r3, [pc, #88]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 8007984:	2200      	movs	r2, #0
 8007986:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007988:	4b14      	ldr	r3, [pc, #80]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 800798a:	2200      	movs	r2, #0
 800798c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800798e:	4b13      	ldr	r3, [pc, #76]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 8007990:	2200      	movs	r2, #0
 8007992:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007994:	4811      	ldr	r0, [pc, #68]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 8007996:	f003 ffbf 	bl	800b918 <HAL_UART_Init>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d001      	beq.n	80079a4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80079a0:	f7ff fc79 	bl	8007296 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80079a4:	2100      	movs	r1, #0
 80079a6:	480d      	ldr	r0, [pc, #52]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 80079a8:	f005 f94e 	bl	800cc48 <HAL_UARTEx_SetTxFifoThreshold>
 80079ac:	4603      	mov	r3, r0
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d001      	beq.n	80079b6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80079b2:	f7ff fc70 	bl	8007296 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80079b6:	2100      	movs	r1, #0
 80079b8:	4808      	ldr	r0, [pc, #32]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 80079ba:	f005 f983 	bl	800ccc4 <HAL_UARTEx_SetRxFifoThreshold>
 80079be:	4603      	mov	r3, r0
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d001      	beq.n	80079c8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80079c4:	f7ff fc67 	bl	8007296 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80079c8:	4804      	ldr	r0, [pc, #16]	@ (80079dc <MX_USART1_UART_Init+0x90>)
 80079ca:	f005 f904 	bl	800cbd6 <HAL_UARTEx_DisableFifoMode>
 80079ce:	4603      	mov	r3, r0
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d001      	beq.n	80079d8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80079d4:	f7ff fc5f 	bl	8007296 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80079d8:	bf00      	nop
 80079da:	bd80      	pop	{r7, pc}
 80079dc:	20002dbc 	.word	0x20002dbc
 80079e0:	40013800 	.word	0x40013800

080079e4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80079e8:	4b22      	ldr	r3, [pc, #136]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 80079ea:	4a23      	ldr	r2, [pc, #140]	@ (8007a78 <MX_USART2_UART_Init+0x94>)
 80079ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80079ee:	4b21      	ldr	r3, [pc, #132]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 80079f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80079f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80079f6:	4b1f      	ldr	r3, [pc, #124]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 80079f8:	2200      	movs	r2, #0
 80079fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80079fc:	4b1d      	ldr	r3, [pc, #116]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 80079fe:	2200      	movs	r2, #0
 8007a00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007a02:	4b1c      	ldr	r3, [pc, #112]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 8007a04:	2200      	movs	r2, #0
 8007a06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007a08:	4b1a      	ldr	r3, [pc, #104]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 8007a0a:	220c      	movs	r2, #12
 8007a0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007a0e:	4b19      	ldr	r3, [pc, #100]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 8007a10:	2200      	movs	r2, #0
 8007a12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007a14:	4b17      	ldr	r3, [pc, #92]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 8007a16:	2200      	movs	r2, #0
 8007a18:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007a1a:	4b16      	ldr	r3, [pc, #88]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007a20:	4b14      	ldr	r3, [pc, #80]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 8007a22:	2200      	movs	r2, #0
 8007a24:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007a26:	4b13      	ldr	r3, [pc, #76]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 8007a28:	2200      	movs	r2, #0
 8007a2a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007a2c:	4811      	ldr	r0, [pc, #68]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 8007a2e:	f003 ff73 	bl	800b918 <HAL_UART_Init>
 8007a32:	4603      	mov	r3, r0
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d001      	beq.n	8007a3c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8007a38:	f7ff fc2d 	bl	8007296 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007a3c:	2100      	movs	r1, #0
 8007a3e:	480d      	ldr	r0, [pc, #52]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 8007a40:	f005 f902 	bl	800cc48 <HAL_UARTEx_SetTxFifoThreshold>
 8007a44:	4603      	mov	r3, r0
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d001      	beq.n	8007a4e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8007a4a:	f7ff fc24 	bl	8007296 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007a4e:	2100      	movs	r1, #0
 8007a50:	4808      	ldr	r0, [pc, #32]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 8007a52:	f005 f937 	bl	800ccc4 <HAL_UARTEx_SetRxFifoThreshold>
 8007a56:	4603      	mov	r3, r0
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d001      	beq.n	8007a60 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8007a5c:	f7ff fc1b 	bl	8007296 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8007a60:	4804      	ldr	r0, [pc, #16]	@ (8007a74 <MX_USART2_UART_Init+0x90>)
 8007a62:	f005 f8b8 	bl	800cbd6 <HAL_UARTEx_DisableFifoMode>
 8007a66:	4603      	mov	r3, r0
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d001      	beq.n	8007a70 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8007a6c:	f7ff fc13 	bl	8007296 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8007a70:	bf00      	nop
 8007a72:	bd80      	pop	{r7, pc}
 8007a74:	20002e50 	.word	0x20002e50
 8007a78:	40004400 	.word	0x40004400

08007a7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b09c      	sub	sp, #112	@ 0x70
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a84:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007a88:	2200      	movs	r2, #0
 8007a8a:	601a      	str	r2, [r3, #0]
 8007a8c:	605a      	str	r2, [r3, #4]
 8007a8e:	609a      	str	r2, [r3, #8]
 8007a90:	60da      	str	r2, [r3, #12]
 8007a92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007a94:	f107 0318 	add.w	r3, r7, #24
 8007a98:	2244      	movs	r2, #68	@ 0x44
 8007a9a:	2100      	movs	r1, #0
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	f006 fe77 	bl	800e790 <memset>
  if(uartHandle->Instance==USART1)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a67      	ldr	r2, [pc, #412]	@ (8007c44 <HAL_UART_MspInit+0x1c8>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d160      	bne.n	8007b6e <HAL_UART_MspInit+0xf2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007aac:	2301      	movs	r3, #1
 8007aae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007ab4:	f107 0318 	add.w	r3, r7, #24
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f002 fd1b 	bl	800a4f4 <HAL_RCCEx_PeriphCLKConfig>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d001      	beq.n	8007ac8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8007ac4:	f7ff fbe7 	bl	8007296 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007ac8:	4b5f      	ldr	r3, [pc, #380]	@ (8007c48 <HAL_UART_MspInit+0x1cc>)
 8007aca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007acc:	4a5e      	ldr	r2, [pc, #376]	@ (8007c48 <HAL_UART_MspInit+0x1cc>)
 8007ace:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007ad2:	6613      	str	r3, [r2, #96]	@ 0x60
 8007ad4:	4b5c      	ldr	r3, [pc, #368]	@ (8007c48 <HAL_UART_MspInit+0x1cc>)
 8007ad6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ad8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007adc:	617b      	str	r3, [r7, #20]
 8007ade:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007ae0:	4b59      	ldr	r3, [pc, #356]	@ (8007c48 <HAL_UART_MspInit+0x1cc>)
 8007ae2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ae4:	4a58      	ldr	r2, [pc, #352]	@ (8007c48 <HAL_UART_MspInit+0x1cc>)
 8007ae6:	f043 0302 	orr.w	r3, r3, #2
 8007aea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007aec:	4b56      	ldr	r3, [pc, #344]	@ (8007c48 <HAL_UART_MspInit+0x1cc>)
 8007aee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007af0:	f003 0302 	and.w	r3, r3, #2
 8007af4:	613b      	str	r3, [r7, #16]
 8007af6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007af8:	23c0      	movs	r3, #192	@ 0xc0
 8007afa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007afc:	2302      	movs	r3, #2
 8007afe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b00:	2300      	movs	r3, #0
 8007b02:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b04:	2300      	movs	r3, #0
 8007b06:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007b08:	2307      	movs	r3, #7
 8007b0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007b0c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007b10:	4619      	mov	r1, r3
 8007b12:	484e      	ldr	r0, [pc, #312]	@ (8007c4c <HAL_UART_MspInit+0x1d0>)
 8007b14:	f000 fd08 	bl	8008528 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8007b18:	4b4d      	ldr	r3, [pc, #308]	@ (8007c50 <HAL_UART_MspInit+0x1d4>)
 8007b1a:	4a4e      	ldr	r2, [pc, #312]	@ (8007c54 <HAL_UART_MspInit+0x1d8>)
 8007b1c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8007b1e:	4b4c      	ldr	r3, [pc, #304]	@ (8007c50 <HAL_UART_MspInit+0x1d4>)
 8007b20:	2218      	movs	r2, #24
 8007b22:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007b24:	4b4a      	ldr	r3, [pc, #296]	@ (8007c50 <HAL_UART_MspInit+0x1d4>)
 8007b26:	2200      	movs	r2, #0
 8007b28:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007b2a:	4b49      	ldr	r3, [pc, #292]	@ (8007c50 <HAL_UART_MspInit+0x1d4>)
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007b30:	4b47      	ldr	r3, [pc, #284]	@ (8007c50 <HAL_UART_MspInit+0x1d4>)
 8007b32:	2280      	movs	r2, #128	@ 0x80
 8007b34:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007b36:	4b46      	ldr	r3, [pc, #280]	@ (8007c50 <HAL_UART_MspInit+0x1d4>)
 8007b38:	2200      	movs	r2, #0
 8007b3a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007b3c:	4b44      	ldr	r3, [pc, #272]	@ (8007c50 <HAL_UART_MspInit+0x1d4>)
 8007b3e:	2200      	movs	r2, #0
 8007b40:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8007b42:	4b43      	ldr	r3, [pc, #268]	@ (8007c50 <HAL_UART_MspInit+0x1d4>)
 8007b44:	2220      	movs	r2, #32
 8007b46:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007b48:	4b41      	ldr	r3, [pc, #260]	@ (8007c50 <HAL_UART_MspInit+0x1d4>)
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8007b4e:	4840      	ldr	r0, [pc, #256]	@ (8007c50 <HAL_UART_MspInit+0x1d4>)
 8007b50:	f000 fa90 	bl	8008074 <HAL_DMA_Init>
 8007b54:	4603      	mov	r3, r0
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d001      	beq.n	8007b5e <HAL_UART_MspInit+0xe2>
    {
      Error_Handler();
 8007b5a:	f7ff fb9c 	bl	8007296 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4a3b      	ldr	r2, [pc, #236]	@ (8007c50 <HAL_UART_MspInit+0x1d4>)
 8007b62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8007b66:	4a3a      	ldr	r2, [pc, #232]	@ (8007c50 <HAL_UART_MspInit+0x1d4>)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8007b6c:	e065      	b.n	8007c3a <HAL_UART_MspInit+0x1be>
  else if(uartHandle->Instance==USART2)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a39      	ldr	r2, [pc, #228]	@ (8007c58 <HAL_UART_MspInit+0x1dc>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d160      	bne.n	8007c3a <HAL_UART_MspInit+0x1be>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8007b78:	2302      	movs	r3, #2
 8007b7a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007b80:	f107 0318 	add.w	r3, r7, #24
 8007b84:	4618      	mov	r0, r3
 8007b86:	f002 fcb5 	bl	800a4f4 <HAL_RCCEx_PeriphCLKConfig>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d001      	beq.n	8007b94 <HAL_UART_MspInit+0x118>
      Error_Handler();
 8007b90:	f7ff fb81 	bl	8007296 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8007b94:	4b2c      	ldr	r3, [pc, #176]	@ (8007c48 <HAL_UART_MspInit+0x1cc>)
 8007b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b98:	4a2b      	ldr	r2, [pc, #172]	@ (8007c48 <HAL_UART_MspInit+0x1cc>)
 8007b9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ba0:	4b29      	ldr	r3, [pc, #164]	@ (8007c48 <HAL_UART_MspInit+0x1cc>)
 8007ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ba4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ba8:	60fb      	str	r3, [r7, #12]
 8007baa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007bac:	4b26      	ldr	r3, [pc, #152]	@ (8007c48 <HAL_UART_MspInit+0x1cc>)
 8007bae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bb0:	4a25      	ldr	r2, [pc, #148]	@ (8007c48 <HAL_UART_MspInit+0x1cc>)
 8007bb2:	f043 0301 	orr.w	r3, r3, #1
 8007bb6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007bb8:	4b23      	ldr	r3, [pc, #140]	@ (8007c48 <HAL_UART_MspInit+0x1cc>)
 8007bba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bbc:	f003 0301 	and.w	r3, r3, #1
 8007bc0:	60bb      	str	r3, [r7, #8]
 8007bc2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007bc4:	230c      	movs	r3, #12
 8007bc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007bc8:	2302      	movs	r3, #2
 8007bca:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bcc:	2300      	movs	r3, #0
 8007bce:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007bd4:	2307      	movs	r3, #7
 8007bd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007bd8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007bdc:	4619      	mov	r1, r3
 8007bde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007be2:	f000 fca1 	bl	8008528 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8007be6:	4b1d      	ldr	r3, [pc, #116]	@ (8007c5c <HAL_UART_MspInit+0x1e0>)
 8007be8:	4a1d      	ldr	r2, [pc, #116]	@ (8007c60 <HAL_UART_MspInit+0x1e4>)
 8007bea:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8007bec:	4b1b      	ldr	r3, [pc, #108]	@ (8007c5c <HAL_UART_MspInit+0x1e0>)
 8007bee:	221a      	movs	r2, #26
 8007bf0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007bf2:	4b1a      	ldr	r3, [pc, #104]	@ (8007c5c <HAL_UART_MspInit+0x1e0>)
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007bf8:	4b18      	ldr	r3, [pc, #96]	@ (8007c5c <HAL_UART_MspInit+0x1e0>)
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007bfe:	4b17      	ldr	r3, [pc, #92]	@ (8007c5c <HAL_UART_MspInit+0x1e0>)
 8007c00:	2280      	movs	r2, #128	@ 0x80
 8007c02:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007c04:	4b15      	ldr	r3, [pc, #84]	@ (8007c5c <HAL_UART_MspInit+0x1e0>)
 8007c06:	2200      	movs	r2, #0
 8007c08:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007c0a:	4b14      	ldr	r3, [pc, #80]	@ (8007c5c <HAL_UART_MspInit+0x1e0>)
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8007c10:	4b12      	ldr	r3, [pc, #72]	@ (8007c5c <HAL_UART_MspInit+0x1e0>)
 8007c12:	2220      	movs	r2, #32
 8007c14:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007c16:	4b11      	ldr	r3, [pc, #68]	@ (8007c5c <HAL_UART_MspInit+0x1e0>)
 8007c18:	2200      	movs	r2, #0
 8007c1a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8007c1c:	480f      	ldr	r0, [pc, #60]	@ (8007c5c <HAL_UART_MspInit+0x1e0>)
 8007c1e:	f000 fa29 	bl	8008074 <HAL_DMA_Init>
 8007c22:	4603      	mov	r3, r0
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d001      	beq.n	8007c2c <HAL_UART_MspInit+0x1b0>
      Error_Handler();
 8007c28:	f7ff fb35 	bl	8007296 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	4a0b      	ldr	r2, [pc, #44]	@ (8007c5c <HAL_UART_MspInit+0x1e0>)
 8007c30:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8007c34:	4a09      	ldr	r2, [pc, #36]	@ (8007c5c <HAL_UART_MspInit+0x1e0>)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8007c3a:	bf00      	nop
 8007c3c:	3770      	adds	r7, #112	@ 0x70
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	bf00      	nop
 8007c44:	40013800 	.word	0x40013800
 8007c48:	40021000 	.word	0x40021000
 8007c4c:	48000400 	.word	0x48000400
 8007c50:	20002ee4 	.word	0x20002ee4
 8007c54:	40020008 	.word	0x40020008
 8007c58:	40004400 	.word	0x40004400
 8007c5c:	20002f44 	.word	0x20002f44
 8007c60:	4002001c 	.word	0x4002001c

08007c64 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a16      	ldr	r2, [pc, #88]	@ (8007ccc <HAL_UART_MspDeInit+0x68>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d110      	bne.n	8007c98 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8007c76:	4b16      	ldr	r3, [pc, #88]	@ (8007cd0 <HAL_UART_MspDeInit+0x6c>)
 8007c78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c7a:	4a15      	ldr	r2, [pc, #84]	@ (8007cd0 <HAL_UART_MspDeInit+0x6c>)
 8007c7c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c80:	6613      	str	r3, [r2, #96]	@ 0x60

    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 8007c82:	21c0      	movs	r1, #192	@ 0xc0
 8007c84:	4813      	ldr	r0, [pc, #76]	@ (8007cd4 <HAL_UART_MspDeInit+0x70>)
 8007c86:	f000 fdd1 	bl	800882c <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c90:	4618      	mov	r0, r3
 8007c92:	f000 fa97 	bl	80081c4 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8007c96:	e015      	b.n	8007cc4 <HAL_UART_MspDeInit+0x60>
  else if(uartHandle->Instance==USART2)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a0e      	ldr	r2, [pc, #56]	@ (8007cd8 <HAL_UART_MspDeInit+0x74>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d110      	bne.n	8007cc4 <HAL_UART_MspDeInit+0x60>
    __HAL_RCC_USART2_CLK_DISABLE();
 8007ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8007cd0 <HAL_UART_MspDeInit+0x6c>)
 8007ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8007cd0 <HAL_UART_MspDeInit+0x6c>)
 8007ca8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007cac:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8007cae:	210c      	movs	r1, #12
 8007cb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007cb4:	f000 fdba 	bl	800882c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	f000 fa80 	bl	80081c4 <HAL_DMA_DeInit>
}
 8007cc4:	bf00      	nop
 8007cc6:	3708      	adds	r7, #8
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}
 8007ccc:	40013800 	.word	0x40013800
 8007cd0:	40021000 	.word	0x40021000
 8007cd4:	48000400 	.word	0x48000400
 8007cd8:	40004400 	.word	0x40004400

08007cdc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007cdc:	480d      	ldr	r0, [pc, #52]	@ (8007d14 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007cde:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8007ce0:	f7ff fca4 	bl	800762c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007ce4:	480c      	ldr	r0, [pc, #48]	@ (8007d18 <LoopForever+0x6>)
  ldr r1, =_edata
 8007ce6:	490d      	ldr	r1, [pc, #52]	@ (8007d1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8007ce8:	4a0d      	ldr	r2, [pc, #52]	@ (8007d20 <LoopForever+0xe>)
  movs r3, #0
 8007cea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8007cec:	e002      	b.n	8007cf4 <LoopCopyDataInit>

08007cee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007cee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007cf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007cf2:	3304      	adds	r3, #4

08007cf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007cf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007cf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007cf8:	d3f9      	bcc.n	8007cee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007cfa:	4a0a      	ldr	r2, [pc, #40]	@ (8007d24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007cfc:	4c0a      	ldr	r4, [pc, #40]	@ (8007d28 <LoopForever+0x16>)
  movs r3, #0
 8007cfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007d00:	e001      	b.n	8007d06 <LoopFillZerobss>

08007d02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007d02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007d04:	3204      	adds	r2, #4

08007d06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007d06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007d08:	d3fb      	bcc.n	8007d02 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8007d0a:	f006 fdd7 	bl	800e8bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007d0e:	f7ff fa59 	bl	80071c4 <main>

08007d12 <LoopForever>:

LoopForever:
    b LoopForever
 8007d12:	e7fe      	b.n	8007d12 <LoopForever>
  ldr   r0, =_estack
 8007d14:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8007d18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007d1c:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 8007d20:	080128c4 	.word	0x080128c4
  ldr r2, =_sbss
 8007d24:	20000a8c 	.word	0x20000a8c
  ldr r4, =_ebss
 8007d28:	200030f4 	.word	0x200030f4

08007d2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007d2c:	e7fe      	b.n	8007d2c <ADC1_2_IRQHandler>

08007d2e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007d2e:	b580      	push	{r7, lr}
 8007d30:	b082      	sub	sp, #8
 8007d32:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007d34:	2300      	movs	r3, #0
 8007d36:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007d38:	2003      	movs	r0, #3
 8007d3a:	f000 f95b 	bl	8007ff4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007d3e:	200f      	movs	r0, #15
 8007d40:	f000 f80e 	bl	8007d60 <HAL_InitTick>
 8007d44:	4603      	mov	r3, r0
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d002      	beq.n	8007d50 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	71fb      	strb	r3, [r7, #7]
 8007d4e:	e001      	b.n	8007d54 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007d50:	f7ff fb3a 	bl	80073c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007d54:	79fb      	ldrb	r3, [r7, #7]

}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3708      	adds	r7, #8
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}
	...

08007d60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8007d6c:	4b16      	ldr	r3, [pc, #88]	@ (8007dc8 <HAL_InitTick+0x68>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d022      	beq.n	8007dba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8007d74:	4b15      	ldr	r3, [pc, #84]	@ (8007dcc <HAL_InitTick+0x6c>)
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	4b13      	ldr	r3, [pc, #76]	@ (8007dc8 <HAL_InitTick+0x68>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007d80:	fbb1 f3f3 	udiv	r3, r1, r3
 8007d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f000 f966 	bl	800805a <HAL_SYSTICK_Config>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d10f      	bne.n	8007db4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2b0f      	cmp	r3, #15
 8007d98:	d809      	bhi.n	8007dae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	6879      	ldr	r1, [r7, #4]
 8007d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8007da2:	f000 f932 	bl	800800a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007da6:	4a0a      	ldr	r2, [pc, #40]	@ (8007dd0 <HAL_InitTick+0x70>)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6013      	str	r3, [r2, #0]
 8007dac:	e007      	b.n	8007dbe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	73fb      	strb	r3, [r7, #15]
 8007db2:	e004      	b.n	8007dbe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007db4:	2301      	movs	r3, #1
 8007db6:	73fb      	strb	r3, [r7, #15]
 8007db8:	e001      	b.n	8007dbe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3710      	adds	r7, #16
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}
 8007dc8:	20000068 	.word	0x20000068
 8007dcc:	20000060 	.word	0x20000060
 8007dd0:	20000064 	.word	0x20000064

08007dd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007dd8:	4b05      	ldr	r3, [pc, #20]	@ (8007df0 <HAL_IncTick+0x1c>)
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	4b05      	ldr	r3, [pc, #20]	@ (8007df4 <HAL_IncTick+0x20>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4413      	add	r3, r2
 8007de2:	4a03      	ldr	r2, [pc, #12]	@ (8007df0 <HAL_IncTick+0x1c>)
 8007de4:	6013      	str	r3, [r2, #0]
}
 8007de6:	bf00      	nop
 8007de8:	46bd      	mov	sp, r7
 8007dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dee:	4770      	bx	lr
 8007df0:	20002fa4 	.word	0x20002fa4
 8007df4:	20000068 	.word	0x20000068

08007df8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	af00      	add	r7, sp, #0
  return uwTick;
 8007dfc:	4b03      	ldr	r3, [pc, #12]	@ (8007e0c <HAL_GetTick+0x14>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	46bd      	mov	sp, r7
 8007e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e08:	4770      	bx	lr
 8007e0a:	bf00      	nop
 8007e0c:	20002fa4 	.word	0x20002fa4

08007e10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007e18:	f7ff ffee 	bl	8007df8 <HAL_GetTick>
 8007e1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e28:	d004      	beq.n	8007e34 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8007e2a:	4b09      	ldr	r3, [pc, #36]	@ (8007e50 <HAL_Delay+0x40>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	4413      	add	r3, r2
 8007e32:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007e34:	bf00      	nop
 8007e36:	f7ff ffdf 	bl	8007df8 <HAL_GetTick>
 8007e3a:	4602      	mov	r2, r0
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	1ad3      	subs	r3, r2, r3
 8007e40:	68fa      	ldr	r2, [r7, #12]
 8007e42:	429a      	cmp	r2, r3
 8007e44:	d8f7      	bhi.n	8007e36 <HAL_Delay+0x26>
  {
  }
}
 8007e46:	bf00      	nop
 8007e48:	bf00      	nop
 8007e4a:	3710      	adds	r7, #16
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	20000068 	.word	0x20000068

08007e54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b085      	sub	sp, #20
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f003 0307 	and.w	r3, r3, #7
 8007e62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007e64:	4b0c      	ldr	r3, [pc, #48]	@ (8007e98 <__NVIC_SetPriorityGrouping+0x44>)
 8007e66:	68db      	ldr	r3, [r3, #12]
 8007e68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007e6a:	68ba      	ldr	r2, [r7, #8]
 8007e6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007e70:	4013      	ands	r3, r2
 8007e72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007e7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007e80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007e86:	4a04      	ldr	r2, [pc, #16]	@ (8007e98 <__NVIC_SetPriorityGrouping+0x44>)
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	60d3      	str	r3, [r2, #12]
}
 8007e8c:	bf00      	nop
 8007e8e:	3714      	adds	r7, #20
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr
 8007e98:	e000ed00 	.word	0xe000ed00

08007e9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007ea0:	4b04      	ldr	r3, [pc, #16]	@ (8007eb4 <__NVIC_GetPriorityGrouping+0x18>)
 8007ea2:	68db      	ldr	r3, [r3, #12]
 8007ea4:	0a1b      	lsrs	r3, r3, #8
 8007ea6:	f003 0307 	and.w	r3, r3, #7
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	46bd      	mov	sp, r7
 8007eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb2:	4770      	bx	lr
 8007eb4:	e000ed00 	.word	0xe000ed00

08007eb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b083      	sub	sp, #12
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	db0b      	blt.n	8007ee2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007eca:	79fb      	ldrb	r3, [r7, #7]
 8007ecc:	f003 021f 	and.w	r2, r3, #31
 8007ed0:	4907      	ldr	r1, [pc, #28]	@ (8007ef0 <__NVIC_EnableIRQ+0x38>)
 8007ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ed6:	095b      	lsrs	r3, r3, #5
 8007ed8:	2001      	movs	r0, #1
 8007eda:	fa00 f202 	lsl.w	r2, r0, r2
 8007ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007ee2:	bf00      	nop
 8007ee4:	370c      	adds	r7, #12
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eec:	4770      	bx	lr
 8007eee:	bf00      	nop
 8007ef0:	e000e100 	.word	0xe000e100

08007ef4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b083      	sub	sp, #12
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	4603      	mov	r3, r0
 8007efc:	6039      	str	r1, [r7, #0]
 8007efe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	db0a      	blt.n	8007f1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	b2da      	uxtb	r2, r3
 8007f0c:	490c      	ldr	r1, [pc, #48]	@ (8007f40 <__NVIC_SetPriority+0x4c>)
 8007f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f12:	0112      	lsls	r2, r2, #4
 8007f14:	b2d2      	uxtb	r2, r2
 8007f16:	440b      	add	r3, r1
 8007f18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007f1c:	e00a      	b.n	8007f34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	b2da      	uxtb	r2, r3
 8007f22:	4908      	ldr	r1, [pc, #32]	@ (8007f44 <__NVIC_SetPriority+0x50>)
 8007f24:	79fb      	ldrb	r3, [r7, #7]
 8007f26:	f003 030f 	and.w	r3, r3, #15
 8007f2a:	3b04      	subs	r3, #4
 8007f2c:	0112      	lsls	r2, r2, #4
 8007f2e:	b2d2      	uxtb	r2, r2
 8007f30:	440b      	add	r3, r1
 8007f32:	761a      	strb	r2, [r3, #24]
}
 8007f34:	bf00      	nop
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr
 8007f40:	e000e100 	.word	0xe000e100
 8007f44:	e000ed00 	.word	0xe000ed00

08007f48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b089      	sub	sp, #36	@ 0x24
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	60f8      	str	r0, [r7, #12]
 8007f50:	60b9      	str	r1, [r7, #8]
 8007f52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f003 0307 	and.w	r3, r3, #7
 8007f5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007f5c:	69fb      	ldr	r3, [r7, #28]
 8007f5e:	f1c3 0307 	rsb	r3, r3, #7
 8007f62:	2b04      	cmp	r3, #4
 8007f64:	bf28      	it	cs
 8007f66:	2304      	movcs	r3, #4
 8007f68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007f6a:	69fb      	ldr	r3, [r7, #28]
 8007f6c:	3304      	adds	r3, #4
 8007f6e:	2b06      	cmp	r3, #6
 8007f70:	d902      	bls.n	8007f78 <NVIC_EncodePriority+0x30>
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	3b03      	subs	r3, #3
 8007f76:	e000      	b.n	8007f7a <NVIC_EncodePriority+0x32>
 8007f78:	2300      	movs	r3, #0
 8007f7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f80:	69bb      	ldr	r3, [r7, #24]
 8007f82:	fa02 f303 	lsl.w	r3, r2, r3
 8007f86:	43da      	mvns	r2, r3
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	401a      	ands	r2, r3
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007f90:	f04f 31ff 	mov.w	r1, #4294967295
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	fa01 f303 	lsl.w	r3, r1, r3
 8007f9a:	43d9      	mvns	r1, r3
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007fa0:	4313      	orrs	r3, r2
         );
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3724      	adds	r7, #36	@ 0x24
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr
	...

08007fb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b082      	sub	sp, #8
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007fc0:	d301      	bcc.n	8007fc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e00f      	b.n	8007fe6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8007ff0 <SysTick_Config+0x40>)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	3b01      	subs	r3, #1
 8007fcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007fce:	210f      	movs	r1, #15
 8007fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd4:	f7ff ff8e 	bl	8007ef4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007fd8:	4b05      	ldr	r3, [pc, #20]	@ (8007ff0 <SysTick_Config+0x40>)
 8007fda:	2200      	movs	r2, #0
 8007fdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007fde:	4b04      	ldr	r3, [pc, #16]	@ (8007ff0 <SysTick_Config+0x40>)
 8007fe0:	2207      	movs	r2, #7
 8007fe2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007fe4:	2300      	movs	r3, #0
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3708      	adds	r7, #8
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}
 8007fee:	bf00      	nop
 8007ff0:	e000e010 	.word	0xe000e010

08007ff4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b082      	sub	sp, #8
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f7ff ff29 	bl	8007e54 <__NVIC_SetPriorityGrouping>
}
 8008002:	bf00      	nop
 8008004:	3708      	adds	r7, #8
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}

0800800a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800800a:	b580      	push	{r7, lr}
 800800c:	b086      	sub	sp, #24
 800800e:	af00      	add	r7, sp, #0
 8008010:	4603      	mov	r3, r0
 8008012:	60b9      	str	r1, [r7, #8]
 8008014:	607a      	str	r2, [r7, #4]
 8008016:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008018:	f7ff ff40 	bl	8007e9c <__NVIC_GetPriorityGrouping>
 800801c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800801e:	687a      	ldr	r2, [r7, #4]
 8008020:	68b9      	ldr	r1, [r7, #8]
 8008022:	6978      	ldr	r0, [r7, #20]
 8008024:	f7ff ff90 	bl	8007f48 <NVIC_EncodePriority>
 8008028:	4602      	mov	r2, r0
 800802a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800802e:	4611      	mov	r1, r2
 8008030:	4618      	mov	r0, r3
 8008032:	f7ff ff5f 	bl	8007ef4 <__NVIC_SetPriority>
}
 8008036:	bf00      	nop
 8008038:	3718      	adds	r7, #24
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}

0800803e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800803e:	b580      	push	{r7, lr}
 8008040:	b082      	sub	sp, #8
 8008042:	af00      	add	r7, sp, #0
 8008044:	4603      	mov	r3, r0
 8008046:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800804c:	4618      	mov	r0, r3
 800804e:	f7ff ff33 	bl	8007eb8 <__NVIC_EnableIRQ>
}
 8008052:	bf00      	nop
 8008054:	3708      	adds	r7, #8
 8008056:	46bd      	mov	sp, r7
 8008058:	bd80      	pop	{r7, pc}

0800805a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800805a:	b580      	push	{r7, lr}
 800805c:	b082      	sub	sp, #8
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f7ff ffa4 	bl	8007fb0 <SysTick_Config>
 8008068:	4603      	mov	r3, r0
}
 800806a:	4618      	mov	r0, r3
 800806c:	3708      	adds	r7, #8
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
	...

08008074 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b084      	sub	sp, #16
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d101      	bne.n	8008086 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008082:	2301      	movs	r3, #1
 8008084:	e08d      	b.n	80081a2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	461a      	mov	r2, r3
 800808c:	4b47      	ldr	r3, [pc, #284]	@ (80081ac <HAL_DMA_Init+0x138>)
 800808e:	429a      	cmp	r2, r3
 8008090:	d80f      	bhi.n	80080b2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	461a      	mov	r2, r3
 8008098:	4b45      	ldr	r3, [pc, #276]	@ (80081b0 <HAL_DMA_Init+0x13c>)
 800809a:	4413      	add	r3, r2
 800809c:	4a45      	ldr	r2, [pc, #276]	@ (80081b4 <HAL_DMA_Init+0x140>)
 800809e:	fba2 2303 	umull	r2, r3, r2, r3
 80080a2:	091b      	lsrs	r3, r3, #4
 80080a4:	009a      	lsls	r2, r3, #2
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	4a42      	ldr	r2, [pc, #264]	@ (80081b8 <HAL_DMA_Init+0x144>)
 80080ae:	641a      	str	r2, [r3, #64]	@ 0x40
 80080b0:	e00e      	b.n	80080d0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	461a      	mov	r2, r3
 80080b8:	4b40      	ldr	r3, [pc, #256]	@ (80081bc <HAL_DMA_Init+0x148>)
 80080ba:	4413      	add	r3, r2
 80080bc:	4a3d      	ldr	r2, [pc, #244]	@ (80081b4 <HAL_DMA_Init+0x140>)
 80080be:	fba2 2303 	umull	r2, r3, r2, r3
 80080c2:	091b      	lsrs	r3, r3, #4
 80080c4:	009a      	lsls	r2, r3, #2
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	4a3c      	ldr	r2, [pc, #240]	@ (80081c0 <HAL_DMA_Init+0x14c>)
 80080ce:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2202      	movs	r2, #2
 80080d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80080e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80080f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	691b      	ldr	r3, [r3, #16]
 80080fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008100:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	699b      	ldr	r3, [r3, #24]
 8008106:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800810c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6a1b      	ldr	r3, [r3, #32]
 8008112:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008114:	68fa      	ldr	r2, [r7, #12]
 8008116:	4313      	orrs	r3, r2
 8008118:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	68fa      	ldr	r2, [r7, #12]
 8008120:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f000 f99e 	bl	8008464 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	689b      	ldr	r3, [r3, #8]
 800812c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008130:	d102      	bne.n	8008138 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2200      	movs	r2, #0
 8008136:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	685a      	ldr	r2, [r3, #4]
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008140:	b2d2      	uxtb	r2, r2
 8008142:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008148:	687a      	ldr	r2, [r7, #4]
 800814a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800814c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d010      	beq.n	8008178 <HAL_DMA_Init+0x104>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	685b      	ldr	r3, [r3, #4]
 800815a:	2b04      	cmp	r3, #4
 800815c:	d80c      	bhi.n	8008178 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 f9be 	bl	80084e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008168:	2200      	movs	r2, #0
 800816a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008170:	687a      	ldr	r2, [r7, #4]
 8008172:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008174:	605a      	str	r2, [r3, #4]
 8008176:	e008      	b.n	800818a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2200      	movs	r2, #0
 8008182:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2200      	movs	r2, #0
 8008188:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2200      	movs	r2, #0
 800818e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2201      	movs	r2, #1
 8008194:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2200      	movs	r2, #0
 800819c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80081a0:	2300      	movs	r3, #0
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3710      	adds	r7, #16
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	bf00      	nop
 80081ac:	40020407 	.word	0x40020407
 80081b0:	bffdfff8 	.word	0xbffdfff8
 80081b4:	cccccccd 	.word	0xcccccccd
 80081b8:	40020000 	.word	0x40020000
 80081bc:	bffdfbf8 	.word	0xbffdfbf8
 80081c0:	40020400 	.word	0x40020400

080081c4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b082      	sub	sp, #8
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d101      	bne.n	80081d6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80081d2:	2301      	movs	r3, #1
 80081d4:	e07b      	b.n	80082ce <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f022 0201 	bic.w	r2, r2, #1
 80081e4:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	461a      	mov	r2, r3
 80081ec:	4b3a      	ldr	r3, [pc, #232]	@ (80082d8 <HAL_DMA_DeInit+0x114>)
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d80f      	bhi.n	8008212 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	461a      	mov	r2, r3
 80081f8:	4b38      	ldr	r3, [pc, #224]	@ (80082dc <HAL_DMA_DeInit+0x118>)
 80081fa:	4413      	add	r3, r2
 80081fc:	4a38      	ldr	r2, [pc, #224]	@ (80082e0 <HAL_DMA_DeInit+0x11c>)
 80081fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008202:	091b      	lsrs	r3, r3, #4
 8008204:	009a      	lsls	r2, r3, #2
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	4a35      	ldr	r2, [pc, #212]	@ (80082e4 <HAL_DMA_DeInit+0x120>)
 800820e:	641a      	str	r2, [r3, #64]	@ 0x40
 8008210:	e00e      	b.n	8008230 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	461a      	mov	r2, r3
 8008218:	4b33      	ldr	r3, [pc, #204]	@ (80082e8 <HAL_DMA_DeInit+0x124>)
 800821a:	4413      	add	r3, r2
 800821c:	4a30      	ldr	r2, [pc, #192]	@ (80082e0 <HAL_DMA_DeInit+0x11c>)
 800821e:	fba2 2303 	umull	r2, r3, r2, r3
 8008222:	091b      	lsrs	r3, r3, #4
 8008224:	009a      	lsls	r2, r3, #2
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	4a2f      	ldr	r2, [pc, #188]	@ (80082ec <HAL_DMA_DeInit+0x128>)
 800822e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	2200      	movs	r2, #0
 8008236:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800823c:	f003 021f 	and.w	r2, r3, #31
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008244:	2101      	movs	r1, #1
 8008246:	fa01 f202 	lsl.w	r2, r1, r2
 800824a:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f000 f909 	bl	8008464 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008256:	2200      	movs	r2, #0
 8008258:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008262:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d00f      	beq.n	800828c <HAL_DMA_DeInit+0xc8>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	2b04      	cmp	r3, #4
 8008272:	d80b      	bhi.n	800828c <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f000 f933 	bl	80084e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800827e:	2200      	movs	r2, #0
 8008280:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008286:	687a      	ldr	r2, [r7, #4]
 8008288:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800828a:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2200      	movs	r2, #0
 8008290:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2200      	movs	r2, #0
 8008296:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2200      	movs	r2, #0
 800829c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2200      	movs	r2, #0
 80082a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2200      	movs	r2, #0
 80082a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2200      	movs	r2, #0
 80082ae:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2200      	movs	r2, #0
 80082b4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2200      	movs	r2, #0
 80082ba:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2200      	movs	r2, #0
 80082c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2200      	movs	r2, #0
 80082c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80082cc:	2300      	movs	r3, #0
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3708      	adds	r7, #8
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop
 80082d8:	40020407 	.word	0x40020407
 80082dc:	bffdfff8 	.word	0xbffdfff8
 80082e0:	cccccccd 	.word	0xcccccccd
 80082e4:	40020000 	.word	0x40020000
 80082e8:	bffdfbf8 	.word	0xbffdfbf8
 80082ec:	40020400 	.word	0x40020400

080082f0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b086      	sub	sp, #24
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	60f8      	str	r0, [r7, #12]
 80082f8:	60b9      	str	r1, [r7, #8]
 80082fa:	607a      	str	r2, [r7, #4]
 80082fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082fe:	2300      	movs	r3, #0
 8008300:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008308:	2b01      	cmp	r3, #1
 800830a:	d101      	bne.n	8008310 <HAL_DMA_Start_IT+0x20>
 800830c:	2302      	movs	r3, #2
 800830e:	e066      	b.n	80083de <HAL_DMA_Start_IT+0xee>
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2201      	movs	r2, #1
 8008314:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800831e:	b2db      	uxtb	r3, r3
 8008320:	2b01      	cmp	r3, #1
 8008322:	d155      	bne.n	80083d0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2202      	movs	r2, #2
 8008328:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	2200      	movs	r2, #0
 8008330:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f022 0201 	bic.w	r2, r2, #1
 8008340:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	687a      	ldr	r2, [r7, #4]
 8008346:	68b9      	ldr	r1, [r7, #8]
 8008348:	68f8      	ldr	r0, [r7, #12]
 800834a:	f000 f84c 	bl	80083e6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008352:	2b00      	cmp	r3, #0
 8008354:	d008      	beq.n	8008368 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f042 020e 	orr.w	r2, r2, #14
 8008364:	601a      	str	r2, [r3, #0]
 8008366:	e00f      	b.n	8008388 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	681a      	ldr	r2, [r3, #0]
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f022 0204 	bic.w	r2, r2, #4
 8008376:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	681a      	ldr	r2, [r3, #0]
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f042 020a 	orr.w	r2, r2, #10
 8008386:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008392:	2b00      	cmp	r3, #0
 8008394:	d007      	beq.n	80083a6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80083a4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d007      	beq.n	80083be <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80083bc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	681a      	ldr	r2, [r3, #0]
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f042 0201 	orr.w	r2, r2, #1
 80083cc:	601a      	str	r2, [r3, #0]
 80083ce:	e005      	b.n	80083dc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2200      	movs	r2, #0
 80083d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80083d8:	2302      	movs	r3, #2
 80083da:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80083dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3718      	adds	r7, #24
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}

080083e6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80083e6:	b480      	push	{r7}
 80083e8:	b085      	sub	sp, #20
 80083ea:	af00      	add	r7, sp, #0
 80083ec:	60f8      	str	r0, [r7, #12]
 80083ee:	60b9      	str	r1, [r7, #8]
 80083f0:	607a      	str	r2, [r7, #4]
 80083f2:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083f8:	68fa      	ldr	r2, [r7, #12]
 80083fa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80083fc:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008402:	2b00      	cmp	r3, #0
 8008404:	d004      	beq.n	8008410 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800840a:	68fa      	ldr	r2, [r7, #12]
 800840c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800840e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008414:	f003 021f 	and.w	r2, r3, #31
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800841c:	2101      	movs	r1, #1
 800841e:	fa01 f202 	lsl.w	r2, r1, r2
 8008422:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	683a      	ldr	r2, [r7, #0]
 800842a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	2b10      	cmp	r3, #16
 8008432:	d108      	bne.n	8008446 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	687a      	ldr	r2, [r7, #4]
 800843a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	68ba      	ldr	r2, [r7, #8]
 8008442:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008444:	e007      	b.n	8008456 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	68ba      	ldr	r2, [r7, #8]
 800844c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	687a      	ldr	r2, [r7, #4]
 8008454:	60da      	str	r2, [r3, #12]
}
 8008456:	bf00      	nop
 8008458:	3714      	adds	r7, #20
 800845a:	46bd      	mov	sp, r7
 800845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008460:	4770      	bx	lr
	...

08008464 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008464:	b480      	push	{r7}
 8008466:	b087      	sub	sp, #28
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	461a      	mov	r2, r3
 8008472:	4b16      	ldr	r3, [pc, #88]	@ (80084cc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8008474:	429a      	cmp	r2, r3
 8008476:	d802      	bhi.n	800847e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8008478:	4b15      	ldr	r3, [pc, #84]	@ (80084d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800847a:	617b      	str	r3, [r7, #20]
 800847c:	e001      	b.n	8008482 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800847e:	4b15      	ldr	r3, [pc, #84]	@ (80084d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008480:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	b2db      	uxtb	r3, r3
 800848c:	3b08      	subs	r3, #8
 800848e:	4a12      	ldr	r2, [pc, #72]	@ (80084d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008490:	fba2 2303 	umull	r2, r3, r2, r3
 8008494:	091b      	lsrs	r3, r3, #4
 8008496:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800849c:	089b      	lsrs	r3, r3, #2
 800849e:	009a      	lsls	r2, r3, #2
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	4413      	add	r3, r2
 80084a4:	461a      	mov	r2, r3
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	4a0b      	ldr	r2, [pc, #44]	@ (80084dc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80084ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	f003 031f 	and.w	r3, r3, #31
 80084b6:	2201      	movs	r2, #1
 80084b8:	409a      	lsls	r2, r3
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80084be:	bf00      	nop
 80084c0:	371c      	adds	r7, #28
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr
 80084ca:	bf00      	nop
 80084cc:	40020407 	.word	0x40020407
 80084d0:	40020800 	.word	0x40020800
 80084d4:	40020820 	.word	0x40020820
 80084d8:	cccccccd 	.word	0xcccccccd
 80084dc:	40020880 	.word	0x40020880

080084e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b085      	sub	sp, #20
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80084f0:	68fa      	ldr	r2, [r7, #12]
 80084f2:	4b0b      	ldr	r3, [pc, #44]	@ (8008520 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80084f4:	4413      	add	r3, r2
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	461a      	mov	r2, r3
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	4a08      	ldr	r2, [pc, #32]	@ (8008524 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008502:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	3b01      	subs	r3, #1
 8008508:	f003 031f 	and.w	r3, r3, #31
 800850c:	2201      	movs	r2, #1
 800850e:	409a      	lsls	r2, r3
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008514:	bf00      	nop
 8008516:	3714      	adds	r7, #20
 8008518:	46bd      	mov	sp, r7
 800851a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851e:	4770      	bx	lr
 8008520:	1000823f 	.word	0x1000823f
 8008524:	40020940 	.word	0x40020940

08008528 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008528:	b480      	push	{r7}
 800852a:	b087      	sub	sp, #28
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
 8008530:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008532:	2300      	movs	r3, #0
 8008534:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008536:	e15a      	b.n	80087ee <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	681a      	ldr	r2, [r3, #0]
 800853c:	2101      	movs	r1, #1
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	fa01 f303 	lsl.w	r3, r1, r3
 8008544:	4013      	ands	r3, r2
 8008546:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2b00      	cmp	r3, #0
 800854c:	f000 814c 	beq.w	80087e8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	f003 0303 	and.w	r3, r3, #3
 8008558:	2b01      	cmp	r3, #1
 800855a:	d005      	beq.n	8008568 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	685b      	ldr	r3, [r3, #4]
 8008560:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008564:	2b02      	cmp	r3, #2
 8008566:	d130      	bne.n	80085ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	005b      	lsls	r3, r3, #1
 8008572:	2203      	movs	r2, #3
 8008574:	fa02 f303 	lsl.w	r3, r2, r3
 8008578:	43db      	mvns	r3, r3
 800857a:	693a      	ldr	r2, [r7, #16]
 800857c:	4013      	ands	r3, r2
 800857e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	68da      	ldr	r2, [r3, #12]
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	005b      	lsls	r3, r3, #1
 8008588:	fa02 f303 	lsl.w	r3, r2, r3
 800858c:	693a      	ldr	r2, [r7, #16]
 800858e:	4313      	orrs	r3, r2
 8008590:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	693a      	ldr	r2, [r7, #16]
 8008596:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800859e:	2201      	movs	r2, #1
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	fa02 f303 	lsl.w	r3, r2, r3
 80085a6:	43db      	mvns	r3, r3
 80085a8:	693a      	ldr	r2, [r7, #16]
 80085aa:	4013      	ands	r3, r2
 80085ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	091b      	lsrs	r3, r3, #4
 80085b4:	f003 0201 	and.w	r2, r3, #1
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	fa02 f303 	lsl.w	r3, r2, r3
 80085be:	693a      	ldr	r2, [r7, #16]
 80085c0:	4313      	orrs	r3, r2
 80085c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	693a      	ldr	r2, [r7, #16]
 80085c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	685b      	ldr	r3, [r3, #4]
 80085ce:	f003 0303 	and.w	r3, r3, #3
 80085d2:	2b03      	cmp	r3, #3
 80085d4:	d017      	beq.n	8008606 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	68db      	ldr	r3, [r3, #12]
 80085da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	005b      	lsls	r3, r3, #1
 80085e0:	2203      	movs	r2, #3
 80085e2:	fa02 f303 	lsl.w	r3, r2, r3
 80085e6:	43db      	mvns	r3, r3
 80085e8:	693a      	ldr	r2, [r7, #16]
 80085ea:	4013      	ands	r3, r2
 80085ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	689a      	ldr	r2, [r3, #8]
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	005b      	lsls	r3, r3, #1
 80085f6:	fa02 f303 	lsl.w	r3, r2, r3
 80085fa:	693a      	ldr	r2, [r7, #16]
 80085fc:	4313      	orrs	r3, r2
 80085fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	693a      	ldr	r2, [r7, #16]
 8008604:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	f003 0303 	and.w	r3, r3, #3
 800860e:	2b02      	cmp	r3, #2
 8008610:	d123      	bne.n	800865a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	08da      	lsrs	r2, r3, #3
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	3208      	adds	r2, #8
 800861a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800861e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008620:	697b      	ldr	r3, [r7, #20]
 8008622:	f003 0307 	and.w	r3, r3, #7
 8008626:	009b      	lsls	r3, r3, #2
 8008628:	220f      	movs	r2, #15
 800862a:	fa02 f303 	lsl.w	r3, r2, r3
 800862e:	43db      	mvns	r3, r3
 8008630:	693a      	ldr	r2, [r7, #16]
 8008632:	4013      	ands	r3, r2
 8008634:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	691a      	ldr	r2, [r3, #16]
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	f003 0307 	and.w	r3, r3, #7
 8008640:	009b      	lsls	r3, r3, #2
 8008642:	fa02 f303 	lsl.w	r3, r2, r3
 8008646:	693a      	ldr	r2, [r7, #16]
 8008648:	4313      	orrs	r3, r2
 800864a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	08da      	lsrs	r2, r3, #3
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	3208      	adds	r2, #8
 8008654:	6939      	ldr	r1, [r7, #16]
 8008656:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	005b      	lsls	r3, r3, #1
 8008664:	2203      	movs	r2, #3
 8008666:	fa02 f303 	lsl.w	r3, r2, r3
 800866a:	43db      	mvns	r3, r3
 800866c:	693a      	ldr	r2, [r7, #16]
 800866e:	4013      	ands	r3, r2
 8008670:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	f003 0203 	and.w	r2, r3, #3
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	005b      	lsls	r3, r3, #1
 800867e:	fa02 f303 	lsl.w	r3, r2, r3
 8008682:	693a      	ldr	r2, [r7, #16]
 8008684:	4313      	orrs	r3, r2
 8008686:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	693a      	ldr	r2, [r7, #16]
 800868c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008696:	2b00      	cmp	r3, #0
 8008698:	f000 80a6 	beq.w	80087e8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800869c:	4b5b      	ldr	r3, [pc, #364]	@ (800880c <HAL_GPIO_Init+0x2e4>)
 800869e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086a0:	4a5a      	ldr	r2, [pc, #360]	@ (800880c <HAL_GPIO_Init+0x2e4>)
 80086a2:	f043 0301 	orr.w	r3, r3, #1
 80086a6:	6613      	str	r3, [r2, #96]	@ 0x60
 80086a8:	4b58      	ldr	r3, [pc, #352]	@ (800880c <HAL_GPIO_Init+0x2e4>)
 80086aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086ac:	f003 0301 	and.w	r3, r3, #1
 80086b0:	60bb      	str	r3, [r7, #8]
 80086b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80086b4:	4a56      	ldr	r2, [pc, #344]	@ (8008810 <HAL_GPIO_Init+0x2e8>)
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	089b      	lsrs	r3, r3, #2
 80086ba:	3302      	adds	r3, #2
 80086bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	f003 0303 	and.w	r3, r3, #3
 80086c8:	009b      	lsls	r3, r3, #2
 80086ca:	220f      	movs	r2, #15
 80086cc:	fa02 f303 	lsl.w	r3, r2, r3
 80086d0:	43db      	mvns	r3, r3
 80086d2:	693a      	ldr	r2, [r7, #16]
 80086d4:	4013      	ands	r3, r2
 80086d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80086de:	d01f      	beq.n	8008720 <HAL_GPIO_Init+0x1f8>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	4a4c      	ldr	r2, [pc, #304]	@ (8008814 <HAL_GPIO_Init+0x2ec>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d019      	beq.n	800871c <HAL_GPIO_Init+0x1f4>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	4a4b      	ldr	r2, [pc, #300]	@ (8008818 <HAL_GPIO_Init+0x2f0>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d013      	beq.n	8008718 <HAL_GPIO_Init+0x1f0>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	4a4a      	ldr	r2, [pc, #296]	@ (800881c <HAL_GPIO_Init+0x2f4>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d00d      	beq.n	8008714 <HAL_GPIO_Init+0x1ec>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	4a49      	ldr	r2, [pc, #292]	@ (8008820 <HAL_GPIO_Init+0x2f8>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d007      	beq.n	8008710 <HAL_GPIO_Init+0x1e8>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	4a48      	ldr	r2, [pc, #288]	@ (8008824 <HAL_GPIO_Init+0x2fc>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d101      	bne.n	800870c <HAL_GPIO_Init+0x1e4>
 8008708:	2305      	movs	r3, #5
 800870a:	e00a      	b.n	8008722 <HAL_GPIO_Init+0x1fa>
 800870c:	2306      	movs	r3, #6
 800870e:	e008      	b.n	8008722 <HAL_GPIO_Init+0x1fa>
 8008710:	2304      	movs	r3, #4
 8008712:	e006      	b.n	8008722 <HAL_GPIO_Init+0x1fa>
 8008714:	2303      	movs	r3, #3
 8008716:	e004      	b.n	8008722 <HAL_GPIO_Init+0x1fa>
 8008718:	2302      	movs	r3, #2
 800871a:	e002      	b.n	8008722 <HAL_GPIO_Init+0x1fa>
 800871c:	2301      	movs	r3, #1
 800871e:	e000      	b.n	8008722 <HAL_GPIO_Init+0x1fa>
 8008720:	2300      	movs	r3, #0
 8008722:	697a      	ldr	r2, [r7, #20]
 8008724:	f002 0203 	and.w	r2, r2, #3
 8008728:	0092      	lsls	r2, r2, #2
 800872a:	4093      	lsls	r3, r2
 800872c:	693a      	ldr	r2, [r7, #16]
 800872e:	4313      	orrs	r3, r2
 8008730:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008732:	4937      	ldr	r1, [pc, #220]	@ (8008810 <HAL_GPIO_Init+0x2e8>)
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	089b      	lsrs	r3, r3, #2
 8008738:	3302      	adds	r3, #2
 800873a:	693a      	ldr	r2, [r7, #16]
 800873c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008740:	4b39      	ldr	r3, [pc, #228]	@ (8008828 <HAL_GPIO_Init+0x300>)
 8008742:	689b      	ldr	r3, [r3, #8]
 8008744:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	43db      	mvns	r3, r3
 800874a:	693a      	ldr	r2, [r7, #16]
 800874c:	4013      	ands	r3, r2
 800874e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	685b      	ldr	r3, [r3, #4]
 8008754:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008758:	2b00      	cmp	r3, #0
 800875a:	d003      	beq.n	8008764 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800875c:	693a      	ldr	r2, [r7, #16]
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	4313      	orrs	r3, r2
 8008762:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008764:	4a30      	ldr	r2, [pc, #192]	@ (8008828 <HAL_GPIO_Init+0x300>)
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800876a:	4b2f      	ldr	r3, [pc, #188]	@ (8008828 <HAL_GPIO_Init+0x300>)
 800876c:	68db      	ldr	r3, [r3, #12]
 800876e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	43db      	mvns	r3, r3
 8008774:	693a      	ldr	r2, [r7, #16]
 8008776:	4013      	ands	r3, r2
 8008778:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008782:	2b00      	cmp	r3, #0
 8008784:	d003      	beq.n	800878e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008786:	693a      	ldr	r2, [r7, #16]
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	4313      	orrs	r3, r2
 800878c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800878e:	4a26      	ldr	r2, [pc, #152]	@ (8008828 <HAL_GPIO_Init+0x300>)
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8008794:	4b24      	ldr	r3, [pc, #144]	@ (8008828 <HAL_GPIO_Init+0x300>)
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	43db      	mvns	r3, r3
 800879e:	693a      	ldr	r2, [r7, #16]
 80087a0:	4013      	ands	r3, r2
 80087a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d003      	beq.n	80087b8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80087b0:	693a      	ldr	r2, [r7, #16]
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	4313      	orrs	r3, r2
 80087b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80087b8:	4a1b      	ldr	r2, [pc, #108]	@ (8008828 <HAL_GPIO_Init+0x300>)
 80087ba:	693b      	ldr	r3, [r7, #16]
 80087bc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80087be:	4b1a      	ldr	r3, [pc, #104]	@ (8008828 <HAL_GPIO_Init+0x300>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	43db      	mvns	r3, r3
 80087c8:	693a      	ldr	r2, [r7, #16]
 80087ca:	4013      	ands	r3, r2
 80087cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d003      	beq.n	80087e2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80087da:	693a      	ldr	r2, [r7, #16]
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	4313      	orrs	r3, r2
 80087e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80087e2:	4a11      	ldr	r2, [pc, #68]	@ (8008828 <HAL_GPIO_Init+0x300>)
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	3301      	adds	r3, #1
 80087ec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	681a      	ldr	r2, [r3, #0]
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	fa22 f303 	lsr.w	r3, r2, r3
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	f47f ae9d 	bne.w	8008538 <HAL_GPIO_Init+0x10>
  }
}
 80087fe:	bf00      	nop
 8008800:	bf00      	nop
 8008802:	371c      	adds	r7, #28
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr
 800880c:	40021000 	.word	0x40021000
 8008810:	40010000 	.word	0x40010000
 8008814:	48000400 	.word	0x48000400
 8008818:	48000800 	.word	0x48000800
 800881c:	48000c00 	.word	0x48000c00
 8008820:	48001000 	.word	0x48001000
 8008824:	48001400 	.word	0x48001400
 8008828:	40010400 	.word	0x40010400

0800882c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800882c:	b480      	push	{r7}
 800882e:	b087      	sub	sp, #28
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008836:	2300      	movs	r3, #0
 8008838:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800883a:	e0bd      	b.n	80089b8 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800883c:	2201      	movs	r2, #1
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	fa02 f303 	lsl.w	r3, r2, r3
 8008844:	683a      	ldr	r2, [r7, #0]
 8008846:	4013      	ands	r3, r2
 8008848:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	2b00      	cmp	r3, #0
 800884e:	f000 80b0 	beq.w	80089b2 <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8008852:	4a60      	ldr	r2, [pc, #384]	@ (80089d4 <HAL_GPIO_DeInit+0x1a8>)
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	089b      	lsrs	r3, r3, #2
 8008858:	3302      	adds	r3, #2
 800885a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800885e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	f003 0303 	and.w	r3, r3, #3
 8008866:	009b      	lsls	r3, r3, #2
 8008868:	220f      	movs	r2, #15
 800886a:	fa02 f303 	lsl.w	r3, r2, r3
 800886e:	68fa      	ldr	r2, [r7, #12]
 8008870:	4013      	ands	r3, r2
 8008872:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800887a:	d01f      	beq.n	80088bc <HAL_GPIO_DeInit+0x90>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	4a56      	ldr	r2, [pc, #344]	@ (80089d8 <HAL_GPIO_DeInit+0x1ac>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d019      	beq.n	80088b8 <HAL_GPIO_DeInit+0x8c>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	4a55      	ldr	r2, [pc, #340]	@ (80089dc <HAL_GPIO_DeInit+0x1b0>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d013      	beq.n	80088b4 <HAL_GPIO_DeInit+0x88>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	4a54      	ldr	r2, [pc, #336]	@ (80089e0 <HAL_GPIO_DeInit+0x1b4>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d00d      	beq.n	80088b0 <HAL_GPIO_DeInit+0x84>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	4a53      	ldr	r2, [pc, #332]	@ (80089e4 <HAL_GPIO_DeInit+0x1b8>)
 8008898:	4293      	cmp	r3, r2
 800889a:	d007      	beq.n	80088ac <HAL_GPIO_DeInit+0x80>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	4a52      	ldr	r2, [pc, #328]	@ (80089e8 <HAL_GPIO_DeInit+0x1bc>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d101      	bne.n	80088a8 <HAL_GPIO_DeInit+0x7c>
 80088a4:	2305      	movs	r3, #5
 80088a6:	e00a      	b.n	80088be <HAL_GPIO_DeInit+0x92>
 80088a8:	2306      	movs	r3, #6
 80088aa:	e008      	b.n	80088be <HAL_GPIO_DeInit+0x92>
 80088ac:	2304      	movs	r3, #4
 80088ae:	e006      	b.n	80088be <HAL_GPIO_DeInit+0x92>
 80088b0:	2303      	movs	r3, #3
 80088b2:	e004      	b.n	80088be <HAL_GPIO_DeInit+0x92>
 80088b4:	2302      	movs	r3, #2
 80088b6:	e002      	b.n	80088be <HAL_GPIO_DeInit+0x92>
 80088b8:	2301      	movs	r3, #1
 80088ba:	e000      	b.n	80088be <HAL_GPIO_DeInit+0x92>
 80088bc:	2300      	movs	r3, #0
 80088be:	697a      	ldr	r2, [r7, #20]
 80088c0:	f002 0203 	and.w	r2, r2, #3
 80088c4:	0092      	lsls	r2, r2, #2
 80088c6:	4093      	lsls	r3, r2
 80088c8:	68fa      	ldr	r2, [r7, #12]
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d132      	bne.n	8008934 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80088ce:	4b47      	ldr	r3, [pc, #284]	@ (80089ec <HAL_GPIO_DeInit+0x1c0>)
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	43db      	mvns	r3, r3
 80088d6:	4945      	ldr	r1, [pc, #276]	@ (80089ec <HAL_GPIO_DeInit+0x1c0>)
 80088d8:	4013      	ands	r3, r2
 80088da:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80088dc:	4b43      	ldr	r3, [pc, #268]	@ (80089ec <HAL_GPIO_DeInit+0x1c0>)
 80088de:	685a      	ldr	r2, [r3, #4]
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	43db      	mvns	r3, r3
 80088e4:	4941      	ldr	r1, [pc, #260]	@ (80089ec <HAL_GPIO_DeInit+0x1c0>)
 80088e6:	4013      	ands	r3, r2
 80088e8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80088ea:	4b40      	ldr	r3, [pc, #256]	@ (80089ec <HAL_GPIO_DeInit+0x1c0>)
 80088ec:	68da      	ldr	r2, [r3, #12]
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	43db      	mvns	r3, r3
 80088f2:	493e      	ldr	r1, [pc, #248]	@ (80089ec <HAL_GPIO_DeInit+0x1c0>)
 80088f4:	4013      	ands	r3, r2
 80088f6:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80088f8:	4b3c      	ldr	r3, [pc, #240]	@ (80089ec <HAL_GPIO_DeInit+0x1c0>)
 80088fa:	689a      	ldr	r2, [r3, #8]
 80088fc:	693b      	ldr	r3, [r7, #16]
 80088fe:	43db      	mvns	r3, r3
 8008900:	493a      	ldr	r1, [pc, #232]	@ (80089ec <HAL_GPIO_DeInit+0x1c0>)
 8008902:	4013      	ands	r3, r2
 8008904:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	f003 0303 	and.w	r3, r3, #3
 800890c:	009b      	lsls	r3, r3, #2
 800890e:	220f      	movs	r2, #15
 8008910:	fa02 f303 	lsl.w	r3, r2, r3
 8008914:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8008916:	4a2f      	ldr	r2, [pc, #188]	@ (80089d4 <HAL_GPIO_DeInit+0x1a8>)
 8008918:	697b      	ldr	r3, [r7, #20]
 800891a:	089b      	lsrs	r3, r3, #2
 800891c:	3302      	adds	r3, #2
 800891e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	43da      	mvns	r2, r3
 8008926:	482b      	ldr	r0, [pc, #172]	@ (80089d4 <HAL_GPIO_DeInit+0x1a8>)
 8008928:	697b      	ldr	r3, [r7, #20]
 800892a:	089b      	lsrs	r3, r3, #2
 800892c:	400a      	ands	r2, r1
 800892e:	3302      	adds	r3, #2
 8008930:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681a      	ldr	r2, [r3, #0]
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	005b      	lsls	r3, r3, #1
 800893c:	2103      	movs	r1, #3
 800893e:	fa01 f303 	lsl.w	r3, r1, r3
 8008942:	431a      	orrs	r2, r3
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	08da      	lsrs	r2, r3, #3
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	3208      	adds	r2, #8
 8008950:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008954:	697b      	ldr	r3, [r7, #20]
 8008956:	f003 0307 	and.w	r3, r3, #7
 800895a:	009b      	lsls	r3, r3, #2
 800895c:	220f      	movs	r2, #15
 800895e:	fa02 f303 	lsl.w	r3, r2, r3
 8008962:	43db      	mvns	r3, r3
 8008964:	697a      	ldr	r2, [r7, #20]
 8008966:	08d2      	lsrs	r2, r2, #3
 8008968:	4019      	ands	r1, r3
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	3208      	adds	r2, #8
 800896e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	68da      	ldr	r2, [r3, #12]
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	005b      	lsls	r3, r3, #1
 800897a:	2103      	movs	r1, #3
 800897c:	fa01 f303 	lsl.w	r3, r1, r3
 8008980:	43db      	mvns	r3, r3
 8008982:	401a      	ands	r2, r3
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	685a      	ldr	r2, [r3, #4]
 800898c:	2101      	movs	r1, #1
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	fa01 f303 	lsl.w	r3, r1, r3
 8008994:	43db      	mvns	r3, r3
 8008996:	401a      	ands	r2, r3
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	689a      	ldr	r2, [r3, #8]
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	005b      	lsls	r3, r3, #1
 80089a4:	2103      	movs	r1, #3
 80089a6:	fa01 f303 	lsl.w	r3, r1, r3
 80089aa:	43db      	mvns	r3, r3
 80089ac:	401a      	ands	r2, r3
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	609a      	str	r2, [r3, #8]
    }

    position++;
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	3301      	adds	r3, #1
 80089b6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 80089b8:	683a      	ldr	r2, [r7, #0]
 80089ba:	697b      	ldr	r3, [r7, #20]
 80089bc:	fa22 f303 	lsr.w	r3, r2, r3
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	f47f af3b 	bne.w	800883c <HAL_GPIO_DeInit+0x10>
  }
}
 80089c6:	bf00      	nop
 80089c8:	bf00      	nop
 80089ca:	371c      	adds	r7, #28
 80089cc:	46bd      	mov	sp, r7
 80089ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d2:	4770      	bx	lr
 80089d4:	40010000 	.word	0x40010000
 80089d8:	48000400 	.word	0x48000400
 80089dc:	48000800 	.word	0x48000800
 80089e0:	48000c00 	.word	0x48000c00
 80089e4:	48001000 	.word	0x48001000
 80089e8:	48001400 	.word	0x48001400
 80089ec:	40010400 	.word	0x40010400

080089f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b085      	sub	sp, #20
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	460b      	mov	r3, r1
 80089fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	691a      	ldr	r2, [r3, #16]
 8008a00:	887b      	ldrh	r3, [r7, #2]
 8008a02:	4013      	ands	r3, r2
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d002      	beq.n	8008a0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008a08:	2301      	movs	r3, #1
 8008a0a:	73fb      	strb	r3, [r7, #15]
 8008a0c:	e001      	b.n	8008a12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	3714      	adds	r7, #20
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr

08008a20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b083      	sub	sp, #12
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	460b      	mov	r3, r1
 8008a2a:	807b      	strh	r3, [r7, #2]
 8008a2c:	4613      	mov	r3, r2
 8008a2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008a30:	787b      	ldrb	r3, [r7, #1]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d003      	beq.n	8008a3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008a36:	887a      	ldrh	r2, [r7, #2]
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008a3c:	e002      	b.n	8008a44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008a3e:	887a      	ldrh	r2, [r7, #2]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008a44:	bf00      	nop
 8008a46:	370c      	adds	r7, #12
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4e:	4770      	bx	lr

08008a50 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008a50:	b480      	push	{r7}
 8008a52:	b085      	sub	sp, #20
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
 8008a58:	460b      	mov	r3, r1
 8008a5a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	695b      	ldr	r3, [r3, #20]
 8008a60:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008a62:	887a      	ldrh	r2, [r7, #2]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	4013      	ands	r3, r2
 8008a68:	041a      	lsls	r2, r3, #16
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	43d9      	mvns	r1, r3
 8008a6e:	887b      	ldrh	r3, [r7, #2]
 8008a70:	400b      	ands	r3, r1
 8008a72:	431a      	orrs	r2, r3
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	619a      	str	r2, [r3, #24]
}
 8008a78:	bf00      	nop
 8008a7a:	3714      	adds	r7, #20
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a82:	4770      	bx	lr

08008a84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b082      	sub	sp, #8
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008a8e:	4b08      	ldr	r3, [pc, #32]	@ (8008ab0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008a90:	695a      	ldr	r2, [r3, #20]
 8008a92:	88fb      	ldrh	r3, [r7, #6]
 8008a94:	4013      	ands	r3, r2
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d006      	beq.n	8008aa8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008a9a:	4a05      	ldr	r2, [pc, #20]	@ (8008ab0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008a9c:	88fb      	ldrh	r3, [r7, #6]
 8008a9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008aa0:	88fb      	ldrh	r3, [r7, #6]
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f7fa f82e 	bl	8002b04 <HAL_GPIO_EXTI_Callback>
  }
}
 8008aa8:	bf00      	nop
 8008aaa:	3708      	adds	r7, #8
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}
 8008ab0:	40010400 	.word	0x40010400

08008ab4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b082      	sub	sp, #8
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d101      	bne.n	8008ac6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	e08d      	b.n	8008be2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d106      	bne.n	8008ae0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f7fe faf6 	bl	80070cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2224      	movs	r2, #36	@ 0x24
 8008ae4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	681a      	ldr	r2, [r3, #0]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f022 0201 	bic.w	r2, r2, #1
 8008af6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	685a      	ldr	r2, [r3, #4]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008b04:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	689a      	ldr	r2, [r3, #8]
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008b14:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	68db      	ldr	r3, [r3, #12]
 8008b1a:	2b01      	cmp	r3, #1
 8008b1c:	d107      	bne.n	8008b2e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	689a      	ldr	r2, [r3, #8]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008b2a:	609a      	str	r2, [r3, #8]
 8008b2c:	e006      	b.n	8008b3c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	689a      	ldr	r2, [r3, #8]
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008b3a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	68db      	ldr	r3, [r3, #12]
 8008b40:	2b02      	cmp	r3, #2
 8008b42:	d108      	bne.n	8008b56 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	685a      	ldr	r2, [r3, #4]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b52:	605a      	str	r2, [r3, #4]
 8008b54:	e007      	b.n	8008b66 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	685a      	ldr	r2, [r3, #4]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008b64:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	687a      	ldr	r2, [r7, #4]
 8008b6e:	6812      	ldr	r2, [r2, #0]
 8008b70:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008b74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b78:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	68da      	ldr	r2, [r3, #12]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008b88:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	691a      	ldr	r2, [r3, #16]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	695b      	ldr	r3, [r3, #20]
 8008b92:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	699b      	ldr	r3, [r3, #24]
 8008b9a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	430a      	orrs	r2, r1
 8008ba2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	69d9      	ldr	r1, [r3, #28]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6a1a      	ldr	r2, [r3, #32]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	430a      	orrs	r2, r1
 8008bb2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	681a      	ldr	r2, [r3, #0]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f042 0201 	orr.w	r2, r2, #1
 8008bc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2220      	movs	r2, #32
 8008bce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008be0:	2300      	movs	r3, #0
}
 8008be2:	4618      	mov	r0, r3
 8008be4:	3708      	adds	r7, #8
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}

08008bea <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8008bea:	b580      	push	{r7, lr}
 8008bec:	b082      	sub	sp, #8
 8008bee:	af00      	add	r7, sp, #0
 8008bf0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d101      	bne.n	8008bfc <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	e021      	b.n	8008c40 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2224      	movs	r2, #36	@ 0x24
 8008c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f022 0201 	bic.w	r2, r2, #1
 8008c12:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f7fe fab1 	bl	800717c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2200      	movs	r2, #0
 8008c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2200      	movs	r2, #0
 8008c32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008c3e:	2300      	movs	r3, #0
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	3708      	adds	r7, #8
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}

08008c48 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b088      	sub	sp, #32
 8008c4c:	af02      	add	r7, sp, #8
 8008c4e:	60f8      	str	r0, [r7, #12]
 8008c50:	4608      	mov	r0, r1
 8008c52:	4611      	mov	r1, r2
 8008c54:	461a      	mov	r2, r3
 8008c56:	4603      	mov	r3, r0
 8008c58:	817b      	strh	r3, [r7, #10]
 8008c5a:	460b      	mov	r3, r1
 8008c5c:	813b      	strh	r3, [r7, #8]
 8008c5e:	4613      	mov	r3, r2
 8008c60:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c68:	b2db      	uxtb	r3, r3
 8008c6a:	2b20      	cmp	r3, #32
 8008c6c:	f040 80f9 	bne.w	8008e62 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c70:	6a3b      	ldr	r3, [r7, #32]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d002      	beq.n	8008c7c <HAL_I2C_Mem_Write+0x34>
 8008c76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d105      	bne.n	8008c88 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c82:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008c84:	2301      	movs	r3, #1
 8008c86:	e0ed      	b.n	8008e64 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d101      	bne.n	8008c96 <HAL_I2C_Mem_Write+0x4e>
 8008c92:	2302      	movs	r3, #2
 8008c94:	e0e6      	b.n	8008e64 <HAL_I2C_Mem_Write+0x21c>
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	2201      	movs	r2, #1
 8008c9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008c9e:	f7ff f8ab 	bl	8007df8 <HAL_GetTick>
 8008ca2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	9300      	str	r3, [sp, #0]
 8008ca8:	2319      	movs	r3, #25
 8008caa:	2201      	movs	r2, #1
 8008cac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008cb0:	68f8      	ldr	r0, [r7, #12]
 8008cb2:	f000 fbaf 	bl	8009414 <I2C_WaitOnFlagUntilTimeout>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d001      	beq.n	8008cc0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	e0d1      	b.n	8008e64 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2221      	movs	r2, #33	@ 0x21
 8008cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	2240      	movs	r2, #64	@ 0x40
 8008ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	6a3a      	ldr	r2, [r7, #32]
 8008cda:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008ce0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008ce8:	88f8      	ldrh	r0, [r7, #6]
 8008cea:	893a      	ldrh	r2, [r7, #8]
 8008cec:	8979      	ldrh	r1, [r7, #10]
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	9301      	str	r3, [sp, #4]
 8008cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cf4:	9300      	str	r3, [sp, #0]
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	68f8      	ldr	r0, [r7, #12]
 8008cfa:	f000 fabf 	bl	800927c <I2C_RequestMemoryWrite>
 8008cfe:	4603      	mov	r3, r0
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d005      	beq.n	8008d10 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	2200      	movs	r2, #0
 8008d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	e0a9      	b.n	8008e64 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d14:	b29b      	uxth	r3, r3
 8008d16:	2bff      	cmp	r3, #255	@ 0xff
 8008d18:	d90e      	bls.n	8008d38 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	22ff      	movs	r2, #255	@ 0xff
 8008d1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d24:	b2da      	uxtb	r2, r3
 8008d26:	8979      	ldrh	r1, [r7, #10]
 8008d28:	2300      	movs	r3, #0
 8008d2a:	9300      	str	r3, [sp, #0]
 8008d2c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008d30:	68f8      	ldr	r0, [r7, #12]
 8008d32:	f000 fd33 	bl	800979c <I2C_TransferConfig>
 8008d36:	e00f      	b.n	8008d58 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d3c:	b29a      	uxth	r2, r3
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d46:	b2da      	uxtb	r2, r3
 8008d48:	8979      	ldrh	r1, [r7, #10]
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	9300      	str	r3, [sp, #0]
 8008d4e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008d52:	68f8      	ldr	r0, [r7, #12]
 8008d54:	f000 fd22 	bl	800979c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d58:	697a      	ldr	r2, [r7, #20]
 8008d5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d5c:	68f8      	ldr	r0, [r7, #12]
 8008d5e:	f000 fbb2 	bl	80094c6 <I2C_WaitOnTXISFlagUntilTimeout>
 8008d62:	4603      	mov	r3, r0
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d001      	beq.n	8008d6c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8008d68:	2301      	movs	r3, #1
 8008d6a:	e07b      	b.n	8008e64 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d70:	781a      	ldrb	r2, [r3, #0]
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d7c:	1c5a      	adds	r2, r3, #1
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d86:	b29b      	uxth	r3, r3
 8008d88:	3b01      	subs	r3, #1
 8008d8a:	b29a      	uxth	r2, r3
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d94:	3b01      	subs	r3, #1
 8008d96:	b29a      	uxth	r2, r3
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d034      	beq.n	8008e10 <HAL_I2C_Mem_Write+0x1c8>
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d130      	bne.n	8008e10 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	9300      	str	r3, [sp, #0]
 8008db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008db4:	2200      	movs	r2, #0
 8008db6:	2180      	movs	r1, #128	@ 0x80
 8008db8:	68f8      	ldr	r0, [r7, #12]
 8008dba:	f000 fb2b 	bl	8009414 <I2C_WaitOnFlagUntilTimeout>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d001      	beq.n	8008dc8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	e04d      	b.n	8008e64 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008dcc:	b29b      	uxth	r3, r3
 8008dce:	2bff      	cmp	r3, #255	@ 0xff
 8008dd0:	d90e      	bls.n	8008df0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	22ff      	movs	r2, #255	@ 0xff
 8008dd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ddc:	b2da      	uxtb	r2, r3
 8008dde:	8979      	ldrh	r1, [r7, #10]
 8008de0:	2300      	movs	r3, #0
 8008de2:	9300      	str	r3, [sp, #0]
 8008de4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008de8:	68f8      	ldr	r0, [r7, #12]
 8008dea:	f000 fcd7 	bl	800979c <I2C_TransferConfig>
 8008dee:	e00f      	b.n	8008e10 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008df4:	b29a      	uxth	r2, r3
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008dfe:	b2da      	uxtb	r2, r3
 8008e00:	8979      	ldrh	r1, [r7, #10]
 8008e02:	2300      	movs	r3, #0
 8008e04:	9300      	str	r3, [sp, #0]
 8008e06:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008e0a:	68f8      	ldr	r0, [r7, #12]
 8008e0c:	f000 fcc6 	bl	800979c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e14:	b29b      	uxth	r3, r3
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d19e      	bne.n	8008d58 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008e1a:	697a      	ldr	r2, [r7, #20]
 8008e1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e1e:	68f8      	ldr	r0, [r7, #12]
 8008e20:	f000 fb98 	bl	8009554 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008e24:	4603      	mov	r3, r0
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d001      	beq.n	8008e2e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	e01a      	b.n	8008e64 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	2220      	movs	r2, #32
 8008e34:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	6859      	ldr	r1, [r3, #4]
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681a      	ldr	r2, [r3, #0]
 8008e40:	4b0a      	ldr	r3, [pc, #40]	@ (8008e6c <HAL_I2C_Mem_Write+0x224>)
 8008e42:	400b      	ands	r3, r1
 8008e44:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	2220      	movs	r2, #32
 8008e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	2200      	movs	r2, #0
 8008e52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	e000      	b.n	8008e64 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8008e62:	2302      	movs	r3, #2
  }
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3718      	adds	r7, #24
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}
 8008e6c:	fe00e800 	.word	0xfe00e800

08008e70 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b088      	sub	sp, #32
 8008e74:	af02      	add	r7, sp, #8
 8008e76:	60f8      	str	r0, [r7, #12]
 8008e78:	4608      	mov	r0, r1
 8008e7a:	4611      	mov	r1, r2
 8008e7c:	461a      	mov	r2, r3
 8008e7e:	4603      	mov	r3, r0
 8008e80:	817b      	strh	r3, [r7, #10]
 8008e82:	460b      	mov	r3, r1
 8008e84:	813b      	strh	r3, [r7, #8]
 8008e86:	4613      	mov	r3, r2
 8008e88:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e90:	b2db      	uxtb	r3, r3
 8008e92:	2b20      	cmp	r3, #32
 8008e94:	f040 80fd 	bne.w	8009092 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e98:	6a3b      	ldr	r3, [r7, #32]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d002      	beq.n	8008ea4 <HAL_I2C_Mem_Read+0x34>
 8008e9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d105      	bne.n	8008eb0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008eaa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008eac:	2301      	movs	r3, #1
 8008eae:	e0f1      	b.n	8009094 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008eb6:	2b01      	cmp	r3, #1
 8008eb8:	d101      	bne.n	8008ebe <HAL_I2C_Mem_Read+0x4e>
 8008eba:	2302      	movs	r3, #2
 8008ebc:	e0ea      	b.n	8009094 <HAL_I2C_Mem_Read+0x224>
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2201      	movs	r2, #1
 8008ec2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008ec6:	f7fe ff97 	bl	8007df8 <HAL_GetTick>
 8008eca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	9300      	str	r3, [sp, #0]
 8008ed0:	2319      	movs	r3, #25
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008ed8:	68f8      	ldr	r0, [r7, #12]
 8008eda:	f000 fa9b 	bl	8009414 <I2C_WaitOnFlagUntilTimeout>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d001      	beq.n	8008ee8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	e0d5      	b.n	8009094 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	2222      	movs	r2, #34	@ 0x22
 8008eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2240      	movs	r2, #64	@ 0x40
 8008ef4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2200      	movs	r2, #0
 8008efc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	6a3a      	ldr	r2, [r7, #32]
 8008f02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008f08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008f10:	88f8      	ldrh	r0, [r7, #6]
 8008f12:	893a      	ldrh	r2, [r7, #8]
 8008f14:	8979      	ldrh	r1, [r7, #10]
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	9301      	str	r3, [sp, #4]
 8008f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f1c:	9300      	str	r3, [sp, #0]
 8008f1e:	4603      	mov	r3, r0
 8008f20:	68f8      	ldr	r0, [r7, #12]
 8008f22:	f000 f9ff 	bl	8009324 <I2C_RequestMemoryRead>
 8008f26:	4603      	mov	r3, r0
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d005      	beq.n	8008f38 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008f34:	2301      	movs	r3, #1
 8008f36:	e0ad      	b.n	8009094 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	2bff      	cmp	r3, #255	@ 0xff
 8008f40:	d90e      	bls.n	8008f60 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	22ff      	movs	r2, #255	@ 0xff
 8008f46:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f4c:	b2da      	uxtb	r2, r3
 8008f4e:	8979      	ldrh	r1, [r7, #10]
 8008f50:	4b52      	ldr	r3, [pc, #328]	@ (800909c <HAL_I2C_Mem_Read+0x22c>)
 8008f52:	9300      	str	r3, [sp, #0]
 8008f54:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008f58:	68f8      	ldr	r0, [r7, #12]
 8008f5a:	f000 fc1f 	bl	800979c <I2C_TransferConfig>
 8008f5e:	e00f      	b.n	8008f80 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f64:	b29a      	uxth	r2, r3
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f6e:	b2da      	uxtb	r2, r3
 8008f70:	8979      	ldrh	r1, [r7, #10]
 8008f72:	4b4a      	ldr	r3, [pc, #296]	@ (800909c <HAL_I2C_Mem_Read+0x22c>)
 8008f74:	9300      	str	r3, [sp, #0]
 8008f76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008f7a:	68f8      	ldr	r0, [r7, #12]
 8008f7c:	f000 fc0e 	bl	800979c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	9300      	str	r3, [sp, #0]
 8008f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f86:	2200      	movs	r2, #0
 8008f88:	2104      	movs	r1, #4
 8008f8a:	68f8      	ldr	r0, [r7, #12]
 8008f8c:	f000 fa42 	bl	8009414 <I2C_WaitOnFlagUntilTimeout>
 8008f90:	4603      	mov	r3, r0
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d001      	beq.n	8008f9a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008f96:	2301      	movs	r3, #1
 8008f98:	e07c      	b.n	8009094 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fa4:	b2d2      	uxtb	r2, r2
 8008fa6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fac:	1c5a      	adds	r2, r3, #1
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008fb6:	3b01      	subs	r3, #1
 8008fb8:	b29a      	uxth	r2, r3
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008fc2:	b29b      	uxth	r3, r3
 8008fc4:	3b01      	subs	r3, #1
 8008fc6:	b29a      	uxth	r2, r3
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008fd0:	b29b      	uxth	r3, r3
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d034      	beq.n	8009040 <HAL_I2C_Mem_Read+0x1d0>
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d130      	bne.n	8009040 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	9300      	str	r3, [sp, #0]
 8008fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	2180      	movs	r1, #128	@ 0x80
 8008fe8:	68f8      	ldr	r0, [r7, #12]
 8008fea:	f000 fa13 	bl	8009414 <I2C_WaitOnFlagUntilTimeout>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d001      	beq.n	8008ff8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	e04d      	b.n	8009094 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ffc:	b29b      	uxth	r3, r3
 8008ffe:	2bff      	cmp	r3, #255	@ 0xff
 8009000:	d90e      	bls.n	8009020 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	22ff      	movs	r2, #255	@ 0xff
 8009006:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800900c:	b2da      	uxtb	r2, r3
 800900e:	8979      	ldrh	r1, [r7, #10]
 8009010:	2300      	movs	r3, #0
 8009012:	9300      	str	r3, [sp, #0]
 8009014:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009018:	68f8      	ldr	r0, [r7, #12]
 800901a:	f000 fbbf 	bl	800979c <I2C_TransferConfig>
 800901e:	e00f      	b.n	8009040 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009024:	b29a      	uxth	r2, r3
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800902e:	b2da      	uxtb	r2, r3
 8009030:	8979      	ldrh	r1, [r7, #10]
 8009032:	2300      	movs	r3, #0
 8009034:	9300      	str	r3, [sp, #0]
 8009036:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800903a:	68f8      	ldr	r0, [r7, #12]
 800903c:	f000 fbae 	bl	800979c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009044:	b29b      	uxth	r3, r3
 8009046:	2b00      	cmp	r3, #0
 8009048:	d19a      	bne.n	8008f80 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800904a:	697a      	ldr	r2, [r7, #20]
 800904c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800904e:	68f8      	ldr	r0, [r7, #12]
 8009050:	f000 fa80 	bl	8009554 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009054:	4603      	mov	r3, r0
 8009056:	2b00      	cmp	r3, #0
 8009058:	d001      	beq.n	800905e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800905a:	2301      	movs	r3, #1
 800905c:	e01a      	b.n	8009094 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	2220      	movs	r2, #32
 8009064:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	6859      	ldr	r1, [r3, #4]
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681a      	ldr	r2, [r3, #0]
 8009070:	4b0b      	ldr	r3, [pc, #44]	@ (80090a0 <HAL_I2C_Mem_Read+0x230>)
 8009072:	400b      	ands	r3, r1
 8009074:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2220      	movs	r2, #32
 800907a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2200      	movs	r2, #0
 8009082:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	2200      	movs	r2, #0
 800908a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800908e:	2300      	movs	r3, #0
 8009090:	e000      	b.n	8009094 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009092:	2302      	movs	r3, #2
  }
}
 8009094:	4618      	mov	r0, r3
 8009096:	3718      	adds	r7, #24
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}
 800909c:	80002400 	.word	0x80002400
 80090a0:	fe00e800 	.word	0xfe00e800

080090a4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b08a      	sub	sp, #40	@ 0x28
 80090a8:	af02      	add	r7, sp, #8
 80090aa:	60f8      	str	r0, [r7, #12]
 80090ac:	607a      	str	r2, [r7, #4]
 80090ae:	603b      	str	r3, [r7, #0]
 80090b0:	460b      	mov	r3, r1
 80090b2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80090b4:	2300      	movs	r3, #0
 80090b6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090be:	b2db      	uxtb	r3, r3
 80090c0:	2b20      	cmp	r3, #32
 80090c2:	f040 80d6 	bne.w	8009272 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	699b      	ldr	r3, [r3, #24]
 80090cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80090d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090d4:	d101      	bne.n	80090da <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80090d6:	2302      	movs	r3, #2
 80090d8:	e0cc      	b.n	8009274 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d101      	bne.n	80090e8 <HAL_I2C_IsDeviceReady+0x44>
 80090e4:	2302      	movs	r3, #2
 80090e6:	e0c5      	b.n	8009274 <HAL_I2C_IsDeviceReady+0x1d0>
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2201      	movs	r2, #1
 80090ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2224      	movs	r2, #36	@ 0x24
 80090f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	2200      	movs	r2, #0
 80090fc:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	68db      	ldr	r3, [r3, #12]
 8009102:	2b01      	cmp	r3, #1
 8009104:	d107      	bne.n	8009116 <HAL_I2C_IsDeviceReady+0x72>
 8009106:	897b      	ldrh	r3, [r7, #10]
 8009108:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800910c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009110:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009114:	e006      	b.n	8009124 <HAL_I2C_IsDeviceReady+0x80>
 8009116:	897b      	ldrh	r3, [r7, #10]
 8009118:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800911c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009120:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8009124:	68fa      	ldr	r2, [r7, #12]
 8009126:	6812      	ldr	r2, [r2, #0]
 8009128:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800912a:	f7fe fe65 	bl	8007df8 <HAL_GetTick>
 800912e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	699b      	ldr	r3, [r3, #24]
 8009136:	f003 0320 	and.w	r3, r3, #32
 800913a:	2b20      	cmp	r3, #32
 800913c:	bf0c      	ite	eq
 800913e:	2301      	moveq	r3, #1
 8009140:	2300      	movne	r3, #0
 8009142:	b2db      	uxtb	r3, r3
 8009144:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	699b      	ldr	r3, [r3, #24]
 800914c:	f003 0310 	and.w	r3, r3, #16
 8009150:	2b10      	cmp	r3, #16
 8009152:	bf0c      	ite	eq
 8009154:	2301      	moveq	r3, #1
 8009156:	2300      	movne	r3, #0
 8009158:	b2db      	uxtb	r3, r3
 800915a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800915c:	e034      	b.n	80091c8 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009164:	d01a      	beq.n	800919c <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009166:	f7fe fe47 	bl	8007df8 <HAL_GetTick>
 800916a:	4602      	mov	r2, r0
 800916c:	69bb      	ldr	r3, [r7, #24]
 800916e:	1ad3      	subs	r3, r2, r3
 8009170:	683a      	ldr	r2, [r7, #0]
 8009172:	429a      	cmp	r2, r3
 8009174:	d302      	bcc.n	800917c <HAL_I2C_IsDeviceReady+0xd8>
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d10f      	bne.n	800919c <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	2220      	movs	r2, #32
 8009180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009188:	f043 0220 	orr.w	r2, r3, #32
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	2200      	movs	r2, #0
 8009194:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8009198:	2301      	movs	r3, #1
 800919a:	e06b      	b.n	8009274 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	699b      	ldr	r3, [r3, #24]
 80091a2:	f003 0320 	and.w	r3, r3, #32
 80091a6:	2b20      	cmp	r3, #32
 80091a8:	bf0c      	ite	eq
 80091aa:	2301      	moveq	r3, #1
 80091ac:	2300      	movne	r3, #0
 80091ae:	b2db      	uxtb	r3, r3
 80091b0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	699b      	ldr	r3, [r3, #24]
 80091b8:	f003 0310 	and.w	r3, r3, #16
 80091bc:	2b10      	cmp	r3, #16
 80091be:	bf0c      	ite	eq
 80091c0:	2301      	moveq	r3, #1
 80091c2:	2300      	movne	r3, #0
 80091c4:	b2db      	uxtb	r3, r3
 80091c6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80091c8:	7ffb      	ldrb	r3, [r7, #31]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d102      	bne.n	80091d4 <HAL_I2C_IsDeviceReady+0x130>
 80091ce:	7fbb      	ldrb	r3, [r7, #30]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d0c4      	beq.n	800915e <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	699b      	ldr	r3, [r3, #24]
 80091da:	f003 0310 	and.w	r3, r3, #16
 80091de:	2b10      	cmp	r3, #16
 80091e0:	d01a      	beq.n	8009218 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80091e2:	69bb      	ldr	r3, [r7, #24]
 80091e4:	9300      	str	r3, [sp, #0]
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	2200      	movs	r2, #0
 80091ea:	2120      	movs	r1, #32
 80091ec:	68f8      	ldr	r0, [r7, #12]
 80091ee:	f000 f911 	bl	8009414 <I2C_WaitOnFlagUntilTimeout>
 80091f2:	4603      	mov	r3, r0
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d001      	beq.n	80091fc <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 80091f8:	2301      	movs	r3, #1
 80091fa:	e03b      	b.n	8009274 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	2220      	movs	r2, #32
 8009202:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2220      	movs	r2, #32
 8009208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2200      	movs	r2, #0
 8009210:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8009214:	2300      	movs	r3, #0
 8009216:	e02d      	b.n	8009274 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8009218:	69bb      	ldr	r3, [r7, #24]
 800921a:	9300      	str	r3, [sp, #0]
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	2200      	movs	r2, #0
 8009220:	2120      	movs	r1, #32
 8009222:	68f8      	ldr	r0, [r7, #12]
 8009224:	f000 f8f6 	bl	8009414 <I2C_WaitOnFlagUntilTimeout>
 8009228:	4603      	mov	r3, r0
 800922a:	2b00      	cmp	r3, #0
 800922c:	d001      	beq.n	8009232 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800922e:	2301      	movs	r3, #1
 8009230:	e020      	b.n	8009274 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	2210      	movs	r2, #16
 8009238:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	2220      	movs	r2, #32
 8009240:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	3301      	adds	r3, #1
 8009246:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	687a      	ldr	r2, [r7, #4]
 800924c:	429a      	cmp	r2, r3
 800924e:	f63f af56 	bhi.w	80090fe <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	2220      	movs	r2, #32
 8009256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800925e:	f043 0220 	orr.w	r2, r3, #32
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	2200      	movs	r2, #0
 800926a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800926e:	2301      	movs	r3, #1
 8009270:	e000      	b.n	8009274 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8009272:	2302      	movs	r3, #2
  }
}
 8009274:	4618      	mov	r0, r3
 8009276:	3720      	adds	r7, #32
 8009278:	46bd      	mov	sp, r7
 800927a:	bd80      	pop	{r7, pc}

0800927c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b086      	sub	sp, #24
 8009280:	af02      	add	r7, sp, #8
 8009282:	60f8      	str	r0, [r7, #12]
 8009284:	4608      	mov	r0, r1
 8009286:	4611      	mov	r1, r2
 8009288:	461a      	mov	r2, r3
 800928a:	4603      	mov	r3, r0
 800928c:	817b      	strh	r3, [r7, #10]
 800928e:	460b      	mov	r3, r1
 8009290:	813b      	strh	r3, [r7, #8]
 8009292:	4613      	mov	r3, r2
 8009294:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009296:	88fb      	ldrh	r3, [r7, #6]
 8009298:	b2da      	uxtb	r2, r3
 800929a:	8979      	ldrh	r1, [r7, #10]
 800929c:	4b20      	ldr	r3, [pc, #128]	@ (8009320 <I2C_RequestMemoryWrite+0xa4>)
 800929e:	9300      	str	r3, [sp, #0]
 80092a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80092a4:	68f8      	ldr	r0, [r7, #12]
 80092a6:	f000 fa79 	bl	800979c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80092aa:	69fa      	ldr	r2, [r7, #28]
 80092ac:	69b9      	ldr	r1, [r7, #24]
 80092ae:	68f8      	ldr	r0, [r7, #12]
 80092b0:	f000 f909 	bl	80094c6 <I2C_WaitOnTXISFlagUntilTimeout>
 80092b4:	4603      	mov	r3, r0
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d001      	beq.n	80092be <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80092ba:	2301      	movs	r3, #1
 80092bc:	e02c      	b.n	8009318 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80092be:	88fb      	ldrh	r3, [r7, #6]
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d105      	bne.n	80092d0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80092c4:	893b      	ldrh	r3, [r7, #8]
 80092c6:	b2da      	uxtb	r2, r3
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	629a      	str	r2, [r3, #40]	@ 0x28
 80092ce:	e015      	b.n	80092fc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80092d0:	893b      	ldrh	r3, [r7, #8]
 80092d2:	0a1b      	lsrs	r3, r3, #8
 80092d4:	b29b      	uxth	r3, r3
 80092d6:	b2da      	uxtb	r2, r3
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80092de:	69fa      	ldr	r2, [r7, #28]
 80092e0:	69b9      	ldr	r1, [r7, #24]
 80092e2:	68f8      	ldr	r0, [r7, #12]
 80092e4:	f000 f8ef 	bl	80094c6 <I2C_WaitOnTXISFlagUntilTimeout>
 80092e8:	4603      	mov	r3, r0
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d001      	beq.n	80092f2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80092ee:	2301      	movs	r3, #1
 80092f0:	e012      	b.n	8009318 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80092f2:	893b      	ldrh	r3, [r7, #8]
 80092f4:	b2da      	uxtb	r2, r3
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80092fc:	69fb      	ldr	r3, [r7, #28]
 80092fe:	9300      	str	r3, [sp, #0]
 8009300:	69bb      	ldr	r3, [r7, #24]
 8009302:	2200      	movs	r2, #0
 8009304:	2180      	movs	r1, #128	@ 0x80
 8009306:	68f8      	ldr	r0, [r7, #12]
 8009308:	f000 f884 	bl	8009414 <I2C_WaitOnFlagUntilTimeout>
 800930c:	4603      	mov	r3, r0
 800930e:	2b00      	cmp	r3, #0
 8009310:	d001      	beq.n	8009316 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009312:	2301      	movs	r3, #1
 8009314:	e000      	b.n	8009318 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009316:	2300      	movs	r3, #0
}
 8009318:	4618      	mov	r0, r3
 800931a:	3710      	adds	r7, #16
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}
 8009320:	80002000 	.word	0x80002000

08009324 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b086      	sub	sp, #24
 8009328:	af02      	add	r7, sp, #8
 800932a:	60f8      	str	r0, [r7, #12]
 800932c:	4608      	mov	r0, r1
 800932e:	4611      	mov	r1, r2
 8009330:	461a      	mov	r2, r3
 8009332:	4603      	mov	r3, r0
 8009334:	817b      	strh	r3, [r7, #10]
 8009336:	460b      	mov	r3, r1
 8009338:	813b      	strh	r3, [r7, #8]
 800933a:	4613      	mov	r3, r2
 800933c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800933e:	88fb      	ldrh	r3, [r7, #6]
 8009340:	b2da      	uxtb	r2, r3
 8009342:	8979      	ldrh	r1, [r7, #10]
 8009344:	4b20      	ldr	r3, [pc, #128]	@ (80093c8 <I2C_RequestMemoryRead+0xa4>)
 8009346:	9300      	str	r3, [sp, #0]
 8009348:	2300      	movs	r3, #0
 800934a:	68f8      	ldr	r0, [r7, #12]
 800934c:	f000 fa26 	bl	800979c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009350:	69fa      	ldr	r2, [r7, #28]
 8009352:	69b9      	ldr	r1, [r7, #24]
 8009354:	68f8      	ldr	r0, [r7, #12]
 8009356:	f000 f8b6 	bl	80094c6 <I2C_WaitOnTXISFlagUntilTimeout>
 800935a:	4603      	mov	r3, r0
 800935c:	2b00      	cmp	r3, #0
 800935e:	d001      	beq.n	8009364 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009360:	2301      	movs	r3, #1
 8009362:	e02c      	b.n	80093be <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009364:	88fb      	ldrh	r3, [r7, #6]
 8009366:	2b01      	cmp	r3, #1
 8009368:	d105      	bne.n	8009376 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800936a:	893b      	ldrh	r3, [r7, #8]
 800936c:	b2da      	uxtb	r2, r3
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	629a      	str	r2, [r3, #40]	@ 0x28
 8009374:	e015      	b.n	80093a2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009376:	893b      	ldrh	r3, [r7, #8]
 8009378:	0a1b      	lsrs	r3, r3, #8
 800937a:	b29b      	uxth	r3, r3
 800937c:	b2da      	uxtb	r2, r3
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009384:	69fa      	ldr	r2, [r7, #28]
 8009386:	69b9      	ldr	r1, [r7, #24]
 8009388:	68f8      	ldr	r0, [r7, #12]
 800938a:	f000 f89c 	bl	80094c6 <I2C_WaitOnTXISFlagUntilTimeout>
 800938e:	4603      	mov	r3, r0
 8009390:	2b00      	cmp	r3, #0
 8009392:	d001      	beq.n	8009398 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009394:	2301      	movs	r3, #1
 8009396:	e012      	b.n	80093be <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009398:	893b      	ldrh	r3, [r7, #8]
 800939a:	b2da      	uxtb	r2, r3
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80093a2:	69fb      	ldr	r3, [r7, #28]
 80093a4:	9300      	str	r3, [sp, #0]
 80093a6:	69bb      	ldr	r3, [r7, #24]
 80093a8:	2200      	movs	r2, #0
 80093aa:	2140      	movs	r1, #64	@ 0x40
 80093ac:	68f8      	ldr	r0, [r7, #12]
 80093ae:	f000 f831 	bl	8009414 <I2C_WaitOnFlagUntilTimeout>
 80093b2:	4603      	mov	r3, r0
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d001      	beq.n	80093bc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80093b8:	2301      	movs	r3, #1
 80093ba:	e000      	b.n	80093be <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80093bc:	2300      	movs	r3, #0
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3710      	adds	r7, #16
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}
 80093c6:	bf00      	nop
 80093c8:	80002000 	.word	0x80002000

080093cc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b083      	sub	sp, #12
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	699b      	ldr	r3, [r3, #24]
 80093da:	f003 0302 	and.w	r3, r3, #2
 80093de:	2b02      	cmp	r3, #2
 80093e0:	d103      	bne.n	80093ea <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	2200      	movs	r2, #0
 80093e8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	699b      	ldr	r3, [r3, #24]
 80093f0:	f003 0301 	and.w	r3, r3, #1
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	d007      	beq.n	8009408 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	699a      	ldr	r2, [r3, #24]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f042 0201 	orr.w	r2, r2, #1
 8009406:	619a      	str	r2, [r3, #24]
  }
}
 8009408:	bf00      	nop
 800940a:	370c      	adds	r7, #12
 800940c:	46bd      	mov	sp, r7
 800940e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009412:	4770      	bx	lr

08009414 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b084      	sub	sp, #16
 8009418:	af00      	add	r7, sp, #0
 800941a:	60f8      	str	r0, [r7, #12]
 800941c:	60b9      	str	r1, [r7, #8]
 800941e:	603b      	str	r3, [r7, #0]
 8009420:	4613      	mov	r3, r2
 8009422:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009424:	e03b      	b.n	800949e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009426:	69ba      	ldr	r2, [r7, #24]
 8009428:	6839      	ldr	r1, [r7, #0]
 800942a:	68f8      	ldr	r0, [r7, #12]
 800942c:	f000 f8d6 	bl	80095dc <I2C_IsErrorOccurred>
 8009430:	4603      	mov	r3, r0
 8009432:	2b00      	cmp	r3, #0
 8009434:	d001      	beq.n	800943a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009436:	2301      	movs	r3, #1
 8009438:	e041      	b.n	80094be <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009440:	d02d      	beq.n	800949e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009442:	f7fe fcd9 	bl	8007df8 <HAL_GetTick>
 8009446:	4602      	mov	r2, r0
 8009448:	69bb      	ldr	r3, [r7, #24]
 800944a:	1ad3      	subs	r3, r2, r3
 800944c:	683a      	ldr	r2, [r7, #0]
 800944e:	429a      	cmp	r2, r3
 8009450:	d302      	bcc.n	8009458 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d122      	bne.n	800949e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	699a      	ldr	r2, [r3, #24]
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	4013      	ands	r3, r2
 8009462:	68ba      	ldr	r2, [r7, #8]
 8009464:	429a      	cmp	r2, r3
 8009466:	bf0c      	ite	eq
 8009468:	2301      	moveq	r3, #1
 800946a:	2300      	movne	r3, #0
 800946c:	b2db      	uxtb	r3, r3
 800946e:	461a      	mov	r2, r3
 8009470:	79fb      	ldrb	r3, [r7, #7]
 8009472:	429a      	cmp	r2, r3
 8009474:	d113      	bne.n	800949e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800947a:	f043 0220 	orr.w	r2, r3, #32
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	2220      	movs	r2, #32
 8009486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	2200      	movs	r2, #0
 800948e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2200      	movs	r2, #0
 8009496:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800949a:	2301      	movs	r3, #1
 800949c:	e00f      	b.n	80094be <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	699a      	ldr	r2, [r3, #24]
 80094a4:	68bb      	ldr	r3, [r7, #8]
 80094a6:	4013      	ands	r3, r2
 80094a8:	68ba      	ldr	r2, [r7, #8]
 80094aa:	429a      	cmp	r2, r3
 80094ac:	bf0c      	ite	eq
 80094ae:	2301      	moveq	r3, #1
 80094b0:	2300      	movne	r3, #0
 80094b2:	b2db      	uxtb	r3, r3
 80094b4:	461a      	mov	r2, r3
 80094b6:	79fb      	ldrb	r3, [r7, #7]
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d0b4      	beq.n	8009426 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80094bc:	2300      	movs	r3, #0
}
 80094be:	4618      	mov	r0, r3
 80094c0:	3710      	adds	r7, #16
 80094c2:	46bd      	mov	sp, r7
 80094c4:	bd80      	pop	{r7, pc}

080094c6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80094c6:	b580      	push	{r7, lr}
 80094c8:	b084      	sub	sp, #16
 80094ca:	af00      	add	r7, sp, #0
 80094cc:	60f8      	str	r0, [r7, #12]
 80094ce:	60b9      	str	r1, [r7, #8]
 80094d0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80094d2:	e033      	b.n	800953c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80094d4:	687a      	ldr	r2, [r7, #4]
 80094d6:	68b9      	ldr	r1, [r7, #8]
 80094d8:	68f8      	ldr	r0, [r7, #12]
 80094da:	f000 f87f 	bl	80095dc <I2C_IsErrorOccurred>
 80094de:	4603      	mov	r3, r0
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d001      	beq.n	80094e8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80094e4:	2301      	movs	r3, #1
 80094e6:	e031      	b.n	800954c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094e8:	68bb      	ldr	r3, [r7, #8]
 80094ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ee:	d025      	beq.n	800953c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094f0:	f7fe fc82 	bl	8007df8 <HAL_GetTick>
 80094f4:	4602      	mov	r2, r0
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	1ad3      	subs	r3, r2, r3
 80094fa:	68ba      	ldr	r2, [r7, #8]
 80094fc:	429a      	cmp	r2, r3
 80094fe:	d302      	bcc.n	8009506 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d11a      	bne.n	800953c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	699b      	ldr	r3, [r3, #24]
 800950c:	f003 0302 	and.w	r3, r3, #2
 8009510:	2b02      	cmp	r3, #2
 8009512:	d013      	beq.n	800953c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009518:	f043 0220 	orr.w	r2, r3, #32
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	2220      	movs	r2, #32
 8009524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2200      	movs	r2, #0
 800952c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	2200      	movs	r2, #0
 8009534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009538:	2301      	movs	r3, #1
 800953a:	e007      	b.n	800954c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	699b      	ldr	r3, [r3, #24]
 8009542:	f003 0302 	and.w	r3, r3, #2
 8009546:	2b02      	cmp	r3, #2
 8009548:	d1c4      	bne.n	80094d4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800954a:	2300      	movs	r3, #0
}
 800954c:	4618      	mov	r0, r3
 800954e:	3710      	adds	r7, #16
 8009550:	46bd      	mov	sp, r7
 8009552:	bd80      	pop	{r7, pc}

08009554 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b084      	sub	sp, #16
 8009558:	af00      	add	r7, sp, #0
 800955a:	60f8      	str	r0, [r7, #12]
 800955c:	60b9      	str	r1, [r7, #8]
 800955e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009560:	e02f      	b.n	80095c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	68b9      	ldr	r1, [r7, #8]
 8009566:	68f8      	ldr	r0, [r7, #12]
 8009568:	f000 f838 	bl	80095dc <I2C_IsErrorOccurred>
 800956c:	4603      	mov	r3, r0
 800956e:	2b00      	cmp	r3, #0
 8009570:	d001      	beq.n	8009576 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009572:	2301      	movs	r3, #1
 8009574:	e02d      	b.n	80095d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009576:	f7fe fc3f 	bl	8007df8 <HAL_GetTick>
 800957a:	4602      	mov	r2, r0
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	1ad3      	subs	r3, r2, r3
 8009580:	68ba      	ldr	r2, [r7, #8]
 8009582:	429a      	cmp	r2, r3
 8009584:	d302      	bcc.n	800958c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d11a      	bne.n	80095c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	699b      	ldr	r3, [r3, #24]
 8009592:	f003 0320 	and.w	r3, r3, #32
 8009596:	2b20      	cmp	r3, #32
 8009598:	d013      	beq.n	80095c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800959e:	f043 0220 	orr.w	r2, r3, #32
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	2220      	movs	r2, #32
 80095aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	2200      	movs	r2, #0
 80095b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2200      	movs	r2, #0
 80095ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80095be:	2301      	movs	r3, #1
 80095c0:	e007      	b.n	80095d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	699b      	ldr	r3, [r3, #24]
 80095c8:	f003 0320 	and.w	r3, r3, #32
 80095cc:	2b20      	cmp	r3, #32
 80095ce:	d1c8      	bne.n	8009562 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80095d0:	2300      	movs	r3, #0
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	3710      	adds	r7, #16
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
	...

080095dc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b08a      	sub	sp, #40	@ 0x28
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	60f8      	str	r0, [r7, #12]
 80095e4:	60b9      	str	r1, [r7, #8]
 80095e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80095e8:	2300      	movs	r3, #0
 80095ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	699b      	ldr	r3, [r3, #24]
 80095f4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80095f6:	2300      	movs	r3, #0
 80095f8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80095fe:	69bb      	ldr	r3, [r7, #24]
 8009600:	f003 0310 	and.w	r3, r3, #16
 8009604:	2b00      	cmp	r3, #0
 8009606:	d068      	beq.n	80096da <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2210      	movs	r2, #16
 800960e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009610:	e049      	b.n	80096a6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009618:	d045      	beq.n	80096a6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800961a:	f7fe fbed 	bl	8007df8 <HAL_GetTick>
 800961e:	4602      	mov	r2, r0
 8009620:	69fb      	ldr	r3, [r7, #28]
 8009622:	1ad3      	subs	r3, r2, r3
 8009624:	68ba      	ldr	r2, [r7, #8]
 8009626:	429a      	cmp	r2, r3
 8009628:	d302      	bcc.n	8009630 <I2C_IsErrorOccurred+0x54>
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d13a      	bne.n	80096a6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	685b      	ldr	r3, [r3, #4]
 8009636:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800963a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009642:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	699b      	ldr	r3, [r3, #24]
 800964a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800964e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009652:	d121      	bne.n	8009698 <I2C_IsErrorOccurred+0xbc>
 8009654:	697b      	ldr	r3, [r7, #20]
 8009656:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800965a:	d01d      	beq.n	8009698 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800965c:	7cfb      	ldrb	r3, [r7, #19]
 800965e:	2b20      	cmp	r3, #32
 8009660:	d01a      	beq.n	8009698 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	685a      	ldr	r2, [r3, #4]
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009670:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009672:	f7fe fbc1 	bl	8007df8 <HAL_GetTick>
 8009676:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009678:	e00e      	b.n	8009698 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800967a:	f7fe fbbd 	bl	8007df8 <HAL_GetTick>
 800967e:	4602      	mov	r2, r0
 8009680:	69fb      	ldr	r3, [r7, #28]
 8009682:	1ad3      	subs	r3, r2, r3
 8009684:	2b19      	cmp	r3, #25
 8009686:	d907      	bls.n	8009698 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009688:	6a3b      	ldr	r3, [r7, #32]
 800968a:	f043 0320 	orr.w	r3, r3, #32
 800968e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009690:	2301      	movs	r3, #1
 8009692:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009696:	e006      	b.n	80096a6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	699b      	ldr	r3, [r3, #24]
 800969e:	f003 0320 	and.w	r3, r3, #32
 80096a2:	2b20      	cmp	r3, #32
 80096a4:	d1e9      	bne.n	800967a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	699b      	ldr	r3, [r3, #24]
 80096ac:	f003 0320 	and.w	r3, r3, #32
 80096b0:	2b20      	cmp	r3, #32
 80096b2:	d003      	beq.n	80096bc <I2C_IsErrorOccurred+0xe0>
 80096b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d0aa      	beq.n	8009612 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80096bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d103      	bne.n	80096cc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	2220      	movs	r2, #32
 80096ca:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80096cc:	6a3b      	ldr	r3, [r7, #32]
 80096ce:	f043 0304 	orr.w	r3, r3, #4
 80096d2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80096d4:	2301      	movs	r3, #1
 80096d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	699b      	ldr	r3, [r3, #24]
 80096e0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80096e2:	69bb      	ldr	r3, [r7, #24]
 80096e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d00b      	beq.n	8009704 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80096ec:	6a3b      	ldr	r3, [r7, #32]
 80096ee:	f043 0301 	orr.w	r3, r3, #1
 80096f2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80096fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80096fe:	2301      	movs	r3, #1
 8009700:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009704:	69bb      	ldr	r3, [r7, #24]
 8009706:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800970a:	2b00      	cmp	r3, #0
 800970c:	d00b      	beq.n	8009726 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800970e:	6a3b      	ldr	r3, [r7, #32]
 8009710:	f043 0308 	orr.w	r3, r3, #8
 8009714:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800971e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009720:	2301      	movs	r3, #1
 8009722:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009726:	69bb      	ldr	r3, [r7, #24]
 8009728:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800972c:	2b00      	cmp	r3, #0
 800972e:	d00b      	beq.n	8009748 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009730:	6a3b      	ldr	r3, [r7, #32]
 8009732:	f043 0302 	orr.w	r3, r3, #2
 8009736:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009740:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8009748:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800974c:	2b00      	cmp	r3, #0
 800974e:	d01c      	beq.n	800978a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009750:	68f8      	ldr	r0, [r7, #12]
 8009752:	f7ff fe3b 	bl	80093cc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	6859      	ldr	r1, [r3, #4]
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681a      	ldr	r2, [r3, #0]
 8009760:	4b0d      	ldr	r3, [pc, #52]	@ (8009798 <I2C_IsErrorOccurred+0x1bc>)
 8009762:	400b      	ands	r3, r1
 8009764:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800976a:	6a3b      	ldr	r3, [r7, #32]
 800976c:	431a      	orrs	r2, r3
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	2220      	movs	r2, #32
 8009776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	2200      	movs	r2, #0
 800977e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	2200      	movs	r2, #0
 8009786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800978a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800978e:	4618      	mov	r0, r3
 8009790:	3728      	adds	r7, #40	@ 0x28
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}
 8009796:	bf00      	nop
 8009798:	fe00e800 	.word	0xfe00e800

0800979c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800979c:	b480      	push	{r7}
 800979e:	b087      	sub	sp, #28
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	60f8      	str	r0, [r7, #12]
 80097a4:	607b      	str	r3, [r7, #4]
 80097a6:	460b      	mov	r3, r1
 80097a8:	817b      	strh	r3, [r7, #10]
 80097aa:	4613      	mov	r3, r2
 80097ac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80097ae:	897b      	ldrh	r3, [r7, #10]
 80097b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80097b4:	7a7b      	ldrb	r3, [r7, #9]
 80097b6:	041b      	lsls	r3, r3, #16
 80097b8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80097bc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80097c2:	6a3b      	ldr	r3, [r7, #32]
 80097c4:	4313      	orrs	r3, r2
 80097c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80097ca:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	685a      	ldr	r2, [r3, #4]
 80097d2:	6a3b      	ldr	r3, [r7, #32]
 80097d4:	0d5b      	lsrs	r3, r3, #21
 80097d6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80097da:	4b08      	ldr	r3, [pc, #32]	@ (80097fc <I2C_TransferConfig+0x60>)
 80097dc:	430b      	orrs	r3, r1
 80097de:	43db      	mvns	r3, r3
 80097e0:	ea02 0103 	and.w	r1, r2, r3
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	697a      	ldr	r2, [r7, #20]
 80097ea:	430a      	orrs	r2, r1
 80097ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80097ee:	bf00      	nop
 80097f0:	371c      	adds	r7, #28
 80097f2:	46bd      	mov	sp, r7
 80097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f8:	4770      	bx	lr
 80097fa:	bf00      	nop
 80097fc:	03ff63ff 	.word	0x03ff63ff

08009800 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009800:	b480      	push	{r7}
 8009802:	b083      	sub	sp, #12
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009810:	b2db      	uxtb	r3, r3
 8009812:	2b20      	cmp	r3, #32
 8009814:	d138      	bne.n	8009888 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800981c:	2b01      	cmp	r3, #1
 800981e:	d101      	bne.n	8009824 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009820:	2302      	movs	r3, #2
 8009822:	e032      	b.n	800988a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2201      	movs	r2, #1
 8009828:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2224      	movs	r2, #36	@ 0x24
 8009830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	681a      	ldr	r2, [r3, #0]
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f022 0201 	bic.w	r2, r2, #1
 8009842:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009852:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	6819      	ldr	r1, [r3, #0]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	683a      	ldr	r2, [r7, #0]
 8009860:	430a      	orrs	r2, r1
 8009862:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	681a      	ldr	r2, [r3, #0]
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f042 0201 	orr.w	r2, r2, #1
 8009872:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2220      	movs	r2, #32
 8009878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2200      	movs	r2, #0
 8009880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009884:	2300      	movs	r3, #0
 8009886:	e000      	b.n	800988a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009888:	2302      	movs	r3, #2
  }
}
 800988a:	4618      	mov	r0, r3
 800988c:	370c      	adds	r7, #12
 800988e:	46bd      	mov	sp, r7
 8009890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009894:	4770      	bx	lr

08009896 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009896:	b480      	push	{r7}
 8009898:	b085      	sub	sp, #20
 800989a:	af00      	add	r7, sp, #0
 800989c:	6078      	str	r0, [r7, #4]
 800989e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098a6:	b2db      	uxtb	r3, r3
 80098a8:	2b20      	cmp	r3, #32
 80098aa:	d139      	bne.n	8009920 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80098b2:	2b01      	cmp	r3, #1
 80098b4:	d101      	bne.n	80098ba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80098b6:	2302      	movs	r3, #2
 80098b8:	e033      	b.n	8009922 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2201      	movs	r2, #1
 80098be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2224      	movs	r2, #36	@ 0x24
 80098c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	681a      	ldr	r2, [r3, #0]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f022 0201 	bic.w	r2, r2, #1
 80098d8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80098e8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	021b      	lsls	r3, r3, #8
 80098ee:	68fa      	ldr	r2, [r7, #12]
 80098f0:	4313      	orrs	r3, r2
 80098f2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	68fa      	ldr	r2, [r7, #12]
 80098fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	681a      	ldr	r2, [r3, #0]
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	f042 0201 	orr.w	r2, r2, #1
 800990a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2220      	movs	r2, #32
 8009910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2200      	movs	r2, #0
 8009918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800991c:	2300      	movs	r3, #0
 800991e:	e000      	b.n	8009922 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009920:	2302      	movs	r3, #2
  }
}
 8009922:	4618      	mov	r0, r3
 8009924:	3714      	adds	r7, #20
 8009926:	46bd      	mov	sp, r7
 8009928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992c:	4770      	bx	lr
	...

08009930 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009930:	b480      	push	{r7}
 8009932:	b085      	sub	sp, #20
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d141      	bne.n	80099c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800993e:	4b4b      	ldr	r3, [pc, #300]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009946:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800994a:	d131      	bne.n	80099b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800994c:	4b47      	ldr	r3, [pc, #284]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800994e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009952:	4a46      	ldr	r2, [pc, #280]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009954:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009958:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800995c:	4b43      	ldr	r3, [pc, #268]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009964:	4a41      	ldr	r2, [pc, #260]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009966:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800996a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800996c:	4b40      	ldr	r3, [pc, #256]	@ (8009a70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	2232      	movs	r2, #50	@ 0x32
 8009972:	fb02 f303 	mul.w	r3, r2, r3
 8009976:	4a3f      	ldr	r2, [pc, #252]	@ (8009a74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009978:	fba2 2303 	umull	r2, r3, r2, r3
 800997c:	0c9b      	lsrs	r3, r3, #18
 800997e:	3301      	adds	r3, #1
 8009980:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009982:	e002      	b.n	800998a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	3b01      	subs	r3, #1
 8009988:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800998a:	4b38      	ldr	r3, [pc, #224]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800998c:	695b      	ldr	r3, [r3, #20]
 800998e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009992:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009996:	d102      	bne.n	800999e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d1f2      	bne.n	8009984 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800999e:	4b33      	ldr	r3, [pc, #204]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80099a0:	695b      	ldr	r3, [r3, #20]
 80099a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80099a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099aa:	d158      	bne.n	8009a5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80099ac:	2303      	movs	r3, #3
 80099ae:	e057      	b.n	8009a60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80099b0:	4b2e      	ldr	r3, [pc, #184]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80099b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80099b6:	4a2d      	ldr	r2, [pc, #180]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80099b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80099bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80099c0:	e04d      	b.n	8009a5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099c8:	d141      	bne.n	8009a4e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80099ca:	4b28      	ldr	r3, [pc, #160]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80099d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099d6:	d131      	bne.n	8009a3c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80099d8:	4b24      	ldr	r3, [pc, #144]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80099da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80099de:	4a23      	ldr	r2, [pc, #140]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80099e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80099e8:	4b20      	ldr	r3, [pc, #128]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80099f0:	4a1e      	ldr	r2, [pc, #120]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80099f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80099f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80099f8:	4b1d      	ldr	r3, [pc, #116]	@ (8009a70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	2232      	movs	r2, #50	@ 0x32
 80099fe:	fb02 f303 	mul.w	r3, r2, r3
 8009a02:	4a1c      	ldr	r2, [pc, #112]	@ (8009a74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009a04:	fba2 2303 	umull	r2, r3, r2, r3
 8009a08:	0c9b      	lsrs	r3, r3, #18
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009a0e:	e002      	b.n	8009a16 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	3b01      	subs	r3, #1
 8009a14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009a16:	4b15      	ldr	r3, [pc, #84]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009a18:	695b      	ldr	r3, [r3, #20]
 8009a1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a22:	d102      	bne.n	8009a2a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d1f2      	bne.n	8009a10 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009a2a:	4b10      	ldr	r3, [pc, #64]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009a2c:	695b      	ldr	r3, [r3, #20]
 8009a2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a36:	d112      	bne.n	8009a5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009a38:	2303      	movs	r3, #3
 8009a3a:	e011      	b.n	8009a60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a42:	4a0a      	ldr	r2, [pc, #40]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009a44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009a4c:	e007      	b.n	8009a5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009a4e:	4b07      	ldr	r3, [pc, #28]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009a56:	4a05      	ldr	r2, [pc, #20]	@ (8009a6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009a58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009a5c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009a5e:	2300      	movs	r3, #0
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3714      	adds	r7, #20
 8009a64:	46bd      	mov	sp, r7
 8009a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6a:	4770      	bx	lr
 8009a6c:	40007000 	.word	0x40007000
 8009a70:	20000060 	.word	0x20000060
 8009a74:	431bde83 	.word	0x431bde83

08009a78 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8009a7c:	4b05      	ldr	r3, [pc, #20]	@ (8009a94 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009a7e:	689b      	ldr	r3, [r3, #8]
 8009a80:	4a04      	ldr	r2, [pc, #16]	@ (8009a94 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009a82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009a86:	6093      	str	r3, [r2, #8]
}
 8009a88:	bf00      	nop
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a90:	4770      	bx	lr
 8009a92:	bf00      	nop
 8009a94:	40007000 	.word	0x40007000

08009a98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b088      	sub	sp, #32
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d101      	bne.n	8009aaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	e2fe      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f003 0301 	and.w	r3, r3, #1
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d075      	beq.n	8009ba2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009ab6:	4b97      	ldr	r3, [pc, #604]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009ab8:	689b      	ldr	r3, [r3, #8]
 8009aba:	f003 030c 	and.w	r3, r3, #12
 8009abe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009ac0:	4b94      	ldr	r3, [pc, #592]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009ac2:	68db      	ldr	r3, [r3, #12]
 8009ac4:	f003 0303 	and.w	r3, r3, #3
 8009ac8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009aca:	69bb      	ldr	r3, [r7, #24]
 8009acc:	2b0c      	cmp	r3, #12
 8009ace:	d102      	bne.n	8009ad6 <HAL_RCC_OscConfig+0x3e>
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	2b03      	cmp	r3, #3
 8009ad4:	d002      	beq.n	8009adc <HAL_RCC_OscConfig+0x44>
 8009ad6:	69bb      	ldr	r3, [r7, #24]
 8009ad8:	2b08      	cmp	r3, #8
 8009ada:	d10b      	bne.n	8009af4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009adc:	4b8d      	ldr	r3, [pc, #564]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d05b      	beq.n	8009ba0 <HAL_RCC_OscConfig+0x108>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	685b      	ldr	r3, [r3, #4]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d157      	bne.n	8009ba0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009af0:	2301      	movs	r3, #1
 8009af2:	e2d9      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009afc:	d106      	bne.n	8009b0c <HAL_RCC_OscConfig+0x74>
 8009afe:	4b85      	ldr	r3, [pc, #532]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	4a84      	ldr	r2, [pc, #528]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009b04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009b08:	6013      	str	r3, [r2, #0]
 8009b0a:	e01d      	b.n	8009b48 <HAL_RCC_OscConfig+0xb0>
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	685b      	ldr	r3, [r3, #4]
 8009b10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009b14:	d10c      	bne.n	8009b30 <HAL_RCC_OscConfig+0x98>
 8009b16:	4b7f      	ldr	r3, [pc, #508]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	4a7e      	ldr	r2, [pc, #504]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009b1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009b20:	6013      	str	r3, [r2, #0]
 8009b22:	4b7c      	ldr	r3, [pc, #496]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	4a7b      	ldr	r2, [pc, #492]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009b28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009b2c:	6013      	str	r3, [r2, #0]
 8009b2e:	e00b      	b.n	8009b48 <HAL_RCC_OscConfig+0xb0>
 8009b30:	4b78      	ldr	r3, [pc, #480]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a77      	ldr	r2, [pc, #476]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009b36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009b3a:	6013      	str	r3, [r2, #0]
 8009b3c:	4b75      	ldr	r3, [pc, #468]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	4a74      	ldr	r2, [pc, #464]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009b42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009b46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	685b      	ldr	r3, [r3, #4]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d013      	beq.n	8009b78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b50:	f7fe f952 	bl	8007df8 <HAL_GetTick>
 8009b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b56:	e008      	b.n	8009b6a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b58:	f7fe f94e 	bl	8007df8 <HAL_GetTick>
 8009b5c:	4602      	mov	r2, r0
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	1ad3      	subs	r3, r2, r3
 8009b62:	2b64      	cmp	r3, #100	@ 0x64
 8009b64:	d901      	bls.n	8009b6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009b66:	2303      	movs	r3, #3
 8009b68:	e29e      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b6a:	4b6a      	ldr	r3, [pc, #424]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d0f0      	beq.n	8009b58 <HAL_RCC_OscConfig+0xc0>
 8009b76:	e014      	b.n	8009ba2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b78:	f7fe f93e 	bl	8007df8 <HAL_GetTick>
 8009b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009b7e:	e008      	b.n	8009b92 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b80:	f7fe f93a 	bl	8007df8 <HAL_GetTick>
 8009b84:	4602      	mov	r2, r0
 8009b86:	693b      	ldr	r3, [r7, #16]
 8009b88:	1ad3      	subs	r3, r2, r3
 8009b8a:	2b64      	cmp	r3, #100	@ 0x64
 8009b8c:	d901      	bls.n	8009b92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009b8e:	2303      	movs	r3, #3
 8009b90:	e28a      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009b92:	4b60      	ldr	r3, [pc, #384]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d1f0      	bne.n	8009b80 <HAL_RCC_OscConfig+0xe8>
 8009b9e:	e000      	b.n	8009ba2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ba0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f003 0302 	and.w	r3, r3, #2
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d075      	beq.n	8009c9a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009bae:	4b59      	ldr	r3, [pc, #356]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009bb0:	689b      	ldr	r3, [r3, #8]
 8009bb2:	f003 030c 	and.w	r3, r3, #12
 8009bb6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009bb8:	4b56      	ldr	r3, [pc, #344]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009bba:	68db      	ldr	r3, [r3, #12]
 8009bbc:	f003 0303 	and.w	r3, r3, #3
 8009bc0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009bc2:	69bb      	ldr	r3, [r7, #24]
 8009bc4:	2b0c      	cmp	r3, #12
 8009bc6:	d102      	bne.n	8009bce <HAL_RCC_OscConfig+0x136>
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	2b02      	cmp	r3, #2
 8009bcc:	d002      	beq.n	8009bd4 <HAL_RCC_OscConfig+0x13c>
 8009bce:	69bb      	ldr	r3, [r7, #24]
 8009bd0:	2b04      	cmp	r3, #4
 8009bd2:	d11f      	bne.n	8009c14 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009bd4:	4b4f      	ldr	r3, [pc, #316]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d005      	beq.n	8009bec <HAL_RCC_OscConfig+0x154>
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	68db      	ldr	r3, [r3, #12]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d101      	bne.n	8009bec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009be8:	2301      	movs	r3, #1
 8009bea:	e25d      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009bec:	4b49      	ldr	r3, [pc, #292]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	691b      	ldr	r3, [r3, #16]
 8009bf8:	061b      	lsls	r3, r3, #24
 8009bfa:	4946      	ldr	r1, [pc, #280]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009bfc:	4313      	orrs	r3, r2
 8009bfe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009c00:	4b45      	ldr	r3, [pc, #276]	@ (8009d18 <HAL_RCC_OscConfig+0x280>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	4618      	mov	r0, r3
 8009c06:	f7fe f8ab 	bl	8007d60 <HAL_InitTick>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d043      	beq.n	8009c98 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009c10:	2301      	movs	r3, #1
 8009c12:	e249      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	68db      	ldr	r3, [r3, #12]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d023      	beq.n	8009c64 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009c1c:	4b3d      	ldr	r3, [pc, #244]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	4a3c      	ldr	r2, [pc, #240]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009c22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c28:	f7fe f8e6 	bl	8007df8 <HAL_GetTick>
 8009c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009c2e:	e008      	b.n	8009c42 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009c30:	f7fe f8e2 	bl	8007df8 <HAL_GetTick>
 8009c34:	4602      	mov	r2, r0
 8009c36:	693b      	ldr	r3, [r7, #16]
 8009c38:	1ad3      	subs	r3, r2, r3
 8009c3a:	2b02      	cmp	r3, #2
 8009c3c:	d901      	bls.n	8009c42 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009c3e:	2303      	movs	r3, #3
 8009c40:	e232      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009c42:	4b34      	ldr	r3, [pc, #208]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d0f0      	beq.n	8009c30 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009c4e:	4b31      	ldr	r3, [pc, #196]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009c50:	685b      	ldr	r3, [r3, #4]
 8009c52:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	691b      	ldr	r3, [r3, #16]
 8009c5a:	061b      	lsls	r3, r3, #24
 8009c5c:	492d      	ldr	r1, [pc, #180]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009c5e:	4313      	orrs	r3, r2
 8009c60:	604b      	str	r3, [r1, #4]
 8009c62:	e01a      	b.n	8009c9a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009c64:	4b2b      	ldr	r3, [pc, #172]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	4a2a      	ldr	r2, [pc, #168]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009c6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009c6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c70:	f7fe f8c2 	bl	8007df8 <HAL_GetTick>
 8009c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009c76:	e008      	b.n	8009c8a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009c78:	f7fe f8be 	bl	8007df8 <HAL_GetTick>
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	693b      	ldr	r3, [r7, #16]
 8009c80:	1ad3      	subs	r3, r2, r3
 8009c82:	2b02      	cmp	r3, #2
 8009c84:	d901      	bls.n	8009c8a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009c86:	2303      	movs	r3, #3
 8009c88:	e20e      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009c8a:	4b22      	ldr	r3, [pc, #136]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d1f0      	bne.n	8009c78 <HAL_RCC_OscConfig+0x1e0>
 8009c96:	e000      	b.n	8009c9a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009c98:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f003 0308 	and.w	r3, r3, #8
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d041      	beq.n	8009d2a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	695b      	ldr	r3, [r3, #20]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d01c      	beq.n	8009ce8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009cae:	4b19      	ldr	r3, [pc, #100]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009cb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009cb4:	4a17      	ldr	r2, [pc, #92]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009cb6:	f043 0301 	orr.w	r3, r3, #1
 8009cba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cbe:	f7fe f89b 	bl	8007df8 <HAL_GetTick>
 8009cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009cc4:	e008      	b.n	8009cd8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009cc6:	f7fe f897 	bl	8007df8 <HAL_GetTick>
 8009cca:	4602      	mov	r2, r0
 8009ccc:	693b      	ldr	r3, [r7, #16]
 8009cce:	1ad3      	subs	r3, r2, r3
 8009cd0:	2b02      	cmp	r3, #2
 8009cd2:	d901      	bls.n	8009cd8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009cd4:	2303      	movs	r3, #3
 8009cd6:	e1e7      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009cda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009cde:	f003 0302 	and.w	r3, r3, #2
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d0ef      	beq.n	8009cc6 <HAL_RCC_OscConfig+0x22e>
 8009ce6:	e020      	b.n	8009d2a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009ce8:	4b0a      	ldr	r3, [pc, #40]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009cea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009cee:	4a09      	ldr	r2, [pc, #36]	@ (8009d14 <HAL_RCC_OscConfig+0x27c>)
 8009cf0:	f023 0301 	bic.w	r3, r3, #1
 8009cf4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cf8:	f7fe f87e 	bl	8007df8 <HAL_GetTick>
 8009cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009cfe:	e00d      	b.n	8009d1c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d00:	f7fe f87a 	bl	8007df8 <HAL_GetTick>
 8009d04:	4602      	mov	r2, r0
 8009d06:	693b      	ldr	r3, [r7, #16]
 8009d08:	1ad3      	subs	r3, r2, r3
 8009d0a:	2b02      	cmp	r3, #2
 8009d0c:	d906      	bls.n	8009d1c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009d0e:	2303      	movs	r3, #3
 8009d10:	e1ca      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
 8009d12:	bf00      	nop
 8009d14:	40021000 	.word	0x40021000
 8009d18:	20000064 	.word	0x20000064
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009d1c:	4b8c      	ldr	r3, [pc, #560]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009d1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009d22:	f003 0302 	and.w	r3, r3, #2
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d1ea      	bne.n	8009d00 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f003 0304 	and.w	r3, r3, #4
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	f000 80a6 	beq.w	8009e84 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009d38:	2300      	movs	r3, #0
 8009d3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009d3c:	4b84      	ldr	r3, [pc, #528]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d101      	bne.n	8009d4c <HAL_RCC_OscConfig+0x2b4>
 8009d48:	2301      	movs	r3, #1
 8009d4a:	e000      	b.n	8009d4e <HAL_RCC_OscConfig+0x2b6>
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d00d      	beq.n	8009d6e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009d52:	4b7f      	ldr	r3, [pc, #508]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d56:	4a7e      	ldr	r2, [pc, #504]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009d58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009d5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d5e:	4b7c      	ldr	r3, [pc, #496]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d66:	60fb      	str	r3, [r7, #12]
 8009d68:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d6e:	4b79      	ldr	r3, [pc, #484]	@ (8009f54 <HAL_RCC_OscConfig+0x4bc>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d118      	bne.n	8009dac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009d7a:	4b76      	ldr	r3, [pc, #472]	@ (8009f54 <HAL_RCC_OscConfig+0x4bc>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	4a75      	ldr	r2, [pc, #468]	@ (8009f54 <HAL_RCC_OscConfig+0x4bc>)
 8009d80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009d86:	f7fe f837 	bl	8007df8 <HAL_GetTick>
 8009d8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d8c:	e008      	b.n	8009da0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d8e:	f7fe f833 	bl	8007df8 <HAL_GetTick>
 8009d92:	4602      	mov	r2, r0
 8009d94:	693b      	ldr	r3, [r7, #16]
 8009d96:	1ad3      	subs	r3, r2, r3
 8009d98:	2b02      	cmp	r3, #2
 8009d9a:	d901      	bls.n	8009da0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009d9c:	2303      	movs	r3, #3
 8009d9e:	e183      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009da0:	4b6c      	ldr	r3, [pc, #432]	@ (8009f54 <HAL_RCC_OscConfig+0x4bc>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d0f0      	beq.n	8009d8e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	689b      	ldr	r3, [r3, #8]
 8009db0:	2b01      	cmp	r3, #1
 8009db2:	d108      	bne.n	8009dc6 <HAL_RCC_OscConfig+0x32e>
 8009db4:	4b66      	ldr	r3, [pc, #408]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009dba:	4a65      	ldr	r2, [pc, #404]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009dbc:	f043 0301 	orr.w	r3, r3, #1
 8009dc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009dc4:	e024      	b.n	8009e10 <HAL_RCC_OscConfig+0x378>
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	689b      	ldr	r3, [r3, #8]
 8009dca:	2b05      	cmp	r3, #5
 8009dcc:	d110      	bne.n	8009df0 <HAL_RCC_OscConfig+0x358>
 8009dce:	4b60      	ldr	r3, [pc, #384]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009dd4:	4a5e      	ldr	r2, [pc, #376]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009dd6:	f043 0304 	orr.w	r3, r3, #4
 8009dda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009dde:	4b5c      	ldr	r3, [pc, #368]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009de4:	4a5a      	ldr	r2, [pc, #360]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009de6:	f043 0301 	orr.w	r3, r3, #1
 8009dea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009dee:	e00f      	b.n	8009e10 <HAL_RCC_OscConfig+0x378>
 8009df0:	4b57      	ldr	r3, [pc, #348]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009df6:	4a56      	ldr	r2, [pc, #344]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009df8:	f023 0301 	bic.w	r3, r3, #1
 8009dfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009e00:	4b53      	ldr	r3, [pc, #332]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e06:	4a52      	ldr	r2, [pc, #328]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009e08:	f023 0304 	bic.w	r3, r3, #4
 8009e0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d016      	beq.n	8009e46 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e18:	f7fd ffee 	bl	8007df8 <HAL_GetTick>
 8009e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009e1e:	e00a      	b.n	8009e36 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e20:	f7fd ffea 	bl	8007df8 <HAL_GetTick>
 8009e24:	4602      	mov	r2, r0
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	1ad3      	subs	r3, r2, r3
 8009e2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d901      	bls.n	8009e36 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8009e32:	2303      	movs	r3, #3
 8009e34:	e138      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009e36:	4b46      	ldr	r3, [pc, #280]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e3c:	f003 0302 	and.w	r3, r3, #2
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d0ed      	beq.n	8009e20 <HAL_RCC_OscConfig+0x388>
 8009e44:	e015      	b.n	8009e72 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e46:	f7fd ffd7 	bl	8007df8 <HAL_GetTick>
 8009e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009e4c:	e00a      	b.n	8009e64 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e4e:	f7fd ffd3 	bl	8007df8 <HAL_GetTick>
 8009e52:	4602      	mov	r2, r0
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	1ad3      	subs	r3, r2, r3
 8009e58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d901      	bls.n	8009e64 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009e60:	2303      	movs	r3, #3
 8009e62:	e121      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009e64:	4b3a      	ldr	r3, [pc, #232]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e6a:	f003 0302 	and.w	r3, r3, #2
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d1ed      	bne.n	8009e4e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009e72:	7ffb      	ldrb	r3, [r7, #31]
 8009e74:	2b01      	cmp	r3, #1
 8009e76:	d105      	bne.n	8009e84 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009e78:	4b35      	ldr	r3, [pc, #212]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e7c:	4a34      	ldr	r2, [pc, #208]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009e7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e82:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	f003 0320 	and.w	r3, r3, #32
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d03c      	beq.n	8009f0a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	699b      	ldr	r3, [r3, #24]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d01c      	beq.n	8009ed2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009e98:	4b2d      	ldr	r3, [pc, #180]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009e9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e9e:	4a2c      	ldr	r2, [pc, #176]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009ea0:	f043 0301 	orr.w	r3, r3, #1
 8009ea4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ea8:	f7fd ffa6 	bl	8007df8 <HAL_GetTick>
 8009eac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009eae:	e008      	b.n	8009ec2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009eb0:	f7fd ffa2 	bl	8007df8 <HAL_GetTick>
 8009eb4:	4602      	mov	r2, r0
 8009eb6:	693b      	ldr	r3, [r7, #16]
 8009eb8:	1ad3      	subs	r3, r2, r3
 8009eba:	2b02      	cmp	r3, #2
 8009ebc:	d901      	bls.n	8009ec2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8009ebe:	2303      	movs	r3, #3
 8009ec0:	e0f2      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009ec2:	4b23      	ldr	r3, [pc, #140]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009ec4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009ec8:	f003 0302 	and.w	r3, r3, #2
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d0ef      	beq.n	8009eb0 <HAL_RCC_OscConfig+0x418>
 8009ed0:	e01b      	b.n	8009f0a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009ed2:	4b1f      	ldr	r3, [pc, #124]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009ed4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009eda:	f023 0301 	bic.w	r3, r3, #1
 8009ede:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ee2:	f7fd ff89 	bl	8007df8 <HAL_GetTick>
 8009ee6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009ee8:	e008      	b.n	8009efc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009eea:	f7fd ff85 	bl	8007df8 <HAL_GetTick>
 8009eee:	4602      	mov	r2, r0
 8009ef0:	693b      	ldr	r3, [r7, #16]
 8009ef2:	1ad3      	subs	r3, r2, r3
 8009ef4:	2b02      	cmp	r3, #2
 8009ef6:	d901      	bls.n	8009efc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009ef8:	2303      	movs	r3, #3
 8009efa:	e0d5      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009efc:	4b14      	ldr	r3, [pc, #80]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009efe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009f02:	f003 0302 	and.w	r3, r3, #2
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d1ef      	bne.n	8009eea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	69db      	ldr	r3, [r3, #28]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	f000 80c9 	beq.w	800a0a6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009f14:	4b0e      	ldr	r3, [pc, #56]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009f16:	689b      	ldr	r3, [r3, #8]
 8009f18:	f003 030c 	and.w	r3, r3, #12
 8009f1c:	2b0c      	cmp	r3, #12
 8009f1e:	f000 8083 	beq.w	800a028 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	69db      	ldr	r3, [r3, #28]
 8009f26:	2b02      	cmp	r3, #2
 8009f28:	d15e      	bne.n	8009fe8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f2a:	4b09      	ldr	r3, [pc, #36]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	4a08      	ldr	r2, [pc, #32]	@ (8009f50 <HAL_RCC_OscConfig+0x4b8>)
 8009f30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009f34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f36:	f7fd ff5f 	bl	8007df8 <HAL_GetTick>
 8009f3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009f3c:	e00c      	b.n	8009f58 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f3e:	f7fd ff5b 	bl	8007df8 <HAL_GetTick>
 8009f42:	4602      	mov	r2, r0
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	1ad3      	subs	r3, r2, r3
 8009f48:	2b02      	cmp	r3, #2
 8009f4a:	d905      	bls.n	8009f58 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009f4c:	2303      	movs	r3, #3
 8009f4e:	e0ab      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
 8009f50:	40021000 	.word	0x40021000
 8009f54:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009f58:	4b55      	ldr	r3, [pc, #340]	@ (800a0b0 <HAL_RCC_OscConfig+0x618>)
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d1ec      	bne.n	8009f3e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009f64:	4b52      	ldr	r3, [pc, #328]	@ (800a0b0 <HAL_RCC_OscConfig+0x618>)
 8009f66:	68da      	ldr	r2, [r3, #12]
 8009f68:	4b52      	ldr	r3, [pc, #328]	@ (800a0b4 <HAL_RCC_OscConfig+0x61c>)
 8009f6a:	4013      	ands	r3, r2
 8009f6c:	687a      	ldr	r2, [r7, #4]
 8009f6e:	6a11      	ldr	r1, [r2, #32]
 8009f70:	687a      	ldr	r2, [r7, #4]
 8009f72:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009f74:	3a01      	subs	r2, #1
 8009f76:	0112      	lsls	r2, r2, #4
 8009f78:	4311      	orrs	r1, r2
 8009f7a:	687a      	ldr	r2, [r7, #4]
 8009f7c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8009f7e:	0212      	lsls	r2, r2, #8
 8009f80:	4311      	orrs	r1, r2
 8009f82:	687a      	ldr	r2, [r7, #4]
 8009f84:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009f86:	0852      	lsrs	r2, r2, #1
 8009f88:	3a01      	subs	r2, #1
 8009f8a:	0552      	lsls	r2, r2, #21
 8009f8c:	4311      	orrs	r1, r2
 8009f8e:	687a      	ldr	r2, [r7, #4]
 8009f90:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009f92:	0852      	lsrs	r2, r2, #1
 8009f94:	3a01      	subs	r2, #1
 8009f96:	0652      	lsls	r2, r2, #25
 8009f98:	4311      	orrs	r1, r2
 8009f9a:	687a      	ldr	r2, [r7, #4]
 8009f9c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009f9e:	06d2      	lsls	r2, r2, #27
 8009fa0:	430a      	orrs	r2, r1
 8009fa2:	4943      	ldr	r1, [pc, #268]	@ (800a0b0 <HAL_RCC_OscConfig+0x618>)
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009fa8:	4b41      	ldr	r3, [pc, #260]	@ (800a0b0 <HAL_RCC_OscConfig+0x618>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	4a40      	ldr	r2, [pc, #256]	@ (800a0b0 <HAL_RCC_OscConfig+0x618>)
 8009fae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009fb2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009fb4:	4b3e      	ldr	r3, [pc, #248]	@ (800a0b0 <HAL_RCC_OscConfig+0x618>)
 8009fb6:	68db      	ldr	r3, [r3, #12]
 8009fb8:	4a3d      	ldr	r2, [pc, #244]	@ (800a0b0 <HAL_RCC_OscConfig+0x618>)
 8009fba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009fbe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fc0:	f7fd ff1a 	bl	8007df8 <HAL_GetTick>
 8009fc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009fc6:	e008      	b.n	8009fda <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009fc8:	f7fd ff16 	bl	8007df8 <HAL_GetTick>
 8009fcc:	4602      	mov	r2, r0
 8009fce:	693b      	ldr	r3, [r7, #16]
 8009fd0:	1ad3      	subs	r3, r2, r3
 8009fd2:	2b02      	cmp	r3, #2
 8009fd4:	d901      	bls.n	8009fda <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8009fd6:	2303      	movs	r3, #3
 8009fd8:	e066      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009fda:	4b35      	ldr	r3, [pc, #212]	@ (800a0b0 <HAL_RCC_OscConfig+0x618>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d0f0      	beq.n	8009fc8 <HAL_RCC_OscConfig+0x530>
 8009fe6:	e05e      	b.n	800a0a6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009fe8:	4b31      	ldr	r3, [pc, #196]	@ (800a0b0 <HAL_RCC_OscConfig+0x618>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a30      	ldr	r2, [pc, #192]	@ (800a0b0 <HAL_RCC_OscConfig+0x618>)
 8009fee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009ff2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ff4:	f7fd ff00 	bl	8007df8 <HAL_GetTick>
 8009ff8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009ffa:	e008      	b.n	800a00e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ffc:	f7fd fefc 	bl	8007df8 <HAL_GetTick>
 800a000:	4602      	mov	r2, r0
 800a002:	693b      	ldr	r3, [r7, #16]
 800a004:	1ad3      	subs	r3, r2, r3
 800a006:	2b02      	cmp	r3, #2
 800a008:	d901      	bls.n	800a00e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800a00a:	2303      	movs	r3, #3
 800a00c:	e04c      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a00e:	4b28      	ldr	r3, [pc, #160]	@ (800a0b0 <HAL_RCC_OscConfig+0x618>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a016:	2b00      	cmp	r3, #0
 800a018:	d1f0      	bne.n	8009ffc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800a01a:	4b25      	ldr	r3, [pc, #148]	@ (800a0b0 <HAL_RCC_OscConfig+0x618>)
 800a01c:	68da      	ldr	r2, [r3, #12]
 800a01e:	4924      	ldr	r1, [pc, #144]	@ (800a0b0 <HAL_RCC_OscConfig+0x618>)
 800a020:	4b25      	ldr	r3, [pc, #148]	@ (800a0b8 <HAL_RCC_OscConfig+0x620>)
 800a022:	4013      	ands	r3, r2
 800a024:	60cb      	str	r3, [r1, #12]
 800a026:	e03e      	b.n	800a0a6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	69db      	ldr	r3, [r3, #28]
 800a02c:	2b01      	cmp	r3, #1
 800a02e:	d101      	bne.n	800a034 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800a030:	2301      	movs	r3, #1
 800a032:	e039      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800a034:	4b1e      	ldr	r3, [pc, #120]	@ (800a0b0 <HAL_RCC_OscConfig+0x618>)
 800a036:	68db      	ldr	r3, [r3, #12]
 800a038:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	f003 0203 	and.w	r2, r3, #3
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6a1b      	ldr	r3, [r3, #32]
 800a044:	429a      	cmp	r2, r3
 800a046:	d12c      	bne.n	800a0a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a048:	697b      	ldr	r3, [r7, #20]
 800a04a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a052:	3b01      	subs	r3, #1
 800a054:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a056:	429a      	cmp	r2, r3
 800a058:	d123      	bne.n	800a0a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a05a:	697b      	ldr	r3, [r7, #20]
 800a05c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a064:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a066:	429a      	cmp	r2, r3
 800a068:	d11b      	bne.n	800a0a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a06a:	697b      	ldr	r3, [r7, #20]
 800a06c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a074:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a076:	429a      	cmp	r2, r3
 800a078:	d113      	bne.n	800a0a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a07a:	697b      	ldr	r3, [r7, #20]
 800a07c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a084:	085b      	lsrs	r3, r3, #1
 800a086:	3b01      	subs	r3, #1
 800a088:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a08a:	429a      	cmp	r2, r3
 800a08c:	d109      	bne.n	800a0a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a098:	085b      	lsrs	r3, r3, #1
 800a09a:	3b01      	subs	r3, #1
 800a09c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	d001      	beq.n	800a0a6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	e000      	b.n	800a0a8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800a0a6:	2300      	movs	r3, #0
}
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	3720      	adds	r7, #32
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	bd80      	pop	{r7, pc}
 800a0b0:	40021000 	.word	0x40021000
 800a0b4:	019f800c 	.word	0x019f800c
 800a0b8:	feeefffc 	.word	0xfeeefffc

0800a0bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b086      	sub	sp, #24
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
 800a0c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d101      	bne.n	800a0d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	e11e      	b.n	800a312 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a0d4:	4b91      	ldr	r3, [pc, #580]	@ (800a31c <HAL_RCC_ClockConfig+0x260>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f003 030f 	and.w	r3, r3, #15
 800a0dc:	683a      	ldr	r2, [r7, #0]
 800a0de:	429a      	cmp	r2, r3
 800a0e0:	d910      	bls.n	800a104 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a0e2:	4b8e      	ldr	r3, [pc, #568]	@ (800a31c <HAL_RCC_ClockConfig+0x260>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	f023 020f 	bic.w	r2, r3, #15
 800a0ea:	498c      	ldr	r1, [pc, #560]	@ (800a31c <HAL_RCC_ClockConfig+0x260>)
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a0f2:	4b8a      	ldr	r3, [pc, #552]	@ (800a31c <HAL_RCC_ClockConfig+0x260>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	f003 030f 	and.w	r3, r3, #15
 800a0fa:	683a      	ldr	r2, [r7, #0]
 800a0fc:	429a      	cmp	r2, r3
 800a0fe:	d001      	beq.n	800a104 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a100:	2301      	movs	r3, #1
 800a102:	e106      	b.n	800a312 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f003 0301 	and.w	r3, r3, #1
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d073      	beq.n	800a1f8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	2b03      	cmp	r3, #3
 800a116:	d129      	bne.n	800a16c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a118:	4b81      	ldr	r3, [pc, #516]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a120:	2b00      	cmp	r3, #0
 800a122:	d101      	bne.n	800a128 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800a124:	2301      	movs	r3, #1
 800a126:	e0f4      	b.n	800a312 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800a128:	f000 f99e 	bl	800a468 <RCC_GetSysClockFreqFromPLLSource>
 800a12c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800a12e:	693b      	ldr	r3, [r7, #16]
 800a130:	4a7c      	ldr	r2, [pc, #496]	@ (800a324 <HAL_RCC_ClockConfig+0x268>)
 800a132:	4293      	cmp	r3, r2
 800a134:	d93f      	bls.n	800a1b6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a136:	4b7a      	ldr	r3, [pc, #488]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a138:	689b      	ldr	r3, [r3, #8]
 800a13a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d009      	beq.n	800a156 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d033      	beq.n	800a1b6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a152:	2b00      	cmp	r3, #0
 800a154:	d12f      	bne.n	800a1b6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a156:	4b72      	ldr	r3, [pc, #456]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a158:	689b      	ldr	r3, [r3, #8]
 800a15a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a15e:	4a70      	ldr	r2, [pc, #448]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a160:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a164:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a166:	2380      	movs	r3, #128	@ 0x80
 800a168:	617b      	str	r3, [r7, #20]
 800a16a:	e024      	b.n	800a1b6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	685b      	ldr	r3, [r3, #4]
 800a170:	2b02      	cmp	r3, #2
 800a172:	d107      	bne.n	800a184 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a174:	4b6a      	ldr	r3, [pc, #424]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d109      	bne.n	800a194 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a180:	2301      	movs	r3, #1
 800a182:	e0c6      	b.n	800a312 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a184:	4b66      	ldr	r3, [pc, #408]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d101      	bne.n	800a194 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a190:	2301      	movs	r3, #1
 800a192:	e0be      	b.n	800a312 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800a194:	f000 f8ce 	bl	800a334 <HAL_RCC_GetSysClockFreq>
 800a198:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	4a61      	ldr	r2, [pc, #388]	@ (800a324 <HAL_RCC_ClockConfig+0x268>)
 800a19e:	4293      	cmp	r3, r2
 800a1a0:	d909      	bls.n	800a1b6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a1a2:	4b5f      	ldr	r3, [pc, #380]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a1a4:	689b      	ldr	r3, [r3, #8]
 800a1a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a1aa:	4a5d      	ldr	r2, [pc, #372]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a1ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1b0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800a1b2:	2380      	movs	r3, #128	@ 0x80
 800a1b4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a1b6:	4b5a      	ldr	r3, [pc, #360]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a1b8:	689b      	ldr	r3, [r3, #8]
 800a1ba:	f023 0203 	bic.w	r2, r3, #3
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	685b      	ldr	r3, [r3, #4]
 800a1c2:	4957      	ldr	r1, [pc, #348]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a1c8:	f7fd fe16 	bl	8007df8 <HAL_GetTick>
 800a1cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1ce:	e00a      	b.n	800a1e6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a1d0:	f7fd fe12 	bl	8007df8 <HAL_GetTick>
 800a1d4:	4602      	mov	r2, r0
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	1ad3      	subs	r3, r2, r3
 800a1da:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d901      	bls.n	800a1e6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800a1e2:	2303      	movs	r3, #3
 800a1e4:	e095      	b.n	800a312 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1e6:	4b4e      	ldr	r3, [pc, #312]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a1e8:	689b      	ldr	r3, [r3, #8]
 800a1ea:	f003 020c 	and.w	r2, r3, #12
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	685b      	ldr	r3, [r3, #4]
 800a1f2:	009b      	lsls	r3, r3, #2
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	d1eb      	bne.n	800a1d0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	f003 0302 	and.w	r3, r3, #2
 800a200:	2b00      	cmp	r3, #0
 800a202:	d023      	beq.n	800a24c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f003 0304 	and.w	r3, r3, #4
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d005      	beq.n	800a21c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a210:	4b43      	ldr	r3, [pc, #268]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a212:	689b      	ldr	r3, [r3, #8]
 800a214:	4a42      	ldr	r2, [pc, #264]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a216:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a21a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f003 0308 	and.w	r3, r3, #8
 800a224:	2b00      	cmp	r3, #0
 800a226:	d007      	beq.n	800a238 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800a228:	4b3d      	ldr	r3, [pc, #244]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a22a:	689b      	ldr	r3, [r3, #8]
 800a22c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a230:	4a3b      	ldr	r2, [pc, #236]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a232:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a236:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a238:	4b39      	ldr	r3, [pc, #228]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a23a:	689b      	ldr	r3, [r3, #8]
 800a23c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	689b      	ldr	r3, [r3, #8]
 800a244:	4936      	ldr	r1, [pc, #216]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a246:	4313      	orrs	r3, r2
 800a248:	608b      	str	r3, [r1, #8]
 800a24a:	e008      	b.n	800a25e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	2b80      	cmp	r3, #128	@ 0x80
 800a250:	d105      	bne.n	800a25e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a252:	4b33      	ldr	r3, [pc, #204]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a254:	689b      	ldr	r3, [r3, #8]
 800a256:	4a32      	ldr	r2, [pc, #200]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a258:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a25c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a25e:	4b2f      	ldr	r3, [pc, #188]	@ (800a31c <HAL_RCC_ClockConfig+0x260>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f003 030f 	and.w	r3, r3, #15
 800a266:	683a      	ldr	r2, [r7, #0]
 800a268:	429a      	cmp	r2, r3
 800a26a:	d21d      	bcs.n	800a2a8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a26c:	4b2b      	ldr	r3, [pc, #172]	@ (800a31c <HAL_RCC_ClockConfig+0x260>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f023 020f 	bic.w	r2, r3, #15
 800a274:	4929      	ldr	r1, [pc, #164]	@ (800a31c <HAL_RCC_ClockConfig+0x260>)
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	4313      	orrs	r3, r2
 800a27a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a27c:	f7fd fdbc 	bl	8007df8 <HAL_GetTick>
 800a280:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a282:	e00a      	b.n	800a29a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a284:	f7fd fdb8 	bl	8007df8 <HAL_GetTick>
 800a288:	4602      	mov	r2, r0
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	1ad3      	subs	r3, r2, r3
 800a28e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a292:	4293      	cmp	r3, r2
 800a294:	d901      	bls.n	800a29a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800a296:	2303      	movs	r3, #3
 800a298:	e03b      	b.n	800a312 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a29a:	4b20      	ldr	r3, [pc, #128]	@ (800a31c <HAL_RCC_ClockConfig+0x260>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f003 030f 	and.w	r3, r3, #15
 800a2a2:	683a      	ldr	r2, [r7, #0]
 800a2a4:	429a      	cmp	r2, r3
 800a2a6:	d1ed      	bne.n	800a284 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f003 0304 	and.w	r3, r3, #4
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d008      	beq.n	800a2c6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a2b4:	4b1a      	ldr	r3, [pc, #104]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a2b6:	689b      	ldr	r3, [r3, #8]
 800a2b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	68db      	ldr	r3, [r3, #12]
 800a2c0:	4917      	ldr	r1, [pc, #92]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a2c2:	4313      	orrs	r3, r2
 800a2c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f003 0308 	and.w	r3, r3, #8
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d009      	beq.n	800a2e6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a2d2:	4b13      	ldr	r3, [pc, #76]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a2d4:	689b      	ldr	r3, [r3, #8]
 800a2d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	691b      	ldr	r3, [r3, #16]
 800a2de:	00db      	lsls	r3, r3, #3
 800a2e0:	490f      	ldr	r1, [pc, #60]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a2e2:	4313      	orrs	r3, r2
 800a2e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a2e6:	f000 f825 	bl	800a334 <HAL_RCC_GetSysClockFreq>
 800a2ea:	4602      	mov	r2, r0
 800a2ec:	4b0c      	ldr	r3, [pc, #48]	@ (800a320 <HAL_RCC_ClockConfig+0x264>)
 800a2ee:	689b      	ldr	r3, [r3, #8]
 800a2f0:	091b      	lsrs	r3, r3, #4
 800a2f2:	f003 030f 	and.w	r3, r3, #15
 800a2f6:	490c      	ldr	r1, [pc, #48]	@ (800a328 <HAL_RCC_ClockConfig+0x26c>)
 800a2f8:	5ccb      	ldrb	r3, [r1, r3]
 800a2fa:	f003 031f 	and.w	r3, r3, #31
 800a2fe:	fa22 f303 	lsr.w	r3, r2, r3
 800a302:	4a0a      	ldr	r2, [pc, #40]	@ (800a32c <HAL_RCC_ClockConfig+0x270>)
 800a304:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a306:	4b0a      	ldr	r3, [pc, #40]	@ (800a330 <HAL_RCC_ClockConfig+0x274>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	4618      	mov	r0, r3
 800a30c:	f7fd fd28 	bl	8007d60 <HAL_InitTick>
 800a310:	4603      	mov	r3, r0
}
 800a312:	4618      	mov	r0, r3
 800a314:	3718      	adds	r7, #24
 800a316:	46bd      	mov	sp, r7
 800a318:	bd80      	pop	{r7, pc}
 800a31a:	bf00      	nop
 800a31c:	40022000 	.word	0x40022000
 800a320:	40021000 	.word	0x40021000
 800a324:	04c4b400 	.word	0x04c4b400
 800a328:	08012418 	.word	0x08012418
 800a32c:	20000060 	.word	0x20000060
 800a330:	20000064 	.word	0x20000064

0800a334 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a334:	b480      	push	{r7}
 800a336:	b087      	sub	sp, #28
 800a338:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a33a:	4b2c      	ldr	r3, [pc, #176]	@ (800a3ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800a33c:	689b      	ldr	r3, [r3, #8]
 800a33e:	f003 030c 	and.w	r3, r3, #12
 800a342:	2b04      	cmp	r3, #4
 800a344:	d102      	bne.n	800a34c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a346:	4b2a      	ldr	r3, [pc, #168]	@ (800a3f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a348:	613b      	str	r3, [r7, #16]
 800a34a:	e047      	b.n	800a3dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a34c:	4b27      	ldr	r3, [pc, #156]	@ (800a3ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800a34e:	689b      	ldr	r3, [r3, #8]
 800a350:	f003 030c 	and.w	r3, r3, #12
 800a354:	2b08      	cmp	r3, #8
 800a356:	d102      	bne.n	800a35e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a358:	4b26      	ldr	r3, [pc, #152]	@ (800a3f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a35a:	613b      	str	r3, [r7, #16]
 800a35c:	e03e      	b.n	800a3dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a35e:	4b23      	ldr	r3, [pc, #140]	@ (800a3ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800a360:	689b      	ldr	r3, [r3, #8]
 800a362:	f003 030c 	and.w	r3, r3, #12
 800a366:	2b0c      	cmp	r3, #12
 800a368:	d136      	bne.n	800a3d8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a36a:	4b20      	ldr	r3, [pc, #128]	@ (800a3ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800a36c:	68db      	ldr	r3, [r3, #12]
 800a36e:	f003 0303 	and.w	r3, r3, #3
 800a372:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a374:	4b1d      	ldr	r3, [pc, #116]	@ (800a3ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800a376:	68db      	ldr	r3, [r3, #12]
 800a378:	091b      	lsrs	r3, r3, #4
 800a37a:	f003 030f 	and.w	r3, r3, #15
 800a37e:	3301      	adds	r3, #1
 800a380:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	2b03      	cmp	r3, #3
 800a386:	d10c      	bne.n	800a3a2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a388:	4a1a      	ldr	r2, [pc, #104]	@ (800a3f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a38a:	68bb      	ldr	r3, [r7, #8]
 800a38c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a390:	4a16      	ldr	r2, [pc, #88]	@ (800a3ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800a392:	68d2      	ldr	r2, [r2, #12]
 800a394:	0a12      	lsrs	r2, r2, #8
 800a396:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a39a:	fb02 f303 	mul.w	r3, r2, r3
 800a39e:	617b      	str	r3, [r7, #20]
      break;
 800a3a0:	e00c      	b.n	800a3bc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a3a2:	4a13      	ldr	r2, [pc, #76]	@ (800a3f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a3a4:	68bb      	ldr	r3, [r7, #8]
 800a3a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3aa:	4a10      	ldr	r2, [pc, #64]	@ (800a3ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800a3ac:	68d2      	ldr	r2, [r2, #12]
 800a3ae:	0a12      	lsrs	r2, r2, #8
 800a3b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a3b4:	fb02 f303 	mul.w	r3, r2, r3
 800a3b8:	617b      	str	r3, [r7, #20]
      break;
 800a3ba:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a3bc:	4b0b      	ldr	r3, [pc, #44]	@ (800a3ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800a3be:	68db      	ldr	r3, [r3, #12]
 800a3c0:	0e5b      	lsrs	r3, r3, #25
 800a3c2:	f003 0303 	and.w	r3, r3, #3
 800a3c6:	3301      	adds	r3, #1
 800a3c8:	005b      	lsls	r3, r3, #1
 800a3ca:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800a3cc:	697a      	ldr	r2, [r7, #20]
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3d4:	613b      	str	r3, [r7, #16]
 800a3d6:	e001      	b.n	800a3dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a3d8:	2300      	movs	r3, #0
 800a3da:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a3dc:	693b      	ldr	r3, [r7, #16]
}
 800a3de:	4618      	mov	r0, r3
 800a3e0:	371c      	adds	r7, #28
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e8:	4770      	bx	lr
 800a3ea:	bf00      	nop
 800a3ec:	40021000 	.word	0x40021000
 800a3f0:	00f42400 	.word	0x00f42400
 800a3f4:	007a1200 	.word	0x007a1200

0800a3f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a3f8:	b480      	push	{r7}
 800a3fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a3fc:	4b03      	ldr	r3, [pc, #12]	@ (800a40c <HAL_RCC_GetHCLKFreq+0x14>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
}
 800a400:	4618      	mov	r0, r3
 800a402:	46bd      	mov	sp, r7
 800a404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a408:	4770      	bx	lr
 800a40a:	bf00      	nop
 800a40c:	20000060 	.word	0x20000060

0800a410 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a414:	f7ff fff0 	bl	800a3f8 <HAL_RCC_GetHCLKFreq>
 800a418:	4602      	mov	r2, r0
 800a41a:	4b06      	ldr	r3, [pc, #24]	@ (800a434 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a41c:	689b      	ldr	r3, [r3, #8]
 800a41e:	0a1b      	lsrs	r3, r3, #8
 800a420:	f003 0307 	and.w	r3, r3, #7
 800a424:	4904      	ldr	r1, [pc, #16]	@ (800a438 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a426:	5ccb      	ldrb	r3, [r1, r3]
 800a428:	f003 031f 	and.w	r3, r3, #31
 800a42c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a430:	4618      	mov	r0, r3
 800a432:	bd80      	pop	{r7, pc}
 800a434:	40021000 	.word	0x40021000
 800a438:	08012428 	.word	0x08012428

0800a43c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a440:	f7ff ffda 	bl	800a3f8 <HAL_RCC_GetHCLKFreq>
 800a444:	4602      	mov	r2, r0
 800a446:	4b06      	ldr	r3, [pc, #24]	@ (800a460 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a448:	689b      	ldr	r3, [r3, #8]
 800a44a:	0adb      	lsrs	r3, r3, #11
 800a44c:	f003 0307 	and.w	r3, r3, #7
 800a450:	4904      	ldr	r1, [pc, #16]	@ (800a464 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a452:	5ccb      	ldrb	r3, [r1, r3]
 800a454:	f003 031f 	and.w	r3, r3, #31
 800a458:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	bd80      	pop	{r7, pc}
 800a460:	40021000 	.word	0x40021000
 800a464:	08012428 	.word	0x08012428

0800a468 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a468:	b480      	push	{r7}
 800a46a:	b087      	sub	sp, #28
 800a46c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a46e:	4b1e      	ldr	r3, [pc, #120]	@ (800a4e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a470:	68db      	ldr	r3, [r3, #12]
 800a472:	f003 0303 	and.w	r3, r3, #3
 800a476:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a478:	4b1b      	ldr	r3, [pc, #108]	@ (800a4e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a47a:	68db      	ldr	r3, [r3, #12]
 800a47c:	091b      	lsrs	r3, r3, #4
 800a47e:	f003 030f 	and.w	r3, r3, #15
 800a482:	3301      	adds	r3, #1
 800a484:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	2b03      	cmp	r3, #3
 800a48a:	d10c      	bne.n	800a4a6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a48c:	4a17      	ldr	r2, [pc, #92]	@ (800a4ec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	fbb2 f3f3 	udiv	r3, r2, r3
 800a494:	4a14      	ldr	r2, [pc, #80]	@ (800a4e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a496:	68d2      	ldr	r2, [r2, #12]
 800a498:	0a12      	lsrs	r2, r2, #8
 800a49a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a49e:	fb02 f303 	mul.w	r3, r2, r3
 800a4a2:	617b      	str	r3, [r7, #20]
    break;
 800a4a4:	e00c      	b.n	800a4c0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a4a6:	4a12      	ldr	r2, [pc, #72]	@ (800a4f0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4ae:	4a0e      	ldr	r2, [pc, #56]	@ (800a4e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a4b0:	68d2      	ldr	r2, [r2, #12]
 800a4b2:	0a12      	lsrs	r2, r2, #8
 800a4b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a4b8:	fb02 f303 	mul.w	r3, r2, r3
 800a4bc:	617b      	str	r3, [r7, #20]
    break;
 800a4be:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a4c0:	4b09      	ldr	r3, [pc, #36]	@ (800a4e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a4c2:	68db      	ldr	r3, [r3, #12]
 800a4c4:	0e5b      	lsrs	r3, r3, #25
 800a4c6:	f003 0303 	and.w	r3, r3, #3
 800a4ca:	3301      	adds	r3, #1
 800a4cc:	005b      	lsls	r3, r3, #1
 800a4ce:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a4d0:	697a      	ldr	r2, [r7, #20]
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4d8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a4da:	687b      	ldr	r3, [r7, #4]
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	371c      	adds	r7, #28
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e6:	4770      	bx	lr
 800a4e8:	40021000 	.word	0x40021000
 800a4ec:	007a1200 	.word	0x007a1200
 800a4f0:	00f42400 	.word	0x00f42400

0800a4f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b086      	sub	sp, #24
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a500:	2300      	movs	r3, #0
 800a502:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	f000 8098 	beq.w	800a642 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a512:	2300      	movs	r3, #0
 800a514:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a516:	4b43      	ldr	r3, [pc, #268]	@ (800a624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a51a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d10d      	bne.n	800a53e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a522:	4b40      	ldr	r3, [pc, #256]	@ (800a624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a526:	4a3f      	ldr	r2, [pc, #252]	@ (800a624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a528:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a52c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a52e:	4b3d      	ldr	r3, [pc, #244]	@ (800a624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a536:	60bb      	str	r3, [r7, #8]
 800a538:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a53a:	2301      	movs	r3, #1
 800a53c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a53e:	4b3a      	ldr	r3, [pc, #232]	@ (800a628 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	4a39      	ldr	r2, [pc, #228]	@ (800a628 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a544:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a548:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a54a:	f7fd fc55 	bl	8007df8 <HAL_GetTick>
 800a54e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a550:	e009      	b.n	800a566 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a552:	f7fd fc51 	bl	8007df8 <HAL_GetTick>
 800a556:	4602      	mov	r2, r0
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	1ad3      	subs	r3, r2, r3
 800a55c:	2b02      	cmp	r3, #2
 800a55e:	d902      	bls.n	800a566 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a560:	2303      	movs	r3, #3
 800a562:	74fb      	strb	r3, [r7, #19]
        break;
 800a564:	e005      	b.n	800a572 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a566:	4b30      	ldr	r3, [pc, #192]	@ (800a628 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d0ef      	beq.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a572:	7cfb      	ldrb	r3, [r7, #19]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d159      	bne.n	800a62c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a578:	4b2a      	ldr	r3, [pc, #168]	@ (800a624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a57a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a57e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a582:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a584:	697b      	ldr	r3, [r7, #20]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d01e      	beq.n	800a5c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a58e:	697a      	ldr	r2, [r7, #20]
 800a590:	429a      	cmp	r2, r3
 800a592:	d019      	beq.n	800a5c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a594:	4b23      	ldr	r3, [pc, #140]	@ (800a624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a59a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a59e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a5a0:	4b20      	ldr	r3, [pc, #128]	@ (800a624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a5a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5a6:	4a1f      	ldr	r2, [pc, #124]	@ (800a624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a5a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a5ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a5b0:	4b1c      	ldr	r3, [pc, #112]	@ (800a624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a5b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5b6:	4a1b      	ldr	r2, [pc, #108]	@ (800a624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a5b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a5bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a5c0:	4a18      	ldr	r2, [pc, #96]	@ (800a624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a5c2:	697b      	ldr	r3, [r7, #20]
 800a5c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a5c8:	697b      	ldr	r3, [r7, #20]
 800a5ca:	f003 0301 	and.w	r3, r3, #1
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d016      	beq.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5d2:	f7fd fc11 	bl	8007df8 <HAL_GetTick>
 800a5d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a5d8:	e00b      	b.n	800a5f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a5da:	f7fd fc0d 	bl	8007df8 <HAL_GetTick>
 800a5de:	4602      	mov	r2, r0
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	1ad3      	subs	r3, r2, r3
 800a5e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d902      	bls.n	800a5f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a5ec:	2303      	movs	r3, #3
 800a5ee:	74fb      	strb	r3, [r7, #19]
            break;
 800a5f0:	e006      	b.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a5f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a5f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5f8:	f003 0302 	and.w	r3, r3, #2
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d0ec      	beq.n	800a5da <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a600:	7cfb      	ldrb	r3, [r7, #19]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d10b      	bne.n	800a61e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a606:	4b07      	ldr	r3, [pc, #28]	@ (800a624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a60c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a614:	4903      	ldr	r1, [pc, #12]	@ (800a624 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a616:	4313      	orrs	r3, r2
 800a618:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a61c:	e008      	b.n	800a630 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a61e:	7cfb      	ldrb	r3, [r7, #19]
 800a620:	74bb      	strb	r3, [r7, #18]
 800a622:	e005      	b.n	800a630 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a624:	40021000 	.word	0x40021000
 800a628:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a62c:	7cfb      	ldrb	r3, [r7, #19]
 800a62e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a630:	7c7b      	ldrb	r3, [r7, #17]
 800a632:	2b01      	cmp	r3, #1
 800a634:	d105      	bne.n	800a642 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a636:	4ba6      	ldr	r3, [pc, #664]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a63a:	4aa5      	ldr	r2, [pc, #660]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a63c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a640:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f003 0301 	and.w	r3, r3, #1
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d00a      	beq.n	800a664 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a64e:	4ba0      	ldr	r3, [pc, #640]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a654:	f023 0203 	bic.w	r2, r3, #3
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	685b      	ldr	r3, [r3, #4]
 800a65c:	499c      	ldr	r1, [pc, #624]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a65e:	4313      	orrs	r3, r2
 800a660:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f003 0302 	and.w	r3, r3, #2
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d00a      	beq.n	800a686 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a670:	4b97      	ldr	r3, [pc, #604]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a676:	f023 020c 	bic.w	r2, r3, #12
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	689b      	ldr	r3, [r3, #8]
 800a67e:	4994      	ldr	r1, [pc, #592]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a680:	4313      	orrs	r3, r2
 800a682:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f003 0304 	and.w	r3, r3, #4
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d00a      	beq.n	800a6a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a692:	4b8f      	ldr	r3, [pc, #572]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a698:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	68db      	ldr	r3, [r3, #12]
 800a6a0:	498b      	ldr	r1, [pc, #556]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a6a2:	4313      	orrs	r3, r2
 800a6a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f003 0308 	and.w	r3, r3, #8
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d00a      	beq.n	800a6ca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a6b4:	4b86      	ldr	r3, [pc, #536]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a6b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	691b      	ldr	r3, [r3, #16]
 800a6c2:	4983      	ldr	r1, [pc, #524]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a6c4:	4313      	orrs	r3, r2
 800a6c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	f003 0320 	and.w	r3, r3, #32
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d00a      	beq.n	800a6ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a6d6:	4b7e      	ldr	r3, [pc, #504]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a6d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6dc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	695b      	ldr	r3, [r3, #20]
 800a6e4:	497a      	ldr	r1, [pc, #488]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a6e6:	4313      	orrs	r3, r2
 800a6e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d00a      	beq.n	800a70e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a6f8:	4b75      	ldr	r3, [pc, #468]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a6fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6fe:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	699b      	ldr	r3, [r3, #24]
 800a706:	4972      	ldr	r1, [pc, #456]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a708:	4313      	orrs	r3, r2
 800a70a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a716:	2b00      	cmp	r3, #0
 800a718:	d00a      	beq.n	800a730 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a71a:	4b6d      	ldr	r3, [pc, #436]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a71c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a720:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	69db      	ldr	r3, [r3, #28]
 800a728:	4969      	ldr	r1, [pc, #420]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a72a:	4313      	orrs	r3, r2
 800a72c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d00a      	beq.n	800a752 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a73c:	4b64      	ldr	r3, [pc, #400]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a73e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a742:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6a1b      	ldr	r3, [r3, #32]
 800a74a:	4961      	ldr	r1, [pc, #388]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a74c:	4313      	orrs	r3, r2
 800a74e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d00a      	beq.n	800a774 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a75e:	4b5c      	ldr	r3, [pc, #368]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a764:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a76c:	4958      	ldr	r1, [pc, #352]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a76e:	4313      	orrs	r3, r2
 800a770:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d015      	beq.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a780:	4b53      	ldr	r3, [pc, #332]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a786:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a78e:	4950      	ldr	r1, [pc, #320]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a790:	4313      	orrs	r3, r2
 800a792:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a79a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a79e:	d105      	bne.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a7a0:	4b4b      	ldr	r3, [pc, #300]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7a2:	68db      	ldr	r3, [r3, #12]
 800a7a4:	4a4a      	ldr	r2, [pc, #296]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a7aa:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d015      	beq.n	800a7e4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a7b8:	4b45      	ldr	r3, [pc, #276]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7be:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7c6:	4942      	ldr	r1, [pc, #264]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7c8:	4313      	orrs	r3, r2
 800a7ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a7d6:	d105      	bne.n	800a7e4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a7d8:	4b3d      	ldr	r3, [pc, #244]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7da:	68db      	ldr	r3, [r3, #12]
 800a7dc:	4a3c      	ldr	r2, [pc, #240]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a7e2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d015      	beq.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a7f0:	4b37      	ldr	r3, [pc, #220]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7f6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7fe:	4934      	ldr	r1, [pc, #208]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a800:	4313      	orrs	r3, r2
 800a802:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a80a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a80e:	d105      	bne.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a810:	4b2f      	ldr	r3, [pc, #188]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a812:	68db      	ldr	r3, [r3, #12]
 800a814:	4a2e      	ldr	r2, [pc, #184]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a816:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a81a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a824:	2b00      	cmp	r3, #0
 800a826:	d015      	beq.n	800a854 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a828:	4b29      	ldr	r3, [pc, #164]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a82a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a82e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a836:	4926      	ldr	r1, [pc, #152]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a838:	4313      	orrs	r3, r2
 800a83a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a842:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a846:	d105      	bne.n	800a854 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a848:	4b21      	ldr	r3, [pc, #132]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a84a:	68db      	ldr	r3, [r3, #12]
 800a84c:	4a20      	ldr	r2, [pc, #128]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a84e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a852:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d015      	beq.n	800a88c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a860:	4b1b      	ldr	r3, [pc, #108]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a866:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a86e:	4918      	ldr	r1, [pc, #96]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a870:	4313      	orrs	r3, r2
 800a872:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a87a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a87e:	d105      	bne.n	800a88c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a880:	4b13      	ldr	r3, [pc, #76]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a882:	68db      	ldr	r3, [r3, #12]
 800a884:	4a12      	ldr	r2, [pc, #72]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a886:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a88a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a894:	2b00      	cmp	r3, #0
 800a896:	d015      	beq.n	800a8c4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a898:	4b0d      	ldr	r3, [pc, #52]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a89a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a89e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8a6:	490a      	ldr	r1, [pc, #40]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a8a8:	4313      	orrs	r3, r2
 800a8aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8b6:	d105      	bne.n	800a8c4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a8b8:	4b05      	ldr	r3, [pc, #20]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a8ba:	68db      	ldr	r3, [r3, #12]
 800a8bc:	4a04      	ldr	r2, [pc, #16]	@ (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a8be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a8c2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a8c4:	7cbb      	ldrb	r3, [r7, #18]
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	3718      	adds	r7, #24
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}
 800a8ce:	bf00      	nop
 800a8d0:	40021000 	.word	0x40021000

0800a8d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b084      	sub	sp, #16
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d101      	bne.n	800a8e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	e09d      	b.n	800aa22 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d108      	bne.n	800a900 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	685b      	ldr	r3, [r3, #4]
 800a8f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a8f6:	d009      	beq.n	800a90c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	61da      	str	r2, [r3, #28]
 800a8fe:	e005      	b.n	800a90c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2200      	movs	r2, #0
 800a904:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	2200      	movs	r2, #0
 800a90a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2200      	movs	r2, #0
 800a910:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a918:	b2db      	uxtb	r3, r3
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d106      	bne.n	800a92c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	2200      	movs	r2, #0
 800a922:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f7fc fcfa 	bl	8007320 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2202      	movs	r2, #2
 800a930:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	681a      	ldr	r2, [r3, #0]
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a942:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	68db      	ldr	r3, [r3, #12]
 800a948:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a94c:	d902      	bls.n	800a954 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a94e:	2300      	movs	r3, #0
 800a950:	60fb      	str	r3, [r7, #12]
 800a952:	e002      	b.n	800a95a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a954:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a958:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	68db      	ldr	r3, [r3, #12]
 800a95e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a962:	d007      	beq.n	800a974 <HAL_SPI_Init+0xa0>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	68db      	ldr	r3, [r3, #12]
 800a968:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a96c:	d002      	beq.n	800a974 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2200      	movs	r2, #0
 800a972:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	685b      	ldr	r3, [r3, #4]
 800a978:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	689b      	ldr	r3, [r3, #8]
 800a980:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a984:	431a      	orrs	r2, r3
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	691b      	ldr	r3, [r3, #16]
 800a98a:	f003 0302 	and.w	r3, r3, #2
 800a98e:	431a      	orrs	r2, r3
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	695b      	ldr	r3, [r3, #20]
 800a994:	f003 0301 	and.w	r3, r3, #1
 800a998:	431a      	orrs	r2, r3
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	699b      	ldr	r3, [r3, #24]
 800a99e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a9a2:	431a      	orrs	r2, r3
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	69db      	ldr	r3, [r3, #28]
 800a9a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a9ac:	431a      	orrs	r2, r3
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6a1b      	ldr	r3, [r3, #32]
 800a9b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9b6:	ea42 0103 	orr.w	r1, r2, r3
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9be:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	430a      	orrs	r2, r1
 800a9c8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	699b      	ldr	r3, [r3, #24]
 800a9ce:	0c1b      	lsrs	r3, r3, #16
 800a9d0:	f003 0204 	and.w	r2, r3, #4
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9d8:	f003 0310 	and.w	r3, r3, #16
 800a9dc:	431a      	orrs	r2, r3
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9e2:	f003 0308 	and.w	r3, r3, #8
 800a9e6:	431a      	orrs	r2, r3
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	68db      	ldr	r3, [r3, #12]
 800a9ec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a9f0:	ea42 0103 	orr.w	r1, r2, r3
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	430a      	orrs	r2, r1
 800aa00:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	69da      	ldr	r2, [r3, #28]
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800aa10:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2200      	movs	r2, #0
 800aa16:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2201      	movs	r2, #1
 800aa1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800aa20:	2300      	movs	r3, #0
}
 800aa22:	4618      	mov	r0, r3
 800aa24:	3710      	adds	r7, #16
 800aa26:	46bd      	mov	sp, r7
 800aa28:	bd80      	pop	{r7, pc}

0800aa2a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aa2a:	b580      	push	{r7, lr}
 800aa2c:	b082      	sub	sp, #8
 800aa2e:	af00      	add	r7, sp, #0
 800aa30:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d101      	bne.n	800aa3c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aa38:	2301      	movs	r3, #1
 800aa3a:	e049      	b.n	800aad0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aa42:	b2db      	uxtb	r3, r3
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d106      	bne.n	800aa56 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800aa50:	6878      	ldr	r0, [r7, #4]
 800aa52:	f7fc fefb 	bl	800784c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2202      	movs	r2, #2
 800aa5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681a      	ldr	r2, [r3, #0]
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	3304      	adds	r3, #4
 800aa66:	4619      	mov	r1, r3
 800aa68:	4610      	mov	r0, r2
 800aa6a:	f000 faa5 	bl	800afb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	2201      	movs	r2, #1
 800aa72:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2201      	movs	r2, #1
 800aa7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	2201      	movs	r2, #1
 800aa82:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2201      	movs	r2, #1
 800aa8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2201      	movs	r2, #1
 800aa92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	2201      	movs	r2, #1
 800aa9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2201      	movs	r2, #1
 800aaa2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2201      	movs	r2, #1
 800aab2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	2201      	movs	r2, #1
 800aaba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	2201      	movs	r2, #1
 800aac2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2201      	movs	r2, #1
 800aaca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aace:	2300      	movs	r3, #0
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	3708      	adds	r7, #8
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}

0800aad8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b082      	sub	sp, #8
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d101      	bne.n	800aaea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800aae6:	2301      	movs	r3, #1
 800aae8:	e049      	b.n	800ab7e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aaf0:	b2db      	uxtb	r3, r3
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d106      	bne.n	800ab04 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	2200      	movs	r2, #0
 800aafa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800aafe:	6878      	ldr	r0, [r7, #4]
 800ab00:	f000 f841 	bl	800ab86 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2202      	movs	r2, #2
 800ab08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681a      	ldr	r2, [r3, #0]
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	3304      	adds	r3, #4
 800ab14:	4619      	mov	r1, r3
 800ab16:	4610      	mov	r0, r2
 800ab18:	f000 fa4e 	bl	800afb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2201      	movs	r2, #1
 800ab20:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2201      	movs	r2, #1
 800ab28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2201      	movs	r2, #1
 800ab38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2201      	movs	r2, #1
 800ab40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	2201      	movs	r2, #1
 800ab48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2201      	movs	r2, #1
 800ab50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2201      	movs	r2, #1
 800ab58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2201      	movs	r2, #1
 800ab60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2201      	movs	r2, #1
 800ab68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	2201      	movs	r2, #1
 800ab70:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2201      	movs	r2, #1
 800ab78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ab7c:	2300      	movs	r3, #0
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	3708      	adds	r7, #8
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}

0800ab86 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ab86:	b480      	push	{r7}
 800ab88:	b083      	sub	sp, #12
 800ab8a:	af00      	add	r7, sp, #0
 800ab8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ab8e:	bf00      	nop
 800ab90:	370c      	adds	r7, #12
 800ab92:	46bd      	mov	sp, r7
 800ab94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab98:	4770      	bx	lr
	...

0800ab9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b086      	sub	sp, #24
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	60f8      	str	r0, [r7, #12]
 800aba4:	60b9      	str	r1, [r7, #8]
 800aba6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aba8:	2300      	movs	r3, #0
 800abaa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800abb2:	2b01      	cmp	r3, #1
 800abb4:	d101      	bne.n	800abba <HAL_TIM_PWM_ConfigChannel+0x1e>
 800abb6:	2302      	movs	r3, #2
 800abb8:	e0ff      	b.n	800adba <HAL_TIM_PWM_ConfigChannel+0x21e>
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	2201      	movs	r2, #1
 800abbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2b14      	cmp	r3, #20
 800abc6:	f200 80f0 	bhi.w	800adaa <HAL_TIM_PWM_ConfigChannel+0x20e>
 800abca:	a201      	add	r2, pc, #4	@ (adr r2, 800abd0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800abcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abd0:	0800ac25 	.word	0x0800ac25
 800abd4:	0800adab 	.word	0x0800adab
 800abd8:	0800adab 	.word	0x0800adab
 800abdc:	0800adab 	.word	0x0800adab
 800abe0:	0800ac65 	.word	0x0800ac65
 800abe4:	0800adab 	.word	0x0800adab
 800abe8:	0800adab 	.word	0x0800adab
 800abec:	0800adab 	.word	0x0800adab
 800abf0:	0800aca7 	.word	0x0800aca7
 800abf4:	0800adab 	.word	0x0800adab
 800abf8:	0800adab 	.word	0x0800adab
 800abfc:	0800adab 	.word	0x0800adab
 800ac00:	0800ace7 	.word	0x0800ace7
 800ac04:	0800adab 	.word	0x0800adab
 800ac08:	0800adab 	.word	0x0800adab
 800ac0c:	0800adab 	.word	0x0800adab
 800ac10:	0800ad29 	.word	0x0800ad29
 800ac14:	0800adab 	.word	0x0800adab
 800ac18:	0800adab 	.word	0x0800adab
 800ac1c:	0800adab 	.word	0x0800adab
 800ac20:	0800ad69 	.word	0x0800ad69
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	68b9      	ldr	r1, [r7, #8]
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	f000 fa60 	bl	800b0f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	699a      	ldr	r2, [r3, #24]
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f042 0208 	orr.w	r2, r2, #8
 800ac3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	699a      	ldr	r2, [r3, #24]
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f022 0204 	bic.w	r2, r2, #4
 800ac4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	6999      	ldr	r1, [r3, #24]
 800ac56:	68bb      	ldr	r3, [r7, #8]
 800ac58:	691a      	ldr	r2, [r3, #16]
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	430a      	orrs	r2, r1
 800ac60:	619a      	str	r2, [r3, #24]
      break;
 800ac62:	e0a5      	b.n	800adb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	68b9      	ldr	r1, [r7, #8]
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	f000 fad0 	bl	800b210 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	699a      	ldr	r2, [r3, #24]
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ac7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	699a      	ldr	r2, [r3, #24]
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ac8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	6999      	ldr	r1, [r3, #24]
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	691b      	ldr	r3, [r3, #16]
 800ac9a:	021a      	lsls	r2, r3, #8
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	430a      	orrs	r2, r1
 800aca2:	619a      	str	r2, [r3, #24]
      break;
 800aca4:	e084      	b.n	800adb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	68b9      	ldr	r1, [r7, #8]
 800acac:	4618      	mov	r0, r3
 800acae:	f000 fb39 	bl	800b324 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	69da      	ldr	r2, [r3, #28]
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f042 0208 	orr.w	r2, r2, #8
 800acc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	69da      	ldr	r2, [r3, #28]
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	f022 0204 	bic.w	r2, r2, #4
 800acd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	69d9      	ldr	r1, [r3, #28]
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	691a      	ldr	r2, [r3, #16]
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	430a      	orrs	r2, r1
 800ace2:	61da      	str	r2, [r3, #28]
      break;
 800ace4:	e064      	b.n	800adb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	68b9      	ldr	r1, [r7, #8]
 800acec:	4618      	mov	r0, r3
 800acee:	f000 fba1 	bl	800b434 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	69da      	ldr	r2, [r3, #28]
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ad00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	69da      	ldr	r2, [r3, #28]
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ad10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	69d9      	ldr	r1, [r3, #28]
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	691b      	ldr	r3, [r3, #16]
 800ad1c:	021a      	lsls	r2, r3, #8
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	430a      	orrs	r2, r1
 800ad24:	61da      	str	r2, [r3, #28]
      break;
 800ad26:	e043      	b.n	800adb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	68b9      	ldr	r1, [r7, #8]
 800ad2e:	4618      	mov	r0, r3
 800ad30:	f000 fc0a 	bl	800b548 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	f042 0208 	orr.w	r2, r2, #8
 800ad42:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f022 0204 	bic.w	r2, r2, #4
 800ad52:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	691a      	ldr	r2, [r3, #16]
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	430a      	orrs	r2, r1
 800ad64:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ad66:	e023      	b.n	800adb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	68b9      	ldr	r1, [r7, #8]
 800ad6e:	4618      	mov	r0, r3
 800ad70:	f000 fc4e 	bl	800b610 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ad82:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ad92:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	691b      	ldr	r3, [r3, #16]
 800ad9e:	021a      	lsls	r2, r3, #8
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	430a      	orrs	r2, r1
 800ada6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ada8:	e002      	b.n	800adb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800adaa:	2301      	movs	r3, #1
 800adac:	75fb      	strb	r3, [r7, #23]
      break;
 800adae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	2200      	movs	r2, #0
 800adb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800adb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800adba:	4618      	mov	r0, r3
 800adbc:	3718      	adds	r7, #24
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}
 800adc2:	bf00      	nop

0800adc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b084      	sub	sp, #16
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
 800adcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800adce:	2300      	movs	r3, #0
 800add0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800add8:	2b01      	cmp	r3, #1
 800adda:	d101      	bne.n	800ade0 <HAL_TIM_ConfigClockSource+0x1c>
 800addc:	2302      	movs	r3, #2
 800adde:	e0de      	b.n	800af9e <HAL_TIM_ConfigClockSource+0x1da>
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2201      	movs	r2, #1
 800ade4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2202      	movs	r2, #2
 800adec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	689b      	ldr	r3, [r3, #8]
 800adf6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800adf8:	68bb      	ldr	r3, [r7, #8]
 800adfa:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800adfe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ae02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ae0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	68ba      	ldr	r2, [r7, #8]
 800ae12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	4a63      	ldr	r2, [pc, #396]	@ (800afa8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ae1a:	4293      	cmp	r3, r2
 800ae1c:	f000 80a9 	beq.w	800af72 <HAL_TIM_ConfigClockSource+0x1ae>
 800ae20:	4a61      	ldr	r2, [pc, #388]	@ (800afa8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ae22:	4293      	cmp	r3, r2
 800ae24:	f200 80ae 	bhi.w	800af84 <HAL_TIM_ConfigClockSource+0x1c0>
 800ae28:	4a60      	ldr	r2, [pc, #384]	@ (800afac <HAL_TIM_ConfigClockSource+0x1e8>)
 800ae2a:	4293      	cmp	r3, r2
 800ae2c:	f000 80a1 	beq.w	800af72 <HAL_TIM_ConfigClockSource+0x1ae>
 800ae30:	4a5e      	ldr	r2, [pc, #376]	@ (800afac <HAL_TIM_ConfigClockSource+0x1e8>)
 800ae32:	4293      	cmp	r3, r2
 800ae34:	f200 80a6 	bhi.w	800af84 <HAL_TIM_ConfigClockSource+0x1c0>
 800ae38:	4a5d      	ldr	r2, [pc, #372]	@ (800afb0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ae3a:	4293      	cmp	r3, r2
 800ae3c:	f000 8099 	beq.w	800af72 <HAL_TIM_ConfigClockSource+0x1ae>
 800ae40:	4a5b      	ldr	r2, [pc, #364]	@ (800afb0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ae42:	4293      	cmp	r3, r2
 800ae44:	f200 809e 	bhi.w	800af84 <HAL_TIM_ConfigClockSource+0x1c0>
 800ae48:	4a5a      	ldr	r2, [pc, #360]	@ (800afb4 <HAL_TIM_ConfigClockSource+0x1f0>)
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	f000 8091 	beq.w	800af72 <HAL_TIM_ConfigClockSource+0x1ae>
 800ae50:	4a58      	ldr	r2, [pc, #352]	@ (800afb4 <HAL_TIM_ConfigClockSource+0x1f0>)
 800ae52:	4293      	cmp	r3, r2
 800ae54:	f200 8096 	bhi.w	800af84 <HAL_TIM_ConfigClockSource+0x1c0>
 800ae58:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ae5c:	f000 8089 	beq.w	800af72 <HAL_TIM_ConfigClockSource+0x1ae>
 800ae60:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ae64:	f200 808e 	bhi.w	800af84 <HAL_TIM_ConfigClockSource+0x1c0>
 800ae68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae6c:	d03e      	beq.n	800aeec <HAL_TIM_ConfigClockSource+0x128>
 800ae6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae72:	f200 8087 	bhi.w	800af84 <HAL_TIM_ConfigClockSource+0x1c0>
 800ae76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae7a:	f000 8086 	beq.w	800af8a <HAL_TIM_ConfigClockSource+0x1c6>
 800ae7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae82:	d87f      	bhi.n	800af84 <HAL_TIM_ConfigClockSource+0x1c0>
 800ae84:	2b70      	cmp	r3, #112	@ 0x70
 800ae86:	d01a      	beq.n	800aebe <HAL_TIM_ConfigClockSource+0xfa>
 800ae88:	2b70      	cmp	r3, #112	@ 0x70
 800ae8a:	d87b      	bhi.n	800af84 <HAL_TIM_ConfigClockSource+0x1c0>
 800ae8c:	2b60      	cmp	r3, #96	@ 0x60
 800ae8e:	d050      	beq.n	800af32 <HAL_TIM_ConfigClockSource+0x16e>
 800ae90:	2b60      	cmp	r3, #96	@ 0x60
 800ae92:	d877      	bhi.n	800af84 <HAL_TIM_ConfigClockSource+0x1c0>
 800ae94:	2b50      	cmp	r3, #80	@ 0x50
 800ae96:	d03c      	beq.n	800af12 <HAL_TIM_ConfigClockSource+0x14e>
 800ae98:	2b50      	cmp	r3, #80	@ 0x50
 800ae9a:	d873      	bhi.n	800af84 <HAL_TIM_ConfigClockSource+0x1c0>
 800ae9c:	2b40      	cmp	r3, #64	@ 0x40
 800ae9e:	d058      	beq.n	800af52 <HAL_TIM_ConfigClockSource+0x18e>
 800aea0:	2b40      	cmp	r3, #64	@ 0x40
 800aea2:	d86f      	bhi.n	800af84 <HAL_TIM_ConfigClockSource+0x1c0>
 800aea4:	2b30      	cmp	r3, #48	@ 0x30
 800aea6:	d064      	beq.n	800af72 <HAL_TIM_ConfigClockSource+0x1ae>
 800aea8:	2b30      	cmp	r3, #48	@ 0x30
 800aeaa:	d86b      	bhi.n	800af84 <HAL_TIM_ConfigClockSource+0x1c0>
 800aeac:	2b20      	cmp	r3, #32
 800aeae:	d060      	beq.n	800af72 <HAL_TIM_ConfigClockSource+0x1ae>
 800aeb0:	2b20      	cmp	r3, #32
 800aeb2:	d867      	bhi.n	800af84 <HAL_TIM_ConfigClockSource+0x1c0>
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d05c      	beq.n	800af72 <HAL_TIM_ConfigClockSource+0x1ae>
 800aeb8:	2b10      	cmp	r3, #16
 800aeba:	d05a      	beq.n	800af72 <HAL_TIM_ConfigClockSource+0x1ae>
 800aebc:	e062      	b.n	800af84 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800aece:	f000 fc81 	bl	800b7d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	689b      	ldr	r3, [r3, #8]
 800aed8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800aeda:	68bb      	ldr	r3, [r7, #8]
 800aedc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800aee0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	68ba      	ldr	r2, [r7, #8]
 800aee8:	609a      	str	r2, [r3, #8]
      break;
 800aeea:	e04f      	b.n	800af8c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800aefc:	f000 fc6a 	bl	800b7d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	689a      	ldr	r2, [r3, #8]
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800af0e:	609a      	str	r2, [r3, #8]
      break;
 800af10:	e03c      	b.n	800af8c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800af1e:	461a      	mov	r2, r3
 800af20:	f000 fbdc 	bl	800b6dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	2150      	movs	r1, #80	@ 0x50
 800af2a:	4618      	mov	r0, r3
 800af2c:	f000 fc35 	bl	800b79a <TIM_ITRx_SetConfig>
      break;
 800af30:	e02c      	b.n	800af8c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800af3a:	683b      	ldr	r3, [r7, #0]
 800af3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800af3e:	461a      	mov	r2, r3
 800af40:	f000 fbfb 	bl	800b73a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	2160      	movs	r1, #96	@ 0x60
 800af4a:	4618      	mov	r0, r3
 800af4c:	f000 fc25 	bl	800b79a <TIM_ITRx_SetConfig>
      break;
 800af50:	e01c      	b.n	800af8c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800af5e:	461a      	mov	r2, r3
 800af60:	f000 fbbc 	bl	800b6dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	2140      	movs	r1, #64	@ 0x40
 800af6a:	4618      	mov	r0, r3
 800af6c:	f000 fc15 	bl	800b79a <TIM_ITRx_SetConfig>
      break;
 800af70:	e00c      	b.n	800af8c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681a      	ldr	r2, [r3, #0]
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	4619      	mov	r1, r3
 800af7c:	4610      	mov	r0, r2
 800af7e:	f000 fc0c 	bl	800b79a <TIM_ITRx_SetConfig>
      break;
 800af82:	e003      	b.n	800af8c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800af84:	2301      	movs	r3, #1
 800af86:	73fb      	strb	r3, [r7, #15]
      break;
 800af88:	e000      	b.n	800af8c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800af8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2201      	movs	r2, #1
 800af90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2200      	movs	r2, #0
 800af98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800af9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af9e:	4618      	mov	r0, r3
 800afa0:	3710      	adds	r7, #16
 800afa2:	46bd      	mov	sp, r7
 800afa4:	bd80      	pop	{r7, pc}
 800afa6:	bf00      	nop
 800afa8:	00100070 	.word	0x00100070
 800afac:	00100040 	.word	0x00100040
 800afb0:	00100030 	.word	0x00100030
 800afb4:	00100020 	.word	0x00100020

0800afb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800afb8:	b480      	push	{r7}
 800afba:	b085      	sub	sp, #20
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
 800afc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	4a42      	ldr	r2, [pc, #264]	@ (800b0d4 <TIM_Base_SetConfig+0x11c>)
 800afcc:	4293      	cmp	r3, r2
 800afce:	d00f      	beq.n	800aff0 <TIM_Base_SetConfig+0x38>
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800afd6:	d00b      	beq.n	800aff0 <TIM_Base_SetConfig+0x38>
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	4a3f      	ldr	r2, [pc, #252]	@ (800b0d8 <TIM_Base_SetConfig+0x120>)
 800afdc:	4293      	cmp	r3, r2
 800afde:	d007      	beq.n	800aff0 <TIM_Base_SetConfig+0x38>
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	4a3e      	ldr	r2, [pc, #248]	@ (800b0dc <TIM_Base_SetConfig+0x124>)
 800afe4:	4293      	cmp	r3, r2
 800afe6:	d003      	beq.n	800aff0 <TIM_Base_SetConfig+0x38>
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	4a3d      	ldr	r2, [pc, #244]	@ (800b0e0 <TIM_Base_SetConfig+0x128>)
 800afec:	4293      	cmp	r3, r2
 800afee:	d108      	bne.n	800b002 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aff6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	685b      	ldr	r3, [r3, #4]
 800affc:	68fa      	ldr	r2, [r7, #12]
 800affe:	4313      	orrs	r3, r2
 800b000:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	4a33      	ldr	r2, [pc, #204]	@ (800b0d4 <TIM_Base_SetConfig+0x11c>)
 800b006:	4293      	cmp	r3, r2
 800b008:	d01b      	beq.n	800b042 <TIM_Base_SetConfig+0x8a>
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b010:	d017      	beq.n	800b042 <TIM_Base_SetConfig+0x8a>
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	4a30      	ldr	r2, [pc, #192]	@ (800b0d8 <TIM_Base_SetConfig+0x120>)
 800b016:	4293      	cmp	r3, r2
 800b018:	d013      	beq.n	800b042 <TIM_Base_SetConfig+0x8a>
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	4a2f      	ldr	r2, [pc, #188]	@ (800b0dc <TIM_Base_SetConfig+0x124>)
 800b01e:	4293      	cmp	r3, r2
 800b020:	d00f      	beq.n	800b042 <TIM_Base_SetConfig+0x8a>
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	4a2e      	ldr	r2, [pc, #184]	@ (800b0e0 <TIM_Base_SetConfig+0x128>)
 800b026:	4293      	cmp	r3, r2
 800b028:	d00b      	beq.n	800b042 <TIM_Base_SetConfig+0x8a>
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	4a2d      	ldr	r2, [pc, #180]	@ (800b0e4 <TIM_Base_SetConfig+0x12c>)
 800b02e:	4293      	cmp	r3, r2
 800b030:	d007      	beq.n	800b042 <TIM_Base_SetConfig+0x8a>
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	4a2c      	ldr	r2, [pc, #176]	@ (800b0e8 <TIM_Base_SetConfig+0x130>)
 800b036:	4293      	cmp	r3, r2
 800b038:	d003      	beq.n	800b042 <TIM_Base_SetConfig+0x8a>
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	4a2b      	ldr	r2, [pc, #172]	@ (800b0ec <TIM_Base_SetConfig+0x134>)
 800b03e:	4293      	cmp	r3, r2
 800b040:	d108      	bne.n	800b054 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b048:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b04a:	683b      	ldr	r3, [r7, #0]
 800b04c:	68db      	ldr	r3, [r3, #12]
 800b04e:	68fa      	ldr	r2, [r7, #12]
 800b050:	4313      	orrs	r3, r2
 800b052:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	695b      	ldr	r3, [r3, #20]
 800b05e:	4313      	orrs	r3, r2
 800b060:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	68fa      	ldr	r2, [r7, #12]
 800b066:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	689a      	ldr	r2, [r3, #8]
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	681a      	ldr	r2, [r3, #0]
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	4a16      	ldr	r2, [pc, #88]	@ (800b0d4 <TIM_Base_SetConfig+0x11c>)
 800b07c:	4293      	cmp	r3, r2
 800b07e:	d00f      	beq.n	800b0a0 <TIM_Base_SetConfig+0xe8>
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	4a17      	ldr	r2, [pc, #92]	@ (800b0e0 <TIM_Base_SetConfig+0x128>)
 800b084:	4293      	cmp	r3, r2
 800b086:	d00b      	beq.n	800b0a0 <TIM_Base_SetConfig+0xe8>
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	4a16      	ldr	r2, [pc, #88]	@ (800b0e4 <TIM_Base_SetConfig+0x12c>)
 800b08c:	4293      	cmp	r3, r2
 800b08e:	d007      	beq.n	800b0a0 <TIM_Base_SetConfig+0xe8>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	4a15      	ldr	r2, [pc, #84]	@ (800b0e8 <TIM_Base_SetConfig+0x130>)
 800b094:	4293      	cmp	r3, r2
 800b096:	d003      	beq.n	800b0a0 <TIM_Base_SetConfig+0xe8>
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	4a14      	ldr	r2, [pc, #80]	@ (800b0ec <TIM_Base_SetConfig+0x134>)
 800b09c:	4293      	cmp	r3, r2
 800b09e:	d103      	bne.n	800b0a8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b0a0:	683b      	ldr	r3, [r7, #0]
 800b0a2:	691a      	ldr	r2, [r3, #16]
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2201      	movs	r2, #1
 800b0ac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	691b      	ldr	r3, [r3, #16]
 800b0b2:	f003 0301 	and.w	r3, r3, #1
 800b0b6:	2b01      	cmp	r3, #1
 800b0b8:	d105      	bne.n	800b0c6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	691b      	ldr	r3, [r3, #16]
 800b0be:	f023 0201 	bic.w	r2, r3, #1
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	611a      	str	r2, [r3, #16]
  }
}
 800b0c6:	bf00      	nop
 800b0c8:	3714      	adds	r7, #20
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d0:	4770      	bx	lr
 800b0d2:	bf00      	nop
 800b0d4:	40012c00 	.word	0x40012c00
 800b0d8:	40000400 	.word	0x40000400
 800b0dc:	40000800 	.word	0x40000800
 800b0e0:	40013400 	.word	0x40013400
 800b0e4:	40014000 	.word	0x40014000
 800b0e8:	40014400 	.word	0x40014400
 800b0ec:	40014800 	.word	0x40014800

0800b0f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b0f0:	b480      	push	{r7}
 800b0f2:	b087      	sub	sp, #28
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
 800b0f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	6a1b      	ldr	r3, [r3, #32]
 800b0fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	6a1b      	ldr	r3, [r3, #32]
 800b104:	f023 0201 	bic.w	r2, r3, #1
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	685b      	ldr	r3, [r3, #4]
 800b110:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	699b      	ldr	r3, [r3, #24]
 800b116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b11e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	f023 0303 	bic.w	r3, r3, #3
 800b12a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	68fa      	ldr	r2, [r7, #12]
 800b132:	4313      	orrs	r3, r2
 800b134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	f023 0302 	bic.w	r3, r3, #2
 800b13c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	689b      	ldr	r3, [r3, #8]
 800b142:	697a      	ldr	r2, [r7, #20]
 800b144:	4313      	orrs	r3, r2
 800b146:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	4a2c      	ldr	r2, [pc, #176]	@ (800b1fc <TIM_OC1_SetConfig+0x10c>)
 800b14c:	4293      	cmp	r3, r2
 800b14e:	d00f      	beq.n	800b170 <TIM_OC1_SetConfig+0x80>
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	4a2b      	ldr	r2, [pc, #172]	@ (800b200 <TIM_OC1_SetConfig+0x110>)
 800b154:	4293      	cmp	r3, r2
 800b156:	d00b      	beq.n	800b170 <TIM_OC1_SetConfig+0x80>
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	4a2a      	ldr	r2, [pc, #168]	@ (800b204 <TIM_OC1_SetConfig+0x114>)
 800b15c:	4293      	cmp	r3, r2
 800b15e:	d007      	beq.n	800b170 <TIM_OC1_SetConfig+0x80>
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	4a29      	ldr	r2, [pc, #164]	@ (800b208 <TIM_OC1_SetConfig+0x118>)
 800b164:	4293      	cmp	r3, r2
 800b166:	d003      	beq.n	800b170 <TIM_OC1_SetConfig+0x80>
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	4a28      	ldr	r2, [pc, #160]	@ (800b20c <TIM_OC1_SetConfig+0x11c>)
 800b16c:	4293      	cmp	r3, r2
 800b16e:	d10c      	bne.n	800b18a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	f023 0308 	bic.w	r3, r3, #8
 800b176:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	68db      	ldr	r3, [r3, #12]
 800b17c:	697a      	ldr	r2, [r7, #20]
 800b17e:	4313      	orrs	r3, r2
 800b180:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b182:	697b      	ldr	r3, [r7, #20]
 800b184:	f023 0304 	bic.w	r3, r3, #4
 800b188:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	4a1b      	ldr	r2, [pc, #108]	@ (800b1fc <TIM_OC1_SetConfig+0x10c>)
 800b18e:	4293      	cmp	r3, r2
 800b190:	d00f      	beq.n	800b1b2 <TIM_OC1_SetConfig+0xc2>
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	4a1a      	ldr	r2, [pc, #104]	@ (800b200 <TIM_OC1_SetConfig+0x110>)
 800b196:	4293      	cmp	r3, r2
 800b198:	d00b      	beq.n	800b1b2 <TIM_OC1_SetConfig+0xc2>
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	4a19      	ldr	r2, [pc, #100]	@ (800b204 <TIM_OC1_SetConfig+0x114>)
 800b19e:	4293      	cmp	r3, r2
 800b1a0:	d007      	beq.n	800b1b2 <TIM_OC1_SetConfig+0xc2>
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	4a18      	ldr	r2, [pc, #96]	@ (800b208 <TIM_OC1_SetConfig+0x118>)
 800b1a6:	4293      	cmp	r3, r2
 800b1a8:	d003      	beq.n	800b1b2 <TIM_OC1_SetConfig+0xc2>
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	4a17      	ldr	r2, [pc, #92]	@ (800b20c <TIM_OC1_SetConfig+0x11c>)
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	d111      	bne.n	800b1d6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b1b2:	693b      	ldr	r3, [r7, #16]
 800b1b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b1b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b1ba:	693b      	ldr	r3, [r7, #16]
 800b1bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b1c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	695b      	ldr	r3, [r3, #20]
 800b1c6:	693a      	ldr	r2, [r7, #16]
 800b1c8:	4313      	orrs	r3, r2
 800b1ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b1cc:	683b      	ldr	r3, [r7, #0]
 800b1ce:	699b      	ldr	r3, [r3, #24]
 800b1d0:	693a      	ldr	r2, [r7, #16]
 800b1d2:	4313      	orrs	r3, r2
 800b1d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	693a      	ldr	r2, [r7, #16]
 800b1da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	68fa      	ldr	r2, [r7, #12]
 800b1e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b1e2:	683b      	ldr	r3, [r7, #0]
 800b1e4:	685a      	ldr	r2, [r3, #4]
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	697a      	ldr	r2, [r7, #20]
 800b1ee:	621a      	str	r2, [r3, #32]
}
 800b1f0:	bf00      	nop
 800b1f2:	371c      	adds	r7, #28
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fa:	4770      	bx	lr
 800b1fc:	40012c00 	.word	0x40012c00
 800b200:	40013400 	.word	0x40013400
 800b204:	40014000 	.word	0x40014000
 800b208:	40014400 	.word	0x40014400
 800b20c:	40014800 	.word	0x40014800

0800b210 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b210:	b480      	push	{r7}
 800b212:	b087      	sub	sp, #28
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
 800b218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6a1b      	ldr	r3, [r3, #32]
 800b21e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	6a1b      	ldr	r3, [r3, #32]
 800b224:	f023 0210 	bic.w	r2, r3, #16
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	685b      	ldr	r3, [r3, #4]
 800b230:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	699b      	ldr	r3, [r3, #24]
 800b236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b23e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b242:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b24a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	021b      	lsls	r3, r3, #8
 800b252:	68fa      	ldr	r2, [r7, #12]
 800b254:	4313      	orrs	r3, r2
 800b256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b258:	697b      	ldr	r3, [r7, #20]
 800b25a:	f023 0320 	bic.w	r3, r3, #32
 800b25e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	689b      	ldr	r3, [r3, #8]
 800b264:	011b      	lsls	r3, r3, #4
 800b266:	697a      	ldr	r2, [r7, #20]
 800b268:	4313      	orrs	r3, r2
 800b26a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	4a28      	ldr	r2, [pc, #160]	@ (800b310 <TIM_OC2_SetConfig+0x100>)
 800b270:	4293      	cmp	r3, r2
 800b272:	d003      	beq.n	800b27c <TIM_OC2_SetConfig+0x6c>
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	4a27      	ldr	r2, [pc, #156]	@ (800b314 <TIM_OC2_SetConfig+0x104>)
 800b278:	4293      	cmp	r3, r2
 800b27a:	d10d      	bne.n	800b298 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b282:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	68db      	ldr	r3, [r3, #12]
 800b288:	011b      	lsls	r3, r3, #4
 800b28a:	697a      	ldr	r2, [r7, #20]
 800b28c:	4313      	orrs	r3, r2
 800b28e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b290:	697b      	ldr	r3, [r7, #20]
 800b292:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b296:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	4a1d      	ldr	r2, [pc, #116]	@ (800b310 <TIM_OC2_SetConfig+0x100>)
 800b29c:	4293      	cmp	r3, r2
 800b29e:	d00f      	beq.n	800b2c0 <TIM_OC2_SetConfig+0xb0>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	4a1c      	ldr	r2, [pc, #112]	@ (800b314 <TIM_OC2_SetConfig+0x104>)
 800b2a4:	4293      	cmp	r3, r2
 800b2a6:	d00b      	beq.n	800b2c0 <TIM_OC2_SetConfig+0xb0>
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	4a1b      	ldr	r2, [pc, #108]	@ (800b318 <TIM_OC2_SetConfig+0x108>)
 800b2ac:	4293      	cmp	r3, r2
 800b2ae:	d007      	beq.n	800b2c0 <TIM_OC2_SetConfig+0xb0>
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	4a1a      	ldr	r2, [pc, #104]	@ (800b31c <TIM_OC2_SetConfig+0x10c>)
 800b2b4:	4293      	cmp	r3, r2
 800b2b6:	d003      	beq.n	800b2c0 <TIM_OC2_SetConfig+0xb0>
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	4a19      	ldr	r2, [pc, #100]	@ (800b320 <TIM_OC2_SetConfig+0x110>)
 800b2bc:	4293      	cmp	r3, r2
 800b2be:	d113      	bne.n	800b2e8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b2c0:	693b      	ldr	r3, [r7, #16]
 800b2c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b2c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b2c8:	693b      	ldr	r3, [r7, #16]
 800b2ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b2ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	695b      	ldr	r3, [r3, #20]
 800b2d4:	009b      	lsls	r3, r3, #2
 800b2d6:	693a      	ldr	r2, [r7, #16]
 800b2d8:	4313      	orrs	r3, r2
 800b2da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	699b      	ldr	r3, [r3, #24]
 800b2e0:	009b      	lsls	r3, r3, #2
 800b2e2:	693a      	ldr	r2, [r7, #16]
 800b2e4:	4313      	orrs	r3, r2
 800b2e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	693a      	ldr	r2, [r7, #16]
 800b2ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	68fa      	ldr	r2, [r7, #12]
 800b2f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b2f4:	683b      	ldr	r3, [r7, #0]
 800b2f6:	685a      	ldr	r2, [r3, #4]
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	697a      	ldr	r2, [r7, #20]
 800b300:	621a      	str	r2, [r3, #32]
}
 800b302:	bf00      	nop
 800b304:	371c      	adds	r7, #28
 800b306:	46bd      	mov	sp, r7
 800b308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30c:	4770      	bx	lr
 800b30e:	bf00      	nop
 800b310:	40012c00 	.word	0x40012c00
 800b314:	40013400 	.word	0x40013400
 800b318:	40014000 	.word	0x40014000
 800b31c:	40014400 	.word	0x40014400
 800b320:	40014800 	.word	0x40014800

0800b324 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b324:	b480      	push	{r7}
 800b326:	b087      	sub	sp, #28
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
 800b32c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6a1b      	ldr	r3, [r3, #32]
 800b332:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	6a1b      	ldr	r3, [r3, #32]
 800b338:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	685b      	ldr	r3, [r3, #4]
 800b344:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	69db      	ldr	r3, [r3, #28]
 800b34a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b352:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	f023 0303 	bic.w	r3, r3, #3
 800b35e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	68fa      	ldr	r2, [r7, #12]
 800b366:	4313      	orrs	r3, r2
 800b368:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b36a:	697b      	ldr	r3, [r7, #20]
 800b36c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b370:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	689b      	ldr	r3, [r3, #8]
 800b376:	021b      	lsls	r3, r3, #8
 800b378:	697a      	ldr	r2, [r7, #20]
 800b37a:	4313      	orrs	r3, r2
 800b37c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	4a27      	ldr	r2, [pc, #156]	@ (800b420 <TIM_OC3_SetConfig+0xfc>)
 800b382:	4293      	cmp	r3, r2
 800b384:	d003      	beq.n	800b38e <TIM_OC3_SetConfig+0x6a>
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	4a26      	ldr	r2, [pc, #152]	@ (800b424 <TIM_OC3_SetConfig+0x100>)
 800b38a:	4293      	cmp	r3, r2
 800b38c:	d10d      	bne.n	800b3aa <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b38e:	697b      	ldr	r3, [r7, #20]
 800b390:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b394:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b396:	683b      	ldr	r3, [r7, #0]
 800b398:	68db      	ldr	r3, [r3, #12]
 800b39a:	021b      	lsls	r3, r3, #8
 800b39c:	697a      	ldr	r2, [r7, #20]
 800b39e:	4313      	orrs	r3, r2
 800b3a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b3a2:	697b      	ldr	r3, [r7, #20]
 800b3a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b3a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	4a1c      	ldr	r2, [pc, #112]	@ (800b420 <TIM_OC3_SetConfig+0xfc>)
 800b3ae:	4293      	cmp	r3, r2
 800b3b0:	d00f      	beq.n	800b3d2 <TIM_OC3_SetConfig+0xae>
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	4a1b      	ldr	r2, [pc, #108]	@ (800b424 <TIM_OC3_SetConfig+0x100>)
 800b3b6:	4293      	cmp	r3, r2
 800b3b8:	d00b      	beq.n	800b3d2 <TIM_OC3_SetConfig+0xae>
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	4a1a      	ldr	r2, [pc, #104]	@ (800b428 <TIM_OC3_SetConfig+0x104>)
 800b3be:	4293      	cmp	r3, r2
 800b3c0:	d007      	beq.n	800b3d2 <TIM_OC3_SetConfig+0xae>
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	4a19      	ldr	r2, [pc, #100]	@ (800b42c <TIM_OC3_SetConfig+0x108>)
 800b3c6:	4293      	cmp	r3, r2
 800b3c8:	d003      	beq.n	800b3d2 <TIM_OC3_SetConfig+0xae>
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	4a18      	ldr	r2, [pc, #96]	@ (800b430 <TIM_OC3_SetConfig+0x10c>)
 800b3ce:	4293      	cmp	r3, r2
 800b3d0:	d113      	bne.n	800b3fa <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b3d2:	693b      	ldr	r3, [r7, #16]
 800b3d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b3d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b3e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	695b      	ldr	r3, [r3, #20]
 800b3e6:	011b      	lsls	r3, r3, #4
 800b3e8:	693a      	ldr	r2, [r7, #16]
 800b3ea:	4313      	orrs	r3, r2
 800b3ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	699b      	ldr	r3, [r3, #24]
 800b3f2:	011b      	lsls	r3, r3, #4
 800b3f4:	693a      	ldr	r2, [r7, #16]
 800b3f6:	4313      	orrs	r3, r2
 800b3f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	693a      	ldr	r2, [r7, #16]
 800b3fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	68fa      	ldr	r2, [r7, #12]
 800b404:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	685a      	ldr	r2, [r3, #4]
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	697a      	ldr	r2, [r7, #20]
 800b412:	621a      	str	r2, [r3, #32]
}
 800b414:	bf00      	nop
 800b416:	371c      	adds	r7, #28
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr
 800b420:	40012c00 	.word	0x40012c00
 800b424:	40013400 	.word	0x40013400
 800b428:	40014000 	.word	0x40014000
 800b42c:	40014400 	.word	0x40014400
 800b430:	40014800 	.word	0x40014800

0800b434 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b434:	b480      	push	{r7}
 800b436:	b087      	sub	sp, #28
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
 800b43c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6a1b      	ldr	r3, [r3, #32]
 800b442:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6a1b      	ldr	r3, [r3, #32]
 800b448:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	685b      	ldr	r3, [r3, #4]
 800b454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	69db      	ldr	r3, [r3, #28]
 800b45a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b462:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b46e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	021b      	lsls	r3, r3, #8
 800b476:	68fa      	ldr	r2, [r7, #12]
 800b478:	4313      	orrs	r3, r2
 800b47a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b47c:	697b      	ldr	r3, [r7, #20]
 800b47e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b482:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	689b      	ldr	r3, [r3, #8]
 800b488:	031b      	lsls	r3, r3, #12
 800b48a:	697a      	ldr	r2, [r7, #20]
 800b48c:	4313      	orrs	r3, r2
 800b48e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	4a28      	ldr	r2, [pc, #160]	@ (800b534 <TIM_OC4_SetConfig+0x100>)
 800b494:	4293      	cmp	r3, r2
 800b496:	d003      	beq.n	800b4a0 <TIM_OC4_SetConfig+0x6c>
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	4a27      	ldr	r2, [pc, #156]	@ (800b538 <TIM_OC4_SetConfig+0x104>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d10d      	bne.n	800b4bc <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b4a0:	697b      	ldr	r3, [r7, #20]
 800b4a2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b4a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	68db      	ldr	r3, [r3, #12]
 800b4ac:	031b      	lsls	r3, r3, #12
 800b4ae:	697a      	ldr	r2, [r7, #20]
 800b4b0:	4313      	orrs	r3, r2
 800b4b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b4b4:	697b      	ldr	r3, [r7, #20]
 800b4b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b4ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	4a1d      	ldr	r2, [pc, #116]	@ (800b534 <TIM_OC4_SetConfig+0x100>)
 800b4c0:	4293      	cmp	r3, r2
 800b4c2:	d00f      	beq.n	800b4e4 <TIM_OC4_SetConfig+0xb0>
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	4a1c      	ldr	r2, [pc, #112]	@ (800b538 <TIM_OC4_SetConfig+0x104>)
 800b4c8:	4293      	cmp	r3, r2
 800b4ca:	d00b      	beq.n	800b4e4 <TIM_OC4_SetConfig+0xb0>
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	4a1b      	ldr	r2, [pc, #108]	@ (800b53c <TIM_OC4_SetConfig+0x108>)
 800b4d0:	4293      	cmp	r3, r2
 800b4d2:	d007      	beq.n	800b4e4 <TIM_OC4_SetConfig+0xb0>
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	4a1a      	ldr	r2, [pc, #104]	@ (800b540 <TIM_OC4_SetConfig+0x10c>)
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d003      	beq.n	800b4e4 <TIM_OC4_SetConfig+0xb0>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	4a19      	ldr	r2, [pc, #100]	@ (800b544 <TIM_OC4_SetConfig+0x110>)
 800b4e0:	4293      	cmp	r3, r2
 800b4e2:	d113      	bne.n	800b50c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b4e4:	693b      	ldr	r3, [r7, #16]
 800b4e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b4ea:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b4ec:	693b      	ldr	r3, [r7, #16]
 800b4ee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b4f2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	695b      	ldr	r3, [r3, #20]
 800b4f8:	019b      	lsls	r3, r3, #6
 800b4fa:	693a      	ldr	r2, [r7, #16]
 800b4fc:	4313      	orrs	r3, r2
 800b4fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	699b      	ldr	r3, [r3, #24]
 800b504:	019b      	lsls	r3, r3, #6
 800b506:	693a      	ldr	r2, [r7, #16]
 800b508:	4313      	orrs	r3, r2
 800b50a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	693a      	ldr	r2, [r7, #16]
 800b510:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	68fa      	ldr	r2, [r7, #12]
 800b516:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	685a      	ldr	r2, [r3, #4]
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	697a      	ldr	r2, [r7, #20]
 800b524:	621a      	str	r2, [r3, #32]
}
 800b526:	bf00      	nop
 800b528:	371c      	adds	r7, #28
 800b52a:	46bd      	mov	sp, r7
 800b52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b530:	4770      	bx	lr
 800b532:	bf00      	nop
 800b534:	40012c00 	.word	0x40012c00
 800b538:	40013400 	.word	0x40013400
 800b53c:	40014000 	.word	0x40014000
 800b540:	40014400 	.word	0x40014400
 800b544:	40014800 	.word	0x40014800

0800b548 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b548:	b480      	push	{r7}
 800b54a:	b087      	sub	sp, #28
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6a1b      	ldr	r3, [r3, #32]
 800b556:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	6a1b      	ldr	r3, [r3, #32]
 800b55c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	685b      	ldr	r3, [r3, #4]
 800b568:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b56e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b576:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b57a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	68fa      	ldr	r2, [r7, #12]
 800b582:	4313      	orrs	r3, r2
 800b584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b586:	693b      	ldr	r3, [r7, #16]
 800b588:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b58c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	689b      	ldr	r3, [r3, #8]
 800b592:	041b      	lsls	r3, r3, #16
 800b594:	693a      	ldr	r2, [r7, #16]
 800b596:	4313      	orrs	r3, r2
 800b598:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	4a17      	ldr	r2, [pc, #92]	@ (800b5fc <TIM_OC5_SetConfig+0xb4>)
 800b59e:	4293      	cmp	r3, r2
 800b5a0:	d00f      	beq.n	800b5c2 <TIM_OC5_SetConfig+0x7a>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	4a16      	ldr	r2, [pc, #88]	@ (800b600 <TIM_OC5_SetConfig+0xb8>)
 800b5a6:	4293      	cmp	r3, r2
 800b5a8:	d00b      	beq.n	800b5c2 <TIM_OC5_SetConfig+0x7a>
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	4a15      	ldr	r2, [pc, #84]	@ (800b604 <TIM_OC5_SetConfig+0xbc>)
 800b5ae:	4293      	cmp	r3, r2
 800b5b0:	d007      	beq.n	800b5c2 <TIM_OC5_SetConfig+0x7a>
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	4a14      	ldr	r2, [pc, #80]	@ (800b608 <TIM_OC5_SetConfig+0xc0>)
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d003      	beq.n	800b5c2 <TIM_OC5_SetConfig+0x7a>
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	4a13      	ldr	r2, [pc, #76]	@ (800b60c <TIM_OC5_SetConfig+0xc4>)
 800b5be:	4293      	cmp	r3, r2
 800b5c0:	d109      	bne.n	800b5d6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b5c2:	697b      	ldr	r3, [r7, #20]
 800b5c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b5c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b5ca:	683b      	ldr	r3, [r7, #0]
 800b5cc:	695b      	ldr	r3, [r3, #20]
 800b5ce:	021b      	lsls	r3, r3, #8
 800b5d0:	697a      	ldr	r2, [r7, #20]
 800b5d2:	4313      	orrs	r3, r2
 800b5d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	697a      	ldr	r2, [r7, #20]
 800b5da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	68fa      	ldr	r2, [r7, #12]
 800b5e0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	685a      	ldr	r2, [r3, #4]
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	693a      	ldr	r2, [r7, #16]
 800b5ee:	621a      	str	r2, [r3, #32]
}
 800b5f0:	bf00      	nop
 800b5f2:	371c      	adds	r7, #28
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fa:	4770      	bx	lr
 800b5fc:	40012c00 	.word	0x40012c00
 800b600:	40013400 	.word	0x40013400
 800b604:	40014000 	.word	0x40014000
 800b608:	40014400 	.word	0x40014400
 800b60c:	40014800 	.word	0x40014800

0800b610 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b610:	b480      	push	{r7}
 800b612:	b087      	sub	sp, #28
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
 800b618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6a1b      	ldr	r3, [r3, #32]
 800b61e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	6a1b      	ldr	r3, [r3, #32]
 800b624:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	685b      	ldr	r3, [r3, #4]
 800b630:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b63e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b642:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	021b      	lsls	r3, r3, #8
 800b64a:	68fa      	ldr	r2, [r7, #12]
 800b64c:	4313      	orrs	r3, r2
 800b64e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b650:	693b      	ldr	r3, [r7, #16]
 800b652:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b656:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	689b      	ldr	r3, [r3, #8]
 800b65c:	051b      	lsls	r3, r3, #20
 800b65e:	693a      	ldr	r2, [r7, #16]
 800b660:	4313      	orrs	r3, r2
 800b662:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	4a18      	ldr	r2, [pc, #96]	@ (800b6c8 <TIM_OC6_SetConfig+0xb8>)
 800b668:	4293      	cmp	r3, r2
 800b66a:	d00f      	beq.n	800b68c <TIM_OC6_SetConfig+0x7c>
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	4a17      	ldr	r2, [pc, #92]	@ (800b6cc <TIM_OC6_SetConfig+0xbc>)
 800b670:	4293      	cmp	r3, r2
 800b672:	d00b      	beq.n	800b68c <TIM_OC6_SetConfig+0x7c>
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	4a16      	ldr	r2, [pc, #88]	@ (800b6d0 <TIM_OC6_SetConfig+0xc0>)
 800b678:	4293      	cmp	r3, r2
 800b67a:	d007      	beq.n	800b68c <TIM_OC6_SetConfig+0x7c>
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	4a15      	ldr	r2, [pc, #84]	@ (800b6d4 <TIM_OC6_SetConfig+0xc4>)
 800b680:	4293      	cmp	r3, r2
 800b682:	d003      	beq.n	800b68c <TIM_OC6_SetConfig+0x7c>
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	4a14      	ldr	r2, [pc, #80]	@ (800b6d8 <TIM_OC6_SetConfig+0xc8>)
 800b688:	4293      	cmp	r3, r2
 800b68a:	d109      	bne.n	800b6a0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b68c:	697b      	ldr	r3, [r7, #20]
 800b68e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b692:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	695b      	ldr	r3, [r3, #20]
 800b698:	029b      	lsls	r3, r3, #10
 800b69a:	697a      	ldr	r2, [r7, #20]
 800b69c:	4313      	orrs	r3, r2
 800b69e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	697a      	ldr	r2, [r7, #20]
 800b6a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	68fa      	ldr	r2, [r7, #12]
 800b6aa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	685a      	ldr	r2, [r3, #4]
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	693a      	ldr	r2, [r7, #16]
 800b6b8:	621a      	str	r2, [r3, #32]
}
 800b6ba:	bf00      	nop
 800b6bc:	371c      	adds	r7, #28
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c4:	4770      	bx	lr
 800b6c6:	bf00      	nop
 800b6c8:	40012c00 	.word	0x40012c00
 800b6cc:	40013400 	.word	0x40013400
 800b6d0:	40014000 	.word	0x40014000
 800b6d4:	40014400 	.word	0x40014400
 800b6d8:	40014800 	.word	0x40014800

0800b6dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b6dc:	b480      	push	{r7}
 800b6de:	b087      	sub	sp, #28
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	60f8      	str	r0, [r7, #12]
 800b6e4:	60b9      	str	r1, [r7, #8]
 800b6e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	6a1b      	ldr	r3, [r3, #32]
 800b6ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	6a1b      	ldr	r3, [r3, #32]
 800b6f2:	f023 0201 	bic.w	r2, r3, #1
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	699b      	ldr	r3, [r3, #24]
 800b6fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b700:	693b      	ldr	r3, [r7, #16]
 800b702:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b706:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	011b      	lsls	r3, r3, #4
 800b70c:	693a      	ldr	r2, [r7, #16]
 800b70e:	4313      	orrs	r3, r2
 800b710:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	f023 030a 	bic.w	r3, r3, #10
 800b718:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b71a:	697a      	ldr	r2, [r7, #20]
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	4313      	orrs	r3, r2
 800b720:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	693a      	ldr	r2, [r7, #16]
 800b726:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	697a      	ldr	r2, [r7, #20]
 800b72c:	621a      	str	r2, [r3, #32]
}
 800b72e:	bf00      	nop
 800b730:	371c      	adds	r7, #28
 800b732:	46bd      	mov	sp, r7
 800b734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b738:	4770      	bx	lr

0800b73a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b73a:	b480      	push	{r7}
 800b73c:	b087      	sub	sp, #28
 800b73e:	af00      	add	r7, sp, #0
 800b740:	60f8      	str	r0, [r7, #12]
 800b742:	60b9      	str	r1, [r7, #8]
 800b744:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	6a1b      	ldr	r3, [r3, #32]
 800b74a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	6a1b      	ldr	r3, [r3, #32]
 800b750:	f023 0210 	bic.w	r2, r3, #16
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	699b      	ldr	r3, [r3, #24]
 800b75c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b75e:	693b      	ldr	r3, [r7, #16]
 800b760:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b764:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	031b      	lsls	r3, r3, #12
 800b76a:	693a      	ldr	r2, [r7, #16]
 800b76c:	4313      	orrs	r3, r2
 800b76e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b770:	697b      	ldr	r3, [r7, #20]
 800b772:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b776:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	011b      	lsls	r3, r3, #4
 800b77c:	697a      	ldr	r2, [r7, #20]
 800b77e:	4313      	orrs	r3, r2
 800b780:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	693a      	ldr	r2, [r7, #16]
 800b786:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	697a      	ldr	r2, [r7, #20]
 800b78c:	621a      	str	r2, [r3, #32]
}
 800b78e:	bf00      	nop
 800b790:	371c      	adds	r7, #28
 800b792:	46bd      	mov	sp, r7
 800b794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b798:	4770      	bx	lr

0800b79a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b79a:	b480      	push	{r7}
 800b79c:	b085      	sub	sp, #20
 800b79e:	af00      	add	r7, sp, #0
 800b7a0:	6078      	str	r0, [r7, #4]
 800b7a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	689b      	ldr	r3, [r3, #8]
 800b7a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b7b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b7b6:	683a      	ldr	r2, [r7, #0]
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	4313      	orrs	r3, r2
 800b7bc:	f043 0307 	orr.w	r3, r3, #7
 800b7c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	68fa      	ldr	r2, [r7, #12]
 800b7c6:	609a      	str	r2, [r3, #8]
}
 800b7c8:	bf00      	nop
 800b7ca:	3714      	adds	r7, #20
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d2:	4770      	bx	lr

0800b7d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b7d4:	b480      	push	{r7}
 800b7d6:	b087      	sub	sp, #28
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	60f8      	str	r0, [r7, #12]
 800b7dc:	60b9      	str	r1, [r7, #8]
 800b7de:	607a      	str	r2, [r7, #4]
 800b7e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	689b      	ldr	r3, [r3, #8]
 800b7e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b7e8:	697b      	ldr	r3, [r7, #20]
 800b7ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b7ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	021a      	lsls	r2, r3, #8
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	431a      	orrs	r2, r3
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	4313      	orrs	r3, r2
 800b7fc:	697a      	ldr	r2, [r7, #20]
 800b7fe:	4313      	orrs	r3, r2
 800b800:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	697a      	ldr	r2, [r7, #20]
 800b806:	609a      	str	r2, [r3, #8]
}
 800b808:	bf00      	nop
 800b80a:	371c      	adds	r7, #28
 800b80c:	46bd      	mov	sp, r7
 800b80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b812:	4770      	bx	lr

0800b814 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b814:	b480      	push	{r7}
 800b816:	b085      	sub	sp, #20
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
 800b81c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b824:	2b01      	cmp	r3, #1
 800b826:	d101      	bne.n	800b82c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b828:	2302      	movs	r3, #2
 800b82a:	e065      	b.n	800b8f8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	2201      	movs	r2, #1
 800b830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2202      	movs	r2, #2
 800b838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	685b      	ldr	r3, [r3, #4]
 800b842:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	689b      	ldr	r3, [r3, #8]
 800b84a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	4a2c      	ldr	r2, [pc, #176]	@ (800b904 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b852:	4293      	cmp	r3, r2
 800b854:	d004      	beq.n	800b860 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	4a2b      	ldr	r2, [pc, #172]	@ (800b908 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b85c:	4293      	cmp	r3, r2
 800b85e:	d108      	bne.n	800b872 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b866:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	685b      	ldr	r3, [r3, #4]
 800b86c:	68fa      	ldr	r2, [r7, #12]
 800b86e:	4313      	orrs	r3, r2
 800b870:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b878:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b87c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	68fa      	ldr	r2, [r7, #12]
 800b884:	4313      	orrs	r3, r2
 800b886:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	68fa      	ldr	r2, [r7, #12]
 800b88e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	4a1b      	ldr	r2, [pc, #108]	@ (800b904 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b896:	4293      	cmp	r3, r2
 800b898:	d018      	beq.n	800b8cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8a2:	d013      	beq.n	800b8cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	4a18      	ldr	r2, [pc, #96]	@ (800b90c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800b8aa:	4293      	cmp	r3, r2
 800b8ac:	d00e      	beq.n	800b8cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	4a17      	ldr	r2, [pc, #92]	@ (800b910 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800b8b4:	4293      	cmp	r3, r2
 800b8b6:	d009      	beq.n	800b8cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	4a12      	ldr	r2, [pc, #72]	@ (800b908 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b8be:	4293      	cmp	r3, r2
 800b8c0:	d004      	beq.n	800b8cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	4a13      	ldr	r2, [pc, #76]	@ (800b914 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b8c8:	4293      	cmp	r3, r2
 800b8ca:	d10c      	bne.n	800b8e6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b8d2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	689b      	ldr	r3, [r3, #8]
 800b8d8:	68ba      	ldr	r2, [r7, #8]
 800b8da:	4313      	orrs	r3, r2
 800b8dc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	68ba      	ldr	r2, [r7, #8]
 800b8e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2201      	movs	r2, #1
 800b8ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b8f6:	2300      	movs	r3, #0
}
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	3714      	adds	r7, #20
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b902:	4770      	bx	lr
 800b904:	40012c00 	.word	0x40012c00
 800b908:	40013400 	.word	0x40013400
 800b90c:	40000400 	.word	0x40000400
 800b910:	40000800 	.word	0x40000800
 800b914:	40014000 	.word	0x40014000

0800b918 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b082      	sub	sp, #8
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d101      	bne.n	800b92a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b926:	2301      	movs	r3, #1
 800b928:	e042      	b.n	800b9b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b930:	2b00      	cmp	r3, #0
 800b932:	d106      	bne.n	800b942 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2200      	movs	r2, #0
 800b938:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b93c:	6878      	ldr	r0, [r7, #4]
 800b93e:	f7fc f89d 	bl	8007a7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2224      	movs	r2, #36	@ 0x24
 800b946:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	681a      	ldr	r2, [r3, #0]
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	f022 0201 	bic.w	r2, r2, #1
 800b958:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d002      	beq.n	800b968 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b962:	6878      	ldr	r0, [r7, #4]
 800b964:	f000 fcd2 	bl	800c30c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b968:	6878      	ldr	r0, [r7, #4]
 800b96a:	f000 fa03 	bl	800bd74 <UART_SetConfig>
 800b96e:	4603      	mov	r3, r0
 800b970:	2b01      	cmp	r3, #1
 800b972:	d101      	bne.n	800b978 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b974:	2301      	movs	r3, #1
 800b976:	e01b      	b.n	800b9b0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	685a      	ldr	r2, [r3, #4]
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b986:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	689a      	ldr	r2, [r3, #8]
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b996:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	681a      	ldr	r2, [r3, #0]
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	f042 0201 	orr.w	r2, r2, #1
 800b9a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b9a8:	6878      	ldr	r0, [r7, #4]
 800b9aa:	f000 fd51 	bl	800c450 <UART_CheckIdleState>
 800b9ae:	4603      	mov	r3, r0
}
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	3708      	adds	r7, #8
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}

0800b9b8 <HAL_LIN_Init>:
  *          @arg @ref UART_LINBREAKDETECTLENGTH_10B 10-bit break detection
  *          @arg @ref UART_LINBREAKDETECTLENGTH_11B 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b082      	sub	sp, #8
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
 800b9c0:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d101      	bne.n	800b9cc <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
 800b9c8:	2301      	movs	r3, #1
 800b9ca:	e061      	b.n	800ba90 <HAL_LIN_Init+0xd8>
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));

  /* LIN mode limited to 16-bit oversampling only */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	69db      	ldr	r3, [r3, #28]
 800b9d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b9d4:	d101      	bne.n	800b9da <HAL_LIN_Init+0x22>
  {
    return HAL_ERROR;
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	e05a      	b.n	800ba90 <HAL_LIN_Init+0xd8>
  }
  /* LIN mode limited to 8-bit data length */
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	689b      	ldr	r3, [r3, #8]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d001      	beq.n	800b9e6 <HAL_LIN_Init+0x2e>
  {
    return HAL_ERROR;
 800b9e2:	2301      	movs	r3, #1
 800b9e4:	e054      	b.n	800ba90 <HAL_LIN_Init+0xd8>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d106      	bne.n	800b9fe <HAL_LIN_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b9f8:	6878      	ldr	r0, [r7, #4]
 800b9fa:	f7fc f83f 	bl	8007a7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2224      	movs	r2, #36	@ 0x24
 800ba02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	681a      	ldr	r2, [r3, #0]
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	f022 0201 	bic.w	r2, r2, #1
 800ba14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d002      	beq.n	800ba24 <HAL_LIN_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800ba1e:	6878      	ldr	r0, [r7, #4]
 800ba20:	f000 fc74 	bl	800c30c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ba24:	6878      	ldr	r0, [r7, #4]
 800ba26:	f000 f9a5 	bl	800bd74 <UART_SetConfig>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	2b01      	cmp	r3, #1
 800ba2e:	d101      	bne.n	800ba34 <HAL_LIN_Init+0x7c>
  {
    return HAL_ERROR;
 800ba30:	2301      	movs	r3, #1
 800ba32:	e02d      	b.n	800ba90 <HAL_LIN_Init+0xd8>
  }

  /* In LIN mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	685a      	ldr	r2, [r3, #4]
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ba42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	689a      	ldr	r2, [r3, #8]
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ba52:	609a      	str	r2, [r3, #8]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	685a      	ldr	r2, [r3, #4]
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ba62:	605a      	str	r2, [r3, #4]

  /* Set the USART LIN Break detection length. */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	685b      	ldr	r3, [r3, #4]
 800ba6a:	f023 0120 	bic.w	r1, r3, #32
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	683a      	ldr	r2, [r7, #0]
 800ba74:	430a      	orrs	r2, r1
 800ba76:	605a      	str	r2, [r3, #4]

  __HAL_UART_ENABLE(huart);
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	681a      	ldr	r2, [r3, #0]
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	f042 0201 	orr.w	r2, r2, #1
 800ba86:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f000 fce1 	bl	800c450 <UART_CheckIdleState>
 800ba8e:	4603      	mov	r3, r0
}
 800ba90:	4618      	mov	r0, r3
 800ba92:	3708      	adds	r7, #8
 800ba94:	46bd      	mov	sp, r7
 800ba96:	bd80      	pop	{r7, pc}

0800ba98 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b082      	sub	sp, #8
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d101      	bne.n	800baaa <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800baa6:	2301      	movs	r3, #1
 800baa8:	e031      	b.n	800bb0e <HAL_UART_DeInit+0x76>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	2224      	movs	r2, #36	@ 0x24
 800baae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	681a      	ldr	r2, [r3, #0]
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f022 0201 	bic.w	r2, r2, #1
 800bac0:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	2200      	movs	r2, #0
 800bac8:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	2200      	movs	r2, #0
 800bad0:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	2200      	movs	r2, #0
 800bad8:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800bada:	6878      	ldr	r0, [r7, #4]
 800badc:	f7fc f8c2 	bl	8007c64 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	2200      	movs	r2, #0
 800bae4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->gState = HAL_UART_STATE_RESET;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	2200      	movs	r2, #0
 800baec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	2200      	movs	r2, #0
 800baf4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	2200      	movs	r2, #0
 800bafc:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2200      	movs	r2, #0
 800bb02:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2200      	movs	r2, #0
 800bb08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bb0c:	2300      	movs	r3, #0
}
 800bb0e:	4618      	mov	r0, r3
 800bb10:	3708      	adds	r7, #8
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}

0800bb16 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb16:	b580      	push	{r7, lr}
 800bb18:	b08a      	sub	sp, #40	@ 0x28
 800bb1a:	af02      	add	r7, sp, #8
 800bb1c:	60f8      	str	r0, [r7, #12]
 800bb1e:	60b9      	str	r1, [r7, #8]
 800bb20:	603b      	str	r3, [r7, #0]
 800bb22:	4613      	mov	r3, r2
 800bb24:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb2c:	2b20      	cmp	r3, #32
 800bb2e:	d17b      	bne.n	800bc28 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb30:	68bb      	ldr	r3, [r7, #8]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d002      	beq.n	800bb3c <HAL_UART_Transmit+0x26>
 800bb36:	88fb      	ldrh	r3, [r7, #6]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d101      	bne.n	800bb40 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800bb3c:	2301      	movs	r3, #1
 800bb3e:	e074      	b.n	800bc2a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	2200      	movs	r2, #0
 800bb44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	2221      	movs	r2, #33	@ 0x21
 800bb4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bb50:	f7fc f952 	bl	8007df8 <HAL_GetTick>
 800bb54:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	88fa      	ldrh	r2, [r7, #6]
 800bb5a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	88fa      	ldrh	r2, [r7, #6]
 800bb62:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	689b      	ldr	r3, [r3, #8]
 800bb6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bb6e:	d108      	bne.n	800bb82 <HAL_UART_Transmit+0x6c>
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	691b      	ldr	r3, [r3, #16]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d104      	bne.n	800bb82 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800bb78:	2300      	movs	r3, #0
 800bb7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800bb7c:	68bb      	ldr	r3, [r7, #8]
 800bb7e:	61bb      	str	r3, [r7, #24]
 800bb80:	e003      	b.n	800bb8a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800bb82:	68bb      	ldr	r3, [r7, #8]
 800bb84:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bb86:	2300      	movs	r3, #0
 800bb88:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800bb8a:	e030      	b.n	800bbee <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bb8c:	683b      	ldr	r3, [r7, #0]
 800bb8e:	9300      	str	r3, [sp, #0]
 800bb90:	697b      	ldr	r3, [r7, #20]
 800bb92:	2200      	movs	r2, #0
 800bb94:	2180      	movs	r1, #128	@ 0x80
 800bb96:	68f8      	ldr	r0, [r7, #12]
 800bb98:	f000 fd04 	bl	800c5a4 <UART_WaitOnFlagUntilTimeout>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d005      	beq.n	800bbae <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	2220      	movs	r2, #32
 800bba6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800bbaa:	2303      	movs	r3, #3
 800bbac:	e03d      	b.n	800bc2a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800bbae:	69fb      	ldr	r3, [r7, #28]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d10b      	bne.n	800bbcc <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bbb4:	69bb      	ldr	r3, [r7, #24]
 800bbb6:	881b      	ldrh	r3, [r3, #0]
 800bbb8:	461a      	mov	r2, r3
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bbc2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800bbc4:	69bb      	ldr	r3, [r7, #24]
 800bbc6:	3302      	adds	r3, #2
 800bbc8:	61bb      	str	r3, [r7, #24]
 800bbca:	e007      	b.n	800bbdc <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800bbcc:	69fb      	ldr	r3, [r7, #28]
 800bbce:	781a      	ldrb	r2, [r3, #0]
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800bbd6:	69fb      	ldr	r3, [r7, #28]
 800bbd8:	3301      	adds	r3, #1
 800bbda:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bbe2:	b29b      	uxth	r3, r3
 800bbe4:	3b01      	subs	r3, #1
 800bbe6:	b29a      	uxth	r2, r3
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bbf4:	b29b      	uxth	r3, r3
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d1c8      	bne.n	800bb8c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	9300      	str	r3, [sp, #0]
 800bbfe:	697b      	ldr	r3, [r7, #20]
 800bc00:	2200      	movs	r2, #0
 800bc02:	2140      	movs	r1, #64	@ 0x40
 800bc04:	68f8      	ldr	r0, [r7, #12]
 800bc06:	f000 fccd 	bl	800c5a4 <UART_WaitOnFlagUntilTimeout>
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d005      	beq.n	800bc1c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	2220      	movs	r2, #32
 800bc14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800bc18:	2303      	movs	r3, #3
 800bc1a:	e006      	b.n	800bc2a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	2220      	movs	r2, #32
 800bc20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800bc24:	2300      	movs	r3, #0
 800bc26:	e000      	b.n	800bc2a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800bc28:	2302      	movs	r3, #2
  }
}
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	3720      	adds	r7, #32
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd80      	pop	{r7, pc}
	...

0800bc34 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b08a      	sub	sp, #40	@ 0x28
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	60f8      	str	r0, [r7, #12]
 800bc3c:	60b9      	str	r1, [r7, #8]
 800bc3e:	4613      	mov	r3, r2
 800bc40:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bc48:	2b20      	cmp	r3, #32
 800bc4a:	d137      	bne.n	800bcbc <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d002      	beq.n	800bc58 <HAL_UART_Receive_DMA+0x24>
 800bc52:	88fb      	ldrh	r3, [r7, #6]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d101      	bne.n	800bc5c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800bc58:	2301      	movs	r3, #1
 800bc5a:	e030      	b.n	800bcbe <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	2200      	movs	r2, #0
 800bc60:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	4a18      	ldr	r2, [pc, #96]	@ (800bcc8 <HAL_UART_Receive_DMA+0x94>)
 800bc68:	4293      	cmp	r3, r2
 800bc6a:	d01f      	beq.n	800bcac <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	685b      	ldr	r3, [r3, #4]
 800bc72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d018      	beq.n	800bcac <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc80:	697b      	ldr	r3, [r7, #20]
 800bc82:	e853 3f00 	ldrex	r3, [r3]
 800bc86:	613b      	str	r3, [r7, #16]
   return(result);
 800bc88:	693b      	ldr	r3, [r7, #16]
 800bc8a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bc8e:	627b      	str	r3, [r7, #36]	@ 0x24
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	461a      	mov	r2, r3
 800bc96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc98:	623b      	str	r3, [r7, #32]
 800bc9a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc9c:	69f9      	ldr	r1, [r7, #28]
 800bc9e:	6a3a      	ldr	r2, [r7, #32]
 800bca0:	e841 2300 	strex	r3, r2, [r1]
 800bca4:	61bb      	str	r3, [r7, #24]
   return(result);
 800bca6:	69bb      	ldr	r3, [r7, #24]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d1e6      	bne.n	800bc7a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800bcac:	88fb      	ldrh	r3, [r7, #6]
 800bcae:	461a      	mov	r2, r3
 800bcb0:	68b9      	ldr	r1, [r7, #8]
 800bcb2:	68f8      	ldr	r0, [r7, #12]
 800bcb4:	f000 fce4 	bl	800c680 <UART_Start_Receive_DMA>
 800bcb8:	4603      	mov	r3, r0
 800bcba:	e000      	b.n	800bcbe <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800bcbc:	2302      	movs	r3, #2
  }
}
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	3728      	adds	r7, #40	@ 0x28
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	bd80      	pop	{r7, pc}
 800bcc6:	bf00      	nop
 800bcc8:	40008000 	.word	0x40008000

0800bccc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800bccc:	b480      	push	{r7}
 800bcce:	b083      	sub	sp, #12
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800bcd4:	bf00      	nop
 800bcd6:	370c      	adds	r7, #12
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcde:	4770      	bx	lr

0800bce0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bce0:	b480      	push	{r7}
 800bce2:	b083      	sub	sp, #12
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800bce8:	bf00      	nop
 800bcea:	370c      	adds	r7, #12
 800bcec:	46bd      	mov	sp, r7
 800bcee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf2:	4770      	bx	lr

0800bcf4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bcf4:	b480      	push	{r7}
 800bcf6:	b083      	sub	sp, #12
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800bcfc:	bf00      	nop
 800bcfe:	370c      	adds	r7, #12
 800bd00:	46bd      	mov	sp, r7
 800bd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd06:	4770      	bx	lr

0800bd08 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bd08:	b480      	push	{r7}
 800bd0a:	b083      	sub	sp, #12
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
 800bd10:	460b      	mov	r3, r1
 800bd12:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bd14:	bf00      	nop
 800bd16:	370c      	adds	r7, #12
 800bd18:	46bd      	mov	sp, r7
 800bd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd1e:	4770      	bx	lr

0800bd20 <HAL_LIN_SendBreak>:
  * @brief  Transmit break characters.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
 800bd20:	b480      	push	{r7}
 800bd22:	b083      	sub	sp, #12
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));

  __HAL_LOCK(huart);
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bd2e:	2b01      	cmp	r3, #1
 800bd30:	d101      	bne.n	800bd36 <HAL_LIN_SendBreak+0x16>
 800bd32:	2302      	movs	r3, #2
 800bd34:	e018      	b.n	800bd68 <HAL_LIN_SendBreak+0x48>
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2201      	movs	r2, #1
 800bd3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	2224      	movs	r2, #36	@ 0x24
 800bd42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Send break characters */
  __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	699a      	ldr	r2, [r3, #24]
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	f042 0202 	orr.w	r2, r2, #2
 800bd54:	619a      	str	r2, [r3, #24]

  huart->gState = HAL_UART_STATE_READY;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	2220      	movs	r2, #32
 800bd5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	2200      	movs	r2, #0
 800bd62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bd66:	2300      	movs	r3, #0
}
 800bd68:	4618      	mov	r0, r3
 800bd6a:	370c      	adds	r7, #12
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd72:	4770      	bx	lr

0800bd74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bd74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bd78:	b08c      	sub	sp, #48	@ 0x30
 800bd7a:	af00      	add	r7, sp, #0
 800bd7c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bd7e:	2300      	movs	r3, #0
 800bd80:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bd84:	697b      	ldr	r3, [r7, #20]
 800bd86:	689a      	ldr	r2, [r3, #8]
 800bd88:	697b      	ldr	r3, [r7, #20]
 800bd8a:	691b      	ldr	r3, [r3, #16]
 800bd8c:	431a      	orrs	r2, r3
 800bd8e:	697b      	ldr	r3, [r7, #20]
 800bd90:	695b      	ldr	r3, [r3, #20]
 800bd92:	431a      	orrs	r2, r3
 800bd94:	697b      	ldr	r3, [r7, #20]
 800bd96:	69db      	ldr	r3, [r3, #28]
 800bd98:	4313      	orrs	r3, r2
 800bd9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bd9c:	697b      	ldr	r3, [r7, #20]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	681a      	ldr	r2, [r3, #0]
 800bda2:	4bab      	ldr	r3, [pc, #684]	@ (800c050 <UART_SetConfig+0x2dc>)
 800bda4:	4013      	ands	r3, r2
 800bda6:	697a      	ldr	r2, [r7, #20]
 800bda8:	6812      	ldr	r2, [r2, #0]
 800bdaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bdac:	430b      	orrs	r3, r1
 800bdae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bdb0:	697b      	ldr	r3, [r7, #20]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	685b      	ldr	r3, [r3, #4]
 800bdb6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bdba:	697b      	ldr	r3, [r7, #20]
 800bdbc:	68da      	ldr	r2, [r3, #12]
 800bdbe:	697b      	ldr	r3, [r7, #20]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	430a      	orrs	r2, r1
 800bdc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bdc6:	697b      	ldr	r3, [r7, #20]
 800bdc8:	699b      	ldr	r3, [r3, #24]
 800bdca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bdcc:	697b      	ldr	r3, [r7, #20]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	4aa0      	ldr	r2, [pc, #640]	@ (800c054 <UART_SetConfig+0x2e0>)
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	d004      	beq.n	800bde0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bdd6:	697b      	ldr	r3, [r7, #20]
 800bdd8:	6a1b      	ldr	r3, [r3, #32]
 800bdda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bddc:	4313      	orrs	r3, r2
 800bdde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bde0:	697b      	ldr	r3, [r7, #20]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	689b      	ldr	r3, [r3, #8]
 800bde6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800bdea:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800bdee:	697a      	ldr	r2, [r7, #20]
 800bdf0:	6812      	ldr	r2, [r2, #0]
 800bdf2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bdf4:	430b      	orrs	r3, r1
 800bdf6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bdf8:	697b      	ldr	r3, [r7, #20]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdfe:	f023 010f 	bic.w	r1, r3, #15
 800be02:	697b      	ldr	r3, [r7, #20]
 800be04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800be06:	697b      	ldr	r3, [r7, #20]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	430a      	orrs	r2, r1
 800be0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800be0e:	697b      	ldr	r3, [r7, #20]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	4a91      	ldr	r2, [pc, #580]	@ (800c058 <UART_SetConfig+0x2e4>)
 800be14:	4293      	cmp	r3, r2
 800be16:	d125      	bne.n	800be64 <UART_SetConfig+0xf0>
 800be18:	4b90      	ldr	r3, [pc, #576]	@ (800c05c <UART_SetConfig+0x2e8>)
 800be1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be1e:	f003 0303 	and.w	r3, r3, #3
 800be22:	2b03      	cmp	r3, #3
 800be24:	d81a      	bhi.n	800be5c <UART_SetConfig+0xe8>
 800be26:	a201      	add	r2, pc, #4	@ (adr r2, 800be2c <UART_SetConfig+0xb8>)
 800be28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be2c:	0800be3d 	.word	0x0800be3d
 800be30:	0800be4d 	.word	0x0800be4d
 800be34:	0800be45 	.word	0x0800be45
 800be38:	0800be55 	.word	0x0800be55
 800be3c:	2301      	movs	r3, #1
 800be3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800be42:	e0d6      	b.n	800bff2 <UART_SetConfig+0x27e>
 800be44:	2302      	movs	r3, #2
 800be46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800be4a:	e0d2      	b.n	800bff2 <UART_SetConfig+0x27e>
 800be4c:	2304      	movs	r3, #4
 800be4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800be52:	e0ce      	b.n	800bff2 <UART_SetConfig+0x27e>
 800be54:	2308      	movs	r3, #8
 800be56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800be5a:	e0ca      	b.n	800bff2 <UART_SetConfig+0x27e>
 800be5c:	2310      	movs	r3, #16
 800be5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800be62:	e0c6      	b.n	800bff2 <UART_SetConfig+0x27e>
 800be64:	697b      	ldr	r3, [r7, #20]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	4a7d      	ldr	r2, [pc, #500]	@ (800c060 <UART_SetConfig+0x2ec>)
 800be6a:	4293      	cmp	r3, r2
 800be6c:	d138      	bne.n	800bee0 <UART_SetConfig+0x16c>
 800be6e:	4b7b      	ldr	r3, [pc, #492]	@ (800c05c <UART_SetConfig+0x2e8>)
 800be70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be74:	f003 030c 	and.w	r3, r3, #12
 800be78:	2b0c      	cmp	r3, #12
 800be7a:	d82d      	bhi.n	800bed8 <UART_SetConfig+0x164>
 800be7c:	a201      	add	r2, pc, #4	@ (adr r2, 800be84 <UART_SetConfig+0x110>)
 800be7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be82:	bf00      	nop
 800be84:	0800beb9 	.word	0x0800beb9
 800be88:	0800bed9 	.word	0x0800bed9
 800be8c:	0800bed9 	.word	0x0800bed9
 800be90:	0800bed9 	.word	0x0800bed9
 800be94:	0800bec9 	.word	0x0800bec9
 800be98:	0800bed9 	.word	0x0800bed9
 800be9c:	0800bed9 	.word	0x0800bed9
 800bea0:	0800bed9 	.word	0x0800bed9
 800bea4:	0800bec1 	.word	0x0800bec1
 800bea8:	0800bed9 	.word	0x0800bed9
 800beac:	0800bed9 	.word	0x0800bed9
 800beb0:	0800bed9 	.word	0x0800bed9
 800beb4:	0800bed1 	.word	0x0800bed1
 800beb8:	2300      	movs	r3, #0
 800beba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bebe:	e098      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bec0:	2302      	movs	r3, #2
 800bec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bec6:	e094      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bec8:	2304      	movs	r3, #4
 800beca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bece:	e090      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bed0:	2308      	movs	r3, #8
 800bed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bed6:	e08c      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bed8:	2310      	movs	r3, #16
 800beda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bede:	e088      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bee0:	697b      	ldr	r3, [r7, #20]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	4a5f      	ldr	r2, [pc, #380]	@ (800c064 <UART_SetConfig+0x2f0>)
 800bee6:	4293      	cmp	r3, r2
 800bee8:	d125      	bne.n	800bf36 <UART_SetConfig+0x1c2>
 800beea:	4b5c      	ldr	r3, [pc, #368]	@ (800c05c <UART_SetConfig+0x2e8>)
 800beec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bef0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800bef4:	2b30      	cmp	r3, #48	@ 0x30
 800bef6:	d016      	beq.n	800bf26 <UART_SetConfig+0x1b2>
 800bef8:	2b30      	cmp	r3, #48	@ 0x30
 800befa:	d818      	bhi.n	800bf2e <UART_SetConfig+0x1ba>
 800befc:	2b20      	cmp	r3, #32
 800befe:	d00a      	beq.n	800bf16 <UART_SetConfig+0x1a2>
 800bf00:	2b20      	cmp	r3, #32
 800bf02:	d814      	bhi.n	800bf2e <UART_SetConfig+0x1ba>
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d002      	beq.n	800bf0e <UART_SetConfig+0x19a>
 800bf08:	2b10      	cmp	r3, #16
 800bf0a:	d008      	beq.n	800bf1e <UART_SetConfig+0x1aa>
 800bf0c:	e00f      	b.n	800bf2e <UART_SetConfig+0x1ba>
 800bf0e:	2300      	movs	r3, #0
 800bf10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf14:	e06d      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bf16:	2302      	movs	r3, #2
 800bf18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf1c:	e069      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bf1e:	2304      	movs	r3, #4
 800bf20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf24:	e065      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bf26:	2308      	movs	r3, #8
 800bf28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf2c:	e061      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bf2e:	2310      	movs	r3, #16
 800bf30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf34:	e05d      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bf36:	697b      	ldr	r3, [r7, #20]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	4a4b      	ldr	r2, [pc, #300]	@ (800c068 <UART_SetConfig+0x2f4>)
 800bf3c:	4293      	cmp	r3, r2
 800bf3e:	d125      	bne.n	800bf8c <UART_SetConfig+0x218>
 800bf40:	4b46      	ldr	r3, [pc, #280]	@ (800c05c <UART_SetConfig+0x2e8>)
 800bf42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bf46:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800bf4a:	2bc0      	cmp	r3, #192	@ 0xc0
 800bf4c:	d016      	beq.n	800bf7c <UART_SetConfig+0x208>
 800bf4e:	2bc0      	cmp	r3, #192	@ 0xc0
 800bf50:	d818      	bhi.n	800bf84 <UART_SetConfig+0x210>
 800bf52:	2b80      	cmp	r3, #128	@ 0x80
 800bf54:	d00a      	beq.n	800bf6c <UART_SetConfig+0x1f8>
 800bf56:	2b80      	cmp	r3, #128	@ 0x80
 800bf58:	d814      	bhi.n	800bf84 <UART_SetConfig+0x210>
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d002      	beq.n	800bf64 <UART_SetConfig+0x1f0>
 800bf5e:	2b40      	cmp	r3, #64	@ 0x40
 800bf60:	d008      	beq.n	800bf74 <UART_SetConfig+0x200>
 800bf62:	e00f      	b.n	800bf84 <UART_SetConfig+0x210>
 800bf64:	2300      	movs	r3, #0
 800bf66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf6a:	e042      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bf6c:	2302      	movs	r3, #2
 800bf6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf72:	e03e      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bf74:	2304      	movs	r3, #4
 800bf76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf7a:	e03a      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bf7c:	2308      	movs	r3, #8
 800bf7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf82:	e036      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bf84:	2310      	movs	r3, #16
 800bf86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf8a:	e032      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bf8c:	697b      	ldr	r3, [r7, #20]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	4a30      	ldr	r2, [pc, #192]	@ (800c054 <UART_SetConfig+0x2e0>)
 800bf92:	4293      	cmp	r3, r2
 800bf94:	d12a      	bne.n	800bfec <UART_SetConfig+0x278>
 800bf96:	4b31      	ldr	r3, [pc, #196]	@ (800c05c <UART_SetConfig+0x2e8>)
 800bf98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bf9c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800bfa0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bfa4:	d01a      	beq.n	800bfdc <UART_SetConfig+0x268>
 800bfa6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bfaa:	d81b      	bhi.n	800bfe4 <UART_SetConfig+0x270>
 800bfac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bfb0:	d00c      	beq.n	800bfcc <UART_SetConfig+0x258>
 800bfb2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bfb6:	d815      	bhi.n	800bfe4 <UART_SetConfig+0x270>
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d003      	beq.n	800bfc4 <UART_SetConfig+0x250>
 800bfbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bfc0:	d008      	beq.n	800bfd4 <UART_SetConfig+0x260>
 800bfc2:	e00f      	b.n	800bfe4 <UART_SetConfig+0x270>
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bfca:	e012      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bfcc:	2302      	movs	r3, #2
 800bfce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bfd2:	e00e      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bfd4:	2304      	movs	r3, #4
 800bfd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bfda:	e00a      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bfdc:	2308      	movs	r3, #8
 800bfde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bfe2:	e006      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bfe4:	2310      	movs	r3, #16
 800bfe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bfea:	e002      	b.n	800bff2 <UART_SetConfig+0x27e>
 800bfec:	2310      	movs	r3, #16
 800bfee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bff2:	697b      	ldr	r3, [r7, #20]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	4a17      	ldr	r2, [pc, #92]	@ (800c054 <UART_SetConfig+0x2e0>)
 800bff8:	4293      	cmp	r3, r2
 800bffa:	f040 80a8 	bne.w	800c14e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bffe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c002:	2b08      	cmp	r3, #8
 800c004:	d834      	bhi.n	800c070 <UART_SetConfig+0x2fc>
 800c006:	a201      	add	r2, pc, #4	@ (adr r2, 800c00c <UART_SetConfig+0x298>)
 800c008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c00c:	0800c031 	.word	0x0800c031
 800c010:	0800c071 	.word	0x0800c071
 800c014:	0800c039 	.word	0x0800c039
 800c018:	0800c071 	.word	0x0800c071
 800c01c:	0800c03f 	.word	0x0800c03f
 800c020:	0800c071 	.word	0x0800c071
 800c024:	0800c071 	.word	0x0800c071
 800c028:	0800c071 	.word	0x0800c071
 800c02c:	0800c047 	.word	0x0800c047
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c030:	f7fe f9ee 	bl	800a410 <HAL_RCC_GetPCLK1Freq>
 800c034:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c036:	e021      	b.n	800c07c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c038:	4b0c      	ldr	r3, [pc, #48]	@ (800c06c <UART_SetConfig+0x2f8>)
 800c03a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c03c:	e01e      	b.n	800c07c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c03e:	f7fe f979 	bl	800a334 <HAL_RCC_GetSysClockFreq>
 800c042:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c044:	e01a      	b.n	800c07c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c046:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c04a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c04c:	e016      	b.n	800c07c <UART_SetConfig+0x308>
 800c04e:	bf00      	nop
 800c050:	cfff69f3 	.word	0xcfff69f3
 800c054:	40008000 	.word	0x40008000
 800c058:	40013800 	.word	0x40013800
 800c05c:	40021000 	.word	0x40021000
 800c060:	40004400 	.word	0x40004400
 800c064:	40004800 	.word	0x40004800
 800c068:	40004c00 	.word	0x40004c00
 800c06c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800c070:	2300      	movs	r3, #0
 800c072:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c074:	2301      	movs	r3, #1
 800c076:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c07a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c07c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c07e:	2b00      	cmp	r3, #0
 800c080:	f000 812a 	beq.w	800c2d8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c084:	697b      	ldr	r3, [r7, #20]
 800c086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c088:	4a9e      	ldr	r2, [pc, #632]	@ (800c304 <UART_SetConfig+0x590>)
 800c08a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c08e:	461a      	mov	r2, r3
 800c090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c092:	fbb3 f3f2 	udiv	r3, r3, r2
 800c096:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c098:	697b      	ldr	r3, [r7, #20]
 800c09a:	685a      	ldr	r2, [r3, #4]
 800c09c:	4613      	mov	r3, r2
 800c09e:	005b      	lsls	r3, r3, #1
 800c0a0:	4413      	add	r3, r2
 800c0a2:	69ba      	ldr	r2, [r7, #24]
 800c0a4:	429a      	cmp	r2, r3
 800c0a6:	d305      	bcc.n	800c0b4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c0a8:	697b      	ldr	r3, [r7, #20]
 800c0aa:	685b      	ldr	r3, [r3, #4]
 800c0ac:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c0ae:	69ba      	ldr	r2, [r7, #24]
 800c0b0:	429a      	cmp	r2, r3
 800c0b2:	d903      	bls.n	800c0bc <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800c0b4:	2301      	movs	r3, #1
 800c0b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c0ba:	e10d      	b.n	800c2d8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0be:	2200      	movs	r2, #0
 800c0c0:	60bb      	str	r3, [r7, #8]
 800c0c2:	60fa      	str	r2, [r7, #12]
 800c0c4:	697b      	ldr	r3, [r7, #20]
 800c0c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0c8:	4a8e      	ldr	r2, [pc, #568]	@ (800c304 <UART_SetConfig+0x590>)
 800c0ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c0ce:	b29b      	uxth	r3, r3
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	603b      	str	r3, [r7, #0]
 800c0d4:	607a      	str	r2, [r7, #4]
 800c0d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c0da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c0de:	f7f4 fe5b 	bl	8000d98 <__aeabi_uldivmod>
 800c0e2:	4602      	mov	r2, r0
 800c0e4:	460b      	mov	r3, r1
 800c0e6:	4610      	mov	r0, r2
 800c0e8:	4619      	mov	r1, r3
 800c0ea:	f04f 0200 	mov.w	r2, #0
 800c0ee:	f04f 0300 	mov.w	r3, #0
 800c0f2:	020b      	lsls	r3, r1, #8
 800c0f4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c0f8:	0202      	lsls	r2, r0, #8
 800c0fa:	6979      	ldr	r1, [r7, #20]
 800c0fc:	6849      	ldr	r1, [r1, #4]
 800c0fe:	0849      	lsrs	r1, r1, #1
 800c100:	2000      	movs	r0, #0
 800c102:	460c      	mov	r4, r1
 800c104:	4605      	mov	r5, r0
 800c106:	eb12 0804 	adds.w	r8, r2, r4
 800c10a:	eb43 0905 	adc.w	r9, r3, r5
 800c10e:	697b      	ldr	r3, [r7, #20]
 800c110:	685b      	ldr	r3, [r3, #4]
 800c112:	2200      	movs	r2, #0
 800c114:	469a      	mov	sl, r3
 800c116:	4693      	mov	fp, r2
 800c118:	4652      	mov	r2, sl
 800c11a:	465b      	mov	r3, fp
 800c11c:	4640      	mov	r0, r8
 800c11e:	4649      	mov	r1, r9
 800c120:	f7f4 fe3a 	bl	8000d98 <__aeabi_uldivmod>
 800c124:	4602      	mov	r2, r0
 800c126:	460b      	mov	r3, r1
 800c128:	4613      	mov	r3, r2
 800c12a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c12c:	6a3b      	ldr	r3, [r7, #32]
 800c12e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c132:	d308      	bcc.n	800c146 <UART_SetConfig+0x3d2>
 800c134:	6a3b      	ldr	r3, [r7, #32]
 800c136:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c13a:	d204      	bcs.n	800c146 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800c13c:	697b      	ldr	r3, [r7, #20]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	6a3a      	ldr	r2, [r7, #32]
 800c142:	60da      	str	r2, [r3, #12]
 800c144:	e0c8      	b.n	800c2d8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800c146:	2301      	movs	r3, #1
 800c148:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c14c:	e0c4      	b.n	800c2d8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c14e:	697b      	ldr	r3, [r7, #20]
 800c150:	69db      	ldr	r3, [r3, #28]
 800c152:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c156:	d167      	bne.n	800c228 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800c158:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c15c:	2b08      	cmp	r3, #8
 800c15e:	d828      	bhi.n	800c1b2 <UART_SetConfig+0x43e>
 800c160:	a201      	add	r2, pc, #4	@ (adr r2, 800c168 <UART_SetConfig+0x3f4>)
 800c162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c166:	bf00      	nop
 800c168:	0800c18d 	.word	0x0800c18d
 800c16c:	0800c195 	.word	0x0800c195
 800c170:	0800c19d 	.word	0x0800c19d
 800c174:	0800c1b3 	.word	0x0800c1b3
 800c178:	0800c1a3 	.word	0x0800c1a3
 800c17c:	0800c1b3 	.word	0x0800c1b3
 800c180:	0800c1b3 	.word	0x0800c1b3
 800c184:	0800c1b3 	.word	0x0800c1b3
 800c188:	0800c1ab 	.word	0x0800c1ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c18c:	f7fe f940 	bl	800a410 <HAL_RCC_GetPCLK1Freq>
 800c190:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c192:	e014      	b.n	800c1be <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c194:	f7fe f952 	bl	800a43c <HAL_RCC_GetPCLK2Freq>
 800c198:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c19a:	e010      	b.n	800c1be <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c19c:	4b5a      	ldr	r3, [pc, #360]	@ (800c308 <UART_SetConfig+0x594>)
 800c19e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c1a0:	e00d      	b.n	800c1be <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c1a2:	f7fe f8c7 	bl	800a334 <HAL_RCC_GetSysClockFreq>
 800c1a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c1a8:	e009      	b.n	800c1be <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c1aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c1ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c1b0:	e005      	b.n	800c1be <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c1b6:	2301      	movs	r3, #1
 800c1b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c1bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c1be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	f000 8089 	beq.w	800c2d8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c1c6:	697b      	ldr	r3, [r7, #20]
 800c1c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1ca:	4a4e      	ldr	r2, [pc, #312]	@ (800c304 <UART_SetConfig+0x590>)
 800c1cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c1d0:	461a      	mov	r2, r3
 800c1d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1d4:	fbb3 f3f2 	udiv	r3, r3, r2
 800c1d8:	005a      	lsls	r2, r3, #1
 800c1da:	697b      	ldr	r3, [r7, #20]
 800c1dc:	685b      	ldr	r3, [r3, #4]
 800c1de:	085b      	lsrs	r3, r3, #1
 800c1e0:	441a      	add	r2, r3
 800c1e2:	697b      	ldr	r3, [r7, #20]
 800c1e4:	685b      	ldr	r3, [r3, #4]
 800c1e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1ea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c1ec:	6a3b      	ldr	r3, [r7, #32]
 800c1ee:	2b0f      	cmp	r3, #15
 800c1f0:	d916      	bls.n	800c220 <UART_SetConfig+0x4ac>
 800c1f2:	6a3b      	ldr	r3, [r7, #32]
 800c1f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c1f8:	d212      	bcs.n	800c220 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c1fa:	6a3b      	ldr	r3, [r7, #32]
 800c1fc:	b29b      	uxth	r3, r3
 800c1fe:	f023 030f 	bic.w	r3, r3, #15
 800c202:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c204:	6a3b      	ldr	r3, [r7, #32]
 800c206:	085b      	lsrs	r3, r3, #1
 800c208:	b29b      	uxth	r3, r3
 800c20a:	f003 0307 	and.w	r3, r3, #7
 800c20e:	b29a      	uxth	r2, r3
 800c210:	8bfb      	ldrh	r3, [r7, #30]
 800c212:	4313      	orrs	r3, r2
 800c214:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c216:	697b      	ldr	r3, [r7, #20]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	8bfa      	ldrh	r2, [r7, #30]
 800c21c:	60da      	str	r2, [r3, #12]
 800c21e:	e05b      	b.n	800c2d8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800c220:	2301      	movs	r3, #1
 800c222:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c226:	e057      	b.n	800c2d8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c228:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c22c:	2b08      	cmp	r3, #8
 800c22e:	d828      	bhi.n	800c282 <UART_SetConfig+0x50e>
 800c230:	a201      	add	r2, pc, #4	@ (adr r2, 800c238 <UART_SetConfig+0x4c4>)
 800c232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c236:	bf00      	nop
 800c238:	0800c25d 	.word	0x0800c25d
 800c23c:	0800c265 	.word	0x0800c265
 800c240:	0800c26d 	.word	0x0800c26d
 800c244:	0800c283 	.word	0x0800c283
 800c248:	0800c273 	.word	0x0800c273
 800c24c:	0800c283 	.word	0x0800c283
 800c250:	0800c283 	.word	0x0800c283
 800c254:	0800c283 	.word	0x0800c283
 800c258:	0800c27b 	.word	0x0800c27b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c25c:	f7fe f8d8 	bl	800a410 <HAL_RCC_GetPCLK1Freq>
 800c260:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c262:	e014      	b.n	800c28e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c264:	f7fe f8ea 	bl	800a43c <HAL_RCC_GetPCLK2Freq>
 800c268:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c26a:	e010      	b.n	800c28e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c26c:	4b26      	ldr	r3, [pc, #152]	@ (800c308 <UART_SetConfig+0x594>)
 800c26e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c270:	e00d      	b.n	800c28e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c272:	f7fe f85f 	bl	800a334 <HAL_RCC_GetSysClockFreq>
 800c276:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c278:	e009      	b.n	800c28e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c27a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c27e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c280:	e005      	b.n	800c28e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800c282:	2300      	movs	r3, #0
 800c284:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c286:	2301      	movs	r3, #1
 800c288:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c28c:	bf00      	nop
    }

    if (pclk != 0U)
 800c28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c290:	2b00      	cmp	r3, #0
 800c292:	d021      	beq.n	800c2d8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c294:	697b      	ldr	r3, [r7, #20]
 800c296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c298:	4a1a      	ldr	r2, [pc, #104]	@ (800c304 <UART_SetConfig+0x590>)
 800c29a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c29e:	461a      	mov	r2, r3
 800c2a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2a2:	fbb3 f2f2 	udiv	r2, r3, r2
 800c2a6:	697b      	ldr	r3, [r7, #20]
 800c2a8:	685b      	ldr	r3, [r3, #4]
 800c2aa:	085b      	lsrs	r3, r3, #1
 800c2ac:	441a      	add	r2, r3
 800c2ae:	697b      	ldr	r3, [r7, #20]
 800c2b0:	685b      	ldr	r3, [r3, #4]
 800c2b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2b6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c2b8:	6a3b      	ldr	r3, [r7, #32]
 800c2ba:	2b0f      	cmp	r3, #15
 800c2bc:	d909      	bls.n	800c2d2 <UART_SetConfig+0x55e>
 800c2be:	6a3b      	ldr	r3, [r7, #32]
 800c2c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c2c4:	d205      	bcs.n	800c2d2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c2c6:	6a3b      	ldr	r3, [r7, #32]
 800c2c8:	b29a      	uxth	r2, r3
 800c2ca:	697b      	ldr	r3, [r7, #20]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	60da      	str	r2, [r3, #12]
 800c2d0:	e002      	b.n	800c2d8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c2d8:	697b      	ldr	r3, [r7, #20]
 800c2da:	2201      	movs	r2, #1
 800c2dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c2e0:	697b      	ldr	r3, [r7, #20]
 800c2e2:	2201      	movs	r2, #1
 800c2e4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c2e8:	697b      	ldr	r3, [r7, #20]
 800c2ea:	2200      	movs	r2, #0
 800c2ec:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c2ee:	697b      	ldr	r3, [r7, #20]
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c2f4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	3730      	adds	r7, #48	@ 0x30
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c302:	bf00      	nop
 800c304:	08012430 	.word	0x08012430
 800c308:	00f42400 	.word	0x00f42400

0800c30c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c30c:	b480      	push	{r7}
 800c30e:	b083      	sub	sp, #12
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c318:	f003 0308 	and.w	r3, r3, #8
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d00a      	beq.n	800c336 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	685b      	ldr	r3, [r3, #4]
 800c326:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	430a      	orrs	r2, r1
 800c334:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c33a:	f003 0301 	and.w	r3, r3, #1
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d00a      	beq.n	800c358 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	685b      	ldr	r3, [r3, #4]
 800c348:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	430a      	orrs	r2, r1
 800c356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c35c:	f003 0302 	and.w	r3, r3, #2
 800c360:	2b00      	cmp	r3, #0
 800c362:	d00a      	beq.n	800c37a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	685b      	ldr	r3, [r3, #4]
 800c36a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	430a      	orrs	r2, r1
 800c378:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c37e:	f003 0304 	and.w	r3, r3, #4
 800c382:	2b00      	cmp	r3, #0
 800c384:	d00a      	beq.n	800c39c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	685b      	ldr	r3, [r3, #4]
 800c38c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	430a      	orrs	r2, r1
 800c39a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3a0:	f003 0310 	and.w	r3, r3, #16
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d00a      	beq.n	800c3be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	689b      	ldr	r3, [r3, #8]
 800c3ae:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	430a      	orrs	r2, r1
 800c3bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3c2:	f003 0320 	and.w	r3, r3, #32
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d00a      	beq.n	800c3e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	689b      	ldr	r3, [r3, #8]
 800c3d0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	430a      	orrs	r2, r1
 800c3de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d01a      	beq.n	800c422 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	685b      	ldr	r3, [r3, #4]
 800c3f2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	430a      	orrs	r2, r1
 800c400:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c406:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c40a:	d10a      	bne.n	800c422 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	685b      	ldr	r3, [r3, #4]
 800c412:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	430a      	orrs	r2, r1
 800c420:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d00a      	beq.n	800c444 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	685b      	ldr	r3, [r3, #4]
 800c434:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	430a      	orrs	r2, r1
 800c442:	605a      	str	r2, [r3, #4]
  }
}
 800c444:	bf00      	nop
 800c446:	370c      	adds	r7, #12
 800c448:	46bd      	mov	sp, r7
 800c44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44e:	4770      	bx	lr

0800c450 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b098      	sub	sp, #96	@ 0x60
 800c454:	af02      	add	r7, sp, #8
 800c456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	2200      	movs	r2, #0
 800c45c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c460:	f7fb fcca 	bl	8007df8 <HAL_GetTick>
 800c464:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	f003 0308 	and.w	r3, r3, #8
 800c470:	2b08      	cmp	r3, #8
 800c472:	d12f      	bne.n	800c4d4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c474:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c478:	9300      	str	r3, [sp, #0]
 800c47a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c47c:	2200      	movs	r2, #0
 800c47e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c482:	6878      	ldr	r0, [r7, #4]
 800c484:	f000 f88e 	bl	800c5a4 <UART_WaitOnFlagUntilTimeout>
 800c488:	4603      	mov	r3, r0
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d022      	beq.n	800c4d4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c496:	e853 3f00 	ldrex	r3, [r3]
 800c49a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c49c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c49e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c4a2:	653b      	str	r3, [r7, #80]	@ 0x50
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	461a      	mov	r2, r3
 800c4aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4ac:	647b      	str	r3, [r7, #68]	@ 0x44
 800c4ae:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c4b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c4b4:	e841 2300 	strex	r3, r2, [r1]
 800c4b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c4ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d1e6      	bne.n	800c48e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	2220      	movs	r2, #32
 800c4c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	2200      	movs	r2, #0
 800c4cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c4d0:	2303      	movs	r3, #3
 800c4d2:	e063      	b.n	800c59c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	f003 0304 	and.w	r3, r3, #4
 800c4de:	2b04      	cmp	r3, #4
 800c4e0:	d149      	bne.n	800c576 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c4e2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c4e6:	9300      	str	r3, [sp, #0]
 800c4e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c4f0:	6878      	ldr	r0, [r7, #4]
 800c4f2:	f000 f857 	bl	800c5a4 <UART_WaitOnFlagUntilTimeout>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d03c      	beq.n	800c576 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c504:	e853 3f00 	ldrex	r3, [r3]
 800c508:	623b      	str	r3, [r7, #32]
   return(result);
 800c50a:	6a3b      	ldr	r3, [r7, #32]
 800c50c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c510:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	461a      	mov	r2, r3
 800c518:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c51a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c51c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c51e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c520:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c522:	e841 2300 	strex	r3, r2, [r1]
 800c526:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d1e6      	bne.n	800c4fc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	3308      	adds	r3, #8
 800c534:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c536:	693b      	ldr	r3, [r7, #16]
 800c538:	e853 3f00 	ldrex	r3, [r3]
 800c53c:	60fb      	str	r3, [r7, #12]
   return(result);
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	f023 0301 	bic.w	r3, r3, #1
 800c544:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	3308      	adds	r3, #8
 800c54c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c54e:	61fa      	str	r2, [r7, #28]
 800c550:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c552:	69b9      	ldr	r1, [r7, #24]
 800c554:	69fa      	ldr	r2, [r7, #28]
 800c556:	e841 2300 	strex	r3, r2, [r1]
 800c55a:	617b      	str	r3, [r7, #20]
   return(result);
 800c55c:	697b      	ldr	r3, [r7, #20]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d1e5      	bne.n	800c52e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2220      	movs	r2, #32
 800c566:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	2200      	movs	r2, #0
 800c56e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c572:	2303      	movs	r3, #3
 800c574:	e012      	b.n	800c59c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	2220      	movs	r2, #32
 800c57a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	2220      	movs	r2, #32
 800c582:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	2200      	movs	r2, #0
 800c58a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2200      	movs	r2, #0
 800c590:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	2200      	movs	r2, #0
 800c596:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c59a:	2300      	movs	r3, #0
}
 800c59c:	4618      	mov	r0, r3
 800c59e:	3758      	adds	r7, #88	@ 0x58
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	bd80      	pop	{r7, pc}

0800c5a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c5a4:	b580      	push	{r7, lr}
 800c5a6:	b084      	sub	sp, #16
 800c5a8:	af00      	add	r7, sp, #0
 800c5aa:	60f8      	str	r0, [r7, #12]
 800c5ac:	60b9      	str	r1, [r7, #8]
 800c5ae:	603b      	str	r3, [r7, #0]
 800c5b0:	4613      	mov	r3, r2
 800c5b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c5b4:	e04f      	b.n	800c656 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c5b6:	69bb      	ldr	r3, [r7, #24]
 800c5b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5bc:	d04b      	beq.n	800c656 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c5be:	f7fb fc1b 	bl	8007df8 <HAL_GetTick>
 800c5c2:	4602      	mov	r2, r0
 800c5c4:	683b      	ldr	r3, [r7, #0]
 800c5c6:	1ad3      	subs	r3, r2, r3
 800c5c8:	69ba      	ldr	r2, [r7, #24]
 800c5ca:	429a      	cmp	r2, r3
 800c5cc:	d302      	bcc.n	800c5d4 <UART_WaitOnFlagUntilTimeout+0x30>
 800c5ce:	69bb      	ldr	r3, [r7, #24]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d101      	bne.n	800c5d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c5d4:	2303      	movs	r3, #3
 800c5d6:	e04e      	b.n	800c676 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	f003 0304 	and.w	r3, r3, #4
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d037      	beq.n	800c656 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	2b80      	cmp	r3, #128	@ 0x80
 800c5ea:	d034      	beq.n	800c656 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c5ec:	68bb      	ldr	r3, [r7, #8]
 800c5ee:	2b40      	cmp	r3, #64	@ 0x40
 800c5f0:	d031      	beq.n	800c656 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	69db      	ldr	r3, [r3, #28]
 800c5f8:	f003 0308 	and.w	r3, r3, #8
 800c5fc:	2b08      	cmp	r3, #8
 800c5fe:	d110      	bne.n	800c622 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	2208      	movs	r2, #8
 800c606:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c608:	68f8      	ldr	r0, [r7, #12]
 800c60a:	f000 f920 	bl	800c84e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	2208      	movs	r2, #8
 800c612:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	2200      	movs	r2, #0
 800c61a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c61e:	2301      	movs	r3, #1
 800c620:	e029      	b.n	800c676 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	69db      	ldr	r3, [r3, #28]
 800c628:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c62c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c630:	d111      	bne.n	800c656 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c63a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c63c:	68f8      	ldr	r0, [r7, #12]
 800c63e:	f000 f906 	bl	800c84e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	2220      	movs	r2, #32
 800c646:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	2200      	movs	r2, #0
 800c64e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c652:	2303      	movs	r3, #3
 800c654:	e00f      	b.n	800c676 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	69da      	ldr	r2, [r3, #28]
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	4013      	ands	r3, r2
 800c660:	68ba      	ldr	r2, [r7, #8]
 800c662:	429a      	cmp	r2, r3
 800c664:	bf0c      	ite	eq
 800c666:	2301      	moveq	r3, #1
 800c668:	2300      	movne	r3, #0
 800c66a:	b2db      	uxtb	r3, r3
 800c66c:	461a      	mov	r2, r3
 800c66e:	79fb      	ldrb	r3, [r7, #7]
 800c670:	429a      	cmp	r2, r3
 800c672:	d0a0      	beq.n	800c5b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c674:	2300      	movs	r3, #0
}
 800c676:	4618      	mov	r0, r3
 800c678:	3710      	adds	r7, #16
 800c67a:	46bd      	mov	sp, r7
 800c67c:	bd80      	pop	{r7, pc}
	...

0800c680 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c680:	b580      	push	{r7, lr}
 800c682:	b096      	sub	sp, #88	@ 0x58
 800c684:	af00      	add	r7, sp, #0
 800c686:	60f8      	str	r0, [r7, #12]
 800c688:	60b9      	str	r1, [r7, #8]
 800c68a:	4613      	mov	r3, r2
 800c68c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	68ba      	ldr	r2, [r7, #8]
 800c692:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	88fa      	ldrh	r2, [r7, #6]
 800c698:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	2200      	movs	r2, #0
 800c6a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	2222      	movs	r2, #34	@ 0x22
 800c6a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d02d      	beq.n	800c712 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c6bc:	4a40      	ldr	r2, [pc, #256]	@ (800c7c0 <UART_Start_Receive_DMA+0x140>)
 800c6be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c6c6:	4a3f      	ldr	r2, [pc, #252]	@ (800c7c4 <UART_Start_Receive_DMA+0x144>)
 800c6c8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c6d0:	4a3d      	ldr	r2, [pc, #244]	@ (800c7c8 <UART_Start_Receive_DMA+0x148>)
 800c6d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c6da:	2200      	movs	r2, #0
 800c6dc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	3324      	adds	r3, #36	@ 0x24
 800c6ea:	4619      	mov	r1, r3
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6f0:	461a      	mov	r2, r3
 800c6f2:	88fb      	ldrh	r3, [r7, #6]
 800c6f4:	f7fb fdfc 	bl	80082f0 <HAL_DMA_Start_IT>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d009      	beq.n	800c712 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	2210      	movs	r2, #16
 800c702:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	2220      	movs	r2, #32
 800c70a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800c70e:	2301      	movs	r3, #1
 800c710:	e051      	b.n	800c7b6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	691b      	ldr	r3, [r3, #16]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d018      	beq.n	800c74c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c720:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c722:	e853 3f00 	ldrex	r3, [r3]
 800c726:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c72a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c72e:	657b      	str	r3, [r7, #84]	@ 0x54
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	461a      	mov	r2, r3
 800c736:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c738:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c73a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c73c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c73e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c740:	e841 2300 	strex	r3, r2, [r1]
 800c744:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c746:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d1e6      	bne.n	800c71a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	3308      	adds	r3, #8
 800c752:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c756:	e853 3f00 	ldrex	r3, [r3]
 800c75a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c75c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c75e:	f043 0301 	orr.w	r3, r3, #1
 800c762:	653b      	str	r3, [r7, #80]	@ 0x50
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	3308      	adds	r3, #8
 800c76a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c76c:	637a      	str	r2, [r7, #52]	@ 0x34
 800c76e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c770:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c772:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c774:	e841 2300 	strex	r3, r2, [r1]
 800c778:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c77a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d1e5      	bne.n	800c74c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	3308      	adds	r3, #8
 800c786:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c788:	697b      	ldr	r3, [r7, #20]
 800c78a:	e853 3f00 	ldrex	r3, [r3]
 800c78e:	613b      	str	r3, [r7, #16]
   return(result);
 800c790:	693b      	ldr	r3, [r7, #16]
 800c792:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c796:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	3308      	adds	r3, #8
 800c79e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c7a0:	623a      	str	r2, [r7, #32]
 800c7a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7a4:	69f9      	ldr	r1, [r7, #28]
 800c7a6:	6a3a      	ldr	r2, [r7, #32]
 800c7a8:	e841 2300 	strex	r3, r2, [r1]
 800c7ac:	61bb      	str	r3, [r7, #24]
   return(result);
 800c7ae:	69bb      	ldr	r3, [r7, #24]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d1e5      	bne.n	800c780 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800c7b4:	2300      	movs	r3, #0
}
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	3758      	adds	r7, #88	@ 0x58
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	bd80      	pop	{r7, pc}
 800c7be:	bf00      	nop
 800c7c0:	0800c91b 	.word	0x0800c91b
 800c7c4:	0800ca47 	.word	0x0800ca47
 800c7c8:	0800ca85 	.word	0x0800ca85

0800c7cc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c7cc:	b480      	push	{r7}
 800c7ce:	b08f      	sub	sp, #60	@ 0x3c
 800c7d0:	af00      	add	r7, sp, #0
 800c7d2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7da:	6a3b      	ldr	r3, [r7, #32]
 800c7dc:	e853 3f00 	ldrex	r3, [r3]
 800c7e0:	61fb      	str	r3, [r7, #28]
   return(result);
 800c7e2:	69fb      	ldr	r3, [r7, #28]
 800c7e4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c7e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	461a      	mov	r2, r3
 800c7f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c7f4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c7f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c7fa:	e841 2300 	strex	r3, r2, [r1]
 800c7fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c802:	2b00      	cmp	r3, #0
 800c804:	d1e6      	bne.n	800c7d4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	3308      	adds	r3, #8
 800c80c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	e853 3f00 	ldrex	r3, [r3]
 800c814:	60bb      	str	r3, [r7, #8]
   return(result);
 800c816:	68bb      	ldr	r3, [r7, #8]
 800c818:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c81c:	633b      	str	r3, [r7, #48]	@ 0x30
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	3308      	adds	r3, #8
 800c824:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c826:	61ba      	str	r2, [r7, #24]
 800c828:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c82a:	6979      	ldr	r1, [r7, #20]
 800c82c:	69ba      	ldr	r2, [r7, #24]
 800c82e:	e841 2300 	strex	r3, r2, [r1]
 800c832:	613b      	str	r3, [r7, #16]
   return(result);
 800c834:	693b      	ldr	r3, [r7, #16]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d1e5      	bne.n	800c806 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	2220      	movs	r2, #32
 800c83e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800c842:	bf00      	nop
 800c844:	373c      	adds	r7, #60	@ 0x3c
 800c846:	46bd      	mov	sp, r7
 800c848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84c:	4770      	bx	lr

0800c84e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c84e:	b480      	push	{r7}
 800c850:	b095      	sub	sp, #84	@ 0x54
 800c852:	af00      	add	r7, sp, #0
 800c854:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c85c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c85e:	e853 3f00 	ldrex	r3, [r3]
 800c862:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c866:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c86a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	461a      	mov	r2, r3
 800c872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c874:	643b      	str	r3, [r7, #64]	@ 0x40
 800c876:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c878:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c87a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c87c:	e841 2300 	strex	r3, r2, [r1]
 800c880:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c884:	2b00      	cmp	r3, #0
 800c886:	d1e6      	bne.n	800c856 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	3308      	adds	r3, #8
 800c88e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c890:	6a3b      	ldr	r3, [r7, #32]
 800c892:	e853 3f00 	ldrex	r3, [r3]
 800c896:	61fb      	str	r3, [r7, #28]
   return(result);
 800c898:	69fb      	ldr	r3, [r7, #28]
 800c89a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c89e:	f023 0301 	bic.w	r3, r3, #1
 800c8a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	3308      	adds	r3, #8
 800c8aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c8ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c8ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c8b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c8b4:	e841 2300 	strex	r3, r2, [r1]
 800c8b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c8ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d1e3      	bne.n	800c888 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c8c4:	2b01      	cmp	r3, #1
 800c8c6:	d118      	bne.n	800c8fa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	e853 3f00 	ldrex	r3, [r3]
 800c8d4:	60bb      	str	r3, [r7, #8]
   return(result);
 800c8d6:	68bb      	ldr	r3, [r7, #8]
 800c8d8:	f023 0310 	bic.w	r3, r3, #16
 800c8dc:	647b      	str	r3, [r7, #68]	@ 0x44
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	461a      	mov	r2, r3
 800c8e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c8e6:	61bb      	str	r3, [r7, #24]
 800c8e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8ea:	6979      	ldr	r1, [r7, #20]
 800c8ec:	69ba      	ldr	r2, [r7, #24]
 800c8ee:	e841 2300 	strex	r3, r2, [r1]
 800c8f2:	613b      	str	r3, [r7, #16]
   return(result);
 800c8f4:	693b      	ldr	r3, [r7, #16]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d1e6      	bne.n	800c8c8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	2220      	movs	r2, #32
 800c8fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	2200      	movs	r2, #0
 800c906:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2200      	movs	r2, #0
 800c90c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c90e:	bf00      	nop
 800c910:	3754      	adds	r7, #84	@ 0x54
 800c912:	46bd      	mov	sp, r7
 800c914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c918:	4770      	bx	lr

0800c91a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c91a:	b580      	push	{r7, lr}
 800c91c:	b09c      	sub	sp, #112	@ 0x70
 800c91e:	af00      	add	r7, sp, #0
 800c920:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c926:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	f003 0320 	and.w	r3, r3, #32
 800c932:	2b00      	cmp	r3, #0
 800c934:	d171      	bne.n	800ca1a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800c936:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c938:	2200      	movs	r2, #0
 800c93a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c93e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c944:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c946:	e853 3f00 	ldrex	r3, [r3]
 800c94a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c94c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c94e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c952:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c954:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	461a      	mov	r2, r3
 800c95a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c95c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c95e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c960:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c962:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c964:	e841 2300 	strex	r3, r2, [r1]
 800c968:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c96a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d1e6      	bne.n	800c93e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c970:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	3308      	adds	r3, #8
 800c976:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c97a:	e853 3f00 	ldrex	r3, [r3]
 800c97e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c980:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c982:	f023 0301 	bic.w	r3, r3, #1
 800c986:	667b      	str	r3, [r7, #100]	@ 0x64
 800c988:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	3308      	adds	r3, #8
 800c98e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c990:	647a      	str	r2, [r7, #68]	@ 0x44
 800c992:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c994:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c996:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c998:	e841 2300 	strex	r3, r2, [r1]
 800c99c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c99e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d1e5      	bne.n	800c970 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c9a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	3308      	adds	r3, #8
 800c9aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9ae:	e853 3f00 	ldrex	r3, [r3]
 800c9b2:	623b      	str	r3, [r7, #32]
   return(result);
 800c9b4:	6a3b      	ldr	r3, [r7, #32]
 800c9b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c9ba:	663b      	str	r3, [r7, #96]	@ 0x60
 800c9bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	3308      	adds	r3, #8
 800c9c2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c9c4:	633a      	str	r2, [r7, #48]	@ 0x30
 800c9c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c9ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9cc:	e841 2300 	strex	r3, r2, [r1]
 800c9d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c9d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d1e5      	bne.n	800c9a4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c9d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9da:	2220      	movs	r2, #32
 800c9dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c9e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c9e4:	2b01      	cmp	r3, #1
 800c9e6:	d118      	bne.n	800ca1a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c9e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9ee:	693b      	ldr	r3, [r7, #16]
 800c9f0:	e853 3f00 	ldrex	r3, [r3]
 800c9f4:	60fb      	str	r3, [r7, #12]
   return(result);
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	f023 0310 	bic.w	r3, r3, #16
 800c9fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c9fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	461a      	mov	r2, r3
 800ca04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca06:	61fb      	str	r3, [r7, #28]
 800ca08:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca0a:	69b9      	ldr	r1, [r7, #24]
 800ca0c:	69fa      	ldr	r2, [r7, #28]
 800ca0e:	e841 2300 	strex	r3, r2, [r1]
 800ca12:	617b      	str	r3, [r7, #20]
   return(result);
 800ca14:	697b      	ldr	r3, [r7, #20]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d1e6      	bne.n	800c9e8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ca1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ca1c:	2200      	movs	r2, #0
 800ca1e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ca20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ca22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca24:	2b01      	cmp	r3, #1
 800ca26:	d107      	bne.n	800ca38 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ca28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ca2a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ca2e:	4619      	mov	r1, r3
 800ca30:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ca32:	f7ff f969 	bl	800bd08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ca36:	e002      	b.n	800ca3e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800ca38:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ca3a:	f7ff f947 	bl	800bccc <HAL_UART_RxCpltCallback>
}
 800ca3e:	bf00      	nop
 800ca40:	3770      	adds	r7, #112	@ 0x70
 800ca42:	46bd      	mov	sp, r7
 800ca44:	bd80      	pop	{r7, pc}

0800ca46 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ca46:	b580      	push	{r7, lr}
 800ca48:	b084      	sub	sp, #16
 800ca4a:	af00      	add	r7, sp, #0
 800ca4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca52:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	2201      	movs	r2, #1
 800ca58:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca5e:	2b01      	cmp	r3, #1
 800ca60:	d109      	bne.n	800ca76 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ca68:	085b      	lsrs	r3, r3, #1
 800ca6a:	b29b      	uxth	r3, r3
 800ca6c:	4619      	mov	r1, r3
 800ca6e:	68f8      	ldr	r0, [r7, #12]
 800ca70:	f7ff f94a 	bl	800bd08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ca74:	e002      	b.n	800ca7c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800ca76:	68f8      	ldr	r0, [r7, #12]
 800ca78:	f7ff f932 	bl	800bce0 <HAL_UART_RxHalfCpltCallback>
}
 800ca7c:	bf00      	nop
 800ca7e:	3710      	adds	r7, #16
 800ca80:	46bd      	mov	sp, r7
 800ca82:	bd80      	pop	{r7, pc}

0800ca84 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ca84:	b580      	push	{r7, lr}
 800ca86:	b086      	sub	sp, #24
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca90:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ca92:	697b      	ldr	r3, [r7, #20]
 800ca94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca98:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ca9a:	697b      	ldr	r3, [r7, #20]
 800ca9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800caa0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800caa2:	697b      	ldr	r3, [r7, #20]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	689b      	ldr	r3, [r3, #8]
 800caa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800caac:	2b80      	cmp	r3, #128	@ 0x80
 800caae:	d109      	bne.n	800cac4 <UART_DMAError+0x40>
 800cab0:	693b      	ldr	r3, [r7, #16]
 800cab2:	2b21      	cmp	r3, #33	@ 0x21
 800cab4:	d106      	bne.n	800cac4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800cab6:	697b      	ldr	r3, [r7, #20]
 800cab8:	2200      	movs	r2, #0
 800caba:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800cabe:	6978      	ldr	r0, [r7, #20]
 800cac0:	f7ff fe84 	bl	800c7cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800cac4:	697b      	ldr	r3, [r7, #20]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	689b      	ldr	r3, [r3, #8]
 800caca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cace:	2b40      	cmp	r3, #64	@ 0x40
 800cad0:	d109      	bne.n	800cae6 <UART_DMAError+0x62>
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	2b22      	cmp	r3, #34	@ 0x22
 800cad6:	d106      	bne.n	800cae6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800cad8:	697b      	ldr	r3, [r7, #20]
 800cada:	2200      	movs	r2, #0
 800cadc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800cae0:	6978      	ldr	r0, [r7, #20]
 800cae2:	f7ff feb4 	bl	800c84e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800cae6:	697b      	ldr	r3, [r7, #20]
 800cae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800caec:	f043 0210 	orr.w	r2, r3, #16
 800caf0:	697b      	ldr	r3, [r7, #20]
 800caf2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800caf6:	6978      	ldr	r0, [r7, #20]
 800caf8:	f7ff f8fc 	bl	800bcf4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cafc:	bf00      	nop
 800cafe:	3718      	adds	r7, #24
 800cb00:	46bd      	mov	sp, r7
 800cb02:	bd80      	pop	{r7, pc}

0800cb04 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800cb04:	b580      	push	{r7, lr}
 800cb06:	b086      	sub	sp, #24
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	60f8      	str	r0, [r7, #12]
 800cb0c:	60b9      	str	r1, [r7, #8]
 800cb0e:	607a      	str	r2, [r7, #4]
 800cb10:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d101      	bne.n	800cb1c <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800cb18:	2301      	movs	r3, #1
 800cb1a:	e058      	b.n	800cbce <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d106      	bne.n	800cb34 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	2200      	movs	r2, #0
 800cb2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800cb2e:	68f8      	ldr	r0, [r7, #12]
 800cb30:	f7fa ffa4 	bl	8007a7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	2224      	movs	r2, #36	@ 0x24
 800cb38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	681a      	ldr	r2, [r3, #0]
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	f022 0201 	bic.w	r2, r2, #1
 800cb4a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d002      	beq.n	800cb5a <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 800cb54:	68f8      	ldr	r0, [r7, #12]
 800cb56:	f7ff fbd9 	bl	800c30c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cb5a:	68f8      	ldr	r0, [r7, #12]
 800cb5c:	f7ff f90a 	bl	800bd74 <UART_SetConfig>
 800cb60:	4603      	mov	r3, r0
 800cb62:	2b01      	cmp	r3, #1
 800cb64:	d101      	bne.n	800cb6a <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
 800cb66:	2301      	movs	r3, #1
 800cb68:	e031      	b.n	800cbce <HAL_RS485Ex_Init+0xca>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	689a      	ldr	r2, [r3, #8]
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cb78:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	689b      	ldr	r3, [r3, #8]
 800cb80:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	68ba      	ldr	r2, [r7, #8]
 800cb8a:	430a      	orrs	r2, r1
 800cb8c:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	055b      	lsls	r3, r3, #21
 800cb92:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	041b      	lsls	r3, r3, #16
 800cb98:	697a      	ldr	r2, [r7, #20]
 800cb9a:	4313      	orrs	r3, r2
 800cb9c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 800cba8:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800cbac:	68fa      	ldr	r2, [r7, #12]
 800cbae:	6812      	ldr	r2, [r2, #0]
 800cbb0:	6979      	ldr	r1, [r7, #20]
 800cbb2:	430b      	orrs	r3, r1
 800cbb4:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	681a      	ldr	r2, [r3, #0]
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	f042 0201 	orr.w	r2, r2, #1
 800cbc4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800cbc6:	68f8      	ldr	r0, [r7, #12]
 800cbc8:	f7ff fc42 	bl	800c450 <UART_CheckIdleState>
 800cbcc:	4603      	mov	r3, r0
}
 800cbce:	4618      	mov	r0, r3
 800cbd0:	3718      	adds	r7, #24
 800cbd2:	46bd      	mov	sp, r7
 800cbd4:	bd80      	pop	{r7, pc}

0800cbd6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800cbd6:	b480      	push	{r7}
 800cbd8:	b085      	sub	sp, #20
 800cbda:	af00      	add	r7, sp, #0
 800cbdc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cbe4:	2b01      	cmp	r3, #1
 800cbe6:	d101      	bne.n	800cbec <HAL_UARTEx_DisableFifoMode+0x16>
 800cbe8:	2302      	movs	r3, #2
 800cbea:	e027      	b.n	800cc3c <HAL_UARTEx_DisableFifoMode+0x66>
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	2201      	movs	r2, #1
 800cbf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2224      	movs	r2, #36	@ 0x24
 800cbf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	681a      	ldr	r2, [r3, #0]
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	f022 0201 	bic.w	r2, r2, #1
 800cc12:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800cc1a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	2200      	movs	r2, #0
 800cc20:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	68fa      	ldr	r2, [r7, #12]
 800cc28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	2220      	movs	r2, #32
 800cc2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	2200      	movs	r2, #0
 800cc36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cc3a:	2300      	movs	r3, #0
}
 800cc3c:	4618      	mov	r0, r3
 800cc3e:	3714      	adds	r7, #20
 800cc40:	46bd      	mov	sp, r7
 800cc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc46:	4770      	bx	lr

0800cc48 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b084      	sub	sp, #16
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	6078      	str	r0, [r7, #4]
 800cc50:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cc58:	2b01      	cmp	r3, #1
 800cc5a:	d101      	bne.n	800cc60 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800cc5c:	2302      	movs	r3, #2
 800cc5e:	e02d      	b.n	800ccbc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	2201      	movs	r2, #1
 800cc64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	2224      	movs	r2, #36	@ 0x24
 800cc6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	681a      	ldr	r2, [r3, #0]
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	f022 0201 	bic.w	r2, r2, #1
 800cc86:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	689b      	ldr	r3, [r3, #8]
 800cc8e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	683a      	ldr	r2, [r7, #0]
 800cc98:	430a      	orrs	r2, r1
 800cc9a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cc9c:	6878      	ldr	r0, [r7, #4]
 800cc9e:	f000 f84f 	bl	800cd40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	68fa      	ldr	r2, [r7, #12]
 800cca8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	2220      	movs	r2, #32
 800ccae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ccba:	2300      	movs	r3, #0
}
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	3710      	adds	r7, #16
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	bd80      	pop	{r7, pc}

0800ccc4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ccc4:	b580      	push	{r7, lr}
 800ccc6:	b084      	sub	sp, #16
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	6078      	str	r0, [r7, #4]
 800cccc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ccd4:	2b01      	cmp	r3, #1
 800ccd6:	d101      	bne.n	800ccdc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ccd8:	2302      	movs	r3, #2
 800ccda:	e02d      	b.n	800cd38 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	2201      	movs	r2, #1
 800cce0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2224      	movs	r2, #36	@ 0x24
 800cce8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	681a      	ldr	r2, [r3, #0]
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	f022 0201 	bic.w	r2, r2, #1
 800cd02:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	689b      	ldr	r3, [r3, #8]
 800cd0a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	683a      	ldr	r2, [r7, #0]
 800cd14:	430a      	orrs	r2, r1
 800cd16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cd18:	6878      	ldr	r0, [r7, #4]
 800cd1a:	f000 f811 	bl	800cd40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	68fa      	ldr	r2, [r7, #12]
 800cd24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	2220      	movs	r2, #32
 800cd2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	2200      	movs	r2, #0
 800cd32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cd36:	2300      	movs	r3, #0
}
 800cd38:	4618      	mov	r0, r3
 800cd3a:	3710      	adds	r7, #16
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	bd80      	pop	{r7, pc}

0800cd40 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800cd40:	b480      	push	{r7}
 800cd42:	b085      	sub	sp, #20
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d108      	bne.n	800cd62 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	2201      	movs	r2, #1
 800cd54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	2201      	movs	r2, #1
 800cd5c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800cd60:	e031      	b.n	800cdc6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800cd62:	2308      	movs	r3, #8
 800cd64:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800cd66:	2308      	movs	r3, #8
 800cd68:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	689b      	ldr	r3, [r3, #8]
 800cd70:	0e5b      	lsrs	r3, r3, #25
 800cd72:	b2db      	uxtb	r3, r3
 800cd74:	f003 0307 	and.w	r3, r3, #7
 800cd78:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	689b      	ldr	r3, [r3, #8]
 800cd80:	0f5b      	lsrs	r3, r3, #29
 800cd82:	b2db      	uxtb	r3, r3
 800cd84:	f003 0307 	and.w	r3, r3, #7
 800cd88:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cd8a:	7bbb      	ldrb	r3, [r7, #14]
 800cd8c:	7b3a      	ldrb	r2, [r7, #12]
 800cd8e:	4911      	ldr	r1, [pc, #68]	@ (800cdd4 <UARTEx_SetNbDataToProcess+0x94>)
 800cd90:	5c8a      	ldrb	r2, [r1, r2]
 800cd92:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800cd96:	7b3a      	ldrb	r2, [r7, #12]
 800cd98:	490f      	ldr	r1, [pc, #60]	@ (800cdd8 <UARTEx_SetNbDataToProcess+0x98>)
 800cd9a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cd9c:	fb93 f3f2 	sdiv	r3, r3, r2
 800cda0:	b29a      	uxth	r2, r3
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cda8:	7bfb      	ldrb	r3, [r7, #15]
 800cdaa:	7b7a      	ldrb	r2, [r7, #13]
 800cdac:	4909      	ldr	r1, [pc, #36]	@ (800cdd4 <UARTEx_SetNbDataToProcess+0x94>)
 800cdae:	5c8a      	ldrb	r2, [r1, r2]
 800cdb0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800cdb4:	7b7a      	ldrb	r2, [r7, #13]
 800cdb6:	4908      	ldr	r1, [pc, #32]	@ (800cdd8 <UARTEx_SetNbDataToProcess+0x98>)
 800cdb8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cdba:	fb93 f3f2 	sdiv	r3, r3, r2
 800cdbe:	b29a      	uxth	r2, r3
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800cdc6:	bf00      	nop
 800cdc8:	3714      	adds	r7, #20
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd0:	4770      	bx	lr
 800cdd2:	bf00      	nop
 800cdd4:	08012448 	.word	0x08012448
 800cdd8:	08012450 	.word	0x08012450

0800cddc <__assert_func>:
 800cddc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cdde:	4614      	mov	r4, r2
 800cde0:	461a      	mov	r2, r3
 800cde2:	4b09      	ldr	r3, [pc, #36]	@ (800ce08 <__assert_func+0x2c>)
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	4605      	mov	r5, r0
 800cde8:	68d8      	ldr	r0, [r3, #12]
 800cdea:	b954      	cbnz	r4, 800ce02 <__assert_func+0x26>
 800cdec:	4b07      	ldr	r3, [pc, #28]	@ (800ce0c <__assert_func+0x30>)
 800cdee:	461c      	mov	r4, r3
 800cdf0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cdf4:	9100      	str	r1, [sp, #0]
 800cdf6:	462b      	mov	r3, r5
 800cdf8:	4905      	ldr	r1, [pc, #20]	@ (800ce10 <__assert_func+0x34>)
 800cdfa:	f001 fbe9 	bl	800e5d0 <fiprintf>
 800cdfe:	f001 fda9 	bl	800e954 <abort>
 800ce02:	4b04      	ldr	r3, [pc, #16]	@ (800ce14 <__assert_func+0x38>)
 800ce04:	e7f4      	b.n	800cdf0 <__assert_func+0x14>
 800ce06:	bf00      	nop
 800ce08:	200001e4 	.word	0x200001e4
 800ce0c:	08012493 	.word	0x08012493
 800ce10:	08012465 	.word	0x08012465
 800ce14:	08012458 	.word	0x08012458

0800ce18 <sulp>:
 800ce18:	b570      	push	{r4, r5, r6, lr}
 800ce1a:	4604      	mov	r4, r0
 800ce1c:	460d      	mov	r5, r1
 800ce1e:	ec45 4b10 	vmov	d0, r4, r5
 800ce22:	4616      	mov	r6, r2
 800ce24:	f003 fbac 	bl	8010580 <__ulp>
 800ce28:	ec51 0b10 	vmov	r0, r1, d0
 800ce2c:	b17e      	cbz	r6, 800ce4e <sulp+0x36>
 800ce2e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ce32:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	dd09      	ble.n	800ce4e <sulp+0x36>
 800ce3a:	051b      	lsls	r3, r3, #20
 800ce3c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ce40:	2400      	movs	r4, #0
 800ce42:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ce46:	4622      	mov	r2, r4
 800ce48:	462b      	mov	r3, r5
 800ce4a:	f7f3 fc0d 	bl	8000668 <__aeabi_dmul>
 800ce4e:	ec41 0b10 	vmov	d0, r0, r1
 800ce52:	bd70      	pop	{r4, r5, r6, pc}
 800ce54:	0000      	movs	r0, r0
	...

0800ce58 <_strtod_l>:
 800ce58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce5c:	b09f      	sub	sp, #124	@ 0x7c
 800ce5e:	460c      	mov	r4, r1
 800ce60:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ce62:	2200      	movs	r2, #0
 800ce64:	921a      	str	r2, [sp, #104]	@ 0x68
 800ce66:	9005      	str	r0, [sp, #20]
 800ce68:	f04f 0a00 	mov.w	sl, #0
 800ce6c:	f04f 0b00 	mov.w	fp, #0
 800ce70:	460a      	mov	r2, r1
 800ce72:	9219      	str	r2, [sp, #100]	@ 0x64
 800ce74:	7811      	ldrb	r1, [r2, #0]
 800ce76:	292b      	cmp	r1, #43	@ 0x2b
 800ce78:	d04a      	beq.n	800cf10 <_strtod_l+0xb8>
 800ce7a:	d838      	bhi.n	800ceee <_strtod_l+0x96>
 800ce7c:	290d      	cmp	r1, #13
 800ce7e:	d832      	bhi.n	800cee6 <_strtod_l+0x8e>
 800ce80:	2908      	cmp	r1, #8
 800ce82:	d832      	bhi.n	800ceea <_strtod_l+0x92>
 800ce84:	2900      	cmp	r1, #0
 800ce86:	d03b      	beq.n	800cf00 <_strtod_l+0xa8>
 800ce88:	2200      	movs	r2, #0
 800ce8a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ce8c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ce8e:	782a      	ldrb	r2, [r5, #0]
 800ce90:	2a30      	cmp	r2, #48	@ 0x30
 800ce92:	f040 80b3 	bne.w	800cffc <_strtod_l+0x1a4>
 800ce96:	786a      	ldrb	r2, [r5, #1]
 800ce98:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ce9c:	2a58      	cmp	r2, #88	@ 0x58
 800ce9e:	d16e      	bne.n	800cf7e <_strtod_l+0x126>
 800cea0:	9302      	str	r3, [sp, #8]
 800cea2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cea4:	9301      	str	r3, [sp, #4]
 800cea6:	ab1a      	add	r3, sp, #104	@ 0x68
 800cea8:	9300      	str	r3, [sp, #0]
 800ceaa:	4a8e      	ldr	r2, [pc, #568]	@ (800d0e4 <_strtod_l+0x28c>)
 800ceac:	9805      	ldr	r0, [sp, #20]
 800ceae:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ceb0:	a919      	add	r1, sp, #100	@ 0x64
 800ceb2:	f002 fc57 	bl	800f764 <__gethex>
 800ceb6:	f010 060f 	ands.w	r6, r0, #15
 800ceba:	4604      	mov	r4, r0
 800cebc:	d005      	beq.n	800ceca <_strtod_l+0x72>
 800cebe:	2e06      	cmp	r6, #6
 800cec0:	d128      	bne.n	800cf14 <_strtod_l+0xbc>
 800cec2:	3501      	adds	r5, #1
 800cec4:	2300      	movs	r3, #0
 800cec6:	9519      	str	r5, [sp, #100]	@ 0x64
 800cec8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ceca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cecc:	2b00      	cmp	r3, #0
 800cece:	f040 858e 	bne.w	800d9ee <_strtod_l+0xb96>
 800ced2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ced4:	b1cb      	cbz	r3, 800cf0a <_strtod_l+0xb2>
 800ced6:	4652      	mov	r2, sl
 800ced8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800cedc:	ec43 2b10 	vmov	d0, r2, r3
 800cee0:	b01f      	add	sp, #124	@ 0x7c
 800cee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cee6:	2920      	cmp	r1, #32
 800cee8:	d1ce      	bne.n	800ce88 <_strtod_l+0x30>
 800ceea:	3201      	adds	r2, #1
 800ceec:	e7c1      	b.n	800ce72 <_strtod_l+0x1a>
 800ceee:	292d      	cmp	r1, #45	@ 0x2d
 800cef0:	d1ca      	bne.n	800ce88 <_strtod_l+0x30>
 800cef2:	2101      	movs	r1, #1
 800cef4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800cef6:	1c51      	adds	r1, r2, #1
 800cef8:	9119      	str	r1, [sp, #100]	@ 0x64
 800cefa:	7852      	ldrb	r2, [r2, #1]
 800cefc:	2a00      	cmp	r2, #0
 800cefe:	d1c5      	bne.n	800ce8c <_strtod_l+0x34>
 800cf00:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cf02:	9419      	str	r4, [sp, #100]	@ 0x64
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	f040 8570 	bne.w	800d9ea <_strtod_l+0xb92>
 800cf0a:	4652      	mov	r2, sl
 800cf0c:	465b      	mov	r3, fp
 800cf0e:	e7e5      	b.n	800cedc <_strtod_l+0x84>
 800cf10:	2100      	movs	r1, #0
 800cf12:	e7ef      	b.n	800cef4 <_strtod_l+0x9c>
 800cf14:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cf16:	b13a      	cbz	r2, 800cf28 <_strtod_l+0xd0>
 800cf18:	2135      	movs	r1, #53	@ 0x35
 800cf1a:	a81c      	add	r0, sp, #112	@ 0x70
 800cf1c:	f003 fc2a 	bl	8010774 <__copybits>
 800cf20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cf22:	9805      	ldr	r0, [sp, #20]
 800cf24:	f002 fff8 	bl	800ff18 <_Bfree>
 800cf28:	3e01      	subs	r6, #1
 800cf2a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800cf2c:	2e04      	cmp	r6, #4
 800cf2e:	d806      	bhi.n	800cf3e <_strtod_l+0xe6>
 800cf30:	e8df f006 	tbb	[pc, r6]
 800cf34:	201d0314 	.word	0x201d0314
 800cf38:	14          	.byte	0x14
 800cf39:	00          	.byte	0x00
 800cf3a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800cf3e:	05e1      	lsls	r1, r4, #23
 800cf40:	bf48      	it	mi
 800cf42:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800cf46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cf4a:	0d1b      	lsrs	r3, r3, #20
 800cf4c:	051b      	lsls	r3, r3, #20
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d1bb      	bne.n	800ceca <_strtod_l+0x72>
 800cf52:	f001 fcad 	bl	800e8b0 <__errno>
 800cf56:	2322      	movs	r3, #34	@ 0x22
 800cf58:	6003      	str	r3, [r0, #0]
 800cf5a:	e7b6      	b.n	800ceca <_strtod_l+0x72>
 800cf5c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800cf60:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800cf64:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800cf68:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cf6c:	e7e7      	b.n	800cf3e <_strtod_l+0xe6>
 800cf6e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800d0ec <_strtod_l+0x294>
 800cf72:	e7e4      	b.n	800cf3e <_strtod_l+0xe6>
 800cf74:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800cf78:	f04f 3aff 	mov.w	sl, #4294967295
 800cf7c:	e7df      	b.n	800cf3e <_strtod_l+0xe6>
 800cf7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf80:	1c5a      	adds	r2, r3, #1
 800cf82:	9219      	str	r2, [sp, #100]	@ 0x64
 800cf84:	785b      	ldrb	r3, [r3, #1]
 800cf86:	2b30      	cmp	r3, #48	@ 0x30
 800cf88:	d0f9      	beq.n	800cf7e <_strtod_l+0x126>
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d09d      	beq.n	800ceca <_strtod_l+0x72>
 800cf8e:	2301      	movs	r3, #1
 800cf90:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf94:	930c      	str	r3, [sp, #48]	@ 0x30
 800cf96:	2300      	movs	r3, #0
 800cf98:	9308      	str	r3, [sp, #32]
 800cf9a:	930a      	str	r3, [sp, #40]	@ 0x28
 800cf9c:	461f      	mov	r7, r3
 800cf9e:	220a      	movs	r2, #10
 800cfa0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800cfa2:	7805      	ldrb	r5, [r0, #0]
 800cfa4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800cfa8:	b2d9      	uxtb	r1, r3
 800cfaa:	2909      	cmp	r1, #9
 800cfac:	d928      	bls.n	800d000 <_strtod_l+0x1a8>
 800cfae:	494e      	ldr	r1, [pc, #312]	@ (800d0e8 <_strtod_l+0x290>)
 800cfb0:	2201      	movs	r2, #1
 800cfb2:	f001 fbf5 	bl	800e7a0 <strncmp>
 800cfb6:	2800      	cmp	r0, #0
 800cfb8:	d032      	beq.n	800d020 <_strtod_l+0x1c8>
 800cfba:	2000      	movs	r0, #0
 800cfbc:	462a      	mov	r2, r5
 800cfbe:	4681      	mov	r9, r0
 800cfc0:	463d      	mov	r5, r7
 800cfc2:	4603      	mov	r3, r0
 800cfc4:	2a65      	cmp	r2, #101	@ 0x65
 800cfc6:	d001      	beq.n	800cfcc <_strtod_l+0x174>
 800cfc8:	2a45      	cmp	r2, #69	@ 0x45
 800cfca:	d114      	bne.n	800cff6 <_strtod_l+0x19e>
 800cfcc:	b91d      	cbnz	r5, 800cfd6 <_strtod_l+0x17e>
 800cfce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cfd0:	4302      	orrs	r2, r0
 800cfd2:	d095      	beq.n	800cf00 <_strtod_l+0xa8>
 800cfd4:	2500      	movs	r5, #0
 800cfd6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800cfd8:	1c62      	adds	r2, r4, #1
 800cfda:	9219      	str	r2, [sp, #100]	@ 0x64
 800cfdc:	7862      	ldrb	r2, [r4, #1]
 800cfde:	2a2b      	cmp	r2, #43	@ 0x2b
 800cfe0:	d077      	beq.n	800d0d2 <_strtod_l+0x27a>
 800cfe2:	2a2d      	cmp	r2, #45	@ 0x2d
 800cfe4:	d07b      	beq.n	800d0de <_strtod_l+0x286>
 800cfe6:	f04f 0c00 	mov.w	ip, #0
 800cfea:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800cfee:	2909      	cmp	r1, #9
 800cff0:	f240 8082 	bls.w	800d0f8 <_strtod_l+0x2a0>
 800cff4:	9419      	str	r4, [sp, #100]	@ 0x64
 800cff6:	f04f 0800 	mov.w	r8, #0
 800cffa:	e0a2      	b.n	800d142 <_strtod_l+0x2ea>
 800cffc:	2300      	movs	r3, #0
 800cffe:	e7c7      	b.n	800cf90 <_strtod_l+0x138>
 800d000:	2f08      	cmp	r7, #8
 800d002:	bfd5      	itete	le
 800d004:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800d006:	9908      	ldrgt	r1, [sp, #32]
 800d008:	fb02 3301 	mlale	r3, r2, r1, r3
 800d00c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800d010:	f100 0001 	add.w	r0, r0, #1
 800d014:	bfd4      	ite	le
 800d016:	930a      	strle	r3, [sp, #40]	@ 0x28
 800d018:	9308      	strgt	r3, [sp, #32]
 800d01a:	3701      	adds	r7, #1
 800d01c:	9019      	str	r0, [sp, #100]	@ 0x64
 800d01e:	e7bf      	b.n	800cfa0 <_strtod_l+0x148>
 800d020:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d022:	1c5a      	adds	r2, r3, #1
 800d024:	9219      	str	r2, [sp, #100]	@ 0x64
 800d026:	785a      	ldrb	r2, [r3, #1]
 800d028:	b37f      	cbz	r7, 800d08a <_strtod_l+0x232>
 800d02a:	4681      	mov	r9, r0
 800d02c:	463d      	mov	r5, r7
 800d02e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d032:	2b09      	cmp	r3, #9
 800d034:	d912      	bls.n	800d05c <_strtod_l+0x204>
 800d036:	2301      	movs	r3, #1
 800d038:	e7c4      	b.n	800cfc4 <_strtod_l+0x16c>
 800d03a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d03c:	1c5a      	adds	r2, r3, #1
 800d03e:	9219      	str	r2, [sp, #100]	@ 0x64
 800d040:	785a      	ldrb	r2, [r3, #1]
 800d042:	3001      	adds	r0, #1
 800d044:	2a30      	cmp	r2, #48	@ 0x30
 800d046:	d0f8      	beq.n	800d03a <_strtod_l+0x1e2>
 800d048:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d04c:	2b08      	cmp	r3, #8
 800d04e:	f200 84d3 	bhi.w	800d9f8 <_strtod_l+0xba0>
 800d052:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d054:	930c      	str	r3, [sp, #48]	@ 0x30
 800d056:	4681      	mov	r9, r0
 800d058:	2000      	movs	r0, #0
 800d05a:	4605      	mov	r5, r0
 800d05c:	3a30      	subs	r2, #48	@ 0x30
 800d05e:	f100 0301 	add.w	r3, r0, #1
 800d062:	d02a      	beq.n	800d0ba <_strtod_l+0x262>
 800d064:	4499      	add	r9, r3
 800d066:	eb00 0c05 	add.w	ip, r0, r5
 800d06a:	462b      	mov	r3, r5
 800d06c:	210a      	movs	r1, #10
 800d06e:	4563      	cmp	r3, ip
 800d070:	d10d      	bne.n	800d08e <_strtod_l+0x236>
 800d072:	1c69      	adds	r1, r5, #1
 800d074:	4401      	add	r1, r0
 800d076:	4428      	add	r0, r5
 800d078:	2808      	cmp	r0, #8
 800d07a:	dc16      	bgt.n	800d0aa <_strtod_l+0x252>
 800d07c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d07e:	230a      	movs	r3, #10
 800d080:	fb03 2300 	mla	r3, r3, r0, r2
 800d084:	930a      	str	r3, [sp, #40]	@ 0x28
 800d086:	2300      	movs	r3, #0
 800d088:	e018      	b.n	800d0bc <_strtod_l+0x264>
 800d08a:	4638      	mov	r0, r7
 800d08c:	e7da      	b.n	800d044 <_strtod_l+0x1ec>
 800d08e:	2b08      	cmp	r3, #8
 800d090:	f103 0301 	add.w	r3, r3, #1
 800d094:	dc03      	bgt.n	800d09e <_strtod_l+0x246>
 800d096:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800d098:	434e      	muls	r6, r1
 800d09a:	960a      	str	r6, [sp, #40]	@ 0x28
 800d09c:	e7e7      	b.n	800d06e <_strtod_l+0x216>
 800d09e:	2b10      	cmp	r3, #16
 800d0a0:	bfde      	ittt	le
 800d0a2:	9e08      	ldrle	r6, [sp, #32]
 800d0a4:	434e      	mulle	r6, r1
 800d0a6:	9608      	strle	r6, [sp, #32]
 800d0a8:	e7e1      	b.n	800d06e <_strtod_l+0x216>
 800d0aa:	280f      	cmp	r0, #15
 800d0ac:	dceb      	bgt.n	800d086 <_strtod_l+0x22e>
 800d0ae:	9808      	ldr	r0, [sp, #32]
 800d0b0:	230a      	movs	r3, #10
 800d0b2:	fb03 2300 	mla	r3, r3, r0, r2
 800d0b6:	9308      	str	r3, [sp, #32]
 800d0b8:	e7e5      	b.n	800d086 <_strtod_l+0x22e>
 800d0ba:	4629      	mov	r1, r5
 800d0bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d0be:	1c50      	adds	r0, r2, #1
 800d0c0:	9019      	str	r0, [sp, #100]	@ 0x64
 800d0c2:	7852      	ldrb	r2, [r2, #1]
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	460d      	mov	r5, r1
 800d0c8:	e7b1      	b.n	800d02e <_strtod_l+0x1d6>
 800d0ca:	f04f 0900 	mov.w	r9, #0
 800d0ce:	2301      	movs	r3, #1
 800d0d0:	e77d      	b.n	800cfce <_strtod_l+0x176>
 800d0d2:	f04f 0c00 	mov.w	ip, #0
 800d0d6:	1ca2      	adds	r2, r4, #2
 800d0d8:	9219      	str	r2, [sp, #100]	@ 0x64
 800d0da:	78a2      	ldrb	r2, [r4, #2]
 800d0dc:	e785      	b.n	800cfea <_strtod_l+0x192>
 800d0de:	f04f 0c01 	mov.w	ip, #1
 800d0e2:	e7f8      	b.n	800d0d6 <_strtod_l+0x27e>
 800d0e4:	080124ac 	.word	0x080124ac
 800d0e8:	08012494 	.word	0x08012494
 800d0ec:	7ff00000 	.word	0x7ff00000
 800d0f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d0f2:	1c51      	adds	r1, r2, #1
 800d0f4:	9119      	str	r1, [sp, #100]	@ 0x64
 800d0f6:	7852      	ldrb	r2, [r2, #1]
 800d0f8:	2a30      	cmp	r2, #48	@ 0x30
 800d0fa:	d0f9      	beq.n	800d0f0 <_strtod_l+0x298>
 800d0fc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d100:	2908      	cmp	r1, #8
 800d102:	f63f af78 	bhi.w	800cff6 <_strtod_l+0x19e>
 800d106:	3a30      	subs	r2, #48	@ 0x30
 800d108:	920e      	str	r2, [sp, #56]	@ 0x38
 800d10a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d10c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d10e:	f04f 080a 	mov.w	r8, #10
 800d112:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d114:	1c56      	adds	r6, r2, #1
 800d116:	9619      	str	r6, [sp, #100]	@ 0x64
 800d118:	7852      	ldrb	r2, [r2, #1]
 800d11a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d11e:	f1be 0f09 	cmp.w	lr, #9
 800d122:	d939      	bls.n	800d198 <_strtod_l+0x340>
 800d124:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d126:	1a76      	subs	r6, r6, r1
 800d128:	2e08      	cmp	r6, #8
 800d12a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d12e:	dc03      	bgt.n	800d138 <_strtod_l+0x2e0>
 800d130:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d132:	4588      	cmp	r8, r1
 800d134:	bfa8      	it	ge
 800d136:	4688      	movge	r8, r1
 800d138:	f1bc 0f00 	cmp.w	ip, #0
 800d13c:	d001      	beq.n	800d142 <_strtod_l+0x2ea>
 800d13e:	f1c8 0800 	rsb	r8, r8, #0
 800d142:	2d00      	cmp	r5, #0
 800d144:	d14e      	bne.n	800d1e4 <_strtod_l+0x38c>
 800d146:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d148:	4308      	orrs	r0, r1
 800d14a:	f47f aebe 	bne.w	800ceca <_strtod_l+0x72>
 800d14e:	2b00      	cmp	r3, #0
 800d150:	f47f aed6 	bne.w	800cf00 <_strtod_l+0xa8>
 800d154:	2a69      	cmp	r2, #105	@ 0x69
 800d156:	d028      	beq.n	800d1aa <_strtod_l+0x352>
 800d158:	dc25      	bgt.n	800d1a6 <_strtod_l+0x34e>
 800d15a:	2a49      	cmp	r2, #73	@ 0x49
 800d15c:	d025      	beq.n	800d1aa <_strtod_l+0x352>
 800d15e:	2a4e      	cmp	r2, #78	@ 0x4e
 800d160:	f47f aece 	bne.w	800cf00 <_strtod_l+0xa8>
 800d164:	499b      	ldr	r1, [pc, #620]	@ (800d3d4 <_strtod_l+0x57c>)
 800d166:	a819      	add	r0, sp, #100	@ 0x64
 800d168:	f002 fd1e 	bl	800fba8 <__match>
 800d16c:	2800      	cmp	r0, #0
 800d16e:	f43f aec7 	beq.w	800cf00 <_strtod_l+0xa8>
 800d172:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d174:	781b      	ldrb	r3, [r3, #0]
 800d176:	2b28      	cmp	r3, #40	@ 0x28
 800d178:	d12e      	bne.n	800d1d8 <_strtod_l+0x380>
 800d17a:	4997      	ldr	r1, [pc, #604]	@ (800d3d8 <_strtod_l+0x580>)
 800d17c:	aa1c      	add	r2, sp, #112	@ 0x70
 800d17e:	a819      	add	r0, sp, #100	@ 0x64
 800d180:	f002 fd26 	bl	800fbd0 <__hexnan>
 800d184:	2805      	cmp	r0, #5
 800d186:	d127      	bne.n	800d1d8 <_strtod_l+0x380>
 800d188:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d18a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800d18e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d192:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d196:	e698      	b.n	800ceca <_strtod_l+0x72>
 800d198:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d19a:	fb08 2101 	mla	r1, r8, r1, r2
 800d19e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800d1a2:	920e      	str	r2, [sp, #56]	@ 0x38
 800d1a4:	e7b5      	b.n	800d112 <_strtod_l+0x2ba>
 800d1a6:	2a6e      	cmp	r2, #110	@ 0x6e
 800d1a8:	e7da      	b.n	800d160 <_strtod_l+0x308>
 800d1aa:	498c      	ldr	r1, [pc, #560]	@ (800d3dc <_strtod_l+0x584>)
 800d1ac:	a819      	add	r0, sp, #100	@ 0x64
 800d1ae:	f002 fcfb 	bl	800fba8 <__match>
 800d1b2:	2800      	cmp	r0, #0
 800d1b4:	f43f aea4 	beq.w	800cf00 <_strtod_l+0xa8>
 800d1b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d1ba:	4989      	ldr	r1, [pc, #548]	@ (800d3e0 <_strtod_l+0x588>)
 800d1bc:	3b01      	subs	r3, #1
 800d1be:	a819      	add	r0, sp, #100	@ 0x64
 800d1c0:	9319      	str	r3, [sp, #100]	@ 0x64
 800d1c2:	f002 fcf1 	bl	800fba8 <__match>
 800d1c6:	b910      	cbnz	r0, 800d1ce <_strtod_l+0x376>
 800d1c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d1ca:	3301      	adds	r3, #1
 800d1cc:	9319      	str	r3, [sp, #100]	@ 0x64
 800d1ce:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800d3f0 <_strtod_l+0x598>
 800d1d2:	f04f 0a00 	mov.w	sl, #0
 800d1d6:	e678      	b.n	800ceca <_strtod_l+0x72>
 800d1d8:	4882      	ldr	r0, [pc, #520]	@ (800d3e4 <_strtod_l+0x58c>)
 800d1da:	f001 fbad 	bl	800e938 <nan>
 800d1de:	ec5b ab10 	vmov	sl, fp, d0
 800d1e2:	e672      	b.n	800ceca <_strtod_l+0x72>
 800d1e4:	eba8 0309 	sub.w	r3, r8, r9
 800d1e8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d1ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1ec:	2f00      	cmp	r7, #0
 800d1ee:	bf08      	it	eq
 800d1f0:	462f      	moveq	r7, r5
 800d1f2:	2d10      	cmp	r5, #16
 800d1f4:	462c      	mov	r4, r5
 800d1f6:	bfa8      	it	ge
 800d1f8:	2410      	movge	r4, #16
 800d1fa:	f7f3 f9bb 	bl	8000574 <__aeabi_ui2d>
 800d1fe:	2d09      	cmp	r5, #9
 800d200:	4682      	mov	sl, r0
 800d202:	468b      	mov	fp, r1
 800d204:	dc13      	bgt.n	800d22e <_strtod_l+0x3d6>
 800d206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d208:	2b00      	cmp	r3, #0
 800d20a:	f43f ae5e 	beq.w	800ceca <_strtod_l+0x72>
 800d20e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d210:	dd78      	ble.n	800d304 <_strtod_l+0x4ac>
 800d212:	2b16      	cmp	r3, #22
 800d214:	dc5f      	bgt.n	800d2d6 <_strtod_l+0x47e>
 800d216:	4974      	ldr	r1, [pc, #464]	@ (800d3e8 <_strtod_l+0x590>)
 800d218:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d21c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d220:	4652      	mov	r2, sl
 800d222:	465b      	mov	r3, fp
 800d224:	f7f3 fa20 	bl	8000668 <__aeabi_dmul>
 800d228:	4682      	mov	sl, r0
 800d22a:	468b      	mov	fp, r1
 800d22c:	e64d      	b.n	800ceca <_strtod_l+0x72>
 800d22e:	4b6e      	ldr	r3, [pc, #440]	@ (800d3e8 <_strtod_l+0x590>)
 800d230:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d234:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800d238:	f7f3 fa16 	bl	8000668 <__aeabi_dmul>
 800d23c:	4682      	mov	sl, r0
 800d23e:	9808      	ldr	r0, [sp, #32]
 800d240:	468b      	mov	fp, r1
 800d242:	f7f3 f997 	bl	8000574 <__aeabi_ui2d>
 800d246:	4602      	mov	r2, r0
 800d248:	460b      	mov	r3, r1
 800d24a:	4650      	mov	r0, sl
 800d24c:	4659      	mov	r1, fp
 800d24e:	f7f3 f855 	bl	80002fc <__adddf3>
 800d252:	2d0f      	cmp	r5, #15
 800d254:	4682      	mov	sl, r0
 800d256:	468b      	mov	fp, r1
 800d258:	ddd5      	ble.n	800d206 <_strtod_l+0x3ae>
 800d25a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d25c:	1b2c      	subs	r4, r5, r4
 800d25e:	441c      	add	r4, r3
 800d260:	2c00      	cmp	r4, #0
 800d262:	f340 8096 	ble.w	800d392 <_strtod_l+0x53a>
 800d266:	f014 030f 	ands.w	r3, r4, #15
 800d26a:	d00a      	beq.n	800d282 <_strtod_l+0x42a>
 800d26c:	495e      	ldr	r1, [pc, #376]	@ (800d3e8 <_strtod_l+0x590>)
 800d26e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d272:	4652      	mov	r2, sl
 800d274:	465b      	mov	r3, fp
 800d276:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d27a:	f7f3 f9f5 	bl	8000668 <__aeabi_dmul>
 800d27e:	4682      	mov	sl, r0
 800d280:	468b      	mov	fp, r1
 800d282:	f034 040f 	bics.w	r4, r4, #15
 800d286:	d073      	beq.n	800d370 <_strtod_l+0x518>
 800d288:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800d28c:	dd48      	ble.n	800d320 <_strtod_l+0x4c8>
 800d28e:	2400      	movs	r4, #0
 800d290:	46a0      	mov	r8, r4
 800d292:	940a      	str	r4, [sp, #40]	@ 0x28
 800d294:	46a1      	mov	r9, r4
 800d296:	9a05      	ldr	r2, [sp, #20]
 800d298:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800d3f0 <_strtod_l+0x598>
 800d29c:	2322      	movs	r3, #34	@ 0x22
 800d29e:	6013      	str	r3, [r2, #0]
 800d2a0:	f04f 0a00 	mov.w	sl, #0
 800d2a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	f43f ae0f 	beq.w	800ceca <_strtod_l+0x72>
 800d2ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d2ae:	9805      	ldr	r0, [sp, #20]
 800d2b0:	f002 fe32 	bl	800ff18 <_Bfree>
 800d2b4:	9805      	ldr	r0, [sp, #20]
 800d2b6:	4649      	mov	r1, r9
 800d2b8:	f002 fe2e 	bl	800ff18 <_Bfree>
 800d2bc:	9805      	ldr	r0, [sp, #20]
 800d2be:	4641      	mov	r1, r8
 800d2c0:	f002 fe2a 	bl	800ff18 <_Bfree>
 800d2c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d2c6:	9805      	ldr	r0, [sp, #20]
 800d2c8:	f002 fe26 	bl	800ff18 <_Bfree>
 800d2cc:	9805      	ldr	r0, [sp, #20]
 800d2ce:	4621      	mov	r1, r4
 800d2d0:	f002 fe22 	bl	800ff18 <_Bfree>
 800d2d4:	e5f9      	b.n	800ceca <_strtod_l+0x72>
 800d2d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d2d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800d2dc:	4293      	cmp	r3, r2
 800d2de:	dbbc      	blt.n	800d25a <_strtod_l+0x402>
 800d2e0:	4c41      	ldr	r4, [pc, #260]	@ (800d3e8 <_strtod_l+0x590>)
 800d2e2:	f1c5 050f 	rsb	r5, r5, #15
 800d2e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d2ea:	4652      	mov	r2, sl
 800d2ec:	465b      	mov	r3, fp
 800d2ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d2f2:	f7f3 f9b9 	bl	8000668 <__aeabi_dmul>
 800d2f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2f8:	1b5d      	subs	r5, r3, r5
 800d2fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d2fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d302:	e78f      	b.n	800d224 <_strtod_l+0x3cc>
 800d304:	3316      	adds	r3, #22
 800d306:	dba8      	blt.n	800d25a <_strtod_l+0x402>
 800d308:	4b37      	ldr	r3, [pc, #220]	@ (800d3e8 <_strtod_l+0x590>)
 800d30a:	eba9 0808 	sub.w	r8, r9, r8
 800d30e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800d312:	e9d8 2300 	ldrd	r2, r3, [r8]
 800d316:	4650      	mov	r0, sl
 800d318:	4659      	mov	r1, fp
 800d31a:	f7f3 facf 	bl	80008bc <__aeabi_ddiv>
 800d31e:	e783      	b.n	800d228 <_strtod_l+0x3d0>
 800d320:	4b32      	ldr	r3, [pc, #200]	@ (800d3ec <_strtod_l+0x594>)
 800d322:	9308      	str	r3, [sp, #32]
 800d324:	2300      	movs	r3, #0
 800d326:	1124      	asrs	r4, r4, #4
 800d328:	4650      	mov	r0, sl
 800d32a:	4659      	mov	r1, fp
 800d32c:	461e      	mov	r6, r3
 800d32e:	2c01      	cmp	r4, #1
 800d330:	dc21      	bgt.n	800d376 <_strtod_l+0x51e>
 800d332:	b10b      	cbz	r3, 800d338 <_strtod_l+0x4e0>
 800d334:	4682      	mov	sl, r0
 800d336:	468b      	mov	fp, r1
 800d338:	492c      	ldr	r1, [pc, #176]	@ (800d3ec <_strtod_l+0x594>)
 800d33a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d33e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800d342:	4652      	mov	r2, sl
 800d344:	465b      	mov	r3, fp
 800d346:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d34a:	f7f3 f98d 	bl	8000668 <__aeabi_dmul>
 800d34e:	4b28      	ldr	r3, [pc, #160]	@ (800d3f0 <_strtod_l+0x598>)
 800d350:	460a      	mov	r2, r1
 800d352:	400b      	ands	r3, r1
 800d354:	4927      	ldr	r1, [pc, #156]	@ (800d3f4 <_strtod_l+0x59c>)
 800d356:	428b      	cmp	r3, r1
 800d358:	4682      	mov	sl, r0
 800d35a:	d898      	bhi.n	800d28e <_strtod_l+0x436>
 800d35c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800d360:	428b      	cmp	r3, r1
 800d362:	bf86      	itte	hi
 800d364:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800d3f8 <_strtod_l+0x5a0>
 800d368:	f04f 3aff 	movhi.w	sl, #4294967295
 800d36c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800d370:	2300      	movs	r3, #0
 800d372:	9308      	str	r3, [sp, #32]
 800d374:	e07a      	b.n	800d46c <_strtod_l+0x614>
 800d376:	07e2      	lsls	r2, r4, #31
 800d378:	d505      	bpl.n	800d386 <_strtod_l+0x52e>
 800d37a:	9b08      	ldr	r3, [sp, #32]
 800d37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d380:	f7f3 f972 	bl	8000668 <__aeabi_dmul>
 800d384:	2301      	movs	r3, #1
 800d386:	9a08      	ldr	r2, [sp, #32]
 800d388:	3208      	adds	r2, #8
 800d38a:	3601      	adds	r6, #1
 800d38c:	1064      	asrs	r4, r4, #1
 800d38e:	9208      	str	r2, [sp, #32]
 800d390:	e7cd      	b.n	800d32e <_strtod_l+0x4d6>
 800d392:	d0ed      	beq.n	800d370 <_strtod_l+0x518>
 800d394:	4264      	negs	r4, r4
 800d396:	f014 020f 	ands.w	r2, r4, #15
 800d39a:	d00a      	beq.n	800d3b2 <_strtod_l+0x55a>
 800d39c:	4b12      	ldr	r3, [pc, #72]	@ (800d3e8 <_strtod_l+0x590>)
 800d39e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d3a2:	4650      	mov	r0, sl
 800d3a4:	4659      	mov	r1, fp
 800d3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3aa:	f7f3 fa87 	bl	80008bc <__aeabi_ddiv>
 800d3ae:	4682      	mov	sl, r0
 800d3b0:	468b      	mov	fp, r1
 800d3b2:	1124      	asrs	r4, r4, #4
 800d3b4:	d0dc      	beq.n	800d370 <_strtod_l+0x518>
 800d3b6:	2c1f      	cmp	r4, #31
 800d3b8:	dd20      	ble.n	800d3fc <_strtod_l+0x5a4>
 800d3ba:	2400      	movs	r4, #0
 800d3bc:	46a0      	mov	r8, r4
 800d3be:	940a      	str	r4, [sp, #40]	@ 0x28
 800d3c0:	46a1      	mov	r9, r4
 800d3c2:	9a05      	ldr	r2, [sp, #20]
 800d3c4:	2322      	movs	r3, #34	@ 0x22
 800d3c6:	f04f 0a00 	mov.w	sl, #0
 800d3ca:	f04f 0b00 	mov.w	fp, #0
 800d3ce:	6013      	str	r3, [r2, #0]
 800d3d0:	e768      	b.n	800d2a4 <_strtod_l+0x44c>
 800d3d2:	bf00      	nop
 800d3d4:	080125f6 	.word	0x080125f6
 800d3d8:	08012498 	.word	0x08012498
 800d3dc:	080125ee 	.word	0x080125ee
 800d3e0:	08012628 	.word	0x08012628
 800d3e4:	08012493 	.word	0x08012493
 800d3e8:	080127a0 	.word	0x080127a0
 800d3ec:	08012778 	.word	0x08012778
 800d3f0:	7ff00000 	.word	0x7ff00000
 800d3f4:	7ca00000 	.word	0x7ca00000
 800d3f8:	7fefffff 	.word	0x7fefffff
 800d3fc:	f014 0310 	ands.w	r3, r4, #16
 800d400:	bf18      	it	ne
 800d402:	236a      	movne	r3, #106	@ 0x6a
 800d404:	4ea9      	ldr	r6, [pc, #676]	@ (800d6ac <_strtod_l+0x854>)
 800d406:	9308      	str	r3, [sp, #32]
 800d408:	4650      	mov	r0, sl
 800d40a:	4659      	mov	r1, fp
 800d40c:	2300      	movs	r3, #0
 800d40e:	07e2      	lsls	r2, r4, #31
 800d410:	d504      	bpl.n	800d41c <_strtod_l+0x5c4>
 800d412:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d416:	f7f3 f927 	bl	8000668 <__aeabi_dmul>
 800d41a:	2301      	movs	r3, #1
 800d41c:	1064      	asrs	r4, r4, #1
 800d41e:	f106 0608 	add.w	r6, r6, #8
 800d422:	d1f4      	bne.n	800d40e <_strtod_l+0x5b6>
 800d424:	b10b      	cbz	r3, 800d42a <_strtod_l+0x5d2>
 800d426:	4682      	mov	sl, r0
 800d428:	468b      	mov	fp, r1
 800d42a:	9b08      	ldr	r3, [sp, #32]
 800d42c:	b1b3      	cbz	r3, 800d45c <_strtod_l+0x604>
 800d42e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d432:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800d436:	2b00      	cmp	r3, #0
 800d438:	4659      	mov	r1, fp
 800d43a:	dd0f      	ble.n	800d45c <_strtod_l+0x604>
 800d43c:	2b1f      	cmp	r3, #31
 800d43e:	dd55      	ble.n	800d4ec <_strtod_l+0x694>
 800d440:	2b34      	cmp	r3, #52	@ 0x34
 800d442:	bfde      	ittt	le
 800d444:	f04f 33ff 	movle.w	r3, #4294967295
 800d448:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800d44c:	4093      	lslle	r3, r2
 800d44e:	f04f 0a00 	mov.w	sl, #0
 800d452:	bfcc      	ite	gt
 800d454:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d458:	ea03 0b01 	andle.w	fp, r3, r1
 800d45c:	2200      	movs	r2, #0
 800d45e:	2300      	movs	r3, #0
 800d460:	4650      	mov	r0, sl
 800d462:	4659      	mov	r1, fp
 800d464:	f7f3 fb68 	bl	8000b38 <__aeabi_dcmpeq>
 800d468:	2800      	cmp	r0, #0
 800d46a:	d1a6      	bne.n	800d3ba <_strtod_l+0x562>
 800d46c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d46e:	9300      	str	r3, [sp, #0]
 800d470:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d472:	9805      	ldr	r0, [sp, #20]
 800d474:	462b      	mov	r3, r5
 800d476:	463a      	mov	r2, r7
 800d478:	f002 fdb6 	bl	800ffe8 <__s2b>
 800d47c:	900a      	str	r0, [sp, #40]	@ 0x28
 800d47e:	2800      	cmp	r0, #0
 800d480:	f43f af05 	beq.w	800d28e <_strtod_l+0x436>
 800d484:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d486:	2a00      	cmp	r2, #0
 800d488:	eba9 0308 	sub.w	r3, r9, r8
 800d48c:	bfa8      	it	ge
 800d48e:	2300      	movge	r3, #0
 800d490:	9312      	str	r3, [sp, #72]	@ 0x48
 800d492:	2400      	movs	r4, #0
 800d494:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d498:	9316      	str	r3, [sp, #88]	@ 0x58
 800d49a:	46a0      	mov	r8, r4
 800d49c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d49e:	9805      	ldr	r0, [sp, #20]
 800d4a0:	6859      	ldr	r1, [r3, #4]
 800d4a2:	f002 fcf9 	bl	800fe98 <_Balloc>
 800d4a6:	4681      	mov	r9, r0
 800d4a8:	2800      	cmp	r0, #0
 800d4aa:	f43f aef4 	beq.w	800d296 <_strtod_l+0x43e>
 800d4ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d4b0:	691a      	ldr	r2, [r3, #16]
 800d4b2:	3202      	adds	r2, #2
 800d4b4:	f103 010c 	add.w	r1, r3, #12
 800d4b8:	0092      	lsls	r2, r2, #2
 800d4ba:	300c      	adds	r0, #12
 800d4bc:	f001 fa2d 	bl	800e91a <memcpy>
 800d4c0:	ec4b ab10 	vmov	d0, sl, fp
 800d4c4:	9805      	ldr	r0, [sp, #20]
 800d4c6:	aa1c      	add	r2, sp, #112	@ 0x70
 800d4c8:	a91b      	add	r1, sp, #108	@ 0x6c
 800d4ca:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800d4ce:	f003 f8c7 	bl	8010660 <__d2b>
 800d4d2:	901a      	str	r0, [sp, #104]	@ 0x68
 800d4d4:	2800      	cmp	r0, #0
 800d4d6:	f43f aede 	beq.w	800d296 <_strtod_l+0x43e>
 800d4da:	9805      	ldr	r0, [sp, #20]
 800d4dc:	2101      	movs	r1, #1
 800d4de:	f002 fe19 	bl	8010114 <__i2b>
 800d4e2:	4680      	mov	r8, r0
 800d4e4:	b948      	cbnz	r0, 800d4fa <_strtod_l+0x6a2>
 800d4e6:	f04f 0800 	mov.w	r8, #0
 800d4ea:	e6d4      	b.n	800d296 <_strtod_l+0x43e>
 800d4ec:	f04f 32ff 	mov.w	r2, #4294967295
 800d4f0:	fa02 f303 	lsl.w	r3, r2, r3
 800d4f4:	ea03 0a0a 	and.w	sl, r3, sl
 800d4f8:	e7b0      	b.n	800d45c <_strtod_l+0x604>
 800d4fa:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800d4fc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d4fe:	2d00      	cmp	r5, #0
 800d500:	bfab      	itete	ge
 800d502:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800d504:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800d506:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800d508:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800d50a:	bfac      	ite	ge
 800d50c:	18ef      	addge	r7, r5, r3
 800d50e:	1b5e      	sublt	r6, r3, r5
 800d510:	9b08      	ldr	r3, [sp, #32]
 800d512:	1aed      	subs	r5, r5, r3
 800d514:	4415      	add	r5, r2
 800d516:	4b66      	ldr	r3, [pc, #408]	@ (800d6b0 <_strtod_l+0x858>)
 800d518:	3d01      	subs	r5, #1
 800d51a:	429d      	cmp	r5, r3
 800d51c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d520:	da50      	bge.n	800d5c4 <_strtod_l+0x76c>
 800d522:	1b5b      	subs	r3, r3, r5
 800d524:	2b1f      	cmp	r3, #31
 800d526:	eba2 0203 	sub.w	r2, r2, r3
 800d52a:	f04f 0101 	mov.w	r1, #1
 800d52e:	dc3d      	bgt.n	800d5ac <_strtod_l+0x754>
 800d530:	fa01 f303 	lsl.w	r3, r1, r3
 800d534:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d536:	2300      	movs	r3, #0
 800d538:	9310      	str	r3, [sp, #64]	@ 0x40
 800d53a:	18bd      	adds	r5, r7, r2
 800d53c:	9b08      	ldr	r3, [sp, #32]
 800d53e:	42af      	cmp	r7, r5
 800d540:	4416      	add	r6, r2
 800d542:	441e      	add	r6, r3
 800d544:	463b      	mov	r3, r7
 800d546:	bfa8      	it	ge
 800d548:	462b      	movge	r3, r5
 800d54a:	42b3      	cmp	r3, r6
 800d54c:	bfa8      	it	ge
 800d54e:	4633      	movge	r3, r6
 800d550:	2b00      	cmp	r3, #0
 800d552:	bfc2      	ittt	gt
 800d554:	1aed      	subgt	r5, r5, r3
 800d556:	1af6      	subgt	r6, r6, r3
 800d558:	1aff      	subgt	r7, r7, r3
 800d55a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	dd16      	ble.n	800d58e <_strtod_l+0x736>
 800d560:	4641      	mov	r1, r8
 800d562:	9805      	ldr	r0, [sp, #20]
 800d564:	461a      	mov	r2, r3
 800d566:	f002 fe95 	bl	8010294 <__pow5mult>
 800d56a:	4680      	mov	r8, r0
 800d56c:	2800      	cmp	r0, #0
 800d56e:	d0ba      	beq.n	800d4e6 <_strtod_l+0x68e>
 800d570:	4601      	mov	r1, r0
 800d572:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d574:	9805      	ldr	r0, [sp, #20]
 800d576:	f002 fde3 	bl	8010140 <__multiply>
 800d57a:	900e      	str	r0, [sp, #56]	@ 0x38
 800d57c:	2800      	cmp	r0, #0
 800d57e:	f43f ae8a 	beq.w	800d296 <_strtod_l+0x43e>
 800d582:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d584:	9805      	ldr	r0, [sp, #20]
 800d586:	f002 fcc7 	bl	800ff18 <_Bfree>
 800d58a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d58c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d58e:	2d00      	cmp	r5, #0
 800d590:	dc1d      	bgt.n	800d5ce <_strtod_l+0x776>
 800d592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d594:	2b00      	cmp	r3, #0
 800d596:	dd23      	ble.n	800d5e0 <_strtod_l+0x788>
 800d598:	4649      	mov	r1, r9
 800d59a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d59c:	9805      	ldr	r0, [sp, #20]
 800d59e:	f002 fe79 	bl	8010294 <__pow5mult>
 800d5a2:	4681      	mov	r9, r0
 800d5a4:	b9e0      	cbnz	r0, 800d5e0 <_strtod_l+0x788>
 800d5a6:	f04f 0900 	mov.w	r9, #0
 800d5aa:	e674      	b.n	800d296 <_strtod_l+0x43e>
 800d5ac:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d5b0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d5b4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d5b8:	35e2      	adds	r5, #226	@ 0xe2
 800d5ba:	fa01 f305 	lsl.w	r3, r1, r5
 800d5be:	9310      	str	r3, [sp, #64]	@ 0x40
 800d5c0:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d5c2:	e7ba      	b.n	800d53a <_strtod_l+0x6e2>
 800d5c4:	2300      	movs	r3, #0
 800d5c6:	9310      	str	r3, [sp, #64]	@ 0x40
 800d5c8:	2301      	movs	r3, #1
 800d5ca:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d5cc:	e7b5      	b.n	800d53a <_strtod_l+0x6e2>
 800d5ce:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d5d0:	9805      	ldr	r0, [sp, #20]
 800d5d2:	462a      	mov	r2, r5
 800d5d4:	f002 feb8 	bl	8010348 <__lshift>
 800d5d8:	901a      	str	r0, [sp, #104]	@ 0x68
 800d5da:	2800      	cmp	r0, #0
 800d5dc:	d1d9      	bne.n	800d592 <_strtod_l+0x73a>
 800d5de:	e65a      	b.n	800d296 <_strtod_l+0x43e>
 800d5e0:	2e00      	cmp	r6, #0
 800d5e2:	dd07      	ble.n	800d5f4 <_strtod_l+0x79c>
 800d5e4:	4649      	mov	r1, r9
 800d5e6:	9805      	ldr	r0, [sp, #20]
 800d5e8:	4632      	mov	r2, r6
 800d5ea:	f002 fead 	bl	8010348 <__lshift>
 800d5ee:	4681      	mov	r9, r0
 800d5f0:	2800      	cmp	r0, #0
 800d5f2:	d0d8      	beq.n	800d5a6 <_strtod_l+0x74e>
 800d5f4:	2f00      	cmp	r7, #0
 800d5f6:	dd08      	ble.n	800d60a <_strtod_l+0x7b2>
 800d5f8:	4641      	mov	r1, r8
 800d5fa:	9805      	ldr	r0, [sp, #20]
 800d5fc:	463a      	mov	r2, r7
 800d5fe:	f002 fea3 	bl	8010348 <__lshift>
 800d602:	4680      	mov	r8, r0
 800d604:	2800      	cmp	r0, #0
 800d606:	f43f ae46 	beq.w	800d296 <_strtod_l+0x43e>
 800d60a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d60c:	9805      	ldr	r0, [sp, #20]
 800d60e:	464a      	mov	r2, r9
 800d610:	f002 ff22 	bl	8010458 <__mdiff>
 800d614:	4604      	mov	r4, r0
 800d616:	2800      	cmp	r0, #0
 800d618:	f43f ae3d 	beq.w	800d296 <_strtod_l+0x43e>
 800d61c:	68c3      	ldr	r3, [r0, #12]
 800d61e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d620:	2300      	movs	r3, #0
 800d622:	60c3      	str	r3, [r0, #12]
 800d624:	4641      	mov	r1, r8
 800d626:	f002 fefb 	bl	8010420 <__mcmp>
 800d62a:	2800      	cmp	r0, #0
 800d62c:	da46      	bge.n	800d6bc <_strtod_l+0x864>
 800d62e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d630:	ea53 030a 	orrs.w	r3, r3, sl
 800d634:	d16c      	bne.n	800d710 <_strtod_l+0x8b8>
 800d636:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d168      	bne.n	800d710 <_strtod_l+0x8b8>
 800d63e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d642:	0d1b      	lsrs	r3, r3, #20
 800d644:	051b      	lsls	r3, r3, #20
 800d646:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d64a:	d961      	bls.n	800d710 <_strtod_l+0x8b8>
 800d64c:	6963      	ldr	r3, [r4, #20]
 800d64e:	b913      	cbnz	r3, 800d656 <_strtod_l+0x7fe>
 800d650:	6923      	ldr	r3, [r4, #16]
 800d652:	2b01      	cmp	r3, #1
 800d654:	dd5c      	ble.n	800d710 <_strtod_l+0x8b8>
 800d656:	4621      	mov	r1, r4
 800d658:	2201      	movs	r2, #1
 800d65a:	9805      	ldr	r0, [sp, #20]
 800d65c:	f002 fe74 	bl	8010348 <__lshift>
 800d660:	4641      	mov	r1, r8
 800d662:	4604      	mov	r4, r0
 800d664:	f002 fedc 	bl	8010420 <__mcmp>
 800d668:	2800      	cmp	r0, #0
 800d66a:	dd51      	ble.n	800d710 <_strtod_l+0x8b8>
 800d66c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d670:	9a08      	ldr	r2, [sp, #32]
 800d672:	0d1b      	lsrs	r3, r3, #20
 800d674:	051b      	lsls	r3, r3, #20
 800d676:	2a00      	cmp	r2, #0
 800d678:	d06b      	beq.n	800d752 <_strtod_l+0x8fa>
 800d67a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d67e:	d868      	bhi.n	800d752 <_strtod_l+0x8fa>
 800d680:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d684:	f67f ae9d 	bls.w	800d3c2 <_strtod_l+0x56a>
 800d688:	4b0a      	ldr	r3, [pc, #40]	@ (800d6b4 <_strtod_l+0x85c>)
 800d68a:	4650      	mov	r0, sl
 800d68c:	4659      	mov	r1, fp
 800d68e:	2200      	movs	r2, #0
 800d690:	f7f2 ffea 	bl	8000668 <__aeabi_dmul>
 800d694:	4b08      	ldr	r3, [pc, #32]	@ (800d6b8 <_strtod_l+0x860>)
 800d696:	400b      	ands	r3, r1
 800d698:	4682      	mov	sl, r0
 800d69a:	468b      	mov	fp, r1
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	f47f ae05 	bne.w	800d2ac <_strtod_l+0x454>
 800d6a2:	9a05      	ldr	r2, [sp, #20]
 800d6a4:	2322      	movs	r3, #34	@ 0x22
 800d6a6:	6013      	str	r3, [r2, #0]
 800d6a8:	e600      	b.n	800d2ac <_strtod_l+0x454>
 800d6aa:	bf00      	nop
 800d6ac:	080124c0 	.word	0x080124c0
 800d6b0:	fffffc02 	.word	0xfffffc02
 800d6b4:	39500000 	.word	0x39500000
 800d6b8:	7ff00000 	.word	0x7ff00000
 800d6bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800d6c0:	d165      	bne.n	800d78e <_strtod_l+0x936>
 800d6c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d6c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d6c8:	b35a      	cbz	r2, 800d722 <_strtod_l+0x8ca>
 800d6ca:	4a9f      	ldr	r2, [pc, #636]	@ (800d948 <_strtod_l+0xaf0>)
 800d6cc:	4293      	cmp	r3, r2
 800d6ce:	d12b      	bne.n	800d728 <_strtod_l+0x8d0>
 800d6d0:	9b08      	ldr	r3, [sp, #32]
 800d6d2:	4651      	mov	r1, sl
 800d6d4:	b303      	cbz	r3, 800d718 <_strtod_l+0x8c0>
 800d6d6:	4b9d      	ldr	r3, [pc, #628]	@ (800d94c <_strtod_l+0xaf4>)
 800d6d8:	465a      	mov	r2, fp
 800d6da:	4013      	ands	r3, r2
 800d6dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d6e0:	f04f 32ff 	mov.w	r2, #4294967295
 800d6e4:	d81b      	bhi.n	800d71e <_strtod_l+0x8c6>
 800d6e6:	0d1b      	lsrs	r3, r3, #20
 800d6e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d6ec:	fa02 f303 	lsl.w	r3, r2, r3
 800d6f0:	4299      	cmp	r1, r3
 800d6f2:	d119      	bne.n	800d728 <_strtod_l+0x8d0>
 800d6f4:	4b96      	ldr	r3, [pc, #600]	@ (800d950 <_strtod_l+0xaf8>)
 800d6f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d6f8:	429a      	cmp	r2, r3
 800d6fa:	d102      	bne.n	800d702 <_strtod_l+0x8aa>
 800d6fc:	3101      	adds	r1, #1
 800d6fe:	f43f adca 	beq.w	800d296 <_strtod_l+0x43e>
 800d702:	4b92      	ldr	r3, [pc, #584]	@ (800d94c <_strtod_l+0xaf4>)
 800d704:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d706:	401a      	ands	r2, r3
 800d708:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d70c:	f04f 0a00 	mov.w	sl, #0
 800d710:	9b08      	ldr	r3, [sp, #32]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d1b8      	bne.n	800d688 <_strtod_l+0x830>
 800d716:	e5c9      	b.n	800d2ac <_strtod_l+0x454>
 800d718:	f04f 33ff 	mov.w	r3, #4294967295
 800d71c:	e7e8      	b.n	800d6f0 <_strtod_l+0x898>
 800d71e:	4613      	mov	r3, r2
 800d720:	e7e6      	b.n	800d6f0 <_strtod_l+0x898>
 800d722:	ea53 030a 	orrs.w	r3, r3, sl
 800d726:	d0a1      	beq.n	800d66c <_strtod_l+0x814>
 800d728:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d72a:	b1db      	cbz	r3, 800d764 <_strtod_l+0x90c>
 800d72c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d72e:	4213      	tst	r3, r2
 800d730:	d0ee      	beq.n	800d710 <_strtod_l+0x8b8>
 800d732:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d734:	9a08      	ldr	r2, [sp, #32]
 800d736:	4650      	mov	r0, sl
 800d738:	4659      	mov	r1, fp
 800d73a:	b1bb      	cbz	r3, 800d76c <_strtod_l+0x914>
 800d73c:	f7ff fb6c 	bl	800ce18 <sulp>
 800d740:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d744:	ec53 2b10 	vmov	r2, r3, d0
 800d748:	f7f2 fdd8 	bl	80002fc <__adddf3>
 800d74c:	4682      	mov	sl, r0
 800d74e:	468b      	mov	fp, r1
 800d750:	e7de      	b.n	800d710 <_strtod_l+0x8b8>
 800d752:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d756:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d75a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d75e:	f04f 3aff 	mov.w	sl, #4294967295
 800d762:	e7d5      	b.n	800d710 <_strtod_l+0x8b8>
 800d764:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d766:	ea13 0f0a 	tst.w	r3, sl
 800d76a:	e7e1      	b.n	800d730 <_strtod_l+0x8d8>
 800d76c:	f7ff fb54 	bl	800ce18 <sulp>
 800d770:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d774:	ec53 2b10 	vmov	r2, r3, d0
 800d778:	f7f2 fdbe 	bl	80002f8 <__aeabi_dsub>
 800d77c:	2200      	movs	r2, #0
 800d77e:	2300      	movs	r3, #0
 800d780:	4682      	mov	sl, r0
 800d782:	468b      	mov	fp, r1
 800d784:	f7f3 f9d8 	bl	8000b38 <__aeabi_dcmpeq>
 800d788:	2800      	cmp	r0, #0
 800d78a:	d0c1      	beq.n	800d710 <_strtod_l+0x8b8>
 800d78c:	e619      	b.n	800d3c2 <_strtod_l+0x56a>
 800d78e:	4641      	mov	r1, r8
 800d790:	4620      	mov	r0, r4
 800d792:	f002 ffbd 	bl	8010710 <__ratio>
 800d796:	ec57 6b10 	vmov	r6, r7, d0
 800d79a:	2200      	movs	r2, #0
 800d79c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d7a0:	4630      	mov	r0, r6
 800d7a2:	4639      	mov	r1, r7
 800d7a4:	f7f3 f9dc 	bl	8000b60 <__aeabi_dcmple>
 800d7a8:	2800      	cmp	r0, #0
 800d7aa:	d06f      	beq.n	800d88c <_strtod_l+0xa34>
 800d7ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d17a      	bne.n	800d8a8 <_strtod_l+0xa50>
 800d7b2:	f1ba 0f00 	cmp.w	sl, #0
 800d7b6:	d158      	bne.n	800d86a <_strtod_l+0xa12>
 800d7b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d7ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d15a      	bne.n	800d878 <_strtod_l+0xa20>
 800d7c2:	4b64      	ldr	r3, [pc, #400]	@ (800d954 <_strtod_l+0xafc>)
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	4630      	mov	r0, r6
 800d7c8:	4639      	mov	r1, r7
 800d7ca:	f7f3 f9bf 	bl	8000b4c <__aeabi_dcmplt>
 800d7ce:	2800      	cmp	r0, #0
 800d7d0:	d159      	bne.n	800d886 <_strtod_l+0xa2e>
 800d7d2:	4630      	mov	r0, r6
 800d7d4:	4639      	mov	r1, r7
 800d7d6:	4b60      	ldr	r3, [pc, #384]	@ (800d958 <_strtod_l+0xb00>)
 800d7d8:	2200      	movs	r2, #0
 800d7da:	f7f2 ff45 	bl	8000668 <__aeabi_dmul>
 800d7de:	4606      	mov	r6, r0
 800d7e0:	460f      	mov	r7, r1
 800d7e2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d7e6:	9606      	str	r6, [sp, #24]
 800d7e8:	9307      	str	r3, [sp, #28]
 800d7ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d7ee:	4d57      	ldr	r5, [pc, #348]	@ (800d94c <_strtod_l+0xaf4>)
 800d7f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d7f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d7f6:	401d      	ands	r5, r3
 800d7f8:	4b58      	ldr	r3, [pc, #352]	@ (800d95c <_strtod_l+0xb04>)
 800d7fa:	429d      	cmp	r5, r3
 800d7fc:	f040 80b2 	bne.w	800d964 <_strtod_l+0xb0c>
 800d800:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d802:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d806:	ec4b ab10 	vmov	d0, sl, fp
 800d80a:	f002 feb9 	bl	8010580 <__ulp>
 800d80e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d812:	ec51 0b10 	vmov	r0, r1, d0
 800d816:	f7f2 ff27 	bl	8000668 <__aeabi_dmul>
 800d81a:	4652      	mov	r2, sl
 800d81c:	465b      	mov	r3, fp
 800d81e:	f7f2 fd6d 	bl	80002fc <__adddf3>
 800d822:	460b      	mov	r3, r1
 800d824:	4949      	ldr	r1, [pc, #292]	@ (800d94c <_strtod_l+0xaf4>)
 800d826:	4a4e      	ldr	r2, [pc, #312]	@ (800d960 <_strtod_l+0xb08>)
 800d828:	4019      	ands	r1, r3
 800d82a:	4291      	cmp	r1, r2
 800d82c:	4682      	mov	sl, r0
 800d82e:	d942      	bls.n	800d8b6 <_strtod_l+0xa5e>
 800d830:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d832:	4b47      	ldr	r3, [pc, #284]	@ (800d950 <_strtod_l+0xaf8>)
 800d834:	429a      	cmp	r2, r3
 800d836:	d103      	bne.n	800d840 <_strtod_l+0x9e8>
 800d838:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d83a:	3301      	adds	r3, #1
 800d83c:	f43f ad2b 	beq.w	800d296 <_strtod_l+0x43e>
 800d840:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d950 <_strtod_l+0xaf8>
 800d844:	f04f 3aff 	mov.w	sl, #4294967295
 800d848:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d84a:	9805      	ldr	r0, [sp, #20]
 800d84c:	f002 fb64 	bl	800ff18 <_Bfree>
 800d850:	9805      	ldr	r0, [sp, #20]
 800d852:	4649      	mov	r1, r9
 800d854:	f002 fb60 	bl	800ff18 <_Bfree>
 800d858:	9805      	ldr	r0, [sp, #20]
 800d85a:	4641      	mov	r1, r8
 800d85c:	f002 fb5c 	bl	800ff18 <_Bfree>
 800d860:	9805      	ldr	r0, [sp, #20]
 800d862:	4621      	mov	r1, r4
 800d864:	f002 fb58 	bl	800ff18 <_Bfree>
 800d868:	e618      	b.n	800d49c <_strtod_l+0x644>
 800d86a:	f1ba 0f01 	cmp.w	sl, #1
 800d86e:	d103      	bne.n	800d878 <_strtod_l+0xa20>
 800d870:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d872:	2b00      	cmp	r3, #0
 800d874:	f43f ada5 	beq.w	800d3c2 <_strtod_l+0x56a>
 800d878:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d928 <_strtod_l+0xad0>
 800d87c:	4f35      	ldr	r7, [pc, #212]	@ (800d954 <_strtod_l+0xafc>)
 800d87e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d882:	2600      	movs	r6, #0
 800d884:	e7b1      	b.n	800d7ea <_strtod_l+0x992>
 800d886:	4f34      	ldr	r7, [pc, #208]	@ (800d958 <_strtod_l+0xb00>)
 800d888:	2600      	movs	r6, #0
 800d88a:	e7aa      	b.n	800d7e2 <_strtod_l+0x98a>
 800d88c:	4b32      	ldr	r3, [pc, #200]	@ (800d958 <_strtod_l+0xb00>)
 800d88e:	4630      	mov	r0, r6
 800d890:	4639      	mov	r1, r7
 800d892:	2200      	movs	r2, #0
 800d894:	f7f2 fee8 	bl	8000668 <__aeabi_dmul>
 800d898:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d89a:	4606      	mov	r6, r0
 800d89c:	460f      	mov	r7, r1
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d09f      	beq.n	800d7e2 <_strtod_l+0x98a>
 800d8a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d8a6:	e7a0      	b.n	800d7ea <_strtod_l+0x992>
 800d8a8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d930 <_strtod_l+0xad8>
 800d8ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d8b0:	ec57 6b17 	vmov	r6, r7, d7
 800d8b4:	e799      	b.n	800d7ea <_strtod_l+0x992>
 800d8b6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d8ba:	9b08      	ldr	r3, [sp, #32]
 800d8bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d1c1      	bne.n	800d848 <_strtod_l+0x9f0>
 800d8c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d8c8:	0d1b      	lsrs	r3, r3, #20
 800d8ca:	051b      	lsls	r3, r3, #20
 800d8cc:	429d      	cmp	r5, r3
 800d8ce:	d1bb      	bne.n	800d848 <_strtod_l+0x9f0>
 800d8d0:	4630      	mov	r0, r6
 800d8d2:	4639      	mov	r1, r7
 800d8d4:	f7f3 fa78 	bl	8000dc8 <__aeabi_d2lz>
 800d8d8:	f7f2 fe98 	bl	800060c <__aeabi_l2d>
 800d8dc:	4602      	mov	r2, r0
 800d8de:	460b      	mov	r3, r1
 800d8e0:	4630      	mov	r0, r6
 800d8e2:	4639      	mov	r1, r7
 800d8e4:	f7f2 fd08 	bl	80002f8 <__aeabi_dsub>
 800d8e8:	460b      	mov	r3, r1
 800d8ea:	4602      	mov	r2, r0
 800d8ec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d8f0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d8f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d8f6:	ea46 060a 	orr.w	r6, r6, sl
 800d8fa:	431e      	orrs	r6, r3
 800d8fc:	d06f      	beq.n	800d9de <_strtod_l+0xb86>
 800d8fe:	a30e      	add	r3, pc, #56	@ (adr r3, 800d938 <_strtod_l+0xae0>)
 800d900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d904:	f7f3 f922 	bl	8000b4c <__aeabi_dcmplt>
 800d908:	2800      	cmp	r0, #0
 800d90a:	f47f accf 	bne.w	800d2ac <_strtod_l+0x454>
 800d90e:	a30c      	add	r3, pc, #48	@ (adr r3, 800d940 <_strtod_l+0xae8>)
 800d910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d914:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d918:	f7f3 f936 	bl	8000b88 <__aeabi_dcmpgt>
 800d91c:	2800      	cmp	r0, #0
 800d91e:	d093      	beq.n	800d848 <_strtod_l+0x9f0>
 800d920:	e4c4      	b.n	800d2ac <_strtod_l+0x454>
 800d922:	bf00      	nop
 800d924:	f3af 8000 	nop.w
 800d928:	00000000 	.word	0x00000000
 800d92c:	bff00000 	.word	0xbff00000
 800d930:	00000000 	.word	0x00000000
 800d934:	3ff00000 	.word	0x3ff00000
 800d938:	94a03595 	.word	0x94a03595
 800d93c:	3fdfffff 	.word	0x3fdfffff
 800d940:	35afe535 	.word	0x35afe535
 800d944:	3fe00000 	.word	0x3fe00000
 800d948:	000fffff 	.word	0x000fffff
 800d94c:	7ff00000 	.word	0x7ff00000
 800d950:	7fefffff 	.word	0x7fefffff
 800d954:	3ff00000 	.word	0x3ff00000
 800d958:	3fe00000 	.word	0x3fe00000
 800d95c:	7fe00000 	.word	0x7fe00000
 800d960:	7c9fffff 	.word	0x7c9fffff
 800d964:	9b08      	ldr	r3, [sp, #32]
 800d966:	b323      	cbz	r3, 800d9b2 <_strtod_l+0xb5a>
 800d968:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d96c:	d821      	bhi.n	800d9b2 <_strtod_l+0xb5a>
 800d96e:	a328      	add	r3, pc, #160	@ (adr r3, 800da10 <_strtod_l+0xbb8>)
 800d970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d974:	4630      	mov	r0, r6
 800d976:	4639      	mov	r1, r7
 800d978:	f7f3 f8f2 	bl	8000b60 <__aeabi_dcmple>
 800d97c:	b1a0      	cbz	r0, 800d9a8 <_strtod_l+0xb50>
 800d97e:	4639      	mov	r1, r7
 800d980:	4630      	mov	r0, r6
 800d982:	f7f3 f949 	bl	8000c18 <__aeabi_d2uiz>
 800d986:	2801      	cmp	r0, #1
 800d988:	bf38      	it	cc
 800d98a:	2001      	movcc	r0, #1
 800d98c:	f7f2 fdf2 	bl	8000574 <__aeabi_ui2d>
 800d990:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d992:	4606      	mov	r6, r0
 800d994:	460f      	mov	r7, r1
 800d996:	b9fb      	cbnz	r3, 800d9d8 <_strtod_l+0xb80>
 800d998:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d99c:	9014      	str	r0, [sp, #80]	@ 0x50
 800d99e:	9315      	str	r3, [sp, #84]	@ 0x54
 800d9a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d9a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d9a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d9aa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d9ae:	1b5b      	subs	r3, r3, r5
 800d9b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800d9b2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d9b6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d9ba:	f002 fde1 	bl	8010580 <__ulp>
 800d9be:	4650      	mov	r0, sl
 800d9c0:	ec53 2b10 	vmov	r2, r3, d0
 800d9c4:	4659      	mov	r1, fp
 800d9c6:	f7f2 fe4f 	bl	8000668 <__aeabi_dmul>
 800d9ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d9ce:	f7f2 fc95 	bl	80002fc <__adddf3>
 800d9d2:	4682      	mov	sl, r0
 800d9d4:	468b      	mov	fp, r1
 800d9d6:	e770      	b.n	800d8ba <_strtod_l+0xa62>
 800d9d8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d9dc:	e7e0      	b.n	800d9a0 <_strtod_l+0xb48>
 800d9de:	a30e      	add	r3, pc, #56	@ (adr r3, 800da18 <_strtod_l+0xbc0>)
 800d9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9e4:	f7f3 f8b2 	bl	8000b4c <__aeabi_dcmplt>
 800d9e8:	e798      	b.n	800d91c <_strtod_l+0xac4>
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d9ee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d9f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d9f2:	6013      	str	r3, [r2, #0]
 800d9f4:	f7ff ba6d 	b.w	800ced2 <_strtod_l+0x7a>
 800d9f8:	2a65      	cmp	r2, #101	@ 0x65
 800d9fa:	f43f ab66 	beq.w	800d0ca <_strtod_l+0x272>
 800d9fe:	2a45      	cmp	r2, #69	@ 0x45
 800da00:	f43f ab63 	beq.w	800d0ca <_strtod_l+0x272>
 800da04:	2301      	movs	r3, #1
 800da06:	f7ff bb9e 	b.w	800d146 <_strtod_l+0x2ee>
 800da0a:	bf00      	nop
 800da0c:	f3af 8000 	nop.w
 800da10:	ffc00000 	.word	0xffc00000
 800da14:	41dfffff 	.word	0x41dfffff
 800da18:	94a03595 	.word	0x94a03595
 800da1c:	3fcfffff 	.word	0x3fcfffff

0800da20 <strtof>:
 800da20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da24:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 800dae4 <strtof+0xc4>
 800da28:	4b29      	ldr	r3, [pc, #164]	@ (800dad0 <strtof+0xb0>)
 800da2a:	460a      	mov	r2, r1
 800da2c:	ed2d 8b02 	vpush	{d8}
 800da30:	4601      	mov	r1, r0
 800da32:	f8d8 0000 	ldr.w	r0, [r8]
 800da36:	f7ff fa0f 	bl	800ce58 <_strtod_l>
 800da3a:	ec55 4b10 	vmov	r4, r5, d0
 800da3e:	4622      	mov	r2, r4
 800da40:	462b      	mov	r3, r5
 800da42:	4620      	mov	r0, r4
 800da44:	4629      	mov	r1, r5
 800da46:	f7f3 f8a9 	bl	8000b9c <__aeabi_dcmpun>
 800da4a:	b190      	cbz	r0, 800da72 <strtof+0x52>
 800da4c:	2d00      	cmp	r5, #0
 800da4e:	4821      	ldr	r0, [pc, #132]	@ (800dad4 <strtof+0xb4>)
 800da50:	da09      	bge.n	800da66 <strtof+0x46>
 800da52:	f000 ff79 	bl	800e948 <nanf>
 800da56:	eeb1 8a40 	vneg.f32	s16, s0
 800da5a:	eeb0 0a48 	vmov.f32	s0, s16
 800da5e:	ecbd 8b02 	vpop	{d8}
 800da62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da66:	ecbd 8b02 	vpop	{d8}
 800da6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da6e:	f000 bf6b 	b.w	800e948 <nanf>
 800da72:	4620      	mov	r0, r4
 800da74:	4629      	mov	r1, r5
 800da76:	f7f3 f8ef 	bl	8000c58 <__aeabi_d2f>
 800da7a:	ee08 0a10 	vmov	s16, r0
 800da7e:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800dad8 <strtof+0xb8>
 800da82:	eeb0 7ac8 	vabs.f32	s14, s16
 800da86:	eeb4 7a67 	vcmp.f32	s14, s15
 800da8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da8e:	dd11      	ble.n	800dab4 <strtof+0x94>
 800da90:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 800da94:	4b11      	ldr	r3, [pc, #68]	@ (800dadc <strtof+0xbc>)
 800da96:	f04f 32ff 	mov.w	r2, #4294967295
 800da9a:	4620      	mov	r0, r4
 800da9c:	4639      	mov	r1, r7
 800da9e:	f7f3 f87d 	bl	8000b9c <__aeabi_dcmpun>
 800daa2:	b980      	cbnz	r0, 800dac6 <strtof+0xa6>
 800daa4:	4b0d      	ldr	r3, [pc, #52]	@ (800dadc <strtof+0xbc>)
 800daa6:	f04f 32ff 	mov.w	r2, #4294967295
 800daaa:	4620      	mov	r0, r4
 800daac:	4639      	mov	r1, r7
 800daae:	f7f3 f857 	bl	8000b60 <__aeabi_dcmple>
 800dab2:	b940      	cbnz	r0, 800dac6 <strtof+0xa6>
 800dab4:	ee18 3a10 	vmov	r3, s16
 800dab8:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800dabc:	d1cd      	bne.n	800da5a <strtof+0x3a>
 800dabe:	4b08      	ldr	r3, [pc, #32]	@ (800dae0 <strtof+0xc0>)
 800dac0:	402b      	ands	r3, r5
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d0c9      	beq.n	800da5a <strtof+0x3a>
 800dac6:	f8d8 3000 	ldr.w	r3, [r8]
 800daca:	2222      	movs	r2, #34	@ 0x22
 800dacc:	601a      	str	r2, [r3, #0]
 800dace:	e7c4      	b.n	800da5a <strtof+0x3a>
 800dad0:	20000078 	.word	0x20000078
 800dad4:	08012493 	.word	0x08012493
 800dad8:	7f7fffff 	.word	0x7f7fffff
 800dadc:	7fefffff 	.word	0x7fefffff
 800dae0:	7ff00000 	.word	0x7ff00000
 800dae4:	200001e4 	.word	0x200001e4

0800dae8 <_strtoul_l.constprop.0>:
 800dae8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800daec:	4e34      	ldr	r6, [pc, #208]	@ (800dbc0 <_strtoul_l.constprop.0+0xd8>)
 800daee:	4686      	mov	lr, r0
 800daf0:	460d      	mov	r5, r1
 800daf2:	4628      	mov	r0, r5
 800daf4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800daf8:	5d37      	ldrb	r7, [r6, r4]
 800dafa:	f017 0708 	ands.w	r7, r7, #8
 800dafe:	d1f8      	bne.n	800daf2 <_strtoul_l.constprop.0+0xa>
 800db00:	2c2d      	cmp	r4, #45	@ 0x2d
 800db02:	d12f      	bne.n	800db64 <_strtoul_l.constprop.0+0x7c>
 800db04:	782c      	ldrb	r4, [r5, #0]
 800db06:	2701      	movs	r7, #1
 800db08:	1c85      	adds	r5, r0, #2
 800db0a:	f033 0010 	bics.w	r0, r3, #16
 800db0e:	d109      	bne.n	800db24 <_strtoul_l.constprop.0+0x3c>
 800db10:	2c30      	cmp	r4, #48	@ 0x30
 800db12:	d12c      	bne.n	800db6e <_strtoul_l.constprop.0+0x86>
 800db14:	7828      	ldrb	r0, [r5, #0]
 800db16:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800db1a:	2858      	cmp	r0, #88	@ 0x58
 800db1c:	d127      	bne.n	800db6e <_strtoul_l.constprop.0+0x86>
 800db1e:	786c      	ldrb	r4, [r5, #1]
 800db20:	2310      	movs	r3, #16
 800db22:	3502      	adds	r5, #2
 800db24:	f04f 38ff 	mov.w	r8, #4294967295
 800db28:	2600      	movs	r6, #0
 800db2a:	fbb8 f8f3 	udiv	r8, r8, r3
 800db2e:	fb03 f908 	mul.w	r9, r3, r8
 800db32:	ea6f 0909 	mvn.w	r9, r9
 800db36:	4630      	mov	r0, r6
 800db38:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800db3c:	f1bc 0f09 	cmp.w	ip, #9
 800db40:	d81c      	bhi.n	800db7c <_strtoul_l.constprop.0+0x94>
 800db42:	4664      	mov	r4, ip
 800db44:	42a3      	cmp	r3, r4
 800db46:	dd2a      	ble.n	800db9e <_strtoul_l.constprop.0+0xb6>
 800db48:	f1b6 3fff 	cmp.w	r6, #4294967295
 800db4c:	d007      	beq.n	800db5e <_strtoul_l.constprop.0+0x76>
 800db4e:	4580      	cmp	r8, r0
 800db50:	d322      	bcc.n	800db98 <_strtoul_l.constprop.0+0xb0>
 800db52:	d101      	bne.n	800db58 <_strtoul_l.constprop.0+0x70>
 800db54:	45a1      	cmp	r9, r4
 800db56:	db1f      	blt.n	800db98 <_strtoul_l.constprop.0+0xb0>
 800db58:	fb00 4003 	mla	r0, r0, r3, r4
 800db5c:	2601      	movs	r6, #1
 800db5e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800db62:	e7e9      	b.n	800db38 <_strtoul_l.constprop.0+0x50>
 800db64:	2c2b      	cmp	r4, #43	@ 0x2b
 800db66:	bf04      	itt	eq
 800db68:	782c      	ldrbeq	r4, [r5, #0]
 800db6a:	1c85      	addeq	r5, r0, #2
 800db6c:	e7cd      	b.n	800db0a <_strtoul_l.constprop.0+0x22>
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d1d8      	bne.n	800db24 <_strtoul_l.constprop.0+0x3c>
 800db72:	2c30      	cmp	r4, #48	@ 0x30
 800db74:	bf0c      	ite	eq
 800db76:	2308      	moveq	r3, #8
 800db78:	230a      	movne	r3, #10
 800db7a:	e7d3      	b.n	800db24 <_strtoul_l.constprop.0+0x3c>
 800db7c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800db80:	f1bc 0f19 	cmp.w	ip, #25
 800db84:	d801      	bhi.n	800db8a <_strtoul_l.constprop.0+0xa2>
 800db86:	3c37      	subs	r4, #55	@ 0x37
 800db88:	e7dc      	b.n	800db44 <_strtoul_l.constprop.0+0x5c>
 800db8a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800db8e:	f1bc 0f19 	cmp.w	ip, #25
 800db92:	d804      	bhi.n	800db9e <_strtoul_l.constprop.0+0xb6>
 800db94:	3c57      	subs	r4, #87	@ 0x57
 800db96:	e7d5      	b.n	800db44 <_strtoul_l.constprop.0+0x5c>
 800db98:	f04f 36ff 	mov.w	r6, #4294967295
 800db9c:	e7df      	b.n	800db5e <_strtoul_l.constprop.0+0x76>
 800db9e:	1c73      	adds	r3, r6, #1
 800dba0:	d106      	bne.n	800dbb0 <_strtoul_l.constprop.0+0xc8>
 800dba2:	2322      	movs	r3, #34	@ 0x22
 800dba4:	f8ce 3000 	str.w	r3, [lr]
 800dba8:	4630      	mov	r0, r6
 800dbaa:	b932      	cbnz	r2, 800dbba <_strtoul_l.constprop.0+0xd2>
 800dbac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dbb0:	b107      	cbz	r7, 800dbb4 <_strtoul_l.constprop.0+0xcc>
 800dbb2:	4240      	negs	r0, r0
 800dbb4:	2a00      	cmp	r2, #0
 800dbb6:	d0f9      	beq.n	800dbac <_strtoul_l.constprop.0+0xc4>
 800dbb8:	b106      	cbz	r6, 800dbbc <_strtoul_l.constprop.0+0xd4>
 800dbba:	1e69      	subs	r1, r5, #1
 800dbbc:	6011      	str	r1, [r2, #0]
 800dbbe:	e7f5      	b.n	800dbac <_strtoul_l.constprop.0+0xc4>
 800dbc0:	080124e9 	.word	0x080124e9

0800dbc4 <strtoul>:
 800dbc4:	4613      	mov	r3, r2
 800dbc6:	460a      	mov	r2, r1
 800dbc8:	4601      	mov	r1, r0
 800dbca:	4802      	ldr	r0, [pc, #8]	@ (800dbd4 <strtoul+0x10>)
 800dbcc:	6800      	ldr	r0, [r0, #0]
 800dbce:	f7ff bf8b 	b.w	800dae8 <_strtoul_l.constprop.0>
 800dbd2:	bf00      	nop
 800dbd4:	200001e4 	.word	0x200001e4

0800dbd8 <__cvt>:
 800dbd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dbdc:	ec57 6b10 	vmov	r6, r7, d0
 800dbe0:	2f00      	cmp	r7, #0
 800dbe2:	460c      	mov	r4, r1
 800dbe4:	4619      	mov	r1, r3
 800dbe6:	463b      	mov	r3, r7
 800dbe8:	bfbb      	ittet	lt
 800dbea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800dbee:	461f      	movlt	r7, r3
 800dbf0:	2300      	movge	r3, #0
 800dbf2:	232d      	movlt	r3, #45	@ 0x2d
 800dbf4:	700b      	strb	r3, [r1, #0]
 800dbf6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dbf8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800dbfc:	4691      	mov	r9, r2
 800dbfe:	f023 0820 	bic.w	r8, r3, #32
 800dc02:	bfbc      	itt	lt
 800dc04:	4632      	movlt	r2, r6
 800dc06:	4616      	movlt	r6, r2
 800dc08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dc0c:	d005      	beq.n	800dc1a <__cvt+0x42>
 800dc0e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800dc12:	d100      	bne.n	800dc16 <__cvt+0x3e>
 800dc14:	3401      	adds	r4, #1
 800dc16:	2102      	movs	r1, #2
 800dc18:	e000      	b.n	800dc1c <__cvt+0x44>
 800dc1a:	2103      	movs	r1, #3
 800dc1c:	ab03      	add	r3, sp, #12
 800dc1e:	9301      	str	r3, [sp, #4]
 800dc20:	ab02      	add	r3, sp, #8
 800dc22:	9300      	str	r3, [sp, #0]
 800dc24:	ec47 6b10 	vmov	d0, r6, r7
 800dc28:	4653      	mov	r3, sl
 800dc2a:	4622      	mov	r2, r4
 800dc2c:	f000 ff24 	bl	800ea78 <_dtoa_r>
 800dc30:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800dc34:	4605      	mov	r5, r0
 800dc36:	d119      	bne.n	800dc6c <__cvt+0x94>
 800dc38:	f019 0f01 	tst.w	r9, #1
 800dc3c:	d00e      	beq.n	800dc5c <__cvt+0x84>
 800dc3e:	eb00 0904 	add.w	r9, r0, r4
 800dc42:	2200      	movs	r2, #0
 800dc44:	2300      	movs	r3, #0
 800dc46:	4630      	mov	r0, r6
 800dc48:	4639      	mov	r1, r7
 800dc4a:	f7f2 ff75 	bl	8000b38 <__aeabi_dcmpeq>
 800dc4e:	b108      	cbz	r0, 800dc54 <__cvt+0x7c>
 800dc50:	f8cd 900c 	str.w	r9, [sp, #12]
 800dc54:	2230      	movs	r2, #48	@ 0x30
 800dc56:	9b03      	ldr	r3, [sp, #12]
 800dc58:	454b      	cmp	r3, r9
 800dc5a:	d31e      	bcc.n	800dc9a <__cvt+0xc2>
 800dc5c:	9b03      	ldr	r3, [sp, #12]
 800dc5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dc60:	1b5b      	subs	r3, r3, r5
 800dc62:	4628      	mov	r0, r5
 800dc64:	6013      	str	r3, [r2, #0]
 800dc66:	b004      	add	sp, #16
 800dc68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dc70:	eb00 0904 	add.w	r9, r0, r4
 800dc74:	d1e5      	bne.n	800dc42 <__cvt+0x6a>
 800dc76:	7803      	ldrb	r3, [r0, #0]
 800dc78:	2b30      	cmp	r3, #48	@ 0x30
 800dc7a:	d10a      	bne.n	800dc92 <__cvt+0xba>
 800dc7c:	2200      	movs	r2, #0
 800dc7e:	2300      	movs	r3, #0
 800dc80:	4630      	mov	r0, r6
 800dc82:	4639      	mov	r1, r7
 800dc84:	f7f2 ff58 	bl	8000b38 <__aeabi_dcmpeq>
 800dc88:	b918      	cbnz	r0, 800dc92 <__cvt+0xba>
 800dc8a:	f1c4 0401 	rsb	r4, r4, #1
 800dc8e:	f8ca 4000 	str.w	r4, [sl]
 800dc92:	f8da 3000 	ldr.w	r3, [sl]
 800dc96:	4499      	add	r9, r3
 800dc98:	e7d3      	b.n	800dc42 <__cvt+0x6a>
 800dc9a:	1c59      	adds	r1, r3, #1
 800dc9c:	9103      	str	r1, [sp, #12]
 800dc9e:	701a      	strb	r2, [r3, #0]
 800dca0:	e7d9      	b.n	800dc56 <__cvt+0x7e>

0800dca2 <__exponent>:
 800dca2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dca4:	2900      	cmp	r1, #0
 800dca6:	bfba      	itte	lt
 800dca8:	4249      	neglt	r1, r1
 800dcaa:	232d      	movlt	r3, #45	@ 0x2d
 800dcac:	232b      	movge	r3, #43	@ 0x2b
 800dcae:	2909      	cmp	r1, #9
 800dcb0:	7002      	strb	r2, [r0, #0]
 800dcb2:	7043      	strb	r3, [r0, #1]
 800dcb4:	dd29      	ble.n	800dd0a <__exponent+0x68>
 800dcb6:	f10d 0307 	add.w	r3, sp, #7
 800dcba:	461d      	mov	r5, r3
 800dcbc:	270a      	movs	r7, #10
 800dcbe:	461a      	mov	r2, r3
 800dcc0:	fbb1 f6f7 	udiv	r6, r1, r7
 800dcc4:	fb07 1416 	mls	r4, r7, r6, r1
 800dcc8:	3430      	adds	r4, #48	@ 0x30
 800dcca:	f802 4c01 	strb.w	r4, [r2, #-1]
 800dcce:	460c      	mov	r4, r1
 800dcd0:	2c63      	cmp	r4, #99	@ 0x63
 800dcd2:	f103 33ff 	add.w	r3, r3, #4294967295
 800dcd6:	4631      	mov	r1, r6
 800dcd8:	dcf1      	bgt.n	800dcbe <__exponent+0x1c>
 800dcda:	3130      	adds	r1, #48	@ 0x30
 800dcdc:	1e94      	subs	r4, r2, #2
 800dcde:	f803 1c01 	strb.w	r1, [r3, #-1]
 800dce2:	1c41      	adds	r1, r0, #1
 800dce4:	4623      	mov	r3, r4
 800dce6:	42ab      	cmp	r3, r5
 800dce8:	d30a      	bcc.n	800dd00 <__exponent+0x5e>
 800dcea:	f10d 0309 	add.w	r3, sp, #9
 800dcee:	1a9b      	subs	r3, r3, r2
 800dcf0:	42ac      	cmp	r4, r5
 800dcf2:	bf88      	it	hi
 800dcf4:	2300      	movhi	r3, #0
 800dcf6:	3302      	adds	r3, #2
 800dcf8:	4403      	add	r3, r0
 800dcfa:	1a18      	subs	r0, r3, r0
 800dcfc:	b003      	add	sp, #12
 800dcfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd00:	f813 6b01 	ldrb.w	r6, [r3], #1
 800dd04:	f801 6f01 	strb.w	r6, [r1, #1]!
 800dd08:	e7ed      	b.n	800dce6 <__exponent+0x44>
 800dd0a:	2330      	movs	r3, #48	@ 0x30
 800dd0c:	3130      	adds	r1, #48	@ 0x30
 800dd0e:	7083      	strb	r3, [r0, #2]
 800dd10:	70c1      	strb	r1, [r0, #3]
 800dd12:	1d03      	adds	r3, r0, #4
 800dd14:	e7f1      	b.n	800dcfa <__exponent+0x58>
	...

0800dd18 <_printf_float>:
 800dd18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd1c:	b08d      	sub	sp, #52	@ 0x34
 800dd1e:	460c      	mov	r4, r1
 800dd20:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800dd24:	4616      	mov	r6, r2
 800dd26:	461f      	mov	r7, r3
 800dd28:	4605      	mov	r5, r0
 800dd2a:	f000 fd77 	bl	800e81c <_localeconv_r>
 800dd2e:	6803      	ldr	r3, [r0, #0]
 800dd30:	9304      	str	r3, [sp, #16]
 800dd32:	4618      	mov	r0, r3
 800dd34:	f7f2 fad4 	bl	80002e0 <strlen>
 800dd38:	2300      	movs	r3, #0
 800dd3a:	930a      	str	r3, [sp, #40]	@ 0x28
 800dd3c:	f8d8 3000 	ldr.w	r3, [r8]
 800dd40:	9005      	str	r0, [sp, #20]
 800dd42:	3307      	adds	r3, #7
 800dd44:	f023 0307 	bic.w	r3, r3, #7
 800dd48:	f103 0208 	add.w	r2, r3, #8
 800dd4c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800dd50:	f8d4 b000 	ldr.w	fp, [r4]
 800dd54:	f8c8 2000 	str.w	r2, [r8]
 800dd58:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dd5c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800dd60:	9307      	str	r3, [sp, #28]
 800dd62:	f8cd 8018 	str.w	r8, [sp, #24]
 800dd66:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800dd6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd6e:	4b9c      	ldr	r3, [pc, #624]	@ (800dfe0 <_printf_float+0x2c8>)
 800dd70:	f04f 32ff 	mov.w	r2, #4294967295
 800dd74:	f7f2 ff12 	bl	8000b9c <__aeabi_dcmpun>
 800dd78:	bb70      	cbnz	r0, 800ddd8 <_printf_float+0xc0>
 800dd7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd7e:	4b98      	ldr	r3, [pc, #608]	@ (800dfe0 <_printf_float+0x2c8>)
 800dd80:	f04f 32ff 	mov.w	r2, #4294967295
 800dd84:	f7f2 feec 	bl	8000b60 <__aeabi_dcmple>
 800dd88:	bb30      	cbnz	r0, 800ddd8 <_printf_float+0xc0>
 800dd8a:	2200      	movs	r2, #0
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	4640      	mov	r0, r8
 800dd90:	4649      	mov	r1, r9
 800dd92:	f7f2 fedb 	bl	8000b4c <__aeabi_dcmplt>
 800dd96:	b110      	cbz	r0, 800dd9e <_printf_float+0x86>
 800dd98:	232d      	movs	r3, #45	@ 0x2d
 800dd9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dd9e:	4a91      	ldr	r2, [pc, #580]	@ (800dfe4 <_printf_float+0x2cc>)
 800dda0:	4b91      	ldr	r3, [pc, #580]	@ (800dfe8 <_printf_float+0x2d0>)
 800dda2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dda6:	bf94      	ite	ls
 800dda8:	4690      	movls	r8, r2
 800ddaa:	4698      	movhi	r8, r3
 800ddac:	2303      	movs	r3, #3
 800ddae:	6123      	str	r3, [r4, #16]
 800ddb0:	f02b 0304 	bic.w	r3, fp, #4
 800ddb4:	6023      	str	r3, [r4, #0]
 800ddb6:	f04f 0900 	mov.w	r9, #0
 800ddba:	9700      	str	r7, [sp, #0]
 800ddbc:	4633      	mov	r3, r6
 800ddbe:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ddc0:	4621      	mov	r1, r4
 800ddc2:	4628      	mov	r0, r5
 800ddc4:	f000 f9d2 	bl	800e16c <_printf_common>
 800ddc8:	3001      	adds	r0, #1
 800ddca:	f040 808d 	bne.w	800dee8 <_printf_float+0x1d0>
 800ddce:	f04f 30ff 	mov.w	r0, #4294967295
 800ddd2:	b00d      	add	sp, #52	@ 0x34
 800ddd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddd8:	4642      	mov	r2, r8
 800ddda:	464b      	mov	r3, r9
 800dddc:	4640      	mov	r0, r8
 800ddde:	4649      	mov	r1, r9
 800dde0:	f7f2 fedc 	bl	8000b9c <__aeabi_dcmpun>
 800dde4:	b140      	cbz	r0, 800ddf8 <_printf_float+0xe0>
 800dde6:	464b      	mov	r3, r9
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	bfbc      	itt	lt
 800ddec:	232d      	movlt	r3, #45	@ 0x2d
 800ddee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ddf2:	4a7e      	ldr	r2, [pc, #504]	@ (800dfec <_printf_float+0x2d4>)
 800ddf4:	4b7e      	ldr	r3, [pc, #504]	@ (800dff0 <_printf_float+0x2d8>)
 800ddf6:	e7d4      	b.n	800dda2 <_printf_float+0x8a>
 800ddf8:	6863      	ldr	r3, [r4, #4]
 800ddfa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ddfe:	9206      	str	r2, [sp, #24]
 800de00:	1c5a      	adds	r2, r3, #1
 800de02:	d13b      	bne.n	800de7c <_printf_float+0x164>
 800de04:	2306      	movs	r3, #6
 800de06:	6063      	str	r3, [r4, #4]
 800de08:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800de0c:	2300      	movs	r3, #0
 800de0e:	6022      	str	r2, [r4, #0]
 800de10:	9303      	str	r3, [sp, #12]
 800de12:	ab0a      	add	r3, sp, #40	@ 0x28
 800de14:	e9cd a301 	strd	sl, r3, [sp, #4]
 800de18:	ab09      	add	r3, sp, #36	@ 0x24
 800de1a:	9300      	str	r3, [sp, #0]
 800de1c:	6861      	ldr	r1, [r4, #4]
 800de1e:	ec49 8b10 	vmov	d0, r8, r9
 800de22:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800de26:	4628      	mov	r0, r5
 800de28:	f7ff fed6 	bl	800dbd8 <__cvt>
 800de2c:	9b06      	ldr	r3, [sp, #24]
 800de2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800de30:	2b47      	cmp	r3, #71	@ 0x47
 800de32:	4680      	mov	r8, r0
 800de34:	d129      	bne.n	800de8a <_printf_float+0x172>
 800de36:	1cc8      	adds	r0, r1, #3
 800de38:	db02      	blt.n	800de40 <_printf_float+0x128>
 800de3a:	6863      	ldr	r3, [r4, #4]
 800de3c:	4299      	cmp	r1, r3
 800de3e:	dd41      	ble.n	800dec4 <_printf_float+0x1ac>
 800de40:	f1aa 0a02 	sub.w	sl, sl, #2
 800de44:	fa5f fa8a 	uxtb.w	sl, sl
 800de48:	3901      	subs	r1, #1
 800de4a:	4652      	mov	r2, sl
 800de4c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800de50:	9109      	str	r1, [sp, #36]	@ 0x24
 800de52:	f7ff ff26 	bl	800dca2 <__exponent>
 800de56:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800de58:	1813      	adds	r3, r2, r0
 800de5a:	2a01      	cmp	r2, #1
 800de5c:	4681      	mov	r9, r0
 800de5e:	6123      	str	r3, [r4, #16]
 800de60:	dc02      	bgt.n	800de68 <_printf_float+0x150>
 800de62:	6822      	ldr	r2, [r4, #0]
 800de64:	07d2      	lsls	r2, r2, #31
 800de66:	d501      	bpl.n	800de6c <_printf_float+0x154>
 800de68:	3301      	adds	r3, #1
 800de6a:	6123      	str	r3, [r4, #16]
 800de6c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800de70:	2b00      	cmp	r3, #0
 800de72:	d0a2      	beq.n	800ddba <_printf_float+0xa2>
 800de74:	232d      	movs	r3, #45	@ 0x2d
 800de76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800de7a:	e79e      	b.n	800ddba <_printf_float+0xa2>
 800de7c:	9a06      	ldr	r2, [sp, #24]
 800de7e:	2a47      	cmp	r2, #71	@ 0x47
 800de80:	d1c2      	bne.n	800de08 <_printf_float+0xf0>
 800de82:	2b00      	cmp	r3, #0
 800de84:	d1c0      	bne.n	800de08 <_printf_float+0xf0>
 800de86:	2301      	movs	r3, #1
 800de88:	e7bd      	b.n	800de06 <_printf_float+0xee>
 800de8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800de8e:	d9db      	bls.n	800de48 <_printf_float+0x130>
 800de90:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800de94:	d118      	bne.n	800dec8 <_printf_float+0x1b0>
 800de96:	2900      	cmp	r1, #0
 800de98:	6863      	ldr	r3, [r4, #4]
 800de9a:	dd0b      	ble.n	800deb4 <_printf_float+0x19c>
 800de9c:	6121      	str	r1, [r4, #16]
 800de9e:	b913      	cbnz	r3, 800dea6 <_printf_float+0x18e>
 800dea0:	6822      	ldr	r2, [r4, #0]
 800dea2:	07d0      	lsls	r0, r2, #31
 800dea4:	d502      	bpl.n	800deac <_printf_float+0x194>
 800dea6:	3301      	adds	r3, #1
 800dea8:	440b      	add	r3, r1
 800deaa:	6123      	str	r3, [r4, #16]
 800deac:	65a1      	str	r1, [r4, #88]	@ 0x58
 800deae:	f04f 0900 	mov.w	r9, #0
 800deb2:	e7db      	b.n	800de6c <_printf_float+0x154>
 800deb4:	b913      	cbnz	r3, 800debc <_printf_float+0x1a4>
 800deb6:	6822      	ldr	r2, [r4, #0]
 800deb8:	07d2      	lsls	r2, r2, #31
 800deba:	d501      	bpl.n	800dec0 <_printf_float+0x1a8>
 800debc:	3302      	adds	r3, #2
 800debe:	e7f4      	b.n	800deaa <_printf_float+0x192>
 800dec0:	2301      	movs	r3, #1
 800dec2:	e7f2      	b.n	800deaa <_printf_float+0x192>
 800dec4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800dec8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800deca:	4299      	cmp	r1, r3
 800decc:	db05      	blt.n	800deda <_printf_float+0x1c2>
 800dece:	6823      	ldr	r3, [r4, #0]
 800ded0:	6121      	str	r1, [r4, #16]
 800ded2:	07d8      	lsls	r0, r3, #31
 800ded4:	d5ea      	bpl.n	800deac <_printf_float+0x194>
 800ded6:	1c4b      	adds	r3, r1, #1
 800ded8:	e7e7      	b.n	800deaa <_printf_float+0x192>
 800deda:	2900      	cmp	r1, #0
 800dedc:	bfd4      	ite	le
 800dede:	f1c1 0202 	rsble	r2, r1, #2
 800dee2:	2201      	movgt	r2, #1
 800dee4:	4413      	add	r3, r2
 800dee6:	e7e0      	b.n	800deaa <_printf_float+0x192>
 800dee8:	6823      	ldr	r3, [r4, #0]
 800deea:	055a      	lsls	r2, r3, #21
 800deec:	d407      	bmi.n	800defe <_printf_float+0x1e6>
 800deee:	6923      	ldr	r3, [r4, #16]
 800def0:	4642      	mov	r2, r8
 800def2:	4631      	mov	r1, r6
 800def4:	4628      	mov	r0, r5
 800def6:	47b8      	blx	r7
 800def8:	3001      	adds	r0, #1
 800defa:	d12b      	bne.n	800df54 <_printf_float+0x23c>
 800defc:	e767      	b.n	800ddce <_printf_float+0xb6>
 800defe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800df02:	f240 80dd 	bls.w	800e0c0 <_printf_float+0x3a8>
 800df06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800df0a:	2200      	movs	r2, #0
 800df0c:	2300      	movs	r3, #0
 800df0e:	f7f2 fe13 	bl	8000b38 <__aeabi_dcmpeq>
 800df12:	2800      	cmp	r0, #0
 800df14:	d033      	beq.n	800df7e <_printf_float+0x266>
 800df16:	4a37      	ldr	r2, [pc, #220]	@ (800dff4 <_printf_float+0x2dc>)
 800df18:	2301      	movs	r3, #1
 800df1a:	4631      	mov	r1, r6
 800df1c:	4628      	mov	r0, r5
 800df1e:	47b8      	blx	r7
 800df20:	3001      	adds	r0, #1
 800df22:	f43f af54 	beq.w	800ddce <_printf_float+0xb6>
 800df26:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800df2a:	4543      	cmp	r3, r8
 800df2c:	db02      	blt.n	800df34 <_printf_float+0x21c>
 800df2e:	6823      	ldr	r3, [r4, #0]
 800df30:	07d8      	lsls	r0, r3, #31
 800df32:	d50f      	bpl.n	800df54 <_printf_float+0x23c>
 800df34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df38:	4631      	mov	r1, r6
 800df3a:	4628      	mov	r0, r5
 800df3c:	47b8      	blx	r7
 800df3e:	3001      	adds	r0, #1
 800df40:	f43f af45 	beq.w	800ddce <_printf_float+0xb6>
 800df44:	f04f 0900 	mov.w	r9, #0
 800df48:	f108 38ff 	add.w	r8, r8, #4294967295
 800df4c:	f104 0a1a 	add.w	sl, r4, #26
 800df50:	45c8      	cmp	r8, r9
 800df52:	dc09      	bgt.n	800df68 <_printf_float+0x250>
 800df54:	6823      	ldr	r3, [r4, #0]
 800df56:	079b      	lsls	r3, r3, #30
 800df58:	f100 8103 	bmi.w	800e162 <_printf_float+0x44a>
 800df5c:	68e0      	ldr	r0, [r4, #12]
 800df5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df60:	4298      	cmp	r0, r3
 800df62:	bfb8      	it	lt
 800df64:	4618      	movlt	r0, r3
 800df66:	e734      	b.n	800ddd2 <_printf_float+0xba>
 800df68:	2301      	movs	r3, #1
 800df6a:	4652      	mov	r2, sl
 800df6c:	4631      	mov	r1, r6
 800df6e:	4628      	mov	r0, r5
 800df70:	47b8      	blx	r7
 800df72:	3001      	adds	r0, #1
 800df74:	f43f af2b 	beq.w	800ddce <_printf_float+0xb6>
 800df78:	f109 0901 	add.w	r9, r9, #1
 800df7c:	e7e8      	b.n	800df50 <_printf_float+0x238>
 800df7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df80:	2b00      	cmp	r3, #0
 800df82:	dc39      	bgt.n	800dff8 <_printf_float+0x2e0>
 800df84:	4a1b      	ldr	r2, [pc, #108]	@ (800dff4 <_printf_float+0x2dc>)
 800df86:	2301      	movs	r3, #1
 800df88:	4631      	mov	r1, r6
 800df8a:	4628      	mov	r0, r5
 800df8c:	47b8      	blx	r7
 800df8e:	3001      	adds	r0, #1
 800df90:	f43f af1d 	beq.w	800ddce <_printf_float+0xb6>
 800df94:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800df98:	ea59 0303 	orrs.w	r3, r9, r3
 800df9c:	d102      	bne.n	800dfa4 <_printf_float+0x28c>
 800df9e:	6823      	ldr	r3, [r4, #0]
 800dfa0:	07d9      	lsls	r1, r3, #31
 800dfa2:	d5d7      	bpl.n	800df54 <_printf_float+0x23c>
 800dfa4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dfa8:	4631      	mov	r1, r6
 800dfaa:	4628      	mov	r0, r5
 800dfac:	47b8      	blx	r7
 800dfae:	3001      	adds	r0, #1
 800dfb0:	f43f af0d 	beq.w	800ddce <_printf_float+0xb6>
 800dfb4:	f04f 0a00 	mov.w	sl, #0
 800dfb8:	f104 0b1a 	add.w	fp, r4, #26
 800dfbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfbe:	425b      	negs	r3, r3
 800dfc0:	4553      	cmp	r3, sl
 800dfc2:	dc01      	bgt.n	800dfc8 <_printf_float+0x2b0>
 800dfc4:	464b      	mov	r3, r9
 800dfc6:	e793      	b.n	800def0 <_printf_float+0x1d8>
 800dfc8:	2301      	movs	r3, #1
 800dfca:	465a      	mov	r2, fp
 800dfcc:	4631      	mov	r1, r6
 800dfce:	4628      	mov	r0, r5
 800dfd0:	47b8      	blx	r7
 800dfd2:	3001      	adds	r0, #1
 800dfd4:	f43f aefb 	beq.w	800ddce <_printf_float+0xb6>
 800dfd8:	f10a 0a01 	add.w	sl, sl, #1
 800dfdc:	e7ee      	b.n	800dfbc <_printf_float+0x2a4>
 800dfde:	bf00      	nop
 800dfe0:	7fefffff 	.word	0x7fefffff
 800dfe4:	080125e9 	.word	0x080125e9
 800dfe8:	080125ed 	.word	0x080125ed
 800dfec:	080125f1 	.word	0x080125f1
 800dff0:	080125f5 	.word	0x080125f5
 800dff4:	080125f9 	.word	0x080125f9
 800dff8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dffa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dffe:	4553      	cmp	r3, sl
 800e000:	bfa8      	it	ge
 800e002:	4653      	movge	r3, sl
 800e004:	2b00      	cmp	r3, #0
 800e006:	4699      	mov	r9, r3
 800e008:	dc36      	bgt.n	800e078 <_printf_float+0x360>
 800e00a:	f04f 0b00 	mov.w	fp, #0
 800e00e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e012:	f104 021a 	add.w	r2, r4, #26
 800e016:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e018:	9306      	str	r3, [sp, #24]
 800e01a:	eba3 0309 	sub.w	r3, r3, r9
 800e01e:	455b      	cmp	r3, fp
 800e020:	dc31      	bgt.n	800e086 <_printf_float+0x36e>
 800e022:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e024:	459a      	cmp	sl, r3
 800e026:	dc3a      	bgt.n	800e09e <_printf_float+0x386>
 800e028:	6823      	ldr	r3, [r4, #0]
 800e02a:	07da      	lsls	r2, r3, #31
 800e02c:	d437      	bmi.n	800e09e <_printf_float+0x386>
 800e02e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e030:	ebaa 0903 	sub.w	r9, sl, r3
 800e034:	9b06      	ldr	r3, [sp, #24]
 800e036:	ebaa 0303 	sub.w	r3, sl, r3
 800e03a:	4599      	cmp	r9, r3
 800e03c:	bfa8      	it	ge
 800e03e:	4699      	movge	r9, r3
 800e040:	f1b9 0f00 	cmp.w	r9, #0
 800e044:	dc33      	bgt.n	800e0ae <_printf_float+0x396>
 800e046:	f04f 0800 	mov.w	r8, #0
 800e04a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e04e:	f104 0b1a 	add.w	fp, r4, #26
 800e052:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e054:	ebaa 0303 	sub.w	r3, sl, r3
 800e058:	eba3 0309 	sub.w	r3, r3, r9
 800e05c:	4543      	cmp	r3, r8
 800e05e:	f77f af79 	ble.w	800df54 <_printf_float+0x23c>
 800e062:	2301      	movs	r3, #1
 800e064:	465a      	mov	r2, fp
 800e066:	4631      	mov	r1, r6
 800e068:	4628      	mov	r0, r5
 800e06a:	47b8      	blx	r7
 800e06c:	3001      	adds	r0, #1
 800e06e:	f43f aeae 	beq.w	800ddce <_printf_float+0xb6>
 800e072:	f108 0801 	add.w	r8, r8, #1
 800e076:	e7ec      	b.n	800e052 <_printf_float+0x33a>
 800e078:	4642      	mov	r2, r8
 800e07a:	4631      	mov	r1, r6
 800e07c:	4628      	mov	r0, r5
 800e07e:	47b8      	blx	r7
 800e080:	3001      	adds	r0, #1
 800e082:	d1c2      	bne.n	800e00a <_printf_float+0x2f2>
 800e084:	e6a3      	b.n	800ddce <_printf_float+0xb6>
 800e086:	2301      	movs	r3, #1
 800e088:	4631      	mov	r1, r6
 800e08a:	4628      	mov	r0, r5
 800e08c:	9206      	str	r2, [sp, #24]
 800e08e:	47b8      	blx	r7
 800e090:	3001      	adds	r0, #1
 800e092:	f43f ae9c 	beq.w	800ddce <_printf_float+0xb6>
 800e096:	9a06      	ldr	r2, [sp, #24]
 800e098:	f10b 0b01 	add.w	fp, fp, #1
 800e09c:	e7bb      	b.n	800e016 <_printf_float+0x2fe>
 800e09e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0a2:	4631      	mov	r1, r6
 800e0a4:	4628      	mov	r0, r5
 800e0a6:	47b8      	blx	r7
 800e0a8:	3001      	adds	r0, #1
 800e0aa:	d1c0      	bne.n	800e02e <_printf_float+0x316>
 800e0ac:	e68f      	b.n	800ddce <_printf_float+0xb6>
 800e0ae:	9a06      	ldr	r2, [sp, #24]
 800e0b0:	464b      	mov	r3, r9
 800e0b2:	4442      	add	r2, r8
 800e0b4:	4631      	mov	r1, r6
 800e0b6:	4628      	mov	r0, r5
 800e0b8:	47b8      	blx	r7
 800e0ba:	3001      	adds	r0, #1
 800e0bc:	d1c3      	bne.n	800e046 <_printf_float+0x32e>
 800e0be:	e686      	b.n	800ddce <_printf_float+0xb6>
 800e0c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e0c4:	f1ba 0f01 	cmp.w	sl, #1
 800e0c8:	dc01      	bgt.n	800e0ce <_printf_float+0x3b6>
 800e0ca:	07db      	lsls	r3, r3, #31
 800e0cc:	d536      	bpl.n	800e13c <_printf_float+0x424>
 800e0ce:	2301      	movs	r3, #1
 800e0d0:	4642      	mov	r2, r8
 800e0d2:	4631      	mov	r1, r6
 800e0d4:	4628      	mov	r0, r5
 800e0d6:	47b8      	blx	r7
 800e0d8:	3001      	adds	r0, #1
 800e0da:	f43f ae78 	beq.w	800ddce <_printf_float+0xb6>
 800e0de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0e2:	4631      	mov	r1, r6
 800e0e4:	4628      	mov	r0, r5
 800e0e6:	47b8      	blx	r7
 800e0e8:	3001      	adds	r0, #1
 800e0ea:	f43f ae70 	beq.w	800ddce <_printf_float+0xb6>
 800e0ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e0f2:	2200      	movs	r2, #0
 800e0f4:	2300      	movs	r3, #0
 800e0f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e0fa:	f7f2 fd1d 	bl	8000b38 <__aeabi_dcmpeq>
 800e0fe:	b9c0      	cbnz	r0, 800e132 <_printf_float+0x41a>
 800e100:	4653      	mov	r3, sl
 800e102:	f108 0201 	add.w	r2, r8, #1
 800e106:	4631      	mov	r1, r6
 800e108:	4628      	mov	r0, r5
 800e10a:	47b8      	blx	r7
 800e10c:	3001      	adds	r0, #1
 800e10e:	d10c      	bne.n	800e12a <_printf_float+0x412>
 800e110:	e65d      	b.n	800ddce <_printf_float+0xb6>
 800e112:	2301      	movs	r3, #1
 800e114:	465a      	mov	r2, fp
 800e116:	4631      	mov	r1, r6
 800e118:	4628      	mov	r0, r5
 800e11a:	47b8      	blx	r7
 800e11c:	3001      	adds	r0, #1
 800e11e:	f43f ae56 	beq.w	800ddce <_printf_float+0xb6>
 800e122:	f108 0801 	add.w	r8, r8, #1
 800e126:	45d0      	cmp	r8, sl
 800e128:	dbf3      	blt.n	800e112 <_printf_float+0x3fa>
 800e12a:	464b      	mov	r3, r9
 800e12c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e130:	e6df      	b.n	800def2 <_printf_float+0x1da>
 800e132:	f04f 0800 	mov.w	r8, #0
 800e136:	f104 0b1a 	add.w	fp, r4, #26
 800e13a:	e7f4      	b.n	800e126 <_printf_float+0x40e>
 800e13c:	2301      	movs	r3, #1
 800e13e:	4642      	mov	r2, r8
 800e140:	e7e1      	b.n	800e106 <_printf_float+0x3ee>
 800e142:	2301      	movs	r3, #1
 800e144:	464a      	mov	r2, r9
 800e146:	4631      	mov	r1, r6
 800e148:	4628      	mov	r0, r5
 800e14a:	47b8      	blx	r7
 800e14c:	3001      	adds	r0, #1
 800e14e:	f43f ae3e 	beq.w	800ddce <_printf_float+0xb6>
 800e152:	f108 0801 	add.w	r8, r8, #1
 800e156:	68e3      	ldr	r3, [r4, #12]
 800e158:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e15a:	1a5b      	subs	r3, r3, r1
 800e15c:	4543      	cmp	r3, r8
 800e15e:	dcf0      	bgt.n	800e142 <_printf_float+0x42a>
 800e160:	e6fc      	b.n	800df5c <_printf_float+0x244>
 800e162:	f04f 0800 	mov.w	r8, #0
 800e166:	f104 0919 	add.w	r9, r4, #25
 800e16a:	e7f4      	b.n	800e156 <_printf_float+0x43e>

0800e16c <_printf_common>:
 800e16c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e170:	4616      	mov	r6, r2
 800e172:	4698      	mov	r8, r3
 800e174:	688a      	ldr	r2, [r1, #8]
 800e176:	690b      	ldr	r3, [r1, #16]
 800e178:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e17c:	4293      	cmp	r3, r2
 800e17e:	bfb8      	it	lt
 800e180:	4613      	movlt	r3, r2
 800e182:	6033      	str	r3, [r6, #0]
 800e184:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e188:	4607      	mov	r7, r0
 800e18a:	460c      	mov	r4, r1
 800e18c:	b10a      	cbz	r2, 800e192 <_printf_common+0x26>
 800e18e:	3301      	adds	r3, #1
 800e190:	6033      	str	r3, [r6, #0]
 800e192:	6823      	ldr	r3, [r4, #0]
 800e194:	0699      	lsls	r1, r3, #26
 800e196:	bf42      	ittt	mi
 800e198:	6833      	ldrmi	r3, [r6, #0]
 800e19a:	3302      	addmi	r3, #2
 800e19c:	6033      	strmi	r3, [r6, #0]
 800e19e:	6825      	ldr	r5, [r4, #0]
 800e1a0:	f015 0506 	ands.w	r5, r5, #6
 800e1a4:	d106      	bne.n	800e1b4 <_printf_common+0x48>
 800e1a6:	f104 0a19 	add.w	sl, r4, #25
 800e1aa:	68e3      	ldr	r3, [r4, #12]
 800e1ac:	6832      	ldr	r2, [r6, #0]
 800e1ae:	1a9b      	subs	r3, r3, r2
 800e1b0:	42ab      	cmp	r3, r5
 800e1b2:	dc26      	bgt.n	800e202 <_printf_common+0x96>
 800e1b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e1b8:	6822      	ldr	r2, [r4, #0]
 800e1ba:	3b00      	subs	r3, #0
 800e1bc:	bf18      	it	ne
 800e1be:	2301      	movne	r3, #1
 800e1c0:	0692      	lsls	r2, r2, #26
 800e1c2:	d42b      	bmi.n	800e21c <_printf_common+0xb0>
 800e1c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e1c8:	4641      	mov	r1, r8
 800e1ca:	4638      	mov	r0, r7
 800e1cc:	47c8      	blx	r9
 800e1ce:	3001      	adds	r0, #1
 800e1d0:	d01e      	beq.n	800e210 <_printf_common+0xa4>
 800e1d2:	6823      	ldr	r3, [r4, #0]
 800e1d4:	6922      	ldr	r2, [r4, #16]
 800e1d6:	f003 0306 	and.w	r3, r3, #6
 800e1da:	2b04      	cmp	r3, #4
 800e1dc:	bf02      	ittt	eq
 800e1de:	68e5      	ldreq	r5, [r4, #12]
 800e1e0:	6833      	ldreq	r3, [r6, #0]
 800e1e2:	1aed      	subeq	r5, r5, r3
 800e1e4:	68a3      	ldr	r3, [r4, #8]
 800e1e6:	bf0c      	ite	eq
 800e1e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e1ec:	2500      	movne	r5, #0
 800e1ee:	4293      	cmp	r3, r2
 800e1f0:	bfc4      	itt	gt
 800e1f2:	1a9b      	subgt	r3, r3, r2
 800e1f4:	18ed      	addgt	r5, r5, r3
 800e1f6:	2600      	movs	r6, #0
 800e1f8:	341a      	adds	r4, #26
 800e1fa:	42b5      	cmp	r5, r6
 800e1fc:	d11a      	bne.n	800e234 <_printf_common+0xc8>
 800e1fe:	2000      	movs	r0, #0
 800e200:	e008      	b.n	800e214 <_printf_common+0xa8>
 800e202:	2301      	movs	r3, #1
 800e204:	4652      	mov	r2, sl
 800e206:	4641      	mov	r1, r8
 800e208:	4638      	mov	r0, r7
 800e20a:	47c8      	blx	r9
 800e20c:	3001      	adds	r0, #1
 800e20e:	d103      	bne.n	800e218 <_printf_common+0xac>
 800e210:	f04f 30ff 	mov.w	r0, #4294967295
 800e214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e218:	3501      	adds	r5, #1
 800e21a:	e7c6      	b.n	800e1aa <_printf_common+0x3e>
 800e21c:	18e1      	adds	r1, r4, r3
 800e21e:	1c5a      	adds	r2, r3, #1
 800e220:	2030      	movs	r0, #48	@ 0x30
 800e222:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e226:	4422      	add	r2, r4
 800e228:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e22c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e230:	3302      	adds	r3, #2
 800e232:	e7c7      	b.n	800e1c4 <_printf_common+0x58>
 800e234:	2301      	movs	r3, #1
 800e236:	4622      	mov	r2, r4
 800e238:	4641      	mov	r1, r8
 800e23a:	4638      	mov	r0, r7
 800e23c:	47c8      	blx	r9
 800e23e:	3001      	adds	r0, #1
 800e240:	d0e6      	beq.n	800e210 <_printf_common+0xa4>
 800e242:	3601      	adds	r6, #1
 800e244:	e7d9      	b.n	800e1fa <_printf_common+0x8e>
	...

0800e248 <_printf_i>:
 800e248:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e24c:	7e0f      	ldrb	r7, [r1, #24]
 800e24e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e250:	2f78      	cmp	r7, #120	@ 0x78
 800e252:	4691      	mov	r9, r2
 800e254:	4680      	mov	r8, r0
 800e256:	460c      	mov	r4, r1
 800e258:	469a      	mov	sl, r3
 800e25a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e25e:	d807      	bhi.n	800e270 <_printf_i+0x28>
 800e260:	2f62      	cmp	r7, #98	@ 0x62
 800e262:	d80a      	bhi.n	800e27a <_printf_i+0x32>
 800e264:	2f00      	cmp	r7, #0
 800e266:	f000 80d2 	beq.w	800e40e <_printf_i+0x1c6>
 800e26a:	2f58      	cmp	r7, #88	@ 0x58
 800e26c:	f000 80b9 	beq.w	800e3e2 <_printf_i+0x19a>
 800e270:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e274:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e278:	e03a      	b.n	800e2f0 <_printf_i+0xa8>
 800e27a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e27e:	2b15      	cmp	r3, #21
 800e280:	d8f6      	bhi.n	800e270 <_printf_i+0x28>
 800e282:	a101      	add	r1, pc, #4	@ (adr r1, 800e288 <_printf_i+0x40>)
 800e284:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e288:	0800e2e1 	.word	0x0800e2e1
 800e28c:	0800e2f5 	.word	0x0800e2f5
 800e290:	0800e271 	.word	0x0800e271
 800e294:	0800e271 	.word	0x0800e271
 800e298:	0800e271 	.word	0x0800e271
 800e29c:	0800e271 	.word	0x0800e271
 800e2a0:	0800e2f5 	.word	0x0800e2f5
 800e2a4:	0800e271 	.word	0x0800e271
 800e2a8:	0800e271 	.word	0x0800e271
 800e2ac:	0800e271 	.word	0x0800e271
 800e2b0:	0800e271 	.word	0x0800e271
 800e2b4:	0800e3f5 	.word	0x0800e3f5
 800e2b8:	0800e31f 	.word	0x0800e31f
 800e2bc:	0800e3af 	.word	0x0800e3af
 800e2c0:	0800e271 	.word	0x0800e271
 800e2c4:	0800e271 	.word	0x0800e271
 800e2c8:	0800e417 	.word	0x0800e417
 800e2cc:	0800e271 	.word	0x0800e271
 800e2d0:	0800e31f 	.word	0x0800e31f
 800e2d4:	0800e271 	.word	0x0800e271
 800e2d8:	0800e271 	.word	0x0800e271
 800e2dc:	0800e3b7 	.word	0x0800e3b7
 800e2e0:	6833      	ldr	r3, [r6, #0]
 800e2e2:	1d1a      	adds	r2, r3, #4
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	6032      	str	r2, [r6, #0]
 800e2e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e2ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e2f0:	2301      	movs	r3, #1
 800e2f2:	e09d      	b.n	800e430 <_printf_i+0x1e8>
 800e2f4:	6833      	ldr	r3, [r6, #0]
 800e2f6:	6820      	ldr	r0, [r4, #0]
 800e2f8:	1d19      	adds	r1, r3, #4
 800e2fa:	6031      	str	r1, [r6, #0]
 800e2fc:	0606      	lsls	r6, r0, #24
 800e2fe:	d501      	bpl.n	800e304 <_printf_i+0xbc>
 800e300:	681d      	ldr	r5, [r3, #0]
 800e302:	e003      	b.n	800e30c <_printf_i+0xc4>
 800e304:	0645      	lsls	r5, r0, #25
 800e306:	d5fb      	bpl.n	800e300 <_printf_i+0xb8>
 800e308:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e30c:	2d00      	cmp	r5, #0
 800e30e:	da03      	bge.n	800e318 <_printf_i+0xd0>
 800e310:	232d      	movs	r3, #45	@ 0x2d
 800e312:	426d      	negs	r5, r5
 800e314:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e318:	4859      	ldr	r0, [pc, #356]	@ (800e480 <_printf_i+0x238>)
 800e31a:	230a      	movs	r3, #10
 800e31c:	e011      	b.n	800e342 <_printf_i+0xfa>
 800e31e:	6821      	ldr	r1, [r4, #0]
 800e320:	6833      	ldr	r3, [r6, #0]
 800e322:	0608      	lsls	r0, r1, #24
 800e324:	f853 5b04 	ldr.w	r5, [r3], #4
 800e328:	d402      	bmi.n	800e330 <_printf_i+0xe8>
 800e32a:	0649      	lsls	r1, r1, #25
 800e32c:	bf48      	it	mi
 800e32e:	b2ad      	uxthmi	r5, r5
 800e330:	2f6f      	cmp	r7, #111	@ 0x6f
 800e332:	4853      	ldr	r0, [pc, #332]	@ (800e480 <_printf_i+0x238>)
 800e334:	6033      	str	r3, [r6, #0]
 800e336:	bf14      	ite	ne
 800e338:	230a      	movne	r3, #10
 800e33a:	2308      	moveq	r3, #8
 800e33c:	2100      	movs	r1, #0
 800e33e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e342:	6866      	ldr	r6, [r4, #4]
 800e344:	60a6      	str	r6, [r4, #8]
 800e346:	2e00      	cmp	r6, #0
 800e348:	bfa2      	ittt	ge
 800e34a:	6821      	ldrge	r1, [r4, #0]
 800e34c:	f021 0104 	bicge.w	r1, r1, #4
 800e350:	6021      	strge	r1, [r4, #0]
 800e352:	b90d      	cbnz	r5, 800e358 <_printf_i+0x110>
 800e354:	2e00      	cmp	r6, #0
 800e356:	d04b      	beq.n	800e3f0 <_printf_i+0x1a8>
 800e358:	4616      	mov	r6, r2
 800e35a:	fbb5 f1f3 	udiv	r1, r5, r3
 800e35e:	fb03 5711 	mls	r7, r3, r1, r5
 800e362:	5dc7      	ldrb	r7, [r0, r7]
 800e364:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e368:	462f      	mov	r7, r5
 800e36a:	42bb      	cmp	r3, r7
 800e36c:	460d      	mov	r5, r1
 800e36e:	d9f4      	bls.n	800e35a <_printf_i+0x112>
 800e370:	2b08      	cmp	r3, #8
 800e372:	d10b      	bne.n	800e38c <_printf_i+0x144>
 800e374:	6823      	ldr	r3, [r4, #0]
 800e376:	07df      	lsls	r7, r3, #31
 800e378:	d508      	bpl.n	800e38c <_printf_i+0x144>
 800e37a:	6923      	ldr	r3, [r4, #16]
 800e37c:	6861      	ldr	r1, [r4, #4]
 800e37e:	4299      	cmp	r1, r3
 800e380:	bfde      	ittt	le
 800e382:	2330      	movle	r3, #48	@ 0x30
 800e384:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e388:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e38c:	1b92      	subs	r2, r2, r6
 800e38e:	6122      	str	r2, [r4, #16]
 800e390:	f8cd a000 	str.w	sl, [sp]
 800e394:	464b      	mov	r3, r9
 800e396:	aa03      	add	r2, sp, #12
 800e398:	4621      	mov	r1, r4
 800e39a:	4640      	mov	r0, r8
 800e39c:	f7ff fee6 	bl	800e16c <_printf_common>
 800e3a0:	3001      	adds	r0, #1
 800e3a2:	d14a      	bne.n	800e43a <_printf_i+0x1f2>
 800e3a4:	f04f 30ff 	mov.w	r0, #4294967295
 800e3a8:	b004      	add	sp, #16
 800e3aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3ae:	6823      	ldr	r3, [r4, #0]
 800e3b0:	f043 0320 	orr.w	r3, r3, #32
 800e3b4:	6023      	str	r3, [r4, #0]
 800e3b6:	4833      	ldr	r0, [pc, #204]	@ (800e484 <_printf_i+0x23c>)
 800e3b8:	2778      	movs	r7, #120	@ 0x78
 800e3ba:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e3be:	6823      	ldr	r3, [r4, #0]
 800e3c0:	6831      	ldr	r1, [r6, #0]
 800e3c2:	061f      	lsls	r7, r3, #24
 800e3c4:	f851 5b04 	ldr.w	r5, [r1], #4
 800e3c8:	d402      	bmi.n	800e3d0 <_printf_i+0x188>
 800e3ca:	065f      	lsls	r7, r3, #25
 800e3cc:	bf48      	it	mi
 800e3ce:	b2ad      	uxthmi	r5, r5
 800e3d0:	6031      	str	r1, [r6, #0]
 800e3d2:	07d9      	lsls	r1, r3, #31
 800e3d4:	bf44      	itt	mi
 800e3d6:	f043 0320 	orrmi.w	r3, r3, #32
 800e3da:	6023      	strmi	r3, [r4, #0]
 800e3dc:	b11d      	cbz	r5, 800e3e6 <_printf_i+0x19e>
 800e3de:	2310      	movs	r3, #16
 800e3e0:	e7ac      	b.n	800e33c <_printf_i+0xf4>
 800e3e2:	4827      	ldr	r0, [pc, #156]	@ (800e480 <_printf_i+0x238>)
 800e3e4:	e7e9      	b.n	800e3ba <_printf_i+0x172>
 800e3e6:	6823      	ldr	r3, [r4, #0]
 800e3e8:	f023 0320 	bic.w	r3, r3, #32
 800e3ec:	6023      	str	r3, [r4, #0]
 800e3ee:	e7f6      	b.n	800e3de <_printf_i+0x196>
 800e3f0:	4616      	mov	r6, r2
 800e3f2:	e7bd      	b.n	800e370 <_printf_i+0x128>
 800e3f4:	6833      	ldr	r3, [r6, #0]
 800e3f6:	6825      	ldr	r5, [r4, #0]
 800e3f8:	6961      	ldr	r1, [r4, #20]
 800e3fa:	1d18      	adds	r0, r3, #4
 800e3fc:	6030      	str	r0, [r6, #0]
 800e3fe:	062e      	lsls	r6, r5, #24
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	d501      	bpl.n	800e408 <_printf_i+0x1c0>
 800e404:	6019      	str	r1, [r3, #0]
 800e406:	e002      	b.n	800e40e <_printf_i+0x1c6>
 800e408:	0668      	lsls	r0, r5, #25
 800e40a:	d5fb      	bpl.n	800e404 <_printf_i+0x1bc>
 800e40c:	8019      	strh	r1, [r3, #0]
 800e40e:	2300      	movs	r3, #0
 800e410:	6123      	str	r3, [r4, #16]
 800e412:	4616      	mov	r6, r2
 800e414:	e7bc      	b.n	800e390 <_printf_i+0x148>
 800e416:	6833      	ldr	r3, [r6, #0]
 800e418:	1d1a      	adds	r2, r3, #4
 800e41a:	6032      	str	r2, [r6, #0]
 800e41c:	681e      	ldr	r6, [r3, #0]
 800e41e:	6862      	ldr	r2, [r4, #4]
 800e420:	2100      	movs	r1, #0
 800e422:	4630      	mov	r0, r6
 800e424:	f7f1 ff0c 	bl	8000240 <memchr>
 800e428:	b108      	cbz	r0, 800e42e <_printf_i+0x1e6>
 800e42a:	1b80      	subs	r0, r0, r6
 800e42c:	6060      	str	r0, [r4, #4]
 800e42e:	6863      	ldr	r3, [r4, #4]
 800e430:	6123      	str	r3, [r4, #16]
 800e432:	2300      	movs	r3, #0
 800e434:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e438:	e7aa      	b.n	800e390 <_printf_i+0x148>
 800e43a:	6923      	ldr	r3, [r4, #16]
 800e43c:	4632      	mov	r2, r6
 800e43e:	4649      	mov	r1, r9
 800e440:	4640      	mov	r0, r8
 800e442:	47d0      	blx	sl
 800e444:	3001      	adds	r0, #1
 800e446:	d0ad      	beq.n	800e3a4 <_printf_i+0x15c>
 800e448:	6823      	ldr	r3, [r4, #0]
 800e44a:	079b      	lsls	r3, r3, #30
 800e44c:	d413      	bmi.n	800e476 <_printf_i+0x22e>
 800e44e:	68e0      	ldr	r0, [r4, #12]
 800e450:	9b03      	ldr	r3, [sp, #12]
 800e452:	4298      	cmp	r0, r3
 800e454:	bfb8      	it	lt
 800e456:	4618      	movlt	r0, r3
 800e458:	e7a6      	b.n	800e3a8 <_printf_i+0x160>
 800e45a:	2301      	movs	r3, #1
 800e45c:	4632      	mov	r2, r6
 800e45e:	4649      	mov	r1, r9
 800e460:	4640      	mov	r0, r8
 800e462:	47d0      	blx	sl
 800e464:	3001      	adds	r0, #1
 800e466:	d09d      	beq.n	800e3a4 <_printf_i+0x15c>
 800e468:	3501      	adds	r5, #1
 800e46a:	68e3      	ldr	r3, [r4, #12]
 800e46c:	9903      	ldr	r1, [sp, #12]
 800e46e:	1a5b      	subs	r3, r3, r1
 800e470:	42ab      	cmp	r3, r5
 800e472:	dcf2      	bgt.n	800e45a <_printf_i+0x212>
 800e474:	e7eb      	b.n	800e44e <_printf_i+0x206>
 800e476:	2500      	movs	r5, #0
 800e478:	f104 0619 	add.w	r6, r4, #25
 800e47c:	e7f5      	b.n	800e46a <_printf_i+0x222>
 800e47e:	bf00      	nop
 800e480:	080125fb 	.word	0x080125fb
 800e484:	0801260c 	.word	0x0801260c

0800e488 <std>:
 800e488:	2300      	movs	r3, #0
 800e48a:	b510      	push	{r4, lr}
 800e48c:	4604      	mov	r4, r0
 800e48e:	e9c0 3300 	strd	r3, r3, [r0]
 800e492:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e496:	6083      	str	r3, [r0, #8]
 800e498:	8181      	strh	r1, [r0, #12]
 800e49a:	6643      	str	r3, [r0, #100]	@ 0x64
 800e49c:	81c2      	strh	r2, [r0, #14]
 800e49e:	6183      	str	r3, [r0, #24]
 800e4a0:	4619      	mov	r1, r3
 800e4a2:	2208      	movs	r2, #8
 800e4a4:	305c      	adds	r0, #92	@ 0x5c
 800e4a6:	f000 f973 	bl	800e790 <memset>
 800e4aa:	4b0d      	ldr	r3, [pc, #52]	@ (800e4e0 <std+0x58>)
 800e4ac:	6263      	str	r3, [r4, #36]	@ 0x24
 800e4ae:	4b0d      	ldr	r3, [pc, #52]	@ (800e4e4 <std+0x5c>)
 800e4b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e4b2:	4b0d      	ldr	r3, [pc, #52]	@ (800e4e8 <std+0x60>)
 800e4b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e4b6:	4b0d      	ldr	r3, [pc, #52]	@ (800e4ec <std+0x64>)
 800e4b8:	6323      	str	r3, [r4, #48]	@ 0x30
 800e4ba:	4b0d      	ldr	r3, [pc, #52]	@ (800e4f0 <std+0x68>)
 800e4bc:	6224      	str	r4, [r4, #32]
 800e4be:	429c      	cmp	r4, r3
 800e4c0:	d006      	beq.n	800e4d0 <std+0x48>
 800e4c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e4c6:	4294      	cmp	r4, r2
 800e4c8:	d002      	beq.n	800e4d0 <std+0x48>
 800e4ca:	33d0      	adds	r3, #208	@ 0xd0
 800e4cc:	429c      	cmp	r4, r3
 800e4ce:	d105      	bne.n	800e4dc <std+0x54>
 800e4d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e4d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e4d8:	f000 ba14 	b.w	800e904 <__retarget_lock_init_recursive>
 800e4dc:	bd10      	pop	{r4, pc}
 800e4de:	bf00      	nop
 800e4e0:	0800e699 	.word	0x0800e699
 800e4e4:	0800e6bb 	.word	0x0800e6bb
 800e4e8:	0800e6f3 	.word	0x0800e6f3
 800e4ec:	0800e717 	.word	0x0800e717
 800e4f0:	20002fa8 	.word	0x20002fa8

0800e4f4 <stdio_exit_handler>:
 800e4f4:	4a02      	ldr	r2, [pc, #8]	@ (800e500 <stdio_exit_handler+0xc>)
 800e4f6:	4903      	ldr	r1, [pc, #12]	@ (800e504 <stdio_exit_handler+0x10>)
 800e4f8:	4803      	ldr	r0, [pc, #12]	@ (800e508 <stdio_exit_handler+0x14>)
 800e4fa:	f000 b87b 	b.w	800e5f4 <_fwalk_sglue>
 800e4fe:	bf00      	nop
 800e500:	2000006c 	.word	0x2000006c
 800e504:	08010e51 	.word	0x08010e51
 800e508:	200001e8 	.word	0x200001e8

0800e50c <cleanup_stdio>:
 800e50c:	6841      	ldr	r1, [r0, #4]
 800e50e:	4b0c      	ldr	r3, [pc, #48]	@ (800e540 <cleanup_stdio+0x34>)
 800e510:	4299      	cmp	r1, r3
 800e512:	b510      	push	{r4, lr}
 800e514:	4604      	mov	r4, r0
 800e516:	d001      	beq.n	800e51c <cleanup_stdio+0x10>
 800e518:	f002 fc9a 	bl	8010e50 <_fflush_r>
 800e51c:	68a1      	ldr	r1, [r4, #8]
 800e51e:	4b09      	ldr	r3, [pc, #36]	@ (800e544 <cleanup_stdio+0x38>)
 800e520:	4299      	cmp	r1, r3
 800e522:	d002      	beq.n	800e52a <cleanup_stdio+0x1e>
 800e524:	4620      	mov	r0, r4
 800e526:	f002 fc93 	bl	8010e50 <_fflush_r>
 800e52a:	68e1      	ldr	r1, [r4, #12]
 800e52c:	4b06      	ldr	r3, [pc, #24]	@ (800e548 <cleanup_stdio+0x3c>)
 800e52e:	4299      	cmp	r1, r3
 800e530:	d004      	beq.n	800e53c <cleanup_stdio+0x30>
 800e532:	4620      	mov	r0, r4
 800e534:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e538:	f002 bc8a 	b.w	8010e50 <_fflush_r>
 800e53c:	bd10      	pop	{r4, pc}
 800e53e:	bf00      	nop
 800e540:	20002fa8 	.word	0x20002fa8
 800e544:	20003010 	.word	0x20003010
 800e548:	20003078 	.word	0x20003078

0800e54c <global_stdio_init.part.0>:
 800e54c:	b510      	push	{r4, lr}
 800e54e:	4b0b      	ldr	r3, [pc, #44]	@ (800e57c <global_stdio_init.part.0+0x30>)
 800e550:	4c0b      	ldr	r4, [pc, #44]	@ (800e580 <global_stdio_init.part.0+0x34>)
 800e552:	4a0c      	ldr	r2, [pc, #48]	@ (800e584 <global_stdio_init.part.0+0x38>)
 800e554:	601a      	str	r2, [r3, #0]
 800e556:	4620      	mov	r0, r4
 800e558:	2200      	movs	r2, #0
 800e55a:	2104      	movs	r1, #4
 800e55c:	f7ff ff94 	bl	800e488 <std>
 800e560:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e564:	2201      	movs	r2, #1
 800e566:	2109      	movs	r1, #9
 800e568:	f7ff ff8e 	bl	800e488 <std>
 800e56c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e570:	2202      	movs	r2, #2
 800e572:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e576:	2112      	movs	r1, #18
 800e578:	f7ff bf86 	b.w	800e488 <std>
 800e57c:	200030e0 	.word	0x200030e0
 800e580:	20002fa8 	.word	0x20002fa8
 800e584:	0800e4f5 	.word	0x0800e4f5

0800e588 <__sfp_lock_acquire>:
 800e588:	4801      	ldr	r0, [pc, #4]	@ (800e590 <__sfp_lock_acquire+0x8>)
 800e58a:	f000 b9bc 	b.w	800e906 <__retarget_lock_acquire_recursive>
 800e58e:	bf00      	nop
 800e590:	200030e9 	.word	0x200030e9

0800e594 <__sfp_lock_release>:
 800e594:	4801      	ldr	r0, [pc, #4]	@ (800e59c <__sfp_lock_release+0x8>)
 800e596:	f000 b9b7 	b.w	800e908 <__retarget_lock_release_recursive>
 800e59a:	bf00      	nop
 800e59c:	200030e9 	.word	0x200030e9

0800e5a0 <__sinit>:
 800e5a0:	b510      	push	{r4, lr}
 800e5a2:	4604      	mov	r4, r0
 800e5a4:	f7ff fff0 	bl	800e588 <__sfp_lock_acquire>
 800e5a8:	6a23      	ldr	r3, [r4, #32]
 800e5aa:	b11b      	cbz	r3, 800e5b4 <__sinit+0x14>
 800e5ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5b0:	f7ff bff0 	b.w	800e594 <__sfp_lock_release>
 800e5b4:	4b04      	ldr	r3, [pc, #16]	@ (800e5c8 <__sinit+0x28>)
 800e5b6:	6223      	str	r3, [r4, #32]
 800e5b8:	4b04      	ldr	r3, [pc, #16]	@ (800e5cc <__sinit+0x2c>)
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d1f5      	bne.n	800e5ac <__sinit+0xc>
 800e5c0:	f7ff ffc4 	bl	800e54c <global_stdio_init.part.0>
 800e5c4:	e7f2      	b.n	800e5ac <__sinit+0xc>
 800e5c6:	bf00      	nop
 800e5c8:	0800e50d 	.word	0x0800e50d
 800e5cc:	200030e0 	.word	0x200030e0

0800e5d0 <fiprintf>:
 800e5d0:	b40e      	push	{r1, r2, r3}
 800e5d2:	b503      	push	{r0, r1, lr}
 800e5d4:	4601      	mov	r1, r0
 800e5d6:	ab03      	add	r3, sp, #12
 800e5d8:	4805      	ldr	r0, [pc, #20]	@ (800e5f0 <fiprintf+0x20>)
 800e5da:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5de:	6800      	ldr	r0, [r0, #0]
 800e5e0:	9301      	str	r3, [sp, #4]
 800e5e2:	f002 fa99 	bl	8010b18 <_vfiprintf_r>
 800e5e6:	b002      	add	sp, #8
 800e5e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e5ec:	b003      	add	sp, #12
 800e5ee:	4770      	bx	lr
 800e5f0:	200001e4 	.word	0x200001e4

0800e5f4 <_fwalk_sglue>:
 800e5f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e5f8:	4607      	mov	r7, r0
 800e5fa:	4688      	mov	r8, r1
 800e5fc:	4614      	mov	r4, r2
 800e5fe:	2600      	movs	r6, #0
 800e600:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e604:	f1b9 0901 	subs.w	r9, r9, #1
 800e608:	d505      	bpl.n	800e616 <_fwalk_sglue+0x22>
 800e60a:	6824      	ldr	r4, [r4, #0]
 800e60c:	2c00      	cmp	r4, #0
 800e60e:	d1f7      	bne.n	800e600 <_fwalk_sglue+0xc>
 800e610:	4630      	mov	r0, r6
 800e612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e616:	89ab      	ldrh	r3, [r5, #12]
 800e618:	2b01      	cmp	r3, #1
 800e61a:	d907      	bls.n	800e62c <_fwalk_sglue+0x38>
 800e61c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e620:	3301      	adds	r3, #1
 800e622:	d003      	beq.n	800e62c <_fwalk_sglue+0x38>
 800e624:	4629      	mov	r1, r5
 800e626:	4638      	mov	r0, r7
 800e628:	47c0      	blx	r8
 800e62a:	4306      	orrs	r6, r0
 800e62c:	3568      	adds	r5, #104	@ 0x68
 800e62e:	e7e9      	b.n	800e604 <_fwalk_sglue+0x10>

0800e630 <sniprintf>:
 800e630:	b40c      	push	{r2, r3}
 800e632:	b530      	push	{r4, r5, lr}
 800e634:	4b17      	ldr	r3, [pc, #92]	@ (800e694 <sniprintf+0x64>)
 800e636:	1e0c      	subs	r4, r1, #0
 800e638:	681d      	ldr	r5, [r3, #0]
 800e63a:	b09d      	sub	sp, #116	@ 0x74
 800e63c:	da08      	bge.n	800e650 <sniprintf+0x20>
 800e63e:	238b      	movs	r3, #139	@ 0x8b
 800e640:	602b      	str	r3, [r5, #0]
 800e642:	f04f 30ff 	mov.w	r0, #4294967295
 800e646:	b01d      	add	sp, #116	@ 0x74
 800e648:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e64c:	b002      	add	sp, #8
 800e64e:	4770      	bx	lr
 800e650:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e654:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e658:	bf14      	ite	ne
 800e65a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e65e:	4623      	moveq	r3, r4
 800e660:	9304      	str	r3, [sp, #16]
 800e662:	9307      	str	r3, [sp, #28]
 800e664:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e668:	9002      	str	r0, [sp, #8]
 800e66a:	9006      	str	r0, [sp, #24]
 800e66c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e670:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e672:	ab21      	add	r3, sp, #132	@ 0x84
 800e674:	a902      	add	r1, sp, #8
 800e676:	4628      	mov	r0, r5
 800e678:	9301      	str	r3, [sp, #4]
 800e67a:	f002 f927 	bl	80108cc <_svfiprintf_r>
 800e67e:	1c43      	adds	r3, r0, #1
 800e680:	bfbc      	itt	lt
 800e682:	238b      	movlt	r3, #139	@ 0x8b
 800e684:	602b      	strlt	r3, [r5, #0]
 800e686:	2c00      	cmp	r4, #0
 800e688:	d0dd      	beq.n	800e646 <sniprintf+0x16>
 800e68a:	9b02      	ldr	r3, [sp, #8]
 800e68c:	2200      	movs	r2, #0
 800e68e:	701a      	strb	r2, [r3, #0]
 800e690:	e7d9      	b.n	800e646 <sniprintf+0x16>
 800e692:	bf00      	nop
 800e694:	200001e4 	.word	0x200001e4

0800e698 <__sread>:
 800e698:	b510      	push	{r4, lr}
 800e69a:	460c      	mov	r4, r1
 800e69c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6a0:	f000 f8e2 	bl	800e868 <_read_r>
 800e6a4:	2800      	cmp	r0, #0
 800e6a6:	bfab      	itete	ge
 800e6a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e6aa:	89a3      	ldrhlt	r3, [r4, #12]
 800e6ac:	181b      	addge	r3, r3, r0
 800e6ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e6b2:	bfac      	ite	ge
 800e6b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e6b6:	81a3      	strhlt	r3, [r4, #12]
 800e6b8:	bd10      	pop	{r4, pc}

0800e6ba <__swrite>:
 800e6ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e6be:	461f      	mov	r7, r3
 800e6c0:	898b      	ldrh	r3, [r1, #12]
 800e6c2:	05db      	lsls	r3, r3, #23
 800e6c4:	4605      	mov	r5, r0
 800e6c6:	460c      	mov	r4, r1
 800e6c8:	4616      	mov	r6, r2
 800e6ca:	d505      	bpl.n	800e6d8 <__swrite+0x1e>
 800e6cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6d0:	2302      	movs	r3, #2
 800e6d2:	2200      	movs	r2, #0
 800e6d4:	f000 f8b6 	bl	800e844 <_lseek_r>
 800e6d8:	89a3      	ldrh	r3, [r4, #12]
 800e6da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e6de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e6e2:	81a3      	strh	r3, [r4, #12]
 800e6e4:	4632      	mov	r2, r6
 800e6e6:	463b      	mov	r3, r7
 800e6e8:	4628      	mov	r0, r5
 800e6ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e6ee:	f000 b8cd 	b.w	800e88c <_write_r>

0800e6f2 <__sseek>:
 800e6f2:	b510      	push	{r4, lr}
 800e6f4:	460c      	mov	r4, r1
 800e6f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6fa:	f000 f8a3 	bl	800e844 <_lseek_r>
 800e6fe:	1c43      	adds	r3, r0, #1
 800e700:	89a3      	ldrh	r3, [r4, #12]
 800e702:	bf15      	itete	ne
 800e704:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e706:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e70a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e70e:	81a3      	strheq	r3, [r4, #12]
 800e710:	bf18      	it	ne
 800e712:	81a3      	strhne	r3, [r4, #12]
 800e714:	bd10      	pop	{r4, pc}

0800e716 <__sclose>:
 800e716:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e71a:	f000 b883 	b.w	800e824 <_close_r>

0800e71e <_vsniprintf_r>:
 800e71e:	b530      	push	{r4, r5, lr}
 800e720:	4614      	mov	r4, r2
 800e722:	2c00      	cmp	r4, #0
 800e724:	b09b      	sub	sp, #108	@ 0x6c
 800e726:	4605      	mov	r5, r0
 800e728:	461a      	mov	r2, r3
 800e72a:	da05      	bge.n	800e738 <_vsniprintf_r+0x1a>
 800e72c:	238b      	movs	r3, #139	@ 0x8b
 800e72e:	6003      	str	r3, [r0, #0]
 800e730:	f04f 30ff 	mov.w	r0, #4294967295
 800e734:	b01b      	add	sp, #108	@ 0x6c
 800e736:	bd30      	pop	{r4, r5, pc}
 800e738:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e73c:	f8ad 300c 	strh.w	r3, [sp, #12]
 800e740:	bf14      	ite	ne
 800e742:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e746:	4623      	moveq	r3, r4
 800e748:	9302      	str	r3, [sp, #8]
 800e74a:	9305      	str	r3, [sp, #20]
 800e74c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e750:	9100      	str	r1, [sp, #0]
 800e752:	9104      	str	r1, [sp, #16]
 800e754:	f8ad 300e 	strh.w	r3, [sp, #14]
 800e758:	4669      	mov	r1, sp
 800e75a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800e75c:	f002 f8b6 	bl	80108cc <_svfiprintf_r>
 800e760:	1c43      	adds	r3, r0, #1
 800e762:	bfbc      	itt	lt
 800e764:	238b      	movlt	r3, #139	@ 0x8b
 800e766:	602b      	strlt	r3, [r5, #0]
 800e768:	2c00      	cmp	r4, #0
 800e76a:	d0e3      	beq.n	800e734 <_vsniprintf_r+0x16>
 800e76c:	9b00      	ldr	r3, [sp, #0]
 800e76e:	2200      	movs	r2, #0
 800e770:	701a      	strb	r2, [r3, #0]
 800e772:	e7df      	b.n	800e734 <_vsniprintf_r+0x16>

0800e774 <vsniprintf>:
 800e774:	b507      	push	{r0, r1, r2, lr}
 800e776:	9300      	str	r3, [sp, #0]
 800e778:	4613      	mov	r3, r2
 800e77a:	460a      	mov	r2, r1
 800e77c:	4601      	mov	r1, r0
 800e77e:	4803      	ldr	r0, [pc, #12]	@ (800e78c <vsniprintf+0x18>)
 800e780:	6800      	ldr	r0, [r0, #0]
 800e782:	f7ff ffcc 	bl	800e71e <_vsniprintf_r>
 800e786:	b003      	add	sp, #12
 800e788:	f85d fb04 	ldr.w	pc, [sp], #4
 800e78c:	200001e4 	.word	0x200001e4

0800e790 <memset>:
 800e790:	4402      	add	r2, r0
 800e792:	4603      	mov	r3, r0
 800e794:	4293      	cmp	r3, r2
 800e796:	d100      	bne.n	800e79a <memset+0xa>
 800e798:	4770      	bx	lr
 800e79a:	f803 1b01 	strb.w	r1, [r3], #1
 800e79e:	e7f9      	b.n	800e794 <memset+0x4>

0800e7a0 <strncmp>:
 800e7a0:	b510      	push	{r4, lr}
 800e7a2:	b16a      	cbz	r2, 800e7c0 <strncmp+0x20>
 800e7a4:	3901      	subs	r1, #1
 800e7a6:	1884      	adds	r4, r0, r2
 800e7a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e7ac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e7b0:	429a      	cmp	r2, r3
 800e7b2:	d103      	bne.n	800e7bc <strncmp+0x1c>
 800e7b4:	42a0      	cmp	r0, r4
 800e7b6:	d001      	beq.n	800e7bc <strncmp+0x1c>
 800e7b8:	2a00      	cmp	r2, #0
 800e7ba:	d1f5      	bne.n	800e7a8 <strncmp+0x8>
 800e7bc:	1ad0      	subs	r0, r2, r3
 800e7be:	bd10      	pop	{r4, pc}
 800e7c0:	4610      	mov	r0, r2
 800e7c2:	e7fc      	b.n	800e7be <strncmp+0x1e>

0800e7c4 <__strtok_r>:
 800e7c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e7c6:	4604      	mov	r4, r0
 800e7c8:	b908      	cbnz	r0, 800e7ce <__strtok_r+0xa>
 800e7ca:	6814      	ldr	r4, [r2, #0]
 800e7cc:	b144      	cbz	r4, 800e7e0 <__strtok_r+0x1c>
 800e7ce:	4620      	mov	r0, r4
 800e7d0:	f814 5b01 	ldrb.w	r5, [r4], #1
 800e7d4:	460f      	mov	r7, r1
 800e7d6:	f817 6b01 	ldrb.w	r6, [r7], #1
 800e7da:	b91e      	cbnz	r6, 800e7e4 <__strtok_r+0x20>
 800e7dc:	b965      	cbnz	r5, 800e7f8 <__strtok_r+0x34>
 800e7de:	6015      	str	r5, [r2, #0]
 800e7e0:	2000      	movs	r0, #0
 800e7e2:	e005      	b.n	800e7f0 <__strtok_r+0x2c>
 800e7e4:	42b5      	cmp	r5, r6
 800e7e6:	d1f6      	bne.n	800e7d6 <__strtok_r+0x12>
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d1f0      	bne.n	800e7ce <__strtok_r+0xa>
 800e7ec:	6014      	str	r4, [r2, #0]
 800e7ee:	7003      	strb	r3, [r0, #0]
 800e7f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7f2:	461c      	mov	r4, r3
 800e7f4:	e00c      	b.n	800e810 <__strtok_r+0x4c>
 800e7f6:	b915      	cbnz	r5, 800e7fe <__strtok_r+0x3a>
 800e7f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e7fc:	460e      	mov	r6, r1
 800e7fe:	f816 5b01 	ldrb.w	r5, [r6], #1
 800e802:	42ab      	cmp	r3, r5
 800e804:	d1f7      	bne.n	800e7f6 <__strtok_r+0x32>
 800e806:	2b00      	cmp	r3, #0
 800e808:	d0f3      	beq.n	800e7f2 <__strtok_r+0x2e>
 800e80a:	2300      	movs	r3, #0
 800e80c:	f804 3c01 	strb.w	r3, [r4, #-1]
 800e810:	6014      	str	r4, [r2, #0]
 800e812:	e7ed      	b.n	800e7f0 <__strtok_r+0x2c>

0800e814 <strtok_r>:
 800e814:	2301      	movs	r3, #1
 800e816:	f7ff bfd5 	b.w	800e7c4 <__strtok_r>
	...

0800e81c <_localeconv_r>:
 800e81c:	4800      	ldr	r0, [pc, #0]	@ (800e820 <_localeconv_r+0x4>)
 800e81e:	4770      	bx	lr
 800e820:	20000168 	.word	0x20000168

0800e824 <_close_r>:
 800e824:	b538      	push	{r3, r4, r5, lr}
 800e826:	4d06      	ldr	r5, [pc, #24]	@ (800e840 <_close_r+0x1c>)
 800e828:	2300      	movs	r3, #0
 800e82a:	4604      	mov	r4, r0
 800e82c:	4608      	mov	r0, r1
 800e82e:	602b      	str	r3, [r5, #0]
 800e830:	f7f8 fe91 	bl	8007556 <_close>
 800e834:	1c43      	adds	r3, r0, #1
 800e836:	d102      	bne.n	800e83e <_close_r+0x1a>
 800e838:	682b      	ldr	r3, [r5, #0]
 800e83a:	b103      	cbz	r3, 800e83e <_close_r+0x1a>
 800e83c:	6023      	str	r3, [r4, #0]
 800e83e:	bd38      	pop	{r3, r4, r5, pc}
 800e840:	200030e4 	.word	0x200030e4

0800e844 <_lseek_r>:
 800e844:	b538      	push	{r3, r4, r5, lr}
 800e846:	4d07      	ldr	r5, [pc, #28]	@ (800e864 <_lseek_r+0x20>)
 800e848:	4604      	mov	r4, r0
 800e84a:	4608      	mov	r0, r1
 800e84c:	4611      	mov	r1, r2
 800e84e:	2200      	movs	r2, #0
 800e850:	602a      	str	r2, [r5, #0]
 800e852:	461a      	mov	r2, r3
 800e854:	f7f8 fea6 	bl	80075a4 <_lseek>
 800e858:	1c43      	adds	r3, r0, #1
 800e85a:	d102      	bne.n	800e862 <_lseek_r+0x1e>
 800e85c:	682b      	ldr	r3, [r5, #0]
 800e85e:	b103      	cbz	r3, 800e862 <_lseek_r+0x1e>
 800e860:	6023      	str	r3, [r4, #0]
 800e862:	bd38      	pop	{r3, r4, r5, pc}
 800e864:	200030e4 	.word	0x200030e4

0800e868 <_read_r>:
 800e868:	b538      	push	{r3, r4, r5, lr}
 800e86a:	4d07      	ldr	r5, [pc, #28]	@ (800e888 <_read_r+0x20>)
 800e86c:	4604      	mov	r4, r0
 800e86e:	4608      	mov	r0, r1
 800e870:	4611      	mov	r1, r2
 800e872:	2200      	movs	r2, #0
 800e874:	602a      	str	r2, [r5, #0]
 800e876:	461a      	mov	r2, r3
 800e878:	f7f8 fe34 	bl	80074e4 <_read>
 800e87c:	1c43      	adds	r3, r0, #1
 800e87e:	d102      	bne.n	800e886 <_read_r+0x1e>
 800e880:	682b      	ldr	r3, [r5, #0]
 800e882:	b103      	cbz	r3, 800e886 <_read_r+0x1e>
 800e884:	6023      	str	r3, [r4, #0]
 800e886:	bd38      	pop	{r3, r4, r5, pc}
 800e888:	200030e4 	.word	0x200030e4

0800e88c <_write_r>:
 800e88c:	b538      	push	{r3, r4, r5, lr}
 800e88e:	4d07      	ldr	r5, [pc, #28]	@ (800e8ac <_write_r+0x20>)
 800e890:	4604      	mov	r4, r0
 800e892:	4608      	mov	r0, r1
 800e894:	4611      	mov	r1, r2
 800e896:	2200      	movs	r2, #0
 800e898:	602a      	str	r2, [r5, #0]
 800e89a:	461a      	mov	r2, r3
 800e89c:	f7f8 fe3f 	bl	800751e <_write>
 800e8a0:	1c43      	adds	r3, r0, #1
 800e8a2:	d102      	bne.n	800e8aa <_write_r+0x1e>
 800e8a4:	682b      	ldr	r3, [r5, #0]
 800e8a6:	b103      	cbz	r3, 800e8aa <_write_r+0x1e>
 800e8a8:	6023      	str	r3, [r4, #0]
 800e8aa:	bd38      	pop	{r3, r4, r5, pc}
 800e8ac:	200030e4 	.word	0x200030e4

0800e8b0 <__errno>:
 800e8b0:	4b01      	ldr	r3, [pc, #4]	@ (800e8b8 <__errno+0x8>)
 800e8b2:	6818      	ldr	r0, [r3, #0]
 800e8b4:	4770      	bx	lr
 800e8b6:	bf00      	nop
 800e8b8:	200001e4 	.word	0x200001e4

0800e8bc <__libc_init_array>:
 800e8bc:	b570      	push	{r4, r5, r6, lr}
 800e8be:	4d0d      	ldr	r5, [pc, #52]	@ (800e8f4 <__libc_init_array+0x38>)
 800e8c0:	4c0d      	ldr	r4, [pc, #52]	@ (800e8f8 <__libc_init_array+0x3c>)
 800e8c2:	1b64      	subs	r4, r4, r5
 800e8c4:	10a4      	asrs	r4, r4, #2
 800e8c6:	2600      	movs	r6, #0
 800e8c8:	42a6      	cmp	r6, r4
 800e8ca:	d109      	bne.n	800e8e0 <__libc_init_array+0x24>
 800e8cc:	4d0b      	ldr	r5, [pc, #44]	@ (800e8fc <__libc_init_array+0x40>)
 800e8ce:	4c0c      	ldr	r4, [pc, #48]	@ (800e900 <__libc_init_array+0x44>)
 800e8d0:	f002 ff4a 	bl	8011768 <_init>
 800e8d4:	1b64      	subs	r4, r4, r5
 800e8d6:	10a4      	asrs	r4, r4, #2
 800e8d8:	2600      	movs	r6, #0
 800e8da:	42a6      	cmp	r6, r4
 800e8dc:	d105      	bne.n	800e8ea <__libc_init_array+0x2e>
 800e8de:	bd70      	pop	{r4, r5, r6, pc}
 800e8e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e8e4:	4798      	blx	r3
 800e8e6:	3601      	adds	r6, #1
 800e8e8:	e7ee      	b.n	800e8c8 <__libc_init_array+0xc>
 800e8ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800e8ee:	4798      	blx	r3
 800e8f0:	3601      	adds	r6, #1
 800e8f2:	e7f2      	b.n	800e8da <__libc_init_array+0x1e>
 800e8f4:	080128bc 	.word	0x080128bc
 800e8f8:	080128bc 	.word	0x080128bc
 800e8fc:	080128bc 	.word	0x080128bc
 800e900:	080128c0 	.word	0x080128c0

0800e904 <__retarget_lock_init_recursive>:
 800e904:	4770      	bx	lr

0800e906 <__retarget_lock_acquire_recursive>:
 800e906:	4770      	bx	lr

0800e908 <__retarget_lock_release_recursive>:
 800e908:	4770      	bx	lr

0800e90a <strcpy>:
 800e90a:	4603      	mov	r3, r0
 800e90c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e910:	f803 2b01 	strb.w	r2, [r3], #1
 800e914:	2a00      	cmp	r2, #0
 800e916:	d1f9      	bne.n	800e90c <strcpy+0x2>
 800e918:	4770      	bx	lr

0800e91a <memcpy>:
 800e91a:	440a      	add	r2, r1
 800e91c:	4291      	cmp	r1, r2
 800e91e:	f100 33ff 	add.w	r3, r0, #4294967295
 800e922:	d100      	bne.n	800e926 <memcpy+0xc>
 800e924:	4770      	bx	lr
 800e926:	b510      	push	{r4, lr}
 800e928:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e92c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e930:	4291      	cmp	r1, r2
 800e932:	d1f9      	bne.n	800e928 <memcpy+0xe>
 800e934:	bd10      	pop	{r4, pc}
	...

0800e938 <nan>:
 800e938:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e940 <nan+0x8>
 800e93c:	4770      	bx	lr
 800e93e:	bf00      	nop
 800e940:	00000000 	.word	0x00000000
 800e944:	7ff80000 	.word	0x7ff80000

0800e948 <nanf>:
 800e948:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e950 <nanf+0x8>
 800e94c:	4770      	bx	lr
 800e94e:	bf00      	nop
 800e950:	7fc00000 	.word	0x7fc00000

0800e954 <abort>:
 800e954:	b508      	push	{r3, lr}
 800e956:	2006      	movs	r0, #6
 800e958:	f002 fb78 	bl	801104c <raise>
 800e95c:	2001      	movs	r0, #1
 800e95e:	f7f8 fdb6 	bl	80074ce <_exit>

0800e962 <quorem>:
 800e962:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e966:	6903      	ldr	r3, [r0, #16]
 800e968:	690c      	ldr	r4, [r1, #16]
 800e96a:	42a3      	cmp	r3, r4
 800e96c:	4607      	mov	r7, r0
 800e96e:	db7e      	blt.n	800ea6e <quorem+0x10c>
 800e970:	3c01      	subs	r4, #1
 800e972:	f101 0814 	add.w	r8, r1, #20
 800e976:	00a3      	lsls	r3, r4, #2
 800e978:	f100 0514 	add.w	r5, r0, #20
 800e97c:	9300      	str	r3, [sp, #0]
 800e97e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e982:	9301      	str	r3, [sp, #4]
 800e984:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e988:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e98c:	3301      	adds	r3, #1
 800e98e:	429a      	cmp	r2, r3
 800e990:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e994:	fbb2 f6f3 	udiv	r6, r2, r3
 800e998:	d32e      	bcc.n	800e9f8 <quorem+0x96>
 800e99a:	f04f 0a00 	mov.w	sl, #0
 800e99e:	46c4      	mov	ip, r8
 800e9a0:	46ae      	mov	lr, r5
 800e9a2:	46d3      	mov	fp, sl
 800e9a4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e9a8:	b298      	uxth	r0, r3
 800e9aa:	fb06 a000 	mla	r0, r6, r0, sl
 800e9ae:	0c02      	lsrs	r2, r0, #16
 800e9b0:	0c1b      	lsrs	r3, r3, #16
 800e9b2:	fb06 2303 	mla	r3, r6, r3, r2
 800e9b6:	f8de 2000 	ldr.w	r2, [lr]
 800e9ba:	b280      	uxth	r0, r0
 800e9bc:	b292      	uxth	r2, r2
 800e9be:	1a12      	subs	r2, r2, r0
 800e9c0:	445a      	add	r2, fp
 800e9c2:	f8de 0000 	ldr.w	r0, [lr]
 800e9c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e9ca:	b29b      	uxth	r3, r3
 800e9cc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e9d0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e9d4:	b292      	uxth	r2, r2
 800e9d6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e9da:	45e1      	cmp	r9, ip
 800e9dc:	f84e 2b04 	str.w	r2, [lr], #4
 800e9e0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e9e4:	d2de      	bcs.n	800e9a4 <quorem+0x42>
 800e9e6:	9b00      	ldr	r3, [sp, #0]
 800e9e8:	58eb      	ldr	r3, [r5, r3]
 800e9ea:	b92b      	cbnz	r3, 800e9f8 <quorem+0x96>
 800e9ec:	9b01      	ldr	r3, [sp, #4]
 800e9ee:	3b04      	subs	r3, #4
 800e9f0:	429d      	cmp	r5, r3
 800e9f2:	461a      	mov	r2, r3
 800e9f4:	d32f      	bcc.n	800ea56 <quorem+0xf4>
 800e9f6:	613c      	str	r4, [r7, #16]
 800e9f8:	4638      	mov	r0, r7
 800e9fa:	f001 fd11 	bl	8010420 <__mcmp>
 800e9fe:	2800      	cmp	r0, #0
 800ea00:	db25      	blt.n	800ea4e <quorem+0xec>
 800ea02:	4629      	mov	r1, r5
 800ea04:	2000      	movs	r0, #0
 800ea06:	f858 2b04 	ldr.w	r2, [r8], #4
 800ea0a:	f8d1 c000 	ldr.w	ip, [r1]
 800ea0e:	fa1f fe82 	uxth.w	lr, r2
 800ea12:	fa1f f38c 	uxth.w	r3, ip
 800ea16:	eba3 030e 	sub.w	r3, r3, lr
 800ea1a:	4403      	add	r3, r0
 800ea1c:	0c12      	lsrs	r2, r2, #16
 800ea1e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ea22:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ea26:	b29b      	uxth	r3, r3
 800ea28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ea2c:	45c1      	cmp	r9, r8
 800ea2e:	f841 3b04 	str.w	r3, [r1], #4
 800ea32:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ea36:	d2e6      	bcs.n	800ea06 <quorem+0xa4>
 800ea38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ea3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ea40:	b922      	cbnz	r2, 800ea4c <quorem+0xea>
 800ea42:	3b04      	subs	r3, #4
 800ea44:	429d      	cmp	r5, r3
 800ea46:	461a      	mov	r2, r3
 800ea48:	d30b      	bcc.n	800ea62 <quorem+0x100>
 800ea4a:	613c      	str	r4, [r7, #16]
 800ea4c:	3601      	adds	r6, #1
 800ea4e:	4630      	mov	r0, r6
 800ea50:	b003      	add	sp, #12
 800ea52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea56:	6812      	ldr	r2, [r2, #0]
 800ea58:	3b04      	subs	r3, #4
 800ea5a:	2a00      	cmp	r2, #0
 800ea5c:	d1cb      	bne.n	800e9f6 <quorem+0x94>
 800ea5e:	3c01      	subs	r4, #1
 800ea60:	e7c6      	b.n	800e9f0 <quorem+0x8e>
 800ea62:	6812      	ldr	r2, [r2, #0]
 800ea64:	3b04      	subs	r3, #4
 800ea66:	2a00      	cmp	r2, #0
 800ea68:	d1ef      	bne.n	800ea4a <quorem+0xe8>
 800ea6a:	3c01      	subs	r4, #1
 800ea6c:	e7ea      	b.n	800ea44 <quorem+0xe2>
 800ea6e:	2000      	movs	r0, #0
 800ea70:	e7ee      	b.n	800ea50 <quorem+0xee>
 800ea72:	0000      	movs	r0, r0
 800ea74:	0000      	movs	r0, r0
	...

0800ea78 <_dtoa_r>:
 800ea78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea7c:	69c7      	ldr	r7, [r0, #28]
 800ea7e:	b099      	sub	sp, #100	@ 0x64
 800ea80:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ea84:	ec55 4b10 	vmov	r4, r5, d0
 800ea88:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800ea8a:	9109      	str	r1, [sp, #36]	@ 0x24
 800ea8c:	4683      	mov	fp, r0
 800ea8e:	920e      	str	r2, [sp, #56]	@ 0x38
 800ea90:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ea92:	b97f      	cbnz	r7, 800eab4 <_dtoa_r+0x3c>
 800ea94:	2010      	movs	r0, #16
 800ea96:	f001 f937 	bl	800fd08 <malloc>
 800ea9a:	4602      	mov	r2, r0
 800ea9c:	f8cb 001c 	str.w	r0, [fp, #28]
 800eaa0:	b920      	cbnz	r0, 800eaac <_dtoa_r+0x34>
 800eaa2:	4ba7      	ldr	r3, [pc, #668]	@ (800ed40 <_dtoa_r+0x2c8>)
 800eaa4:	21ef      	movs	r1, #239	@ 0xef
 800eaa6:	48a7      	ldr	r0, [pc, #668]	@ (800ed44 <_dtoa_r+0x2cc>)
 800eaa8:	f7fe f998 	bl	800cddc <__assert_func>
 800eaac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800eab0:	6007      	str	r7, [r0, #0]
 800eab2:	60c7      	str	r7, [r0, #12]
 800eab4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800eab8:	6819      	ldr	r1, [r3, #0]
 800eaba:	b159      	cbz	r1, 800ead4 <_dtoa_r+0x5c>
 800eabc:	685a      	ldr	r2, [r3, #4]
 800eabe:	604a      	str	r2, [r1, #4]
 800eac0:	2301      	movs	r3, #1
 800eac2:	4093      	lsls	r3, r2
 800eac4:	608b      	str	r3, [r1, #8]
 800eac6:	4658      	mov	r0, fp
 800eac8:	f001 fa26 	bl	800ff18 <_Bfree>
 800eacc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ead0:	2200      	movs	r2, #0
 800ead2:	601a      	str	r2, [r3, #0]
 800ead4:	1e2b      	subs	r3, r5, #0
 800ead6:	bfb9      	ittee	lt
 800ead8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800eadc:	9303      	strlt	r3, [sp, #12]
 800eade:	2300      	movge	r3, #0
 800eae0:	6033      	strge	r3, [r6, #0]
 800eae2:	9f03      	ldr	r7, [sp, #12]
 800eae4:	4b98      	ldr	r3, [pc, #608]	@ (800ed48 <_dtoa_r+0x2d0>)
 800eae6:	bfbc      	itt	lt
 800eae8:	2201      	movlt	r2, #1
 800eaea:	6032      	strlt	r2, [r6, #0]
 800eaec:	43bb      	bics	r3, r7
 800eaee:	d112      	bne.n	800eb16 <_dtoa_r+0x9e>
 800eaf0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800eaf2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800eaf6:	6013      	str	r3, [r2, #0]
 800eaf8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800eafc:	4323      	orrs	r3, r4
 800eafe:	f000 854d 	beq.w	800f59c <_dtoa_r+0xb24>
 800eb02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800eb04:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ed5c <_dtoa_r+0x2e4>
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	f000 854f 	beq.w	800f5ac <_dtoa_r+0xb34>
 800eb0e:	f10a 0303 	add.w	r3, sl, #3
 800eb12:	f000 bd49 	b.w	800f5a8 <_dtoa_r+0xb30>
 800eb16:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eb1a:	2200      	movs	r2, #0
 800eb1c:	ec51 0b17 	vmov	r0, r1, d7
 800eb20:	2300      	movs	r3, #0
 800eb22:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800eb26:	f7f2 f807 	bl	8000b38 <__aeabi_dcmpeq>
 800eb2a:	4680      	mov	r8, r0
 800eb2c:	b158      	cbz	r0, 800eb46 <_dtoa_r+0xce>
 800eb2e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800eb30:	2301      	movs	r3, #1
 800eb32:	6013      	str	r3, [r2, #0]
 800eb34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800eb36:	b113      	cbz	r3, 800eb3e <_dtoa_r+0xc6>
 800eb38:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800eb3a:	4b84      	ldr	r3, [pc, #528]	@ (800ed4c <_dtoa_r+0x2d4>)
 800eb3c:	6013      	str	r3, [r2, #0]
 800eb3e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800ed60 <_dtoa_r+0x2e8>
 800eb42:	f000 bd33 	b.w	800f5ac <_dtoa_r+0xb34>
 800eb46:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800eb4a:	aa16      	add	r2, sp, #88	@ 0x58
 800eb4c:	a917      	add	r1, sp, #92	@ 0x5c
 800eb4e:	4658      	mov	r0, fp
 800eb50:	f001 fd86 	bl	8010660 <__d2b>
 800eb54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800eb58:	4681      	mov	r9, r0
 800eb5a:	2e00      	cmp	r6, #0
 800eb5c:	d077      	beq.n	800ec4e <_dtoa_r+0x1d6>
 800eb5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eb60:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800eb64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eb68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eb6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800eb70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800eb74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800eb78:	4619      	mov	r1, r3
 800eb7a:	2200      	movs	r2, #0
 800eb7c:	4b74      	ldr	r3, [pc, #464]	@ (800ed50 <_dtoa_r+0x2d8>)
 800eb7e:	f7f1 fbbb 	bl	80002f8 <__aeabi_dsub>
 800eb82:	a369      	add	r3, pc, #420	@ (adr r3, 800ed28 <_dtoa_r+0x2b0>)
 800eb84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb88:	f7f1 fd6e 	bl	8000668 <__aeabi_dmul>
 800eb8c:	a368      	add	r3, pc, #416	@ (adr r3, 800ed30 <_dtoa_r+0x2b8>)
 800eb8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb92:	f7f1 fbb3 	bl	80002fc <__adddf3>
 800eb96:	4604      	mov	r4, r0
 800eb98:	4630      	mov	r0, r6
 800eb9a:	460d      	mov	r5, r1
 800eb9c:	f7f1 fcfa 	bl	8000594 <__aeabi_i2d>
 800eba0:	a365      	add	r3, pc, #404	@ (adr r3, 800ed38 <_dtoa_r+0x2c0>)
 800eba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eba6:	f7f1 fd5f 	bl	8000668 <__aeabi_dmul>
 800ebaa:	4602      	mov	r2, r0
 800ebac:	460b      	mov	r3, r1
 800ebae:	4620      	mov	r0, r4
 800ebb0:	4629      	mov	r1, r5
 800ebb2:	f7f1 fba3 	bl	80002fc <__adddf3>
 800ebb6:	4604      	mov	r4, r0
 800ebb8:	460d      	mov	r5, r1
 800ebba:	f7f2 f805 	bl	8000bc8 <__aeabi_d2iz>
 800ebbe:	2200      	movs	r2, #0
 800ebc0:	4607      	mov	r7, r0
 800ebc2:	2300      	movs	r3, #0
 800ebc4:	4620      	mov	r0, r4
 800ebc6:	4629      	mov	r1, r5
 800ebc8:	f7f1 ffc0 	bl	8000b4c <__aeabi_dcmplt>
 800ebcc:	b140      	cbz	r0, 800ebe0 <_dtoa_r+0x168>
 800ebce:	4638      	mov	r0, r7
 800ebd0:	f7f1 fce0 	bl	8000594 <__aeabi_i2d>
 800ebd4:	4622      	mov	r2, r4
 800ebd6:	462b      	mov	r3, r5
 800ebd8:	f7f1 ffae 	bl	8000b38 <__aeabi_dcmpeq>
 800ebdc:	b900      	cbnz	r0, 800ebe0 <_dtoa_r+0x168>
 800ebde:	3f01      	subs	r7, #1
 800ebe0:	2f16      	cmp	r7, #22
 800ebe2:	d851      	bhi.n	800ec88 <_dtoa_r+0x210>
 800ebe4:	4b5b      	ldr	r3, [pc, #364]	@ (800ed54 <_dtoa_r+0x2dc>)
 800ebe6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ebea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ebf2:	f7f1 ffab 	bl	8000b4c <__aeabi_dcmplt>
 800ebf6:	2800      	cmp	r0, #0
 800ebf8:	d048      	beq.n	800ec8c <_dtoa_r+0x214>
 800ebfa:	3f01      	subs	r7, #1
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	9312      	str	r3, [sp, #72]	@ 0x48
 800ec00:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ec02:	1b9b      	subs	r3, r3, r6
 800ec04:	1e5a      	subs	r2, r3, #1
 800ec06:	bf44      	itt	mi
 800ec08:	f1c3 0801 	rsbmi	r8, r3, #1
 800ec0c:	2300      	movmi	r3, #0
 800ec0e:	9208      	str	r2, [sp, #32]
 800ec10:	bf54      	ite	pl
 800ec12:	f04f 0800 	movpl.w	r8, #0
 800ec16:	9308      	strmi	r3, [sp, #32]
 800ec18:	2f00      	cmp	r7, #0
 800ec1a:	db39      	blt.n	800ec90 <_dtoa_r+0x218>
 800ec1c:	9b08      	ldr	r3, [sp, #32]
 800ec1e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800ec20:	443b      	add	r3, r7
 800ec22:	9308      	str	r3, [sp, #32]
 800ec24:	2300      	movs	r3, #0
 800ec26:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec2a:	2b09      	cmp	r3, #9
 800ec2c:	d864      	bhi.n	800ecf8 <_dtoa_r+0x280>
 800ec2e:	2b05      	cmp	r3, #5
 800ec30:	bfc4      	itt	gt
 800ec32:	3b04      	subgt	r3, #4
 800ec34:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800ec36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec38:	f1a3 0302 	sub.w	r3, r3, #2
 800ec3c:	bfcc      	ite	gt
 800ec3e:	2400      	movgt	r4, #0
 800ec40:	2401      	movle	r4, #1
 800ec42:	2b03      	cmp	r3, #3
 800ec44:	d863      	bhi.n	800ed0e <_dtoa_r+0x296>
 800ec46:	e8df f003 	tbb	[pc, r3]
 800ec4a:	372a      	.short	0x372a
 800ec4c:	5535      	.short	0x5535
 800ec4e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800ec52:	441e      	add	r6, r3
 800ec54:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ec58:	2b20      	cmp	r3, #32
 800ec5a:	bfc1      	itttt	gt
 800ec5c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ec60:	409f      	lslgt	r7, r3
 800ec62:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ec66:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ec6a:	bfd6      	itet	le
 800ec6c:	f1c3 0320 	rsble	r3, r3, #32
 800ec70:	ea47 0003 	orrgt.w	r0, r7, r3
 800ec74:	fa04 f003 	lslle.w	r0, r4, r3
 800ec78:	f7f1 fc7c 	bl	8000574 <__aeabi_ui2d>
 800ec7c:	2201      	movs	r2, #1
 800ec7e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ec82:	3e01      	subs	r6, #1
 800ec84:	9214      	str	r2, [sp, #80]	@ 0x50
 800ec86:	e777      	b.n	800eb78 <_dtoa_r+0x100>
 800ec88:	2301      	movs	r3, #1
 800ec8a:	e7b8      	b.n	800ebfe <_dtoa_r+0x186>
 800ec8c:	9012      	str	r0, [sp, #72]	@ 0x48
 800ec8e:	e7b7      	b.n	800ec00 <_dtoa_r+0x188>
 800ec90:	427b      	negs	r3, r7
 800ec92:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec94:	2300      	movs	r3, #0
 800ec96:	eba8 0807 	sub.w	r8, r8, r7
 800ec9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ec9c:	e7c4      	b.n	800ec28 <_dtoa_r+0x1b0>
 800ec9e:	2300      	movs	r3, #0
 800eca0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eca2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	dc35      	bgt.n	800ed14 <_dtoa_r+0x29c>
 800eca8:	2301      	movs	r3, #1
 800ecaa:	9300      	str	r3, [sp, #0]
 800ecac:	9307      	str	r3, [sp, #28]
 800ecae:	461a      	mov	r2, r3
 800ecb0:	920e      	str	r2, [sp, #56]	@ 0x38
 800ecb2:	e00b      	b.n	800eccc <_dtoa_r+0x254>
 800ecb4:	2301      	movs	r3, #1
 800ecb6:	e7f3      	b.n	800eca0 <_dtoa_r+0x228>
 800ecb8:	2300      	movs	r3, #0
 800ecba:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ecbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ecbe:	18fb      	adds	r3, r7, r3
 800ecc0:	9300      	str	r3, [sp, #0]
 800ecc2:	3301      	adds	r3, #1
 800ecc4:	2b01      	cmp	r3, #1
 800ecc6:	9307      	str	r3, [sp, #28]
 800ecc8:	bfb8      	it	lt
 800ecca:	2301      	movlt	r3, #1
 800eccc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800ecd0:	2100      	movs	r1, #0
 800ecd2:	2204      	movs	r2, #4
 800ecd4:	f102 0514 	add.w	r5, r2, #20
 800ecd8:	429d      	cmp	r5, r3
 800ecda:	d91f      	bls.n	800ed1c <_dtoa_r+0x2a4>
 800ecdc:	6041      	str	r1, [r0, #4]
 800ecde:	4658      	mov	r0, fp
 800ece0:	f001 f8da 	bl	800fe98 <_Balloc>
 800ece4:	4682      	mov	sl, r0
 800ece6:	2800      	cmp	r0, #0
 800ece8:	d13c      	bne.n	800ed64 <_dtoa_r+0x2ec>
 800ecea:	4b1b      	ldr	r3, [pc, #108]	@ (800ed58 <_dtoa_r+0x2e0>)
 800ecec:	4602      	mov	r2, r0
 800ecee:	f240 11af 	movw	r1, #431	@ 0x1af
 800ecf2:	e6d8      	b.n	800eaa6 <_dtoa_r+0x2e>
 800ecf4:	2301      	movs	r3, #1
 800ecf6:	e7e0      	b.n	800ecba <_dtoa_r+0x242>
 800ecf8:	2401      	movs	r4, #1
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	9309      	str	r3, [sp, #36]	@ 0x24
 800ecfe:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ed00:	f04f 33ff 	mov.w	r3, #4294967295
 800ed04:	9300      	str	r3, [sp, #0]
 800ed06:	9307      	str	r3, [sp, #28]
 800ed08:	2200      	movs	r2, #0
 800ed0a:	2312      	movs	r3, #18
 800ed0c:	e7d0      	b.n	800ecb0 <_dtoa_r+0x238>
 800ed0e:	2301      	movs	r3, #1
 800ed10:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ed12:	e7f5      	b.n	800ed00 <_dtoa_r+0x288>
 800ed14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed16:	9300      	str	r3, [sp, #0]
 800ed18:	9307      	str	r3, [sp, #28]
 800ed1a:	e7d7      	b.n	800eccc <_dtoa_r+0x254>
 800ed1c:	3101      	adds	r1, #1
 800ed1e:	0052      	lsls	r2, r2, #1
 800ed20:	e7d8      	b.n	800ecd4 <_dtoa_r+0x25c>
 800ed22:	bf00      	nop
 800ed24:	f3af 8000 	nop.w
 800ed28:	636f4361 	.word	0x636f4361
 800ed2c:	3fd287a7 	.word	0x3fd287a7
 800ed30:	8b60c8b3 	.word	0x8b60c8b3
 800ed34:	3fc68a28 	.word	0x3fc68a28
 800ed38:	509f79fb 	.word	0x509f79fb
 800ed3c:	3fd34413 	.word	0x3fd34413
 800ed40:	08012632 	.word	0x08012632
 800ed44:	08012649 	.word	0x08012649
 800ed48:	7ff00000 	.word	0x7ff00000
 800ed4c:	080125fa 	.word	0x080125fa
 800ed50:	3ff80000 	.word	0x3ff80000
 800ed54:	080127a0 	.word	0x080127a0
 800ed58:	080126a1 	.word	0x080126a1
 800ed5c:	0801262e 	.word	0x0801262e
 800ed60:	080125f9 	.word	0x080125f9
 800ed64:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ed68:	6018      	str	r0, [r3, #0]
 800ed6a:	9b07      	ldr	r3, [sp, #28]
 800ed6c:	2b0e      	cmp	r3, #14
 800ed6e:	f200 80a4 	bhi.w	800eeba <_dtoa_r+0x442>
 800ed72:	2c00      	cmp	r4, #0
 800ed74:	f000 80a1 	beq.w	800eeba <_dtoa_r+0x442>
 800ed78:	2f00      	cmp	r7, #0
 800ed7a:	dd33      	ble.n	800ede4 <_dtoa_r+0x36c>
 800ed7c:	4bad      	ldr	r3, [pc, #692]	@ (800f034 <_dtoa_r+0x5bc>)
 800ed7e:	f007 020f 	and.w	r2, r7, #15
 800ed82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed86:	ed93 7b00 	vldr	d7, [r3]
 800ed8a:	05f8      	lsls	r0, r7, #23
 800ed8c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ed90:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ed94:	d516      	bpl.n	800edc4 <_dtoa_r+0x34c>
 800ed96:	4ba8      	ldr	r3, [pc, #672]	@ (800f038 <_dtoa_r+0x5c0>)
 800ed98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ed9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800eda0:	f7f1 fd8c 	bl	80008bc <__aeabi_ddiv>
 800eda4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eda8:	f004 040f 	and.w	r4, r4, #15
 800edac:	2603      	movs	r6, #3
 800edae:	4da2      	ldr	r5, [pc, #648]	@ (800f038 <_dtoa_r+0x5c0>)
 800edb0:	b954      	cbnz	r4, 800edc8 <_dtoa_r+0x350>
 800edb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800edb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800edba:	f7f1 fd7f 	bl	80008bc <__aeabi_ddiv>
 800edbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800edc2:	e028      	b.n	800ee16 <_dtoa_r+0x39e>
 800edc4:	2602      	movs	r6, #2
 800edc6:	e7f2      	b.n	800edae <_dtoa_r+0x336>
 800edc8:	07e1      	lsls	r1, r4, #31
 800edca:	d508      	bpl.n	800edde <_dtoa_r+0x366>
 800edcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800edd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800edd4:	f7f1 fc48 	bl	8000668 <__aeabi_dmul>
 800edd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eddc:	3601      	adds	r6, #1
 800edde:	1064      	asrs	r4, r4, #1
 800ede0:	3508      	adds	r5, #8
 800ede2:	e7e5      	b.n	800edb0 <_dtoa_r+0x338>
 800ede4:	f000 80d2 	beq.w	800ef8c <_dtoa_r+0x514>
 800ede8:	427c      	negs	r4, r7
 800edea:	4b92      	ldr	r3, [pc, #584]	@ (800f034 <_dtoa_r+0x5bc>)
 800edec:	4d92      	ldr	r5, [pc, #584]	@ (800f038 <_dtoa_r+0x5c0>)
 800edee:	f004 020f 	and.w	r2, r4, #15
 800edf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800edf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800edfe:	f7f1 fc33 	bl	8000668 <__aeabi_dmul>
 800ee02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ee06:	1124      	asrs	r4, r4, #4
 800ee08:	2300      	movs	r3, #0
 800ee0a:	2602      	movs	r6, #2
 800ee0c:	2c00      	cmp	r4, #0
 800ee0e:	f040 80b2 	bne.w	800ef76 <_dtoa_r+0x4fe>
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d1d3      	bne.n	800edbe <_dtoa_r+0x346>
 800ee16:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ee18:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	f000 80b7 	beq.w	800ef90 <_dtoa_r+0x518>
 800ee22:	4b86      	ldr	r3, [pc, #536]	@ (800f03c <_dtoa_r+0x5c4>)
 800ee24:	2200      	movs	r2, #0
 800ee26:	4620      	mov	r0, r4
 800ee28:	4629      	mov	r1, r5
 800ee2a:	f7f1 fe8f 	bl	8000b4c <__aeabi_dcmplt>
 800ee2e:	2800      	cmp	r0, #0
 800ee30:	f000 80ae 	beq.w	800ef90 <_dtoa_r+0x518>
 800ee34:	9b07      	ldr	r3, [sp, #28]
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	f000 80aa 	beq.w	800ef90 <_dtoa_r+0x518>
 800ee3c:	9b00      	ldr	r3, [sp, #0]
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	dd37      	ble.n	800eeb2 <_dtoa_r+0x43a>
 800ee42:	1e7b      	subs	r3, r7, #1
 800ee44:	9304      	str	r3, [sp, #16]
 800ee46:	4620      	mov	r0, r4
 800ee48:	4b7d      	ldr	r3, [pc, #500]	@ (800f040 <_dtoa_r+0x5c8>)
 800ee4a:	2200      	movs	r2, #0
 800ee4c:	4629      	mov	r1, r5
 800ee4e:	f7f1 fc0b 	bl	8000668 <__aeabi_dmul>
 800ee52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ee56:	9c00      	ldr	r4, [sp, #0]
 800ee58:	3601      	adds	r6, #1
 800ee5a:	4630      	mov	r0, r6
 800ee5c:	f7f1 fb9a 	bl	8000594 <__aeabi_i2d>
 800ee60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ee64:	f7f1 fc00 	bl	8000668 <__aeabi_dmul>
 800ee68:	4b76      	ldr	r3, [pc, #472]	@ (800f044 <_dtoa_r+0x5cc>)
 800ee6a:	2200      	movs	r2, #0
 800ee6c:	f7f1 fa46 	bl	80002fc <__adddf3>
 800ee70:	4605      	mov	r5, r0
 800ee72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ee76:	2c00      	cmp	r4, #0
 800ee78:	f040 808d 	bne.w	800ef96 <_dtoa_r+0x51e>
 800ee7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ee80:	4b71      	ldr	r3, [pc, #452]	@ (800f048 <_dtoa_r+0x5d0>)
 800ee82:	2200      	movs	r2, #0
 800ee84:	f7f1 fa38 	bl	80002f8 <__aeabi_dsub>
 800ee88:	4602      	mov	r2, r0
 800ee8a:	460b      	mov	r3, r1
 800ee8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ee90:	462a      	mov	r2, r5
 800ee92:	4633      	mov	r3, r6
 800ee94:	f7f1 fe78 	bl	8000b88 <__aeabi_dcmpgt>
 800ee98:	2800      	cmp	r0, #0
 800ee9a:	f040 828b 	bne.w	800f3b4 <_dtoa_r+0x93c>
 800ee9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eea2:	462a      	mov	r2, r5
 800eea4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800eea8:	f7f1 fe50 	bl	8000b4c <__aeabi_dcmplt>
 800eeac:	2800      	cmp	r0, #0
 800eeae:	f040 8128 	bne.w	800f102 <_dtoa_r+0x68a>
 800eeb2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800eeb6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800eeba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	f2c0 815a 	blt.w	800f176 <_dtoa_r+0x6fe>
 800eec2:	2f0e      	cmp	r7, #14
 800eec4:	f300 8157 	bgt.w	800f176 <_dtoa_r+0x6fe>
 800eec8:	4b5a      	ldr	r3, [pc, #360]	@ (800f034 <_dtoa_r+0x5bc>)
 800eeca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800eece:	ed93 7b00 	vldr	d7, [r3]
 800eed2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	ed8d 7b00 	vstr	d7, [sp]
 800eeda:	da03      	bge.n	800eee4 <_dtoa_r+0x46c>
 800eedc:	9b07      	ldr	r3, [sp, #28]
 800eede:	2b00      	cmp	r3, #0
 800eee0:	f340 8101 	ble.w	800f0e6 <_dtoa_r+0x66e>
 800eee4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800eee8:	4656      	mov	r6, sl
 800eeea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eeee:	4620      	mov	r0, r4
 800eef0:	4629      	mov	r1, r5
 800eef2:	f7f1 fce3 	bl	80008bc <__aeabi_ddiv>
 800eef6:	f7f1 fe67 	bl	8000bc8 <__aeabi_d2iz>
 800eefa:	4680      	mov	r8, r0
 800eefc:	f7f1 fb4a 	bl	8000594 <__aeabi_i2d>
 800ef00:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ef04:	f7f1 fbb0 	bl	8000668 <__aeabi_dmul>
 800ef08:	4602      	mov	r2, r0
 800ef0a:	460b      	mov	r3, r1
 800ef0c:	4620      	mov	r0, r4
 800ef0e:	4629      	mov	r1, r5
 800ef10:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ef14:	f7f1 f9f0 	bl	80002f8 <__aeabi_dsub>
 800ef18:	f806 4b01 	strb.w	r4, [r6], #1
 800ef1c:	9d07      	ldr	r5, [sp, #28]
 800ef1e:	eba6 040a 	sub.w	r4, r6, sl
 800ef22:	42a5      	cmp	r5, r4
 800ef24:	4602      	mov	r2, r0
 800ef26:	460b      	mov	r3, r1
 800ef28:	f040 8117 	bne.w	800f15a <_dtoa_r+0x6e2>
 800ef2c:	f7f1 f9e6 	bl	80002fc <__adddf3>
 800ef30:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ef34:	4604      	mov	r4, r0
 800ef36:	460d      	mov	r5, r1
 800ef38:	f7f1 fe26 	bl	8000b88 <__aeabi_dcmpgt>
 800ef3c:	2800      	cmp	r0, #0
 800ef3e:	f040 80f9 	bne.w	800f134 <_dtoa_r+0x6bc>
 800ef42:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ef46:	4620      	mov	r0, r4
 800ef48:	4629      	mov	r1, r5
 800ef4a:	f7f1 fdf5 	bl	8000b38 <__aeabi_dcmpeq>
 800ef4e:	b118      	cbz	r0, 800ef58 <_dtoa_r+0x4e0>
 800ef50:	f018 0f01 	tst.w	r8, #1
 800ef54:	f040 80ee 	bne.w	800f134 <_dtoa_r+0x6bc>
 800ef58:	4649      	mov	r1, r9
 800ef5a:	4658      	mov	r0, fp
 800ef5c:	f000 ffdc 	bl	800ff18 <_Bfree>
 800ef60:	2300      	movs	r3, #0
 800ef62:	7033      	strb	r3, [r6, #0]
 800ef64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ef66:	3701      	adds	r7, #1
 800ef68:	601f      	str	r7, [r3, #0]
 800ef6a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	f000 831d 	beq.w	800f5ac <_dtoa_r+0xb34>
 800ef72:	601e      	str	r6, [r3, #0]
 800ef74:	e31a      	b.n	800f5ac <_dtoa_r+0xb34>
 800ef76:	07e2      	lsls	r2, r4, #31
 800ef78:	d505      	bpl.n	800ef86 <_dtoa_r+0x50e>
 800ef7a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ef7e:	f7f1 fb73 	bl	8000668 <__aeabi_dmul>
 800ef82:	3601      	adds	r6, #1
 800ef84:	2301      	movs	r3, #1
 800ef86:	1064      	asrs	r4, r4, #1
 800ef88:	3508      	adds	r5, #8
 800ef8a:	e73f      	b.n	800ee0c <_dtoa_r+0x394>
 800ef8c:	2602      	movs	r6, #2
 800ef8e:	e742      	b.n	800ee16 <_dtoa_r+0x39e>
 800ef90:	9c07      	ldr	r4, [sp, #28]
 800ef92:	9704      	str	r7, [sp, #16]
 800ef94:	e761      	b.n	800ee5a <_dtoa_r+0x3e2>
 800ef96:	4b27      	ldr	r3, [pc, #156]	@ (800f034 <_dtoa_r+0x5bc>)
 800ef98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ef9a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ef9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800efa2:	4454      	add	r4, sl
 800efa4:	2900      	cmp	r1, #0
 800efa6:	d053      	beq.n	800f050 <_dtoa_r+0x5d8>
 800efa8:	4928      	ldr	r1, [pc, #160]	@ (800f04c <_dtoa_r+0x5d4>)
 800efaa:	2000      	movs	r0, #0
 800efac:	f7f1 fc86 	bl	80008bc <__aeabi_ddiv>
 800efb0:	4633      	mov	r3, r6
 800efb2:	462a      	mov	r2, r5
 800efb4:	f7f1 f9a0 	bl	80002f8 <__aeabi_dsub>
 800efb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800efbc:	4656      	mov	r6, sl
 800efbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800efc2:	f7f1 fe01 	bl	8000bc8 <__aeabi_d2iz>
 800efc6:	4605      	mov	r5, r0
 800efc8:	f7f1 fae4 	bl	8000594 <__aeabi_i2d>
 800efcc:	4602      	mov	r2, r0
 800efce:	460b      	mov	r3, r1
 800efd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800efd4:	f7f1 f990 	bl	80002f8 <__aeabi_dsub>
 800efd8:	3530      	adds	r5, #48	@ 0x30
 800efda:	4602      	mov	r2, r0
 800efdc:	460b      	mov	r3, r1
 800efde:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800efe2:	f806 5b01 	strb.w	r5, [r6], #1
 800efe6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800efea:	f7f1 fdaf 	bl	8000b4c <__aeabi_dcmplt>
 800efee:	2800      	cmp	r0, #0
 800eff0:	d171      	bne.n	800f0d6 <_dtoa_r+0x65e>
 800eff2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eff6:	4911      	ldr	r1, [pc, #68]	@ (800f03c <_dtoa_r+0x5c4>)
 800eff8:	2000      	movs	r0, #0
 800effa:	f7f1 f97d 	bl	80002f8 <__aeabi_dsub>
 800effe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f002:	f7f1 fda3 	bl	8000b4c <__aeabi_dcmplt>
 800f006:	2800      	cmp	r0, #0
 800f008:	f040 8095 	bne.w	800f136 <_dtoa_r+0x6be>
 800f00c:	42a6      	cmp	r6, r4
 800f00e:	f43f af50 	beq.w	800eeb2 <_dtoa_r+0x43a>
 800f012:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f016:	4b0a      	ldr	r3, [pc, #40]	@ (800f040 <_dtoa_r+0x5c8>)
 800f018:	2200      	movs	r2, #0
 800f01a:	f7f1 fb25 	bl	8000668 <__aeabi_dmul>
 800f01e:	4b08      	ldr	r3, [pc, #32]	@ (800f040 <_dtoa_r+0x5c8>)
 800f020:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f024:	2200      	movs	r2, #0
 800f026:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f02a:	f7f1 fb1d 	bl	8000668 <__aeabi_dmul>
 800f02e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f032:	e7c4      	b.n	800efbe <_dtoa_r+0x546>
 800f034:	080127a0 	.word	0x080127a0
 800f038:	08012778 	.word	0x08012778
 800f03c:	3ff00000 	.word	0x3ff00000
 800f040:	40240000 	.word	0x40240000
 800f044:	401c0000 	.word	0x401c0000
 800f048:	40140000 	.word	0x40140000
 800f04c:	3fe00000 	.word	0x3fe00000
 800f050:	4631      	mov	r1, r6
 800f052:	4628      	mov	r0, r5
 800f054:	f7f1 fb08 	bl	8000668 <__aeabi_dmul>
 800f058:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f05c:	9415      	str	r4, [sp, #84]	@ 0x54
 800f05e:	4656      	mov	r6, sl
 800f060:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f064:	f7f1 fdb0 	bl	8000bc8 <__aeabi_d2iz>
 800f068:	4605      	mov	r5, r0
 800f06a:	f7f1 fa93 	bl	8000594 <__aeabi_i2d>
 800f06e:	4602      	mov	r2, r0
 800f070:	460b      	mov	r3, r1
 800f072:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f076:	f7f1 f93f 	bl	80002f8 <__aeabi_dsub>
 800f07a:	3530      	adds	r5, #48	@ 0x30
 800f07c:	f806 5b01 	strb.w	r5, [r6], #1
 800f080:	4602      	mov	r2, r0
 800f082:	460b      	mov	r3, r1
 800f084:	42a6      	cmp	r6, r4
 800f086:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f08a:	f04f 0200 	mov.w	r2, #0
 800f08e:	d124      	bne.n	800f0da <_dtoa_r+0x662>
 800f090:	4bac      	ldr	r3, [pc, #688]	@ (800f344 <_dtoa_r+0x8cc>)
 800f092:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f096:	f7f1 f931 	bl	80002fc <__adddf3>
 800f09a:	4602      	mov	r2, r0
 800f09c:	460b      	mov	r3, r1
 800f09e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f0a2:	f7f1 fd71 	bl	8000b88 <__aeabi_dcmpgt>
 800f0a6:	2800      	cmp	r0, #0
 800f0a8:	d145      	bne.n	800f136 <_dtoa_r+0x6be>
 800f0aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f0ae:	49a5      	ldr	r1, [pc, #660]	@ (800f344 <_dtoa_r+0x8cc>)
 800f0b0:	2000      	movs	r0, #0
 800f0b2:	f7f1 f921 	bl	80002f8 <__aeabi_dsub>
 800f0b6:	4602      	mov	r2, r0
 800f0b8:	460b      	mov	r3, r1
 800f0ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f0be:	f7f1 fd45 	bl	8000b4c <__aeabi_dcmplt>
 800f0c2:	2800      	cmp	r0, #0
 800f0c4:	f43f aef5 	beq.w	800eeb2 <_dtoa_r+0x43a>
 800f0c8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800f0ca:	1e73      	subs	r3, r6, #1
 800f0cc:	9315      	str	r3, [sp, #84]	@ 0x54
 800f0ce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f0d2:	2b30      	cmp	r3, #48	@ 0x30
 800f0d4:	d0f8      	beq.n	800f0c8 <_dtoa_r+0x650>
 800f0d6:	9f04      	ldr	r7, [sp, #16]
 800f0d8:	e73e      	b.n	800ef58 <_dtoa_r+0x4e0>
 800f0da:	4b9b      	ldr	r3, [pc, #620]	@ (800f348 <_dtoa_r+0x8d0>)
 800f0dc:	f7f1 fac4 	bl	8000668 <__aeabi_dmul>
 800f0e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f0e4:	e7bc      	b.n	800f060 <_dtoa_r+0x5e8>
 800f0e6:	d10c      	bne.n	800f102 <_dtoa_r+0x68a>
 800f0e8:	4b98      	ldr	r3, [pc, #608]	@ (800f34c <_dtoa_r+0x8d4>)
 800f0ea:	2200      	movs	r2, #0
 800f0ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f0f0:	f7f1 faba 	bl	8000668 <__aeabi_dmul>
 800f0f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f0f8:	f7f1 fd3c 	bl	8000b74 <__aeabi_dcmpge>
 800f0fc:	2800      	cmp	r0, #0
 800f0fe:	f000 8157 	beq.w	800f3b0 <_dtoa_r+0x938>
 800f102:	2400      	movs	r4, #0
 800f104:	4625      	mov	r5, r4
 800f106:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f108:	43db      	mvns	r3, r3
 800f10a:	9304      	str	r3, [sp, #16]
 800f10c:	4656      	mov	r6, sl
 800f10e:	2700      	movs	r7, #0
 800f110:	4621      	mov	r1, r4
 800f112:	4658      	mov	r0, fp
 800f114:	f000 ff00 	bl	800ff18 <_Bfree>
 800f118:	2d00      	cmp	r5, #0
 800f11a:	d0dc      	beq.n	800f0d6 <_dtoa_r+0x65e>
 800f11c:	b12f      	cbz	r7, 800f12a <_dtoa_r+0x6b2>
 800f11e:	42af      	cmp	r7, r5
 800f120:	d003      	beq.n	800f12a <_dtoa_r+0x6b2>
 800f122:	4639      	mov	r1, r7
 800f124:	4658      	mov	r0, fp
 800f126:	f000 fef7 	bl	800ff18 <_Bfree>
 800f12a:	4629      	mov	r1, r5
 800f12c:	4658      	mov	r0, fp
 800f12e:	f000 fef3 	bl	800ff18 <_Bfree>
 800f132:	e7d0      	b.n	800f0d6 <_dtoa_r+0x65e>
 800f134:	9704      	str	r7, [sp, #16]
 800f136:	4633      	mov	r3, r6
 800f138:	461e      	mov	r6, r3
 800f13a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f13e:	2a39      	cmp	r2, #57	@ 0x39
 800f140:	d107      	bne.n	800f152 <_dtoa_r+0x6da>
 800f142:	459a      	cmp	sl, r3
 800f144:	d1f8      	bne.n	800f138 <_dtoa_r+0x6c0>
 800f146:	9a04      	ldr	r2, [sp, #16]
 800f148:	3201      	adds	r2, #1
 800f14a:	9204      	str	r2, [sp, #16]
 800f14c:	2230      	movs	r2, #48	@ 0x30
 800f14e:	f88a 2000 	strb.w	r2, [sl]
 800f152:	781a      	ldrb	r2, [r3, #0]
 800f154:	3201      	adds	r2, #1
 800f156:	701a      	strb	r2, [r3, #0]
 800f158:	e7bd      	b.n	800f0d6 <_dtoa_r+0x65e>
 800f15a:	4b7b      	ldr	r3, [pc, #492]	@ (800f348 <_dtoa_r+0x8d0>)
 800f15c:	2200      	movs	r2, #0
 800f15e:	f7f1 fa83 	bl	8000668 <__aeabi_dmul>
 800f162:	2200      	movs	r2, #0
 800f164:	2300      	movs	r3, #0
 800f166:	4604      	mov	r4, r0
 800f168:	460d      	mov	r5, r1
 800f16a:	f7f1 fce5 	bl	8000b38 <__aeabi_dcmpeq>
 800f16e:	2800      	cmp	r0, #0
 800f170:	f43f aebb 	beq.w	800eeea <_dtoa_r+0x472>
 800f174:	e6f0      	b.n	800ef58 <_dtoa_r+0x4e0>
 800f176:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f178:	2a00      	cmp	r2, #0
 800f17a:	f000 80db 	beq.w	800f334 <_dtoa_r+0x8bc>
 800f17e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f180:	2a01      	cmp	r2, #1
 800f182:	f300 80bf 	bgt.w	800f304 <_dtoa_r+0x88c>
 800f186:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f188:	2a00      	cmp	r2, #0
 800f18a:	f000 80b7 	beq.w	800f2fc <_dtoa_r+0x884>
 800f18e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f192:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f194:	4646      	mov	r6, r8
 800f196:	9a08      	ldr	r2, [sp, #32]
 800f198:	2101      	movs	r1, #1
 800f19a:	441a      	add	r2, r3
 800f19c:	4658      	mov	r0, fp
 800f19e:	4498      	add	r8, r3
 800f1a0:	9208      	str	r2, [sp, #32]
 800f1a2:	f000 ffb7 	bl	8010114 <__i2b>
 800f1a6:	4605      	mov	r5, r0
 800f1a8:	b15e      	cbz	r6, 800f1c2 <_dtoa_r+0x74a>
 800f1aa:	9b08      	ldr	r3, [sp, #32]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	dd08      	ble.n	800f1c2 <_dtoa_r+0x74a>
 800f1b0:	42b3      	cmp	r3, r6
 800f1b2:	9a08      	ldr	r2, [sp, #32]
 800f1b4:	bfa8      	it	ge
 800f1b6:	4633      	movge	r3, r6
 800f1b8:	eba8 0803 	sub.w	r8, r8, r3
 800f1bc:	1af6      	subs	r6, r6, r3
 800f1be:	1ad3      	subs	r3, r2, r3
 800f1c0:	9308      	str	r3, [sp, #32]
 800f1c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f1c4:	b1f3      	cbz	r3, 800f204 <_dtoa_r+0x78c>
 800f1c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	f000 80b7 	beq.w	800f33c <_dtoa_r+0x8c4>
 800f1ce:	b18c      	cbz	r4, 800f1f4 <_dtoa_r+0x77c>
 800f1d0:	4629      	mov	r1, r5
 800f1d2:	4622      	mov	r2, r4
 800f1d4:	4658      	mov	r0, fp
 800f1d6:	f001 f85d 	bl	8010294 <__pow5mult>
 800f1da:	464a      	mov	r2, r9
 800f1dc:	4601      	mov	r1, r0
 800f1de:	4605      	mov	r5, r0
 800f1e0:	4658      	mov	r0, fp
 800f1e2:	f000 ffad 	bl	8010140 <__multiply>
 800f1e6:	4649      	mov	r1, r9
 800f1e8:	9004      	str	r0, [sp, #16]
 800f1ea:	4658      	mov	r0, fp
 800f1ec:	f000 fe94 	bl	800ff18 <_Bfree>
 800f1f0:	9b04      	ldr	r3, [sp, #16]
 800f1f2:	4699      	mov	r9, r3
 800f1f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f1f6:	1b1a      	subs	r2, r3, r4
 800f1f8:	d004      	beq.n	800f204 <_dtoa_r+0x78c>
 800f1fa:	4649      	mov	r1, r9
 800f1fc:	4658      	mov	r0, fp
 800f1fe:	f001 f849 	bl	8010294 <__pow5mult>
 800f202:	4681      	mov	r9, r0
 800f204:	2101      	movs	r1, #1
 800f206:	4658      	mov	r0, fp
 800f208:	f000 ff84 	bl	8010114 <__i2b>
 800f20c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f20e:	4604      	mov	r4, r0
 800f210:	2b00      	cmp	r3, #0
 800f212:	f000 81cf 	beq.w	800f5b4 <_dtoa_r+0xb3c>
 800f216:	461a      	mov	r2, r3
 800f218:	4601      	mov	r1, r0
 800f21a:	4658      	mov	r0, fp
 800f21c:	f001 f83a 	bl	8010294 <__pow5mult>
 800f220:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f222:	2b01      	cmp	r3, #1
 800f224:	4604      	mov	r4, r0
 800f226:	f300 8095 	bgt.w	800f354 <_dtoa_r+0x8dc>
 800f22a:	9b02      	ldr	r3, [sp, #8]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	f040 8087 	bne.w	800f340 <_dtoa_r+0x8c8>
 800f232:	9b03      	ldr	r3, [sp, #12]
 800f234:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f238:	2b00      	cmp	r3, #0
 800f23a:	f040 8089 	bne.w	800f350 <_dtoa_r+0x8d8>
 800f23e:	9b03      	ldr	r3, [sp, #12]
 800f240:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f244:	0d1b      	lsrs	r3, r3, #20
 800f246:	051b      	lsls	r3, r3, #20
 800f248:	b12b      	cbz	r3, 800f256 <_dtoa_r+0x7de>
 800f24a:	9b08      	ldr	r3, [sp, #32]
 800f24c:	3301      	adds	r3, #1
 800f24e:	9308      	str	r3, [sp, #32]
 800f250:	f108 0801 	add.w	r8, r8, #1
 800f254:	2301      	movs	r3, #1
 800f256:	930a      	str	r3, [sp, #40]	@ 0x28
 800f258:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	f000 81b0 	beq.w	800f5c0 <_dtoa_r+0xb48>
 800f260:	6923      	ldr	r3, [r4, #16]
 800f262:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f266:	6918      	ldr	r0, [r3, #16]
 800f268:	f000 ff08 	bl	801007c <__hi0bits>
 800f26c:	f1c0 0020 	rsb	r0, r0, #32
 800f270:	9b08      	ldr	r3, [sp, #32]
 800f272:	4418      	add	r0, r3
 800f274:	f010 001f 	ands.w	r0, r0, #31
 800f278:	d077      	beq.n	800f36a <_dtoa_r+0x8f2>
 800f27a:	f1c0 0320 	rsb	r3, r0, #32
 800f27e:	2b04      	cmp	r3, #4
 800f280:	dd6b      	ble.n	800f35a <_dtoa_r+0x8e2>
 800f282:	9b08      	ldr	r3, [sp, #32]
 800f284:	f1c0 001c 	rsb	r0, r0, #28
 800f288:	4403      	add	r3, r0
 800f28a:	4480      	add	r8, r0
 800f28c:	4406      	add	r6, r0
 800f28e:	9308      	str	r3, [sp, #32]
 800f290:	f1b8 0f00 	cmp.w	r8, #0
 800f294:	dd05      	ble.n	800f2a2 <_dtoa_r+0x82a>
 800f296:	4649      	mov	r1, r9
 800f298:	4642      	mov	r2, r8
 800f29a:	4658      	mov	r0, fp
 800f29c:	f001 f854 	bl	8010348 <__lshift>
 800f2a0:	4681      	mov	r9, r0
 800f2a2:	9b08      	ldr	r3, [sp, #32]
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	dd05      	ble.n	800f2b4 <_dtoa_r+0x83c>
 800f2a8:	4621      	mov	r1, r4
 800f2aa:	461a      	mov	r2, r3
 800f2ac:	4658      	mov	r0, fp
 800f2ae:	f001 f84b 	bl	8010348 <__lshift>
 800f2b2:	4604      	mov	r4, r0
 800f2b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d059      	beq.n	800f36e <_dtoa_r+0x8f6>
 800f2ba:	4621      	mov	r1, r4
 800f2bc:	4648      	mov	r0, r9
 800f2be:	f001 f8af 	bl	8010420 <__mcmp>
 800f2c2:	2800      	cmp	r0, #0
 800f2c4:	da53      	bge.n	800f36e <_dtoa_r+0x8f6>
 800f2c6:	1e7b      	subs	r3, r7, #1
 800f2c8:	9304      	str	r3, [sp, #16]
 800f2ca:	4649      	mov	r1, r9
 800f2cc:	2300      	movs	r3, #0
 800f2ce:	220a      	movs	r2, #10
 800f2d0:	4658      	mov	r0, fp
 800f2d2:	f000 fe43 	bl	800ff5c <__multadd>
 800f2d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f2d8:	4681      	mov	r9, r0
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	f000 8172 	beq.w	800f5c4 <_dtoa_r+0xb4c>
 800f2e0:	2300      	movs	r3, #0
 800f2e2:	4629      	mov	r1, r5
 800f2e4:	220a      	movs	r2, #10
 800f2e6:	4658      	mov	r0, fp
 800f2e8:	f000 fe38 	bl	800ff5c <__multadd>
 800f2ec:	9b00      	ldr	r3, [sp, #0]
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	4605      	mov	r5, r0
 800f2f2:	dc67      	bgt.n	800f3c4 <_dtoa_r+0x94c>
 800f2f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f2f6:	2b02      	cmp	r3, #2
 800f2f8:	dc41      	bgt.n	800f37e <_dtoa_r+0x906>
 800f2fa:	e063      	b.n	800f3c4 <_dtoa_r+0x94c>
 800f2fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f2fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f302:	e746      	b.n	800f192 <_dtoa_r+0x71a>
 800f304:	9b07      	ldr	r3, [sp, #28]
 800f306:	1e5c      	subs	r4, r3, #1
 800f308:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f30a:	42a3      	cmp	r3, r4
 800f30c:	bfbf      	itttt	lt
 800f30e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800f310:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800f312:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800f314:	1ae3      	sublt	r3, r4, r3
 800f316:	bfb4      	ite	lt
 800f318:	18d2      	addlt	r2, r2, r3
 800f31a:	1b1c      	subge	r4, r3, r4
 800f31c:	9b07      	ldr	r3, [sp, #28]
 800f31e:	bfbc      	itt	lt
 800f320:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800f322:	2400      	movlt	r4, #0
 800f324:	2b00      	cmp	r3, #0
 800f326:	bfb5      	itete	lt
 800f328:	eba8 0603 	sublt.w	r6, r8, r3
 800f32c:	9b07      	ldrge	r3, [sp, #28]
 800f32e:	2300      	movlt	r3, #0
 800f330:	4646      	movge	r6, r8
 800f332:	e730      	b.n	800f196 <_dtoa_r+0x71e>
 800f334:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f336:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800f338:	4646      	mov	r6, r8
 800f33a:	e735      	b.n	800f1a8 <_dtoa_r+0x730>
 800f33c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f33e:	e75c      	b.n	800f1fa <_dtoa_r+0x782>
 800f340:	2300      	movs	r3, #0
 800f342:	e788      	b.n	800f256 <_dtoa_r+0x7de>
 800f344:	3fe00000 	.word	0x3fe00000
 800f348:	40240000 	.word	0x40240000
 800f34c:	40140000 	.word	0x40140000
 800f350:	9b02      	ldr	r3, [sp, #8]
 800f352:	e780      	b.n	800f256 <_dtoa_r+0x7de>
 800f354:	2300      	movs	r3, #0
 800f356:	930a      	str	r3, [sp, #40]	@ 0x28
 800f358:	e782      	b.n	800f260 <_dtoa_r+0x7e8>
 800f35a:	d099      	beq.n	800f290 <_dtoa_r+0x818>
 800f35c:	9a08      	ldr	r2, [sp, #32]
 800f35e:	331c      	adds	r3, #28
 800f360:	441a      	add	r2, r3
 800f362:	4498      	add	r8, r3
 800f364:	441e      	add	r6, r3
 800f366:	9208      	str	r2, [sp, #32]
 800f368:	e792      	b.n	800f290 <_dtoa_r+0x818>
 800f36a:	4603      	mov	r3, r0
 800f36c:	e7f6      	b.n	800f35c <_dtoa_r+0x8e4>
 800f36e:	9b07      	ldr	r3, [sp, #28]
 800f370:	9704      	str	r7, [sp, #16]
 800f372:	2b00      	cmp	r3, #0
 800f374:	dc20      	bgt.n	800f3b8 <_dtoa_r+0x940>
 800f376:	9300      	str	r3, [sp, #0]
 800f378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f37a:	2b02      	cmp	r3, #2
 800f37c:	dd1e      	ble.n	800f3bc <_dtoa_r+0x944>
 800f37e:	9b00      	ldr	r3, [sp, #0]
 800f380:	2b00      	cmp	r3, #0
 800f382:	f47f aec0 	bne.w	800f106 <_dtoa_r+0x68e>
 800f386:	4621      	mov	r1, r4
 800f388:	2205      	movs	r2, #5
 800f38a:	4658      	mov	r0, fp
 800f38c:	f000 fde6 	bl	800ff5c <__multadd>
 800f390:	4601      	mov	r1, r0
 800f392:	4604      	mov	r4, r0
 800f394:	4648      	mov	r0, r9
 800f396:	f001 f843 	bl	8010420 <__mcmp>
 800f39a:	2800      	cmp	r0, #0
 800f39c:	f77f aeb3 	ble.w	800f106 <_dtoa_r+0x68e>
 800f3a0:	4656      	mov	r6, sl
 800f3a2:	2331      	movs	r3, #49	@ 0x31
 800f3a4:	f806 3b01 	strb.w	r3, [r6], #1
 800f3a8:	9b04      	ldr	r3, [sp, #16]
 800f3aa:	3301      	adds	r3, #1
 800f3ac:	9304      	str	r3, [sp, #16]
 800f3ae:	e6ae      	b.n	800f10e <_dtoa_r+0x696>
 800f3b0:	9c07      	ldr	r4, [sp, #28]
 800f3b2:	9704      	str	r7, [sp, #16]
 800f3b4:	4625      	mov	r5, r4
 800f3b6:	e7f3      	b.n	800f3a0 <_dtoa_r+0x928>
 800f3b8:	9b07      	ldr	r3, [sp, #28]
 800f3ba:	9300      	str	r3, [sp, #0]
 800f3bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	f000 8104 	beq.w	800f5cc <_dtoa_r+0xb54>
 800f3c4:	2e00      	cmp	r6, #0
 800f3c6:	dd05      	ble.n	800f3d4 <_dtoa_r+0x95c>
 800f3c8:	4629      	mov	r1, r5
 800f3ca:	4632      	mov	r2, r6
 800f3cc:	4658      	mov	r0, fp
 800f3ce:	f000 ffbb 	bl	8010348 <__lshift>
 800f3d2:	4605      	mov	r5, r0
 800f3d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d05a      	beq.n	800f490 <_dtoa_r+0xa18>
 800f3da:	6869      	ldr	r1, [r5, #4]
 800f3dc:	4658      	mov	r0, fp
 800f3de:	f000 fd5b 	bl	800fe98 <_Balloc>
 800f3e2:	4606      	mov	r6, r0
 800f3e4:	b928      	cbnz	r0, 800f3f2 <_dtoa_r+0x97a>
 800f3e6:	4b84      	ldr	r3, [pc, #528]	@ (800f5f8 <_dtoa_r+0xb80>)
 800f3e8:	4602      	mov	r2, r0
 800f3ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f3ee:	f7ff bb5a 	b.w	800eaa6 <_dtoa_r+0x2e>
 800f3f2:	692a      	ldr	r2, [r5, #16]
 800f3f4:	3202      	adds	r2, #2
 800f3f6:	0092      	lsls	r2, r2, #2
 800f3f8:	f105 010c 	add.w	r1, r5, #12
 800f3fc:	300c      	adds	r0, #12
 800f3fe:	f7ff fa8c 	bl	800e91a <memcpy>
 800f402:	2201      	movs	r2, #1
 800f404:	4631      	mov	r1, r6
 800f406:	4658      	mov	r0, fp
 800f408:	f000 ff9e 	bl	8010348 <__lshift>
 800f40c:	f10a 0301 	add.w	r3, sl, #1
 800f410:	9307      	str	r3, [sp, #28]
 800f412:	9b00      	ldr	r3, [sp, #0]
 800f414:	4453      	add	r3, sl
 800f416:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f418:	9b02      	ldr	r3, [sp, #8]
 800f41a:	f003 0301 	and.w	r3, r3, #1
 800f41e:	462f      	mov	r7, r5
 800f420:	930a      	str	r3, [sp, #40]	@ 0x28
 800f422:	4605      	mov	r5, r0
 800f424:	9b07      	ldr	r3, [sp, #28]
 800f426:	4621      	mov	r1, r4
 800f428:	3b01      	subs	r3, #1
 800f42a:	4648      	mov	r0, r9
 800f42c:	9300      	str	r3, [sp, #0]
 800f42e:	f7ff fa98 	bl	800e962 <quorem>
 800f432:	4639      	mov	r1, r7
 800f434:	9002      	str	r0, [sp, #8]
 800f436:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f43a:	4648      	mov	r0, r9
 800f43c:	f000 fff0 	bl	8010420 <__mcmp>
 800f440:	462a      	mov	r2, r5
 800f442:	9008      	str	r0, [sp, #32]
 800f444:	4621      	mov	r1, r4
 800f446:	4658      	mov	r0, fp
 800f448:	f001 f806 	bl	8010458 <__mdiff>
 800f44c:	68c2      	ldr	r2, [r0, #12]
 800f44e:	4606      	mov	r6, r0
 800f450:	bb02      	cbnz	r2, 800f494 <_dtoa_r+0xa1c>
 800f452:	4601      	mov	r1, r0
 800f454:	4648      	mov	r0, r9
 800f456:	f000 ffe3 	bl	8010420 <__mcmp>
 800f45a:	4602      	mov	r2, r0
 800f45c:	4631      	mov	r1, r6
 800f45e:	4658      	mov	r0, fp
 800f460:	920e      	str	r2, [sp, #56]	@ 0x38
 800f462:	f000 fd59 	bl	800ff18 <_Bfree>
 800f466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f468:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f46a:	9e07      	ldr	r6, [sp, #28]
 800f46c:	ea43 0102 	orr.w	r1, r3, r2
 800f470:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f472:	4319      	orrs	r1, r3
 800f474:	d110      	bne.n	800f498 <_dtoa_r+0xa20>
 800f476:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f47a:	d029      	beq.n	800f4d0 <_dtoa_r+0xa58>
 800f47c:	9b08      	ldr	r3, [sp, #32]
 800f47e:	2b00      	cmp	r3, #0
 800f480:	dd02      	ble.n	800f488 <_dtoa_r+0xa10>
 800f482:	9b02      	ldr	r3, [sp, #8]
 800f484:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800f488:	9b00      	ldr	r3, [sp, #0]
 800f48a:	f883 8000 	strb.w	r8, [r3]
 800f48e:	e63f      	b.n	800f110 <_dtoa_r+0x698>
 800f490:	4628      	mov	r0, r5
 800f492:	e7bb      	b.n	800f40c <_dtoa_r+0x994>
 800f494:	2201      	movs	r2, #1
 800f496:	e7e1      	b.n	800f45c <_dtoa_r+0x9e4>
 800f498:	9b08      	ldr	r3, [sp, #32]
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	db04      	blt.n	800f4a8 <_dtoa_r+0xa30>
 800f49e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f4a0:	430b      	orrs	r3, r1
 800f4a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f4a4:	430b      	orrs	r3, r1
 800f4a6:	d120      	bne.n	800f4ea <_dtoa_r+0xa72>
 800f4a8:	2a00      	cmp	r2, #0
 800f4aa:	dded      	ble.n	800f488 <_dtoa_r+0xa10>
 800f4ac:	4649      	mov	r1, r9
 800f4ae:	2201      	movs	r2, #1
 800f4b0:	4658      	mov	r0, fp
 800f4b2:	f000 ff49 	bl	8010348 <__lshift>
 800f4b6:	4621      	mov	r1, r4
 800f4b8:	4681      	mov	r9, r0
 800f4ba:	f000 ffb1 	bl	8010420 <__mcmp>
 800f4be:	2800      	cmp	r0, #0
 800f4c0:	dc03      	bgt.n	800f4ca <_dtoa_r+0xa52>
 800f4c2:	d1e1      	bne.n	800f488 <_dtoa_r+0xa10>
 800f4c4:	f018 0f01 	tst.w	r8, #1
 800f4c8:	d0de      	beq.n	800f488 <_dtoa_r+0xa10>
 800f4ca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f4ce:	d1d8      	bne.n	800f482 <_dtoa_r+0xa0a>
 800f4d0:	9a00      	ldr	r2, [sp, #0]
 800f4d2:	2339      	movs	r3, #57	@ 0x39
 800f4d4:	7013      	strb	r3, [r2, #0]
 800f4d6:	4633      	mov	r3, r6
 800f4d8:	461e      	mov	r6, r3
 800f4da:	3b01      	subs	r3, #1
 800f4dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f4e0:	2a39      	cmp	r2, #57	@ 0x39
 800f4e2:	d052      	beq.n	800f58a <_dtoa_r+0xb12>
 800f4e4:	3201      	adds	r2, #1
 800f4e6:	701a      	strb	r2, [r3, #0]
 800f4e8:	e612      	b.n	800f110 <_dtoa_r+0x698>
 800f4ea:	2a00      	cmp	r2, #0
 800f4ec:	dd07      	ble.n	800f4fe <_dtoa_r+0xa86>
 800f4ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f4f2:	d0ed      	beq.n	800f4d0 <_dtoa_r+0xa58>
 800f4f4:	9a00      	ldr	r2, [sp, #0]
 800f4f6:	f108 0301 	add.w	r3, r8, #1
 800f4fa:	7013      	strb	r3, [r2, #0]
 800f4fc:	e608      	b.n	800f110 <_dtoa_r+0x698>
 800f4fe:	9b07      	ldr	r3, [sp, #28]
 800f500:	9a07      	ldr	r2, [sp, #28]
 800f502:	f803 8c01 	strb.w	r8, [r3, #-1]
 800f506:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f508:	4293      	cmp	r3, r2
 800f50a:	d028      	beq.n	800f55e <_dtoa_r+0xae6>
 800f50c:	4649      	mov	r1, r9
 800f50e:	2300      	movs	r3, #0
 800f510:	220a      	movs	r2, #10
 800f512:	4658      	mov	r0, fp
 800f514:	f000 fd22 	bl	800ff5c <__multadd>
 800f518:	42af      	cmp	r7, r5
 800f51a:	4681      	mov	r9, r0
 800f51c:	f04f 0300 	mov.w	r3, #0
 800f520:	f04f 020a 	mov.w	r2, #10
 800f524:	4639      	mov	r1, r7
 800f526:	4658      	mov	r0, fp
 800f528:	d107      	bne.n	800f53a <_dtoa_r+0xac2>
 800f52a:	f000 fd17 	bl	800ff5c <__multadd>
 800f52e:	4607      	mov	r7, r0
 800f530:	4605      	mov	r5, r0
 800f532:	9b07      	ldr	r3, [sp, #28]
 800f534:	3301      	adds	r3, #1
 800f536:	9307      	str	r3, [sp, #28]
 800f538:	e774      	b.n	800f424 <_dtoa_r+0x9ac>
 800f53a:	f000 fd0f 	bl	800ff5c <__multadd>
 800f53e:	4629      	mov	r1, r5
 800f540:	4607      	mov	r7, r0
 800f542:	2300      	movs	r3, #0
 800f544:	220a      	movs	r2, #10
 800f546:	4658      	mov	r0, fp
 800f548:	f000 fd08 	bl	800ff5c <__multadd>
 800f54c:	4605      	mov	r5, r0
 800f54e:	e7f0      	b.n	800f532 <_dtoa_r+0xaba>
 800f550:	9b00      	ldr	r3, [sp, #0]
 800f552:	2b00      	cmp	r3, #0
 800f554:	bfcc      	ite	gt
 800f556:	461e      	movgt	r6, r3
 800f558:	2601      	movle	r6, #1
 800f55a:	4456      	add	r6, sl
 800f55c:	2700      	movs	r7, #0
 800f55e:	4649      	mov	r1, r9
 800f560:	2201      	movs	r2, #1
 800f562:	4658      	mov	r0, fp
 800f564:	f000 fef0 	bl	8010348 <__lshift>
 800f568:	4621      	mov	r1, r4
 800f56a:	4681      	mov	r9, r0
 800f56c:	f000 ff58 	bl	8010420 <__mcmp>
 800f570:	2800      	cmp	r0, #0
 800f572:	dcb0      	bgt.n	800f4d6 <_dtoa_r+0xa5e>
 800f574:	d102      	bne.n	800f57c <_dtoa_r+0xb04>
 800f576:	f018 0f01 	tst.w	r8, #1
 800f57a:	d1ac      	bne.n	800f4d6 <_dtoa_r+0xa5e>
 800f57c:	4633      	mov	r3, r6
 800f57e:	461e      	mov	r6, r3
 800f580:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f584:	2a30      	cmp	r2, #48	@ 0x30
 800f586:	d0fa      	beq.n	800f57e <_dtoa_r+0xb06>
 800f588:	e5c2      	b.n	800f110 <_dtoa_r+0x698>
 800f58a:	459a      	cmp	sl, r3
 800f58c:	d1a4      	bne.n	800f4d8 <_dtoa_r+0xa60>
 800f58e:	9b04      	ldr	r3, [sp, #16]
 800f590:	3301      	adds	r3, #1
 800f592:	9304      	str	r3, [sp, #16]
 800f594:	2331      	movs	r3, #49	@ 0x31
 800f596:	f88a 3000 	strb.w	r3, [sl]
 800f59a:	e5b9      	b.n	800f110 <_dtoa_r+0x698>
 800f59c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f59e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800f5fc <_dtoa_r+0xb84>
 800f5a2:	b11b      	cbz	r3, 800f5ac <_dtoa_r+0xb34>
 800f5a4:	f10a 0308 	add.w	r3, sl, #8
 800f5a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800f5aa:	6013      	str	r3, [r2, #0]
 800f5ac:	4650      	mov	r0, sl
 800f5ae:	b019      	add	sp, #100	@ 0x64
 800f5b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5b6:	2b01      	cmp	r3, #1
 800f5b8:	f77f ae37 	ble.w	800f22a <_dtoa_r+0x7b2>
 800f5bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f5be:	930a      	str	r3, [sp, #40]	@ 0x28
 800f5c0:	2001      	movs	r0, #1
 800f5c2:	e655      	b.n	800f270 <_dtoa_r+0x7f8>
 800f5c4:	9b00      	ldr	r3, [sp, #0]
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	f77f aed6 	ble.w	800f378 <_dtoa_r+0x900>
 800f5cc:	4656      	mov	r6, sl
 800f5ce:	4621      	mov	r1, r4
 800f5d0:	4648      	mov	r0, r9
 800f5d2:	f7ff f9c6 	bl	800e962 <quorem>
 800f5d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f5da:	f806 8b01 	strb.w	r8, [r6], #1
 800f5de:	9b00      	ldr	r3, [sp, #0]
 800f5e0:	eba6 020a 	sub.w	r2, r6, sl
 800f5e4:	4293      	cmp	r3, r2
 800f5e6:	ddb3      	ble.n	800f550 <_dtoa_r+0xad8>
 800f5e8:	4649      	mov	r1, r9
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	220a      	movs	r2, #10
 800f5ee:	4658      	mov	r0, fp
 800f5f0:	f000 fcb4 	bl	800ff5c <__multadd>
 800f5f4:	4681      	mov	r9, r0
 800f5f6:	e7ea      	b.n	800f5ce <_dtoa_r+0xb56>
 800f5f8:	080126a1 	.word	0x080126a1
 800f5fc:	08012625 	.word	0x08012625

0800f600 <_free_r>:
 800f600:	b538      	push	{r3, r4, r5, lr}
 800f602:	4605      	mov	r5, r0
 800f604:	2900      	cmp	r1, #0
 800f606:	d041      	beq.n	800f68c <_free_r+0x8c>
 800f608:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f60c:	1f0c      	subs	r4, r1, #4
 800f60e:	2b00      	cmp	r3, #0
 800f610:	bfb8      	it	lt
 800f612:	18e4      	addlt	r4, r4, r3
 800f614:	f000 fc34 	bl	800fe80 <__malloc_lock>
 800f618:	4a1d      	ldr	r2, [pc, #116]	@ (800f690 <_free_r+0x90>)
 800f61a:	6813      	ldr	r3, [r2, #0]
 800f61c:	b933      	cbnz	r3, 800f62c <_free_r+0x2c>
 800f61e:	6063      	str	r3, [r4, #4]
 800f620:	6014      	str	r4, [r2, #0]
 800f622:	4628      	mov	r0, r5
 800f624:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f628:	f000 bc30 	b.w	800fe8c <__malloc_unlock>
 800f62c:	42a3      	cmp	r3, r4
 800f62e:	d908      	bls.n	800f642 <_free_r+0x42>
 800f630:	6820      	ldr	r0, [r4, #0]
 800f632:	1821      	adds	r1, r4, r0
 800f634:	428b      	cmp	r3, r1
 800f636:	bf01      	itttt	eq
 800f638:	6819      	ldreq	r1, [r3, #0]
 800f63a:	685b      	ldreq	r3, [r3, #4]
 800f63c:	1809      	addeq	r1, r1, r0
 800f63e:	6021      	streq	r1, [r4, #0]
 800f640:	e7ed      	b.n	800f61e <_free_r+0x1e>
 800f642:	461a      	mov	r2, r3
 800f644:	685b      	ldr	r3, [r3, #4]
 800f646:	b10b      	cbz	r3, 800f64c <_free_r+0x4c>
 800f648:	42a3      	cmp	r3, r4
 800f64a:	d9fa      	bls.n	800f642 <_free_r+0x42>
 800f64c:	6811      	ldr	r1, [r2, #0]
 800f64e:	1850      	adds	r0, r2, r1
 800f650:	42a0      	cmp	r0, r4
 800f652:	d10b      	bne.n	800f66c <_free_r+0x6c>
 800f654:	6820      	ldr	r0, [r4, #0]
 800f656:	4401      	add	r1, r0
 800f658:	1850      	adds	r0, r2, r1
 800f65a:	4283      	cmp	r3, r0
 800f65c:	6011      	str	r1, [r2, #0]
 800f65e:	d1e0      	bne.n	800f622 <_free_r+0x22>
 800f660:	6818      	ldr	r0, [r3, #0]
 800f662:	685b      	ldr	r3, [r3, #4]
 800f664:	6053      	str	r3, [r2, #4]
 800f666:	4408      	add	r0, r1
 800f668:	6010      	str	r0, [r2, #0]
 800f66a:	e7da      	b.n	800f622 <_free_r+0x22>
 800f66c:	d902      	bls.n	800f674 <_free_r+0x74>
 800f66e:	230c      	movs	r3, #12
 800f670:	602b      	str	r3, [r5, #0]
 800f672:	e7d6      	b.n	800f622 <_free_r+0x22>
 800f674:	6820      	ldr	r0, [r4, #0]
 800f676:	1821      	adds	r1, r4, r0
 800f678:	428b      	cmp	r3, r1
 800f67a:	bf04      	itt	eq
 800f67c:	6819      	ldreq	r1, [r3, #0]
 800f67e:	685b      	ldreq	r3, [r3, #4]
 800f680:	6063      	str	r3, [r4, #4]
 800f682:	bf04      	itt	eq
 800f684:	1809      	addeq	r1, r1, r0
 800f686:	6021      	streq	r1, [r4, #0]
 800f688:	6054      	str	r4, [r2, #4]
 800f68a:	e7ca      	b.n	800f622 <_free_r+0x22>
 800f68c:	bd38      	pop	{r3, r4, r5, pc}
 800f68e:	bf00      	nop
 800f690:	200030f0 	.word	0x200030f0

0800f694 <rshift>:
 800f694:	6903      	ldr	r3, [r0, #16]
 800f696:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f69a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f69e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f6a2:	f100 0414 	add.w	r4, r0, #20
 800f6a6:	dd45      	ble.n	800f734 <rshift+0xa0>
 800f6a8:	f011 011f 	ands.w	r1, r1, #31
 800f6ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f6b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f6b4:	d10c      	bne.n	800f6d0 <rshift+0x3c>
 800f6b6:	f100 0710 	add.w	r7, r0, #16
 800f6ba:	4629      	mov	r1, r5
 800f6bc:	42b1      	cmp	r1, r6
 800f6be:	d334      	bcc.n	800f72a <rshift+0x96>
 800f6c0:	1a9b      	subs	r3, r3, r2
 800f6c2:	009b      	lsls	r3, r3, #2
 800f6c4:	1eea      	subs	r2, r5, #3
 800f6c6:	4296      	cmp	r6, r2
 800f6c8:	bf38      	it	cc
 800f6ca:	2300      	movcc	r3, #0
 800f6cc:	4423      	add	r3, r4
 800f6ce:	e015      	b.n	800f6fc <rshift+0x68>
 800f6d0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f6d4:	f1c1 0820 	rsb	r8, r1, #32
 800f6d8:	40cf      	lsrs	r7, r1
 800f6da:	f105 0e04 	add.w	lr, r5, #4
 800f6de:	46a1      	mov	r9, r4
 800f6e0:	4576      	cmp	r6, lr
 800f6e2:	46f4      	mov	ip, lr
 800f6e4:	d815      	bhi.n	800f712 <rshift+0x7e>
 800f6e6:	1a9a      	subs	r2, r3, r2
 800f6e8:	0092      	lsls	r2, r2, #2
 800f6ea:	3a04      	subs	r2, #4
 800f6ec:	3501      	adds	r5, #1
 800f6ee:	42ae      	cmp	r6, r5
 800f6f0:	bf38      	it	cc
 800f6f2:	2200      	movcc	r2, #0
 800f6f4:	18a3      	adds	r3, r4, r2
 800f6f6:	50a7      	str	r7, [r4, r2]
 800f6f8:	b107      	cbz	r7, 800f6fc <rshift+0x68>
 800f6fa:	3304      	adds	r3, #4
 800f6fc:	1b1a      	subs	r2, r3, r4
 800f6fe:	42a3      	cmp	r3, r4
 800f700:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f704:	bf08      	it	eq
 800f706:	2300      	moveq	r3, #0
 800f708:	6102      	str	r2, [r0, #16]
 800f70a:	bf08      	it	eq
 800f70c:	6143      	streq	r3, [r0, #20]
 800f70e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f712:	f8dc c000 	ldr.w	ip, [ip]
 800f716:	fa0c fc08 	lsl.w	ip, ip, r8
 800f71a:	ea4c 0707 	orr.w	r7, ip, r7
 800f71e:	f849 7b04 	str.w	r7, [r9], #4
 800f722:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f726:	40cf      	lsrs	r7, r1
 800f728:	e7da      	b.n	800f6e0 <rshift+0x4c>
 800f72a:	f851 cb04 	ldr.w	ip, [r1], #4
 800f72e:	f847 cf04 	str.w	ip, [r7, #4]!
 800f732:	e7c3      	b.n	800f6bc <rshift+0x28>
 800f734:	4623      	mov	r3, r4
 800f736:	e7e1      	b.n	800f6fc <rshift+0x68>

0800f738 <__hexdig_fun>:
 800f738:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f73c:	2b09      	cmp	r3, #9
 800f73e:	d802      	bhi.n	800f746 <__hexdig_fun+0xe>
 800f740:	3820      	subs	r0, #32
 800f742:	b2c0      	uxtb	r0, r0
 800f744:	4770      	bx	lr
 800f746:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f74a:	2b05      	cmp	r3, #5
 800f74c:	d801      	bhi.n	800f752 <__hexdig_fun+0x1a>
 800f74e:	3847      	subs	r0, #71	@ 0x47
 800f750:	e7f7      	b.n	800f742 <__hexdig_fun+0xa>
 800f752:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f756:	2b05      	cmp	r3, #5
 800f758:	d801      	bhi.n	800f75e <__hexdig_fun+0x26>
 800f75a:	3827      	subs	r0, #39	@ 0x27
 800f75c:	e7f1      	b.n	800f742 <__hexdig_fun+0xa>
 800f75e:	2000      	movs	r0, #0
 800f760:	4770      	bx	lr
	...

0800f764 <__gethex>:
 800f764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f768:	b085      	sub	sp, #20
 800f76a:	468a      	mov	sl, r1
 800f76c:	9302      	str	r3, [sp, #8]
 800f76e:	680b      	ldr	r3, [r1, #0]
 800f770:	9001      	str	r0, [sp, #4]
 800f772:	4690      	mov	r8, r2
 800f774:	1c9c      	adds	r4, r3, #2
 800f776:	46a1      	mov	r9, r4
 800f778:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f77c:	2830      	cmp	r0, #48	@ 0x30
 800f77e:	d0fa      	beq.n	800f776 <__gethex+0x12>
 800f780:	eba9 0303 	sub.w	r3, r9, r3
 800f784:	f1a3 0b02 	sub.w	fp, r3, #2
 800f788:	f7ff ffd6 	bl	800f738 <__hexdig_fun>
 800f78c:	4605      	mov	r5, r0
 800f78e:	2800      	cmp	r0, #0
 800f790:	d168      	bne.n	800f864 <__gethex+0x100>
 800f792:	49a0      	ldr	r1, [pc, #640]	@ (800fa14 <__gethex+0x2b0>)
 800f794:	2201      	movs	r2, #1
 800f796:	4648      	mov	r0, r9
 800f798:	f7ff f802 	bl	800e7a0 <strncmp>
 800f79c:	4607      	mov	r7, r0
 800f79e:	2800      	cmp	r0, #0
 800f7a0:	d167      	bne.n	800f872 <__gethex+0x10e>
 800f7a2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f7a6:	4626      	mov	r6, r4
 800f7a8:	f7ff ffc6 	bl	800f738 <__hexdig_fun>
 800f7ac:	2800      	cmp	r0, #0
 800f7ae:	d062      	beq.n	800f876 <__gethex+0x112>
 800f7b0:	4623      	mov	r3, r4
 800f7b2:	7818      	ldrb	r0, [r3, #0]
 800f7b4:	2830      	cmp	r0, #48	@ 0x30
 800f7b6:	4699      	mov	r9, r3
 800f7b8:	f103 0301 	add.w	r3, r3, #1
 800f7bc:	d0f9      	beq.n	800f7b2 <__gethex+0x4e>
 800f7be:	f7ff ffbb 	bl	800f738 <__hexdig_fun>
 800f7c2:	fab0 f580 	clz	r5, r0
 800f7c6:	096d      	lsrs	r5, r5, #5
 800f7c8:	f04f 0b01 	mov.w	fp, #1
 800f7cc:	464a      	mov	r2, r9
 800f7ce:	4616      	mov	r6, r2
 800f7d0:	3201      	adds	r2, #1
 800f7d2:	7830      	ldrb	r0, [r6, #0]
 800f7d4:	f7ff ffb0 	bl	800f738 <__hexdig_fun>
 800f7d8:	2800      	cmp	r0, #0
 800f7da:	d1f8      	bne.n	800f7ce <__gethex+0x6a>
 800f7dc:	498d      	ldr	r1, [pc, #564]	@ (800fa14 <__gethex+0x2b0>)
 800f7de:	2201      	movs	r2, #1
 800f7e0:	4630      	mov	r0, r6
 800f7e2:	f7fe ffdd 	bl	800e7a0 <strncmp>
 800f7e6:	2800      	cmp	r0, #0
 800f7e8:	d13f      	bne.n	800f86a <__gethex+0x106>
 800f7ea:	b944      	cbnz	r4, 800f7fe <__gethex+0x9a>
 800f7ec:	1c74      	adds	r4, r6, #1
 800f7ee:	4622      	mov	r2, r4
 800f7f0:	4616      	mov	r6, r2
 800f7f2:	3201      	adds	r2, #1
 800f7f4:	7830      	ldrb	r0, [r6, #0]
 800f7f6:	f7ff ff9f 	bl	800f738 <__hexdig_fun>
 800f7fa:	2800      	cmp	r0, #0
 800f7fc:	d1f8      	bne.n	800f7f0 <__gethex+0x8c>
 800f7fe:	1ba4      	subs	r4, r4, r6
 800f800:	00a7      	lsls	r7, r4, #2
 800f802:	7833      	ldrb	r3, [r6, #0]
 800f804:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f808:	2b50      	cmp	r3, #80	@ 0x50
 800f80a:	d13e      	bne.n	800f88a <__gethex+0x126>
 800f80c:	7873      	ldrb	r3, [r6, #1]
 800f80e:	2b2b      	cmp	r3, #43	@ 0x2b
 800f810:	d033      	beq.n	800f87a <__gethex+0x116>
 800f812:	2b2d      	cmp	r3, #45	@ 0x2d
 800f814:	d034      	beq.n	800f880 <__gethex+0x11c>
 800f816:	1c71      	adds	r1, r6, #1
 800f818:	2400      	movs	r4, #0
 800f81a:	7808      	ldrb	r0, [r1, #0]
 800f81c:	f7ff ff8c 	bl	800f738 <__hexdig_fun>
 800f820:	1e43      	subs	r3, r0, #1
 800f822:	b2db      	uxtb	r3, r3
 800f824:	2b18      	cmp	r3, #24
 800f826:	d830      	bhi.n	800f88a <__gethex+0x126>
 800f828:	f1a0 0210 	sub.w	r2, r0, #16
 800f82c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f830:	f7ff ff82 	bl	800f738 <__hexdig_fun>
 800f834:	f100 3cff 	add.w	ip, r0, #4294967295
 800f838:	fa5f fc8c 	uxtb.w	ip, ip
 800f83c:	f1bc 0f18 	cmp.w	ip, #24
 800f840:	f04f 030a 	mov.w	r3, #10
 800f844:	d91e      	bls.n	800f884 <__gethex+0x120>
 800f846:	b104      	cbz	r4, 800f84a <__gethex+0xe6>
 800f848:	4252      	negs	r2, r2
 800f84a:	4417      	add	r7, r2
 800f84c:	f8ca 1000 	str.w	r1, [sl]
 800f850:	b1ed      	cbz	r5, 800f88e <__gethex+0x12a>
 800f852:	f1bb 0f00 	cmp.w	fp, #0
 800f856:	bf0c      	ite	eq
 800f858:	2506      	moveq	r5, #6
 800f85a:	2500      	movne	r5, #0
 800f85c:	4628      	mov	r0, r5
 800f85e:	b005      	add	sp, #20
 800f860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f864:	2500      	movs	r5, #0
 800f866:	462c      	mov	r4, r5
 800f868:	e7b0      	b.n	800f7cc <__gethex+0x68>
 800f86a:	2c00      	cmp	r4, #0
 800f86c:	d1c7      	bne.n	800f7fe <__gethex+0x9a>
 800f86e:	4627      	mov	r7, r4
 800f870:	e7c7      	b.n	800f802 <__gethex+0x9e>
 800f872:	464e      	mov	r6, r9
 800f874:	462f      	mov	r7, r5
 800f876:	2501      	movs	r5, #1
 800f878:	e7c3      	b.n	800f802 <__gethex+0x9e>
 800f87a:	2400      	movs	r4, #0
 800f87c:	1cb1      	adds	r1, r6, #2
 800f87e:	e7cc      	b.n	800f81a <__gethex+0xb6>
 800f880:	2401      	movs	r4, #1
 800f882:	e7fb      	b.n	800f87c <__gethex+0x118>
 800f884:	fb03 0002 	mla	r0, r3, r2, r0
 800f888:	e7ce      	b.n	800f828 <__gethex+0xc4>
 800f88a:	4631      	mov	r1, r6
 800f88c:	e7de      	b.n	800f84c <__gethex+0xe8>
 800f88e:	eba6 0309 	sub.w	r3, r6, r9
 800f892:	3b01      	subs	r3, #1
 800f894:	4629      	mov	r1, r5
 800f896:	2b07      	cmp	r3, #7
 800f898:	dc0a      	bgt.n	800f8b0 <__gethex+0x14c>
 800f89a:	9801      	ldr	r0, [sp, #4]
 800f89c:	f000 fafc 	bl	800fe98 <_Balloc>
 800f8a0:	4604      	mov	r4, r0
 800f8a2:	b940      	cbnz	r0, 800f8b6 <__gethex+0x152>
 800f8a4:	4b5c      	ldr	r3, [pc, #368]	@ (800fa18 <__gethex+0x2b4>)
 800f8a6:	4602      	mov	r2, r0
 800f8a8:	21e4      	movs	r1, #228	@ 0xe4
 800f8aa:	485c      	ldr	r0, [pc, #368]	@ (800fa1c <__gethex+0x2b8>)
 800f8ac:	f7fd fa96 	bl	800cddc <__assert_func>
 800f8b0:	3101      	adds	r1, #1
 800f8b2:	105b      	asrs	r3, r3, #1
 800f8b4:	e7ef      	b.n	800f896 <__gethex+0x132>
 800f8b6:	f100 0a14 	add.w	sl, r0, #20
 800f8ba:	2300      	movs	r3, #0
 800f8bc:	4655      	mov	r5, sl
 800f8be:	469b      	mov	fp, r3
 800f8c0:	45b1      	cmp	r9, r6
 800f8c2:	d337      	bcc.n	800f934 <__gethex+0x1d0>
 800f8c4:	f845 bb04 	str.w	fp, [r5], #4
 800f8c8:	eba5 050a 	sub.w	r5, r5, sl
 800f8cc:	10ad      	asrs	r5, r5, #2
 800f8ce:	6125      	str	r5, [r4, #16]
 800f8d0:	4658      	mov	r0, fp
 800f8d2:	f000 fbd3 	bl	801007c <__hi0bits>
 800f8d6:	016d      	lsls	r5, r5, #5
 800f8d8:	f8d8 6000 	ldr.w	r6, [r8]
 800f8dc:	1a2d      	subs	r5, r5, r0
 800f8de:	42b5      	cmp	r5, r6
 800f8e0:	dd54      	ble.n	800f98c <__gethex+0x228>
 800f8e2:	1bad      	subs	r5, r5, r6
 800f8e4:	4629      	mov	r1, r5
 800f8e6:	4620      	mov	r0, r4
 800f8e8:	f000 ff67 	bl	80107ba <__any_on>
 800f8ec:	4681      	mov	r9, r0
 800f8ee:	b178      	cbz	r0, 800f910 <__gethex+0x1ac>
 800f8f0:	1e6b      	subs	r3, r5, #1
 800f8f2:	1159      	asrs	r1, r3, #5
 800f8f4:	f003 021f 	and.w	r2, r3, #31
 800f8f8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f8fc:	f04f 0901 	mov.w	r9, #1
 800f900:	fa09 f202 	lsl.w	r2, r9, r2
 800f904:	420a      	tst	r2, r1
 800f906:	d003      	beq.n	800f910 <__gethex+0x1ac>
 800f908:	454b      	cmp	r3, r9
 800f90a:	dc36      	bgt.n	800f97a <__gethex+0x216>
 800f90c:	f04f 0902 	mov.w	r9, #2
 800f910:	4629      	mov	r1, r5
 800f912:	4620      	mov	r0, r4
 800f914:	f7ff febe 	bl	800f694 <rshift>
 800f918:	442f      	add	r7, r5
 800f91a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f91e:	42bb      	cmp	r3, r7
 800f920:	da42      	bge.n	800f9a8 <__gethex+0x244>
 800f922:	9801      	ldr	r0, [sp, #4]
 800f924:	4621      	mov	r1, r4
 800f926:	f000 faf7 	bl	800ff18 <_Bfree>
 800f92a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f92c:	2300      	movs	r3, #0
 800f92e:	6013      	str	r3, [r2, #0]
 800f930:	25a3      	movs	r5, #163	@ 0xa3
 800f932:	e793      	b.n	800f85c <__gethex+0xf8>
 800f934:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f938:	2a2e      	cmp	r2, #46	@ 0x2e
 800f93a:	d012      	beq.n	800f962 <__gethex+0x1fe>
 800f93c:	2b20      	cmp	r3, #32
 800f93e:	d104      	bne.n	800f94a <__gethex+0x1e6>
 800f940:	f845 bb04 	str.w	fp, [r5], #4
 800f944:	f04f 0b00 	mov.w	fp, #0
 800f948:	465b      	mov	r3, fp
 800f94a:	7830      	ldrb	r0, [r6, #0]
 800f94c:	9303      	str	r3, [sp, #12]
 800f94e:	f7ff fef3 	bl	800f738 <__hexdig_fun>
 800f952:	9b03      	ldr	r3, [sp, #12]
 800f954:	f000 000f 	and.w	r0, r0, #15
 800f958:	4098      	lsls	r0, r3
 800f95a:	ea4b 0b00 	orr.w	fp, fp, r0
 800f95e:	3304      	adds	r3, #4
 800f960:	e7ae      	b.n	800f8c0 <__gethex+0x15c>
 800f962:	45b1      	cmp	r9, r6
 800f964:	d8ea      	bhi.n	800f93c <__gethex+0x1d8>
 800f966:	492b      	ldr	r1, [pc, #172]	@ (800fa14 <__gethex+0x2b0>)
 800f968:	9303      	str	r3, [sp, #12]
 800f96a:	2201      	movs	r2, #1
 800f96c:	4630      	mov	r0, r6
 800f96e:	f7fe ff17 	bl	800e7a0 <strncmp>
 800f972:	9b03      	ldr	r3, [sp, #12]
 800f974:	2800      	cmp	r0, #0
 800f976:	d1e1      	bne.n	800f93c <__gethex+0x1d8>
 800f978:	e7a2      	b.n	800f8c0 <__gethex+0x15c>
 800f97a:	1ea9      	subs	r1, r5, #2
 800f97c:	4620      	mov	r0, r4
 800f97e:	f000 ff1c 	bl	80107ba <__any_on>
 800f982:	2800      	cmp	r0, #0
 800f984:	d0c2      	beq.n	800f90c <__gethex+0x1a8>
 800f986:	f04f 0903 	mov.w	r9, #3
 800f98a:	e7c1      	b.n	800f910 <__gethex+0x1ac>
 800f98c:	da09      	bge.n	800f9a2 <__gethex+0x23e>
 800f98e:	1b75      	subs	r5, r6, r5
 800f990:	4621      	mov	r1, r4
 800f992:	9801      	ldr	r0, [sp, #4]
 800f994:	462a      	mov	r2, r5
 800f996:	f000 fcd7 	bl	8010348 <__lshift>
 800f99a:	1b7f      	subs	r7, r7, r5
 800f99c:	4604      	mov	r4, r0
 800f99e:	f100 0a14 	add.w	sl, r0, #20
 800f9a2:	f04f 0900 	mov.w	r9, #0
 800f9a6:	e7b8      	b.n	800f91a <__gethex+0x1b6>
 800f9a8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f9ac:	42bd      	cmp	r5, r7
 800f9ae:	dd6f      	ble.n	800fa90 <__gethex+0x32c>
 800f9b0:	1bed      	subs	r5, r5, r7
 800f9b2:	42ae      	cmp	r6, r5
 800f9b4:	dc34      	bgt.n	800fa20 <__gethex+0x2bc>
 800f9b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f9ba:	2b02      	cmp	r3, #2
 800f9bc:	d022      	beq.n	800fa04 <__gethex+0x2a0>
 800f9be:	2b03      	cmp	r3, #3
 800f9c0:	d024      	beq.n	800fa0c <__gethex+0x2a8>
 800f9c2:	2b01      	cmp	r3, #1
 800f9c4:	d115      	bne.n	800f9f2 <__gethex+0x28e>
 800f9c6:	42ae      	cmp	r6, r5
 800f9c8:	d113      	bne.n	800f9f2 <__gethex+0x28e>
 800f9ca:	2e01      	cmp	r6, #1
 800f9cc:	d10b      	bne.n	800f9e6 <__gethex+0x282>
 800f9ce:	9a02      	ldr	r2, [sp, #8]
 800f9d0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f9d4:	6013      	str	r3, [r2, #0]
 800f9d6:	2301      	movs	r3, #1
 800f9d8:	6123      	str	r3, [r4, #16]
 800f9da:	f8ca 3000 	str.w	r3, [sl]
 800f9de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f9e0:	2562      	movs	r5, #98	@ 0x62
 800f9e2:	601c      	str	r4, [r3, #0]
 800f9e4:	e73a      	b.n	800f85c <__gethex+0xf8>
 800f9e6:	1e71      	subs	r1, r6, #1
 800f9e8:	4620      	mov	r0, r4
 800f9ea:	f000 fee6 	bl	80107ba <__any_on>
 800f9ee:	2800      	cmp	r0, #0
 800f9f0:	d1ed      	bne.n	800f9ce <__gethex+0x26a>
 800f9f2:	9801      	ldr	r0, [sp, #4]
 800f9f4:	4621      	mov	r1, r4
 800f9f6:	f000 fa8f 	bl	800ff18 <_Bfree>
 800f9fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f9fc:	2300      	movs	r3, #0
 800f9fe:	6013      	str	r3, [r2, #0]
 800fa00:	2550      	movs	r5, #80	@ 0x50
 800fa02:	e72b      	b.n	800f85c <__gethex+0xf8>
 800fa04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d1f3      	bne.n	800f9f2 <__gethex+0x28e>
 800fa0a:	e7e0      	b.n	800f9ce <__gethex+0x26a>
 800fa0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d1dd      	bne.n	800f9ce <__gethex+0x26a>
 800fa12:	e7ee      	b.n	800f9f2 <__gethex+0x28e>
 800fa14:	08012494 	.word	0x08012494
 800fa18:	080126a1 	.word	0x080126a1
 800fa1c:	080126b2 	.word	0x080126b2
 800fa20:	1e6f      	subs	r7, r5, #1
 800fa22:	f1b9 0f00 	cmp.w	r9, #0
 800fa26:	d130      	bne.n	800fa8a <__gethex+0x326>
 800fa28:	b127      	cbz	r7, 800fa34 <__gethex+0x2d0>
 800fa2a:	4639      	mov	r1, r7
 800fa2c:	4620      	mov	r0, r4
 800fa2e:	f000 fec4 	bl	80107ba <__any_on>
 800fa32:	4681      	mov	r9, r0
 800fa34:	117a      	asrs	r2, r7, #5
 800fa36:	2301      	movs	r3, #1
 800fa38:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800fa3c:	f007 071f 	and.w	r7, r7, #31
 800fa40:	40bb      	lsls	r3, r7
 800fa42:	4213      	tst	r3, r2
 800fa44:	4629      	mov	r1, r5
 800fa46:	4620      	mov	r0, r4
 800fa48:	bf18      	it	ne
 800fa4a:	f049 0902 	orrne.w	r9, r9, #2
 800fa4e:	f7ff fe21 	bl	800f694 <rshift>
 800fa52:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fa56:	1b76      	subs	r6, r6, r5
 800fa58:	2502      	movs	r5, #2
 800fa5a:	f1b9 0f00 	cmp.w	r9, #0
 800fa5e:	d047      	beq.n	800faf0 <__gethex+0x38c>
 800fa60:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fa64:	2b02      	cmp	r3, #2
 800fa66:	d015      	beq.n	800fa94 <__gethex+0x330>
 800fa68:	2b03      	cmp	r3, #3
 800fa6a:	d017      	beq.n	800fa9c <__gethex+0x338>
 800fa6c:	2b01      	cmp	r3, #1
 800fa6e:	d109      	bne.n	800fa84 <__gethex+0x320>
 800fa70:	f019 0f02 	tst.w	r9, #2
 800fa74:	d006      	beq.n	800fa84 <__gethex+0x320>
 800fa76:	f8da 3000 	ldr.w	r3, [sl]
 800fa7a:	ea49 0903 	orr.w	r9, r9, r3
 800fa7e:	f019 0f01 	tst.w	r9, #1
 800fa82:	d10e      	bne.n	800faa2 <__gethex+0x33e>
 800fa84:	f045 0510 	orr.w	r5, r5, #16
 800fa88:	e032      	b.n	800faf0 <__gethex+0x38c>
 800fa8a:	f04f 0901 	mov.w	r9, #1
 800fa8e:	e7d1      	b.n	800fa34 <__gethex+0x2d0>
 800fa90:	2501      	movs	r5, #1
 800fa92:	e7e2      	b.n	800fa5a <__gethex+0x2f6>
 800fa94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa96:	f1c3 0301 	rsb	r3, r3, #1
 800fa9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fa9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d0f0      	beq.n	800fa84 <__gethex+0x320>
 800faa2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800faa6:	f104 0314 	add.w	r3, r4, #20
 800faaa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800faae:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fab2:	f04f 0c00 	mov.w	ip, #0
 800fab6:	4618      	mov	r0, r3
 800fab8:	f853 2b04 	ldr.w	r2, [r3], #4
 800fabc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800fac0:	d01b      	beq.n	800fafa <__gethex+0x396>
 800fac2:	3201      	adds	r2, #1
 800fac4:	6002      	str	r2, [r0, #0]
 800fac6:	2d02      	cmp	r5, #2
 800fac8:	f104 0314 	add.w	r3, r4, #20
 800facc:	d13c      	bne.n	800fb48 <__gethex+0x3e4>
 800face:	f8d8 2000 	ldr.w	r2, [r8]
 800fad2:	3a01      	subs	r2, #1
 800fad4:	42b2      	cmp	r2, r6
 800fad6:	d109      	bne.n	800faec <__gethex+0x388>
 800fad8:	1171      	asrs	r1, r6, #5
 800fada:	2201      	movs	r2, #1
 800fadc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fae0:	f006 061f 	and.w	r6, r6, #31
 800fae4:	fa02 f606 	lsl.w	r6, r2, r6
 800fae8:	421e      	tst	r6, r3
 800faea:	d13a      	bne.n	800fb62 <__gethex+0x3fe>
 800faec:	f045 0520 	orr.w	r5, r5, #32
 800faf0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800faf2:	601c      	str	r4, [r3, #0]
 800faf4:	9b02      	ldr	r3, [sp, #8]
 800faf6:	601f      	str	r7, [r3, #0]
 800faf8:	e6b0      	b.n	800f85c <__gethex+0xf8>
 800fafa:	4299      	cmp	r1, r3
 800fafc:	f843 cc04 	str.w	ip, [r3, #-4]
 800fb00:	d8d9      	bhi.n	800fab6 <__gethex+0x352>
 800fb02:	68a3      	ldr	r3, [r4, #8]
 800fb04:	459b      	cmp	fp, r3
 800fb06:	db17      	blt.n	800fb38 <__gethex+0x3d4>
 800fb08:	6861      	ldr	r1, [r4, #4]
 800fb0a:	9801      	ldr	r0, [sp, #4]
 800fb0c:	3101      	adds	r1, #1
 800fb0e:	f000 f9c3 	bl	800fe98 <_Balloc>
 800fb12:	4681      	mov	r9, r0
 800fb14:	b918      	cbnz	r0, 800fb1e <__gethex+0x3ba>
 800fb16:	4b1a      	ldr	r3, [pc, #104]	@ (800fb80 <__gethex+0x41c>)
 800fb18:	4602      	mov	r2, r0
 800fb1a:	2184      	movs	r1, #132	@ 0x84
 800fb1c:	e6c5      	b.n	800f8aa <__gethex+0x146>
 800fb1e:	6922      	ldr	r2, [r4, #16]
 800fb20:	3202      	adds	r2, #2
 800fb22:	f104 010c 	add.w	r1, r4, #12
 800fb26:	0092      	lsls	r2, r2, #2
 800fb28:	300c      	adds	r0, #12
 800fb2a:	f7fe fef6 	bl	800e91a <memcpy>
 800fb2e:	4621      	mov	r1, r4
 800fb30:	9801      	ldr	r0, [sp, #4]
 800fb32:	f000 f9f1 	bl	800ff18 <_Bfree>
 800fb36:	464c      	mov	r4, r9
 800fb38:	6923      	ldr	r3, [r4, #16]
 800fb3a:	1c5a      	adds	r2, r3, #1
 800fb3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fb40:	6122      	str	r2, [r4, #16]
 800fb42:	2201      	movs	r2, #1
 800fb44:	615a      	str	r2, [r3, #20]
 800fb46:	e7be      	b.n	800fac6 <__gethex+0x362>
 800fb48:	6922      	ldr	r2, [r4, #16]
 800fb4a:	455a      	cmp	r2, fp
 800fb4c:	dd0b      	ble.n	800fb66 <__gethex+0x402>
 800fb4e:	2101      	movs	r1, #1
 800fb50:	4620      	mov	r0, r4
 800fb52:	f7ff fd9f 	bl	800f694 <rshift>
 800fb56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fb5a:	3701      	adds	r7, #1
 800fb5c:	42bb      	cmp	r3, r7
 800fb5e:	f6ff aee0 	blt.w	800f922 <__gethex+0x1be>
 800fb62:	2501      	movs	r5, #1
 800fb64:	e7c2      	b.n	800faec <__gethex+0x388>
 800fb66:	f016 061f 	ands.w	r6, r6, #31
 800fb6a:	d0fa      	beq.n	800fb62 <__gethex+0x3fe>
 800fb6c:	4453      	add	r3, sl
 800fb6e:	f1c6 0620 	rsb	r6, r6, #32
 800fb72:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fb76:	f000 fa81 	bl	801007c <__hi0bits>
 800fb7a:	42b0      	cmp	r0, r6
 800fb7c:	dbe7      	blt.n	800fb4e <__gethex+0x3ea>
 800fb7e:	e7f0      	b.n	800fb62 <__gethex+0x3fe>
 800fb80:	080126a1 	.word	0x080126a1

0800fb84 <L_shift>:
 800fb84:	f1c2 0208 	rsb	r2, r2, #8
 800fb88:	0092      	lsls	r2, r2, #2
 800fb8a:	b570      	push	{r4, r5, r6, lr}
 800fb8c:	f1c2 0620 	rsb	r6, r2, #32
 800fb90:	6843      	ldr	r3, [r0, #4]
 800fb92:	6804      	ldr	r4, [r0, #0]
 800fb94:	fa03 f506 	lsl.w	r5, r3, r6
 800fb98:	432c      	orrs	r4, r5
 800fb9a:	40d3      	lsrs	r3, r2
 800fb9c:	6004      	str	r4, [r0, #0]
 800fb9e:	f840 3f04 	str.w	r3, [r0, #4]!
 800fba2:	4288      	cmp	r0, r1
 800fba4:	d3f4      	bcc.n	800fb90 <L_shift+0xc>
 800fba6:	bd70      	pop	{r4, r5, r6, pc}

0800fba8 <__match>:
 800fba8:	b530      	push	{r4, r5, lr}
 800fbaa:	6803      	ldr	r3, [r0, #0]
 800fbac:	3301      	adds	r3, #1
 800fbae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fbb2:	b914      	cbnz	r4, 800fbba <__match+0x12>
 800fbb4:	6003      	str	r3, [r0, #0]
 800fbb6:	2001      	movs	r0, #1
 800fbb8:	bd30      	pop	{r4, r5, pc}
 800fbba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fbbe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800fbc2:	2d19      	cmp	r5, #25
 800fbc4:	bf98      	it	ls
 800fbc6:	3220      	addls	r2, #32
 800fbc8:	42a2      	cmp	r2, r4
 800fbca:	d0f0      	beq.n	800fbae <__match+0x6>
 800fbcc:	2000      	movs	r0, #0
 800fbce:	e7f3      	b.n	800fbb8 <__match+0x10>

0800fbd0 <__hexnan>:
 800fbd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbd4:	680b      	ldr	r3, [r1, #0]
 800fbd6:	6801      	ldr	r1, [r0, #0]
 800fbd8:	115e      	asrs	r6, r3, #5
 800fbda:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fbde:	f013 031f 	ands.w	r3, r3, #31
 800fbe2:	b087      	sub	sp, #28
 800fbe4:	bf18      	it	ne
 800fbe6:	3604      	addne	r6, #4
 800fbe8:	2500      	movs	r5, #0
 800fbea:	1f37      	subs	r7, r6, #4
 800fbec:	4682      	mov	sl, r0
 800fbee:	4690      	mov	r8, r2
 800fbf0:	9301      	str	r3, [sp, #4]
 800fbf2:	f846 5c04 	str.w	r5, [r6, #-4]
 800fbf6:	46b9      	mov	r9, r7
 800fbf8:	463c      	mov	r4, r7
 800fbfa:	9502      	str	r5, [sp, #8]
 800fbfc:	46ab      	mov	fp, r5
 800fbfe:	784a      	ldrb	r2, [r1, #1]
 800fc00:	1c4b      	adds	r3, r1, #1
 800fc02:	9303      	str	r3, [sp, #12]
 800fc04:	b342      	cbz	r2, 800fc58 <__hexnan+0x88>
 800fc06:	4610      	mov	r0, r2
 800fc08:	9105      	str	r1, [sp, #20]
 800fc0a:	9204      	str	r2, [sp, #16]
 800fc0c:	f7ff fd94 	bl	800f738 <__hexdig_fun>
 800fc10:	2800      	cmp	r0, #0
 800fc12:	d151      	bne.n	800fcb8 <__hexnan+0xe8>
 800fc14:	9a04      	ldr	r2, [sp, #16]
 800fc16:	9905      	ldr	r1, [sp, #20]
 800fc18:	2a20      	cmp	r2, #32
 800fc1a:	d818      	bhi.n	800fc4e <__hexnan+0x7e>
 800fc1c:	9b02      	ldr	r3, [sp, #8]
 800fc1e:	459b      	cmp	fp, r3
 800fc20:	dd13      	ble.n	800fc4a <__hexnan+0x7a>
 800fc22:	454c      	cmp	r4, r9
 800fc24:	d206      	bcs.n	800fc34 <__hexnan+0x64>
 800fc26:	2d07      	cmp	r5, #7
 800fc28:	dc04      	bgt.n	800fc34 <__hexnan+0x64>
 800fc2a:	462a      	mov	r2, r5
 800fc2c:	4649      	mov	r1, r9
 800fc2e:	4620      	mov	r0, r4
 800fc30:	f7ff ffa8 	bl	800fb84 <L_shift>
 800fc34:	4544      	cmp	r4, r8
 800fc36:	d952      	bls.n	800fcde <__hexnan+0x10e>
 800fc38:	2300      	movs	r3, #0
 800fc3a:	f1a4 0904 	sub.w	r9, r4, #4
 800fc3e:	f844 3c04 	str.w	r3, [r4, #-4]
 800fc42:	f8cd b008 	str.w	fp, [sp, #8]
 800fc46:	464c      	mov	r4, r9
 800fc48:	461d      	mov	r5, r3
 800fc4a:	9903      	ldr	r1, [sp, #12]
 800fc4c:	e7d7      	b.n	800fbfe <__hexnan+0x2e>
 800fc4e:	2a29      	cmp	r2, #41	@ 0x29
 800fc50:	d157      	bne.n	800fd02 <__hexnan+0x132>
 800fc52:	3102      	adds	r1, #2
 800fc54:	f8ca 1000 	str.w	r1, [sl]
 800fc58:	f1bb 0f00 	cmp.w	fp, #0
 800fc5c:	d051      	beq.n	800fd02 <__hexnan+0x132>
 800fc5e:	454c      	cmp	r4, r9
 800fc60:	d206      	bcs.n	800fc70 <__hexnan+0xa0>
 800fc62:	2d07      	cmp	r5, #7
 800fc64:	dc04      	bgt.n	800fc70 <__hexnan+0xa0>
 800fc66:	462a      	mov	r2, r5
 800fc68:	4649      	mov	r1, r9
 800fc6a:	4620      	mov	r0, r4
 800fc6c:	f7ff ff8a 	bl	800fb84 <L_shift>
 800fc70:	4544      	cmp	r4, r8
 800fc72:	d936      	bls.n	800fce2 <__hexnan+0x112>
 800fc74:	f1a8 0204 	sub.w	r2, r8, #4
 800fc78:	4623      	mov	r3, r4
 800fc7a:	f853 1b04 	ldr.w	r1, [r3], #4
 800fc7e:	f842 1f04 	str.w	r1, [r2, #4]!
 800fc82:	429f      	cmp	r7, r3
 800fc84:	d2f9      	bcs.n	800fc7a <__hexnan+0xaa>
 800fc86:	1b3b      	subs	r3, r7, r4
 800fc88:	f023 0303 	bic.w	r3, r3, #3
 800fc8c:	3304      	adds	r3, #4
 800fc8e:	3401      	adds	r4, #1
 800fc90:	3e03      	subs	r6, #3
 800fc92:	42b4      	cmp	r4, r6
 800fc94:	bf88      	it	hi
 800fc96:	2304      	movhi	r3, #4
 800fc98:	4443      	add	r3, r8
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	f843 2b04 	str.w	r2, [r3], #4
 800fca0:	429f      	cmp	r7, r3
 800fca2:	d2fb      	bcs.n	800fc9c <__hexnan+0xcc>
 800fca4:	683b      	ldr	r3, [r7, #0]
 800fca6:	b91b      	cbnz	r3, 800fcb0 <__hexnan+0xe0>
 800fca8:	4547      	cmp	r7, r8
 800fcaa:	d128      	bne.n	800fcfe <__hexnan+0x12e>
 800fcac:	2301      	movs	r3, #1
 800fcae:	603b      	str	r3, [r7, #0]
 800fcb0:	2005      	movs	r0, #5
 800fcb2:	b007      	add	sp, #28
 800fcb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcb8:	3501      	adds	r5, #1
 800fcba:	2d08      	cmp	r5, #8
 800fcbc:	f10b 0b01 	add.w	fp, fp, #1
 800fcc0:	dd06      	ble.n	800fcd0 <__hexnan+0x100>
 800fcc2:	4544      	cmp	r4, r8
 800fcc4:	d9c1      	bls.n	800fc4a <__hexnan+0x7a>
 800fcc6:	2300      	movs	r3, #0
 800fcc8:	f844 3c04 	str.w	r3, [r4, #-4]
 800fccc:	2501      	movs	r5, #1
 800fcce:	3c04      	subs	r4, #4
 800fcd0:	6822      	ldr	r2, [r4, #0]
 800fcd2:	f000 000f 	and.w	r0, r0, #15
 800fcd6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800fcda:	6020      	str	r0, [r4, #0]
 800fcdc:	e7b5      	b.n	800fc4a <__hexnan+0x7a>
 800fcde:	2508      	movs	r5, #8
 800fce0:	e7b3      	b.n	800fc4a <__hexnan+0x7a>
 800fce2:	9b01      	ldr	r3, [sp, #4]
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d0dd      	beq.n	800fca4 <__hexnan+0xd4>
 800fce8:	f1c3 0320 	rsb	r3, r3, #32
 800fcec:	f04f 32ff 	mov.w	r2, #4294967295
 800fcf0:	40da      	lsrs	r2, r3
 800fcf2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800fcf6:	4013      	ands	r3, r2
 800fcf8:	f846 3c04 	str.w	r3, [r6, #-4]
 800fcfc:	e7d2      	b.n	800fca4 <__hexnan+0xd4>
 800fcfe:	3f04      	subs	r7, #4
 800fd00:	e7d0      	b.n	800fca4 <__hexnan+0xd4>
 800fd02:	2004      	movs	r0, #4
 800fd04:	e7d5      	b.n	800fcb2 <__hexnan+0xe2>
	...

0800fd08 <malloc>:
 800fd08:	4b02      	ldr	r3, [pc, #8]	@ (800fd14 <malloc+0xc>)
 800fd0a:	4601      	mov	r1, r0
 800fd0c:	6818      	ldr	r0, [r3, #0]
 800fd0e:	f000 b825 	b.w	800fd5c <_malloc_r>
 800fd12:	bf00      	nop
 800fd14:	200001e4 	.word	0x200001e4

0800fd18 <sbrk_aligned>:
 800fd18:	b570      	push	{r4, r5, r6, lr}
 800fd1a:	4e0f      	ldr	r6, [pc, #60]	@ (800fd58 <sbrk_aligned+0x40>)
 800fd1c:	460c      	mov	r4, r1
 800fd1e:	6831      	ldr	r1, [r6, #0]
 800fd20:	4605      	mov	r5, r0
 800fd22:	b911      	cbnz	r1, 800fd2a <sbrk_aligned+0x12>
 800fd24:	f001 f9ae 	bl	8011084 <_sbrk_r>
 800fd28:	6030      	str	r0, [r6, #0]
 800fd2a:	4621      	mov	r1, r4
 800fd2c:	4628      	mov	r0, r5
 800fd2e:	f001 f9a9 	bl	8011084 <_sbrk_r>
 800fd32:	1c43      	adds	r3, r0, #1
 800fd34:	d103      	bne.n	800fd3e <sbrk_aligned+0x26>
 800fd36:	f04f 34ff 	mov.w	r4, #4294967295
 800fd3a:	4620      	mov	r0, r4
 800fd3c:	bd70      	pop	{r4, r5, r6, pc}
 800fd3e:	1cc4      	adds	r4, r0, #3
 800fd40:	f024 0403 	bic.w	r4, r4, #3
 800fd44:	42a0      	cmp	r0, r4
 800fd46:	d0f8      	beq.n	800fd3a <sbrk_aligned+0x22>
 800fd48:	1a21      	subs	r1, r4, r0
 800fd4a:	4628      	mov	r0, r5
 800fd4c:	f001 f99a 	bl	8011084 <_sbrk_r>
 800fd50:	3001      	adds	r0, #1
 800fd52:	d1f2      	bne.n	800fd3a <sbrk_aligned+0x22>
 800fd54:	e7ef      	b.n	800fd36 <sbrk_aligned+0x1e>
 800fd56:	bf00      	nop
 800fd58:	200030ec 	.word	0x200030ec

0800fd5c <_malloc_r>:
 800fd5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fd60:	1ccd      	adds	r5, r1, #3
 800fd62:	f025 0503 	bic.w	r5, r5, #3
 800fd66:	3508      	adds	r5, #8
 800fd68:	2d0c      	cmp	r5, #12
 800fd6a:	bf38      	it	cc
 800fd6c:	250c      	movcc	r5, #12
 800fd6e:	2d00      	cmp	r5, #0
 800fd70:	4606      	mov	r6, r0
 800fd72:	db01      	blt.n	800fd78 <_malloc_r+0x1c>
 800fd74:	42a9      	cmp	r1, r5
 800fd76:	d904      	bls.n	800fd82 <_malloc_r+0x26>
 800fd78:	230c      	movs	r3, #12
 800fd7a:	6033      	str	r3, [r6, #0]
 800fd7c:	2000      	movs	r0, #0
 800fd7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fe58 <_malloc_r+0xfc>
 800fd86:	f000 f87b 	bl	800fe80 <__malloc_lock>
 800fd8a:	f8d8 3000 	ldr.w	r3, [r8]
 800fd8e:	461c      	mov	r4, r3
 800fd90:	bb44      	cbnz	r4, 800fde4 <_malloc_r+0x88>
 800fd92:	4629      	mov	r1, r5
 800fd94:	4630      	mov	r0, r6
 800fd96:	f7ff ffbf 	bl	800fd18 <sbrk_aligned>
 800fd9a:	1c43      	adds	r3, r0, #1
 800fd9c:	4604      	mov	r4, r0
 800fd9e:	d158      	bne.n	800fe52 <_malloc_r+0xf6>
 800fda0:	f8d8 4000 	ldr.w	r4, [r8]
 800fda4:	4627      	mov	r7, r4
 800fda6:	2f00      	cmp	r7, #0
 800fda8:	d143      	bne.n	800fe32 <_malloc_r+0xd6>
 800fdaa:	2c00      	cmp	r4, #0
 800fdac:	d04b      	beq.n	800fe46 <_malloc_r+0xea>
 800fdae:	6823      	ldr	r3, [r4, #0]
 800fdb0:	4639      	mov	r1, r7
 800fdb2:	4630      	mov	r0, r6
 800fdb4:	eb04 0903 	add.w	r9, r4, r3
 800fdb8:	f001 f964 	bl	8011084 <_sbrk_r>
 800fdbc:	4581      	cmp	r9, r0
 800fdbe:	d142      	bne.n	800fe46 <_malloc_r+0xea>
 800fdc0:	6821      	ldr	r1, [r4, #0]
 800fdc2:	1a6d      	subs	r5, r5, r1
 800fdc4:	4629      	mov	r1, r5
 800fdc6:	4630      	mov	r0, r6
 800fdc8:	f7ff ffa6 	bl	800fd18 <sbrk_aligned>
 800fdcc:	3001      	adds	r0, #1
 800fdce:	d03a      	beq.n	800fe46 <_malloc_r+0xea>
 800fdd0:	6823      	ldr	r3, [r4, #0]
 800fdd2:	442b      	add	r3, r5
 800fdd4:	6023      	str	r3, [r4, #0]
 800fdd6:	f8d8 3000 	ldr.w	r3, [r8]
 800fdda:	685a      	ldr	r2, [r3, #4]
 800fddc:	bb62      	cbnz	r2, 800fe38 <_malloc_r+0xdc>
 800fdde:	f8c8 7000 	str.w	r7, [r8]
 800fde2:	e00f      	b.n	800fe04 <_malloc_r+0xa8>
 800fde4:	6822      	ldr	r2, [r4, #0]
 800fde6:	1b52      	subs	r2, r2, r5
 800fde8:	d420      	bmi.n	800fe2c <_malloc_r+0xd0>
 800fdea:	2a0b      	cmp	r2, #11
 800fdec:	d917      	bls.n	800fe1e <_malloc_r+0xc2>
 800fdee:	1961      	adds	r1, r4, r5
 800fdf0:	42a3      	cmp	r3, r4
 800fdf2:	6025      	str	r5, [r4, #0]
 800fdf4:	bf18      	it	ne
 800fdf6:	6059      	strne	r1, [r3, #4]
 800fdf8:	6863      	ldr	r3, [r4, #4]
 800fdfa:	bf08      	it	eq
 800fdfc:	f8c8 1000 	streq.w	r1, [r8]
 800fe00:	5162      	str	r2, [r4, r5]
 800fe02:	604b      	str	r3, [r1, #4]
 800fe04:	4630      	mov	r0, r6
 800fe06:	f000 f841 	bl	800fe8c <__malloc_unlock>
 800fe0a:	f104 000b 	add.w	r0, r4, #11
 800fe0e:	1d23      	adds	r3, r4, #4
 800fe10:	f020 0007 	bic.w	r0, r0, #7
 800fe14:	1ac2      	subs	r2, r0, r3
 800fe16:	bf1c      	itt	ne
 800fe18:	1a1b      	subne	r3, r3, r0
 800fe1a:	50a3      	strne	r3, [r4, r2]
 800fe1c:	e7af      	b.n	800fd7e <_malloc_r+0x22>
 800fe1e:	6862      	ldr	r2, [r4, #4]
 800fe20:	42a3      	cmp	r3, r4
 800fe22:	bf0c      	ite	eq
 800fe24:	f8c8 2000 	streq.w	r2, [r8]
 800fe28:	605a      	strne	r2, [r3, #4]
 800fe2a:	e7eb      	b.n	800fe04 <_malloc_r+0xa8>
 800fe2c:	4623      	mov	r3, r4
 800fe2e:	6864      	ldr	r4, [r4, #4]
 800fe30:	e7ae      	b.n	800fd90 <_malloc_r+0x34>
 800fe32:	463c      	mov	r4, r7
 800fe34:	687f      	ldr	r7, [r7, #4]
 800fe36:	e7b6      	b.n	800fda6 <_malloc_r+0x4a>
 800fe38:	461a      	mov	r2, r3
 800fe3a:	685b      	ldr	r3, [r3, #4]
 800fe3c:	42a3      	cmp	r3, r4
 800fe3e:	d1fb      	bne.n	800fe38 <_malloc_r+0xdc>
 800fe40:	2300      	movs	r3, #0
 800fe42:	6053      	str	r3, [r2, #4]
 800fe44:	e7de      	b.n	800fe04 <_malloc_r+0xa8>
 800fe46:	230c      	movs	r3, #12
 800fe48:	6033      	str	r3, [r6, #0]
 800fe4a:	4630      	mov	r0, r6
 800fe4c:	f000 f81e 	bl	800fe8c <__malloc_unlock>
 800fe50:	e794      	b.n	800fd7c <_malloc_r+0x20>
 800fe52:	6005      	str	r5, [r0, #0]
 800fe54:	e7d6      	b.n	800fe04 <_malloc_r+0xa8>
 800fe56:	bf00      	nop
 800fe58:	200030f0 	.word	0x200030f0

0800fe5c <__ascii_mbtowc>:
 800fe5c:	b082      	sub	sp, #8
 800fe5e:	b901      	cbnz	r1, 800fe62 <__ascii_mbtowc+0x6>
 800fe60:	a901      	add	r1, sp, #4
 800fe62:	b142      	cbz	r2, 800fe76 <__ascii_mbtowc+0x1a>
 800fe64:	b14b      	cbz	r3, 800fe7a <__ascii_mbtowc+0x1e>
 800fe66:	7813      	ldrb	r3, [r2, #0]
 800fe68:	600b      	str	r3, [r1, #0]
 800fe6a:	7812      	ldrb	r2, [r2, #0]
 800fe6c:	1e10      	subs	r0, r2, #0
 800fe6e:	bf18      	it	ne
 800fe70:	2001      	movne	r0, #1
 800fe72:	b002      	add	sp, #8
 800fe74:	4770      	bx	lr
 800fe76:	4610      	mov	r0, r2
 800fe78:	e7fb      	b.n	800fe72 <__ascii_mbtowc+0x16>
 800fe7a:	f06f 0001 	mvn.w	r0, #1
 800fe7e:	e7f8      	b.n	800fe72 <__ascii_mbtowc+0x16>

0800fe80 <__malloc_lock>:
 800fe80:	4801      	ldr	r0, [pc, #4]	@ (800fe88 <__malloc_lock+0x8>)
 800fe82:	f7fe bd40 	b.w	800e906 <__retarget_lock_acquire_recursive>
 800fe86:	bf00      	nop
 800fe88:	200030e8 	.word	0x200030e8

0800fe8c <__malloc_unlock>:
 800fe8c:	4801      	ldr	r0, [pc, #4]	@ (800fe94 <__malloc_unlock+0x8>)
 800fe8e:	f7fe bd3b 	b.w	800e908 <__retarget_lock_release_recursive>
 800fe92:	bf00      	nop
 800fe94:	200030e8 	.word	0x200030e8

0800fe98 <_Balloc>:
 800fe98:	b570      	push	{r4, r5, r6, lr}
 800fe9a:	69c6      	ldr	r6, [r0, #28]
 800fe9c:	4604      	mov	r4, r0
 800fe9e:	460d      	mov	r5, r1
 800fea0:	b976      	cbnz	r6, 800fec0 <_Balloc+0x28>
 800fea2:	2010      	movs	r0, #16
 800fea4:	f7ff ff30 	bl	800fd08 <malloc>
 800fea8:	4602      	mov	r2, r0
 800feaa:	61e0      	str	r0, [r4, #28]
 800feac:	b920      	cbnz	r0, 800feb8 <_Balloc+0x20>
 800feae:	4b18      	ldr	r3, [pc, #96]	@ (800ff10 <_Balloc+0x78>)
 800feb0:	4818      	ldr	r0, [pc, #96]	@ (800ff14 <_Balloc+0x7c>)
 800feb2:	216b      	movs	r1, #107	@ 0x6b
 800feb4:	f7fc ff92 	bl	800cddc <__assert_func>
 800feb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800febc:	6006      	str	r6, [r0, #0]
 800febe:	60c6      	str	r6, [r0, #12]
 800fec0:	69e6      	ldr	r6, [r4, #28]
 800fec2:	68f3      	ldr	r3, [r6, #12]
 800fec4:	b183      	cbz	r3, 800fee8 <_Balloc+0x50>
 800fec6:	69e3      	ldr	r3, [r4, #28]
 800fec8:	68db      	ldr	r3, [r3, #12]
 800feca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fece:	b9b8      	cbnz	r0, 800ff00 <_Balloc+0x68>
 800fed0:	2101      	movs	r1, #1
 800fed2:	fa01 f605 	lsl.w	r6, r1, r5
 800fed6:	1d72      	adds	r2, r6, #5
 800fed8:	0092      	lsls	r2, r2, #2
 800feda:	4620      	mov	r0, r4
 800fedc:	f001 f8e2 	bl	80110a4 <_calloc_r>
 800fee0:	b160      	cbz	r0, 800fefc <_Balloc+0x64>
 800fee2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fee6:	e00e      	b.n	800ff06 <_Balloc+0x6e>
 800fee8:	2221      	movs	r2, #33	@ 0x21
 800feea:	2104      	movs	r1, #4
 800feec:	4620      	mov	r0, r4
 800feee:	f001 f8d9 	bl	80110a4 <_calloc_r>
 800fef2:	69e3      	ldr	r3, [r4, #28]
 800fef4:	60f0      	str	r0, [r6, #12]
 800fef6:	68db      	ldr	r3, [r3, #12]
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d1e4      	bne.n	800fec6 <_Balloc+0x2e>
 800fefc:	2000      	movs	r0, #0
 800fefe:	bd70      	pop	{r4, r5, r6, pc}
 800ff00:	6802      	ldr	r2, [r0, #0]
 800ff02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ff06:	2300      	movs	r3, #0
 800ff08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ff0c:	e7f7      	b.n	800fefe <_Balloc+0x66>
 800ff0e:	bf00      	nop
 800ff10:	08012632 	.word	0x08012632
 800ff14:	08012712 	.word	0x08012712

0800ff18 <_Bfree>:
 800ff18:	b570      	push	{r4, r5, r6, lr}
 800ff1a:	69c6      	ldr	r6, [r0, #28]
 800ff1c:	4605      	mov	r5, r0
 800ff1e:	460c      	mov	r4, r1
 800ff20:	b976      	cbnz	r6, 800ff40 <_Bfree+0x28>
 800ff22:	2010      	movs	r0, #16
 800ff24:	f7ff fef0 	bl	800fd08 <malloc>
 800ff28:	4602      	mov	r2, r0
 800ff2a:	61e8      	str	r0, [r5, #28]
 800ff2c:	b920      	cbnz	r0, 800ff38 <_Bfree+0x20>
 800ff2e:	4b09      	ldr	r3, [pc, #36]	@ (800ff54 <_Bfree+0x3c>)
 800ff30:	4809      	ldr	r0, [pc, #36]	@ (800ff58 <_Bfree+0x40>)
 800ff32:	218f      	movs	r1, #143	@ 0x8f
 800ff34:	f7fc ff52 	bl	800cddc <__assert_func>
 800ff38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ff3c:	6006      	str	r6, [r0, #0]
 800ff3e:	60c6      	str	r6, [r0, #12]
 800ff40:	b13c      	cbz	r4, 800ff52 <_Bfree+0x3a>
 800ff42:	69eb      	ldr	r3, [r5, #28]
 800ff44:	6862      	ldr	r2, [r4, #4]
 800ff46:	68db      	ldr	r3, [r3, #12]
 800ff48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ff4c:	6021      	str	r1, [r4, #0]
 800ff4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ff52:	bd70      	pop	{r4, r5, r6, pc}
 800ff54:	08012632 	.word	0x08012632
 800ff58:	08012712 	.word	0x08012712

0800ff5c <__multadd>:
 800ff5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff60:	690d      	ldr	r5, [r1, #16]
 800ff62:	4607      	mov	r7, r0
 800ff64:	460c      	mov	r4, r1
 800ff66:	461e      	mov	r6, r3
 800ff68:	f101 0c14 	add.w	ip, r1, #20
 800ff6c:	2000      	movs	r0, #0
 800ff6e:	f8dc 3000 	ldr.w	r3, [ip]
 800ff72:	b299      	uxth	r1, r3
 800ff74:	fb02 6101 	mla	r1, r2, r1, r6
 800ff78:	0c1e      	lsrs	r6, r3, #16
 800ff7a:	0c0b      	lsrs	r3, r1, #16
 800ff7c:	fb02 3306 	mla	r3, r2, r6, r3
 800ff80:	b289      	uxth	r1, r1
 800ff82:	3001      	adds	r0, #1
 800ff84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ff88:	4285      	cmp	r5, r0
 800ff8a:	f84c 1b04 	str.w	r1, [ip], #4
 800ff8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ff92:	dcec      	bgt.n	800ff6e <__multadd+0x12>
 800ff94:	b30e      	cbz	r6, 800ffda <__multadd+0x7e>
 800ff96:	68a3      	ldr	r3, [r4, #8]
 800ff98:	42ab      	cmp	r3, r5
 800ff9a:	dc19      	bgt.n	800ffd0 <__multadd+0x74>
 800ff9c:	6861      	ldr	r1, [r4, #4]
 800ff9e:	4638      	mov	r0, r7
 800ffa0:	3101      	adds	r1, #1
 800ffa2:	f7ff ff79 	bl	800fe98 <_Balloc>
 800ffa6:	4680      	mov	r8, r0
 800ffa8:	b928      	cbnz	r0, 800ffb6 <__multadd+0x5a>
 800ffaa:	4602      	mov	r2, r0
 800ffac:	4b0c      	ldr	r3, [pc, #48]	@ (800ffe0 <__multadd+0x84>)
 800ffae:	480d      	ldr	r0, [pc, #52]	@ (800ffe4 <__multadd+0x88>)
 800ffb0:	21ba      	movs	r1, #186	@ 0xba
 800ffb2:	f7fc ff13 	bl	800cddc <__assert_func>
 800ffb6:	6922      	ldr	r2, [r4, #16]
 800ffb8:	3202      	adds	r2, #2
 800ffba:	f104 010c 	add.w	r1, r4, #12
 800ffbe:	0092      	lsls	r2, r2, #2
 800ffc0:	300c      	adds	r0, #12
 800ffc2:	f7fe fcaa 	bl	800e91a <memcpy>
 800ffc6:	4621      	mov	r1, r4
 800ffc8:	4638      	mov	r0, r7
 800ffca:	f7ff ffa5 	bl	800ff18 <_Bfree>
 800ffce:	4644      	mov	r4, r8
 800ffd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ffd4:	3501      	adds	r5, #1
 800ffd6:	615e      	str	r6, [r3, #20]
 800ffd8:	6125      	str	r5, [r4, #16]
 800ffda:	4620      	mov	r0, r4
 800ffdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ffe0:	080126a1 	.word	0x080126a1
 800ffe4:	08012712 	.word	0x08012712

0800ffe8 <__s2b>:
 800ffe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ffec:	460c      	mov	r4, r1
 800ffee:	4615      	mov	r5, r2
 800fff0:	461f      	mov	r7, r3
 800fff2:	2209      	movs	r2, #9
 800fff4:	3308      	adds	r3, #8
 800fff6:	4606      	mov	r6, r0
 800fff8:	fb93 f3f2 	sdiv	r3, r3, r2
 800fffc:	2100      	movs	r1, #0
 800fffe:	2201      	movs	r2, #1
 8010000:	429a      	cmp	r2, r3
 8010002:	db09      	blt.n	8010018 <__s2b+0x30>
 8010004:	4630      	mov	r0, r6
 8010006:	f7ff ff47 	bl	800fe98 <_Balloc>
 801000a:	b940      	cbnz	r0, 801001e <__s2b+0x36>
 801000c:	4602      	mov	r2, r0
 801000e:	4b19      	ldr	r3, [pc, #100]	@ (8010074 <__s2b+0x8c>)
 8010010:	4819      	ldr	r0, [pc, #100]	@ (8010078 <__s2b+0x90>)
 8010012:	21d3      	movs	r1, #211	@ 0xd3
 8010014:	f7fc fee2 	bl	800cddc <__assert_func>
 8010018:	0052      	lsls	r2, r2, #1
 801001a:	3101      	adds	r1, #1
 801001c:	e7f0      	b.n	8010000 <__s2b+0x18>
 801001e:	9b08      	ldr	r3, [sp, #32]
 8010020:	6143      	str	r3, [r0, #20]
 8010022:	2d09      	cmp	r5, #9
 8010024:	f04f 0301 	mov.w	r3, #1
 8010028:	6103      	str	r3, [r0, #16]
 801002a:	dd16      	ble.n	801005a <__s2b+0x72>
 801002c:	f104 0909 	add.w	r9, r4, #9
 8010030:	46c8      	mov	r8, r9
 8010032:	442c      	add	r4, r5
 8010034:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010038:	4601      	mov	r1, r0
 801003a:	3b30      	subs	r3, #48	@ 0x30
 801003c:	220a      	movs	r2, #10
 801003e:	4630      	mov	r0, r6
 8010040:	f7ff ff8c 	bl	800ff5c <__multadd>
 8010044:	45a0      	cmp	r8, r4
 8010046:	d1f5      	bne.n	8010034 <__s2b+0x4c>
 8010048:	f1a5 0408 	sub.w	r4, r5, #8
 801004c:	444c      	add	r4, r9
 801004e:	1b2d      	subs	r5, r5, r4
 8010050:	1963      	adds	r3, r4, r5
 8010052:	42bb      	cmp	r3, r7
 8010054:	db04      	blt.n	8010060 <__s2b+0x78>
 8010056:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801005a:	340a      	adds	r4, #10
 801005c:	2509      	movs	r5, #9
 801005e:	e7f6      	b.n	801004e <__s2b+0x66>
 8010060:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010064:	4601      	mov	r1, r0
 8010066:	3b30      	subs	r3, #48	@ 0x30
 8010068:	220a      	movs	r2, #10
 801006a:	4630      	mov	r0, r6
 801006c:	f7ff ff76 	bl	800ff5c <__multadd>
 8010070:	e7ee      	b.n	8010050 <__s2b+0x68>
 8010072:	bf00      	nop
 8010074:	080126a1 	.word	0x080126a1
 8010078:	08012712 	.word	0x08012712

0801007c <__hi0bits>:
 801007c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010080:	4603      	mov	r3, r0
 8010082:	bf36      	itet	cc
 8010084:	0403      	lslcc	r3, r0, #16
 8010086:	2000      	movcs	r0, #0
 8010088:	2010      	movcc	r0, #16
 801008a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801008e:	bf3c      	itt	cc
 8010090:	021b      	lslcc	r3, r3, #8
 8010092:	3008      	addcc	r0, #8
 8010094:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010098:	bf3c      	itt	cc
 801009a:	011b      	lslcc	r3, r3, #4
 801009c:	3004      	addcc	r0, #4
 801009e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80100a2:	bf3c      	itt	cc
 80100a4:	009b      	lslcc	r3, r3, #2
 80100a6:	3002      	addcc	r0, #2
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	db05      	blt.n	80100b8 <__hi0bits+0x3c>
 80100ac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80100b0:	f100 0001 	add.w	r0, r0, #1
 80100b4:	bf08      	it	eq
 80100b6:	2020      	moveq	r0, #32
 80100b8:	4770      	bx	lr

080100ba <__lo0bits>:
 80100ba:	6803      	ldr	r3, [r0, #0]
 80100bc:	4602      	mov	r2, r0
 80100be:	f013 0007 	ands.w	r0, r3, #7
 80100c2:	d00b      	beq.n	80100dc <__lo0bits+0x22>
 80100c4:	07d9      	lsls	r1, r3, #31
 80100c6:	d421      	bmi.n	801010c <__lo0bits+0x52>
 80100c8:	0798      	lsls	r0, r3, #30
 80100ca:	bf49      	itett	mi
 80100cc:	085b      	lsrmi	r3, r3, #1
 80100ce:	089b      	lsrpl	r3, r3, #2
 80100d0:	2001      	movmi	r0, #1
 80100d2:	6013      	strmi	r3, [r2, #0]
 80100d4:	bf5c      	itt	pl
 80100d6:	6013      	strpl	r3, [r2, #0]
 80100d8:	2002      	movpl	r0, #2
 80100da:	4770      	bx	lr
 80100dc:	b299      	uxth	r1, r3
 80100de:	b909      	cbnz	r1, 80100e4 <__lo0bits+0x2a>
 80100e0:	0c1b      	lsrs	r3, r3, #16
 80100e2:	2010      	movs	r0, #16
 80100e4:	b2d9      	uxtb	r1, r3
 80100e6:	b909      	cbnz	r1, 80100ec <__lo0bits+0x32>
 80100e8:	3008      	adds	r0, #8
 80100ea:	0a1b      	lsrs	r3, r3, #8
 80100ec:	0719      	lsls	r1, r3, #28
 80100ee:	bf04      	itt	eq
 80100f0:	091b      	lsreq	r3, r3, #4
 80100f2:	3004      	addeq	r0, #4
 80100f4:	0799      	lsls	r1, r3, #30
 80100f6:	bf04      	itt	eq
 80100f8:	089b      	lsreq	r3, r3, #2
 80100fa:	3002      	addeq	r0, #2
 80100fc:	07d9      	lsls	r1, r3, #31
 80100fe:	d403      	bmi.n	8010108 <__lo0bits+0x4e>
 8010100:	085b      	lsrs	r3, r3, #1
 8010102:	f100 0001 	add.w	r0, r0, #1
 8010106:	d003      	beq.n	8010110 <__lo0bits+0x56>
 8010108:	6013      	str	r3, [r2, #0]
 801010a:	4770      	bx	lr
 801010c:	2000      	movs	r0, #0
 801010e:	4770      	bx	lr
 8010110:	2020      	movs	r0, #32
 8010112:	4770      	bx	lr

08010114 <__i2b>:
 8010114:	b510      	push	{r4, lr}
 8010116:	460c      	mov	r4, r1
 8010118:	2101      	movs	r1, #1
 801011a:	f7ff febd 	bl	800fe98 <_Balloc>
 801011e:	4602      	mov	r2, r0
 8010120:	b928      	cbnz	r0, 801012e <__i2b+0x1a>
 8010122:	4b05      	ldr	r3, [pc, #20]	@ (8010138 <__i2b+0x24>)
 8010124:	4805      	ldr	r0, [pc, #20]	@ (801013c <__i2b+0x28>)
 8010126:	f240 1145 	movw	r1, #325	@ 0x145
 801012a:	f7fc fe57 	bl	800cddc <__assert_func>
 801012e:	2301      	movs	r3, #1
 8010130:	6144      	str	r4, [r0, #20]
 8010132:	6103      	str	r3, [r0, #16]
 8010134:	bd10      	pop	{r4, pc}
 8010136:	bf00      	nop
 8010138:	080126a1 	.word	0x080126a1
 801013c:	08012712 	.word	0x08012712

08010140 <__multiply>:
 8010140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010144:	4614      	mov	r4, r2
 8010146:	690a      	ldr	r2, [r1, #16]
 8010148:	6923      	ldr	r3, [r4, #16]
 801014a:	429a      	cmp	r2, r3
 801014c:	bfa8      	it	ge
 801014e:	4623      	movge	r3, r4
 8010150:	460f      	mov	r7, r1
 8010152:	bfa4      	itt	ge
 8010154:	460c      	movge	r4, r1
 8010156:	461f      	movge	r7, r3
 8010158:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801015c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8010160:	68a3      	ldr	r3, [r4, #8]
 8010162:	6861      	ldr	r1, [r4, #4]
 8010164:	eb0a 0609 	add.w	r6, sl, r9
 8010168:	42b3      	cmp	r3, r6
 801016a:	b085      	sub	sp, #20
 801016c:	bfb8      	it	lt
 801016e:	3101      	addlt	r1, #1
 8010170:	f7ff fe92 	bl	800fe98 <_Balloc>
 8010174:	b930      	cbnz	r0, 8010184 <__multiply+0x44>
 8010176:	4602      	mov	r2, r0
 8010178:	4b44      	ldr	r3, [pc, #272]	@ (801028c <__multiply+0x14c>)
 801017a:	4845      	ldr	r0, [pc, #276]	@ (8010290 <__multiply+0x150>)
 801017c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010180:	f7fc fe2c 	bl	800cddc <__assert_func>
 8010184:	f100 0514 	add.w	r5, r0, #20
 8010188:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801018c:	462b      	mov	r3, r5
 801018e:	2200      	movs	r2, #0
 8010190:	4543      	cmp	r3, r8
 8010192:	d321      	bcc.n	80101d8 <__multiply+0x98>
 8010194:	f107 0114 	add.w	r1, r7, #20
 8010198:	f104 0214 	add.w	r2, r4, #20
 801019c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80101a0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80101a4:	9302      	str	r3, [sp, #8]
 80101a6:	1b13      	subs	r3, r2, r4
 80101a8:	3b15      	subs	r3, #21
 80101aa:	f023 0303 	bic.w	r3, r3, #3
 80101ae:	3304      	adds	r3, #4
 80101b0:	f104 0715 	add.w	r7, r4, #21
 80101b4:	42ba      	cmp	r2, r7
 80101b6:	bf38      	it	cc
 80101b8:	2304      	movcc	r3, #4
 80101ba:	9301      	str	r3, [sp, #4]
 80101bc:	9b02      	ldr	r3, [sp, #8]
 80101be:	9103      	str	r1, [sp, #12]
 80101c0:	428b      	cmp	r3, r1
 80101c2:	d80c      	bhi.n	80101de <__multiply+0x9e>
 80101c4:	2e00      	cmp	r6, #0
 80101c6:	dd03      	ble.n	80101d0 <__multiply+0x90>
 80101c8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d05b      	beq.n	8010288 <__multiply+0x148>
 80101d0:	6106      	str	r6, [r0, #16]
 80101d2:	b005      	add	sp, #20
 80101d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101d8:	f843 2b04 	str.w	r2, [r3], #4
 80101dc:	e7d8      	b.n	8010190 <__multiply+0x50>
 80101de:	f8b1 a000 	ldrh.w	sl, [r1]
 80101e2:	f1ba 0f00 	cmp.w	sl, #0
 80101e6:	d024      	beq.n	8010232 <__multiply+0xf2>
 80101e8:	f104 0e14 	add.w	lr, r4, #20
 80101ec:	46a9      	mov	r9, r5
 80101ee:	f04f 0c00 	mov.w	ip, #0
 80101f2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80101f6:	f8d9 3000 	ldr.w	r3, [r9]
 80101fa:	fa1f fb87 	uxth.w	fp, r7
 80101fe:	b29b      	uxth	r3, r3
 8010200:	fb0a 330b 	mla	r3, sl, fp, r3
 8010204:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8010208:	f8d9 7000 	ldr.w	r7, [r9]
 801020c:	4463      	add	r3, ip
 801020e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8010212:	fb0a c70b 	mla	r7, sl, fp, ip
 8010216:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801021a:	b29b      	uxth	r3, r3
 801021c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8010220:	4572      	cmp	r2, lr
 8010222:	f849 3b04 	str.w	r3, [r9], #4
 8010226:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801022a:	d8e2      	bhi.n	80101f2 <__multiply+0xb2>
 801022c:	9b01      	ldr	r3, [sp, #4]
 801022e:	f845 c003 	str.w	ip, [r5, r3]
 8010232:	9b03      	ldr	r3, [sp, #12]
 8010234:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010238:	3104      	adds	r1, #4
 801023a:	f1b9 0f00 	cmp.w	r9, #0
 801023e:	d021      	beq.n	8010284 <__multiply+0x144>
 8010240:	682b      	ldr	r3, [r5, #0]
 8010242:	f104 0c14 	add.w	ip, r4, #20
 8010246:	46ae      	mov	lr, r5
 8010248:	f04f 0a00 	mov.w	sl, #0
 801024c:	f8bc b000 	ldrh.w	fp, [ip]
 8010250:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8010254:	fb09 770b 	mla	r7, r9, fp, r7
 8010258:	4457      	add	r7, sl
 801025a:	b29b      	uxth	r3, r3
 801025c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8010260:	f84e 3b04 	str.w	r3, [lr], #4
 8010264:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010268:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801026c:	f8be 3000 	ldrh.w	r3, [lr]
 8010270:	fb09 330a 	mla	r3, r9, sl, r3
 8010274:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8010278:	4562      	cmp	r2, ip
 801027a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801027e:	d8e5      	bhi.n	801024c <__multiply+0x10c>
 8010280:	9f01      	ldr	r7, [sp, #4]
 8010282:	51eb      	str	r3, [r5, r7]
 8010284:	3504      	adds	r5, #4
 8010286:	e799      	b.n	80101bc <__multiply+0x7c>
 8010288:	3e01      	subs	r6, #1
 801028a:	e79b      	b.n	80101c4 <__multiply+0x84>
 801028c:	080126a1 	.word	0x080126a1
 8010290:	08012712 	.word	0x08012712

08010294 <__pow5mult>:
 8010294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010298:	4615      	mov	r5, r2
 801029a:	f012 0203 	ands.w	r2, r2, #3
 801029e:	4607      	mov	r7, r0
 80102a0:	460e      	mov	r6, r1
 80102a2:	d007      	beq.n	80102b4 <__pow5mult+0x20>
 80102a4:	4c25      	ldr	r4, [pc, #148]	@ (801033c <__pow5mult+0xa8>)
 80102a6:	3a01      	subs	r2, #1
 80102a8:	2300      	movs	r3, #0
 80102aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80102ae:	f7ff fe55 	bl	800ff5c <__multadd>
 80102b2:	4606      	mov	r6, r0
 80102b4:	10ad      	asrs	r5, r5, #2
 80102b6:	d03d      	beq.n	8010334 <__pow5mult+0xa0>
 80102b8:	69fc      	ldr	r4, [r7, #28]
 80102ba:	b97c      	cbnz	r4, 80102dc <__pow5mult+0x48>
 80102bc:	2010      	movs	r0, #16
 80102be:	f7ff fd23 	bl	800fd08 <malloc>
 80102c2:	4602      	mov	r2, r0
 80102c4:	61f8      	str	r0, [r7, #28]
 80102c6:	b928      	cbnz	r0, 80102d4 <__pow5mult+0x40>
 80102c8:	4b1d      	ldr	r3, [pc, #116]	@ (8010340 <__pow5mult+0xac>)
 80102ca:	481e      	ldr	r0, [pc, #120]	@ (8010344 <__pow5mult+0xb0>)
 80102cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80102d0:	f7fc fd84 	bl	800cddc <__assert_func>
 80102d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80102d8:	6004      	str	r4, [r0, #0]
 80102da:	60c4      	str	r4, [r0, #12]
 80102dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80102e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80102e4:	b94c      	cbnz	r4, 80102fa <__pow5mult+0x66>
 80102e6:	f240 2171 	movw	r1, #625	@ 0x271
 80102ea:	4638      	mov	r0, r7
 80102ec:	f7ff ff12 	bl	8010114 <__i2b>
 80102f0:	2300      	movs	r3, #0
 80102f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80102f6:	4604      	mov	r4, r0
 80102f8:	6003      	str	r3, [r0, #0]
 80102fa:	f04f 0900 	mov.w	r9, #0
 80102fe:	07eb      	lsls	r3, r5, #31
 8010300:	d50a      	bpl.n	8010318 <__pow5mult+0x84>
 8010302:	4631      	mov	r1, r6
 8010304:	4622      	mov	r2, r4
 8010306:	4638      	mov	r0, r7
 8010308:	f7ff ff1a 	bl	8010140 <__multiply>
 801030c:	4631      	mov	r1, r6
 801030e:	4680      	mov	r8, r0
 8010310:	4638      	mov	r0, r7
 8010312:	f7ff fe01 	bl	800ff18 <_Bfree>
 8010316:	4646      	mov	r6, r8
 8010318:	106d      	asrs	r5, r5, #1
 801031a:	d00b      	beq.n	8010334 <__pow5mult+0xa0>
 801031c:	6820      	ldr	r0, [r4, #0]
 801031e:	b938      	cbnz	r0, 8010330 <__pow5mult+0x9c>
 8010320:	4622      	mov	r2, r4
 8010322:	4621      	mov	r1, r4
 8010324:	4638      	mov	r0, r7
 8010326:	f7ff ff0b 	bl	8010140 <__multiply>
 801032a:	6020      	str	r0, [r4, #0]
 801032c:	f8c0 9000 	str.w	r9, [r0]
 8010330:	4604      	mov	r4, r0
 8010332:	e7e4      	b.n	80102fe <__pow5mult+0x6a>
 8010334:	4630      	mov	r0, r6
 8010336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801033a:	bf00      	nop
 801033c:	0801276c 	.word	0x0801276c
 8010340:	08012632 	.word	0x08012632
 8010344:	08012712 	.word	0x08012712

08010348 <__lshift>:
 8010348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801034c:	460c      	mov	r4, r1
 801034e:	6849      	ldr	r1, [r1, #4]
 8010350:	6923      	ldr	r3, [r4, #16]
 8010352:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010356:	68a3      	ldr	r3, [r4, #8]
 8010358:	4607      	mov	r7, r0
 801035a:	4691      	mov	r9, r2
 801035c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010360:	f108 0601 	add.w	r6, r8, #1
 8010364:	42b3      	cmp	r3, r6
 8010366:	db0b      	blt.n	8010380 <__lshift+0x38>
 8010368:	4638      	mov	r0, r7
 801036a:	f7ff fd95 	bl	800fe98 <_Balloc>
 801036e:	4605      	mov	r5, r0
 8010370:	b948      	cbnz	r0, 8010386 <__lshift+0x3e>
 8010372:	4602      	mov	r2, r0
 8010374:	4b28      	ldr	r3, [pc, #160]	@ (8010418 <__lshift+0xd0>)
 8010376:	4829      	ldr	r0, [pc, #164]	@ (801041c <__lshift+0xd4>)
 8010378:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801037c:	f7fc fd2e 	bl	800cddc <__assert_func>
 8010380:	3101      	adds	r1, #1
 8010382:	005b      	lsls	r3, r3, #1
 8010384:	e7ee      	b.n	8010364 <__lshift+0x1c>
 8010386:	2300      	movs	r3, #0
 8010388:	f100 0114 	add.w	r1, r0, #20
 801038c:	f100 0210 	add.w	r2, r0, #16
 8010390:	4618      	mov	r0, r3
 8010392:	4553      	cmp	r3, sl
 8010394:	db33      	blt.n	80103fe <__lshift+0xb6>
 8010396:	6920      	ldr	r0, [r4, #16]
 8010398:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801039c:	f104 0314 	add.w	r3, r4, #20
 80103a0:	f019 091f 	ands.w	r9, r9, #31
 80103a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80103a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80103ac:	d02b      	beq.n	8010406 <__lshift+0xbe>
 80103ae:	f1c9 0e20 	rsb	lr, r9, #32
 80103b2:	468a      	mov	sl, r1
 80103b4:	2200      	movs	r2, #0
 80103b6:	6818      	ldr	r0, [r3, #0]
 80103b8:	fa00 f009 	lsl.w	r0, r0, r9
 80103bc:	4310      	orrs	r0, r2
 80103be:	f84a 0b04 	str.w	r0, [sl], #4
 80103c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80103c6:	459c      	cmp	ip, r3
 80103c8:	fa22 f20e 	lsr.w	r2, r2, lr
 80103cc:	d8f3      	bhi.n	80103b6 <__lshift+0x6e>
 80103ce:	ebac 0304 	sub.w	r3, ip, r4
 80103d2:	3b15      	subs	r3, #21
 80103d4:	f023 0303 	bic.w	r3, r3, #3
 80103d8:	3304      	adds	r3, #4
 80103da:	f104 0015 	add.w	r0, r4, #21
 80103de:	4584      	cmp	ip, r0
 80103e0:	bf38      	it	cc
 80103e2:	2304      	movcc	r3, #4
 80103e4:	50ca      	str	r2, [r1, r3]
 80103e6:	b10a      	cbz	r2, 80103ec <__lshift+0xa4>
 80103e8:	f108 0602 	add.w	r6, r8, #2
 80103ec:	3e01      	subs	r6, #1
 80103ee:	4638      	mov	r0, r7
 80103f0:	612e      	str	r6, [r5, #16]
 80103f2:	4621      	mov	r1, r4
 80103f4:	f7ff fd90 	bl	800ff18 <_Bfree>
 80103f8:	4628      	mov	r0, r5
 80103fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80103fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8010402:	3301      	adds	r3, #1
 8010404:	e7c5      	b.n	8010392 <__lshift+0x4a>
 8010406:	3904      	subs	r1, #4
 8010408:	f853 2b04 	ldr.w	r2, [r3], #4
 801040c:	f841 2f04 	str.w	r2, [r1, #4]!
 8010410:	459c      	cmp	ip, r3
 8010412:	d8f9      	bhi.n	8010408 <__lshift+0xc0>
 8010414:	e7ea      	b.n	80103ec <__lshift+0xa4>
 8010416:	bf00      	nop
 8010418:	080126a1 	.word	0x080126a1
 801041c:	08012712 	.word	0x08012712

08010420 <__mcmp>:
 8010420:	690a      	ldr	r2, [r1, #16]
 8010422:	4603      	mov	r3, r0
 8010424:	6900      	ldr	r0, [r0, #16]
 8010426:	1a80      	subs	r0, r0, r2
 8010428:	b530      	push	{r4, r5, lr}
 801042a:	d10e      	bne.n	801044a <__mcmp+0x2a>
 801042c:	3314      	adds	r3, #20
 801042e:	3114      	adds	r1, #20
 8010430:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010434:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010438:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801043c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010440:	4295      	cmp	r5, r2
 8010442:	d003      	beq.n	801044c <__mcmp+0x2c>
 8010444:	d205      	bcs.n	8010452 <__mcmp+0x32>
 8010446:	f04f 30ff 	mov.w	r0, #4294967295
 801044a:	bd30      	pop	{r4, r5, pc}
 801044c:	42a3      	cmp	r3, r4
 801044e:	d3f3      	bcc.n	8010438 <__mcmp+0x18>
 8010450:	e7fb      	b.n	801044a <__mcmp+0x2a>
 8010452:	2001      	movs	r0, #1
 8010454:	e7f9      	b.n	801044a <__mcmp+0x2a>
	...

08010458 <__mdiff>:
 8010458:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801045c:	4689      	mov	r9, r1
 801045e:	4606      	mov	r6, r0
 8010460:	4611      	mov	r1, r2
 8010462:	4648      	mov	r0, r9
 8010464:	4614      	mov	r4, r2
 8010466:	f7ff ffdb 	bl	8010420 <__mcmp>
 801046a:	1e05      	subs	r5, r0, #0
 801046c:	d112      	bne.n	8010494 <__mdiff+0x3c>
 801046e:	4629      	mov	r1, r5
 8010470:	4630      	mov	r0, r6
 8010472:	f7ff fd11 	bl	800fe98 <_Balloc>
 8010476:	4602      	mov	r2, r0
 8010478:	b928      	cbnz	r0, 8010486 <__mdiff+0x2e>
 801047a:	4b3f      	ldr	r3, [pc, #252]	@ (8010578 <__mdiff+0x120>)
 801047c:	f240 2137 	movw	r1, #567	@ 0x237
 8010480:	483e      	ldr	r0, [pc, #248]	@ (801057c <__mdiff+0x124>)
 8010482:	f7fc fcab 	bl	800cddc <__assert_func>
 8010486:	2301      	movs	r3, #1
 8010488:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801048c:	4610      	mov	r0, r2
 801048e:	b003      	add	sp, #12
 8010490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010494:	bfbc      	itt	lt
 8010496:	464b      	movlt	r3, r9
 8010498:	46a1      	movlt	r9, r4
 801049a:	4630      	mov	r0, r6
 801049c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80104a0:	bfba      	itte	lt
 80104a2:	461c      	movlt	r4, r3
 80104a4:	2501      	movlt	r5, #1
 80104a6:	2500      	movge	r5, #0
 80104a8:	f7ff fcf6 	bl	800fe98 <_Balloc>
 80104ac:	4602      	mov	r2, r0
 80104ae:	b918      	cbnz	r0, 80104b8 <__mdiff+0x60>
 80104b0:	4b31      	ldr	r3, [pc, #196]	@ (8010578 <__mdiff+0x120>)
 80104b2:	f240 2145 	movw	r1, #581	@ 0x245
 80104b6:	e7e3      	b.n	8010480 <__mdiff+0x28>
 80104b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80104bc:	6926      	ldr	r6, [r4, #16]
 80104be:	60c5      	str	r5, [r0, #12]
 80104c0:	f109 0310 	add.w	r3, r9, #16
 80104c4:	f109 0514 	add.w	r5, r9, #20
 80104c8:	f104 0e14 	add.w	lr, r4, #20
 80104cc:	f100 0b14 	add.w	fp, r0, #20
 80104d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80104d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80104d8:	9301      	str	r3, [sp, #4]
 80104da:	46d9      	mov	r9, fp
 80104dc:	f04f 0c00 	mov.w	ip, #0
 80104e0:	9b01      	ldr	r3, [sp, #4]
 80104e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80104e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80104ea:	9301      	str	r3, [sp, #4]
 80104ec:	fa1f f38a 	uxth.w	r3, sl
 80104f0:	4619      	mov	r1, r3
 80104f2:	b283      	uxth	r3, r0
 80104f4:	1acb      	subs	r3, r1, r3
 80104f6:	0c00      	lsrs	r0, r0, #16
 80104f8:	4463      	add	r3, ip
 80104fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80104fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010502:	b29b      	uxth	r3, r3
 8010504:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010508:	4576      	cmp	r6, lr
 801050a:	f849 3b04 	str.w	r3, [r9], #4
 801050e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010512:	d8e5      	bhi.n	80104e0 <__mdiff+0x88>
 8010514:	1b33      	subs	r3, r6, r4
 8010516:	3b15      	subs	r3, #21
 8010518:	f023 0303 	bic.w	r3, r3, #3
 801051c:	3415      	adds	r4, #21
 801051e:	3304      	adds	r3, #4
 8010520:	42a6      	cmp	r6, r4
 8010522:	bf38      	it	cc
 8010524:	2304      	movcc	r3, #4
 8010526:	441d      	add	r5, r3
 8010528:	445b      	add	r3, fp
 801052a:	461e      	mov	r6, r3
 801052c:	462c      	mov	r4, r5
 801052e:	4544      	cmp	r4, r8
 8010530:	d30e      	bcc.n	8010550 <__mdiff+0xf8>
 8010532:	f108 0103 	add.w	r1, r8, #3
 8010536:	1b49      	subs	r1, r1, r5
 8010538:	f021 0103 	bic.w	r1, r1, #3
 801053c:	3d03      	subs	r5, #3
 801053e:	45a8      	cmp	r8, r5
 8010540:	bf38      	it	cc
 8010542:	2100      	movcc	r1, #0
 8010544:	440b      	add	r3, r1
 8010546:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801054a:	b191      	cbz	r1, 8010572 <__mdiff+0x11a>
 801054c:	6117      	str	r7, [r2, #16]
 801054e:	e79d      	b.n	801048c <__mdiff+0x34>
 8010550:	f854 1b04 	ldr.w	r1, [r4], #4
 8010554:	46e6      	mov	lr, ip
 8010556:	0c08      	lsrs	r0, r1, #16
 8010558:	fa1c fc81 	uxtah	ip, ip, r1
 801055c:	4471      	add	r1, lr
 801055e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010562:	b289      	uxth	r1, r1
 8010564:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010568:	f846 1b04 	str.w	r1, [r6], #4
 801056c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010570:	e7dd      	b.n	801052e <__mdiff+0xd6>
 8010572:	3f01      	subs	r7, #1
 8010574:	e7e7      	b.n	8010546 <__mdiff+0xee>
 8010576:	bf00      	nop
 8010578:	080126a1 	.word	0x080126a1
 801057c:	08012712 	.word	0x08012712

08010580 <__ulp>:
 8010580:	b082      	sub	sp, #8
 8010582:	ed8d 0b00 	vstr	d0, [sp]
 8010586:	9a01      	ldr	r2, [sp, #4]
 8010588:	4b0f      	ldr	r3, [pc, #60]	@ (80105c8 <__ulp+0x48>)
 801058a:	4013      	ands	r3, r2
 801058c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8010590:	2b00      	cmp	r3, #0
 8010592:	dc08      	bgt.n	80105a6 <__ulp+0x26>
 8010594:	425b      	negs	r3, r3
 8010596:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801059a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801059e:	da04      	bge.n	80105aa <__ulp+0x2a>
 80105a0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80105a4:	4113      	asrs	r3, r2
 80105a6:	2200      	movs	r2, #0
 80105a8:	e008      	b.n	80105bc <__ulp+0x3c>
 80105aa:	f1a2 0314 	sub.w	r3, r2, #20
 80105ae:	2b1e      	cmp	r3, #30
 80105b0:	bfda      	itte	le
 80105b2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80105b6:	40da      	lsrle	r2, r3
 80105b8:	2201      	movgt	r2, #1
 80105ba:	2300      	movs	r3, #0
 80105bc:	4619      	mov	r1, r3
 80105be:	4610      	mov	r0, r2
 80105c0:	ec41 0b10 	vmov	d0, r0, r1
 80105c4:	b002      	add	sp, #8
 80105c6:	4770      	bx	lr
 80105c8:	7ff00000 	.word	0x7ff00000

080105cc <__b2d>:
 80105cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105d0:	6906      	ldr	r6, [r0, #16]
 80105d2:	f100 0814 	add.w	r8, r0, #20
 80105d6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80105da:	1f37      	subs	r7, r6, #4
 80105dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80105e0:	4610      	mov	r0, r2
 80105e2:	f7ff fd4b 	bl	801007c <__hi0bits>
 80105e6:	f1c0 0320 	rsb	r3, r0, #32
 80105ea:	280a      	cmp	r0, #10
 80105ec:	600b      	str	r3, [r1, #0]
 80105ee:	491b      	ldr	r1, [pc, #108]	@ (801065c <__b2d+0x90>)
 80105f0:	dc15      	bgt.n	801061e <__b2d+0x52>
 80105f2:	f1c0 0c0b 	rsb	ip, r0, #11
 80105f6:	fa22 f30c 	lsr.w	r3, r2, ip
 80105fa:	45b8      	cmp	r8, r7
 80105fc:	ea43 0501 	orr.w	r5, r3, r1
 8010600:	bf34      	ite	cc
 8010602:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010606:	2300      	movcs	r3, #0
 8010608:	3015      	adds	r0, #21
 801060a:	fa02 f000 	lsl.w	r0, r2, r0
 801060e:	fa23 f30c 	lsr.w	r3, r3, ip
 8010612:	4303      	orrs	r3, r0
 8010614:	461c      	mov	r4, r3
 8010616:	ec45 4b10 	vmov	d0, r4, r5
 801061a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801061e:	45b8      	cmp	r8, r7
 8010620:	bf3a      	itte	cc
 8010622:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010626:	f1a6 0708 	subcc.w	r7, r6, #8
 801062a:	2300      	movcs	r3, #0
 801062c:	380b      	subs	r0, #11
 801062e:	d012      	beq.n	8010656 <__b2d+0x8a>
 8010630:	f1c0 0120 	rsb	r1, r0, #32
 8010634:	fa23 f401 	lsr.w	r4, r3, r1
 8010638:	4082      	lsls	r2, r0
 801063a:	4322      	orrs	r2, r4
 801063c:	4547      	cmp	r7, r8
 801063e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8010642:	bf8c      	ite	hi
 8010644:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010648:	2200      	movls	r2, #0
 801064a:	4083      	lsls	r3, r0
 801064c:	40ca      	lsrs	r2, r1
 801064e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8010652:	4313      	orrs	r3, r2
 8010654:	e7de      	b.n	8010614 <__b2d+0x48>
 8010656:	ea42 0501 	orr.w	r5, r2, r1
 801065a:	e7db      	b.n	8010614 <__b2d+0x48>
 801065c:	3ff00000 	.word	0x3ff00000

08010660 <__d2b>:
 8010660:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010664:	460f      	mov	r7, r1
 8010666:	2101      	movs	r1, #1
 8010668:	ec59 8b10 	vmov	r8, r9, d0
 801066c:	4616      	mov	r6, r2
 801066e:	f7ff fc13 	bl	800fe98 <_Balloc>
 8010672:	4604      	mov	r4, r0
 8010674:	b930      	cbnz	r0, 8010684 <__d2b+0x24>
 8010676:	4602      	mov	r2, r0
 8010678:	4b23      	ldr	r3, [pc, #140]	@ (8010708 <__d2b+0xa8>)
 801067a:	4824      	ldr	r0, [pc, #144]	@ (801070c <__d2b+0xac>)
 801067c:	f240 310f 	movw	r1, #783	@ 0x30f
 8010680:	f7fc fbac 	bl	800cddc <__assert_func>
 8010684:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010688:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801068c:	b10d      	cbz	r5, 8010692 <__d2b+0x32>
 801068e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010692:	9301      	str	r3, [sp, #4]
 8010694:	f1b8 0300 	subs.w	r3, r8, #0
 8010698:	d023      	beq.n	80106e2 <__d2b+0x82>
 801069a:	4668      	mov	r0, sp
 801069c:	9300      	str	r3, [sp, #0]
 801069e:	f7ff fd0c 	bl	80100ba <__lo0bits>
 80106a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80106a6:	b1d0      	cbz	r0, 80106de <__d2b+0x7e>
 80106a8:	f1c0 0320 	rsb	r3, r0, #32
 80106ac:	fa02 f303 	lsl.w	r3, r2, r3
 80106b0:	430b      	orrs	r3, r1
 80106b2:	40c2      	lsrs	r2, r0
 80106b4:	6163      	str	r3, [r4, #20]
 80106b6:	9201      	str	r2, [sp, #4]
 80106b8:	9b01      	ldr	r3, [sp, #4]
 80106ba:	61a3      	str	r3, [r4, #24]
 80106bc:	2b00      	cmp	r3, #0
 80106be:	bf0c      	ite	eq
 80106c0:	2201      	moveq	r2, #1
 80106c2:	2202      	movne	r2, #2
 80106c4:	6122      	str	r2, [r4, #16]
 80106c6:	b1a5      	cbz	r5, 80106f2 <__d2b+0x92>
 80106c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80106cc:	4405      	add	r5, r0
 80106ce:	603d      	str	r5, [r7, #0]
 80106d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80106d4:	6030      	str	r0, [r6, #0]
 80106d6:	4620      	mov	r0, r4
 80106d8:	b003      	add	sp, #12
 80106da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80106de:	6161      	str	r1, [r4, #20]
 80106e0:	e7ea      	b.n	80106b8 <__d2b+0x58>
 80106e2:	a801      	add	r0, sp, #4
 80106e4:	f7ff fce9 	bl	80100ba <__lo0bits>
 80106e8:	9b01      	ldr	r3, [sp, #4]
 80106ea:	6163      	str	r3, [r4, #20]
 80106ec:	3020      	adds	r0, #32
 80106ee:	2201      	movs	r2, #1
 80106f0:	e7e8      	b.n	80106c4 <__d2b+0x64>
 80106f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80106f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80106fa:	6038      	str	r0, [r7, #0]
 80106fc:	6918      	ldr	r0, [r3, #16]
 80106fe:	f7ff fcbd 	bl	801007c <__hi0bits>
 8010702:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010706:	e7e5      	b.n	80106d4 <__d2b+0x74>
 8010708:	080126a1 	.word	0x080126a1
 801070c:	08012712 	.word	0x08012712

08010710 <__ratio>:
 8010710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010714:	b085      	sub	sp, #20
 8010716:	e9cd 1000 	strd	r1, r0, [sp]
 801071a:	a902      	add	r1, sp, #8
 801071c:	f7ff ff56 	bl	80105cc <__b2d>
 8010720:	9800      	ldr	r0, [sp, #0]
 8010722:	a903      	add	r1, sp, #12
 8010724:	ec55 4b10 	vmov	r4, r5, d0
 8010728:	f7ff ff50 	bl	80105cc <__b2d>
 801072c:	9b01      	ldr	r3, [sp, #4]
 801072e:	6919      	ldr	r1, [r3, #16]
 8010730:	9b00      	ldr	r3, [sp, #0]
 8010732:	691b      	ldr	r3, [r3, #16]
 8010734:	1ac9      	subs	r1, r1, r3
 8010736:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801073a:	1a9b      	subs	r3, r3, r2
 801073c:	ec5b ab10 	vmov	sl, fp, d0
 8010740:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8010744:	2b00      	cmp	r3, #0
 8010746:	bfce      	itee	gt
 8010748:	462a      	movgt	r2, r5
 801074a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801074e:	465a      	movle	r2, fp
 8010750:	462f      	mov	r7, r5
 8010752:	46d9      	mov	r9, fp
 8010754:	bfcc      	ite	gt
 8010756:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801075a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801075e:	464b      	mov	r3, r9
 8010760:	4652      	mov	r2, sl
 8010762:	4620      	mov	r0, r4
 8010764:	4639      	mov	r1, r7
 8010766:	f7f0 f8a9 	bl	80008bc <__aeabi_ddiv>
 801076a:	ec41 0b10 	vmov	d0, r0, r1
 801076e:	b005      	add	sp, #20
 8010770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010774 <__copybits>:
 8010774:	3901      	subs	r1, #1
 8010776:	b570      	push	{r4, r5, r6, lr}
 8010778:	1149      	asrs	r1, r1, #5
 801077a:	6914      	ldr	r4, [r2, #16]
 801077c:	3101      	adds	r1, #1
 801077e:	f102 0314 	add.w	r3, r2, #20
 8010782:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010786:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801078a:	1f05      	subs	r5, r0, #4
 801078c:	42a3      	cmp	r3, r4
 801078e:	d30c      	bcc.n	80107aa <__copybits+0x36>
 8010790:	1aa3      	subs	r3, r4, r2
 8010792:	3b11      	subs	r3, #17
 8010794:	f023 0303 	bic.w	r3, r3, #3
 8010798:	3211      	adds	r2, #17
 801079a:	42a2      	cmp	r2, r4
 801079c:	bf88      	it	hi
 801079e:	2300      	movhi	r3, #0
 80107a0:	4418      	add	r0, r3
 80107a2:	2300      	movs	r3, #0
 80107a4:	4288      	cmp	r0, r1
 80107a6:	d305      	bcc.n	80107b4 <__copybits+0x40>
 80107a8:	bd70      	pop	{r4, r5, r6, pc}
 80107aa:	f853 6b04 	ldr.w	r6, [r3], #4
 80107ae:	f845 6f04 	str.w	r6, [r5, #4]!
 80107b2:	e7eb      	b.n	801078c <__copybits+0x18>
 80107b4:	f840 3b04 	str.w	r3, [r0], #4
 80107b8:	e7f4      	b.n	80107a4 <__copybits+0x30>

080107ba <__any_on>:
 80107ba:	f100 0214 	add.w	r2, r0, #20
 80107be:	6900      	ldr	r0, [r0, #16]
 80107c0:	114b      	asrs	r3, r1, #5
 80107c2:	4298      	cmp	r0, r3
 80107c4:	b510      	push	{r4, lr}
 80107c6:	db11      	blt.n	80107ec <__any_on+0x32>
 80107c8:	dd0a      	ble.n	80107e0 <__any_on+0x26>
 80107ca:	f011 011f 	ands.w	r1, r1, #31
 80107ce:	d007      	beq.n	80107e0 <__any_on+0x26>
 80107d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80107d4:	fa24 f001 	lsr.w	r0, r4, r1
 80107d8:	fa00 f101 	lsl.w	r1, r0, r1
 80107dc:	428c      	cmp	r4, r1
 80107de:	d10b      	bne.n	80107f8 <__any_on+0x3e>
 80107e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80107e4:	4293      	cmp	r3, r2
 80107e6:	d803      	bhi.n	80107f0 <__any_on+0x36>
 80107e8:	2000      	movs	r0, #0
 80107ea:	bd10      	pop	{r4, pc}
 80107ec:	4603      	mov	r3, r0
 80107ee:	e7f7      	b.n	80107e0 <__any_on+0x26>
 80107f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80107f4:	2900      	cmp	r1, #0
 80107f6:	d0f5      	beq.n	80107e4 <__any_on+0x2a>
 80107f8:	2001      	movs	r0, #1
 80107fa:	e7f6      	b.n	80107ea <__any_on+0x30>

080107fc <__ascii_wctomb>:
 80107fc:	4603      	mov	r3, r0
 80107fe:	4608      	mov	r0, r1
 8010800:	b141      	cbz	r1, 8010814 <__ascii_wctomb+0x18>
 8010802:	2aff      	cmp	r2, #255	@ 0xff
 8010804:	d904      	bls.n	8010810 <__ascii_wctomb+0x14>
 8010806:	228a      	movs	r2, #138	@ 0x8a
 8010808:	601a      	str	r2, [r3, #0]
 801080a:	f04f 30ff 	mov.w	r0, #4294967295
 801080e:	4770      	bx	lr
 8010810:	700a      	strb	r2, [r1, #0]
 8010812:	2001      	movs	r0, #1
 8010814:	4770      	bx	lr

08010816 <__ssputs_r>:
 8010816:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801081a:	688e      	ldr	r6, [r1, #8]
 801081c:	461f      	mov	r7, r3
 801081e:	42be      	cmp	r6, r7
 8010820:	680b      	ldr	r3, [r1, #0]
 8010822:	4682      	mov	sl, r0
 8010824:	460c      	mov	r4, r1
 8010826:	4690      	mov	r8, r2
 8010828:	d82d      	bhi.n	8010886 <__ssputs_r+0x70>
 801082a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801082e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010832:	d026      	beq.n	8010882 <__ssputs_r+0x6c>
 8010834:	6965      	ldr	r5, [r4, #20]
 8010836:	6909      	ldr	r1, [r1, #16]
 8010838:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801083c:	eba3 0901 	sub.w	r9, r3, r1
 8010840:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010844:	1c7b      	adds	r3, r7, #1
 8010846:	444b      	add	r3, r9
 8010848:	106d      	asrs	r5, r5, #1
 801084a:	429d      	cmp	r5, r3
 801084c:	bf38      	it	cc
 801084e:	461d      	movcc	r5, r3
 8010850:	0553      	lsls	r3, r2, #21
 8010852:	d527      	bpl.n	80108a4 <__ssputs_r+0x8e>
 8010854:	4629      	mov	r1, r5
 8010856:	f7ff fa81 	bl	800fd5c <_malloc_r>
 801085a:	4606      	mov	r6, r0
 801085c:	b360      	cbz	r0, 80108b8 <__ssputs_r+0xa2>
 801085e:	6921      	ldr	r1, [r4, #16]
 8010860:	464a      	mov	r2, r9
 8010862:	f7fe f85a 	bl	800e91a <memcpy>
 8010866:	89a3      	ldrh	r3, [r4, #12]
 8010868:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801086c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010870:	81a3      	strh	r3, [r4, #12]
 8010872:	6126      	str	r6, [r4, #16]
 8010874:	6165      	str	r5, [r4, #20]
 8010876:	444e      	add	r6, r9
 8010878:	eba5 0509 	sub.w	r5, r5, r9
 801087c:	6026      	str	r6, [r4, #0]
 801087e:	60a5      	str	r5, [r4, #8]
 8010880:	463e      	mov	r6, r7
 8010882:	42be      	cmp	r6, r7
 8010884:	d900      	bls.n	8010888 <__ssputs_r+0x72>
 8010886:	463e      	mov	r6, r7
 8010888:	6820      	ldr	r0, [r4, #0]
 801088a:	4632      	mov	r2, r6
 801088c:	4641      	mov	r1, r8
 801088e:	f000 fb9b 	bl	8010fc8 <memmove>
 8010892:	68a3      	ldr	r3, [r4, #8]
 8010894:	1b9b      	subs	r3, r3, r6
 8010896:	60a3      	str	r3, [r4, #8]
 8010898:	6823      	ldr	r3, [r4, #0]
 801089a:	4433      	add	r3, r6
 801089c:	6023      	str	r3, [r4, #0]
 801089e:	2000      	movs	r0, #0
 80108a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108a4:	462a      	mov	r2, r5
 80108a6:	f000 fc11 	bl	80110cc <_realloc_r>
 80108aa:	4606      	mov	r6, r0
 80108ac:	2800      	cmp	r0, #0
 80108ae:	d1e0      	bne.n	8010872 <__ssputs_r+0x5c>
 80108b0:	6921      	ldr	r1, [r4, #16]
 80108b2:	4650      	mov	r0, sl
 80108b4:	f7fe fea4 	bl	800f600 <_free_r>
 80108b8:	230c      	movs	r3, #12
 80108ba:	f8ca 3000 	str.w	r3, [sl]
 80108be:	89a3      	ldrh	r3, [r4, #12]
 80108c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80108c4:	81a3      	strh	r3, [r4, #12]
 80108c6:	f04f 30ff 	mov.w	r0, #4294967295
 80108ca:	e7e9      	b.n	80108a0 <__ssputs_r+0x8a>

080108cc <_svfiprintf_r>:
 80108cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108d0:	4698      	mov	r8, r3
 80108d2:	898b      	ldrh	r3, [r1, #12]
 80108d4:	061b      	lsls	r3, r3, #24
 80108d6:	b09d      	sub	sp, #116	@ 0x74
 80108d8:	4607      	mov	r7, r0
 80108da:	460d      	mov	r5, r1
 80108dc:	4614      	mov	r4, r2
 80108de:	d510      	bpl.n	8010902 <_svfiprintf_r+0x36>
 80108e0:	690b      	ldr	r3, [r1, #16]
 80108e2:	b973      	cbnz	r3, 8010902 <_svfiprintf_r+0x36>
 80108e4:	2140      	movs	r1, #64	@ 0x40
 80108e6:	f7ff fa39 	bl	800fd5c <_malloc_r>
 80108ea:	6028      	str	r0, [r5, #0]
 80108ec:	6128      	str	r0, [r5, #16]
 80108ee:	b930      	cbnz	r0, 80108fe <_svfiprintf_r+0x32>
 80108f0:	230c      	movs	r3, #12
 80108f2:	603b      	str	r3, [r7, #0]
 80108f4:	f04f 30ff 	mov.w	r0, #4294967295
 80108f8:	b01d      	add	sp, #116	@ 0x74
 80108fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108fe:	2340      	movs	r3, #64	@ 0x40
 8010900:	616b      	str	r3, [r5, #20]
 8010902:	2300      	movs	r3, #0
 8010904:	9309      	str	r3, [sp, #36]	@ 0x24
 8010906:	2320      	movs	r3, #32
 8010908:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801090c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010910:	2330      	movs	r3, #48	@ 0x30
 8010912:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010ab0 <_svfiprintf_r+0x1e4>
 8010916:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801091a:	f04f 0901 	mov.w	r9, #1
 801091e:	4623      	mov	r3, r4
 8010920:	469a      	mov	sl, r3
 8010922:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010926:	b10a      	cbz	r2, 801092c <_svfiprintf_r+0x60>
 8010928:	2a25      	cmp	r2, #37	@ 0x25
 801092a:	d1f9      	bne.n	8010920 <_svfiprintf_r+0x54>
 801092c:	ebba 0b04 	subs.w	fp, sl, r4
 8010930:	d00b      	beq.n	801094a <_svfiprintf_r+0x7e>
 8010932:	465b      	mov	r3, fp
 8010934:	4622      	mov	r2, r4
 8010936:	4629      	mov	r1, r5
 8010938:	4638      	mov	r0, r7
 801093a:	f7ff ff6c 	bl	8010816 <__ssputs_r>
 801093e:	3001      	adds	r0, #1
 8010940:	f000 80a7 	beq.w	8010a92 <_svfiprintf_r+0x1c6>
 8010944:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010946:	445a      	add	r2, fp
 8010948:	9209      	str	r2, [sp, #36]	@ 0x24
 801094a:	f89a 3000 	ldrb.w	r3, [sl]
 801094e:	2b00      	cmp	r3, #0
 8010950:	f000 809f 	beq.w	8010a92 <_svfiprintf_r+0x1c6>
 8010954:	2300      	movs	r3, #0
 8010956:	f04f 32ff 	mov.w	r2, #4294967295
 801095a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801095e:	f10a 0a01 	add.w	sl, sl, #1
 8010962:	9304      	str	r3, [sp, #16]
 8010964:	9307      	str	r3, [sp, #28]
 8010966:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801096a:	931a      	str	r3, [sp, #104]	@ 0x68
 801096c:	4654      	mov	r4, sl
 801096e:	2205      	movs	r2, #5
 8010970:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010974:	484e      	ldr	r0, [pc, #312]	@ (8010ab0 <_svfiprintf_r+0x1e4>)
 8010976:	f7ef fc63 	bl	8000240 <memchr>
 801097a:	9a04      	ldr	r2, [sp, #16]
 801097c:	b9d8      	cbnz	r0, 80109b6 <_svfiprintf_r+0xea>
 801097e:	06d0      	lsls	r0, r2, #27
 8010980:	bf44      	itt	mi
 8010982:	2320      	movmi	r3, #32
 8010984:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010988:	0711      	lsls	r1, r2, #28
 801098a:	bf44      	itt	mi
 801098c:	232b      	movmi	r3, #43	@ 0x2b
 801098e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010992:	f89a 3000 	ldrb.w	r3, [sl]
 8010996:	2b2a      	cmp	r3, #42	@ 0x2a
 8010998:	d015      	beq.n	80109c6 <_svfiprintf_r+0xfa>
 801099a:	9a07      	ldr	r2, [sp, #28]
 801099c:	4654      	mov	r4, sl
 801099e:	2000      	movs	r0, #0
 80109a0:	f04f 0c0a 	mov.w	ip, #10
 80109a4:	4621      	mov	r1, r4
 80109a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80109aa:	3b30      	subs	r3, #48	@ 0x30
 80109ac:	2b09      	cmp	r3, #9
 80109ae:	d94b      	bls.n	8010a48 <_svfiprintf_r+0x17c>
 80109b0:	b1b0      	cbz	r0, 80109e0 <_svfiprintf_r+0x114>
 80109b2:	9207      	str	r2, [sp, #28]
 80109b4:	e014      	b.n	80109e0 <_svfiprintf_r+0x114>
 80109b6:	eba0 0308 	sub.w	r3, r0, r8
 80109ba:	fa09 f303 	lsl.w	r3, r9, r3
 80109be:	4313      	orrs	r3, r2
 80109c0:	9304      	str	r3, [sp, #16]
 80109c2:	46a2      	mov	sl, r4
 80109c4:	e7d2      	b.n	801096c <_svfiprintf_r+0xa0>
 80109c6:	9b03      	ldr	r3, [sp, #12]
 80109c8:	1d19      	adds	r1, r3, #4
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	9103      	str	r1, [sp, #12]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	bfbb      	ittet	lt
 80109d2:	425b      	neglt	r3, r3
 80109d4:	f042 0202 	orrlt.w	r2, r2, #2
 80109d8:	9307      	strge	r3, [sp, #28]
 80109da:	9307      	strlt	r3, [sp, #28]
 80109dc:	bfb8      	it	lt
 80109de:	9204      	strlt	r2, [sp, #16]
 80109e0:	7823      	ldrb	r3, [r4, #0]
 80109e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80109e4:	d10a      	bne.n	80109fc <_svfiprintf_r+0x130>
 80109e6:	7863      	ldrb	r3, [r4, #1]
 80109e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80109ea:	d132      	bne.n	8010a52 <_svfiprintf_r+0x186>
 80109ec:	9b03      	ldr	r3, [sp, #12]
 80109ee:	1d1a      	adds	r2, r3, #4
 80109f0:	681b      	ldr	r3, [r3, #0]
 80109f2:	9203      	str	r2, [sp, #12]
 80109f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80109f8:	3402      	adds	r4, #2
 80109fa:	9305      	str	r3, [sp, #20]
 80109fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010ac0 <_svfiprintf_r+0x1f4>
 8010a00:	7821      	ldrb	r1, [r4, #0]
 8010a02:	2203      	movs	r2, #3
 8010a04:	4650      	mov	r0, sl
 8010a06:	f7ef fc1b 	bl	8000240 <memchr>
 8010a0a:	b138      	cbz	r0, 8010a1c <_svfiprintf_r+0x150>
 8010a0c:	9b04      	ldr	r3, [sp, #16]
 8010a0e:	eba0 000a 	sub.w	r0, r0, sl
 8010a12:	2240      	movs	r2, #64	@ 0x40
 8010a14:	4082      	lsls	r2, r0
 8010a16:	4313      	orrs	r3, r2
 8010a18:	3401      	adds	r4, #1
 8010a1a:	9304      	str	r3, [sp, #16]
 8010a1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a20:	4824      	ldr	r0, [pc, #144]	@ (8010ab4 <_svfiprintf_r+0x1e8>)
 8010a22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010a26:	2206      	movs	r2, #6
 8010a28:	f7ef fc0a 	bl	8000240 <memchr>
 8010a2c:	2800      	cmp	r0, #0
 8010a2e:	d036      	beq.n	8010a9e <_svfiprintf_r+0x1d2>
 8010a30:	4b21      	ldr	r3, [pc, #132]	@ (8010ab8 <_svfiprintf_r+0x1ec>)
 8010a32:	bb1b      	cbnz	r3, 8010a7c <_svfiprintf_r+0x1b0>
 8010a34:	9b03      	ldr	r3, [sp, #12]
 8010a36:	3307      	adds	r3, #7
 8010a38:	f023 0307 	bic.w	r3, r3, #7
 8010a3c:	3308      	adds	r3, #8
 8010a3e:	9303      	str	r3, [sp, #12]
 8010a40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a42:	4433      	add	r3, r6
 8010a44:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a46:	e76a      	b.n	801091e <_svfiprintf_r+0x52>
 8010a48:	fb0c 3202 	mla	r2, ip, r2, r3
 8010a4c:	460c      	mov	r4, r1
 8010a4e:	2001      	movs	r0, #1
 8010a50:	e7a8      	b.n	80109a4 <_svfiprintf_r+0xd8>
 8010a52:	2300      	movs	r3, #0
 8010a54:	3401      	adds	r4, #1
 8010a56:	9305      	str	r3, [sp, #20]
 8010a58:	4619      	mov	r1, r3
 8010a5a:	f04f 0c0a 	mov.w	ip, #10
 8010a5e:	4620      	mov	r0, r4
 8010a60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010a64:	3a30      	subs	r2, #48	@ 0x30
 8010a66:	2a09      	cmp	r2, #9
 8010a68:	d903      	bls.n	8010a72 <_svfiprintf_r+0x1a6>
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d0c6      	beq.n	80109fc <_svfiprintf_r+0x130>
 8010a6e:	9105      	str	r1, [sp, #20]
 8010a70:	e7c4      	b.n	80109fc <_svfiprintf_r+0x130>
 8010a72:	fb0c 2101 	mla	r1, ip, r1, r2
 8010a76:	4604      	mov	r4, r0
 8010a78:	2301      	movs	r3, #1
 8010a7a:	e7f0      	b.n	8010a5e <_svfiprintf_r+0x192>
 8010a7c:	ab03      	add	r3, sp, #12
 8010a7e:	9300      	str	r3, [sp, #0]
 8010a80:	462a      	mov	r2, r5
 8010a82:	4b0e      	ldr	r3, [pc, #56]	@ (8010abc <_svfiprintf_r+0x1f0>)
 8010a84:	a904      	add	r1, sp, #16
 8010a86:	4638      	mov	r0, r7
 8010a88:	f7fd f946 	bl	800dd18 <_printf_float>
 8010a8c:	1c42      	adds	r2, r0, #1
 8010a8e:	4606      	mov	r6, r0
 8010a90:	d1d6      	bne.n	8010a40 <_svfiprintf_r+0x174>
 8010a92:	89ab      	ldrh	r3, [r5, #12]
 8010a94:	065b      	lsls	r3, r3, #25
 8010a96:	f53f af2d 	bmi.w	80108f4 <_svfiprintf_r+0x28>
 8010a9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010a9c:	e72c      	b.n	80108f8 <_svfiprintf_r+0x2c>
 8010a9e:	ab03      	add	r3, sp, #12
 8010aa0:	9300      	str	r3, [sp, #0]
 8010aa2:	462a      	mov	r2, r5
 8010aa4:	4b05      	ldr	r3, [pc, #20]	@ (8010abc <_svfiprintf_r+0x1f0>)
 8010aa6:	a904      	add	r1, sp, #16
 8010aa8:	4638      	mov	r0, r7
 8010aaa:	f7fd fbcd 	bl	800e248 <_printf_i>
 8010aae:	e7ed      	b.n	8010a8c <_svfiprintf_r+0x1c0>
 8010ab0:	08012868 	.word	0x08012868
 8010ab4:	08012872 	.word	0x08012872
 8010ab8:	0800dd19 	.word	0x0800dd19
 8010abc:	08010817 	.word	0x08010817
 8010ac0:	0801286e 	.word	0x0801286e

08010ac4 <__sfputc_r>:
 8010ac4:	6893      	ldr	r3, [r2, #8]
 8010ac6:	3b01      	subs	r3, #1
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	b410      	push	{r4}
 8010acc:	6093      	str	r3, [r2, #8]
 8010ace:	da08      	bge.n	8010ae2 <__sfputc_r+0x1e>
 8010ad0:	6994      	ldr	r4, [r2, #24]
 8010ad2:	42a3      	cmp	r3, r4
 8010ad4:	db01      	blt.n	8010ada <__sfputc_r+0x16>
 8010ad6:	290a      	cmp	r1, #10
 8010ad8:	d103      	bne.n	8010ae2 <__sfputc_r+0x1e>
 8010ada:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010ade:	f000 b9df 	b.w	8010ea0 <__swbuf_r>
 8010ae2:	6813      	ldr	r3, [r2, #0]
 8010ae4:	1c58      	adds	r0, r3, #1
 8010ae6:	6010      	str	r0, [r2, #0]
 8010ae8:	7019      	strb	r1, [r3, #0]
 8010aea:	4608      	mov	r0, r1
 8010aec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010af0:	4770      	bx	lr

08010af2 <__sfputs_r>:
 8010af2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010af4:	4606      	mov	r6, r0
 8010af6:	460f      	mov	r7, r1
 8010af8:	4614      	mov	r4, r2
 8010afa:	18d5      	adds	r5, r2, r3
 8010afc:	42ac      	cmp	r4, r5
 8010afe:	d101      	bne.n	8010b04 <__sfputs_r+0x12>
 8010b00:	2000      	movs	r0, #0
 8010b02:	e007      	b.n	8010b14 <__sfputs_r+0x22>
 8010b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b08:	463a      	mov	r2, r7
 8010b0a:	4630      	mov	r0, r6
 8010b0c:	f7ff ffda 	bl	8010ac4 <__sfputc_r>
 8010b10:	1c43      	adds	r3, r0, #1
 8010b12:	d1f3      	bne.n	8010afc <__sfputs_r+0xa>
 8010b14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010b18 <_vfiprintf_r>:
 8010b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b1c:	460d      	mov	r5, r1
 8010b1e:	b09d      	sub	sp, #116	@ 0x74
 8010b20:	4614      	mov	r4, r2
 8010b22:	4698      	mov	r8, r3
 8010b24:	4606      	mov	r6, r0
 8010b26:	b118      	cbz	r0, 8010b30 <_vfiprintf_r+0x18>
 8010b28:	6a03      	ldr	r3, [r0, #32]
 8010b2a:	b90b      	cbnz	r3, 8010b30 <_vfiprintf_r+0x18>
 8010b2c:	f7fd fd38 	bl	800e5a0 <__sinit>
 8010b30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010b32:	07d9      	lsls	r1, r3, #31
 8010b34:	d405      	bmi.n	8010b42 <_vfiprintf_r+0x2a>
 8010b36:	89ab      	ldrh	r3, [r5, #12]
 8010b38:	059a      	lsls	r2, r3, #22
 8010b3a:	d402      	bmi.n	8010b42 <_vfiprintf_r+0x2a>
 8010b3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010b3e:	f7fd fee2 	bl	800e906 <__retarget_lock_acquire_recursive>
 8010b42:	89ab      	ldrh	r3, [r5, #12]
 8010b44:	071b      	lsls	r3, r3, #28
 8010b46:	d501      	bpl.n	8010b4c <_vfiprintf_r+0x34>
 8010b48:	692b      	ldr	r3, [r5, #16]
 8010b4a:	b99b      	cbnz	r3, 8010b74 <_vfiprintf_r+0x5c>
 8010b4c:	4629      	mov	r1, r5
 8010b4e:	4630      	mov	r0, r6
 8010b50:	f000 f9e4 	bl	8010f1c <__swsetup_r>
 8010b54:	b170      	cbz	r0, 8010b74 <_vfiprintf_r+0x5c>
 8010b56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010b58:	07dc      	lsls	r4, r3, #31
 8010b5a:	d504      	bpl.n	8010b66 <_vfiprintf_r+0x4e>
 8010b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8010b60:	b01d      	add	sp, #116	@ 0x74
 8010b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b66:	89ab      	ldrh	r3, [r5, #12]
 8010b68:	0598      	lsls	r0, r3, #22
 8010b6a:	d4f7      	bmi.n	8010b5c <_vfiprintf_r+0x44>
 8010b6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010b6e:	f7fd fecb 	bl	800e908 <__retarget_lock_release_recursive>
 8010b72:	e7f3      	b.n	8010b5c <_vfiprintf_r+0x44>
 8010b74:	2300      	movs	r3, #0
 8010b76:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b78:	2320      	movs	r3, #32
 8010b7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010b7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010b82:	2330      	movs	r3, #48	@ 0x30
 8010b84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010d34 <_vfiprintf_r+0x21c>
 8010b88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010b8c:	f04f 0901 	mov.w	r9, #1
 8010b90:	4623      	mov	r3, r4
 8010b92:	469a      	mov	sl, r3
 8010b94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010b98:	b10a      	cbz	r2, 8010b9e <_vfiprintf_r+0x86>
 8010b9a:	2a25      	cmp	r2, #37	@ 0x25
 8010b9c:	d1f9      	bne.n	8010b92 <_vfiprintf_r+0x7a>
 8010b9e:	ebba 0b04 	subs.w	fp, sl, r4
 8010ba2:	d00b      	beq.n	8010bbc <_vfiprintf_r+0xa4>
 8010ba4:	465b      	mov	r3, fp
 8010ba6:	4622      	mov	r2, r4
 8010ba8:	4629      	mov	r1, r5
 8010baa:	4630      	mov	r0, r6
 8010bac:	f7ff ffa1 	bl	8010af2 <__sfputs_r>
 8010bb0:	3001      	adds	r0, #1
 8010bb2:	f000 80a7 	beq.w	8010d04 <_vfiprintf_r+0x1ec>
 8010bb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010bb8:	445a      	add	r2, fp
 8010bba:	9209      	str	r2, [sp, #36]	@ 0x24
 8010bbc:	f89a 3000 	ldrb.w	r3, [sl]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	f000 809f 	beq.w	8010d04 <_vfiprintf_r+0x1ec>
 8010bc6:	2300      	movs	r3, #0
 8010bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8010bcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010bd0:	f10a 0a01 	add.w	sl, sl, #1
 8010bd4:	9304      	str	r3, [sp, #16]
 8010bd6:	9307      	str	r3, [sp, #28]
 8010bd8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010bdc:	931a      	str	r3, [sp, #104]	@ 0x68
 8010bde:	4654      	mov	r4, sl
 8010be0:	2205      	movs	r2, #5
 8010be2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010be6:	4853      	ldr	r0, [pc, #332]	@ (8010d34 <_vfiprintf_r+0x21c>)
 8010be8:	f7ef fb2a 	bl	8000240 <memchr>
 8010bec:	9a04      	ldr	r2, [sp, #16]
 8010bee:	b9d8      	cbnz	r0, 8010c28 <_vfiprintf_r+0x110>
 8010bf0:	06d1      	lsls	r1, r2, #27
 8010bf2:	bf44      	itt	mi
 8010bf4:	2320      	movmi	r3, #32
 8010bf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010bfa:	0713      	lsls	r3, r2, #28
 8010bfc:	bf44      	itt	mi
 8010bfe:	232b      	movmi	r3, #43	@ 0x2b
 8010c00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010c04:	f89a 3000 	ldrb.w	r3, [sl]
 8010c08:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c0a:	d015      	beq.n	8010c38 <_vfiprintf_r+0x120>
 8010c0c:	9a07      	ldr	r2, [sp, #28]
 8010c0e:	4654      	mov	r4, sl
 8010c10:	2000      	movs	r0, #0
 8010c12:	f04f 0c0a 	mov.w	ip, #10
 8010c16:	4621      	mov	r1, r4
 8010c18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010c1c:	3b30      	subs	r3, #48	@ 0x30
 8010c1e:	2b09      	cmp	r3, #9
 8010c20:	d94b      	bls.n	8010cba <_vfiprintf_r+0x1a2>
 8010c22:	b1b0      	cbz	r0, 8010c52 <_vfiprintf_r+0x13a>
 8010c24:	9207      	str	r2, [sp, #28]
 8010c26:	e014      	b.n	8010c52 <_vfiprintf_r+0x13a>
 8010c28:	eba0 0308 	sub.w	r3, r0, r8
 8010c2c:	fa09 f303 	lsl.w	r3, r9, r3
 8010c30:	4313      	orrs	r3, r2
 8010c32:	9304      	str	r3, [sp, #16]
 8010c34:	46a2      	mov	sl, r4
 8010c36:	e7d2      	b.n	8010bde <_vfiprintf_r+0xc6>
 8010c38:	9b03      	ldr	r3, [sp, #12]
 8010c3a:	1d19      	adds	r1, r3, #4
 8010c3c:	681b      	ldr	r3, [r3, #0]
 8010c3e:	9103      	str	r1, [sp, #12]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	bfbb      	ittet	lt
 8010c44:	425b      	neglt	r3, r3
 8010c46:	f042 0202 	orrlt.w	r2, r2, #2
 8010c4a:	9307      	strge	r3, [sp, #28]
 8010c4c:	9307      	strlt	r3, [sp, #28]
 8010c4e:	bfb8      	it	lt
 8010c50:	9204      	strlt	r2, [sp, #16]
 8010c52:	7823      	ldrb	r3, [r4, #0]
 8010c54:	2b2e      	cmp	r3, #46	@ 0x2e
 8010c56:	d10a      	bne.n	8010c6e <_vfiprintf_r+0x156>
 8010c58:	7863      	ldrb	r3, [r4, #1]
 8010c5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c5c:	d132      	bne.n	8010cc4 <_vfiprintf_r+0x1ac>
 8010c5e:	9b03      	ldr	r3, [sp, #12]
 8010c60:	1d1a      	adds	r2, r3, #4
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	9203      	str	r2, [sp, #12]
 8010c66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010c6a:	3402      	adds	r4, #2
 8010c6c:	9305      	str	r3, [sp, #20]
 8010c6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010d44 <_vfiprintf_r+0x22c>
 8010c72:	7821      	ldrb	r1, [r4, #0]
 8010c74:	2203      	movs	r2, #3
 8010c76:	4650      	mov	r0, sl
 8010c78:	f7ef fae2 	bl	8000240 <memchr>
 8010c7c:	b138      	cbz	r0, 8010c8e <_vfiprintf_r+0x176>
 8010c7e:	9b04      	ldr	r3, [sp, #16]
 8010c80:	eba0 000a 	sub.w	r0, r0, sl
 8010c84:	2240      	movs	r2, #64	@ 0x40
 8010c86:	4082      	lsls	r2, r0
 8010c88:	4313      	orrs	r3, r2
 8010c8a:	3401      	adds	r4, #1
 8010c8c:	9304      	str	r3, [sp, #16]
 8010c8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c92:	4829      	ldr	r0, [pc, #164]	@ (8010d38 <_vfiprintf_r+0x220>)
 8010c94:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010c98:	2206      	movs	r2, #6
 8010c9a:	f7ef fad1 	bl	8000240 <memchr>
 8010c9e:	2800      	cmp	r0, #0
 8010ca0:	d03f      	beq.n	8010d22 <_vfiprintf_r+0x20a>
 8010ca2:	4b26      	ldr	r3, [pc, #152]	@ (8010d3c <_vfiprintf_r+0x224>)
 8010ca4:	bb1b      	cbnz	r3, 8010cee <_vfiprintf_r+0x1d6>
 8010ca6:	9b03      	ldr	r3, [sp, #12]
 8010ca8:	3307      	adds	r3, #7
 8010caa:	f023 0307 	bic.w	r3, r3, #7
 8010cae:	3308      	adds	r3, #8
 8010cb0:	9303      	str	r3, [sp, #12]
 8010cb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cb4:	443b      	add	r3, r7
 8010cb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8010cb8:	e76a      	b.n	8010b90 <_vfiprintf_r+0x78>
 8010cba:	fb0c 3202 	mla	r2, ip, r2, r3
 8010cbe:	460c      	mov	r4, r1
 8010cc0:	2001      	movs	r0, #1
 8010cc2:	e7a8      	b.n	8010c16 <_vfiprintf_r+0xfe>
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	3401      	adds	r4, #1
 8010cc8:	9305      	str	r3, [sp, #20]
 8010cca:	4619      	mov	r1, r3
 8010ccc:	f04f 0c0a 	mov.w	ip, #10
 8010cd0:	4620      	mov	r0, r4
 8010cd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010cd6:	3a30      	subs	r2, #48	@ 0x30
 8010cd8:	2a09      	cmp	r2, #9
 8010cda:	d903      	bls.n	8010ce4 <_vfiprintf_r+0x1cc>
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	d0c6      	beq.n	8010c6e <_vfiprintf_r+0x156>
 8010ce0:	9105      	str	r1, [sp, #20]
 8010ce2:	e7c4      	b.n	8010c6e <_vfiprintf_r+0x156>
 8010ce4:	fb0c 2101 	mla	r1, ip, r1, r2
 8010ce8:	4604      	mov	r4, r0
 8010cea:	2301      	movs	r3, #1
 8010cec:	e7f0      	b.n	8010cd0 <_vfiprintf_r+0x1b8>
 8010cee:	ab03      	add	r3, sp, #12
 8010cf0:	9300      	str	r3, [sp, #0]
 8010cf2:	462a      	mov	r2, r5
 8010cf4:	4b12      	ldr	r3, [pc, #72]	@ (8010d40 <_vfiprintf_r+0x228>)
 8010cf6:	a904      	add	r1, sp, #16
 8010cf8:	4630      	mov	r0, r6
 8010cfa:	f7fd f80d 	bl	800dd18 <_printf_float>
 8010cfe:	4607      	mov	r7, r0
 8010d00:	1c78      	adds	r0, r7, #1
 8010d02:	d1d6      	bne.n	8010cb2 <_vfiprintf_r+0x19a>
 8010d04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010d06:	07d9      	lsls	r1, r3, #31
 8010d08:	d405      	bmi.n	8010d16 <_vfiprintf_r+0x1fe>
 8010d0a:	89ab      	ldrh	r3, [r5, #12]
 8010d0c:	059a      	lsls	r2, r3, #22
 8010d0e:	d402      	bmi.n	8010d16 <_vfiprintf_r+0x1fe>
 8010d10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010d12:	f7fd fdf9 	bl	800e908 <__retarget_lock_release_recursive>
 8010d16:	89ab      	ldrh	r3, [r5, #12]
 8010d18:	065b      	lsls	r3, r3, #25
 8010d1a:	f53f af1f 	bmi.w	8010b5c <_vfiprintf_r+0x44>
 8010d1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010d20:	e71e      	b.n	8010b60 <_vfiprintf_r+0x48>
 8010d22:	ab03      	add	r3, sp, #12
 8010d24:	9300      	str	r3, [sp, #0]
 8010d26:	462a      	mov	r2, r5
 8010d28:	4b05      	ldr	r3, [pc, #20]	@ (8010d40 <_vfiprintf_r+0x228>)
 8010d2a:	a904      	add	r1, sp, #16
 8010d2c:	4630      	mov	r0, r6
 8010d2e:	f7fd fa8b 	bl	800e248 <_printf_i>
 8010d32:	e7e4      	b.n	8010cfe <_vfiprintf_r+0x1e6>
 8010d34:	08012868 	.word	0x08012868
 8010d38:	08012872 	.word	0x08012872
 8010d3c:	0800dd19 	.word	0x0800dd19
 8010d40:	08010af3 	.word	0x08010af3
 8010d44:	0801286e 	.word	0x0801286e

08010d48 <__sflush_r>:
 8010d48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d50:	0716      	lsls	r6, r2, #28
 8010d52:	4605      	mov	r5, r0
 8010d54:	460c      	mov	r4, r1
 8010d56:	d454      	bmi.n	8010e02 <__sflush_r+0xba>
 8010d58:	684b      	ldr	r3, [r1, #4]
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	dc02      	bgt.n	8010d64 <__sflush_r+0x1c>
 8010d5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	dd48      	ble.n	8010df6 <__sflush_r+0xae>
 8010d64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010d66:	2e00      	cmp	r6, #0
 8010d68:	d045      	beq.n	8010df6 <__sflush_r+0xae>
 8010d6a:	2300      	movs	r3, #0
 8010d6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010d70:	682f      	ldr	r7, [r5, #0]
 8010d72:	6a21      	ldr	r1, [r4, #32]
 8010d74:	602b      	str	r3, [r5, #0]
 8010d76:	d030      	beq.n	8010dda <__sflush_r+0x92>
 8010d78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010d7a:	89a3      	ldrh	r3, [r4, #12]
 8010d7c:	0759      	lsls	r1, r3, #29
 8010d7e:	d505      	bpl.n	8010d8c <__sflush_r+0x44>
 8010d80:	6863      	ldr	r3, [r4, #4]
 8010d82:	1ad2      	subs	r2, r2, r3
 8010d84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010d86:	b10b      	cbz	r3, 8010d8c <__sflush_r+0x44>
 8010d88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010d8a:	1ad2      	subs	r2, r2, r3
 8010d8c:	2300      	movs	r3, #0
 8010d8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010d90:	6a21      	ldr	r1, [r4, #32]
 8010d92:	4628      	mov	r0, r5
 8010d94:	47b0      	blx	r6
 8010d96:	1c43      	adds	r3, r0, #1
 8010d98:	89a3      	ldrh	r3, [r4, #12]
 8010d9a:	d106      	bne.n	8010daa <__sflush_r+0x62>
 8010d9c:	6829      	ldr	r1, [r5, #0]
 8010d9e:	291d      	cmp	r1, #29
 8010da0:	d82b      	bhi.n	8010dfa <__sflush_r+0xb2>
 8010da2:	4a2a      	ldr	r2, [pc, #168]	@ (8010e4c <__sflush_r+0x104>)
 8010da4:	410a      	asrs	r2, r1
 8010da6:	07d6      	lsls	r6, r2, #31
 8010da8:	d427      	bmi.n	8010dfa <__sflush_r+0xb2>
 8010daa:	2200      	movs	r2, #0
 8010dac:	6062      	str	r2, [r4, #4]
 8010dae:	04d9      	lsls	r1, r3, #19
 8010db0:	6922      	ldr	r2, [r4, #16]
 8010db2:	6022      	str	r2, [r4, #0]
 8010db4:	d504      	bpl.n	8010dc0 <__sflush_r+0x78>
 8010db6:	1c42      	adds	r2, r0, #1
 8010db8:	d101      	bne.n	8010dbe <__sflush_r+0x76>
 8010dba:	682b      	ldr	r3, [r5, #0]
 8010dbc:	b903      	cbnz	r3, 8010dc0 <__sflush_r+0x78>
 8010dbe:	6560      	str	r0, [r4, #84]	@ 0x54
 8010dc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010dc2:	602f      	str	r7, [r5, #0]
 8010dc4:	b1b9      	cbz	r1, 8010df6 <__sflush_r+0xae>
 8010dc6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010dca:	4299      	cmp	r1, r3
 8010dcc:	d002      	beq.n	8010dd4 <__sflush_r+0x8c>
 8010dce:	4628      	mov	r0, r5
 8010dd0:	f7fe fc16 	bl	800f600 <_free_r>
 8010dd4:	2300      	movs	r3, #0
 8010dd6:	6363      	str	r3, [r4, #52]	@ 0x34
 8010dd8:	e00d      	b.n	8010df6 <__sflush_r+0xae>
 8010dda:	2301      	movs	r3, #1
 8010ddc:	4628      	mov	r0, r5
 8010dde:	47b0      	blx	r6
 8010de0:	4602      	mov	r2, r0
 8010de2:	1c50      	adds	r0, r2, #1
 8010de4:	d1c9      	bne.n	8010d7a <__sflush_r+0x32>
 8010de6:	682b      	ldr	r3, [r5, #0]
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d0c6      	beq.n	8010d7a <__sflush_r+0x32>
 8010dec:	2b1d      	cmp	r3, #29
 8010dee:	d001      	beq.n	8010df4 <__sflush_r+0xac>
 8010df0:	2b16      	cmp	r3, #22
 8010df2:	d11e      	bne.n	8010e32 <__sflush_r+0xea>
 8010df4:	602f      	str	r7, [r5, #0]
 8010df6:	2000      	movs	r0, #0
 8010df8:	e022      	b.n	8010e40 <__sflush_r+0xf8>
 8010dfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010dfe:	b21b      	sxth	r3, r3
 8010e00:	e01b      	b.n	8010e3a <__sflush_r+0xf2>
 8010e02:	690f      	ldr	r7, [r1, #16]
 8010e04:	2f00      	cmp	r7, #0
 8010e06:	d0f6      	beq.n	8010df6 <__sflush_r+0xae>
 8010e08:	0793      	lsls	r3, r2, #30
 8010e0a:	680e      	ldr	r6, [r1, #0]
 8010e0c:	bf08      	it	eq
 8010e0e:	694b      	ldreq	r3, [r1, #20]
 8010e10:	600f      	str	r7, [r1, #0]
 8010e12:	bf18      	it	ne
 8010e14:	2300      	movne	r3, #0
 8010e16:	eba6 0807 	sub.w	r8, r6, r7
 8010e1a:	608b      	str	r3, [r1, #8]
 8010e1c:	f1b8 0f00 	cmp.w	r8, #0
 8010e20:	dde9      	ble.n	8010df6 <__sflush_r+0xae>
 8010e22:	6a21      	ldr	r1, [r4, #32]
 8010e24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010e26:	4643      	mov	r3, r8
 8010e28:	463a      	mov	r2, r7
 8010e2a:	4628      	mov	r0, r5
 8010e2c:	47b0      	blx	r6
 8010e2e:	2800      	cmp	r0, #0
 8010e30:	dc08      	bgt.n	8010e44 <__sflush_r+0xfc>
 8010e32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e3a:	81a3      	strh	r3, [r4, #12]
 8010e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8010e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e44:	4407      	add	r7, r0
 8010e46:	eba8 0800 	sub.w	r8, r8, r0
 8010e4a:	e7e7      	b.n	8010e1c <__sflush_r+0xd4>
 8010e4c:	dfbffffe 	.word	0xdfbffffe

08010e50 <_fflush_r>:
 8010e50:	b538      	push	{r3, r4, r5, lr}
 8010e52:	690b      	ldr	r3, [r1, #16]
 8010e54:	4605      	mov	r5, r0
 8010e56:	460c      	mov	r4, r1
 8010e58:	b913      	cbnz	r3, 8010e60 <_fflush_r+0x10>
 8010e5a:	2500      	movs	r5, #0
 8010e5c:	4628      	mov	r0, r5
 8010e5e:	bd38      	pop	{r3, r4, r5, pc}
 8010e60:	b118      	cbz	r0, 8010e6a <_fflush_r+0x1a>
 8010e62:	6a03      	ldr	r3, [r0, #32]
 8010e64:	b90b      	cbnz	r3, 8010e6a <_fflush_r+0x1a>
 8010e66:	f7fd fb9b 	bl	800e5a0 <__sinit>
 8010e6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d0f3      	beq.n	8010e5a <_fflush_r+0xa>
 8010e72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010e74:	07d0      	lsls	r0, r2, #31
 8010e76:	d404      	bmi.n	8010e82 <_fflush_r+0x32>
 8010e78:	0599      	lsls	r1, r3, #22
 8010e7a:	d402      	bmi.n	8010e82 <_fflush_r+0x32>
 8010e7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010e7e:	f7fd fd42 	bl	800e906 <__retarget_lock_acquire_recursive>
 8010e82:	4628      	mov	r0, r5
 8010e84:	4621      	mov	r1, r4
 8010e86:	f7ff ff5f 	bl	8010d48 <__sflush_r>
 8010e8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010e8c:	07da      	lsls	r2, r3, #31
 8010e8e:	4605      	mov	r5, r0
 8010e90:	d4e4      	bmi.n	8010e5c <_fflush_r+0xc>
 8010e92:	89a3      	ldrh	r3, [r4, #12]
 8010e94:	059b      	lsls	r3, r3, #22
 8010e96:	d4e1      	bmi.n	8010e5c <_fflush_r+0xc>
 8010e98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010e9a:	f7fd fd35 	bl	800e908 <__retarget_lock_release_recursive>
 8010e9e:	e7dd      	b.n	8010e5c <_fflush_r+0xc>

08010ea0 <__swbuf_r>:
 8010ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ea2:	460e      	mov	r6, r1
 8010ea4:	4614      	mov	r4, r2
 8010ea6:	4605      	mov	r5, r0
 8010ea8:	b118      	cbz	r0, 8010eb2 <__swbuf_r+0x12>
 8010eaa:	6a03      	ldr	r3, [r0, #32]
 8010eac:	b90b      	cbnz	r3, 8010eb2 <__swbuf_r+0x12>
 8010eae:	f7fd fb77 	bl	800e5a0 <__sinit>
 8010eb2:	69a3      	ldr	r3, [r4, #24]
 8010eb4:	60a3      	str	r3, [r4, #8]
 8010eb6:	89a3      	ldrh	r3, [r4, #12]
 8010eb8:	071a      	lsls	r2, r3, #28
 8010eba:	d501      	bpl.n	8010ec0 <__swbuf_r+0x20>
 8010ebc:	6923      	ldr	r3, [r4, #16]
 8010ebe:	b943      	cbnz	r3, 8010ed2 <__swbuf_r+0x32>
 8010ec0:	4621      	mov	r1, r4
 8010ec2:	4628      	mov	r0, r5
 8010ec4:	f000 f82a 	bl	8010f1c <__swsetup_r>
 8010ec8:	b118      	cbz	r0, 8010ed2 <__swbuf_r+0x32>
 8010eca:	f04f 37ff 	mov.w	r7, #4294967295
 8010ece:	4638      	mov	r0, r7
 8010ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010ed2:	6823      	ldr	r3, [r4, #0]
 8010ed4:	6922      	ldr	r2, [r4, #16]
 8010ed6:	1a98      	subs	r0, r3, r2
 8010ed8:	6963      	ldr	r3, [r4, #20]
 8010eda:	b2f6      	uxtb	r6, r6
 8010edc:	4283      	cmp	r3, r0
 8010ede:	4637      	mov	r7, r6
 8010ee0:	dc05      	bgt.n	8010eee <__swbuf_r+0x4e>
 8010ee2:	4621      	mov	r1, r4
 8010ee4:	4628      	mov	r0, r5
 8010ee6:	f7ff ffb3 	bl	8010e50 <_fflush_r>
 8010eea:	2800      	cmp	r0, #0
 8010eec:	d1ed      	bne.n	8010eca <__swbuf_r+0x2a>
 8010eee:	68a3      	ldr	r3, [r4, #8]
 8010ef0:	3b01      	subs	r3, #1
 8010ef2:	60a3      	str	r3, [r4, #8]
 8010ef4:	6823      	ldr	r3, [r4, #0]
 8010ef6:	1c5a      	adds	r2, r3, #1
 8010ef8:	6022      	str	r2, [r4, #0]
 8010efa:	701e      	strb	r6, [r3, #0]
 8010efc:	6962      	ldr	r2, [r4, #20]
 8010efe:	1c43      	adds	r3, r0, #1
 8010f00:	429a      	cmp	r2, r3
 8010f02:	d004      	beq.n	8010f0e <__swbuf_r+0x6e>
 8010f04:	89a3      	ldrh	r3, [r4, #12]
 8010f06:	07db      	lsls	r3, r3, #31
 8010f08:	d5e1      	bpl.n	8010ece <__swbuf_r+0x2e>
 8010f0a:	2e0a      	cmp	r6, #10
 8010f0c:	d1df      	bne.n	8010ece <__swbuf_r+0x2e>
 8010f0e:	4621      	mov	r1, r4
 8010f10:	4628      	mov	r0, r5
 8010f12:	f7ff ff9d 	bl	8010e50 <_fflush_r>
 8010f16:	2800      	cmp	r0, #0
 8010f18:	d0d9      	beq.n	8010ece <__swbuf_r+0x2e>
 8010f1a:	e7d6      	b.n	8010eca <__swbuf_r+0x2a>

08010f1c <__swsetup_r>:
 8010f1c:	b538      	push	{r3, r4, r5, lr}
 8010f1e:	4b29      	ldr	r3, [pc, #164]	@ (8010fc4 <__swsetup_r+0xa8>)
 8010f20:	4605      	mov	r5, r0
 8010f22:	6818      	ldr	r0, [r3, #0]
 8010f24:	460c      	mov	r4, r1
 8010f26:	b118      	cbz	r0, 8010f30 <__swsetup_r+0x14>
 8010f28:	6a03      	ldr	r3, [r0, #32]
 8010f2a:	b90b      	cbnz	r3, 8010f30 <__swsetup_r+0x14>
 8010f2c:	f7fd fb38 	bl	800e5a0 <__sinit>
 8010f30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f34:	0719      	lsls	r1, r3, #28
 8010f36:	d422      	bmi.n	8010f7e <__swsetup_r+0x62>
 8010f38:	06da      	lsls	r2, r3, #27
 8010f3a:	d407      	bmi.n	8010f4c <__swsetup_r+0x30>
 8010f3c:	2209      	movs	r2, #9
 8010f3e:	602a      	str	r2, [r5, #0]
 8010f40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010f44:	81a3      	strh	r3, [r4, #12]
 8010f46:	f04f 30ff 	mov.w	r0, #4294967295
 8010f4a:	e033      	b.n	8010fb4 <__swsetup_r+0x98>
 8010f4c:	0758      	lsls	r0, r3, #29
 8010f4e:	d512      	bpl.n	8010f76 <__swsetup_r+0x5a>
 8010f50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010f52:	b141      	cbz	r1, 8010f66 <__swsetup_r+0x4a>
 8010f54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010f58:	4299      	cmp	r1, r3
 8010f5a:	d002      	beq.n	8010f62 <__swsetup_r+0x46>
 8010f5c:	4628      	mov	r0, r5
 8010f5e:	f7fe fb4f 	bl	800f600 <_free_r>
 8010f62:	2300      	movs	r3, #0
 8010f64:	6363      	str	r3, [r4, #52]	@ 0x34
 8010f66:	89a3      	ldrh	r3, [r4, #12]
 8010f68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010f6c:	81a3      	strh	r3, [r4, #12]
 8010f6e:	2300      	movs	r3, #0
 8010f70:	6063      	str	r3, [r4, #4]
 8010f72:	6923      	ldr	r3, [r4, #16]
 8010f74:	6023      	str	r3, [r4, #0]
 8010f76:	89a3      	ldrh	r3, [r4, #12]
 8010f78:	f043 0308 	orr.w	r3, r3, #8
 8010f7c:	81a3      	strh	r3, [r4, #12]
 8010f7e:	6923      	ldr	r3, [r4, #16]
 8010f80:	b94b      	cbnz	r3, 8010f96 <__swsetup_r+0x7a>
 8010f82:	89a3      	ldrh	r3, [r4, #12]
 8010f84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010f88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010f8c:	d003      	beq.n	8010f96 <__swsetup_r+0x7a>
 8010f8e:	4621      	mov	r1, r4
 8010f90:	4628      	mov	r0, r5
 8010f92:	f000 f8ef 	bl	8011174 <__smakebuf_r>
 8010f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f9a:	f013 0201 	ands.w	r2, r3, #1
 8010f9e:	d00a      	beq.n	8010fb6 <__swsetup_r+0x9a>
 8010fa0:	2200      	movs	r2, #0
 8010fa2:	60a2      	str	r2, [r4, #8]
 8010fa4:	6962      	ldr	r2, [r4, #20]
 8010fa6:	4252      	negs	r2, r2
 8010fa8:	61a2      	str	r2, [r4, #24]
 8010faa:	6922      	ldr	r2, [r4, #16]
 8010fac:	b942      	cbnz	r2, 8010fc0 <__swsetup_r+0xa4>
 8010fae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010fb2:	d1c5      	bne.n	8010f40 <__swsetup_r+0x24>
 8010fb4:	bd38      	pop	{r3, r4, r5, pc}
 8010fb6:	0799      	lsls	r1, r3, #30
 8010fb8:	bf58      	it	pl
 8010fba:	6962      	ldrpl	r2, [r4, #20]
 8010fbc:	60a2      	str	r2, [r4, #8]
 8010fbe:	e7f4      	b.n	8010faa <__swsetup_r+0x8e>
 8010fc0:	2000      	movs	r0, #0
 8010fc2:	e7f7      	b.n	8010fb4 <__swsetup_r+0x98>
 8010fc4:	200001e4 	.word	0x200001e4

08010fc8 <memmove>:
 8010fc8:	4288      	cmp	r0, r1
 8010fca:	b510      	push	{r4, lr}
 8010fcc:	eb01 0402 	add.w	r4, r1, r2
 8010fd0:	d902      	bls.n	8010fd8 <memmove+0x10>
 8010fd2:	4284      	cmp	r4, r0
 8010fd4:	4623      	mov	r3, r4
 8010fd6:	d807      	bhi.n	8010fe8 <memmove+0x20>
 8010fd8:	1e43      	subs	r3, r0, #1
 8010fda:	42a1      	cmp	r1, r4
 8010fdc:	d008      	beq.n	8010ff0 <memmove+0x28>
 8010fde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010fe2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010fe6:	e7f8      	b.n	8010fda <memmove+0x12>
 8010fe8:	4402      	add	r2, r0
 8010fea:	4601      	mov	r1, r0
 8010fec:	428a      	cmp	r2, r1
 8010fee:	d100      	bne.n	8010ff2 <memmove+0x2a>
 8010ff0:	bd10      	pop	{r4, pc}
 8010ff2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010ff6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010ffa:	e7f7      	b.n	8010fec <memmove+0x24>

08010ffc <_raise_r>:
 8010ffc:	291f      	cmp	r1, #31
 8010ffe:	b538      	push	{r3, r4, r5, lr}
 8011000:	4605      	mov	r5, r0
 8011002:	460c      	mov	r4, r1
 8011004:	d904      	bls.n	8011010 <_raise_r+0x14>
 8011006:	2316      	movs	r3, #22
 8011008:	6003      	str	r3, [r0, #0]
 801100a:	f04f 30ff 	mov.w	r0, #4294967295
 801100e:	bd38      	pop	{r3, r4, r5, pc}
 8011010:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011012:	b112      	cbz	r2, 801101a <_raise_r+0x1e>
 8011014:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011018:	b94b      	cbnz	r3, 801102e <_raise_r+0x32>
 801101a:	4628      	mov	r0, r5
 801101c:	f000 f830 	bl	8011080 <_getpid_r>
 8011020:	4622      	mov	r2, r4
 8011022:	4601      	mov	r1, r0
 8011024:	4628      	mov	r0, r5
 8011026:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801102a:	f000 b817 	b.w	801105c <_kill_r>
 801102e:	2b01      	cmp	r3, #1
 8011030:	d00a      	beq.n	8011048 <_raise_r+0x4c>
 8011032:	1c59      	adds	r1, r3, #1
 8011034:	d103      	bne.n	801103e <_raise_r+0x42>
 8011036:	2316      	movs	r3, #22
 8011038:	6003      	str	r3, [r0, #0]
 801103a:	2001      	movs	r0, #1
 801103c:	e7e7      	b.n	801100e <_raise_r+0x12>
 801103e:	2100      	movs	r1, #0
 8011040:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011044:	4620      	mov	r0, r4
 8011046:	4798      	blx	r3
 8011048:	2000      	movs	r0, #0
 801104a:	e7e0      	b.n	801100e <_raise_r+0x12>

0801104c <raise>:
 801104c:	4b02      	ldr	r3, [pc, #8]	@ (8011058 <raise+0xc>)
 801104e:	4601      	mov	r1, r0
 8011050:	6818      	ldr	r0, [r3, #0]
 8011052:	f7ff bfd3 	b.w	8010ffc <_raise_r>
 8011056:	bf00      	nop
 8011058:	200001e4 	.word	0x200001e4

0801105c <_kill_r>:
 801105c:	b538      	push	{r3, r4, r5, lr}
 801105e:	4d07      	ldr	r5, [pc, #28]	@ (801107c <_kill_r+0x20>)
 8011060:	2300      	movs	r3, #0
 8011062:	4604      	mov	r4, r0
 8011064:	4608      	mov	r0, r1
 8011066:	4611      	mov	r1, r2
 8011068:	602b      	str	r3, [r5, #0]
 801106a:	f7f6 fa20 	bl	80074ae <_kill>
 801106e:	1c43      	adds	r3, r0, #1
 8011070:	d102      	bne.n	8011078 <_kill_r+0x1c>
 8011072:	682b      	ldr	r3, [r5, #0]
 8011074:	b103      	cbz	r3, 8011078 <_kill_r+0x1c>
 8011076:	6023      	str	r3, [r4, #0]
 8011078:	bd38      	pop	{r3, r4, r5, pc}
 801107a:	bf00      	nop
 801107c:	200030e4 	.word	0x200030e4

08011080 <_getpid_r>:
 8011080:	f7f6 ba0d 	b.w	800749e <_getpid>

08011084 <_sbrk_r>:
 8011084:	b538      	push	{r3, r4, r5, lr}
 8011086:	4d06      	ldr	r5, [pc, #24]	@ (80110a0 <_sbrk_r+0x1c>)
 8011088:	2300      	movs	r3, #0
 801108a:	4604      	mov	r4, r0
 801108c:	4608      	mov	r0, r1
 801108e:	602b      	str	r3, [r5, #0]
 8011090:	f7f6 fa96 	bl	80075c0 <_sbrk>
 8011094:	1c43      	adds	r3, r0, #1
 8011096:	d102      	bne.n	801109e <_sbrk_r+0x1a>
 8011098:	682b      	ldr	r3, [r5, #0]
 801109a:	b103      	cbz	r3, 801109e <_sbrk_r+0x1a>
 801109c:	6023      	str	r3, [r4, #0]
 801109e:	bd38      	pop	{r3, r4, r5, pc}
 80110a0:	200030e4 	.word	0x200030e4

080110a4 <_calloc_r>:
 80110a4:	b570      	push	{r4, r5, r6, lr}
 80110a6:	fba1 5402 	umull	r5, r4, r1, r2
 80110aa:	b93c      	cbnz	r4, 80110bc <_calloc_r+0x18>
 80110ac:	4629      	mov	r1, r5
 80110ae:	f7fe fe55 	bl	800fd5c <_malloc_r>
 80110b2:	4606      	mov	r6, r0
 80110b4:	b928      	cbnz	r0, 80110c2 <_calloc_r+0x1e>
 80110b6:	2600      	movs	r6, #0
 80110b8:	4630      	mov	r0, r6
 80110ba:	bd70      	pop	{r4, r5, r6, pc}
 80110bc:	220c      	movs	r2, #12
 80110be:	6002      	str	r2, [r0, #0]
 80110c0:	e7f9      	b.n	80110b6 <_calloc_r+0x12>
 80110c2:	462a      	mov	r2, r5
 80110c4:	4621      	mov	r1, r4
 80110c6:	f7fd fb63 	bl	800e790 <memset>
 80110ca:	e7f5      	b.n	80110b8 <_calloc_r+0x14>

080110cc <_realloc_r>:
 80110cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110d0:	4680      	mov	r8, r0
 80110d2:	4615      	mov	r5, r2
 80110d4:	460c      	mov	r4, r1
 80110d6:	b921      	cbnz	r1, 80110e2 <_realloc_r+0x16>
 80110d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80110dc:	4611      	mov	r1, r2
 80110de:	f7fe be3d 	b.w	800fd5c <_malloc_r>
 80110e2:	b92a      	cbnz	r2, 80110f0 <_realloc_r+0x24>
 80110e4:	f7fe fa8c 	bl	800f600 <_free_r>
 80110e8:	2400      	movs	r4, #0
 80110ea:	4620      	mov	r0, r4
 80110ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110f0:	f000 f89e 	bl	8011230 <_malloc_usable_size_r>
 80110f4:	4285      	cmp	r5, r0
 80110f6:	4606      	mov	r6, r0
 80110f8:	d802      	bhi.n	8011100 <_realloc_r+0x34>
 80110fa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80110fe:	d8f4      	bhi.n	80110ea <_realloc_r+0x1e>
 8011100:	4629      	mov	r1, r5
 8011102:	4640      	mov	r0, r8
 8011104:	f7fe fe2a 	bl	800fd5c <_malloc_r>
 8011108:	4607      	mov	r7, r0
 801110a:	2800      	cmp	r0, #0
 801110c:	d0ec      	beq.n	80110e8 <_realloc_r+0x1c>
 801110e:	42b5      	cmp	r5, r6
 8011110:	462a      	mov	r2, r5
 8011112:	4621      	mov	r1, r4
 8011114:	bf28      	it	cs
 8011116:	4632      	movcs	r2, r6
 8011118:	f7fd fbff 	bl	800e91a <memcpy>
 801111c:	4621      	mov	r1, r4
 801111e:	4640      	mov	r0, r8
 8011120:	f7fe fa6e 	bl	800f600 <_free_r>
 8011124:	463c      	mov	r4, r7
 8011126:	e7e0      	b.n	80110ea <_realloc_r+0x1e>

08011128 <__swhatbuf_r>:
 8011128:	b570      	push	{r4, r5, r6, lr}
 801112a:	460c      	mov	r4, r1
 801112c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011130:	2900      	cmp	r1, #0
 8011132:	b096      	sub	sp, #88	@ 0x58
 8011134:	4615      	mov	r5, r2
 8011136:	461e      	mov	r6, r3
 8011138:	da0d      	bge.n	8011156 <__swhatbuf_r+0x2e>
 801113a:	89a3      	ldrh	r3, [r4, #12]
 801113c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011140:	f04f 0100 	mov.w	r1, #0
 8011144:	bf14      	ite	ne
 8011146:	2340      	movne	r3, #64	@ 0x40
 8011148:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801114c:	2000      	movs	r0, #0
 801114e:	6031      	str	r1, [r6, #0]
 8011150:	602b      	str	r3, [r5, #0]
 8011152:	b016      	add	sp, #88	@ 0x58
 8011154:	bd70      	pop	{r4, r5, r6, pc}
 8011156:	466a      	mov	r2, sp
 8011158:	f000 f848 	bl	80111ec <_fstat_r>
 801115c:	2800      	cmp	r0, #0
 801115e:	dbec      	blt.n	801113a <__swhatbuf_r+0x12>
 8011160:	9901      	ldr	r1, [sp, #4]
 8011162:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011166:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801116a:	4259      	negs	r1, r3
 801116c:	4159      	adcs	r1, r3
 801116e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011172:	e7eb      	b.n	801114c <__swhatbuf_r+0x24>

08011174 <__smakebuf_r>:
 8011174:	898b      	ldrh	r3, [r1, #12]
 8011176:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011178:	079d      	lsls	r5, r3, #30
 801117a:	4606      	mov	r6, r0
 801117c:	460c      	mov	r4, r1
 801117e:	d507      	bpl.n	8011190 <__smakebuf_r+0x1c>
 8011180:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011184:	6023      	str	r3, [r4, #0]
 8011186:	6123      	str	r3, [r4, #16]
 8011188:	2301      	movs	r3, #1
 801118a:	6163      	str	r3, [r4, #20]
 801118c:	b003      	add	sp, #12
 801118e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011190:	ab01      	add	r3, sp, #4
 8011192:	466a      	mov	r2, sp
 8011194:	f7ff ffc8 	bl	8011128 <__swhatbuf_r>
 8011198:	9f00      	ldr	r7, [sp, #0]
 801119a:	4605      	mov	r5, r0
 801119c:	4639      	mov	r1, r7
 801119e:	4630      	mov	r0, r6
 80111a0:	f7fe fddc 	bl	800fd5c <_malloc_r>
 80111a4:	b948      	cbnz	r0, 80111ba <__smakebuf_r+0x46>
 80111a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111aa:	059a      	lsls	r2, r3, #22
 80111ac:	d4ee      	bmi.n	801118c <__smakebuf_r+0x18>
 80111ae:	f023 0303 	bic.w	r3, r3, #3
 80111b2:	f043 0302 	orr.w	r3, r3, #2
 80111b6:	81a3      	strh	r3, [r4, #12]
 80111b8:	e7e2      	b.n	8011180 <__smakebuf_r+0xc>
 80111ba:	89a3      	ldrh	r3, [r4, #12]
 80111bc:	6020      	str	r0, [r4, #0]
 80111be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80111c2:	81a3      	strh	r3, [r4, #12]
 80111c4:	9b01      	ldr	r3, [sp, #4]
 80111c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80111ca:	b15b      	cbz	r3, 80111e4 <__smakebuf_r+0x70>
 80111cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80111d0:	4630      	mov	r0, r6
 80111d2:	f000 f81d 	bl	8011210 <_isatty_r>
 80111d6:	b128      	cbz	r0, 80111e4 <__smakebuf_r+0x70>
 80111d8:	89a3      	ldrh	r3, [r4, #12]
 80111da:	f023 0303 	bic.w	r3, r3, #3
 80111de:	f043 0301 	orr.w	r3, r3, #1
 80111e2:	81a3      	strh	r3, [r4, #12]
 80111e4:	89a3      	ldrh	r3, [r4, #12]
 80111e6:	431d      	orrs	r5, r3
 80111e8:	81a5      	strh	r5, [r4, #12]
 80111ea:	e7cf      	b.n	801118c <__smakebuf_r+0x18>

080111ec <_fstat_r>:
 80111ec:	b538      	push	{r3, r4, r5, lr}
 80111ee:	4d07      	ldr	r5, [pc, #28]	@ (801120c <_fstat_r+0x20>)
 80111f0:	2300      	movs	r3, #0
 80111f2:	4604      	mov	r4, r0
 80111f4:	4608      	mov	r0, r1
 80111f6:	4611      	mov	r1, r2
 80111f8:	602b      	str	r3, [r5, #0]
 80111fa:	f7f6 f9b8 	bl	800756e <_fstat>
 80111fe:	1c43      	adds	r3, r0, #1
 8011200:	d102      	bne.n	8011208 <_fstat_r+0x1c>
 8011202:	682b      	ldr	r3, [r5, #0]
 8011204:	b103      	cbz	r3, 8011208 <_fstat_r+0x1c>
 8011206:	6023      	str	r3, [r4, #0]
 8011208:	bd38      	pop	{r3, r4, r5, pc}
 801120a:	bf00      	nop
 801120c:	200030e4 	.word	0x200030e4

08011210 <_isatty_r>:
 8011210:	b538      	push	{r3, r4, r5, lr}
 8011212:	4d06      	ldr	r5, [pc, #24]	@ (801122c <_isatty_r+0x1c>)
 8011214:	2300      	movs	r3, #0
 8011216:	4604      	mov	r4, r0
 8011218:	4608      	mov	r0, r1
 801121a:	602b      	str	r3, [r5, #0]
 801121c:	f7f6 f9b7 	bl	800758e <_isatty>
 8011220:	1c43      	adds	r3, r0, #1
 8011222:	d102      	bne.n	801122a <_isatty_r+0x1a>
 8011224:	682b      	ldr	r3, [r5, #0]
 8011226:	b103      	cbz	r3, 801122a <_isatty_r+0x1a>
 8011228:	6023      	str	r3, [r4, #0]
 801122a:	bd38      	pop	{r3, r4, r5, pc}
 801122c:	200030e4 	.word	0x200030e4

08011230 <_malloc_usable_size_r>:
 8011230:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011234:	1f18      	subs	r0, r3, #4
 8011236:	2b00      	cmp	r3, #0
 8011238:	bfbc      	itt	lt
 801123a:	580b      	ldrlt	r3, [r1, r0]
 801123c:	18c0      	addlt	r0, r0, r3
 801123e:	4770      	bx	lr

08011240 <asinf>:
 8011240:	b508      	push	{r3, lr}
 8011242:	ed2d 8b02 	vpush	{d8}
 8011246:	eeb0 8a40 	vmov.f32	s16, s0
 801124a:	f000 f82f 	bl	80112ac <__ieee754_asinf>
 801124e:	eeb4 8a48 	vcmp.f32	s16, s16
 8011252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011256:	eef0 8a40 	vmov.f32	s17, s0
 801125a:	d615      	bvs.n	8011288 <asinf+0x48>
 801125c:	eeb0 0a48 	vmov.f32	s0, s16
 8011260:	f000 f81c 	bl	801129c <fabsf>
 8011264:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011268:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801126c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011270:	dd0a      	ble.n	8011288 <asinf+0x48>
 8011272:	f7fd fb1d 	bl	800e8b0 <__errno>
 8011276:	ecbd 8b02 	vpop	{d8}
 801127a:	2321      	movs	r3, #33	@ 0x21
 801127c:	6003      	str	r3, [r0, #0]
 801127e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011282:	4804      	ldr	r0, [pc, #16]	@ (8011294 <asinf+0x54>)
 8011284:	f7fd bb60 	b.w	800e948 <nanf>
 8011288:	eeb0 0a68 	vmov.f32	s0, s17
 801128c:	ecbd 8b02 	vpop	{d8}
 8011290:	bd08      	pop	{r3, pc}
 8011292:	bf00      	nop
 8011294:	08012493 	.word	0x08012493

08011298 <atan2f>:
 8011298:	f000 b8ee 	b.w	8011478 <__ieee754_atan2f>

0801129c <fabsf>:
 801129c:	ee10 3a10 	vmov	r3, s0
 80112a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80112a4:	ee00 3a10 	vmov	s0, r3
 80112a8:	4770      	bx	lr
	...

080112ac <__ieee754_asinf>:
 80112ac:	b538      	push	{r3, r4, r5, lr}
 80112ae:	ee10 5a10 	vmov	r5, s0
 80112b2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80112b6:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80112ba:	ed2d 8b04 	vpush	{d8-d9}
 80112be:	d10c      	bne.n	80112da <__ieee754_asinf+0x2e>
 80112c0:	eddf 7a5d 	vldr	s15, [pc, #372]	@ 8011438 <__ieee754_asinf+0x18c>
 80112c4:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 801143c <__ieee754_asinf+0x190>
 80112c8:	ee60 7a27 	vmul.f32	s15, s0, s15
 80112cc:	eee0 7a07 	vfma.f32	s15, s0, s14
 80112d0:	eeb0 0a67 	vmov.f32	s0, s15
 80112d4:	ecbd 8b04 	vpop	{d8-d9}
 80112d8:	bd38      	pop	{r3, r4, r5, pc}
 80112da:	d904      	bls.n	80112e6 <__ieee754_asinf+0x3a>
 80112dc:	ee70 7a40 	vsub.f32	s15, s0, s0
 80112e0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80112e4:	e7f6      	b.n	80112d4 <__ieee754_asinf+0x28>
 80112e6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80112ea:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80112ee:	d20b      	bcs.n	8011308 <__ieee754_asinf+0x5c>
 80112f0:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80112f4:	d252      	bcs.n	801139c <__ieee754_asinf+0xf0>
 80112f6:	eddf 7a52 	vldr	s15, [pc, #328]	@ 8011440 <__ieee754_asinf+0x194>
 80112fa:	ee70 7a27 	vadd.f32	s15, s0, s15
 80112fe:	eef4 7ae8 	vcmpe.f32	s15, s17
 8011302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011306:	dce5      	bgt.n	80112d4 <__ieee754_asinf+0x28>
 8011308:	f7ff ffc8 	bl	801129c <fabsf>
 801130c:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8011310:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8011314:	ee28 8a27 	vmul.f32	s16, s16, s15
 8011318:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8011444 <__ieee754_asinf+0x198>
 801131c:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 8011448 <__ieee754_asinf+0x19c>
 8011320:	ed9f 9a4a 	vldr	s18, [pc, #296]	@ 801144c <__ieee754_asinf+0x1a0>
 8011324:	eea8 7a27 	vfma.f32	s14, s16, s15
 8011328:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8011450 <__ieee754_asinf+0x1a4>
 801132c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011330:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8011454 <__ieee754_asinf+0x1a8>
 8011334:	eea7 7a88 	vfma.f32	s14, s15, s16
 8011338:	eddf 7a47 	vldr	s15, [pc, #284]	@ 8011458 <__ieee754_asinf+0x1ac>
 801133c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011340:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 801145c <__ieee754_asinf+0x1b0>
 8011344:	eea7 9a88 	vfma.f32	s18, s15, s16
 8011348:	eddf 7a45 	vldr	s15, [pc, #276]	@ 8011460 <__ieee754_asinf+0x1b4>
 801134c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8011350:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8011464 <__ieee754_asinf+0x1b8>
 8011354:	eea7 7a88 	vfma.f32	s14, s15, s16
 8011358:	eddf 7a43 	vldr	s15, [pc, #268]	@ 8011468 <__ieee754_asinf+0x1bc>
 801135c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011360:	eeb0 0a48 	vmov.f32	s0, s16
 8011364:	eee7 8a88 	vfma.f32	s17, s15, s16
 8011368:	f000 f9fa 	bl	8011760 <__ieee754_sqrtf>
 801136c:	4b3f      	ldr	r3, [pc, #252]	@ (801146c <__ieee754_asinf+0x1c0>)
 801136e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8011372:	429c      	cmp	r4, r3
 8011374:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8011378:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801137c:	d93d      	bls.n	80113fa <__ieee754_asinf+0x14e>
 801137e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8011382:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 8011470 <__ieee754_asinf+0x1c4>
 8011386:	eee0 7a26 	vfma.f32	s15, s0, s13
 801138a:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 801143c <__ieee754_asinf+0x190>
 801138e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011392:	2d00      	cmp	r5, #0
 8011394:	bfd8      	it	le
 8011396:	eeb1 0a40 	vnegle.f32	s0, s0
 801139a:	e79b      	b.n	80112d4 <__ieee754_asinf+0x28>
 801139c:	ee60 7a00 	vmul.f32	s15, s0, s0
 80113a0:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8011448 <__ieee754_asinf+0x19c>
 80113a4:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8011444 <__ieee754_asinf+0x198>
 80113a8:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 801145c <__ieee754_asinf+0x1b0>
 80113ac:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80113b0:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8011450 <__ieee754_asinf+0x1a4>
 80113b4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80113b8:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8011454 <__ieee754_asinf+0x1a8>
 80113bc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80113c0:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8011458 <__ieee754_asinf+0x1ac>
 80113c4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80113c8:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 801144c <__ieee754_asinf+0x1a0>
 80113cc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80113d0:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8011460 <__ieee754_asinf+0x1b4>
 80113d4:	eee7 6a86 	vfma.f32	s13, s15, s12
 80113d8:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8011464 <__ieee754_asinf+0x1b8>
 80113dc:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80113e0:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8011468 <__ieee754_asinf+0x1bc>
 80113e4:	eee6 6a27 	vfma.f32	s13, s12, s15
 80113e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80113ec:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80113f0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80113f4:	eea0 0a27 	vfma.f32	s0, s0, s15
 80113f8:	e76c      	b.n	80112d4 <__ieee754_asinf+0x28>
 80113fa:	ee10 3a10 	vmov	r3, s0
 80113fe:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8011402:	f023 030f 	bic.w	r3, r3, #15
 8011406:	ee07 3a10 	vmov	s14, r3
 801140a:	eea7 8a47 	vfms.f32	s16, s14, s14
 801140e:	ee70 5a00 	vadd.f32	s11, s0, s0
 8011412:	ee30 0a07 	vadd.f32	s0, s0, s14
 8011416:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8011438 <__ieee754_asinf+0x18c>
 801141a:	ee88 5a00 	vdiv.f32	s10, s16, s0
 801141e:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8011474 <__ieee754_asinf+0x1c8>
 8011422:	eee5 7a66 	vfms.f32	s15, s10, s13
 8011426:	eed5 7a86 	vfnms.f32	s15, s11, s12
 801142a:	eeb0 6a40 	vmov.f32	s12, s0
 801142e:	eea7 6a66 	vfms.f32	s12, s14, s13
 8011432:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8011436:	e7aa      	b.n	801138e <__ieee754_asinf+0xe2>
 8011438:	b33bbd2e 	.word	0xb33bbd2e
 801143c:	3fc90fdb 	.word	0x3fc90fdb
 8011440:	7149f2ca 	.word	0x7149f2ca
 8011444:	3a4f7f04 	.word	0x3a4f7f04
 8011448:	3811ef08 	.word	0x3811ef08
 801144c:	3e2aaaab 	.word	0x3e2aaaab
 8011450:	bd241146 	.word	0xbd241146
 8011454:	3e4e0aa8 	.word	0x3e4e0aa8
 8011458:	bea6b090 	.word	0xbea6b090
 801145c:	3d9dc62e 	.word	0x3d9dc62e
 8011460:	bf303361 	.word	0xbf303361
 8011464:	4001572d 	.word	0x4001572d
 8011468:	c019d139 	.word	0xc019d139
 801146c:	3f799999 	.word	0x3f799999
 8011470:	333bbd2e 	.word	0x333bbd2e
 8011474:	3f490fdb 	.word	0x3f490fdb

08011478 <__ieee754_atan2f>:
 8011478:	ee10 2a90 	vmov	r2, s1
 801147c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8011480:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011484:	b510      	push	{r4, lr}
 8011486:	eef0 7a40 	vmov.f32	s15, s0
 801148a:	d806      	bhi.n	801149a <__ieee754_atan2f+0x22>
 801148c:	ee10 0a10 	vmov	r0, s0
 8011490:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8011494:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011498:	d904      	bls.n	80114a4 <__ieee754_atan2f+0x2c>
 801149a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801149e:	eeb0 0a67 	vmov.f32	s0, s15
 80114a2:	bd10      	pop	{r4, pc}
 80114a4:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80114a8:	d103      	bne.n	80114b2 <__ieee754_atan2f+0x3a>
 80114aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114ae:	f000 b883 	b.w	80115b8 <atanf>
 80114b2:	1794      	asrs	r4, r2, #30
 80114b4:	f004 0402 	and.w	r4, r4, #2
 80114b8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80114bc:	b943      	cbnz	r3, 80114d0 <__ieee754_atan2f+0x58>
 80114be:	2c02      	cmp	r4, #2
 80114c0:	d05e      	beq.n	8011580 <__ieee754_atan2f+0x108>
 80114c2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8011594 <__ieee754_atan2f+0x11c>
 80114c6:	2c03      	cmp	r4, #3
 80114c8:	bf08      	it	eq
 80114ca:	eef0 7a47 	vmoveq.f32	s15, s14
 80114ce:	e7e6      	b.n	801149e <__ieee754_atan2f+0x26>
 80114d0:	b941      	cbnz	r1, 80114e4 <__ieee754_atan2f+0x6c>
 80114d2:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8011598 <__ieee754_atan2f+0x120>
 80114d6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801159c <__ieee754_atan2f+0x124>
 80114da:	2800      	cmp	r0, #0
 80114dc:	bfb8      	it	lt
 80114de:	eef0 7a47 	vmovlt.f32	s15, s14
 80114e2:	e7dc      	b.n	801149e <__ieee754_atan2f+0x26>
 80114e4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80114e8:	d110      	bne.n	801150c <__ieee754_atan2f+0x94>
 80114ea:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80114ee:	f104 34ff 	add.w	r4, r4, #4294967295
 80114f2:	d107      	bne.n	8011504 <__ieee754_atan2f+0x8c>
 80114f4:	2c02      	cmp	r4, #2
 80114f6:	d846      	bhi.n	8011586 <__ieee754_atan2f+0x10e>
 80114f8:	4b29      	ldr	r3, [pc, #164]	@ (80115a0 <__ieee754_atan2f+0x128>)
 80114fa:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80114fe:	edd3 7a00 	vldr	s15, [r3]
 8011502:	e7cc      	b.n	801149e <__ieee754_atan2f+0x26>
 8011504:	2c02      	cmp	r4, #2
 8011506:	d841      	bhi.n	801158c <__ieee754_atan2f+0x114>
 8011508:	4b26      	ldr	r3, [pc, #152]	@ (80115a4 <__ieee754_atan2f+0x12c>)
 801150a:	e7f6      	b.n	80114fa <__ieee754_atan2f+0x82>
 801150c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011510:	d0df      	beq.n	80114d2 <__ieee754_atan2f+0x5a>
 8011512:	1a5b      	subs	r3, r3, r1
 8011514:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8011518:	ea4f 51e3 	mov.w	r1, r3, asr #23
 801151c:	da1a      	bge.n	8011554 <__ieee754_atan2f+0xdc>
 801151e:	2a00      	cmp	r2, #0
 8011520:	da01      	bge.n	8011526 <__ieee754_atan2f+0xae>
 8011522:	313c      	adds	r1, #60	@ 0x3c
 8011524:	db19      	blt.n	801155a <__ieee754_atan2f+0xe2>
 8011526:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801152a:	f7ff feb7 	bl	801129c <fabsf>
 801152e:	f000 f843 	bl	80115b8 <atanf>
 8011532:	eef0 7a40 	vmov.f32	s15, s0
 8011536:	2c01      	cmp	r4, #1
 8011538:	d012      	beq.n	8011560 <__ieee754_atan2f+0xe8>
 801153a:	2c02      	cmp	r4, #2
 801153c:	d017      	beq.n	801156e <__ieee754_atan2f+0xf6>
 801153e:	2c00      	cmp	r4, #0
 8011540:	d0ad      	beq.n	801149e <__ieee754_atan2f+0x26>
 8011542:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80115a8 <__ieee754_atan2f+0x130>
 8011546:	ee77 7a87 	vadd.f32	s15, s15, s14
 801154a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80115ac <__ieee754_atan2f+0x134>
 801154e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011552:	e7a4      	b.n	801149e <__ieee754_atan2f+0x26>
 8011554:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8011598 <__ieee754_atan2f+0x120>
 8011558:	e7ed      	b.n	8011536 <__ieee754_atan2f+0xbe>
 801155a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80115b0 <__ieee754_atan2f+0x138>
 801155e:	e7ea      	b.n	8011536 <__ieee754_atan2f+0xbe>
 8011560:	ee17 3a90 	vmov	r3, s15
 8011564:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8011568:	ee07 3a90 	vmov	s15, r3
 801156c:	e797      	b.n	801149e <__ieee754_atan2f+0x26>
 801156e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80115a8 <__ieee754_atan2f+0x130>
 8011572:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011576:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80115ac <__ieee754_atan2f+0x134>
 801157a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801157e:	e78e      	b.n	801149e <__ieee754_atan2f+0x26>
 8011580:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80115ac <__ieee754_atan2f+0x134>
 8011584:	e78b      	b.n	801149e <__ieee754_atan2f+0x26>
 8011586:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80115b4 <__ieee754_atan2f+0x13c>
 801158a:	e788      	b.n	801149e <__ieee754_atan2f+0x26>
 801158c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80115b0 <__ieee754_atan2f+0x138>
 8011590:	e785      	b.n	801149e <__ieee754_atan2f+0x26>
 8011592:	bf00      	nop
 8011594:	c0490fdb 	.word	0xc0490fdb
 8011598:	3fc90fdb 	.word	0x3fc90fdb
 801159c:	bfc90fdb 	.word	0xbfc90fdb
 80115a0:	08012888 	.word	0x08012888
 80115a4:	0801287c 	.word	0x0801287c
 80115a8:	33bbbd2e 	.word	0x33bbbd2e
 80115ac:	40490fdb 	.word	0x40490fdb
 80115b0:	00000000 	.word	0x00000000
 80115b4:	3f490fdb 	.word	0x3f490fdb

080115b8 <atanf>:
 80115b8:	b538      	push	{r3, r4, r5, lr}
 80115ba:	ee10 5a10 	vmov	r5, s0
 80115be:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80115c2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80115c6:	eef0 7a40 	vmov.f32	s15, s0
 80115ca:	d310      	bcc.n	80115ee <atanf+0x36>
 80115cc:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80115d0:	d904      	bls.n	80115dc <atanf+0x24>
 80115d2:	ee70 7a00 	vadd.f32	s15, s0, s0
 80115d6:	eeb0 0a67 	vmov.f32	s0, s15
 80115da:	bd38      	pop	{r3, r4, r5, pc}
 80115dc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8011714 <atanf+0x15c>
 80115e0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8011718 <atanf+0x160>
 80115e4:	2d00      	cmp	r5, #0
 80115e6:	bfc8      	it	gt
 80115e8:	eef0 7a47 	vmovgt.f32	s15, s14
 80115ec:	e7f3      	b.n	80115d6 <atanf+0x1e>
 80115ee:	4b4b      	ldr	r3, [pc, #300]	@ (801171c <atanf+0x164>)
 80115f0:	429c      	cmp	r4, r3
 80115f2:	d810      	bhi.n	8011616 <atanf+0x5e>
 80115f4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80115f8:	d20a      	bcs.n	8011610 <atanf+0x58>
 80115fa:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8011720 <atanf+0x168>
 80115fe:	ee30 7a07 	vadd.f32	s14, s0, s14
 8011602:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011606:	eeb4 7ae6 	vcmpe.f32	s14, s13
 801160a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801160e:	dce2      	bgt.n	80115d6 <atanf+0x1e>
 8011610:	f04f 33ff 	mov.w	r3, #4294967295
 8011614:	e013      	b.n	801163e <atanf+0x86>
 8011616:	f7ff fe41 	bl	801129c <fabsf>
 801161a:	4b42      	ldr	r3, [pc, #264]	@ (8011724 <atanf+0x16c>)
 801161c:	429c      	cmp	r4, r3
 801161e:	d84f      	bhi.n	80116c0 <atanf+0x108>
 8011620:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8011624:	429c      	cmp	r4, r3
 8011626:	d841      	bhi.n	80116ac <atanf+0xf4>
 8011628:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 801162c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011630:	eea0 7a27 	vfma.f32	s14, s0, s15
 8011634:	2300      	movs	r3, #0
 8011636:	ee30 0a27 	vadd.f32	s0, s0, s15
 801163a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801163e:	1c5a      	adds	r2, r3, #1
 8011640:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8011644:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8011728 <atanf+0x170>
 8011648:	eddf 5a38 	vldr	s11, [pc, #224]	@ 801172c <atanf+0x174>
 801164c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8011730 <atanf+0x178>
 8011650:	ee66 6a06 	vmul.f32	s13, s12, s12
 8011654:	eee6 5a87 	vfma.f32	s11, s13, s14
 8011658:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8011734 <atanf+0x17c>
 801165c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011660:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8011738 <atanf+0x180>
 8011664:	eee7 5a26 	vfma.f32	s11, s14, s13
 8011668:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801173c <atanf+0x184>
 801166c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011670:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8011740 <atanf+0x188>
 8011674:	eee7 5a26 	vfma.f32	s11, s14, s13
 8011678:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8011744 <atanf+0x18c>
 801167c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8011680:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8011748 <atanf+0x190>
 8011684:	eea5 7a26 	vfma.f32	s14, s10, s13
 8011688:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 801174c <atanf+0x194>
 801168c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8011690:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8011750 <atanf+0x198>
 8011694:	eea5 7a26 	vfma.f32	s14, s10, s13
 8011698:	ee27 7a26 	vmul.f32	s14, s14, s13
 801169c:	eea5 7a86 	vfma.f32	s14, s11, s12
 80116a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80116a4:	d121      	bne.n	80116ea <atanf+0x132>
 80116a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80116aa:	e794      	b.n	80115d6 <atanf+0x1e>
 80116ac:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80116b0:	ee30 7a67 	vsub.f32	s14, s0, s15
 80116b4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80116b8:	2301      	movs	r3, #1
 80116ba:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80116be:	e7be      	b.n	801163e <atanf+0x86>
 80116c0:	4b24      	ldr	r3, [pc, #144]	@ (8011754 <atanf+0x19c>)
 80116c2:	429c      	cmp	r4, r3
 80116c4:	d80b      	bhi.n	80116de <atanf+0x126>
 80116c6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80116ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80116ce:	eea0 7a27 	vfma.f32	s14, s0, s15
 80116d2:	2302      	movs	r3, #2
 80116d4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80116d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80116dc:	e7af      	b.n	801163e <atanf+0x86>
 80116de:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80116e2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80116e6:	2303      	movs	r3, #3
 80116e8:	e7a9      	b.n	801163e <atanf+0x86>
 80116ea:	4a1b      	ldr	r2, [pc, #108]	@ (8011758 <atanf+0x1a0>)
 80116ec:	491b      	ldr	r1, [pc, #108]	@ (801175c <atanf+0x1a4>)
 80116ee:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80116f2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80116f6:	edd3 6a00 	vldr	s13, [r3]
 80116fa:	ee37 7a66 	vsub.f32	s14, s14, s13
 80116fe:	2d00      	cmp	r5, #0
 8011700:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011704:	edd2 7a00 	vldr	s15, [r2]
 8011708:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801170c:	bfb8      	it	lt
 801170e:	eef1 7a67 	vneglt.f32	s15, s15
 8011712:	e760      	b.n	80115d6 <atanf+0x1e>
 8011714:	bfc90fdb 	.word	0xbfc90fdb
 8011718:	3fc90fdb 	.word	0x3fc90fdb
 801171c:	3edfffff 	.word	0x3edfffff
 8011720:	7149f2ca 	.word	0x7149f2ca
 8011724:	3f97ffff 	.word	0x3f97ffff
 8011728:	3c8569d7 	.word	0x3c8569d7
 801172c:	3d4bda59 	.word	0x3d4bda59
 8011730:	bd6ef16b 	.word	0xbd6ef16b
 8011734:	3d886b35 	.word	0x3d886b35
 8011738:	3dba2e6e 	.word	0x3dba2e6e
 801173c:	3e124925 	.word	0x3e124925
 8011740:	3eaaaaab 	.word	0x3eaaaaab
 8011744:	bd15a221 	.word	0xbd15a221
 8011748:	bd9d8795 	.word	0xbd9d8795
 801174c:	bde38e38 	.word	0xbde38e38
 8011750:	be4ccccd 	.word	0xbe4ccccd
 8011754:	401bffff 	.word	0x401bffff
 8011758:	080128a4 	.word	0x080128a4
 801175c:	08012894 	.word	0x08012894

08011760 <__ieee754_sqrtf>:
 8011760:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8011764:	4770      	bx	lr
	...

08011768 <_init>:
 8011768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801176a:	bf00      	nop
 801176c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801176e:	bc08      	pop	{r3}
 8011770:	469e      	mov	lr, r3
 8011772:	4770      	bx	lr

08011774 <_fini>:
 8011774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011776:	bf00      	nop
 8011778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801177a:	bc08      	pop	{r3}
 801177c:	469e      	mov	lr, r3
 801177e:	4770      	bx	lr
