Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Thu Jul  7 03:43:38 2022
| Host              : boba running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing -file runs/2022-07-06-1704-full/vivado-eval/xilinx-ultrascale-plus-vivado-eval//vivado-synth-opt-place-route-lakeroad-ultrascale-instrs//lakeroad_xilinx_ultrascale_plus_add32_2.v-timing-route.txt
| Design            : lakeroad_xilinx_ultrascale_plus_add32_2
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            out0[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.774ns  (logic 0.607ns (78.424%)  route 0.167ns (21.576%))
  Logic Levels:           5  (CARRY8=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[0] (IN)
                         net (fo=1, unset)            0.000     0.000    A_LUT_0/I0
    SLICE_X26Y88         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     0.178 r  A_LUT_0/LUT6/O
                         net (fo=1, routed)           0.011     0.189    luts_O6_1[0]
    SLICE_X26Y88         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     0.427 r  carry_8/CO[7]
                         net (fo=1, routed)           0.028     0.455    co_3[7]
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.478 r  carry_17/CO[7]
                         net (fo=1, routed)           0.060     0.538    co_7[7]
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.561 r  carry_26/CO[7]
                         net (fo=1, routed)           0.028     0.589    co_11[7]
    SLICE_X26Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     0.734 r  carry_35/O[5]
                         net (fo=0)                   0.040     0.774    out0[29]
                                                                      r  out0[29] (OUT)
  -------------------------------------------------------------------    -------------------




