

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Wed Nov  1 18:49:34 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  13.323 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  2441497523|  2441506227|  32.528 sec|  32.528 sec|  2441497524|  2441506228|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+
        |                             |                  |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |           Instance          |      Module      |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+
        |grp_srcnn_Pipeline_1_fu_272  |srcnn_Pipeline_1  |     2080802|     2080802|   20.808 ms|   20.808 ms|     2080802|     2080802|       no|
        |grp_srcnn_Pipeline_2_fu_279  |srcnn_Pipeline_2  |       65027|       65027|    0.650 ms|    0.650 ms|       65027|       65027|       no|
        |grp_conv1_fu_286             |conv1             |  1446427134|  1446435838|  19.271 sec|  19.271 sec|  1446427134|  1446435838|       no|
        |grp_conv2_fu_361             |conv2             |   691303951|   691303951|   6.913 sec|   6.913 sec|   691303951|   691303951|       no|
        |grp_conv3_fu_396             |conv3             |   303766426|   303766426|   3.038 sec|   3.038 sec|   303766426|   303766426|       no|
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      259|   15|   43290|  54541|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    712|    -|
|Register         |        -|    -|     622|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      259|   15|   43912|  55259|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       59|    4|      31|     78|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                      |control_s_axi                   |        0|   0|    526|    936|    0|
    |grp_conv1_fu_286                     |conv1                           |      100|   4|   2495|   6386|    0|
    |grp_conv2_fu_361                     |conv2                           |       38|   4|  31310|  37474|    0|
    |grp_conv3_fu_396                     |conv3                           |        9|   2|   2695|   4268|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U228  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|    227|    214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U230     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|      0|      0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U229   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|    128|    135|    0|
    |i1_m_axi_U                           |i1_m_axi                        |       16|   0|    838|    704|    0|
    |i2_m_axi_U                           |i2_m_axi                        |       16|   0|    838|    704|    0|
    |i3_m_axi_U                           |i3_m_axi                        |       16|   0|    838|    704|    0|
    |o_m_axi_U                            |o_m_axi                         |       16|   0|    838|    704|    0|
    |grp_srcnn_Pipeline_1_fu_272          |srcnn_Pipeline_1                |        0|   0|     24|    105|    0|
    |grp_srcnn_Pipeline_2_fu_279          |srcnn_Pipeline_2                |        0|   0|     19|     95|    0|
    |w1_m_axi_U                           |w1_m_axi                        |       16|   0|    838|    704|    0|
    |w2_m_axi_U                           |w2_m_axi                        |       16|   0|    838|    704|    0|
    |w3_m_axi_U                           |w3_m_axi                        |       16|   0|    838|    704|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                                |                                |      259|  15|  43290|  54541|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state9                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   6|           3|           3|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         14|    1|         14|
    |grp_fu_523_ce      |  20|          4|    1|          4|
    |grp_fu_523_p0      |  20|          4|   32|        128|
    |grp_fu_523_p1      |  20|          4|   32|        128|
    |grp_fu_527_ce      |  20|          4|    1|          4|
    |grp_fu_527_p0      |  20|          4|   32|        128|
    |grp_fu_527_p1      |  20|          4|   32|        128|
    |grp_fu_531_ce      |  14|          3|    1|          3|
    |grp_fu_531_opcode  |  14|          3|    5|         15|
    |grp_fu_531_p0      |  14|          3|   32|         96|
    |grp_fu_531_p1      |  14|          3|   32|         96|
    |i1_ARVALID         |   9|          2|    1|          2|
    |i1_RREADY          |   9|          2|    1|          2|
    |i2_ARVALID         |   9|          2|    1|          2|
    |i2_AWVALID         |   9|          2|    1|          2|
    |i2_BREADY          |   9|          2|    1|          2|
    |i2_RREADY          |   9|          2|    1|          2|
    |i2_WVALID          |   9|          2|    1|          2|
    |i3_ARADDR          |  14|          3|   64|        192|
    |i3_ARLEN           |  14|          3|   32|         96|
    |i3_ARVALID         |  14|          3|    1|          3|
    |i3_AWADDR          |  20|          4|   64|        256|
    |i3_AWLEN           |  20|          4|   32|        128|
    |i3_AWVALID         |  20|          4|    1|          4|
    |i3_BREADY          |  20|          4|    1|          4|
    |i3_RREADY          |  14|          3|    1|          3|
    |i3_WDATA           |  14|          3|   32|         96|
    |i3_WSTRB           |  14|          3|    4|         12|
    |i3_WVALID          |  14|          3|    1|          3|
    |i3_blk_n_AW        |   9|          2|    1|          2|
    |i3_blk_n_B         |   9|          2|    1|          2|
    |o_ARVALID          |   9|          2|    1|          2|
    |o_AWADDR           |  20|          4|   64|        256|
    |o_AWLEN            |  20|          4|   32|        128|
    |o_AWVALID          |  20|          4|    1|          4|
    |o_BREADY           |  20|          4|    1|          4|
    |o_RREADY           |   9|          2|    1|          2|
    |o_WDATA            |  14|          3|   32|         96|
    |o_WSTRB            |  14|          3|    4|         12|
    |o_WVALID           |  14|          3|    1|          3|
    |o_blk_n_AW         |   9|          2|    1|          2|
    |o_blk_n_B          |   9|          2|    1|          2|
    |w1_ARVALID         |   9|          2|    1|          2|
    |w1_RREADY          |   9|          2|    1|          2|
    |w2_ARVALID         |   9|          2|    1|          2|
    |w2_RREADY          |   9|          2|    1|          2|
    |w3_ARVALID         |   9|          2|    1|          2|
    |w3_RREADY          |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 712|        150|  588|       2082|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  13|   0|   13|          0|
    |conv1_output_ftmap_read_reg_480           |  64|   0|   64|          0|
    |conv1_weights_read_reg_486                |  64|   0|   64|          0|
    |conv2_output_ftmap_read_reg_469           |  64|   0|   64|          0|
    |conv2_weights_read_reg_475                |  64|   0|   64|          0|
    |conv3_weights_read_reg_464                |  64|   0|   64|          0|
    |empty_66_reg_518                          |  32|   0|   32|          0|
    |grp_conv1_fu_286_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2_fu_361_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv3_fu_396_ap_start_reg             |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_1_fu_272_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_2_fu_279_ap_start_reg  |   1|   0|    1|          0|
    |input_ftmap_read_reg_491                  |  64|   0|   64|          0|
    |output_ftmap_read_reg_459                 |  64|   0|   64|          0|
    |trunc_ln1_reg_502                         |  62|   0|   62|          0|
    |trunc_ln_reg_496                          |  62|   0|   62|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 622|   0|  622|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         srcnn|  return value|
|m_axi_i1_AWVALID       |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_AWREADY       |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_AWADDR        |  out|   64|       m_axi|            i1|       pointer|
|m_axi_i1_AWID          |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_AWLEN         |  out|    8|       m_axi|            i1|       pointer|
|m_axi_i1_AWSIZE        |  out|    3|       m_axi|            i1|       pointer|
|m_axi_i1_AWBURST       |  out|    2|       m_axi|            i1|       pointer|
|m_axi_i1_AWLOCK        |  out|    2|       m_axi|            i1|       pointer|
|m_axi_i1_AWCACHE       |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_AWPROT        |  out|    3|       m_axi|            i1|       pointer|
|m_axi_i1_AWQOS         |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_AWREGION      |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_AWUSER        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WVALID        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WREADY        |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WDATA         |  out|   32|       m_axi|            i1|       pointer|
|m_axi_i1_WSTRB         |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_WLAST         |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WID           |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WUSER         |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_ARVALID       |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_ARREADY       |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_ARADDR        |  out|   64|       m_axi|            i1|       pointer|
|m_axi_i1_ARID          |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_ARLEN         |  out|    8|       m_axi|            i1|       pointer|
|m_axi_i1_ARSIZE        |  out|    3|       m_axi|            i1|       pointer|
|m_axi_i1_ARBURST       |  out|    2|       m_axi|            i1|       pointer|
|m_axi_i1_ARLOCK        |  out|    2|       m_axi|            i1|       pointer|
|m_axi_i1_ARCACHE       |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_ARPROT        |  out|    3|       m_axi|            i1|       pointer|
|m_axi_i1_ARQOS         |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_ARREGION      |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_ARUSER        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RVALID        |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RREADY        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RDATA         |   in|   32|       m_axi|            i1|       pointer|
|m_axi_i1_RLAST         |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RID           |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RUSER         |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RRESP         |   in|    2|       m_axi|            i1|       pointer|
|m_axi_i1_BVALID        |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_BREADY        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_BRESP         |   in|    2|       m_axi|            i1|       pointer|
|m_axi_i1_BID           |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_BUSER         |   in|    1|       m_axi|            i1|       pointer|
|m_axi_w1_AWVALID       |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_AWREADY       |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_AWADDR        |  out|   64|       m_axi|            w1|       pointer|
|m_axi_w1_AWID          |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_AWLEN         |  out|    8|       m_axi|            w1|       pointer|
|m_axi_w1_AWSIZE        |  out|    3|       m_axi|            w1|       pointer|
|m_axi_w1_AWBURST       |  out|    2|       m_axi|            w1|       pointer|
|m_axi_w1_AWLOCK        |  out|    2|       m_axi|            w1|       pointer|
|m_axi_w1_AWCACHE       |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_AWPROT        |  out|    3|       m_axi|            w1|       pointer|
|m_axi_w1_AWQOS         |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_AWREGION      |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_AWUSER        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WVALID        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WREADY        |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WDATA         |  out|   32|       m_axi|            w1|       pointer|
|m_axi_w1_WSTRB         |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_WLAST         |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WID           |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WUSER         |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_ARVALID       |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_ARREADY       |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_ARADDR        |  out|   64|       m_axi|            w1|       pointer|
|m_axi_w1_ARID          |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_ARLEN         |  out|    8|       m_axi|            w1|       pointer|
|m_axi_w1_ARSIZE        |  out|    3|       m_axi|            w1|       pointer|
|m_axi_w1_ARBURST       |  out|    2|       m_axi|            w1|       pointer|
|m_axi_w1_ARLOCK        |  out|    2|       m_axi|            w1|       pointer|
|m_axi_w1_ARCACHE       |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_ARPROT        |  out|    3|       m_axi|            w1|       pointer|
|m_axi_w1_ARQOS         |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_ARREGION      |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_ARUSER        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RVALID        |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RREADY        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RDATA         |   in|   32|       m_axi|            w1|       pointer|
|m_axi_w1_RLAST         |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RID           |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RUSER         |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RRESP         |   in|    2|       m_axi|            w1|       pointer|
|m_axi_w1_BVALID        |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_BREADY        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_BRESP         |   in|    2|       m_axi|            w1|       pointer|
|m_axi_w1_BID           |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_BUSER         |   in|    1|       m_axi|            w1|       pointer|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|            i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_AWLEN         |  out|    8|       m_axi|            i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|            i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|            i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|            i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|            i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|            i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|            i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_ARLEN         |  out|    8|       m_axi|            i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|            i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|            i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|            i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|            i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|            i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|            i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|            i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|            i2|       pointer|
|m_axi_w2_AWVALID       |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_AWREADY       |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_AWADDR        |  out|   64|       m_axi|            w2|       pointer|
|m_axi_w2_AWID          |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_AWLEN         |  out|    8|       m_axi|            w2|       pointer|
|m_axi_w2_AWSIZE        |  out|    3|       m_axi|            w2|       pointer|
|m_axi_w2_AWBURST       |  out|    2|       m_axi|            w2|       pointer|
|m_axi_w2_AWLOCK        |  out|    2|       m_axi|            w2|       pointer|
|m_axi_w2_AWCACHE       |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_AWPROT        |  out|    3|       m_axi|            w2|       pointer|
|m_axi_w2_AWQOS         |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_AWREGION      |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_AWUSER        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WVALID        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WREADY        |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WDATA         |  out|   32|       m_axi|            w2|       pointer|
|m_axi_w2_WSTRB         |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_WLAST         |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WID           |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WUSER         |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_ARVALID       |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_ARREADY       |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_ARADDR        |  out|   64|       m_axi|            w2|       pointer|
|m_axi_w2_ARID          |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_ARLEN         |  out|    8|       m_axi|            w2|       pointer|
|m_axi_w2_ARSIZE        |  out|    3|       m_axi|            w2|       pointer|
|m_axi_w2_ARBURST       |  out|    2|       m_axi|            w2|       pointer|
|m_axi_w2_ARLOCK        |  out|    2|       m_axi|            w2|       pointer|
|m_axi_w2_ARCACHE       |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_ARPROT        |  out|    3|       m_axi|            w2|       pointer|
|m_axi_w2_ARQOS         |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_ARREGION      |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_ARUSER        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RVALID        |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RREADY        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RDATA         |   in|   32|       m_axi|            w2|       pointer|
|m_axi_w2_RLAST         |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RID           |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RUSER         |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RRESP         |   in|    2|       m_axi|            w2|       pointer|
|m_axi_w2_BVALID        |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_BREADY        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_BRESP         |   in|    2|       m_axi|            w2|       pointer|
|m_axi_w2_BID           |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_BUSER         |   in|    1|       m_axi|            w2|       pointer|
|m_axi_i3_AWVALID       |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_AWREADY       |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_AWADDR        |  out|   64|       m_axi|            i3|       pointer|
|m_axi_i3_AWID          |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_AWLEN         |  out|    8|       m_axi|            i3|       pointer|
|m_axi_i3_AWSIZE        |  out|    3|       m_axi|            i3|       pointer|
|m_axi_i3_AWBURST       |  out|    2|       m_axi|            i3|       pointer|
|m_axi_i3_AWLOCK        |  out|    2|       m_axi|            i3|       pointer|
|m_axi_i3_AWCACHE       |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_AWPROT        |  out|    3|       m_axi|            i3|       pointer|
|m_axi_i3_AWQOS         |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_AWREGION      |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_AWUSER        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WVALID        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WREADY        |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WDATA         |  out|   32|       m_axi|            i3|       pointer|
|m_axi_i3_WSTRB         |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_WLAST         |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WID           |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WUSER         |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_ARVALID       |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_ARREADY       |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_ARADDR        |  out|   64|       m_axi|            i3|       pointer|
|m_axi_i3_ARID          |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_ARLEN         |  out|    8|       m_axi|            i3|       pointer|
|m_axi_i3_ARSIZE        |  out|    3|       m_axi|            i3|       pointer|
|m_axi_i3_ARBURST       |  out|    2|       m_axi|            i3|       pointer|
|m_axi_i3_ARLOCK        |  out|    2|       m_axi|            i3|       pointer|
|m_axi_i3_ARCACHE       |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_ARPROT        |  out|    3|       m_axi|            i3|       pointer|
|m_axi_i3_ARQOS         |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_ARREGION      |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_ARUSER        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RVALID        |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RREADY        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RDATA         |   in|   32|       m_axi|            i3|       pointer|
|m_axi_i3_RLAST         |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RID           |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RUSER         |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RRESP         |   in|    2|       m_axi|            i3|       pointer|
|m_axi_i3_BVALID        |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_BREADY        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_BRESP         |   in|    2|       m_axi|            i3|       pointer|
|m_axi_i3_BID           |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_BUSER         |   in|    1|       m_axi|            i3|       pointer|
|m_axi_w3_AWVALID       |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_AWREADY       |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_AWADDR        |  out|   64|       m_axi|            w3|       pointer|
|m_axi_w3_AWID          |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_AWLEN         |  out|    8|       m_axi|            w3|       pointer|
|m_axi_w3_AWSIZE        |  out|    3|       m_axi|            w3|       pointer|
|m_axi_w3_AWBURST       |  out|    2|       m_axi|            w3|       pointer|
|m_axi_w3_AWLOCK        |  out|    2|       m_axi|            w3|       pointer|
|m_axi_w3_AWCACHE       |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_AWPROT        |  out|    3|       m_axi|            w3|       pointer|
|m_axi_w3_AWQOS         |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_AWREGION      |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_AWUSER        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WVALID        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WREADY        |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WDATA         |  out|   32|       m_axi|            w3|       pointer|
|m_axi_w3_WSTRB         |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_WLAST         |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WID           |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WUSER         |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_ARVALID       |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_ARREADY       |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_ARADDR        |  out|   64|       m_axi|            w3|       pointer|
|m_axi_w3_ARID          |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_ARLEN         |  out|    8|       m_axi|            w3|       pointer|
|m_axi_w3_ARSIZE        |  out|    3|       m_axi|            w3|       pointer|
|m_axi_w3_ARBURST       |  out|    2|       m_axi|            w3|       pointer|
|m_axi_w3_ARLOCK        |  out|    2|       m_axi|            w3|       pointer|
|m_axi_w3_ARCACHE       |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_ARPROT        |  out|    3|       m_axi|            w3|       pointer|
|m_axi_w3_ARQOS         |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_ARREGION      |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_ARUSER        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RVALID        |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RREADY        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RDATA         |   in|   32|       m_axi|            w3|       pointer|
|m_axi_w3_RLAST         |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RID           |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RUSER         |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RRESP         |   in|    2|       m_axi|            w3|       pointer|
|m_axi_w3_BVALID        |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_BREADY        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_BRESP         |   in|    2|       m_axi|            w3|       pointer|
|m_axi_w3_BID           |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_BUSER         |   in|    1|       m_axi|            w3|       pointer|
|m_axi_o_AWVALID        |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_AWREADY        |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_AWADDR         |  out|   64|       m_axi|             o|       pointer|
|m_axi_o_AWID           |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_AWLEN          |  out|    8|       m_axi|             o|       pointer|
|m_axi_o_AWSIZE         |  out|    3|       m_axi|             o|       pointer|
|m_axi_o_AWBURST        |  out|    2|       m_axi|             o|       pointer|
|m_axi_o_AWLOCK         |  out|    2|       m_axi|             o|       pointer|
|m_axi_o_AWCACHE        |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_AWPROT         |  out|    3|       m_axi|             o|       pointer|
|m_axi_o_AWQOS          |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_AWREGION       |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_AWUSER         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_WVALID         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_WREADY         |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_WDATA          |  out|   32|       m_axi|             o|       pointer|
|m_axi_o_WSTRB          |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_WLAST          |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_WID            |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_WUSER          |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_ARVALID        |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_ARREADY        |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_ARADDR         |  out|   64|       m_axi|             o|       pointer|
|m_axi_o_ARID           |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_ARLEN          |  out|    8|       m_axi|             o|       pointer|
|m_axi_o_ARSIZE         |  out|    3|       m_axi|             o|       pointer|
|m_axi_o_ARBURST        |  out|    2|       m_axi|             o|       pointer|
|m_axi_o_ARLOCK         |  out|    2|       m_axi|             o|       pointer|
|m_axi_o_ARCACHE        |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_ARPROT         |  out|    3|       m_axi|             o|       pointer|
|m_axi_o_ARQOS          |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_ARREGION       |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_ARUSER         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_RVALID         |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_RREADY         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_RDATA          |   in|   32|       m_axi|             o|       pointer|
|m_axi_o_RLAST          |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_RID            |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_RUSER          |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_RRESP          |   in|    2|       m_axi|             o|       pointer|
|m_axi_o_BVALID         |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_BREADY         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_BRESP          |   in|    2|       m_axi|             o|       pointer|
|m_axi_o_BID            |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_BUSER          |   in|    1|       m_axi|             o|       pointer|
|conv1_biases_address0  |  out|    6|   ap_memory|  conv1_biases|         array|
|conv1_biases_ce0       |  out|    1|   ap_memory|  conv1_biases|         array|
|conv1_biases_q0        |   in|   32|   ap_memory|  conv1_biases|         array|
|conv2_biases_address0  |  out|    5|   ap_memory|  conv2_biases|         array|
|conv2_biases_ce0       |  out|    1|   ap_memory|  conv2_biases|         array|
|conv2_biases_q0        |   in|   32|   ap_memory|  conv2_biases|         array|
|conv3_biases           |   in|   32|     ap_none|  conv3_biases|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap" [src/srcnn.cpp:6]   --->   Operation 14 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights" [src/srcnn.cpp:6]   --->   Operation 15 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%conv2_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_output_ftmap" [src/srcnn.cpp:6]   --->   Operation 16 'read' 'conv2_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights" [src/srcnn.cpp:6]   --->   Operation 17 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%conv1_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_output_ftmap" [src/srcnn.cpp:6]   --->   Operation 18 'read' 'conv1_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_weights" [src/srcnn.cpp:6]   --->   Operation 19 'read' 'conv1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_ftmap" [src/srcnn.cpp:6]   --->   Operation 20 'read' 'input_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:38]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:39]   --->   Operation 22 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i62 %trunc_ln" [src/srcnn.cpp:38]   --->   Operation 23 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln38" [src/srcnn.cpp:38]   --->   Operation 24 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i3_addr, i32 2080800" [src/srcnn.cpp:38]   --->   Operation 25 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i62 %trunc_ln1" [src/srcnn.cpp:39]   --->   Operation 26 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln39" [src/srcnn.cpp:39]   --->   Operation 27 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (7.30ns)   --->   "%empty_64 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %o_addr, i32 65025" [src/srcnn.cpp:39]   --->   Operation 28 'writereq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln38 = call void @srcnn_Pipeline_1, i32 %i3, i62 %trunc_ln" [src/srcnn.cpp:38]   --->   Operation 29 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln39 = call void @srcnn_Pipeline_2, i32 %o, i62 %trunc_ln1" [src/srcnn.cpp:39]   --->   Operation 30 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln42 = call void @conv1, i32 %i1, i64 %input_ftmap_read, i32 %w1, i64 %conv1_weights_read, i32 %conv1_biases, i32 %i2, i64 %conv1_output_ftmap_read, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/srcnn.cpp:42]   --->   Operation 31 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln38 = call void @srcnn_Pipeline_1, i32 %i3, i62 %trunc_ln" [src/srcnn.cpp:38]   --->   Operation 32 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln39 = call void @srcnn_Pipeline_2, i32 %o, i62 %trunc_ln1" [src/srcnn.cpp:39]   --->   Operation 33 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln42 = call void @conv1, i32 %i1, i64 %input_ftmap_read, i32 %w1, i64 %conv1_weights_read, i32 %conv1_biases, i32 %i2, i64 %conv1_output_ftmap_read, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/srcnn.cpp:42]   --->   Operation 34 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 35 [5/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/srcnn.cpp:39]   --->   Operation 35 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 36 [5/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/srcnn.cpp:42]   --->   Operation 36 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 37 [4/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/srcnn.cpp:39]   --->   Operation 37 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 38 [4/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/srcnn.cpp:42]   --->   Operation 38 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 39 [3/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/srcnn.cpp:39]   --->   Operation 39 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 40 [3/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/srcnn.cpp:42]   --->   Operation 40 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 41 [2/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/srcnn.cpp:39]   --->   Operation 41 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 42 [2/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/srcnn.cpp:42]   --->   Operation 42 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 43 [1/5] (7.30ns)   --->   "%empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/srcnn.cpp:39]   --->   Operation 43 'writeresp' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 44 [1/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/srcnn.cpp:42]   --->   Operation 44 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln45 = call void @conv2, i32 %i2, i64 %conv1_output_ftmap_read, i32 %w2, i64 %conv2_weights_read, i32 %conv2_biases, i32 %i3, i64 %conv2_output_ftmap_read, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7, i32 %output_fm_buffer" [src/srcnn.cpp:45]   --->   Operation 45 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln45 = call void @conv2, i32 %i2, i64 %conv1_output_ftmap_read, i32 %w2, i64 %conv2_weights_read, i32 %conv2_biases, i32 %i3, i64 %conv2_output_ftmap_read, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7, i32 %output_fm_buffer" [src/srcnn.cpp:45]   --->   Operation 46 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 47 'read' 'conv3_biases_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%empty_66 = bitcast i32 %conv3_biases_read"   --->   Operation 48 'bitcast' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln48 = call void @conv3, i32 %i3, i64 %conv2_output_ftmap_read, i32 %w3, i64 %conv3_weights_read, i32 %empty_66, i32 %o, i64 %output_ftmap_read, i32 %input_fm_buffer, i32 %output_fm_buffer_0" [src/srcnn.cpp:48]   --->   Operation 49 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_26" [src/srcnn.cpp:6]   --->   Operation 50 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_23, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %i1"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_9, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w1"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_47, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %i2"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_36, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w2"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_43, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %i3"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_25, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w3"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_44, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %o"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_15, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, void @empty_17, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_18, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_19, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_18, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_15, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, void @empty_20, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_18, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_19, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_18, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_21, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_15, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, void @empty_22, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_18, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_19, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_18, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_15, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_18, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_19, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_18, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_21, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_15, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_18, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_19, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_18, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_15, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, void @empty_13, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_18, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_19, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_18, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_19, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_15, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, void @empty_14, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_18, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_19, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_18, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln48 = call void @conv3, i32 %i3, i64 %conv2_output_ftmap_read, i32 %w3, i64 %conv3_weights_read, i32 %empty_66, i32 %o, i64 %output_ftmap_read, i32 %input_fm_buffer, i32 %output_fm_buffer_0" [src/srcnn.cpp:48]   --->   Operation 86 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [src/srcnn.cpp:50]   --->   Operation 87 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_ftmap_read       (read         ) [ 00111111111111]
conv3_weights_read      (read         ) [ 00111111111111]
conv2_output_ftmap_read (read         ) [ 00111111111111]
conv2_weights_read      (read         ) [ 00111111111100]
conv1_output_ftmap_read (read         ) [ 00111111111100]
conv1_weights_read      (read         ) [ 00111000000000]
input_ftmap_read        (read         ) [ 00111000000000]
trunc_ln                (partselect   ) [ 00111000000000]
trunc_ln1               (partselect   ) [ 00111000000000]
sext_ln38               (sext         ) [ 00000000000000]
i3_addr                 (getelementptr) [ 00011111110000]
empty                   (writereq     ) [ 00000000000000]
sext_ln39               (sext         ) [ 00000000000000]
o_addr                  (getelementptr) [ 00011111110000]
empty_64                (writereq     ) [ 00000000000000]
call_ln38               (call         ) [ 00000000000000]
call_ln39               (call         ) [ 00000000000000]
call_ln42               (call         ) [ 00000000000000]
empty_63                (writeresp    ) [ 00000000000000]
empty_65                (writeresp    ) [ 00000000000000]
call_ln45               (call         ) [ 00000000000000]
conv3_biases_read       (read         ) [ 00000000000000]
empty_66                (bitcast      ) [ 00000000000001]
spectopmodule_ln6       (spectopmodule) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
specinterface_ln0       (specinterface) [ 00000000000000]
call_ln48               (call         ) [ 00000000000000]
ret_ln50                (ret          ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="o">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_weights">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_biases">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_output_ftmap">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv2_weights">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv2_biases">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv2_output_ftmap">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv3_weights">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv3_biases">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_ftmap">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="input_fm_buffer_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="weights_buffer_0_0_0">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="weights_buffer_0_0_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="weights_buffer_0_0_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="weights_buffer_0_0_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="weights_buffer_0_0_4">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="weights_buffer_0_0_5">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="weights_buffer_0_0_6">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="weights_buffer_0_0_7">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="208" class="1004" name="output_ftmap_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="conv3_weights_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="conv2_output_ftmap_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv2_weights_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="conv1_output_ftmap_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv1_weights_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="input_ftmap_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_writeresp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="22" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_63/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_writeresp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="0" index="2" bw="17" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_64/2 empty_65/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="conv3_biases_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_srcnn_Pipeline_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="62" slack="2"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_srcnn_Pipeline_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="62" slack="2"/>
<pin id="283" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_conv1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="64" slack="2"/>
<pin id="290" dir="0" index="3" bw="32" slack="0"/>
<pin id="291" dir="0" index="4" bw="64" slack="2"/>
<pin id="292" dir="0" index="5" bw="32" slack="0"/>
<pin id="293" dir="0" index="6" bw="32" slack="0"/>
<pin id="294" dir="0" index="7" bw="64" slack="2"/>
<pin id="295" dir="0" index="8" bw="32" slack="0"/>
<pin id="296" dir="0" index="9" bw="32" slack="0"/>
<pin id="297" dir="0" index="10" bw="32" slack="0"/>
<pin id="298" dir="0" index="11" bw="32" slack="0"/>
<pin id="299" dir="0" index="12" bw="32" slack="0"/>
<pin id="300" dir="0" index="13" bw="32" slack="0"/>
<pin id="301" dir="0" index="14" bw="32" slack="0"/>
<pin id="302" dir="0" index="15" bw="32" slack="0"/>
<pin id="303" dir="0" index="16" bw="32" slack="0"/>
<pin id="304" dir="0" index="17" bw="32" slack="0"/>
<pin id="305" dir="0" index="18" bw="32" slack="0"/>
<pin id="306" dir="0" index="19" bw="32" slack="0"/>
<pin id="307" dir="0" index="20" bw="32" slack="0"/>
<pin id="308" dir="0" index="21" bw="32" slack="0"/>
<pin id="309" dir="0" index="22" bw="32" slack="0"/>
<pin id="310" dir="0" index="23" bw="32" slack="0"/>
<pin id="311" dir="0" index="24" bw="32" slack="0"/>
<pin id="312" dir="0" index="25" bw="32" slack="0"/>
<pin id="313" dir="0" index="26" bw="32" slack="0"/>
<pin id="314" dir="0" index="27" bw="32" slack="0"/>
<pin id="315" dir="0" index="28" bw="32" slack="0"/>
<pin id="316" dir="0" index="29" bw="32" slack="0"/>
<pin id="317" dir="0" index="30" bw="32" slack="0"/>
<pin id="318" dir="0" index="31" bw="32" slack="0"/>
<pin id="319" dir="0" index="32" bw="32" slack="0"/>
<pin id="320" dir="0" index="33" bw="32" slack="0"/>
<pin id="321" dir="0" index="34" bw="32" slack="0"/>
<pin id="322" dir="0" index="35" bw="32" slack="0"/>
<pin id="323" dir="0" index="36" bw="32" slack="0"/>
<pin id="324" dir="0" index="37" bw="32" slack="0"/>
<pin id="325" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_conv2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="0" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="64" slack="9"/>
<pin id="365" dir="0" index="3" bw="32" slack="0"/>
<pin id="366" dir="0" index="4" bw="64" slack="9"/>
<pin id="367" dir="0" index="5" bw="32" slack="0"/>
<pin id="368" dir="0" index="6" bw="32" slack="0"/>
<pin id="369" dir="0" index="7" bw="64" slack="9"/>
<pin id="370" dir="0" index="8" bw="32" slack="0"/>
<pin id="371" dir="0" index="9" bw="32" slack="0"/>
<pin id="372" dir="0" index="10" bw="32" slack="0"/>
<pin id="373" dir="0" index="11" bw="32" slack="0"/>
<pin id="374" dir="0" index="12" bw="32" slack="0"/>
<pin id="375" dir="0" index="13" bw="32" slack="0"/>
<pin id="376" dir="0" index="14" bw="32" slack="0"/>
<pin id="377" dir="0" index="15" bw="32" slack="0"/>
<pin id="378" dir="0" index="16" bw="32" slack="0"/>
<pin id="379" dir="0" index="17" bw="32" slack="0"/>
<pin id="380" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/10 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_conv3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="0" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="64" slack="11"/>
<pin id="400" dir="0" index="3" bw="32" slack="0"/>
<pin id="401" dir="0" index="4" bw="64" slack="11"/>
<pin id="402" dir="0" index="5" bw="32" slack="0"/>
<pin id="403" dir="0" index="6" bw="32" slack="0"/>
<pin id="404" dir="0" index="7" bw="64" slack="11"/>
<pin id="405" dir="0" index="8" bw="32" slack="0"/>
<pin id="406" dir="0" index="9" bw="32" slack="0"/>
<pin id="407" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/12 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="62" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="0" index="2" bw="3" slack="0"/>
<pin id="418" dir="0" index="3" bw="7" slack="0"/>
<pin id="419" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="62" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="0"/>
<pin id="427" dir="0" index="2" bw="3" slack="0"/>
<pin id="428" dir="0" index="3" bw="7" slack="0"/>
<pin id="429" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln38_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="62" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="i3_addr_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="0"/>
<pin id="439" dir="0" index="1" bw="64" slack="0"/>
<pin id="440" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln39_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="62" slack="1"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="o_addr_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="64" slack="0"/>
<pin id="450" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="empty_66_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_66/12 "/>
</bind>
</comp>

<comp id="459" class="1005" name="output_ftmap_read_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="11"/>
<pin id="461" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="464" class="1005" name="conv3_weights_read_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="11"/>
<pin id="466" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="469" class="1005" name="conv2_output_ftmap_read_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="9"/>
<pin id="471" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="conv2_output_ftmap_read "/>
</bind>
</comp>

<comp id="475" class="1005" name="conv2_weights_read_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="9"/>
<pin id="477" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="480" class="1005" name="conv1_output_ftmap_read_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="2"/>
<pin id="482" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="conv1_output_ftmap_read "/>
</bind>
</comp>

<comp id="486" class="1005" name="conv1_weights_read_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="2"/>
<pin id="488" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="491" class="1005" name="input_ftmap_read_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="2"/>
<pin id="493" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="496" class="1005" name="trunc_ln_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="62" slack="1"/>
<pin id="498" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="502" class="1005" name="trunc_ln1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="62" slack="1"/>
<pin id="504" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="i3_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="3"/>
<pin id="510" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="513" class="1005" name="o_addr_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="3"/>
<pin id="515" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr "/>
</bind>
</comp>

<comp id="518" class="1005" name="empty_66_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_66 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="525" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="526" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/8 add_mid1/11 add52_1/14 add/3 add15_1/3 add/13 add56_1/17 add56_2/21 add56_3/25 add56_4/29 add56_5/33 add56_6/37 add56_7/41 add_i/51 add23_i/59 add/24 add57_1/28 add57_2/32 add57_3/36 add57_4/40 add57_5/44 add57_6/48 add57_7/52 add_i/59 add23_i/67 "/>
</bind>
</comp>

<comp id="527" class="1004" name="grp_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="529" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="530" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 mul_mid1/6 mul_1/7 mul/10 mul49_2/11 mul49_4/12 mul49_6/13 mul/21 mul50_1/22 mul50_2/23 mul50_3/24 mul50_4/25 mul50_5/26 mul50_6/27 mul50_7/28 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="533" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/7 tmp_6/7 tmp_1/63 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="212"><net_src comp="118" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="118" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="118" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="118" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="118" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="118" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="118" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="126" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="128" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="126" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="130" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="264"><net_src comp="138" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="265"><net_src comp="138" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="270"><net_src comp="142" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="132" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="8" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="134" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="326"><net_src comp="136" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="327"><net_src comp="0" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="328"><net_src comp="2" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="329"><net_src comp="18" pin="0"/><net_sink comp="286" pin=5"/></net>

<net id="330"><net_src comp="4" pin="0"/><net_sink comp="286" pin=6"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="286" pin=8"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="286" pin=9"/></net>

<net id="333"><net_src comp="38" pin="0"/><net_sink comp="286" pin=10"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="286" pin=11"/></net>

<net id="335"><net_src comp="42" pin="0"/><net_sink comp="286" pin=12"/></net>

<net id="336"><net_src comp="44" pin="0"/><net_sink comp="286" pin=13"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="286" pin=14"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="286" pin=15"/></net>

<net id="339"><net_src comp="50" pin="0"/><net_sink comp="286" pin=16"/></net>

<net id="340"><net_src comp="52" pin="0"/><net_sink comp="286" pin=17"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="286" pin=18"/></net>

<net id="342"><net_src comp="56" pin="0"/><net_sink comp="286" pin=19"/></net>

<net id="343"><net_src comp="58" pin="0"/><net_sink comp="286" pin=20"/></net>

<net id="344"><net_src comp="60" pin="0"/><net_sink comp="286" pin=21"/></net>

<net id="345"><net_src comp="62" pin="0"/><net_sink comp="286" pin=22"/></net>

<net id="346"><net_src comp="64" pin="0"/><net_sink comp="286" pin=23"/></net>

<net id="347"><net_src comp="66" pin="0"/><net_sink comp="286" pin=24"/></net>

<net id="348"><net_src comp="68" pin="0"/><net_sink comp="286" pin=25"/></net>

<net id="349"><net_src comp="70" pin="0"/><net_sink comp="286" pin=26"/></net>

<net id="350"><net_src comp="72" pin="0"/><net_sink comp="286" pin=27"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="286" pin=28"/></net>

<net id="352"><net_src comp="76" pin="0"/><net_sink comp="286" pin=29"/></net>

<net id="353"><net_src comp="78" pin="0"/><net_sink comp="286" pin=30"/></net>

<net id="354"><net_src comp="80" pin="0"/><net_sink comp="286" pin=31"/></net>

<net id="355"><net_src comp="82" pin="0"/><net_sink comp="286" pin=32"/></net>

<net id="356"><net_src comp="84" pin="0"/><net_sink comp="286" pin=33"/></net>

<net id="357"><net_src comp="86" pin="0"/><net_sink comp="286" pin=34"/></net>

<net id="358"><net_src comp="88" pin="0"/><net_sink comp="286" pin=35"/></net>

<net id="359"><net_src comp="90" pin="0"/><net_sink comp="286" pin=36"/></net>

<net id="360"><net_src comp="92" pin="0"/><net_sink comp="286" pin=37"/></net>

<net id="381"><net_src comp="140" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="382"><net_src comp="4" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="383"><net_src comp="6" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="384"><net_src comp="24" pin="0"/><net_sink comp="361" pin=5"/></net>

<net id="385"><net_src comp="8" pin="0"/><net_sink comp="361" pin=6"/></net>

<net id="386"><net_src comp="94" pin="0"/><net_sink comp="361" pin=8"/></net>

<net id="387"><net_src comp="96" pin="0"/><net_sink comp="361" pin=9"/></net>

<net id="388"><net_src comp="98" pin="0"/><net_sink comp="361" pin=10"/></net>

<net id="389"><net_src comp="100" pin="0"/><net_sink comp="361" pin=11"/></net>

<net id="390"><net_src comp="102" pin="0"/><net_sink comp="361" pin=12"/></net>

<net id="391"><net_src comp="104" pin="0"/><net_sink comp="361" pin=13"/></net>

<net id="392"><net_src comp="106" pin="0"/><net_sink comp="361" pin=14"/></net>

<net id="393"><net_src comp="108" pin="0"/><net_sink comp="361" pin=15"/></net>

<net id="394"><net_src comp="110" pin="0"/><net_sink comp="361" pin=16"/></net>

<net id="395"><net_src comp="112" pin="0"/><net_sink comp="361" pin=17"/></net>

<net id="408"><net_src comp="144" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="409"><net_src comp="8" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="410"><net_src comp="10" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="411"><net_src comp="12" pin="0"/><net_sink comp="396" pin=6"/></net>

<net id="412"><net_src comp="114" pin="0"/><net_sink comp="396" pin=8"/></net>

<net id="413"><net_src comp="116" pin="0"/><net_sink comp="396" pin=9"/></net>

<net id="420"><net_src comp="120" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="220" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="122" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="124" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="430"><net_src comp="120" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="208" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="122" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="124" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="441"><net_src comp="8" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="437" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="451"><net_src comp="12" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="453"><net_src comp="447" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="457"><net_src comp="266" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="396" pin=5"/></net>

<net id="462"><net_src comp="208" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="396" pin=7"/></net>

<net id="467"><net_src comp="214" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="396" pin=4"/></net>

<net id="472"><net_src comp="220" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="361" pin=7"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="478"><net_src comp="226" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="361" pin=4"/></net>

<net id="483"><net_src comp="232" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="286" pin=7"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="489"><net_src comp="238" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="494"><net_src comp="244" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="499"><net_src comp="414" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="505"><net_src comp="424" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="511"><net_src comp="437" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="516"><net_src comp="447" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="521"><net_src comp="454" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="396" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {3 4 }
	Port: i3 | {2 3 4 5 6 7 8 9 10 11 }
	Port: o | {2 3 4 5 6 7 8 9 12 13 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 | {3 4 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 | {3 4 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in | {3 4 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0 | {3 4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0 | {3 4 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | {3 4 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {3 4 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | {3 4 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {3 4 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {3 4 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {3 4 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {3 4 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {3 4 }
	Port: input_fm_buffer_1 | {10 11 }
	Port: weights_buffer_0_0_0 | {10 11 }
	Port: weights_buffer_0_0_1 | {10 11 }
	Port: weights_buffer_0_0_2 | {10 11 }
	Port: weights_buffer_0_0_3 | {10 11 }
	Port: weights_buffer_0_0_4 | {10 11 }
	Port: weights_buffer_0_0_5 | {10 11 }
	Port: weights_buffer_0_0_6 | {10 11 }
	Port: weights_buffer_0_0_7 | {10 11 }
	Port: output_fm_buffer | {10 11 }
	Port: input_fm_buffer | {12 13 }
	Port: output_fm_buffer_0 | {12 13 }
 - Input state : 
	Port: srcnn : i1 | {3 4 }
	Port: srcnn : w1 | {3 4 }
	Port: srcnn : i2 | {10 11 }
	Port: srcnn : w2 | {10 11 }
	Port: srcnn : i3 | {10 11 12 13 }
	Port: srcnn : w3 | {12 13 }
	Port: srcnn : o | {12 13 }
	Port: srcnn : input_ftmap | {1 }
	Port: srcnn : conv1_weights | {1 }
	Port: srcnn : conv1_biases | {3 4 }
	Port: srcnn : conv1_output_ftmap | {1 }
	Port: srcnn : conv2_weights | {1 }
	Port: srcnn : conv2_biases | {10 11 }
	Port: srcnn : conv2_output_ftmap | {1 }
	Port: srcnn : conv3_weights | {1 }
	Port: srcnn : conv3_biases | {12 }
	Port: srcnn : output_ftmap | {1 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 | {3 4 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 | {3 4 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in | {3 4 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0 | {3 4 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0 | {3 4 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | {3 4 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {3 4 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | {3 4 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {3 4 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {3 4 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {3 4 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {3 4 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {3 4 }
	Port: srcnn : input_fm_buffer_1 | {10 11 }
	Port: srcnn : weights_buffer_0_0_0 | {10 11 }
	Port: srcnn : weights_buffer_0_0_1 | {10 11 }
	Port: srcnn : weights_buffer_0_0_2 | {10 11 }
	Port: srcnn : weights_buffer_0_0_3 | {10 11 }
	Port: srcnn : weights_buffer_0_0_4 | {10 11 }
	Port: srcnn : weights_buffer_0_0_5 | {10 11 }
	Port: srcnn : weights_buffer_0_0_6 | {10 11 }
	Port: srcnn : weights_buffer_0_0_7 | {10 11 }
	Port: srcnn : output_fm_buffer | {10 11 }
	Port: srcnn : input_fm_buffer | {12 13 }
	Port: srcnn : output_fm_buffer_0 | {12 13 }
  - Chain level:
	State 1
	State 2
		i3_addr : 1
		empty : 2
		o_addr : 1
		empty_64 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		call_ln48 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |     grp_srcnn_Pipeline_1_fu_272     |    0    |    0    |    53   |    56   |
|          |     grp_srcnn_Pipeline_2_fu_279     |    0    |    0    |    48   |    46   |
|   call   |           grp_conv1_fu_286          |    20   |  41.16  |   4138  |   5023  |
|          |           grp_conv2_fu_361          |    9    | 28.6278 |  23826  |  33721  |
|          |           grp_conv3_fu_396          |    7    |  6.361  |   3440  |   3710  |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fadd   |              grp_fu_523             |    2    |    0    |   227   |   214   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fmul   |              grp_fu_527             |    3    |    0    |   128   |   135   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |    output_ftmap_read_read_fu_208    |    0    |    0    |    0    |    0    |
|          |    conv3_weights_read_read_fu_214   |    0    |    0    |    0    |    0    |
|          | conv2_output_ftmap_read_read_fu_220 |    0    |    0    |    0    |    0    |
|   read   |    conv2_weights_read_read_fu_226   |    0    |    0    |    0    |    0    |
|          | conv1_output_ftmap_read_read_fu_232 |    0    |    0    |    0    |    0    |
|          |    conv1_weights_read_read_fu_238   |    0    |    0    |    0    |    0    |
|          |     input_ftmap_read_read_fu_244    |    0    |    0    |    0    |    0    |
|          |    conv3_biases_read_read_fu_266    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_250        |    0    |    0    |    0    |    0    |
|          |         grp_writeresp_fu_257        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|partselect|           trunc_ln_fu_414           |    0    |    0    |    0    |    0    |
|          |           trunc_ln1_fu_424          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   sext   |           sext_ln38_fu_434          |    0    |    0    |    0    |    0    |
|          |           sext_ln39_fu_444          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fcmp   |              grp_fu_531             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |    41   | 76.1488 |  31860  |  42905  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
+------------------------------------------------------------+--------+--------+--------+--------+
|                                                            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------------------------------------------------+--------+--------+--------+--------+
|   conv1_float_255_255_float_1_9_9_float_float_255_255_in   |    4   |    0   |    0   |    0   |
|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_1  |    4   |    0   |    0   |    0   |
|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_2  |    4   |    0   |    0   |    0   |
|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_3  |    4   |    0   |    0   |    0   |
|   conv1_float_255_255_float_1_9_9_float_float_255_255_ou   |    8   |    0   |    0   |    0   |
|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1  |    8   |    0   |    0   |    0   |
|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2  |    8   |    0   |    0   |    0   |
|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3  |    8   |    0   |    0   |    0   |
|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4  |    8   |    0   |    0   |    0   |
|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5  |    8   |    0   |    0   |    0   |
|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6  |    8   |    0   |    0   |    0   |
|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7  |    8   |    0   |    0   |    0   |
|                       input_fm_buffer                      |    8   |    0   |    0   |    0   |
|                      input_fm_buffer_1                     |    8   |    0   |    0   |    0   |
|                      output_fm_buffer                      |   22   |    0   |    0   |    0   |
|                     output_fm_buffer_0                     |    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0|    2   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0|    2   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0|    1   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0|    1   |    0   |    0   |    0   |
|                    weights_buffer_0_0_0                    |    1   |    0   |    0   |    0   |
|                    weights_buffer_0_0_1                    |    1   |    0   |    0   |    0   |
|                    weights_buffer_0_0_2                    |    1   |    0   |    0   |    0   |
|                    weights_buffer_0_0_3                    |    1   |    0   |    0   |    0   |
|                    weights_buffer_0_0_4                    |    1   |    0   |    0   |    0   |
|                    weights_buffer_0_0_5                    |    1   |    0   |    0   |    0   |
|                    weights_buffer_0_0_6                    |    1   |    0   |    0   |    0   |
|                    weights_buffer_0_0_7                    |    1   |    0   |    0   |    0   |
+------------------------------------------------------------+--------+--------+--------+--------+
|                            Total                           |   147  |    0   |    0   |    0   |
+------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|conv1_output_ftmap_read_reg_480|   64   |
|   conv1_weights_read_reg_486  |   64   |
|conv2_output_ftmap_read_reg_469|   64   |
|   conv2_weights_read_reg_475  |   64   |
|   conv3_weights_read_reg_464  |   64   |
|        empty_66_reg_518       |   32   |
|        i3_addr_reg_508        |   32   |
|    input_ftmap_read_reg_491   |   64   |
|         o_addr_reg_513        |   32   |
|   output_ftmap_read_reg_459   |   64   |
|       trunc_ln1_reg_502       |   62   |
|        trunc_ln_reg_496       |   62   |
+-------------------------------+--------+
|             Total             |   668  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_250 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_250 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_257 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_257 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_conv3_fu_396   |  p5  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   196  ||  2.135  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   41   |   76   |  31860 |  42905 |    -   |
|   Memory  |   147  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   668  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   147  |   41   |   78   |  32528 |  42932 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
