

================================================================
== Vitis HLS Report for 'forward_layer_1_1_s'
================================================================
* Date:           Thu Nov 13 06:03:25 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.535 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_val" [./components.h:8->./components.h:47]   --->   Operation 10 'read' 'x_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %x_val_read" [./components.h:12->./components.h:47]   --->   Operation 11 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%add_ln12 = add i17 %sext_ln12, i17 2048" [./components.h:12->./components.h:47]   --->   Operation 12 'add' 'add_ln12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i17.i10, i17 %add_ln12, i10 0" [./components.h:12->./components.h:47]   --->   Operation 13 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i27 %tmp" [./components.h:12->./components.h:47]   --->   Operation 14 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %add_ln12, i8 0" [./components.h:12->./components.h:47]   --->   Operation 15 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i25 %tmp_1" [./components.h:12->./components.h:47]   --->   Operation 16 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%add_ln12_1 = add i29 %sext_ln12_1, i29 %sext_ln12_2" [./components.h:12->./components.h:47]   --->   Operation 17 'add' 'add_ln12_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 28" [./components.h:12->./components.h:47]   --->   Operation 18 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%t = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln12_1, i32 10, i32 25" [./components.h:12->./components.h:47]   --->   Operation 19 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 9" [./components.h:12->./components.h:47]   --->   Operation 20 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i29 %add_ln12_1" [./components.h:12->./components.h:47]   --->   Operation 21 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.71ns)   --->   "%icmp_ln12 = icmp_ne  i9 %trunc_ln12, i9 0" [./components.h:12->./components.h:47]   --->   Operation 22 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 25" [./components.h:12->./components.h:47]   --->   Operation 23 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 10" [./components.h:12->./components.h:47]   --->   Operation 24 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%or_ln12 = or i1 %tmp_5, i1 %icmp_ln12" [./components.h:12->./components.h:47]   --->   Operation 25 'or' 'or_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%and_ln12 = and i1 %or_ln12, i1 %tmp_3" [./components.h:12->./components.h:47]   --->   Operation 26 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%zext_ln12 = zext i1 %and_ln12" [./components.h:12->./components.h:47]   --->   Operation 27 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns) (out node of the LUT)   --->   "%t_1 = add i16 %t, i16 %zext_ln12" [./components.h:12->./components.h:47]   --->   Operation 28 'add' 't_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_1, i32 15" [./components.h:12->./components.h:47]   --->   Operation 29 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_1)   --->   "%xor_ln12 = xor i1 %tmp_6, i1 1" [./components.h:12->./components.h:47]   --->   Operation 30 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln12_1 = and i1 %tmp_4, i1 %xor_ln12" [./components.h:12->./components.h:47]   --->   Operation 31 'and' 'and_ln12_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 26" [./components.h:12->./components.h:47]   --->   Operation 32 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln12_1, i32 27, i32 28" [./components.h:12->./components.h:47]   --->   Operation 33 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.43ns)   --->   "%icmp_ln12_1 = icmp_eq  i2 %tmp_7, i2 3" [./components.h:12->./components.h:47]   --->   Operation 34 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i29.i32.i32, i29 %add_ln12_1, i32 26, i32 28" [./components.h:12->./components.h:47]   --->   Operation 35 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.57ns)   --->   "%icmp_ln12_2 = icmp_eq  i3 %tmp_8, i3 7" [./components.h:12->./components.h:47]   --->   Operation 36 'icmp' 'icmp_ln12_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.57ns)   --->   "%icmp_ln12_3 = icmp_eq  i3 %tmp_8, i3 0" [./components.h:12->./components.h:47]   --->   Operation 37 'icmp' 'icmp_ln12_3' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%select_ln12 = select i1 %and_ln12_1, i1 %icmp_ln12_2, i1 %icmp_ln12_3" [./components.h:12->./components.h:47]   --->   Operation 38 'select' 'select_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%xor_ln12_1 = xor i1 %tmp_9, i1 1" [./components.h:12->./components.h:47]   --->   Operation 39 'xor' 'xor_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%and_ln12_2 = and i1 %icmp_ln12_1, i1 %xor_ln12_1" [./components.h:12->./components.h:47]   --->   Operation 40 'and' 'and_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%select_ln12_1 = select i1 %and_ln12_1, i1 %and_ln12_2, i1 %icmp_ln12_2" [./components.h:12->./components.h:47]   --->   Operation 41 'select' 'select_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%xor_ln12_3 = xor i1 %select_ln12, i1 1" [./components.h:12->./components.h:47]   --->   Operation 42 'xor' 'xor_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%or_ln12_1 = or i1 %tmp_6, i1 %xor_ln12_3" [./components.h:12->./components.h:47]   --->   Operation 43 'or' 'or_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%xor_ln12_4 = xor i1 %tmp_2, i1 1" [./components.h:12->./components.h:47]   --->   Operation 44 'xor' 'xor_ln12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln12_4 = and i1 %or_ln12_1, i1 %xor_ln12_4" [./components.h:12->./components.h:47]   --->   Operation 45 'and' 'and_ln12_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%and_ln12_5 = and i1 %tmp_6, i1 %select_ln12_1" [./components.h:12->./components.h:47]   --->   Operation 46 'and' 'and_ln12_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln12_5 = xor i1 %and_ln12_5, i1 1" [./components.h:12->./components.h:47]   --->   Operation 47 'xor' 'xor_ln12_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.83>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%and_ln12_3 = and i1 %and_ln12_1, i1 %icmp_ln12_2" [./components.h:12->./components.h:47]   --->   Operation 48 'and' 'and_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%xor_ln12_2 = xor i1 %and_ln12_3, i1 1" [./components.h:12->./components.h:47]   --->   Operation 49 'xor' 'xor_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%empty = and i1 %tmp_2, i1 %xor_ln12_2" [./components.h:12->./components.h:47]   --->   Operation 50 'and' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%and_ln12_6 = and i1 %empty, i1 %xor_ln12_5" [./components.h:12->./components.h:47]   --->   Operation 51 'and' 'and_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%select_ln12_2 = select i1 %and_ln12_4, i16 32767, i16 32768" [./components.h:12->./components.h:47]   --->   Operation 52 'select' 'select_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln12_2 = or i1 %and_ln12_4, i1 %and_ln12_6" [./components.h:12->./components.h:47]   --->   Operation 53 'or' 'or_ln12_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.24ns) (out node of the LUT)   --->   "%t_2 = select i1 %or_ln12_2, i16 %select_ln12_2, i16 %t_1" [./components.h:12->./components.h:47]   --->   Operation 54 'select' 't_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_2, i32 15" [./components.h:15->./components.h:47]   --->   Operation 55 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%icmp_ln19 = icmp_sgt  i16 %t_2, i16 5119" [./components.h:19->./components.h:47]   --->   Operation 56 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %t_2, i32 10, i32 15" [./components.h:24->./components.h:47]   --->   Operation 57 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i16 %t_2" [./components.h:24->./components.h:47]   --->   Operation 58 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.72ns)   --->   "%icmp_ln24 = icmp_ne  i10 %trunc_ln24, i10 0" [./components.h:24->./components.h:47]   --->   Operation 59 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln24 = add i6 %tmp_s, i6 1" [./components.h:24->./components.h:47]   --->   Operation 60 'add' 'add_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp_i_i_i_0)   --->   "%select_ln24 = select i1 %icmp_ln24, i6 %add_ln24, i6 %tmp_s" [./components.h:24->./components.h:47]   --->   Operation 61 'select' 'select_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.29ns) (out node of the LUT)   --->   "%ref_tmp_i_i_i_0 = select i1 %tmp_10, i6 %select_ln24, i6 %tmp_s" [./components.h:15->./components.h:47]   --->   Operation 62 'select' 'ref_tmp_i_i_i_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i6 %ref_tmp_i_i_i_0" [./components.h:25->./components.h:47]   --->   Operation 63 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ref_tmp_i_i_i_0, i32 5" [./components.h:25->./components.h:47]   --->   Operation 64 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %ref_tmp_i_i_i_0, i10 0" [./components.h:25->./components.h:47]   --->   Operation 65 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%select_ln25 = select i1 %tmp_11, i16 32768, i16 %shl_ln" [./components.h:25->./components.h:47]   --->   Operation 66 'select' 'select_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%zext_ln25 = zext i16 %t_2" [./components.h:25->./components.h:47]   --->   Operation 67 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%zext_ln25_1 = zext i16 %select_ln25" [./components.h:25->./components.h:47]   --->   Operation 68 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln25 = sub i17 %zext_ln25, i17 %zext_ln25_1" [./components.h:25->./components.h:47]   --->   Operation 69 'sub' 'sub_ln25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25, i32 16" [./components.h:25->./components.h:47]   --->   Operation 70 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln25_1 = trunc i17 %sub_ln25" [./components.h:25->./components.h:47]   --->   Operation 71 'trunc' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25, i32 15" [./components.h:25->./components.h:47]   --->   Operation 72 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%xor_ln25 = xor i1 %tmp_12, i1 1" [./components.h:25->./components.h:47]   --->   Operation 73 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%and_ln25 = and i1 %tmp_13, i1 %xor_ln25" [./components.h:25->./components.h:47]   --->   Operation 74 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln25_1 = xor i1 %tmp_12, i1 %tmp_13" [./components.h:25->./components.h:47]   --->   Operation 75 'xor' 'xor_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln25_1 = select i1 %and_ln25, i16 32767, i16 32768" [./components.h:25->./components.h:47]   --->   Operation 76 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%xor_ln15 = xor i1 %tmp_10, i1 1" [./components.h:15->./components.h:47]   --->   Operation 77 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln19 = and i1 %icmp_ln19, i1 %xor_ln15" [./components.h:19->./components.h:47]   --->   Operation 78 'and' 'and_ln19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln19 = or i1 %tmp_10, i1 %icmp_ln19" [./components.h:19->./components.h:47]   --->   Operation 79 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln19 = xor i1 %or_ln19, i1 1" [./components.h:19->./components.h:47]   --->   Operation 80 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln25_1 = and i1 %xor_ln25_1, i1 %xor_ln19" [./components.h:25->./components.h:47]   --->   Operation 81 'and' 'and_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_10, i1 %and_ln19, i1 %and_ln25_1" [./components.h:15->./components.h:47]   --->   Operation 82 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.41ns) (out node of the LUT)   --->   "%u = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i3, i3 4, i16 0, i3 2, i16 1024, i3 1, i16 %select_ln25_1, i3 0, i16 %trunc_ln25_1, i16 0, i3 %sel_tmp" [./components.h:25->./components.h:47]   --->   Operation 83 'sparsemux' 'u' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.48>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_10, i1 %and_ln19" [./components.h:15->./components.h:47]   --->   Operation 84 'bitconcatenate' 'sel_tmp2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.38ns)   --->   "%k = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.3i3.i3.i2, i2 2, i3 0, i2 1, i3 4, i2 0, i3 %trunc_ln25, i3 0, i2 %sel_tmp2" [./components.h:25->./components.h:47]   --->   Operation 85 'sparsemux' 'k' <Predicate = true> <Delay = 0.38> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i3 %k" [./components.h:19->./components.h:47]   --->   Operation 86 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2" [./components.h:46]   --->   Operation 87 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i1 %tmp_14" [./components.h:46]   --->   Operation 88 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i16 %u" [./components.h:48]   --->   Operation 89 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %u, i15 0" [./components.h:48]   --->   Operation 90 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i31 %tmp_15" [./components.h:48]   --->   Operation 91 'sext' 'sext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln48 = sub i32 %sext_ln48_1, i32 %sext_ln48" [./components.h:48]   --->   Operation 92 'sub' 'sub_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln48 = add i32 %sub_ln48, i32 524288" [./components.h:48]   --->   Operation 93 'add' 'add_ln48' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_14_cast1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln48, i32 20, i32 27" [./components.h:48]   --->   Operation 94 'partselect' 'tmp_14_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node ui)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln48, i32 31" [./components.h:48]   --->   Operation 95 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %add_ln48" [./components.h:48]   --->   Operation 96 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.80ns)   --->   "%icmp_ln48 = icmp_ne  i20 %trunc_ln48, i20 0" [./components.h:48]   --->   Operation 97 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln48_1 = add i8 %tmp_14_cast1, i8 1" [./components.h:48]   --->   Operation 98 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node ui)   --->   "%select_ln48 = select i1 %icmp_ln48, i8 %add_ln48_1, i8 %tmp_14_cast1" [./components.h:48]   --->   Operation 99 'select' 'select_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.30ns) (out node of the LUT)   --->   "%ui = select i1 %tmp_20, i8 %select_ln48, i8 %tmp_14_cast1" [./components.h:48]   --->   Operation 100 'select' 'ui' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln65 = store i3 %k, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54" [./components.h:65]   --->   Operation 101 'store' 'store_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln66 = store i8 %ui, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53" [./components.h:66]   --->   Operation 102 'store' 'store_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i8 %ui" [./components.h:69]   --->   Operation 103 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%LUT_B0_addr = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln69" [./components.h:69]   --->   Operation 104 'getelementptr' 'LUT_B0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (0.62ns)   --->   "%b0 = load i8 %LUT_B0_addr" [./components.h:69]   --->   Operation 105 'load' 'b0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%LUT_B1_addr = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln69" [./components.h:70]   --->   Operation 106 'getelementptr' 'LUT_B1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [2/2] (0.64ns)   --->   "%b1 = load i8 %LUT_B1_addr" [./components.h:70]   --->   Operation 107 'load' 'b1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%LUT_B2_addr = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln69" [./components.h:71]   --->   Operation 108 'getelementptr' 'LUT_B2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (0.64ns)   --->   "%b2 = load i8 %LUT_B2_addr" [./components.h:71]   --->   Operation 109 'load' 'b2' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%LUT_B3_addr = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln69" [./components.h:72]   --->   Operation 110 'getelementptr' 'LUT_B3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (0.62ns)   --->   "%b3 = load i8 %LUT_B3_addr" [./components.h:72]   --->   Operation 111 'load' 'b3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 0, i64 %zext_ln46" [./components.h:75]   --->   Operation 112 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 0, i64 %zext_ln46" [./components.h:75]   --->   Operation 113 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 0, i64 %zext_ln46" [./components.h:75]   --->   Operation 114 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 0, i64 %zext_ln46" [./components.h:75]   --->   Operation 115 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr" [./components.h:75]   --->   Operation 116 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 117 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr" [./components.h:75]   --->   Operation 117 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 118 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr" [./components.h:75]   --->   Operation 118 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 119 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr" [./components.h:75]   --->   Operation 119 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 120 [1/2] (0.62ns)   --->   "%b0 = load i8 %LUT_B0_addr" [./components.h:69]   --->   Operation 120 'load' 'b0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 121 [1/2] (0.64ns)   --->   "%b1 = load i8 %LUT_B1_addr" [./components.h:70]   --->   Operation 121 'load' 'b1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_4 : Operation 122 [1/2] (0.64ns)   --->   "%b2 = load i8 %LUT_B2_addr" [./components.h:71]   --->   Operation 122 'load' 'b2' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_4 : Operation 123 [1/2] (0.62ns)   --->   "%b3 = load i8 %LUT_B3_addr" [./components.h:72]   --->   Operation 123 'load' 'b3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln75_4 = zext i8 %b0" [./components.h:75]   --->   Operation 124 'zext' 'zext_ln75_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.57ns)   --->   "%add_ln75 = add i3 %k, i3 1" [./components.h:75]   --->   Operation 125 'add' 'add_ln75' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln75, i32 2" [./components.h:75]   --->   Operation 126 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i1 %tmp_21" [./components.h:75]   --->   Operation 127 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 0, i64 %zext_ln75" [./components.h:75]   --->   Operation 128 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1' <Predicate = (trunc_ln19 == 3)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 0, i64 %zext_ln75" [./components.h:75]   --->   Operation 129 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1' <Predicate = (trunc_ln19 == 0)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 0, i64 %zext_ln75" [./components.h:75]   --->   Operation 130 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1' <Predicate = (trunc_ln19 == 1)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 0, i64 %zext_ln75" [./components.h:75]   --->   Operation 131 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1' <Predicate = (trunc_ln19 == 2)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.57ns)   --->   "%add_ln75_1 = add i3 %k, i3 2" [./components.h:75]   --->   Operation 132 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln75_1, i32 2" [./components.h:75]   --->   Operation 133 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i1 %tmp_22" [./components.h:75]   --->   Operation 134 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 0, i64 %zext_ln75_1" [./components.h:75]   --->   Operation 135 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2' <Predicate = (trunc_ln19 == 2)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 0, i64 %zext_ln75_1" [./components.h:75]   --->   Operation 136 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2' <Predicate = (trunc_ln19 == 3)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 0, i64 %zext_ln75_1" [./components.h:75]   --->   Operation 137 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2' <Predicate = (trunc_ln19 == 0)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 0, i64 %zext_ln75_1" [./components.h:75]   --->   Operation 138 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2' <Predicate = (trunc_ln19 == 1)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.57ns)   --->   "%add_ln75_2 = add i3 %k, i3 3" [./components.h:75]   --->   Operation 139 'add' 'add_ln75_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln75_2, i32 2" [./components.h:75]   --->   Operation 140 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr" [./components.h:75]   --->   Operation 141 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 142 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1" [./components.h:75]   --->   Operation 142 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_1' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 143 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2" [./components.h:75]   --->   Operation 143 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_2' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 144 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr" [./components.h:75]   --->   Operation 144 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 145 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1" [./components.h:75]   --->   Operation 145 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_1' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 146 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2" [./components.h:75]   --->   Operation 146 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_2' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 147 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr" [./components.h:75]   --->   Operation 147 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 148 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1" [./components.h:75]   --->   Operation 148 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_1' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 149 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2" [./components.h:75]   --->   Operation 149 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_2' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 150 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr" [./components.h:75]   --->   Operation 150 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 151 [1/1] (0.45ns)   --->   "%tmp_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load, i16 0, i2 %trunc_ln19" [./components.h:75]   --->   Operation 151 'sparsemux' 'tmp_16' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i16 %tmp_16" [./components.h:75]   --->   Operation 152 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75 = mul i24 %sext_ln75, i24 %zext_ln75_4" [./components.h:75]   --->   Operation 153 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1" [./components.h:75]   --->   Operation 154 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_1' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 155 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2" [./components.h:75]   --->   Operation 155 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_2' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln75_6 = zext i10 %b2" [./components.h:75]   --->   Operation 156 'zext' 'zext_ln75_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i1 %tmp_23" [./components.h:75]   --->   Operation 157 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 0, i64 %zext_ln75_2" [./components.h:75]   --->   Operation 158 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3' <Predicate = (trunc_ln19 == 1)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 0, i64 %zext_ln75_2" [./components.h:75]   --->   Operation 159 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3' <Predicate = (trunc_ln19 == 2)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 0, i64 %zext_ln75_2" [./components.h:75]   --->   Operation 160 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3' <Predicate = (trunc_ln19 == 3)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 0, i64 %zext_ln75_2" [./components.h:75]   --->   Operation 161 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3' <Predicate = (trunc_ln19 == 0)> <Delay = 0.00>
ST_5 : Operation 162 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1" [./components.h:75]   --->   Operation 162 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_1' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 163 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2" [./components.h:75]   --->   Operation 163 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_2' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 164 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3" [./components.h:75]   --->   Operation 164 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_3' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 165 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1" [./components.h:75]   --->   Operation 165 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_1' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 166 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2" [./components.h:75]   --->   Operation 166 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_2' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 167 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3" [./components.h:75]   --->   Operation 167 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_3' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 168 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1" [./components.h:75]   --->   Operation 168 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_1' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 169 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2" [./components.h:75]   --->   Operation 169 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_2' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 170 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3" [./components.h:75]   --->   Operation 170 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_3' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 171 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75 = mul i24 %sext_ln75, i24 %zext_ln75_4" [./components.h:75]   --->   Operation 171 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1" [./components.h:75]   --->   Operation 172 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_1' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 173 [1/1] (0.45ns)   --->   "%tmp_17 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_1, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_1, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_1, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_1, i16 0, i2 %trunc_ln19" [./components.h:75]   --->   Operation 173 'sparsemux' 'tmp_17' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2" [./components.h:75]   --->   Operation 174 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_2' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 175 [1/1] (0.45ns)   --->   "%tmp_18 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_2, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_2, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_2, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_2, i16 0, i2 %trunc_ln19" [./components.h:75]   --->   Operation 175 'sparsemux' 'tmp_18' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln75_4 = sext i16 %tmp_18" [./components.h:75]   --->   Operation 176 'sext' 'sext_ln75_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_2 = mul i26 %sext_ln75_4, i26 %zext_ln75_6" [./components.h:75]   --->   Operation 177 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3" [./components.h:75]   --->   Operation 178 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_3' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 2.58>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln75_5 = zext i10 %b1" [./components.h:75]   --->   Operation 179 'zext' 'zext_ln75_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3" [./components.h:75]   --->   Operation 180 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_3' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 181 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3" [./components.h:75]   --->   Operation 181 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_3' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 182 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3" [./components.h:75]   --->   Operation 182 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_3' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 183 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75 = mul i24 %sext_ln75, i24 %zext_ln75_4" [./components.h:75]   --->   Operation 183 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 184 [1/1] (0.00ns) (grouped into DSP with root node add_ln75_3)   --->   "%sext_ln75_1 = sext i24 %mul_ln75" [./components.h:75]   --->   Operation 184 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i16 %tmp_17" [./components.h:75]   --->   Operation 185 'sext' 'sext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (1.94ns)   --->   "%mul_ln75_1 = mul i26 %sext_ln75_2, i26 %zext_ln75_5" [./components.h:75]   --->   Operation 186 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_3 = add i26 %mul_ln75_1, i26 %sext_ln75_1" [./components.h:75]   --->   Operation 187 'add' 'add_ln75_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 188 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_2 = mul i26 %sext_ln75_4, i26 %zext_ln75_6" [./components.h:75]   --->   Operation 188 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 189 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3" [./components.h:75]   --->   Operation 189 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_3' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 190 [1/1] (0.45ns)   --->   "%tmp_19 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_3, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_3, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_3, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_3, i16 0, i2 %trunc_ln19" [./components.h:75]   --->   Operation 190 'sparsemux' 'tmp_19' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln75_6 = sext i16 %tmp_19" [./components.h:75]   --->   Operation 191 'sext' 'sext_ln75_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln75_7 = zext i8 %b3" [./components.h:75]   --->   Operation 192 'zext' 'zext_ln75_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_6, i24 %zext_ln75_7" [./components.h:75]   --->   Operation 193 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 194 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_3 = add i26 %mul_ln75_1, i26 %sext_ln75_1" [./components.h:75]   --->   Operation 194 'add' 'add_ln75_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i26 %add_ln75_3" [./components.h:75]   --->   Operation 195 'sext' 'sext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_2 = mul i26 %sext_ln75_4, i26 %zext_ln75_6" [./components.h:75]   --->   Operation 196 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 197 [1/1] (0.00ns) (grouped into DSP with root node add_ln75_4)   --->   "%sext_ln75_5 = sext i26 %mul_ln75_2" [./components.h:75]   --->   Operation 197 'sext' 'sext_ln75_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_4 = add i27 %sext_ln75_3, i27 %sext_ln75_5" [./components.h:75]   --->   Operation 198 'add' 'add_ln75_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 199 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_6, i24 %zext_ln75_7" [./components.h:75]   --->   Operation 199 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 200 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_4 = add i27 %sext_ln75_3, i27 %sext_ln75_5" [./components.h:75]   --->   Operation 200 'add' 'add_ln75_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 201 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_6, i24 %zext_ln75_7" [./components.h:75]   --->   Operation 201 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 202 [1/1] (0.00ns) (grouped into DSP with root node add_ln75_5)   --->   "%sext_ln75_7 = sext i24 %mul_ln75_3" [./components.h:75]   --->   Operation 202 'sext' 'sext_ln75_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_5 = add i27 %add_ln75_4, i27 %sext_ln75_7" [./components.h:75]   --->   Operation 203 'add' 'add_ln75_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.51>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 204 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 205 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 206 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 207 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B3, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 208 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B2, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 209 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B1, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 210 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B0, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 211 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_5 = add i27 %add_ln75_4, i27 %sext_ln75_7" [./components.h:75]   --->   Operation 212 'add' 'add_ln75_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln75_5, i32 26" [./components.h:75]   --->   Operation 213 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_6)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln75_5, i32 10, i32 25" [./components.h:75]   --->   Operation 214 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_6)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln75_5, i32 9" [./components.h:75]   --->   Operation 215 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i27 %add_ln75_5" [./components.h:75]   --->   Operation 216 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.71ns)   --->   "%icmp_ln75 = icmp_ne  i9 %trunc_ln75, i9 0" [./components.h:75]   --->   Operation 217 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln75_5, i32 25" [./components.h:75]   --->   Operation 218 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_6)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln75_5, i32 10" [./components.h:75]   --->   Operation 219 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_6)   --->   "%or_ln75 = or i1 %tmp_27, i1 %icmp_ln75" [./components.h:75]   --->   Operation 220 'or' 'or_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_6)   --->   "%and_ln75 = and i1 %or_ln75, i1 %tmp_25" [./components.h:75]   --->   Operation 221 'and' 'and_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_6)   --->   "%zext_ln75_3 = zext i1 %and_ln75" [./components.h:75]   --->   Operation 222 'zext' 'zext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln75_6 = add i16 %trunc_ln2, i16 %zext_ln75_3" [./components.h:75]   --->   Operation 223 'add' 'add_ln75_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln75_6, i32 15" [./components.h:75]   --->   Operation 224 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%xor_ln75 = xor i1 %tmp_26, i1 1" [./components.h:75]   --->   Operation 225 'xor' 'xor_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%or_ln75_3 = or i1 %tmp_28, i1 %xor_ln75" [./components.h:75]   --->   Operation 226 'or' 'or_ln75_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%xor_ln75_2 = xor i1 %tmp_24, i1 %or_ln75_3" [./components.h:75]   --->   Operation 227 'xor' 'xor_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%xor_ln75_1 = xor i1 %tmp_24, i1 1" [./components.h:75]   --->   Operation 228 'xor' 'xor_ln75_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%xor_ln75_3 = xor i1 %xor_ln75_2, i1 1" [./components.h:75]   --->   Operation 229 'xor' 'xor_ln75_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%or_ln75_1 = or i1 %tmp_28, i1 %xor_ln75_3" [./components.h:75]   --->   Operation 230 'or' 'or_ln75_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln75_1 = and i1 %or_ln75_1, i1 %xor_ln75_1" [./components.h:75]   --->   Operation 231 'and' 'and_ln75_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%or_ln75_4 = or i1 %tmp_26, i1 %tmp_28" [./components.h:75]   --->   Operation 232 'or' 'or_ln75_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%xor_ln75_4 = xor i1 %or_ln75_4, i1 1" [./components.h:75]   --->   Operation 233 'xor' 'xor_ln75_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%and_ln75_2 = and i1 %tmp_24, i1 %xor_ln75_4" [./components.h:75]   --->   Operation 234 'and' 'and_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%select_ln75 = select i1 %and_ln75_1, i16 32767, i16 32768" [./components.h:75]   --->   Operation 235 'select' 'select_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%or_ln75_2 = or i1 %and_ln75_1, i1 %and_ln75_2" [./components.h:75]   --->   Operation 236 'or' 'or_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.24ns) (out node of the LUT)   --->   "%o_sum = select i1 %or_ln75_2, i16 %select_ln75, i16 %add_ln75_6" [./components.h:75]   --->   Operation 237 'select' 'o_sum' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%ret_ln87 = ret i16 %o_sum" [./components.h:87]   --->   Operation 238 'ret' 'ret_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.535ns
The critical path consists of the following:
	wire read operation ('x_val_read', ./components.h:8->./components.h:47) on port 'x_val' (./components.h:8->./components.h:47) [20]  (0.000 ns)
	'add' operation 17 bit ('add_ln12', ./components.h:12->./components.h:47) [22]  (0.785 ns)
	'add' operation 29 bit ('add_ln12_1', ./components.h:12->./components.h:47) [27]  (0.850 ns)
	'icmp' operation 1 bit ('icmp_ln12', ./components.h:12->./components.h:47) [32]  (0.715 ns)
	'or' operation 1 bit ('or_ln12', ./components.h:12->./components.h:47) [35]  (0.000 ns)
	'and' operation 1 bit ('and_ln12', ./components.h:12->./components.h:47) [36]  (0.000 ns)
	'add' operation 16 bit ('t', ./components.h:12->./components.h:47) [38]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln12', ./components.h:12->./components.h:47) [40]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_1', ./components.h:12->./components.h:47) [41]  (0.122 ns)
	'select' operation 1 bit ('select_ln12', ./components.h:12->./components.h:47) [48]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln12_3', ./components.h:12->./components.h:47) [55]  (0.000 ns)
	'or' operation 1 bit ('or_ln12_1', ./components.h:12->./components.h:47) [56]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_4', ./components.h:12->./components.h:47) [58]  (0.278 ns)

 <State 2>: 2.831ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln12_3', ./components.h:12->./components.h:47) [52]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln12_2', ./components.h:12->./components.h:47) [53]  (0.000 ns)
	'and' operation 1 bit ('empty', ./components.h:12->./components.h:47) [54]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_6', ./components.h:12->./components.h:47) [61]  (0.000 ns)
	'or' operation 1 bit ('or_ln12_2', ./components.h:12->./components.h:47) [63]  (0.122 ns)
	'select' operation 16 bit ('t', ./components.h:12->./components.h:47) [64]  (0.243 ns)
	'icmp' operation 1 bit ('icmp_ln24', ./components.h:24->./components.h:47) [69]  (0.725 ns)
	'select' operation 6 bit ('select_ln24', ./components.h:24->./components.h:47) [71]  (0.000 ns)
	'select' operation 6 bit ('ref_tmp_i_i_i_0', ./components.h:15->./components.h:47) [72]  (0.293 ns)
	'select' operation 16 bit ('select_ln25', ./components.h:25->./components.h:47) [76]  (0.000 ns)
	'sub' operation 17 bit ('sub_ln25', ./components.h:25->./components.h:47) [79]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln25', ./components.h:25->./components.h:47) [83]  (0.000 ns)
	'and' operation 1 bit ('and_ln25', ./components.h:25->./components.h:47) [84]  (0.000 ns)
	'select' operation 16 bit ('select_ln25_1', ./components.h:25->./components.h:47) [86]  (0.243 ns)
	'sparsemux' operation 16 bit ('u', ./components.h:25->./components.h:47) [96]  (0.420 ns)

 <State 3>: 2.484ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln48', ./components.h:48) [102]  (0.000 ns)
	'add' operation 32 bit ('add_ln48', ./components.h:48) [103]  (0.731 ns)
	'icmp' operation 1 bit ('icmp_ln48', ./components.h:48) [107]  (0.809 ns)
	'select' operation 8 bit ('select_ln48', ./components.h:48) [109]  (0.000 ns)
	'select' operation 8 bit ('ui', ./components.h:48) [110]  (0.303 ns)
	'getelementptr' operation 8 bit ('LUT_B1_addr', ./components.h:70) [116]  (0.000 ns)
	'load' operation 10 bit ('b1', ./components.h:70) on array 'LUT_B1' [117]  (0.641 ns)

 <State 4>: 2.132ns
The critical path consists of the following:
	'load' operation 16 bit ('eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load', ./components.h:75) on array 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3' [150]  (0.683 ns)
	'sparsemux' operation 16 bit ('tmp_16', ./components.h:75) [163]  (0.453 ns)
	'mul' operation 24 bit of DSP[171] ('mul_ln75', ./components.h:75) [165]  (0.996 ns)

 <State 5>: 2.132ns
The critical path consists of the following:
	'load' operation 16 bit ('eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_2', ./components.h:75) on array 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3' [152]  (0.683 ns)
	'sparsemux' operation 16 bit ('tmp_18', ./components.h:75) [174]  (0.453 ns)
	'mul' operation 26 bit of DSP[178] ('mul_ln75_2', ./components.h:75) [176]  (0.996 ns)

 <State 6>: 2.585ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln75_1', ./components.h:75) [170]  (1.940 ns)
	'add' operation 26 bit of DSP[171] ('add_ln75_3', ./components.h:75) [171]  (0.645 ns)

 <State 7>: 1.290ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[171] ('add_ln75_3', ./components.h:75) [171]  (0.645 ns)
	'add' operation 27 bit of DSP[178] ('add_ln75_4', ./components.h:75) [178]  (0.645 ns)

 <State 8>: 1.290ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[178] ('add_ln75_4', ./components.h:75) [178]  (0.645 ns)
	'add' operation 27 bit of DSP[185] ('add_ln75_5', ./components.h:75) [185]  (0.645 ns)

 <State 9>: 2.510ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[185] ('add_ln75_5', ./components.h:75) [185]  (0.645 ns)
	'icmp' operation 1 bit ('icmp_ln75', ./components.h:75) [190]  (0.715 ns)
	'or' operation 1 bit ('or_ln75', ./components.h:75) [193]  (0.000 ns)
	'and' operation 1 bit ('and_ln75', ./components.h:75) [194]  (0.000 ns)
	'add' operation 16 bit ('add_ln75_6', ./components.h:75) [196]  (0.785 ns)
	'or' operation 1 bit ('or_ln75_1', ./components.h:75) [203]  (0.000 ns)
	'and' operation 1 bit ('and_ln75_1', ./components.h:75) [204]  (0.122 ns)
	'select' operation 16 bit ('select_ln75', ./components.h:75) [208]  (0.000 ns)
	'select' operation 16 bit ('o_sum', ./components.h:75) [210]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
