-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity run_insert_point_Pipeline_VITIS_LOOP_271_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    zext_ln252_5 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_min_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_0_ce0 : OUT STD_LOGIC;
    regions_min_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_min_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_0_ce1 : OUT STD_LOGIC;
    regions_min_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln252_4 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_min_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_1_ce0 : OUT STD_LOGIC;
    regions_min_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_min_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_1_ce1 : OUT STD_LOGIC;
    regions_min_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln252_3 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_max_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_0_ce0 : OUT STD_LOGIC;
    regions_max_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_max_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_0_ce1 : OUT STD_LOGIC;
    regions_max_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln252_2 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_max_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_1_ce0 : OUT STD_LOGIC;
    regions_max_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_max_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_1_ce1 : OUT STD_LOGIC;
    regions_max_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln252_1 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_center_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_0_ce0 : OUT STD_LOGIC;
    regions_center_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_center_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_0_ce1 : OUT STD_LOGIC;
    regions_center_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln252 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_center_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_1_ce0 : OUT STD_LOGIC;
    regions_center_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_center_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_1_ce1 : OUT STD_LOGIC;
    regions_center_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    merge_2_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    merge_2_out_ap_vld : OUT STD_LOGIC;
    merge_1_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    merge_1_out_ap_vld : OUT STD_LOGIC;
    grp_fu_1025_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1025_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1025_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1025_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1025_p_ce : OUT STD_LOGIC;
    grp_fu_1031_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1031_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1031_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1031_p_ce : OUT STD_LOGIC;
    grp_fu_1036_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1036_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1036_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1036_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1036_p_ce : OUT STD_LOGIC;
    grp_fu_1042_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1042_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1042_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1042_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1042_p_ce : OUT STD_LOGIC );
end;


architecture behav of run_insert_point_Pipeline_VITIS_LOOP_271_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv12_3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000011";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_state32_pp0_stage7_iter3 : BOOLEAN;
    signal ap_block_state40_pp0_stage7_iter4 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal icmp_ln1072_reg_4272 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage7 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal grp_fu_1059_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1115 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state27_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state35_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state43_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state15_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_state31_pp0_stage6_iter3 : BOOLEAN;
    signal ap_block_state39_pp0_stage6_iter4 : BOOLEAN;
    signal ap_block_state47_pp0_stage6_iter5 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal grp_fu_1068_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1121 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1077_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1127 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1086_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1133 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1096_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1144 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1105_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1150 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1161 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state28_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state36_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state44_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal reg_1167 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1173 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1179 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1190 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1196 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1207 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state29_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_state37_pp0_stage4_iter4 : BOOLEAN;
    signal ap_block_state45_pp0_stage4_iter5 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_1213 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1219 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_state30_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter4 : BOOLEAN;
    signal ap_block_state46_pp0_stage5_iter5 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state26_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state34_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state42_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal reg_1225 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1235 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1241 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1251 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1008_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1257 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1072_reg_4272_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1012_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1264 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1016_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1270 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1020_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1276 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1282 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1288 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1297 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1303 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1309 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1315 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln307_13_reg_5101 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1321 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1024_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1327 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1072_reg_4272_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1041_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1333 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1029_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1338 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln307_15_reg_5133 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4272_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1343 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln252_cast_fu_1349_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln252_cast_reg_4228 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln252_1_cast_fu_1353_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln252_1_cast_reg_4234 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln252_2_cast_fu_1357_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln252_2_cast_reg_4240 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln252_3_cast_fu_1361_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln252_3_cast_reg_4246 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln252_4_cast_fu_1365_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln252_4_cast_reg_4252 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln252_5_cast_fu_1369_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln252_5_cast_reg_4258 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_real_3_reg_4264 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4264_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4264_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4264_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4264_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4264_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1072_fu_1411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4272_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4272_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln260_fu_1420_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln260_reg_4276 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln304_fu_1443_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln304_reg_4283 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln304_1_fu_1465_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln304_1_reg_4293 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln304_2_fu_1487_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln304_2_reg_4303 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln304_3_fu_1509_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln304_3_reg_4313 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln299_fu_1531_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln299_reg_4323 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln299_1_fu_1553_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln299_1_reg_4333 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln305_fu_1589_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln305_reg_4343 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln305_1_fu_1611_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln305_1_reg_4353 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln305_2_fu_1633_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln305_2_reg_4363 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln305_3_fu_1655_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln305_3_reg_4373 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln299_2_fu_1677_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln299_2_reg_4383 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln299_3_fu_1699_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln299_3_reg_4393 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1064_fu_1716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_4403 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_4403_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_4403_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_4403_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_4403_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_4403_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln260_1_fu_1747_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln260_1_reg_4413 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_cast_fu_1753_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_169_cast_reg_4420 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_171_cast_fu_1771_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_171_cast_reg_4435 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_173_cast_fu_1789_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_173_cast_reg_4450 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_175_cast_fu_1807_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_175_cast_reg_4465 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_177_cast_fu_1825_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_177_cast_reg_4480 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_179_cast_fu_1843_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_179_cast_reg_4495 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_181_cast_fu_1861_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_181_cast_reg_4510 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_183_cast_fu_1879_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_183_cast_reg_4525 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_185_cast_fu_1897_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_185_cast_reg_4540 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_187_cast_fu_1915_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_187_cast_reg_4555 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_189_cast_fu_1933_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_189_cast_reg_4570 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_191_cast_fu_1951_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_191_cast_reg_4585 : STD_LOGIC_VECTOR (11 downto 0);
    signal and_ln307_1_fu_2167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_1_reg_4660 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_3_fu_2371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_3_reg_4725 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_4730 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_reg_4735 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_reg_4740 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_reg_4749 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln307_5_fu_2573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_5_reg_4818 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_4823 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_reg_4828 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln307_7_fu_2777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_7_reg_4893 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_9_fu_2981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_9_reg_4958 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_reg_5023 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_2_reg_5028 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_2_reg_5033 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub71_2_reg_5038 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub83_2_reg_5043 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln307_11_fu_3185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_11_reg_5048 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_5053 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_reg_5058 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_reg_5063 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_64_reg_5072 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_fu_3191_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_5081 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_5081_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_5081_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_5081_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_5081_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_reg_5086 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_5091 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub83_3_reg_5096 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln307_13_fu_3283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_reg_5106 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_reg_5111 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_2_fu_3289_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_2_reg_5116 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_reg_5123 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub83_4_reg_5128 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln307_15_fu_3374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ov_6_fu_3380_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_6_reg_5138 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_reg_5145 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_reg_5145_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub83_5_reg_5150 : STD_LOGIC_VECTOR (31 downto 0);
    signal distance_reg_5155 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_32_fu_3428_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_32_reg_5160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_10_fu_3435_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_10_reg_5165 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_reg_5172 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_reg_5172_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_6_reg_5177 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_6_reg_5182 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub71_6_reg_5187 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_7_fu_3483_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_7_reg_5192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_14_fu_3490_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_14_reg_5197 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_5_reg_5204 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_5_reg_5204_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_7_reg_5209 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub71_7_reg_5214 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub83_7_reg_5219 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_11_fu_3538_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_11_reg_5224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_18_fu_3545_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_18_reg_5229 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_7_reg_5236 : STD_LOGIC_VECTOR (31 downto 0);
    signal overlap_1_reg_5242 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_15_fu_3593_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_15_reg_5247 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_22_fu_3600_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_22_reg_5252 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_reg_5259 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_reg_5259_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_reg_5259_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_19_fu_3648_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_19_reg_5264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_23_fu_3696_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_23_reg_5269 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_26_fu_3703_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_26_reg_5274 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_5281 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_5281_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_5281_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_30_fu_3710_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_30_reg_5286 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_27_fu_3758_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_27_reg_5293 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_31_fu_3806_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_31_reg_5298 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_31_reg_5298_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal distance_3_reg_5303 : STD_LOGIC_VECTOR (31 downto 0);
    signal overlap_7_reg_5308 : STD_LOGIC_VECTOR (31 downto 0);
    signal overlap_7_reg_5308_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1033_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal distance_5_reg_5315 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_reg_5320 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_reg_5320_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal distance_6_reg_5325 : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_2_fu_3867_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_2_reg_5330 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_load_reg_5337 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_1_1_reg_5344 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_2_1_reg_5351 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_load_reg_5357 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_6_fu_3995_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_6_reg_5365 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_4_fu_4002_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_4_reg_5370 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter5_stage5 : STD_LOGIC;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal zext_ln304_1_fu_1455_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln304_9_fu_1477_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_17_fu_1499_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_25_fu_1521_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_fu_1543_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_8_fu_1565_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_1_fu_1601_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_9_fu_1623_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_17_fu_1645_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_25_fu_1667_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_16_fu_1689_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_24_fu_1711_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_2_fu_1766_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln304_10_fu_1784_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_18_fu_1802_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_26_fu_1820_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_1_fu_1838_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_9_fu_1856_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_2_fu_1874_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_10_fu_1892_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_18_fu_1910_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_26_fu_1928_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_17_fu_1946_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_25_fu_1964_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_3_fu_1974_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln304_11_fu_1984_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_19_fu_1994_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_27_fu_2004_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_2_fu_2014_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_10_fu_2024_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_3_fu_2034_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_11_fu_2044_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_19_fu_2054_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_27_fu_2064_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_18_fu_2074_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_26_fu_2084_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_4_fu_2178_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln304_12_fu_2188_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_20_fu_2198_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_28_fu_2208_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_3_fu_2218_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_11_fu_2228_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_4_fu_2238_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_12_fu_2248_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_20_fu_2258_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_28_fu_2268_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_19_fu_2278_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_27_fu_2288_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_5_fu_2382_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln304_13_fu_2392_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_21_fu_2402_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_29_fu_2412_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_4_fu_2422_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_12_fu_2432_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_5_fu_2442_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_13_fu_2452_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_21_fu_2462_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_29_fu_2472_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_20_fu_2482_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_28_fu_2492_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_6_fu_2584_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln304_14_fu_2594_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_22_fu_2604_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_30_fu_2614_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_5_fu_2624_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_13_fu_2634_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_6_fu_2644_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_14_fu_2654_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_22_fu_2664_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_30_fu_2674_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_21_fu_2684_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_29_fu_2694_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_7_fu_2788_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln304_15_fu_2798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_23_fu_2808_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_31_fu_2818_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_6_fu_2828_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_14_fu_2838_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_7_fu_2848_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_15_fu_2858_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_23_fu_2868_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_31_fu_2878_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_22_fu_2888_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_30_fu_2898_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_8_fu_2992_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln304_16_fu_3002_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_24_fu_3012_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln304_32_fu_3022_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_7_fu_3032_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_15_fu_3042_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_8_fu_3052_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_16_fu_3062_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_24_fu_3072_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln305_32_fu_3082_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_23_fu_3092_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln299_31_fu_3102_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal merge_1_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_1_6_fu_4158_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal merge_2_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_2_6_fu_4152_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_3_fu_4146_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_1_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_fu_3196_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_real_1_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_real_3_fu_1734_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_3_fu_4016_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_5_fu_4009_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal grp_fu_1004_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1004_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1008_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1008_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1012_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1012_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1016_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1016_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1020_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1020_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1024_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1024_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1029_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1029_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1037_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1037_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1041_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1041_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1049_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1054_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1054_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1059_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1077_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1086_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_1424_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln304_fu_1434_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln304_fu_1438_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_1447_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln304_1_fu_1460_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_71_fu_1469_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln304_2_fu_1482_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_72_fu_1491_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln304_3_fu_1504_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_73_fu_1513_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln299_fu_1526_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_74_fu_1535_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln299_1_fu_1548_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_116_fu_1557_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln299_1_fu_1570_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln305_fu_1580_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln305_fu_1584_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_117_fu_1593_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln305_1_fu_1606_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_118_fu_1615_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln305_2_fu_1628_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_119_fu_1637_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln305_3_fu_1650_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_120_fu_1659_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln299_2_fu_1672_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_121_fu_1681_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln299_3_fu_1694_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_122_fu_1703_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal k_real_fu_1722_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_real_2_fu_1728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln304_fu_1760_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_7_fu_1778_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_14_fu_1796_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_21_fu_1814_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_fu_1832_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_7_fu_1850_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_fu_1868_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_7_fu_1886_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_14_fu_1904_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_21_fu_1922_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_14_fu_1940_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_21_fu_1958_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_1_fu_1969_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_8_fu_1979_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_15_fu_1989_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_22_fu_1999_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_1_fu_2009_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_8_fu_2019_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_1_fu_2029_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_8_fu_2039_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_15_fu_2049_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_22_fu_2059_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_15_fu_2069_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_22_fu_2079_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln307_fu_2089_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln307_1_fu_2107_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_2093_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_fu_2103_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_1_fu_2131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_fu_2125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_2111_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_1_fu_2121_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_3_fu_2149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_2_fu_2143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_1_fu_2155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln304_2_fu_2173_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_9_fu_2183_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_16_fu_2193_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_23_fu_2203_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_2_fu_2213_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_9_fu_2223_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_2_fu_2233_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_9_fu_2243_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_16_fu_2253_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_23_fu_2263_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_16_fu_2273_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_23_fu_2283_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln307_2_fu_2293_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln307_3_fu_2311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_2297_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_2_fu_2307_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_5_fu_2335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_4_fu_2329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_2315_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_3_fu_2325_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_7_fu_2353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_6_fu_2347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_2_fu_2341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_2_fu_2365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_3_fu_2359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln304_3_fu_2377_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_10_fu_2387_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_17_fu_2397_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_24_fu_2407_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_3_fu_2417_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_10_fu_2427_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_3_fu_2437_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_10_fu_2447_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_17_fu_2457_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_24_fu_2467_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_17_fu_2477_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_24_fu_2487_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln307_4_fu_2497_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln307_5_fu_2514_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_fu_2500_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_4_fu_2510_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_9_fu_2537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_8_fu_2531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_2517_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_5_fu_2527_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_11_fu_2555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_10_fu_2549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_4_fu_2543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_4_fu_2567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_5_fu_2561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln304_4_fu_2579_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_11_fu_2589_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_18_fu_2599_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_25_fu_2609_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_4_fu_2619_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_11_fu_2629_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_4_fu_2639_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_11_fu_2649_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_18_fu_2659_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_25_fu_2669_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_18_fu_2679_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_25_fu_2689_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln307_6_fu_2699_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln307_7_fu_2717_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_83_fu_2703_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_6_fu_2713_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_13_fu_2741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_12_fu_2735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_2721_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_7_fu_2731_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_15_fu_2759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_14_fu_2753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_6_fu_2747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_7_fu_2765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_6_fu_2771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln304_5_fu_2783_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_12_fu_2793_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_19_fu_2803_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_26_fu_2813_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_5_fu_2823_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_12_fu_2833_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_5_fu_2843_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_12_fu_2853_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_19_fu_2863_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_26_fu_2873_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_19_fu_2883_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_26_fu_2893_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln307_8_fu_2903_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln307_9_fu_2921_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_fu_2907_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_8_fu_2917_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_17_fu_2945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_16_fu_2939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_fu_2925_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_9_fu_2935_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_19_fu_2963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_18_fu_2957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_8_fu_2951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_9_fu_2969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_8_fu_2975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln304_6_fu_2987_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_13_fu_2997_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_20_fu_3007_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln304_27_fu_3017_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_6_fu_3027_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_13_fu_3037_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_6_fu_3047_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_13_fu_3057_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_20_fu_3067_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln305_27_fu_3077_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_20_fu_3087_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln299_27_fu_3097_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln307_10_fu_3107_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln307_11_fu_3125_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_93_fu_3111_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_10_fu_3121_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_21_fu_3149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_20_fu_3143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_3129_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_11_fu_3139_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_23_fu_3167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_22_fu_3161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_10_fu_3155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_11_fu_3173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_10_fu_3179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln307_12_fu_3207_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln307_13_fu_3224_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_98_fu_3210_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_12_fu_3220_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_25_fu_3247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_24_fu_3241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_3227_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_13_fu_3237_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_27_fu_3265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_26_fu_3259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_12_fu_3253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_13_fu_3271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_12_fu_3277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln307_14_fu_3296_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln307_15_fu_3314_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_fu_3300_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_14_fu_3310_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_29_fu_3338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_28_fu_3332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_3318_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_15_fu_3328_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_31_fu_3356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_30_fu_3350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_14_fu_3344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_15_fu_3362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_14_fu_3368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln311_fu_3387_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_3390_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln311_fu_3400_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln311_1_fu_3410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln311_fu_3404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln311_fu_3416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln311_fu_3422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln311_1_fu_3442_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_76_fu_3445_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln311_1_fu_3455_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln311_3_fu_3465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln311_2_fu_3459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln311_1_fu_3471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln311_1_fu_3477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln311_2_fu_3497_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_fu_3500_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln311_2_fu_3510_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln311_5_fu_3520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln311_4_fu_3514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln311_2_fu_3526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln311_2_fu_3532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln311_3_fu_3552_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_fu_3555_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln311_3_fu_3565_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln311_7_fu_3575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln311_6_fu_3569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln311_3_fu_3581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln311_3_fu_3587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln311_4_fu_3607_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_fu_3610_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln311_4_fu_3620_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln311_9_fu_3630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln311_8_fu_3624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln311_4_fu_3636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln311_4_fu_3642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln311_5_fu_3655_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_96_fu_3658_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln311_5_fu_3668_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln311_11_fu_3678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln311_10_fu_3672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln311_5_fu_3684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln311_5_fu_3690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln311_6_fu_3717_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_101_fu_3720_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln311_6_fu_3730_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln311_13_fu_3740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln311_12_fu_3734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln311_6_fu_3746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln311_6_fu_3752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln311_7_fu_3765_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_106_fu_3768_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln311_7_fu_3778_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln311_15_fu_3788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln311_14_fu_3782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln311_7_fu_3794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln311_7_fu_3800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln317_fu_3813_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_108_fu_3816_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln317_fu_3826_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln317_1_fu_3836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln317_fu_3830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln317_fu_3842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln321_fu_3853_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln321_fu_3857_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln317_fu_3848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fu_3863_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln325_fu_3907_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln325_1_fu_3924_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_110_fu_3910_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln325_fu_3920_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln325_2_fu_3947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln325_1_fu_3941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_111_fu_3927_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln325_1_fu_3937_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln325_4_fu_3965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln325_3_fu_3959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln325_1_fu_3953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln325_2_fu_3971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln325_fu_3977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln325_fu_3901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln325_1_fu_3983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln325_fu_3989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln338_fu_4040_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln338_1_fu_4057_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_113_fu_4043_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln338_fu_4053_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln338_1_fu_4080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln338_fu_4074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_114_fu_4060_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln338_1_fu_4070_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln338_3_fu_4098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln338_2_fu_4092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln338_1_fu_4086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln338_2_fu_4104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln338_fu_4110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_fu_4033_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln338_1_fu_4116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln338_fu_4122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal score_2_fu_4128_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_2_5_fu_4134_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_1_5_fu_4140_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1004_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal ap_block_pp0_stage4_00001 : BOOLEAN;
    signal ap_block_pp0_stage5_00001 : BOOLEAN;
    signal ap_block_pp0_stage6_00001 : BOOLEAN;
    signal ap_block_pp0_stage7_00001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal grp_fu_1024_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1029_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1054_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to5 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component run_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component run_mux_21_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fsub_32ns_32ns_32_4_full_dsp_1_U20 : component run_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1008_p0,
        din1 => grp_fu_1008_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1008_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U21 : component run_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1012_p0,
        din1 => grp_fu_1012_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1012_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U22 : component run_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1016_p0,
        din1 => grp_fu_1016_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1016_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U23 : component run_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1020_p0,
        din1 => grp_fu_1020_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1020_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U24 : component run_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1024_p0,
        din1 => grp_fu_1024_p1,
        opcode => grp_fu_1024_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_1024_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U25 : component run_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1029_p0,
        din1 => grp_fu_1029_p1,
        opcode => grp_fu_1029_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_1029_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U26 : component run_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_1338,
        din1 => mul_5_reg_5204_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_1033_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U28 : component run_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1041_p0,
        din1 => grp_fu_1041_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1041_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U31 : component run_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1054_p0,
        din1 => grp_fu_1054_p1,
        ce => ap_const_logic_1,
        opcode => grp_fu_1054_opcode,
        dout => grp_fu_1054_p2);

    mux_21_32_1_1_U32 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_center_0_q1,
        din1 => regions_center_1_q1,
        din2 => grp_fu_1059_p3,
        dout => grp_fu_1059_p4);

    mux_21_32_1_1_U33 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_center_0_q0,
        din1 => regions_center_1_q0,
        din2 => trunc_ln260_reg_4276,
        dout => grp_fu_1068_p4);

    mux_21_32_1_1_U34 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_max_0_q1,
        din1 => regions_max_1_q1,
        din2 => grp_fu_1077_p3,
        dout => grp_fu_1077_p4);

    mux_21_32_1_1_U35 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_min_0_q1,
        din1 => regions_min_1_q1,
        din2 => grp_fu_1086_p3,
        dout => grp_fu_1086_p4);

    mux_21_32_1_1_U36 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_max_0_q0,
        din1 => regions_max_1_q0,
        din2 => trunc_ln260_reg_4276,
        dout => grp_fu_1096_p4);

    mux_21_32_1_1_U37 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_min_0_q0,
        din1 => regions_min_1_q0,
        din2 => trunc_ln260_reg_4276,
        dout => grp_fu_1105_p4);

    flow_control_loop_pipe_sequential_init_U : component run_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage7,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter5_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5)))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    k_real_1_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                k_real_1_fu_120 <= ap_const_lv32_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln1072_fu_1411_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                k_real_1_fu_120 <= k_real_3_fu_1734_p3;
            end if; 
        end if;
    end process;

    merge_1_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                merge_1_fu_104 <= ap_const_lv32_FFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1072_reg_4272_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                merge_1_fu_104 <= merge_1_6_fu_4158_p3;
            end if; 
        end if;
    end process;

    merge_2_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                merge_2_fu_108 <= ap_const_lv32_FFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1072_reg_4272_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                merge_2_fu_108 <= merge_2_6_fu_4152_p3;
            end if; 
        end if;
    end process;

    score_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                score_fu_112 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1072_reg_4272_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                score_fu_112 <= score_3_fu_4146_p3;
            end if; 
        end if;
    end process;

    tmp_other_1_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    tmp_other_1_fu_116 <= ap_const_lv32_0;
                elsif (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    tmp_other_1_fu_116 <= i_real_fu_3196_p3;
                end if;
            end if; 
        end if;
    end process;

    tmp_other_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                tmp_other_fu_128 <= ap_const_lv32_FFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1072_reg_4272_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                tmp_other_fu_128 <= tmp_other_5_fu_4009_p3;
            end if; 
        end if;
    end process;

    tmp_score_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                tmp_score_fu_124 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1072_reg_4272_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                tmp_score_fu_124 <= tmp_score_3_fu_4016_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln307_11_reg_5048 <= and_ln307_11_fu_3185_p2;
                i_real_4_reg_5081 <= i_real_4_fu_3191_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                and_ln307_13_reg_5101 <= and_ln307_13_fu_3283_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                and_ln307_15_reg_5133 <= and_ln307_15_fu_3374_p2;
                ov_2_reg_5116 <= ov_2_fu_3289_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                and_ln307_1_reg_4660 <= and_ln307_1_fu_2167_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                and_ln307_3_reg_4725 <= and_ln307_3_fu_2371_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                and_ln307_5_reg_4818 <= and_ln307_5_fu_2573_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                and_ln307_7_reg_4893 <= and_ln307_7_fu_2777_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                and_ln307_9_reg_4958 <= and_ln307_9_fu_2981_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                d1_2_reg_5028 <= grp_fu_1008_p2;
                d2_2_reg_5033 <= grp_fu_1012_p2;
                mul_reg_5023 <= grp_fu_1031_p_dout0;
                sub71_2_reg_5038 <= grp_fu_1016_p2;
                sub83_2_reg_5043 <= grp_fu_1020_p2;
                tmp_59_reg_5053 <= grp_fu_1059_p4;
                tmp_60_reg_5058 <= grp_fu_1068_p4;
                tmp_62_reg_5063 <= grp_fu_1086_p4;
                tmp_64_reg_5072 <= grp_fu_1105_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                d1_3_reg_5091 <= grp_fu_1008_p2;
                mul_1_reg_5086 <= grp_fu_1031_p_dout0;
                sub83_3_reg_5096 <= grp_fu_1020_p2;
                tmp_65_reg_5106 <= grp_fu_1059_p4;
                tmp_66_reg_5111 <= grp_fu_1068_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                d1_6_reg_5177 <= grp_fu_1012_p2;
                d2_6_reg_5182 <= grp_fu_1016_p2;
                distance_reg_5155 <= grp_fu_1025_p_dout0;
                mul_4_reg_5172 <= grp_fu_1031_p_dout0;
                sub71_6_reg_5187 <= grp_fu_1020_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                d2_7_reg_5209 <= grp_fu_1020_p2;
                mul_5_reg_5204 <= grp_fu_1031_p_dout0;
                sub71_7_reg_5214 <= grp_fu_1024_p2;
                sub83_7_reg_5219 <= grp_fu_1029_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                d_7_reg_5236 <= grp_fu_1029_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                distance_3_reg_5303 <= grp_fu_1029_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1072_reg_4272_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                distance_5_reg_5315 <= grp_fu_1033_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln1072_reg_4272_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                distance_6_reg_5325 <= grp_fu_1029_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                i_real_3_reg_4264 <= tmp_other_1_fu_116;
                i_real_3_reg_4264_pp0_iter1_reg <= i_real_3_reg_4264;
                i_real_3_reg_4264_pp0_iter2_reg <= i_real_3_reg_4264_pp0_iter1_reg;
                i_real_3_reg_4264_pp0_iter3_reg <= i_real_3_reg_4264_pp0_iter2_reg;
                i_real_3_reg_4264_pp0_iter4_reg <= i_real_3_reg_4264_pp0_iter3_reg;
                i_real_3_reg_4264_pp0_iter5_reg <= i_real_3_reg_4264_pp0_iter4_reg;
                icmp_ln1064_reg_4403_pp0_iter1_reg <= icmp_ln1064_reg_4403;
                icmp_ln1064_reg_4403_pp0_iter2_reg <= icmp_ln1064_reg_4403_pp0_iter1_reg;
                icmp_ln1064_reg_4403_pp0_iter3_reg <= icmp_ln1064_reg_4403_pp0_iter2_reg;
                icmp_ln1064_reg_4403_pp0_iter4_reg <= icmp_ln1064_reg_4403_pp0_iter3_reg;
                icmp_ln1064_reg_4403_pp0_iter5_reg <= icmp_ln1064_reg_4403_pp0_iter4_reg;
                icmp_ln1072_reg_4272 <= icmp_ln1072_fu_1411_p2;
                icmp_ln1072_reg_4272_pp0_iter1_reg <= icmp_ln1072_reg_4272;
                icmp_ln1072_reg_4272_pp0_iter2_reg <= icmp_ln1072_reg_4272_pp0_iter1_reg;
                icmp_ln1072_reg_4272_pp0_iter3_reg <= icmp_ln1072_reg_4272_pp0_iter2_reg;
                icmp_ln1072_reg_4272_pp0_iter4_reg <= icmp_ln1072_reg_4272_pp0_iter3_reg;
                icmp_ln1072_reg_4272_pp0_iter5_reg <= icmp_ln1072_reg_4272_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_real_4_reg_5081_pp0_iter2_reg <= i_real_4_reg_5081;
                i_real_4_reg_5081_pp0_iter3_reg <= i_real_4_reg_5081_pp0_iter2_reg;
                i_real_4_reg_5081_pp0_iter4_reg <= i_real_4_reg_5081_pp0_iter3_reg;
                i_real_4_reg_5081_pp0_iter5_reg <= i_real_4_reg_5081_pp0_iter4_reg;
                tmp_109_reg_5320_pp0_iter5_reg <= tmp_109_reg_5320;
                    zext_ln252_1_cast_reg_4234(8 downto 0) <= zext_ln252_1_cast_fu_1353_p1(8 downto 0);
                    zext_ln252_2_cast_reg_4240(8 downto 0) <= zext_ln252_2_cast_fu_1357_p1(8 downto 0);
                    zext_ln252_3_cast_reg_4246(8 downto 0) <= zext_ln252_3_cast_fu_1361_p1(8 downto 0);
                    zext_ln252_4_cast_reg_4252(8 downto 0) <= zext_ln252_4_cast_fu_1365_p1(8 downto 0);
                    zext_ln252_5_cast_reg_4258(8 downto 0) <= zext_ln252_5_cast_fu_1369_p1(8 downto 0);
                    zext_ln252_cast_reg_4228(8 downto 0) <= zext_ln252_cast_fu_1349_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln1072_fu_1411_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln1064_reg_4403 <= icmp_ln1064_fu_1716_p2;
                trunc_ln260_reg_4276 <= trunc_ln260_fu_1420_p1;
                trunc_ln299_1_reg_4333 <= trunc_ln299_1_fu_1553_p1;
                trunc_ln299_2_reg_4383 <= trunc_ln299_2_fu_1677_p1;
                trunc_ln299_3_reg_4393 <= trunc_ln299_3_fu_1699_p1;
                trunc_ln299_reg_4323 <= trunc_ln299_fu_1531_p1;
                trunc_ln304_1_reg_4293 <= trunc_ln304_1_fu_1465_p1;
                trunc_ln304_2_reg_4303 <= trunc_ln304_2_fu_1487_p1;
                trunc_ln304_3_reg_4313 <= trunc_ln304_3_fu_1509_p1;
                trunc_ln304_reg_4283 <= trunc_ln304_fu_1443_p1;
                trunc_ln305_1_reg_4353 <= trunc_ln305_1_fu_1611_p1;
                trunc_ln305_2_reg_4363 <= trunc_ln305_2_fu_1633_p1;
                trunc_ln305_3_reg_4373 <= trunc_ln305_3_fu_1655_p1;
                trunc_ln305_reg_4343 <= trunc_ln305_fu_1589_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                merge_1_1_reg_5344 <= merge_1_fu_104;
                merge_2_1_reg_5351 <= merge_2_fu_108;
                mul_5_reg_5204_pp0_iter2_reg <= mul_5_reg_5204;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_2_reg_5123 <= grp_fu_1031_p_dout0;
                sub83_4_reg_5128 <= grp_fu_1024_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                mul_3_reg_5145 <= grp_fu_1031_p_dout0;
                sub83_5_reg_5150 <= grp_fu_1024_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                mul_3_reg_5145_pp0_iter2_reg <= mul_3_reg_5145;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                mul_4_reg_5172_pp0_iter2_reg <= mul_4_reg_5172;
                ov_31_reg_5298_pp0_iter3_reg <= ov_31_reg_5298;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                mul_6_reg_5259 <= grp_fu_1041_p2;
                overlap_1_reg_5242 <= grp_fu_1031_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                mul_6_reg_5259_pp0_iter2_reg <= mul_6_reg_5259;
                mul_6_reg_5259_pp0_iter3_reg <= mul_6_reg_5259_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln1072_reg_4272_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_7_reg_5281 <= grp_fu_1041_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_7_reg_5281_pp0_iter3_reg <= mul_7_reg_5281;
                mul_7_reg_5281_pp0_iter4_reg <= mul_7_reg_5281_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                ov_10_reg_5165 <= ov_10_fu_3435_p3;
                ov_32_reg_5160 <= ov_32_fu_3428_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ov_11_reg_5224 <= ov_11_fu_3538_p3;
                ov_18_reg_5229 <= ov_18_fu_3545_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                ov_14_reg_5197 <= ov_14_fu_3490_p3;
                ov_7_reg_5192 <= ov_7_fu_3483_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                ov_15_reg_5247 <= ov_15_fu_3593_p3;
                ov_22_reg_5252 <= ov_22_fu_3600_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ov_19_reg_5264 <= ov_19_fu_3648_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                ov_23_reg_5269 <= ov_23_fu_3696_p3;
                ov_26_reg_5274 <= ov_26_fu_3703_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1072_reg_4272_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ov_27_reg_5293 <= ov_27_fu_3758_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln1072_reg_4272_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ov_30_reg_5286 <= ov_30_fu_3710_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1072_reg_4272_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                ov_31_reg_5298 <= ov_31_fu_3806_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ov_6_reg_5138 <= ov_6_fu_3380_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1072_reg_4272_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                overlap_7_reg_5308 <= grp_fu_1031_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                overlap_7_reg_5308_pp0_iter4_reg <= overlap_7_reg_5308;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_1115 <= grp_fu_1059_p4;
                reg_1121 <= grp_fu_1068_p4;
                reg_1127 <= grp_fu_1077_p4;
                reg_1133 <= grp_fu_1086_p4;
                reg_1144 <= grp_fu_1096_p4;
                reg_1150 <= grp_fu_1105_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then
                reg_1161 <= grp_fu_1059_p4;
                reg_1167 <= grp_fu_1068_p4;
                reg_1173 <= grp_fu_1077_p4;
                reg_1179 <= grp_fu_1086_p4;
                reg_1190 <= grp_fu_1096_p4;
                reg_1196 <= grp_fu_1105_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1207 <= grp_fu_1077_p4;
                reg_1213 <= grp_fu_1096_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_1219 <= grp_fu_1077_p4;
                reg_1225 <= grp_fu_1086_p4;
                reg_1235 <= grp_fu_1096_p4;
                reg_1241 <= grp_fu_1105_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then
                reg_1251 <= grp_fu_1025_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_1257 <= grp_fu_1008_p2;
                reg_1264 <= grp_fu_1012_p2;
                reg_1270 <= grp_fu_1016_p2;
                reg_1276 <= grp_fu_1020_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_1282 <= grp_fu_1025_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_1288 <= grp_fu_1008_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_1297 <= grp_fu_1012_p2;
                reg_1303 <= grp_fu_1016_p2;
                reg_1309 <= grp_fu_1020_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = and_ln307_13_reg_5101) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_1315 <= grp_fu_1012_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_1321 <= grp_fu_1016_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1072_reg_4272_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1327 <= grp_fu_1024_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1072_reg_4272_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1072_reg_4272_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then
                reg_1333 <= grp_fu_1041_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln307_15_reg_5133)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1072_reg_4272_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1338 <= grp_fu_1029_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1072_reg_4272_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1343 <= grp_fu_1041_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1072_reg_4272_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                sc_2_reg_5330 <= sc_2_fu_3867_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1072_reg_4272_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                score_load_reg_5357 <= score_fu_112;
                tmp_other_6_reg_5365 <= tmp_other_6_fu_3995_p3;
                tmp_score_4_reg_5370 <= tmp_score_4_fu_4002_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_109_reg_5320 <= grp_fu_1054_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    tmp_169_cast_reg_4420(11 downto 3) <= tmp_169_cast_fu_1753_p3(11 downto 3);
                    tmp_171_cast_reg_4435(11 downto 3) <= tmp_171_cast_fu_1771_p3(11 downto 3);
                    tmp_173_cast_reg_4450(11 downto 3) <= tmp_173_cast_fu_1789_p3(11 downto 3);
                    tmp_175_cast_reg_4465(11 downto 3) <= tmp_175_cast_fu_1807_p3(11 downto 3);
                    tmp_177_cast_reg_4480(11 downto 3) <= tmp_177_cast_fu_1825_p3(11 downto 3);
                    tmp_179_cast_reg_4495(11 downto 3) <= tmp_179_cast_fu_1843_p3(11 downto 3);
                    tmp_181_cast_reg_4510(11 downto 3) <= tmp_181_cast_fu_1861_p3(11 downto 3);
                    tmp_183_cast_reg_4525(11 downto 3) <= tmp_183_cast_fu_1879_p3(11 downto 3);
                    tmp_185_cast_reg_4540(11 downto 3) <= tmp_185_cast_fu_1897_p3(11 downto 3);
                    tmp_187_cast_reg_4555(11 downto 3) <= tmp_187_cast_fu_1915_p3(11 downto 3);
                    tmp_189_cast_reg_4570(11 downto 3) <= tmp_189_cast_fu_1933_p3(11 downto 3);
                    tmp_191_cast_reg_4585(11 downto 3) <= tmp_191_cast_fu_1951_p3(11 downto 3);
                trunc_ln260_1_reg_4413 <= trunc_ln260_1_fu_1747_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_35_reg_4730 <= grp_fu_1059_p4;
                tmp_36_reg_4735 <= grp_fu_1068_p4;
                tmp_38_reg_4740 <= grp_fu_1086_p4;
                tmp_40_reg_4749 <= grp_fu_1105_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                tmp_41_reg_4823 <= grp_fu_1059_p4;
                tmp_42_reg_4828 <= grp_fu_1068_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1072_reg_4272_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_score_load_reg_5337 <= tmp_score_fu_124;
            end if;
        end if;
    end process;
    zext_ln252_cast_reg_4228(9) <= '0';
    zext_ln252_1_cast_reg_4234(9) <= '0';
    zext_ln252_2_cast_reg_4240(9) <= '0';
    zext_ln252_3_cast_reg_4246(9) <= '0';
    zext_ln252_4_cast_reg_4252(9) <= '0';
    zext_ln252_5_cast_reg_4258(9) <= '0';
    tmp_169_cast_reg_4420(2 downto 0) <= "000";
    tmp_171_cast_reg_4435(2 downto 0) <= "000";
    tmp_173_cast_reg_4450(2 downto 0) <= "000";
    tmp_175_cast_reg_4465(2 downto 0) <= "000";
    tmp_177_cast_reg_4480(2 downto 0) <= "000";
    tmp_179_cast_reg_4495(2 downto 0) <= "000";
    tmp_181_cast_reg_4510(2 downto 0) <= "000";
    tmp_183_cast_reg_4525(2 downto 0) <= "000";
    tmp_185_cast_reg_4540(2 downto 0) <= "000";
    tmp_187_cast_reg_4555(2 downto 0) <= "000";
    tmp_189_cast_reg_4570(2 downto 0) <= "000";
    tmp_191_cast_reg_4585(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage7_subdone, ap_block_pp0_stage5_subdone, ap_condition_exit_pp0_iter5_stage5, ap_block_pp0_stage6_subdone, ap_idle_pp0_0to4, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to5, ap_done_pending_pp0, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to5 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln299_1_fu_1548_p2 <= std_logic_vector(unsigned(zext_ln252_cast_reg_4228) + unsigned(zext_ln304_fu_1434_p1));
    add_ln299_2_fu_1672_p2 <= std_logic_vector(unsigned(zext_ln252_1_cast_reg_4234) + unsigned(zext_ln305_fu_1580_p1));
    add_ln299_3_fu_1694_p2 <= std_logic_vector(unsigned(zext_ln252_cast_reg_4228) + unsigned(zext_ln305_fu_1580_p1));
    add_ln299_fu_1526_p2 <= std_logic_vector(unsigned(zext_ln252_1_cast_reg_4234) + unsigned(zext_ln304_fu_1434_p1));
    add_ln304_1_fu_1460_p2 <= std_logic_vector(unsigned(zext_ln252_4_cast_reg_4252) + unsigned(zext_ln304_fu_1434_p1));
    add_ln304_2_fu_1482_p2 <= std_logic_vector(unsigned(zext_ln252_3_cast_reg_4246) + unsigned(zext_ln304_fu_1434_p1));
    add_ln304_3_fu_1504_p2 <= std_logic_vector(unsigned(zext_ln252_2_cast_reg_4240) + unsigned(zext_ln304_fu_1434_p1));
    add_ln304_fu_1438_p2 <= std_logic_vector(unsigned(zext_ln252_5_cast_reg_4258) + unsigned(zext_ln304_fu_1434_p1));
    add_ln305_1_fu_1606_p2 <= std_logic_vector(unsigned(zext_ln252_4_cast_reg_4252) + unsigned(zext_ln305_fu_1580_p1));
    add_ln305_2_fu_1628_p2 <= std_logic_vector(unsigned(zext_ln252_3_cast_reg_4246) + unsigned(zext_ln305_fu_1580_p1));
    add_ln305_3_fu_1650_p2 <= std_logic_vector(unsigned(zext_ln252_2_cast_reg_4240) + unsigned(zext_ln305_fu_1580_p1));
    add_ln305_fu_1584_p2 <= std_logic_vector(unsigned(zext_ln252_5_cast_reg_4258) + unsigned(zext_ln305_fu_1580_p1));
    and_ln307_10_fu_3179_p2 <= (or_ln307_11_fu_3173_p2 and or_ln307_10_fu_3155_p2);
    and_ln307_11_fu_3185_p2 <= (grp_fu_1036_p_dout0 and and_ln307_10_fu_3179_p2);
    and_ln307_12_fu_3277_p2 <= (or_ln307_13_fu_3271_p2 and or_ln307_12_fu_3253_p2);
    and_ln307_13_fu_3283_p2 <= (grp_fu_1036_p_dout0 and and_ln307_12_fu_3277_p2);
    and_ln307_14_fu_3368_p2 <= (or_ln307_15_fu_3362_p2 and or_ln307_14_fu_3344_p2);
    and_ln307_15_fu_3374_p2 <= (grp_fu_1036_p_dout0 and and_ln307_14_fu_3368_p2);
    and_ln307_1_fu_2167_p2 <= (grp_fu_1036_p_dout0 and and_ln307_fu_2161_p2);
    and_ln307_2_fu_2365_p2 <= (or_ln307_2_fu_2341_p2 and grp_fu_1036_p_dout0);
    and_ln307_3_fu_2371_p2 <= (or_ln307_3_fu_2359_p2 and and_ln307_2_fu_2365_p2);
    and_ln307_4_fu_2567_p2 <= (or_ln307_4_fu_2543_p2 and grp_fu_1036_p_dout0);
    and_ln307_5_fu_2573_p2 <= (or_ln307_5_fu_2561_p2 and and_ln307_4_fu_2567_p2);
    and_ln307_6_fu_2771_p2 <= (or_ln307_7_fu_2765_p2 and or_ln307_6_fu_2747_p2);
    and_ln307_7_fu_2777_p2 <= (grp_fu_1036_p_dout0 and and_ln307_6_fu_2771_p2);
    and_ln307_8_fu_2975_p2 <= (or_ln307_9_fu_2969_p2 and or_ln307_8_fu_2951_p2);
    and_ln307_9_fu_2981_p2 <= (grp_fu_1036_p_dout0 and and_ln307_8_fu_2975_p2);
    and_ln307_fu_2161_p2 <= (or_ln307_fu_2137_p2 and or_ln307_1_fu_2155_p2);
    and_ln311_1_fu_3477_p2 <= (or_ln311_1_fu_3471_p2 and grp_fu_1042_p_dout0);
    and_ln311_2_fu_3532_p2 <= (or_ln311_2_fu_3526_p2 and grp_fu_1042_p_dout0);
    and_ln311_3_fu_3587_p2 <= (or_ln311_3_fu_3581_p2 and grp_fu_1042_p_dout0);
    and_ln311_4_fu_3642_p2 <= (or_ln311_4_fu_3636_p2 and grp_fu_1042_p_dout0);
    and_ln311_5_fu_3690_p2 <= (or_ln311_5_fu_3684_p2 and grp_fu_1042_p_dout0);
    and_ln311_6_fu_3752_p2 <= (or_ln311_6_fu_3746_p2 and grp_fu_1042_p_dout0);
    and_ln311_7_fu_3800_p2 <= (or_ln311_7_fu_3794_p2 and grp_fu_1054_p2);
    and_ln311_fu_3422_p2 <= (or_ln311_fu_3416_p2 and grp_fu_1042_p_dout0);
    and_ln317_fu_3848_p2 <= (tmp_109_reg_5320_pp0_iter5_reg and or_ln317_fu_3842_p2);
    and_ln325_1_fu_3983_p2 <= (grp_fu_1054_p2 and and_ln325_fu_3977_p2);
    and_ln325_fu_3977_p2 <= (or_ln325_2_fu_3971_p2 and or_ln325_1_fu_3953_p2);
    and_ln338_1_fu_4116_p2 <= (grp_fu_1054_p2 and and_ln338_fu_4110_p2);
    and_ln338_fu_4110_p2 <= (or_ln338_2_fu_4104_p2 and or_ln338_1_fu_4086_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage6_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage7_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage4_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage5_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage6_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage7_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage4_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage5_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage6_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone, icmp_ln1072_reg_4272)
    begin
        if (((icmp_ln1072_reg_4272 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter5_stage5_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage5, icmp_ln1072_reg_4272_pp0_iter5_reg, ap_block_pp0_stage5_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (icmp_ln1072_reg_4272_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            ap_condition_exit_pp0_iter5_stage5 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter5_stage5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg, ap_loop_exit_ready_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (not(((ap_loop_exit_ready = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to5 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage7;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln307_10_fu_3107_p1 <= reg_1179;
    bitcast_ln307_11_fu_3125_p1 <= reg_1196;
    bitcast_ln307_12_fu_3207_p1 <= tmp_62_reg_5063;
    bitcast_ln307_13_fu_3224_p1 <= tmp_64_reg_5072;
    bitcast_ln307_14_fu_3296_p1 <= reg_1225;
    bitcast_ln307_15_fu_3314_p1 <= reg_1241;
    bitcast_ln307_1_fu_2107_p1 <= reg_1150;
    bitcast_ln307_2_fu_2293_p1 <= reg_1179;
    bitcast_ln307_3_fu_2311_p1 <= reg_1196;
    bitcast_ln307_4_fu_2497_p1 <= tmp_38_reg_4740;
    bitcast_ln307_5_fu_2514_p1 <= tmp_40_reg_4749;
    bitcast_ln307_6_fu_2699_p1 <= reg_1225;
    bitcast_ln307_7_fu_2717_p1 <= reg_1241;
    bitcast_ln307_8_fu_2903_p1 <= reg_1133;
    bitcast_ln307_9_fu_2921_p1 <= reg_1150;
    bitcast_ln307_fu_2089_p1 <= reg_1133;
    bitcast_ln311_1_fu_3442_p1 <= ov_6_reg_5138;
    bitcast_ln311_2_fu_3497_p1 <= ov_10_reg_5165;
    bitcast_ln311_3_fu_3552_p1 <= ov_14_reg_5197;
    bitcast_ln311_4_fu_3607_p1 <= ov_18_reg_5229;
    bitcast_ln311_5_fu_3655_p1 <= ov_22_reg_5252;
    bitcast_ln311_6_fu_3717_p1 <= ov_26_reg_5274;
    bitcast_ln311_7_fu_3765_p1 <= ov_30_reg_5286;
    bitcast_ln311_fu_3387_p1 <= ov_2_reg_5116;
    bitcast_ln317_fu_3813_p1 <= overlap_7_reg_5308_pp0_iter4_reg;
    bitcast_ln321_fu_3853_p1 <= grp_fu_1029_p2;
    bitcast_ln325_1_fu_3924_p1 <= tmp_score_load_reg_5337;
    bitcast_ln325_fu_3907_p1 <= sc_2_reg_5330;
    bitcast_ln338_1_fu_4057_p1 <= score_load_reg_5357;
    bitcast_ln338_fu_4040_p1 <= tmp_score_4_reg_5370;

    grp_fu_1004_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1072_reg_4272, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1072_reg_4272_pp0_iter1_reg, and_ln307_1_reg_4660, and_ln307_3_reg_4725, and_ln307_7_reg_4893, ap_block_pp0_stage1_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln307_7_reg_4893)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln307_3_reg_4725)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_lv1_1 = and_ln307_1_reg_4660)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_0 = and_ln307_7_reg_4893) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_0 = and_ln307_3_reg_4725) and (icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_0 = and_ln307_1_reg_4660) and (icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            grp_fu_1004_opcode <= ap_const_lv2_1;
        elsif (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1004_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1004_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1004_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1072_reg_4272, reg_1115, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1161, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1257, icmp_ln1072_reg_4272_pp0_iter1_reg, reg_1264, reg_1288, reg_1297, reg_1315, and_ln307_1_reg_4660, and_ln307_3_reg_4725, tmp_35_reg_4730, tmp_41_reg_4823, and_ln307_7_reg_4893, mul_reg_5023, d1_3_reg_5091, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_lv1_0 = and_ln307_7_reg_4893) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1004_p0 <= reg_1315;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln307_7_reg_4893))) then 
            grp_fu_1004_p0 <= d1_3_reg_5091;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1004_p0 <= mul_reg_5023;
        elsif (((ap_const_lv1_0 = and_ln307_3_reg_4725) and (icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1004_p0 <= reg_1297;
        elsif (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln307_3_reg_4725))) then 
            grp_fu_1004_p0 <= reg_1288;
        elsif (((ap_const_lv1_0 = and_ln307_1_reg_4660) and (icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1004_p0 <= reg_1264;
        elsif (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_lv1_1 = and_ln307_1_reg_4660))) then 
            grp_fu_1004_p0 <= reg_1257;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1004_p0 <= tmp_41_reg_4823;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1004_p0 <= tmp_35_reg_4730;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1004_p0 <= reg_1161;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1004_p0 <= reg_1115;
        else 
            grp_fu_1004_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1004_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1072_reg_4272, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1121, ap_CS_fsm_pp0_stage3, reg_1167, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1072_reg_4272_pp0_iter1_reg, reg_1270, reg_1276, reg_1303, reg_1309, reg_1321, and_ln307_1_reg_4660, and_ln307_3_reg_4725, tmp_36_reg_4735, tmp_42_reg_4828, and_ln307_7_reg_4893, sub83_3_reg_5096, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_lv1_0 = and_ln307_7_reg_4893) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1004_p1 <= sub83_3_reg_5096;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln307_7_reg_4893))) then 
            grp_fu_1004_p1 <= reg_1321;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1004_p1 <= ap_const_lv32_0;
        elsif (((ap_const_lv1_0 = and_ln307_3_reg_4725) and (icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1004_p1 <= reg_1309;
        elsif (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln307_3_reg_4725))) then 
            grp_fu_1004_p1 <= reg_1303;
        elsif (((ap_const_lv1_0 = and_ln307_1_reg_4660) and (icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1004_p1 <= reg_1276;
        elsif (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_lv1_1 = and_ln307_1_reg_4660))) then 
            grp_fu_1004_p1 <= reg_1270;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1004_p1 <= tmp_42_reg_4828;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1004_p1 <= tmp_36_reg_4735;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1004_p1 <= reg_1167;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1004_p1 <= reg_1121;
        else 
            grp_fu_1004_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1008_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1072_reg_4272, reg_1115, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1127, reg_1161, ap_CS_fsm_pp0_stage3, reg_1173, reg_1207, ap_CS_fsm_pp0_stage4, reg_1219, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, and_ln307_5_reg_4818, d1_2_reg_5028, d2_2_reg_5033, tmp_59_reg_5053, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1008_p0 <= tmp_59_reg_5053;
        elsif (((ap_const_lv1_0 = and_ln307_5_reg_4818) and (icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1008_p0 <= d2_2_reg_5033;
        elsif (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln307_5_reg_4818))) then 
            grp_fu_1008_p0 <= d1_2_reg_5028;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1008_p0 <= reg_1161;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1008_p0 <= reg_1115;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1008_p0 <= reg_1219;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1008_p0 <= reg_1207;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1008_p0 <= reg_1173;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1008_p0 <= reg_1127;
        else 
            grp_fu_1008_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1008_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1072_reg_4272, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1121, reg_1133, ap_CS_fsm_pp0_stage3, reg_1167, reg_1179, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1225, tmp_38_reg_4740, and_ln307_5_reg_4818, sub71_2_reg_5038, sub83_2_reg_5043, tmp_60_reg_5058, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1008_p1 <= tmp_60_reg_5058;
        elsif (((ap_const_lv1_0 = and_ln307_5_reg_4818) and (icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1008_p1 <= sub83_2_reg_5043;
        elsif (((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln307_5_reg_4818))) then 
            grp_fu_1008_p1 <= sub71_2_reg_5038;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1008_p1 <= reg_1167;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1008_p1 <= reg_1121;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1008_p1 <= reg_1225;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1008_p1 <= tmp_38_reg_4740;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1008_p1 <= reg_1179;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1008_p1 <= reg_1133;
        else 
            grp_fu_1008_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1012_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1127, reg_1144, ap_CS_fsm_pp0_stage3, reg_1173, reg_1190, reg_1207, ap_CS_fsm_pp0_stage4, reg_1213, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1235, tmp_62_reg_5063, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1012_p0 <= tmp_62_reg_5063;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1012_p0 <= reg_1207;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1012_p0 <= reg_1173;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1012_p0 <= reg_1127;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1012_p0 <= reg_1235;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1012_p0 <= reg_1213;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1012_p0 <= reg_1190;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1012_p0 <= reg_1144;
        else 
            grp_fu_1012_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1012_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1133, reg_1150, ap_CS_fsm_pp0_stage3, reg_1179, reg_1196, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1241, tmp_40_reg_4749, tmp_62_reg_5063, tmp_64_reg_5072, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1012_p1 <= tmp_64_reg_5072;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1012_p1 <= tmp_62_reg_5063;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1012_p1 <= reg_1179;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1012_p1 <= reg_1133;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1012_p1 <= reg_1241;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1012_p1 <= tmp_40_reg_4749;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1012_p1 <= reg_1196;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1012_p1 <= reg_1150;
        else 
            grp_fu_1012_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1016_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1144, reg_1150, ap_CS_fsm_pp0_stage3, reg_1190, reg_1196, ap_CS_fsm_pp0_stage4, reg_1213, reg_1219, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1241, tmp_40_reg_4749, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1016_p0 <= reg_1219;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1016_p0 <= reg_1213;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1016_p0 <= reg_1190;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1016_p0 <= reg_1144;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1016_p0 <= reg_1241;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1016_p0 <= tmp_40_reg_4749;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1016_p0 <= reg_1196;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1016_p0 <= reg_1150;
        else 
            grp_fu_1016_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1016_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1133, reg_1150, ap_CS_fsm_pp0_stage3, reg_1179, reg_1196, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1225, tmp_38_reg_4740, tmp_64_reg_5072, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1016_p1 <= tmp_64_reg_5072;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1016_p1 <= reg_1196;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1016_p1 <= reg_1150;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1016_p1 <= reg_1225;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1016_p1 <= tmp_38_reg_4740;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1016_p1 <= reg_1179;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1016_p1 <= reg_1133;
        else 
            grp_fu_1016_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1020_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1133, reg_1150, ap_CS_fsm_pp0_stage3, reg_1179, reg_1196, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1225, reg_1235, tmp_38_reg_4740, tmp_64_reg_5072, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1020_p0 <= reg_1235;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1020_p0 <= tmp_64_reg_5072;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1020_p0 <= reg_1196;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1020_p0 <= reg_1150;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1020_p0 <= reg_1225;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1020_p0 <= tmp_38_reg_4740;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1020_p0 <= reg_1179;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1020_p0 <= reg_1133;
        else 
            grp_fu_1020_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1020_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1133, reg_1150, ap_CS_fsm_pp0_stage3, reg_1179, reg_1196, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1241, tmp_40_reg_4749, tmp_62_reg_5063, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1020_p1 <= tmp_62_reg_5063;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1020_p1 <= reg_1179;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1020_p1 <= reg_1133;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1020_p1 <= reg_1241;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1020_p1 <= tmp_40_reg_4749;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1020_p1 <= reg_1196;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1020_p1 <= reg_1150;
        else 
            grp_fu_1020_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1024_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, icmp_ln1072_reg_4272, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1072_reg_4272_pp0_iter1_reg, and_ln307_13_reg_5101, and_ln307_9_reg_4958, and_ln307_11_reg_5048, ap_block_pp0_stage1_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_lv1_0 = and_ln307_13_reg_5101) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln307_13_reg_5101)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln307_11_reg_5048)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln307_9_reg_4958)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1072_reg_4272 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_lv1_0 = and_ln307_11_reg_5048) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_lv1_0 = and_ln307_9_reg_4958) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_1024_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1024_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1024_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1024_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1133, ap_CS_fsm_pp0_stage3, reg_1179, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1241, icmp_ln1072_reg_4272_pp0_iter1_reg, reg_1264, reg_1270, reg_1297, reg_1303, and_ln307_13_reg_5101, reg_1327, and_ln307_9_reg_4958, and_ln307_11_reg_5048, distance_reg_5155, d1_6_reg_5177, d2_6_reg_5182, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1024_p0 <= reg_1327;
        elsif (((ap_const_lv1_0 = and_ln307_13_reg_5101) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1024_p0 <= d2_6_reg_5182;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln307_13_reg_5101))) then 
            grp_fu_1024_p0 <= d1_6_reg_5177;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1024_p0 <= distance_reg_5155;
        elsif (((ap_const_lv1_0 = and_ln307_11_reg_5048) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1024_p0 <= reg_1303;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln307_11_reg_5048))) then 
            grp_fu_1024_p0 <= reg_1297;
        elsif (((ap_const_lv1_0 = and_ln307_9_reg_4958) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1024_p0 <= reg_1270;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln307_9_reg_4958))) then 
            grp_fu_1024_p0 <= reg_1264;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1024_p0 <= reg_1241;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1024_p0 <= reg_1179;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1024_p0 <= reg_1133;
        else 
            grp_fu_1024_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1024_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1150, ap_CS_fsm_pp0_stage3, reg_1196, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1225, icmp_ln1072_reg_4272_pp0_iter1_reg, reg_1276, reg_1309, reg_1315, and_ln307_13_reg_5101, and_ln307_9_reg_4958, and_ln307_11_reg_5048, mul_1_reg_5086, mul_2_reg_5123, sub83_4_reg_5128, sub83_5_reg_5150, sub71_6_reg_5187, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1024_p1 <= mul_2_reg_5123;
        elsif (((ap_const_lv1_0 = and_ln307_13_reg_5101) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1024_p1 <= reg_1315;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln307_13_reg_5101))) then 
            grp_fu_1024_p1 <= sub71_6_reg_5187;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1024_p1 <= mul_1_reg_5086;
        elsif (((ap_const_lv1_0 = and_ln307_11_reg_5048) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1024_p1 <= sub83_5_reg_5150;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln307_11_reg_5048))) then 
            grp_fu_1024_p1 <= reg_1309;
        elsif (((ap_const_lv1_0 = and_ln307_9_reg_4958) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1024_p1 <= sub83_4_reg_5128;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln307_9_reg_4958))) then 
            grp_fu_1024_p1 <= reg_1276;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1024_p1 <= reg_1225;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1024_p1 <= reg_1196;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1024_p1 <= reg_1150;
        else 
            grp_fu_1024_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1025_p_ce <= ap_const_logic_1;
    grp_fu_1025_p_din0 <= grp_fu_1004_p0;
    grp_fu_1025_p_din1 <= grp_fu_1004_p1;
    grp_fu_1025_p_opcode <= grp_fu_1004_opcode;

    grp_fu_1029_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1072_reg_4272_pp0_iter1_reg, icmp_ln1072_reg_4272_pp0_iter2_reg, and_ln307_15_reg_5133, icmp_ln1072_reg_4272_pp0_iter4_reg, ap_block_pp0_stage1_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_lv1_0 = and_ln307_15_reg_5133) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln307_15_reg_5133)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_1029_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (icmp_ln1072_reg_4272_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (icmp_ln1072_reg_4272_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (icmp_ln1072_reg_4272_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1072_reg_4272_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1029_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1029_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1029_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1225, reg_1321, reg_1327, tmp_65_reg_5106, d2_7_reg_5209, distance_3_reg_5303, distance_5_reg_5315, distance_6_reg_5325, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1029_p0 <= distance_6_reg_5325;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1029_p0 <= distance_5_reg_5315;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1029_p0 <= distance_3_reg_5303;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1029_p0 <= reg_1327;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1029_p0 <= d2_7_reg_5209;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1029_p0 <= reg_1321;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1029_p0 <= tmp_65_reg_5106;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1029_p0 <= reg_1225;
        else 
            grp_fu_1029_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1029_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1241, tmp_66_reg_5111, mul_3_reg_5145_pp0_iter2_reg, mul_4_reg_5172_pp0_iter2_reg, sub71_7_reg_5214, sub83_7_reg_5219, mul_6_reg_5259_pp0_iter3_reg, mul_7_reg_5281_pp0_iter4_reg, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1029_p1 <= mul_7_reg_5281_pp0_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1029_p1 <= mul_6_reg_5259_pp0_iter3_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1029_p1 <= mul_4_reg_5172_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1029_p1 <= mul_3_reg_5145_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1029_p1 <= sub83_7_reg_5219;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1029_p1 <= sub71_7_reg_5214;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1029_p1 <= tmp_66_reg_5111;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1029_p1 <= reg_1241;
        else 
            grp_fu_1029_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1031_p_ce <= ap_const_logic_1;
    grp_fu_1031_p_din0 <= grp_fu_1037_p0;
    grp_fu_1031_p_din1 <= grp_fu_1037_p1;
    grp_fu_1036_p_ce <= ap_const_logic_1;
    grp_fu_1036_p_din0 <= grp_fu_1086_p4;
    grp_fu_1036_p_din1 <= grp_fu_1105_p4;
    grp_fu_1036_p_opcode <= ap_const_lv5_4;

    grp_fu_1037_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1251, reg_1257, reg_1282, reg_1288, reg_1343, ov_32_reg_5160, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1037_p0 <= reg_1343;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1037_p0 <= ov_32_reg_5160;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1037_p0 <= reg_1288;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1037_p0 <= reg_1257;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1037_p0 <= reg_1282;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1037_p0 <= reg_1251;
        else 
            grp_fu_1037_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1037_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1251, reg_1257, reg_1282, reg_1288, ov_7_reg_5192, ov_31_reg_5298_pp0_iter3_reg, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1037_p1 <= ov_31_reg_5298_pp0_iter3_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1037_p1 <= ov_7_reg_5192;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1037_p1 <= reg_1288;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1037_p1 <= reg_1257;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1037_p1 <= reg_1282;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1037_p1 <= reg_1251;
        else 
            grp_fu_1037_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1041_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, reg_1288, reg_1333, reg_1343, d_7_reg_5236, overlap_1_reg_5242, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1041_p0 <= reg_1343;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1041_p0 <= reg_1333;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1041_p0 <= d_7_reg_5236;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1041_p0 <= overlap_1_reg_5242;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1041_p0 <= reg_1288;
        else 
            grp_fu_1041_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1041_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, reg_1288, ov_11_reg_5224, d_7_reg_5236, ov_15_reg_5247, ov_19_reg_5264, ov_23_reg_5269, ov_27_reg_5293, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1041_p1 <= ov_27_reg_5293;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1041_p1 <= ov_23_reg_5269;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1041_p1 <= ov_19_reg_5264;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1041_p1 <= ov_15_reg_5247;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1041_p1 <= d_7_reg_5236;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1041_p1 <= ov_11_reg_5224;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1041_p1 <= reg_1288;
        else 
            grp_fu_1041_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1042_p_ce <= ap_const_logic_1;
    grp_fu_1042_p_din0 <= grp_fu_1049_p0;
    grp_fu_1042_p_din1 <= ap_const_lv32_0;
    grp_fu_1042_p_opcode <= ap_const_lv5_4;

    grp_fu_1049_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ov_2_reg_5116, ov_6_reg_5138, ov_10_reg_5165, ov_14_reg_5197, ov_18_reg_5229, ov_22_reg_5252, ov_26_reg_5274, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1049_p0 <= ov_26_reg_5274;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1049_p0 <= ov_22_reg_5252;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1049_p0 <= ov_18_reg_5229;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1049_p0 <= ov_14_reg_5197;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1049_p0 <= ov_10_reg_5165;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1049_p0 <= ov_6_reg_5138;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1049_p0 <= ov_2_reg_5116;
        else 
            grp_fu_1049_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1054_opcode_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, icmp_ln1072_reg_4272_pp0_iter2_reg, icmp_ln1072_reg_4272_pp0_iter3_reg, icmp_ln1072_reg_4272_pp0_iter5_reg, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage7_00001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (icmp_ln1072_reg_4272_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (icmp_ln1072_reg_4272_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (icmp_ln1072_reg_4272_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_1054_opcode <= ap_const_lv5_2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (icmp_ln1072_reg_4272_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1054_opcode <= ap_const_lv5_4;
        else 
            grp_fu_1054_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1054_p0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ov_30_reg_5286, overlap_7_reg_5308, sc_2_reg_5330, tmp_score_4_fu_4002_p3, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1054_p0 <= tmp_score_4_fu_4002_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1054_p0 <= sc_2_reg_5330;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1054_p0 <= overlap_7_reg_5308;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1054_p0 <= ov_30_reg_5286;
        else 
            grp_fu_1054_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1054_p1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, score_fu_112, tmp_score_fu_124)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1054_p1 <= score_fu_112;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1054_p1 <= tmp_score_fu_124;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_1054_p1 <= ap_const_lv32_0;
        else 
            grp_fu_1054_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1059_p3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, trunc_ln260_1_fu_1747_p1, trunc_ln260_1_reg_4413, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1059_p3 <= trunc_ln260_1_reg_4413;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1059_p3 <= trunc_ln260_1_fu_1747_p1;
        else 
            grp_fu_1059_p3 <= "X";
        end if; 
    end process;


    grp_fu_1077_p3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, trunc_ln260_1_fu_1747_p1, trunc_ln260_1_reg_4413, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1077_p3 <= trunc_ln260_1_reg_4413;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1077_p3 <= trunc_ln260_1_fu_1747_p1;
        else 
            grp_fu_1077_p3 <= "X";
        end if; 
    end process;


    grp_fu_1086_p3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, trunc_ln260_1_fu_1747_p1, trunc_ln260_1_reg_4413, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1086_p3 <= trunc_ln260_1_reg_4413;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1086_p3 <= trunc_ln260_1_fu_1747_p1;
        else 
            grp_fu_1086_p3 <= "X";
        end if; 
    end process;

    i_real_4_fu_3191_p2 <= std_logic_vector(unsigned(i_real_3_reg_4264) + unsigned(ap_const_lv32_1));
    i_real_fu_3196_p3 <= 
        i_real_4_fu_3191_p2 when (icmp_ln1064_reg_4403(0) = '1') else 
        i_real_3_reg_4264;
    icmp_ln1064_fu_1716_p2 <= "1" when (k_real_1_fu_120 = ap_const_lv32_F) else "0";
    icmp_ln1072_fu_1411_p2 <= "1" when (signed(tmp_other_1_fu_116) < signed(ap_const_lv32_F)) else "0";
    icmp_ln307_10_fu_2549_p2 <= "0" when (tmp_79_fu_2517_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_11_fu_2555_p2 <= "1" when (trunc_ln307_5_fu_2527_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_12_fu_2735_p2 <= "0" when (tmp_83_fu_2703_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_13_fu_2741_p2 <= "1" when (trunc_ln307_6_fu_2713_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_14_fu_2753_p2 <= "0" when (tmp_84_fu_2721_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_15_fu_2759_p2 <= "1" when (trunc_ln307_7_fu_2731_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_16_fu_2939_p2 <= "0" when (tmp_88_fu_2907_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_17_fu_2945_p2 <= "1" when (trunc_ln307_8_fu_2917_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_18_fu_2957_p2 <= "0" when (tmp_89_fu_2925_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_19_fu_2963_p2 <= "1" when (trunc_ln307_9_fu_2935_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_1_fu_2131_p2 <= "1" when (trunc_ln307_fu_2103_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_20_fu_3143_p2 <= "0" when (tmp_93_fu_3111_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_21_fu_3149_p2 <= "1" when (trunc_ln307_10_fu_3121_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_22_fu_3161_p2 <= "0" when (tmp_94_fu_3129_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_23_fu_3167_p2 <= "1" when (trunc_ln307_11_fu_3139_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_24_fu_3241_p2 <= "0" when (tmp_98_fu_3210_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_25_fu_3247_p2 <= "1" when (trunc_ln307_12_fu_3220_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_26_fu_3259_p2 <= "0" when (tmp_99_fu_3227_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_27_fu_3265_p2 <= "1" when (trunc_ln307_13_fu_3237_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_28_fu_3332_p2 <= "0" when (tmp_103_fu_3300_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_29_fu_3338_p2 <= "1" when (trunc_ln307_14_fu_3310_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_2_fu_2143_p2 <= "0" when (tmp_18_fu_2111_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_30_fu_3350_p2 <= "0" when (tmp_104_fu_3318_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_31_fu_3356_p2 <= "1" when (trunc_ln307_15_fu_3328_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_3_fu_2149_p2 <= "1" when (trunc_ln307_1_fu_2121_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_4_fu_2329_p2 <= "0" when (tmp_22_fu_2297_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_5_fu_2335_p2 <= "1" when (trunc_ln307_2_fu_2307_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_6_fu_2347_p2 <= "0" when (tmp_23_fu_2315_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_7_fu_2353_p2 <= "1" when (trunc_ln307_3_fu_2325_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_8_fu_2531_p2 <= "0" when (tmp_78_fu_2500_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_9_fu_2537_p2 <= "1" when (trunc_ln307_4_fu_2510_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_fu_2125_p2 <= "0" when (tmp_17_fu_2093_p4 = ap_const_lv8_FF) else "1";
    icmp_ln311_10_fu_3672_p2 <= "0" when (tmp_96_fu_3658_p4 = ap_const_lv8_FF) else "1";
    icmp_ln311_11_fu_3678_p2 <= "1" when (trunc_ln311_5_fu_3668_p1 = ap_const_lv23_0) else "0";
    icmp_ln311_12_fu_3734_p2 <= "0" when (tmp_101_fu_3720_p4 = ap_const_lv8_FF) else "1";
    icmp_ln311_13_fu_3740_p2 <= "1" when (trunc_ln311_6_fu_3730_p1 = ap_const_lv23_0) else "0";
    icmp_ln311_14_fu_3782_p2 <= "0" when (tmp_106_fu_3768_p4 = ap_const_lv8_FF) else "1";
    icmp_ln311_15_fu_3788_p2 <= "1" when (trunc_ln311_7_fu_3778_p1 = ap_const_lv23_0) else "0";
    icmp_ln311_1_fu_3410_p2 <= "1" when (trunc_ln311_fu_3400_p1 = ap_const_lv23_0) else "0";
    icmp_ln311_2_fu_3459_p2 <= "0" when (tmp_76_fu_3445_p4 = ap_const_lv8_FF) else "1";
    icmp_ln311_3_fu_3465_p2 <= "1" when (trunc_ln311_1_fu_3455_p1 = ap_const_lv23_0) else "0";
    icmp_ln311_4_fu_3514_p2 <= "0" when (tmp_81_fu_3500_p4 = ap_const_lv8_FF) else "1";
    icmp_ln311_5_fu_3520_p2 <= "1" when (trunc_ln311_2_fu_3510_p1 = ap_const_lv23_0) else "0";
    icmp_ln311_6_fu_3569_p2 <= "0" when (tmp_86_fu_3555_p4 = ap_const_lv8_FF) else "1";
    icmp_ln311_7_fu_3575_p2 <= "1" when (trunc_ln311_3_fu_3565_p1 = ap_const_lv23_0) else "0";
    icmp_ln311_8_fu_3624_p2 <= "0" when (tmp_91_fu_3610_p4 = ap_const_lv8_FF) else "1";
    icmp_ln311_9_fu_3630_p2 <= "1" when (trunc_ln311_4_fu_3620_p1 = ap_const_lv23_0) else "0";
    icmp_ln311_fu_3404_p2 <= "0" when (tmp_20_fu_3390_p4 = ap_const_lv8_FF) else "1";
    icmp_ln317_1_fu_3836_p2 <= "1" when (trunc_ln317_fu_3826_p1 = ap_const_lv23_0) else "0";
    icmp_ln317_fu_3830_p2 <= "0" when (tmp_108_fu_3816_p4 = ap_const_lv8_FF) else "1";
    icmp_ln325_1_fu_3941_p2 <= "0" when (tmp_110_fu_3910_p4 = ap_const_lv8_FF) else "1";
    icmp_ln325_2_fu_3947_p2 <= "1" when (trunc_ln325_fu_3920_p1 = ap_const_lv23_0) else "0";
    icmp_ln325_3_fu_3959_p2 <= "0" when (tmp_111_fu_3927_p4 = ap_const_lv8_FF) else "1";
    icmp_ln325_4_fu_3965_p2 <= "1" when (trunc_ln325_1_fu_3937_p1 = ap_const_lv23_0) else "0";
    icmp_ln325_fu_3901_p2 <= "1" when (tmp_other_fu_128 = ap_const_lv32_FFFFFFFF) else "0";
    icmp_ln338_1_fu_4080_p2 <= "1" when (trunc_ln338_fu_4053_p1 = ap_const_lv23_0) else "0";
    icmp_ln338_2_fu_4092_p2 <= "0" when (tmp_114_fu_4060_p4 = ap_const_lv8_FF) else "1";
    icmp_ln338_3_fu_4098_p2 <= "1" when (trunc_ln338_1_fu_4070_p1 = ap_const_lv23_0) else "0";
    icmp_ln338_fu_4074_p2 <= "0" when (tmp_113_fu_4043_p4 = ap_const_lv8_FF) else "1";
    k_real_2_fu_1728_p2 <= std_logic_vector(unsigned(k_real_1_fu_120) + unsigned(ap_const_lv32_1));
    k_real_3_fu_1734_p3 <= 
        k_real_fu_1722_p2 when (icmp_ln1064_fu_1716_p2(0) = '1') else 
        k_real_2_fu_1728_p2;
    k_real_fu_1722_p2 <= std_logic_vector(unsigned(tmp_other_1_fu_116) + unsigned(ap_const_lv32_2));
    lshr_ln299_1_fu_1570_p4 <= k_real_1_fu_120(9 downto 1);
    lshr_ln_fu_1424_p4 <= tmp_other_1_fu_116(9 downto 1);
    merge_1_5_fu_4140_p3 <= 
        i_real_4_reg_5081_pp0_iter5_reg when (or_ln338_fu_4122_p2(0) = '1') else 
        merge_1_1_reg_5344;
    merge_1_6_fu_4158_p3 <= 
        merge_1_5_fu_4140_p3 when (icmp_ln1064_reg_4403_pp0_iter5_reg(0) = '1') else 
        merge_1_1_reg_5344;
    merge_1_out <= merge_1_fu_104(10 - 1 downto 0);

    merge_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, icmp_ln1072_reg_4272_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1072_reg_4272_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            merge_1_out_ap_vld <= ap_const_logic_1;
        else 
            merge_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merge_2_5_fu_4134_p3 <= 
        tmp_other_6_reg_5365 when (or_ln338_fu_4122_p2(0) = '1') else 
        merge_2_1_reg_5351;
    merge_2_6_fu_4152_p3 <= 
        merge_2_5_fu_4134_p3 when (icmp_ln1064_reg_4403_pp0_iter5_reg(0) = '1') else 
        merge_2_1_reg_5351;
    merge_2_out <= merge_2_fu_108(10 - 1 downto 0);

    merge_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, icmp_ln1072_reg_4272_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1072_reg_4272_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            merge_2_out_ap_vld <= ap_const_logic_1;
        else 
            merge_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln299_10_fu_2427_p2 <= (tmp_179_cast_reg_4495 or ap_const_lv12_4);
    or_ln299_11_fu_2629_p2 <= (tmp_179_cast_reg_4495 or ap_const_lv12_5);
    or_ln299_12_fu_2833_p2 <= (tmp_179_cast_reg_4495 or ap_const_lv12_6);
    or_ln299_13_fu_3037_p2 <= (tmp_179_cast_reg_4495 or ap_const_lv12_7);
    or_ln299_14_fu_1940_p2 <= (tmp_189_cast_fu_1933_p3 or ap_const_lv12_1);
    or_ln299_15_fu_2069_p2 <= (tmp_189_cast_reg_4570 or ap_const_lv12_2);
    or_ln299_16_fu_2273_p2 <= (tmp_189_cast_reg_4570 or ap_const_lv12_3);
    or_ln299_17_fu_2477_p2 <= (tmp_189_cast_reg_4570 or ap_const_lv12_4);
    or_ln299_18_fu_2679_p2 <= (tmp_189_cast_reg_4570 or ap_const_lv12_5);
    or_ln299_19_fu_2883_p2 <= (tmp_189_cast_reg_4570 or ap_const_lv12_6);
    or_ln299_1_fu_2009_p2 <= (tmp_177_cast_reg_4480 or ap_const_lv12_2);
    or_ln299_20_fu_3087_p2 <= (tmp_189_cast_reg_4570 or ap_const_lv12_7);
    or_ln299_21_fu_1958_p2 <= (tmp_191_cast_fu_1951_p3 or ap_const_lv12_1);
    or_ln299_22_fu_2079_p2 <= (tmp_191_cast_reg_4585 or ap_const_lv12_2);
    or_ln299_23_fu_2283_p2 <= (tmp_191_cast_reg_4585 or ap_const_lv12_3);
    or_ln299_24_fu_2487_p2 <= (tmp_191_cast_reg_4585 or ap_const_lv12_4);
    or_ln299_25_fu_2689_p2 <= (tmp_191_cast_reg_4585 or ap_const_lv12_5);
    or_ln299_26_fu_2893_p2 <= (tmp_191_cast_reg_4585 or ap_const_lv12_6);
    or_ln299_27_fu_3097_p2 <= (tmp_191_cast_reg_4585 or ap_const_lv12_7);
    or_ln299_2_fu_2213_p2 <= (tmp_177_cast_reg_4480 or ap_const_lv12_3);
    or_ln299_3_fu_2417_p2 <= (tmp_177_cast_reg_4480 or ap_const_lv12_4);
    or_ln299_4_fu_2619_p2 <= (tmp_177_cast_reg_4480 or ap_const_lv12_5);
    or_ln299_5_fu_2823_p2 <= (tmp_177_cast_reg_4480 or ap_const_lv12_6);
    or_ln299_6_fu_3027_p2 <= (tmp_177_cast_reg_4480 or ap_const_lv12_7);
    or_ln299_7_fu_1850_p2 <= (tmp_179_cast_fu_1843_p3 or ap_const_lv12_1);
    or_ln299_8_fu_2019_p2 <= (tmp_179_cast_reg_4495 or ap_const_lv12_2);
    or_ln299_9_fu_2223_p2 <= (tmp_179_cast_reg_4495 or ap_const_lv12_3);
    or_ln299_fu_1832_p2 <= (tmp_177_cast_fu_1825_p3 or ap_const_lv12_1);
    or_ln304_10_fu_2387_p2 <= (tmp_171_cast_reg_4435 or ap_const_lv12_4);
    or_ln304_11_fu_2589_p2 <= (tmp_171_cast_reg_4435 or ap_const_lv12_5);
    or_ln304_12_fu_2793_p2 <= (tmp_171_cast_reg_4435 or ap_const_lv12_6);
    or_ln304_13_fu_2997_p2 <= (tmp_171_cast_reg_4435 or ap_const_lv12_7);
    or_ln304_14_fu_1796_p2 <= (tmp_173_cast_fu_1789_p3 or ap_const_lv12_1);
    or_ln304_15_fu_1989_p2 <= (tmp_173_cast_reg_4450 or ap_const_lv12_2);
    or_ln304_16_fu_2193_p2 <= (tmp_173_cast_reg_4450 or ap_const_lv12_3);
    or_ln304_17_fu_2397_p2 <= (tmp_173_cast_reg_4450 or ap_const_lv12_4);
    or_ln304_18_fu_2599_p2 <= (tmp_173_cast_reg_4450 or ap_const_lv12_5);
    or_ln304_19_fu_2803_p2 <= (tmp_173_cast_reg_4450 or ap_const_lv12_6);
    or_ln304_1_fu_1969_p2 <= (tmp_169_cast_reg_4420 or ap_const_lv12_2);
    or_ln304_20_fu_3007_p2 <= (tmp_173_cast_reg_4450 or ap_const_lv12_7);
    or_ln304_21_fu_1814_p2 <= (tmp_175_cast_fu_1807_p3 or ap_const_lv12_1);
    or_ln304_22_fu_1999_p2 <= (tmp_175_cast_reg_4465 or ap_const_lv12_2);
    or_ln304_23_fu_2203_p2 <= (tmp_175_cast_reg_4465 or ap_const_lv12_3);
    or_ln304_24_fu_2407_p2 <= (tmp_175_cast_reg_4465 or ap_const_lv12_4);
    or_ln304_25_fu_2609_p2 <= (tmp_175_cast_reg_4465 or ap_const_lv12_5);
    or_ln304_26_fu_2813_p2 <= (tmp_175_cast_reg_4465 or ap_const_lv12_6);
    or_ln304_27_fu_3017_p2 <= (tmp_175_cast_reg_4465 or ap_const_lv12_7);
    or_ln304_2_fu_2173_p2 <= (tmp_169_cast_reg_4420 or ap_const_lv12_3);
    or_ln304_3_fu_2377_p2 <= (tmp_169_cast_reg_4420 or ap_const_lv12_4);
    or_ln304_4_fu_2579_p2 <= (tmp_169_cast_reg_4420 or ap_const_lv12_5);
    or_ln304_5_fu_2783_p2 <= (tmp_169_cast_reg_4420 or ap_const_lv12_6);
    or_ln304_6_fu_2987_p2 <= (tmp_169_cast_reg_4420 or ap_const_lv12_7);
    or_ln304_7_fu_1778_p2 <= (tmp_171_cast_fu_1771_p3 or ap_const_lv12_1);
    or_ln304_8_fu_1979_p2 <= (tmp_171_cast_reg_4435 or ap_const_lv12_2);
    or_ln304_9_fu_2183_p2 <= (tmp_171_cast_reg_4435 or ap_const_lv12_3);
    or_ln304_fu_1760_p2 <= (tmp_169_cast_fu_1753_p3 or ap_const_lv12_1);
    or_ln305_10_fu_2447_p2 <= (tmp_183_cast_reg_4525 or ap_const_lv12_4);
    or_ln305_11_fu_2649_p2 <= (tmp_183_cast_reg_4525 or ap_const_lv12_5);
    or_ln305_12_fu_2853_p2 <= (tmp_183_cast_reg_4525 or ap_const_lv12_6);
    or_ln305_13_fu_3057_p2 <= (tmp_183_cast_reg_4525 or ap_const_lv12_7);
    or_ln305_14_fu_1904_p2 <= (tmp_185_cast_fu_1897_p3 or ap_const_lv12_1);
    or_ln305_15_fu_2049_p2 <= (tmp_185_cast_reg_4540 or ap_const_lv12_2);
    or_ln305_16_fu_2253_p2 <= (tmp_185_cast_reg_4540 or ap_const_lv12_3);
    or_ln305_17_fu_2457_p2 <= (tmp_185_cast_reg_4540 or ap_const_lv12_4);
    or_ln305_18_fu_2659_p2 <= (tmp_185_cast_reg_4540 or ap_const_lv12_5);
    or_ln305_19_fu_2863_p2 <= (tmp_185_cast_reg_4540 or ap_const_lv12_6);
    or_ln305_1_fu_2029_p2 <= (tmp_181_cast_reg_4510 or ap_const_lv12_2);
    or_ln305_20_fu_3067_p2 <= (tmp_185_cast_reg_4540 or ap_const_lv12_7);
    or_ln305_21_fu_1922_p2 <= (tmp_187_cast_fu_1915_p3 or ap_const_lv12_1);
    or_ln305_22_fu_2059_p2 <= (tmp_187_cast_reg_4555 or ap_const_lv12_2);
    or_ln305_23_fu_2263_p2 <= (tmp_187_cast_reg_4555 or ap_const_lv12_3);
    or_ln305_24_fu_2467_p2 <= (tmp_187_cast_reg_4555 or ap_const_lv12_4);
    or_ln305_25_fu_2669_p2 <= (tmp_187_cast_reg_4555 or ap_const_lv12_5);
    or_ln305_26_fu_2873_p2 <= (tmp_187_cast_reg_4555 or ap_const_lv12_6);
    or_ln305_27_fu_3077_p2 <= (tmp_187_cast_reg_4555 or ap_const_lv12_7);
    or_ln305_2_fu_2233_p2 <= (tmp_181_cast_reg_4510 or ap_const_lv12_3);
    or_ln305_3_fu_2437_p2 <= (tmp_181_cast_reg_4510 or ap_const_lv12_4);
    or_ln305_4_fu_2639_p2 <= (tmp_181_cast_reg_4510 or ap_const_lv12_5);
    or_ln305_5_fu_2843_p2 <= (tmp_181_cast_reg_4510 or ap_const_lv12_6);
    or_ln305_6_fu_3047_p2 <= (tmp_181_cast_reg_4510 or ap_const_lv12_7);
    or_ln305_7_fu_1886_p2 <= (tmp_183_cast_fu_1879_p3 or ap_const_lv12_1);
    or_ln305_8_fu_2039_p2 <= (tmp_183_cast_reg_4525 or ap_const_lv12_2);
    or_ln305_9_fu_2243_p2 <= (tmp_183_cast_reg_4525 or ap_const_lv12_3);
    or_ln305_fu_1868_p2 <= (tmp_181_cast_fu_1861_p3 or ap_const_lv12_1);
    or_ln307_10_fu_3155_p2 <= (icmp_ln307_21_fu_3149_p2 or icmp_ln307_20_fu_3143_p2);
    or_ln307_11_fu_3173_p2 <= (icmp_ln307_23_fu_3167_p2 or icmp_ln307_22_fu_3161_p2);
    or_ln307_12_fu_3253_p2 <= (icmp_ln307_25_fu_3247_p2 or icmp_ln307_24_fu_3241_p2);
    or_ln307_13_fu_3271_p2 <= (icmp_ln307_27_fu_3265_p2 or icmp_ln307_26_fu_3259_p2);
    or_ln307_14_fu_3344_p2 <= (icmp_ln307_29_fu_3338_p2 or icmp_ln307_28_fu_3332_p2);
    or_ln307_15_fu_3362_p2 <= (icmp_ln307_31_fu_3356_p2 or icmp_ln307_30_fu_3350_p2);
    or_ln307_1_fu_2155_p2 <= (icmp_ln307_3_fu_2149_p2 or icmp_ln307_2_fu_2143_p2);
    or_ln307_2_fu_2341_p2 <= (icmp_ln307_5_fu_2335_p2 or icmp_ln307_4_fu_2329_p2);
    or_ln307_3_fu_2359_p2 <= (icmp_ln307_7_fu_2353_p2 or icmp_ln307_6_fu_2347_p2);
    or_ln307_4_fu_2543_p2 <= (icmp_ln307_9_fu_2537_p2 or icmp_ln307_8_fu_2531_p2);
    or_ln307_5_fu_2561_p2 <= (icmp_ln307_11_fu_2555_p2 or icmp_ln307_10_fu_2549_p2);
    or_ln307_6_fu_2747_p2 <= (icmp_ln307_13_fu_2741_p2 or icmp_ln307_12_fu_2735_p2);
    or_ln307_7_fu_2765_p2 <= (icmp_ln307_15_fu_2759_p2 or icmp_ln307_14_fu_2753_p2);
    or_ln307_8_fu_2951_p2 <= (icmp_ln307_17_fu_2945_p2 or icmp_ln307_16_fu_2939_p2);
    or_ln307_9_fu_2969_p2 <= (icmp_ln307_19_fu_2963_p2 or icmp_ln307_18_fu_2957_p2);
    or_ln307_fu_2137_p2 <= (icmp_ln307_fu_2125_p2 or icmp_ln307_1_fu_2131_p2);
    or_ln311_1_fu_3471_p2 <= (icmp_ln311_3_fu_3465_p2 or icmp_ln311_2_fu_3459_p2);
    or_ln311_2_fu_3526_p2 <= (icmp_ln311_5_fu_3520_p2 or icmp_ln311_4_fu_3514_p2);
    or_ln311_3_fu_3581_p2 <= (icmp_ln311_7_fu_3575_p2 or icmp_ln311_6_fu_3569_p2);
    or_ln311_4_fu_3636_p2 <= (icmp_ln311_9_fu_3630_p2 or icmp_ln311_8_fu_3624_p2);
    or_ln311_5_fu_3684_p2 <= (icmp_ln311_11_fu_3678_p2 or icmp_ln311_10_fu_3672_p2);
    or_ln311_6_fu_3746_p2 <= (icmp_ln311_13_fu_3740_p2 or icmp_ln311_12_fu_3734_p2);
    or_ln311_7_fu_3794_p2 <= (icmp_ln311_15_fu_3788_p2 or icmp_ln311_14_fu_3782_p2);
    or_ln311_fu_3416_p2 <= (icmp_ln311_fu_3404_p2 or icmp_ln311_1_fu_3410_p2);
    or_ln317_fu_3842_p2 <= (icmp_ln317_fu_3830_p2 or icmp_ln317_1_fu_3836_p2);
    or_ln325_1_fu_3953_p2 <= (icmp_ln325_2_fu_3947_p2 or icmp_ln325_1_fu_3941_p2);
    or_ln325_2_fu_3971_p2 <= (icmp_ln325_4_fu_3965_p2 or icmp_ln325_3_fu_3959_p2);
    or_ln325_fu_3989_p2 <= (icmp_ln325_fu_3901_p2 or and_ln325_1_fu_3983_p2);
    or_ln338_1_fu_4086_p2 <= (icmp_ln338_fu_4074_p2 or icmp_ln338_1_fu_4080_p2);
    or_ln338_2_fu_4104_p2 <= (icmp_ln338_3_fu_4098_p2 or icmp_ln338_2_fu_4092_p2);
    or_ln338_fu_4122_p2 <= (tmp_123_fu_4033_p3 or and_ln338_1_fu_4116_p2);
    ov_10_fu_3435_p3 <= 
        grp_fu_1008_p2 when (and_ln307_5_reg_4818(0) = '1') else 
        grp_fu_1008_p2;
    ov_11_fu_3538_p3 <= 
        ap_const_lv32_0 when (and_ln311_2_fu_3532_p2(0) = '1') else 
        ov_10_reg_5165;
    ov_14_fu_3490_p3 <= 
        grp_fu_1025_p_dout0 when (and_ln307_7_reg_4893(0) = '1') else 
        grp_fu_1025_p_dout0;
    ov_15_fu_3593_p3 <= 
        ap_const_lv32_0 when (and_ln311_3_fu_3587_p2(0) = '1') else 
        ov_14_reg_5197;
    ov_18_fu_3545_p3 <= 
        grp_fu_1024_p2 when (and_ln307_9_reg_4958(0) = '1') else 
        grp_fu_1024_p2;
    ov_19_fu_3648_p3 <= 
        ap_const_lv32_0 when (and_ln311_4_fu_3642_p2(0) = '1') else 
        ov_18_reg_5229;
    ov_22_fu_3600_p3 <= 
        grp_fu_1024_p2 when (and_ln307_11_reg_5048(0) = '1') else 
        grp_fu_1024_p2;
    ov_23_fu_3696_p3 <= 
        ap_const_lv32_0 when (and_ln311_5_fu_3690_p2(0) = '1') else 
        ov_22_reg_5252;
    ov_26_fu_3703_p3 <= 
        grp_fu_1024_p2 when (and_ln307_13_reg_5101(0) = '1') else 
        grp_fu_1024_p2;
    ov_27_fu_3758_p3 <= 
        ap_const_lv32_0 when (and_ln311_6_fu_3752_p2(0) = '1') else 
        ov_26_reg_5274;
    ov_2_fu_3289_p3 <= 
        grp_fu_1025_p_dout0 when (and_ln307_1_reg_4660(0) = '1') else 
        grp_fu_1025_p_dout0;
    ov_30_fu_3710_p3 <= 
        reg_1338 when (and_ln307_15_reg_5133(0) = '1') else 
        grp_fu_1029_p2;
    ov_31_fu_3806_p3 <= 
        ap_const_lv32_0 when (and_ln311_7_fu_3800_p2(0) = '1') else 
        ov_30_reg_5286;
    ov_32_fu_3428_p3 <= 
        ap_const_lv32_0 when (and_ln311_fu_3422_p2(0) = '1') else 
        ov_2_reg_5116;
    ov_6_fu_3380_p3 <= 
        grp_fu_1025_p_dout0 when (and_ln307_3_reg_4725(0) = '1') else 
        grp_fu_1025_p_dout0;
    ov_7_fu_3483_p3 <= 
        ap_const_lv32_0 when (and_ln311_1_fu_3477_p2(0) = '1') else 
        ov_6_reg_5138;

    regions_center_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln299_16_fu_1689_p1, ap_block_pp0_stage2, zext_ln299_17_fu_1946_p1, ap_block_pp0_stage3, zext_ln299_18_fu_2074_p1, ap_block_pp0_stage4, zext_ln299_19_fu_2278_p1, ap_block_pp0_stage5, zext_ln299_20_fu_2482_p1, ap_block_pp0_stage6, zext_ln299_21_fu_2684_p1, ap_block_pp0_stage7, zext_ln299_22_fu_2888_p1, ap_block_pp0_stage0, zext_ln299_23_fu_3092_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_0_address0 <= zext_ln299_23_fu_3092_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_0_address0 <= zext_ln299_22_fu_2888_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_0_address0 <= zext_ln299_21_fu_2684_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_0_address0 <= zext_ln299_20_fu_2482_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_0_address0 <= zext_ln299_19_fu_2278_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_0_address0 <= zext_ln299_18_fu_2074_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_0_address0 <= zext_ln299_17_fu_1946_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_0_address0 <= zext_ln299_16_fu_1689_p1(12 - 1 downto 0);
        else 
            regions_center_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln299_fu_1543_p1, ap_block_pp0_stage2, zext_ln299_1_fu_1838_p1, ap_block_pp0_stage3, zext_ln299_2_fu_2014_p1, ap_block_pp0_stage4, zext_ln299_3_fu_2218_p1, ap_block_pp0_stage5, zext_ln299_4_fu_2422_p1, ap_block_pp0_stage6, zext_ln299_5_fu_2624_p1, ap_block_pp0_stage7, zext_ln299_6_fu_2828_p1, ap_block_pp0_stage0, zext_ln299_7_fu_3032_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_0_address1 <= zext_ln299_7_fu_3032_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_0_address1 <= zext_ln299_6_fu_2828_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_0_address1 <= zext_ln299_5_fu_2624_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_0_address1 <= zext_ln299_4_fu_2422_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_0_address1 <= zext_ln299_3_fu_2218_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_0_address1 <= zext_ln299_2_fu_2014_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_0_address1 <= zext_ln299_1_fu_1838_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_0_address1 <= zext_ln299_fu_1543_p1(12 - 1 downto 0);
        else 
            regions_center_0_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_0_ce0 <= ap_const_logic_1;
        else 
            regions_center_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_center_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_0_ce1 <= ap_const_logic_1;
        else 
            regions_center_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_center_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln299_24_fu_1711_p1, ap_block_pp0_stage2, zext_ln299_25_fu_1964_p1, ap_block_pp0_stage3, zext_ln299_26_fu_2084_p1, ap_block_pp0_stage4, zext_ln299_27_fu_2288_p1, ap_block_pp0_stage5, zext_ln299_28_fu_2492_p1, ap_block_pp0_stage6, zext_ln299_29_fu_2694_p1, ap_block_pp0_stage7, zext_ln299_30_fu_2898_p1, ap_block_pp0_stage0, zext_ln299_31_fu_3102_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_1_address0 <= zext_ln299_31_fu_3102_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_1_address0 <= zext_ln299_30_fu_2898_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_1_address0 <= zext_ln299_29_fu_2694_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_1_address0 <= zext_ln299_28_fu_2492_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_1_address0 <= zext_ln299_27_fu_2288_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_1_address0 <= zext_ln299_26_fu_2084_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_1_address0 <= zext_ln299_25_fu_1964_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_1_address0 <= zext_ln299_24_fu_1711_p1(12 - 1 downto 0);
        else 
            regions_center_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln299_8_fu_1565_p1, ap_block_pp0_stage2, zext_ln299_9_fu_1856_p1, ap_block_pp0_stage3, zext_ln299_10_fu_2024_p1, ap_block_pp0_stage4, zext_ln299_11_fu_2228_p1, ap_block_pp0_stage5, zext_ln299_12_fu_2432_p1, ap_block_pp0_stage6, zext_ln299_13_fu_2634_p1, ap_block_pp0_stage7, zext_ln299_14_fu_2838_p1, ap_block_pp0_stage0, zext_ln299_15_fu_3042_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_1_address1 <= zext_ln299_15_fu_3042_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_1_address1 <= zext_ln299_14_fu_2838_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_1_address1 <= zext_ln299_13_fu_2634_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_1_address1 <= zext_ln299_12_fu_2432_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_1_address1 <= zext_ln299_11_fu_2228_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_1_address1 <= zext_ln299_10_fu_2024_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_1_address1 <= zext_ln299_9_fu_1856_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_1_address1 <= zext_ln299_8_fu_1565_p1(12 - 1 downto 0);
        else 
            regions_center_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_1_ce0 <= ap_const_logic_1;
        else 
            regions_center_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_center_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_1_ce1 <= ap_const_logic_1;
        else 
            regions_center_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln305_17_fu_1645_p1, ap_block_pp0_stage2, zext_ln305_18_fu_1910_p1, ap_block_pp0_stage3, zext_ln305_19_fu_2054_p1, ap_block_pp0_stage4, zext_ln305_20_fu_2258_p1, ap_block_pp0_stage5, zext_ln305_21_fu_2462_p1, ap_block_pp0_stage6, zext_ln305_22_fu_2664_p1, ap_block_pp0_stage7, zext_ln305_23_fu_2868_p1, ap_block_pp0_stage0, zext_ln305_24_fu_3072_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_0_address0 <= zext_ln305_24_fu_3072_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_0_address0 <= zext_ln305_23_fu_2868_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_0_address0 <= zext_ln305_22_fu_2664_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_0_address0 <= zext_ln305_21_fu_2462_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_0_address0 <= zext_ln305_20_fu_2258_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_0_address0 <= zext_ln305_19_fu_2054_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_0_address0 <= zext_ln305_18_fu_1910_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_0_address0 <= zext_ln305_17_fu_1645_p1(12 - 1 downto 0);
        else 
            regions_max_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln304_17_fu_1499_p1, ap_block_pp0_stage2, zext_ln304_18_fu_1802_p1, ap_block_pp0_stage3, zext_ln304_19_fu_1994_p1, ap_block_pp0_stage4, zext_ln304_20_fu_2198_p1, ap_block_pp0_stage5, zext_ln304_21_fu_2402_p1, ap_block_pp0_stage6, zext_ln304_22_fu_2604_p1, ap_block_pp0_stage7, zext_ln304_23_fu_2808_p1, ap_block_pp0_stage0, zext_ln304_24_fu_3012_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_0_address1 <= zext_ln304_24_fu_3012_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_0_address1 <= zext_ln304_23_fu_2808_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_0_address1 <= zext_ln304_22_fu_2604_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_0_address1 <= zext_ln304_21_fu_2402_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_0_address1 <= zext_ln304_20_fu_2198_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_0_address1 <= zext_ln304_19_fu_1994_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_0_address1 <= zext_ln304_18_fu_1802_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_0_address1 <= zext_ln304_17_fu_1499_p1(12 - 1 downto 0);
        else 
            regions_max_0_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_0_ce0 <= ap_const_logic_1;
        else 
            regions_max_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_0_ce1 <= ap_const_logic_1;
        else 
            regions_max_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln305_25_fu_1667_p1, ap_block_pp0_stage2, zext_ln305_26_fu_1928_p1, ap_block_pp0_stage3, zext_ln305_27_fu_2064_p1, ap_block_pp0_stage4, zext_ln305_28_fu_2268_p1, ap_block_pp0_stage5, zext_ln305_29_fu_2472_p1, ap_block_pp0_stage6, zext_ln305_30_fu_2674_p1, ap_block_pp0_stage7, zext_ln305_31_fu_2878_p1, ap_block_pp0_stage0, zext_ln305_32_fu_3082_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_1_address0 <= zext_ln305_32_fu_3082_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_1_address0 <= zext_ln305_31_fu_2878_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_1_address0 <= zext_ln305_30_fu_2674_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_1_address0 <= zext_ln305_29_fu_2472_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_1_address0 <= zext_ln305_28_fu_2268_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_1_address0 <= zext_ln305_27_fu_2064_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_1_address0 <= zext_ln305_26_fu_1928_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_1_address0 <= zext_ln305_25_fu_1667_p1(12 - 1 downto 0);
        else 
            regions_max_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln304_25_fu_1521_p1, ap_block_pp0_stage2, zext_ln304_26_fu_1820_p1, ap_block_pp0_stage3, zext_ln304_27_fu_2004_p1, ap_block_pp0_stage4, zext_ln304_28_fu_2208_p1, ap_block_pp0_stage5, zext_ln304_29_fu_2412_p1, ap_block_pp0_stage6, zext_ln304_30_fu_2614_p1, ap_block_pp0_stage7, zext_ln304_31_fu_2818_p1, ap_block_pp0_stage0, zext_ln304_32_fu_3022_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_1_address1 <= zext_ln304_32_fu_3022_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_1_address1 <= zext_ln304_31_fu_2818_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_1_address1 <= zext_ln304_30_fu_2614_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_1_address1 <= zext_ln304_29_fu_2412_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_1_address1 <= zext_ln304_28_fu_2208_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_1_address1 <= zext_ln304_27_fu_2004_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_1_address1 <= zext_ln304_26_fu_1820_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_1_address1 <= zext_ln304_25_fu_1521_p1(12 - 1 downto 0);
        else 
            regions_max_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_1_ce0 <= ap_const_logic_1;
        else 
            regions_max_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_1_ce1 <= ap_const_logic_1;
        else 
            regions_max_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln305_1_fu_1601_p1, ap_block_pp0_stage2, zext_ln305_2_fu_1874_p1, ap_block_pp0_stage3, zext_ln305_3_fu_2034_p1, ap_block_pp0_stage4, zext_ln305_4_fu_2238_p1, ap_block_pp0_stage5, zext_ln305_5_fu_2442_p1, ap_block_pp0_stage6, zext_ln305_6_fu_2644_p1, ap_block_pp0_stage7, zext_ln305_7_fu_2848_p1, ap_block_pp0_stage0, zext_ln305_8_fu_3052_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_0_address0 <= zext_ln305_8_fu_3052_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_0_address0 <= zext_ln305_7_fu_2848_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_0_address0 <= zext_ln305_6_fu_2644_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_0_address0 <= zext_ln305_5_fu_2442_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_0_address0 <= zext_ln305_4_fu_2238_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_0_address0 <= zext_ln305_3_fu_2034_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_0_address0 <= zext_ln305_2_fu_1874_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_0_address0 <= zext_ln305_1_fu_1601_p1(12 - 1 downto 0);
        else 
            regions_min_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, zext_ln304_1_fu_1455_p1, ap_block_pp0_stage1, zext_ln304_2_fu_1766_p1, ap_block_pp0_stage2, zext_ln304_3_fu_1974_p1, ap_block_pp0_stage3, zext_ln304_4_fu_2178_p1, ap_block_pp0_stage4, zext_ln304_5_fu_2382_p1, ap_block_pp0_stage5, zext_ln304_6_fu_2584_p1, ap_block_pp0_stage6, zext_ln304_7_fu_2788_p1, ap_block_pp0_stage7, zext_ln304_8_fu_2992_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_0_address1 <= zext_ln304_8_fu_2992_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_0_address1 <= zext_ln304_7_fu_2788_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_0_address1 <= zext_ln304_6_fu_2584_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_0_address1 <= zext_ln304_5_fu_2382_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_0_address1 <= zext_ln304_4_fu_2178_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_0_address1 <= zext_ln304_3_fu_1974_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_0_address1 <= zext_ln304_2_fu_1766_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_0_address1 <= zext_ln304_1_fu_1455_p1(12 - 1 downto 0);
        else 
            regions_min_0_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_0_ce0 <= ap_const_logic_1;
        else 
            regions_min_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_0_ce1 <= ap_const_logic_1;
        else 
            regions_min_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln305_9_fu_1623_p1, ap_block_pp0_stage2, zext_ln305_10_fu_1892_p1, ap_block_pp0_stage3, zext_ln305_11_fu_2044_p1, ap_block_pp0_stage4, zext_ln305_12_fu_2248_p1, ap_block_pp0_stage5, zext_ln305_13_fu_2452_p1, ap_block_pp0_stage6, zext_ln305_14_fu_2654_p1, ap_block_pp0_stage7, zext_ln305_15_fu_2858_p1, ap_block_pp0_stage0, zext_ln305_16_fu_3062_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_1_address0 <= zext_ln305_16_fu_3062_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_1_address0 <= zext_ln305_15_fu_2858_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_1_address0 <= zext_ln305_14_fu_2654_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_1_address0 <= zext_ln305_13_fu_2452_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_1_address0 <= zext_ln305_12_fu_2248_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_1_address0 <= zext_ln305_11_fu_2044_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_1_address0 <= zext_ln305_10_fu_1892_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_1_address0 <= zext_ln305_9_fu_1623_p1(12 - 1 downto 0);
        else 
            regions_min_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln304_9_fu_1477_p1, ap_block_pp0_stage2, zext_ln304_10_fu_1784_p1, ap_block_pp0_stage3, zext_ln304_11_fu_1984_p1, ap_block_pp0_stage4, zext_ln304_12_fu_2188_p1, ap_block_pp0_stage5, zext_ln304_13_fu_2392_p1, ap_block_pp0_stage6, zext_ln304_14_fu_2594_p1, ap_block_pp0_stage7, zext_ln304_15_fu_2798_p1, ap_block_pp0_stage0, zext_ln304_16_fu_3002_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_1_address1 <= zext_ln304_16_fu_3002_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_1_address1 <= zext_ln304_15_fu_2798_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_1_address1 <= zext_ln304_14_fu_2594_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_1_address1 <= zext_ln304_13_fu_2392_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_1_address1 <= zext_ln304_12_fu_2188_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_1_address1 <= zext_ln304_11_fu_1984_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_1_address1 <= zext_ln304_10_fu_1784_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_1_address1 <= zext_ln304_9_fu_1477_p1(12 - 1 downto 0);
        else 
            regions_min_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_1_ce0 <= ap_const_logic_1;
        else 
            regions_min_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_1_ce1 <= ap_const_logic_1;
        else 
            regions_min_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sc_2_fu_3867_p3 <= 
        overlap_7_reg_5308_pp0_iter4_reg when (and_ln317_fu_3848_p2(0) = '1') else 
        sc_fu_3863_p1;
    sc_fu_3863_p1 <= xor_ln321_fu_3857_p2;
    score_2_fu_4128_p3 <= 
        tmp_score_4_reg_5370 when (or_ln338_fu_4122_p2(0) = '1') else 
        score_load_reg_5357;
    score_3_fu_4146_p3 <= 
        score_2_fu_4128_p3 when (icmp_ln1064_reg_4403_pp0_iter5_reg(0) = '1') else 
        score_load_reg_5357;
    tmp_101_fu_3720_p4 <= bitcast_ln311_6_fu_3717_p1(30 downto 23);
    tmp_103_fu_3300_p4 <= bitcast_ln307_14_fu_3296_p1(30 downto 23);
    tmp_104_fu_3318_p4 <= bitcast_ln307_15_fu_3314_p1(30 downto 23);
    tmp_106_fu_3768_p4 <= bitcast_ln311_7_fu_3765_p1(30 downto 23);
    tmp_108_fu_3816_p4 <= bitcast_ln317_fu_3813_p1(30 downto 23);
    tmp_110_fu_3910_p4 <= bitcast_ln325_fu_3907_p1(30 downto 23);
    tmp_111_fu_3927_p4 <= bitcast_ln325_1_fu_3924_p1(30 downto 23);
    tmp_113_fu_4043_p4 <= bitcast_ln338_fu_4040_p1(30 downto 23);
    tmp_114_fu_4060_p4 <= bitcast_ln338_1_fu_4057_p1(30 downto 23);
    tmp_116_fu_1557_p3 <= (add_ln299_1_fu_1548_p2 & ap_const_lv3_0);
    tmp_117_fu_1593_p3 <= (add_ln305_fu_1584_p2 & ap_const_lv3_0);
    tmp_118_fu_1615_p3 <= (add_ln305_1_fu_1606_p2 & ap_const_lv3_0);
    tmp_119_fu_1637_p3 <= (add_ln305_2_fu_1628_p2 & ap_const_lv3_0);
    tmp_120_fu_1659_p3 <= (add_ln305_3_fu_1650_p2 & ap_const_lv3_0);
    tmp_121_fu_1681_p3 <= (add_ln299_2_fu_1672_p2 & ap_const_lv3_0);
    tmp_122_fu_1703_p3 <= (add_ln299_3_fu_1694_p2 & ap_const_lv3_0);
    tmp_123_fu_4033_p3 <= merge_1_1_reg_5344(31 downto 31);
    tmp_169_cast_fu_1753_p3 <= (trunc_ln304_reg_4283 & ap_const_lv3_0);
    tmp_171_cast_fu_1771_p3 <= (trunc_ln304_1_reg_4293 & ap_const_lv3_0);
    tmp_173_cast_fu_1789_p3 <= (trunc_ln304_2_reg_4303 & ap_const_lv3_0);
    tmp_175_cast_fu_1807_p3 <= (trunc_ln304_3_reg_4313 & ap_const_lv3_0);
    tmp_177_cast_fu_1825_p3 <= (trunc_ln299_reg_4323 & ap_const_lv3_0);
    tmp_179_cast_fu_1843_p3 <= (trunc_ln299_1_reg_4333 & ap_const_lv3_0);
    tmp_17_fu_2093_p4 <= bitcast_ln307_fu_2089_p1(30 downto 23);
    tmp_181_cast_fu_1861_p3 <= (trunc_ln305_reg_4343 & ap_const_lv3_0);
    tmp_183_cast_fu_1879_p3 <= (trunc_ln305_1_reg_4353 & ap_const_lv3_0);
    tmp_185_cast_fu_1897_p3 <= (trunc_ln305_2_reg_4363 & ap_const_lv3_0);
    tmp_187_cast_fu_1915_p3 <= (trunc_ln305_3_reg_4373 & ap_const_lv3_0);
    tmp_189_cast_fu_1933_p3 <= (trunc_ln299_2_reg_4383 & ap_const_lv3_0);
    tmp_18_fu_2111_p4 <= bitcast_ln307_1_fu_2107_p1(30 downto 23);
    tmp_191_cast_fu_1951_p3 <= (trunc_ln299_3_reg_4393 & ap_const_lv3_0);
    tmp_20_fu_3390_p4 <= bitcast_ln311_fu_3387_p1(30 downto 23);
    tmp_22_fu_2297_p4 <= bitcast_ln307_2_fu_2293_p1(30 downto 23);
    tmp_23_fu_2315_p4 <= bitcast_ln307_3_fu_2311_p1(30 downto 23);
    tmp_71_fu_1469_p3 <= (add_ln304_1_fu_1460_p2 & ap_const_lv3_0);
    tmp_72_fu_1491_p3 <= (add_ln304_2_fu_1482_p2 & ap_const_lv3_0);
    tmp_73_fu_1513_p3 <= (add_ln304_3_fu_1504_p2 & ap_const_lv3_0);
    tmp_74_fu_1535_p3 <= (add_ln299_fu_1526_p2 & ap_const_lv3_0);
    tmp_76_fu_3445_p4 <= bitcast_ln311_1_fu_3442_p1(30 downto 23);
    tmp_78_fu_2500_p4 <= bitcast_ln307_4_fu_2497_p1(30 downto 23);
    tmp_79_fu_2517_p4 <= bitcast_ln307_5_fu_2514_p1(30 downto 23);
    tmp_81_fu_3500_p4 <= bitcast_ln311_2_fu_3497_p1(30 downto 23);
    tmp_83_fu_2703_p4 <= bitcast_ln307_6_fu_2699_p1(30 downto 23);
    tmp_84_fu_2721_p4 <= bitcast_ln307_7_fu_2717_p1(30 downto 23);
    tmp_86_fu_3555_p4 <= bitcast_ln311_3_fu_3552_p1(30 downto 23);
    tmp_88_fu_2907_p4 <= bitcast_ln307_8_fu_2903_p1(30 downto 23);
    tmp_89_fu_2925_p4 <= bitcast_ln307_9_fu_2921_p1(30 downto 23);
    tmp_91_fu_3610_p4 <= bitcast_ln311_4_fu_3607_p1(30 downto 23);
    tmp_93_fu_3111_p4 <= bitcast_ln307_10_fu_3107_p1(30 downto 23);
    tmp_94_fu_3129_p4 <= bitcast_ln307_11_fu_3125_p1(30 downto 23);
    tmp_96_fu_3658_p4 <= bitcast_ln311_5_fu_3655_p1(30 downto 23);
    tmp_98_fu_3210_p4 <= bitcast_ln307_12_fu_3207_p1(30 downto 23);
    tmp_99_fu_3227_p4 <= bitcast_ln307_13_fu_3224_p1(30 downto 23);
    tmp_fu_1447_p3 <= (add_ln304_fu_1438_p2 & ap_const_lv3_0);
    tmp_other_5_fu_4009_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln1064_reg_4403_pp0_iter5_reg(0) = '1') else 
        tmp_other_6_fu_3995_p3;
    tmp_other_6_fu_3995_p3 <= 
        i_real_3_reg_4264_pp0_iter5_reg when (or_ln325_fu_3989_p2(0) = '1') else 
        tmp_other_fu_128;
    tmp_score_3_fu_4016_p3 <= 
        ap_const_lv32_0 when (icmp_ln1064_reg_4403_pp0_iter5_reg(0) = '1') else 
        tmp_score_4_fu_4002_p3;
    tmp_score_4_fu_4002_p3 <= 
        sc_2_reg_5330 when (or_ln325_fu_3989_p2(0) = '1') else 
        tmp_score_load_reg_5337;
    trunc_ln260_1_fu_1747_p1 <= i_real_3_reg_4264(1 - 1 downto 0);
    trunc_ln260_fu_1420_p1 <= k_real_1_fu_120(1 - 1 downto 0);
    trunc_ln299_1_fu_1553_p1 <= add_ln299_1_fu_1548_p2(9 - 1 downto 0);
    trunc_ln299_2_fu_1677_p1 <= add_ln299_2_fu_1672_p2(9 - 1 downto 0);
    trunc_ln299_3_fu_1699_p1 <= add_ln299_3_fu_1694_p2(9 - 1 downto 0);
    trunc_ln299_fu_1531_p1 <= add_ln299_fu_1526_p2(9 - 1 downto 0);
    trunc_ln304_1_fu_1465_p1 <= add_ln304_1_fu_1460_p2(9 - 1 downto 0);
    trunc_ln304_2_fu_1487_p1 <= add_ln304_2_fu_1482_p2(9 - 1 downto 0);
    trunc_ln304_3_fu_1509_p1 <= add_ln304_3_fu_1504_p2(9 - 1 downto 0);
    trunc_ln304_fu_1443_p1 <= add_ln304_fu_1438_p2(9 - 1 downto 0);
    trunc_ln305_1_fu_1611_p1 <= add_ln305_1_fu_1606_p2(9 - 1 downto 0);
    trunc_ln305_2_fu_1633_p1 <= add_ln305_2_fu_1628_p2(9 - 1 downto 0);
    trunc_ln305_3_fu_1655_p1 <= add_ln305_3_fu_1650_p2(9 - 1 downto 0);
    trunc_ln305_fu_1589_p1 <= add_ln305_fu_1584_p2(9 - 1 downto 0);
    trunc_ln307_10_fu_3121_p1 <= bitcast_ln307_10_fu_3107_p1(23 - 1 downto 0);
    trunc_ln307_11_fu_3139_p1 <= bitcast_ln307_11_fu_3125_p1(23 - 1 downto 0);
    trunc_ln307_12_fu_3220_p1 <= bitcast_ln307_12_fu_3207_p1(23 - 1 downto 0);
    trunc_ln307_13_fu_3237_p1 <= bitcast_ln307_13_fu_3224_p1(23 - 1 downto 0);
    trunc_ln307_14_fu_3310_p1 <= bitcast_ln307_14_fu_3296_p1(23 - 1 downto 0);
    trunc_ln307_15_fu_3328_p1 <= bitcast_ln307_15_fu_3314_p1(23 - 1 downto 0);
    trunc_ln307_1_fu_2121_p1 <= bitcast_ln307_1_fu_2107_p1(23 - 1 downto 0);
    trunc_ln307_2_fu_2307_p1 <= bitcast_ln307_2_fu_2293_p1(23 - 1 downto 0);
    trunc_ln307_3_fu_2325_p1 <= bitcast_ln307_3_fu_2311_p1(23 - 1 downto 0);
    trunc_ln307_4_fu_2510_p1 <= bitcast_ln307_4_fu_2497_p1(23 - 1 downto 0);
    trunc_ln307_5_fu_2527_p1 <= bitcast_ln307_5_fu_2514_p1(23 - 1 downto 0);
    trunc_ln307_6_fu_2713_p1 <= bitcast_ln307_6_fu_2699_p1(23 - 1 downto 0);
    trunc_ln307_7_fu_2731_p1 <= bitcast_ln307_7_fu_2717_p1(23 - 1 downto 0);
    trunc_ln307_8_fu_2917_p1 <= bitcast_ln307_8_fu_2903_p1(23 - 1 downto 0);
    trunc_ln307_9_fu_2935_p1 <= bitcast_ln307_9_fu_2921_p1(23 - 1 downto 0);
    trunc_ln307_fu_2103_p1 <= bitcast_ln307_fu_2089_p1(23 - 1 downto 0);
    trunc_ln311_1_fu_3455_p1 <= bitcast_ln311_1_fu_3442_p1(23 - 1 downto 0);
    trunc_ln311_2_fu_3510_p1 <= bitcast_ln311_2_fu_3497_p1(23 - 1 downto 0);
    trunc_ln311_3_fu_3565_p1 <= bitcast_ln311_3_fu_3552_p1(23 - 1 downto 0);
    trunc_ln311_4_fu_3620_p1 <= bitcast_ln311_4_fu_3607_p1(23 - 1 downto 0);
    trunc_ln311_5_fu_3668_p1 <= bitcast_ln311_5_fu_3655_p1(23 - 1 downto 0);
    trunc_ln311_6_fu_3730_p1 <= bitcast_ln311_6_fu_3717_p1(23 - 1 downto 0);
    trunc_ln311_7_fu_3778_p1 <= bitcast_ln311_7_fu_3765_p1(23 - 1 downto 0);
    trunc_ln311_fu_3400_p1 <= bitcast_ln311_fu_3387_p1(23 - 1 downto 0);
    trunc_ln317_fu_3826_p1 <= bitcast_ln317_fu_3813_p1(23 - 1 downto 0);
    trunc_ln325_1_fu_3937_p1 <= bitcast_ln325_1_fu_3924_p1(23 - 1 downto 0);
    trunc_ln325_fu_3920_p1 <= bitcast_ln325_fu_3907_p1(23 - 1 downto 0);
    trunc_ln338_1_fu_4070_p1 <= bitcast_ln338_1_fu_4057_p1(23 - 1 downto 0);
    trunc_ln338_fu_4053_p1 <= bitcast_ln338_fu_4040_p1(23 - 1 downto 0);
    xor_ln321_fu_3857_p2 <= (bitcast_ln321_fu_3853_p1 xor ap_const_lv32_80000000);
    zext_ln252_1_cast_fu_1353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln252_1),10));
    zext_ln252_2_cast_fu_1357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln252_2),10));
    zext_ln252_3_cast_fu_1361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln252_3),10));
    zext_ln252_4_cast_fu_1365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln252_4),10));
    zext_ln252_5_cast_fu_1369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln252_5),10));
    zext_ln252_cast_fu_1349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln252),10));
    zext_ln299_10_fu_2024_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_8_fu_2019_p2),64));
    zext_ln299_11_fu_2228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_9_fu_2223_p2),64));
    zext_ln299_12_fu_2432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_10_fu_2427_p2),64));
    zext_ln299_13_fu_2634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_11_fu_2629_p2),64));
    zext_ln299_14_fu_2838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_12_fu_2833_p2),64));
    zext_ln299_15_fu_3042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_13_fu_3037_p2),64));
    zext_ln299_16_fu_1689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_121_fu_1681_p3),64));
    zext_ln299_17_fu_1946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_14_fu_1940_p2),64));
    zext_ln299_18_fu_2074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_15_fu_2069_p2),64));
    zext_ln299_19_fu_2278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_16_fu_2273_p2),64));
    zext_ln299_1_fu_1838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_fu_1832_p2),64));
    zext_ln299_20_fu_2482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_17_fu_2477_p2),64));
    zext_ln299_21_fu_2684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_18_fu_2679_p2),64));
    zext_ln299_22_fu_2888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_19_fu_2883_p2),64));
    zext_ln299_23_fu_3092_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_20_fu_3087_p2),64));
    zext_ln299_24_fu_1711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_122_fu_1703_p3),64));
    zext_ln299_25_fu_1964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_21_fu_1958_p2),64));
    zext_ln299_26_fu_2084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_22_fu_2079_p2),64));
    zext_ln299_27_fu_2288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_23_fu_2283_p2),64));
    zext_ln299_28_fu_2492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_24_fu_2487_p2),64));
    zext_ln299_29_fu_2694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_25_fu_2689_p2),64));
    zext_ln299_2_fu_2014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_1_fu_2009_p2),64));
    zext_ln299_30_fu_2898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_26_fu_2893_p2),64));
    zext_ln299_31_fu_3102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_27_fu_3097_p2),64));
    zext_ln299_3_fu_2218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_2_fu_2213_p2),64));
    zext_ln299_4_fu_2422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_3_fu_2417_p2),64));
    zext_ln299_5_fu_2624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_4_fu_2619_p2),64));
    zext_ln299_6_fu_2828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_5_fu_2823_p2),64));
    zext_ln299_7_fu_3032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_6_fu_3027_p2),64));
    zext_ln299_8_fu_1565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_116_fu_1557_p3),64));
    zext_ln299_9_fu_1856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln299_7_fu_1850_p2),64));
    zext_ln299_fu_1543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_74_fu_1535_p3),64));
    zext_ln304_10_fu_1784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_7_fu_1778_p2),64));
    zext_ln304_11_fu_1984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_8_fu_1979_p2),64));
    zext_ln304_12_fu_2188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_9_fu_2183_p2),64));
    zext_ln304_13_fu_2392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_10_fu_2387_p2),64));
    zext_ln304_14_fu_2594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_11_fu_2589_p2),64));
    zext_ln304_15_fu_2798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_12_fu_2793_p2),64));
    zext_ln304_16_fu_3002_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_13_fu_2997_p2),64));
    zext_ln304_17_fu_1499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_72_fu_1491_p3),64));
    zext_ln304_18_fu_1802_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_14_fu_1796_p2),64));
    zext_ln304_19_fu_1994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_15_fu_1989_p2),64));
    zext_ln304_1_fu_1455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1447_p3),64));
    zext_ln304_20_fu_2198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_16_fu_2193_p2),64));
    zext_ln304_21_fu_2402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_17_fu_2397_p2),64));
    zext_ln304_22_fu_2604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_18_fu_2599_p2),64));
    zext_ln304_23_fu_2808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_19_fu_2803_p2),64));
    zext_ln304_24_fu_3012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_20_fu_3007_p2),64));
    zext_ln304_25_fu_1521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_73_fu_1513_p3),64));
    zext_ln304_26_fu_1820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_21_fu_1814_p2),64));
    zext_ln304_27_fu_2004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_22_fu_1999_p2),64));
    zext_ln304_28_fu_2208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_23_fu_2203_p2),64));
    zext_ln304_29_fu_2412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_24_fu_2407_p2),64));
    zext_ln304_2_fu_1766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_fu_1760_p2),64));
    zext_ln304_30_fu_2614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_25_fu_2609_p2),64));
    zext_ln304_31_fu_2818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_26_fu_2813_p2),64));
    zext_ln304_32_fu_3022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_27_fu_3017_p2),64));
    zext_ln304_3_fu_1974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_1_fu_1969_p2),64));
    zext_ln304_4_fu_2178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_2_fu_2173_p2),64));
    zext_ln304_5_fu_2382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_3_fu_2377_p2),64));
    zext_ln304_6_fu_2584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_4_fu_2579_p2),64));
    zext_ln304_7_fu_2788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_5_fu_2783_p2),64));
    zext_ln304_8_fu_2992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln304_6_fu_2987_p2),64));
    zext_ln304_9_fu_1477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_71_fu_1469_p3),64));
    zext_ln304_fu_1434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1424_p4),10));
    zext_ln305_10_fu_1892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_7_fu_1886_p2),64));
    zext_ln305_11_fu_2044_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_8_fu_2039_p2),64));
    zext_ln305_12_fu_2248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_9_fu_2243_p2),64));
    zext_ln305_13_fu_2452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_10_fu_2447_p2),64));
    zext_ln305_14_fu_2654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_11_fu_2649_p2),64));
    zext_ln305_15_fu_2858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_12_fu_2853_p2),64));
    zext_ln305_16_fu_3062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_13_fu_3057_p2),64));
    zext_ln305_17_fu_1645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_119_fu_1637_p3),64));
    zext_ln305_18_fu_1910_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_14_fu_1904_p2),64));
    zext_ln305_19_fu_2054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_15_fu_2049_p2),64));
    zext_ln305_1_fu_1601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_117_fu_1593_p3),64));
    zext_ln305_20_fu_2258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_16_fu_2253_p2),64));
    zext_ln305_21_fu_2462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_17_fu_2457_p2),64));
    zext_ln305_22_fu_2664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_18_fu_2659_p2),64));
    zext_ln305_23_fu_2868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_19_fu_2863_p2),64));
    zext_ln305_24_fu_3072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_20_fu_3067_p2),64));
    zext_ln305_25_fu_1667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_120_fu_1659_p3),64));
    zext_ln305_26_fu_1928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_21_fu_1922_p2),64));
    zext_ln305_27_fu_2064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_22_fu_2059_p2),64));
    zext_ln305_28_fu_2268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_23_fu_2263_p2),64));
    zext_ln305_29_fu_2472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_24_fu_2467_p2),64));
    zext_ln305_2_fu_1874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_fu_1868_p2),64));
    zext_ln305_30_fu_2674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_25_fu_2669_p2),64));
    zext_ln305_31_fu_2878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_26_fu_2873_p2),64));
    zext_ln305_32_fu_3082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_27_fu_3077_p2),64));
    zext_ln305_3_fu_2034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_1_fu_2029_p2),64));
    zext_ln305_4_fu_2238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_2_fu_2233_p2),64));
    zext_ln305_5_fu_2442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_3_fu_2437_p2),64));
    zext_ln305_6_fu_2644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_4_fu_2639_p2),64));
    zext_ln305_7_fu_2848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_5_fu_2843_p2),64));
    zext_ln305_8_fu_3052_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln305_6_fu_3047_p2),64));
    zext_ln305_9_fu_1623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_118_fu_1615_p3),64));
    zext_ln305_fu_1580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln299_1_fu_1570_p4),10));
end behav;
