<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Udiff src/hotspot/cpu/x86/vm_version_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="vm_version_x86.cpp.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="vtableStubs_x86_32.cpp.udiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/vm_version_x86.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-new-header">@@ -332,25 +332,26 @@</span>
      CPU_AVX512ER = (1 &lt;&lt; 29),
      CPU_AVX512CD = (1 &lt;&lt; 30)
      // Keeping sign bit 31 unassigned.
    };
  
<span class="udiff-line-modified-removed">- #define CPU_AVX512BW ((uint64_t)UCONST64(0x100000000)) // enums are limited to 31 bit</span>
<span class="udiff-line-modified-removed">- #define CPU_AVX512VL ((uint64_t)UCONST64(0x200000000)) // EVEX instructions with smaller vector length</span>
<span class="udiff-line-modified-removed">- #define CPU_SHA ((uint64_t)UCONST64(0x400000000))      // SHA instructions</span>
<span class="udiff-line-modified-removed">- #define CPU_FMA ((uint64_t)UCONST64(0x800000000))      // FMA instructions</span>
<span class="udiff-line-modified-removed">- #define CPU_VZEROUPPER ((uint64_t)UCONST64(0x1000000000))       // Vzeroupper instruction</span>
<span class="udiff-line-modified-removed">- #define CPU_AVX512_VPOPCNTDQ ((uint64_t)UCONST64(0x2000000000)) // Vector popcount</span>
<span class="udiff-line-modified-removed">- #define CPU_AVX512_VPCLMULQDQ ((uint64_t)UCONST64(0x4000000000)) //Vector carryless multiplication</span>
<span class="udiff-line-modified-removed">- #define CPU_VAES ((uint64_t)UCONST64(0x8000000000))    // Vector AES instructions</span>
<span class="udiff-line-modified-removed">- #define CPU_VNNI ((uint64_t)UCONST64(0x10000000000))   // Vector Neural Network Instructions</span>
<span class="udiff-line-modified-removed">- </span>
<span class="udiff-line-modified-removed">- #define CPU_FLUSH ((uint64_t)UCONST64(0x20000000000))  // flush instruction</span>
<span class="udiff-line-modified-removed">- #define CPU_FLUSHOPT ((uint64_t)UCONST64(0x40000000000)) // flushopt instruction</span>
<span class="udiff-line-modified-removed">- #define CPU_CLWB ((uint64_t)UCONST64(0x80000000000))   // clwb instruction</span>
<span class="udiff-line-modified-removed">- #define CPU_VBMI2 ((uint64_t)UCONST64(0x100000000000))   // VBMI2 shift left double instructions</span>
<span class="udiff-line-modified-removed">- </span>
<span class="udiff-line-modified-added">+ #define CPU_AVX512BW          ((uint64_t)UCONST64(   0x100000000)) // enums are limited to 31 bit</span>
<span class="udiff-line-modified-added">+ #define CPU_AVX512VL          ((uint64_t)UCONST64(   0x200000000)) // EVEX instructions with smaller vector length</span>
<span class="udiff-line-modified-added">+ #define CPU_SHA               ((uint64_t)UCONST64(   0x400000000)) // SHA instructions</span>
<span class="udiff-line-modified-added">+ #define CPU_FMA               ((uint64_t)UCONST64(   0x800000000)) // FMA instructions</span>
<span class="udiff-line-modified-added">+ #define CPU_VZEROUPPER        ((uint64_t)UCONST64(  0x1000000000)) // Vzeroupper instruction</span>
<span class="udiff-line-modified-added">+ #define CPU_AVX512_VPOPCNTDQ  ((uint64_t)UCONST64(  0x2000000000)) // Vector popcount</span>
<span class="udiff-line-modified-added">+ #define CPU_AVX512_VPCLMULQDQ ((uint64_t)UCONST64(  0x4000000000)) // Vector carryless multiplication</span>
<span class="udiff-line-modified-added">+ #define CPU_AVX512_VAES       ((uint64_t)UCONST64(  0x8000000000)) // Vector AES instructions</span>
<span class="udiff-line-modified-added">+ #define CPU_AVX512_VNNI       ((uint64_t)UCONST64( 0x10000000000)) // Vector Neural Network Instructions</span>
<span class="udiff-line-modified-added">+ #define CPU_FLUSH             ((uint64_t)UCONST64( 0x20000000000)) // flush instruction</span>
<span class="udiff-line-modified-added">+ #define CPU_FLUSHOPT          ((uint64_t)UCONST64( 0x40000000000)) // flushopt instruction</span>
<span class="udiff-line-modified-added">+ #define CPU_CLWB              ((uint64_t)UCONST64( 0x80000000000)) // clwb instruction</span>
<span class="udiff-line-modified-added">+ #define CPU_AVX512_VBMI2      ((uint64_t)UCONST64(0x100000000000)) // VBMI2 shift left double instructions</span>
<span class="udiff-line-modified-added">+ #define CPU_AVX512_VBMI       ((uint64_t)UCONST64(0x200000000000)) // Vector BMI instructions</span>
<span class="udiff-line-modified-added">+ </span>
<span class="udiff-line-added">+ // NB! When adding new CPU feature detection consider updating vmStructs_x86.hpp, vmStructs_jvmci.hpp, and VM_Version::get_processor_features().</span>
  
  enum Extended_Family {
      // AMD
      CPU_FAMILY_AMD_11H       = 0x11,
      // ZX
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -568,15 +569,17 @@</span>
          if (_cpuid_info.sef_cpuid7_ecx.bits.avx512_vpopcntdq != 0)
            result |= CPU_AVX512_VPOPCNTDQ;
          if (_cpuid_info.sef_cpuid7_ecx.bits.avx512_vpclmulqdq != 0)
            result |= CPU_AVX512_VPCLMULQDQ;
          if (_cpuid_info.sef_cpuid7_ecx.bits.vaes != 0)
<span class="udiff-line-modified-removed">-           result |= CPU_VAES;</span>
<span class="udiff-line-modified-added">+           result |= CPU_AVX512_VAES;</span>
          if (_cpuid_info.sef_cpuid7_ecx.bits.avx512_vnni != 0)
<span class="udiff-line-modified-removed">-           result |= CPU_VNNI;</span>
<span class="udiff-line-modified-added">+           result |= CPU_AVX512_VNNI;</span>
<span class="udiff-line-added">+         if (_cpuid_info.sef_cpuid7_ecx.bits.avx512_vbmi != 0)</span>
<span class="udiff-line-added">+           result |= CPU_AVX512_VBMI;</span>
          if (_cpuid_info.sef_cpuid7_ecx.bits.avx512_vbmi2 != 0)
<span class="udiff-line-modified-removed">-           result |= CPU_VBMI2;</span>
<span class="udiff-line-modified-added">+           result |= CPU_AVX512_VBMI2;</span>
        }
      }
      if (_cpuid_info.sef_cpuid7_ebx.bits.bmi1 != 0)
        result |= CPU_BMI1;
      if (_cpuid_info.std_cpuid1_edx.bits.tsc != 0)
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -860,15 +863,16 @@</span>
    static bool supports_avx256only() { return (supports_avx2() &amp;&amp; !supports_evex()); }
    static bool supports_avxonly()    { return ((supports_avx2() || supports_avx()) &amp;&amp; !supports_evex()); }
    static bool supports_sha()        { return (_features &amp; CPU_SHA) != 0; }
    static bool supports_fma()        { return (_features &amp; CPU_FMA) != 0 &amp;&amp; supports_avx(); }
    static bool supports_vzeroupper() { return (_features &amp; CPU_VZEROUPPER) != 0; }
<span class="udiff-line-modified-removed">-   static bool supports_vpopcntdq()  { return (_features &amp; CPU_AVX512_VPOPCNTDQ) != 0; }</span>
<span class="udiff-line-modified-added">+   static bool supports_avx512_vpopcntdq()  { return (_features &amp; CPU_AVX512_VPOPCNTDQ) != 0; }</span>
    static bool supports_avx512_vpclmulqdq() { return (_features &amp; CPU_AVX512_VPCLMULQDQ) != 0; }
<span class="udiff-line-modified-removed">-   static bool supports_vaes()       { return (_features &amp; CPU_VAES) != 0; }</span>
<span class="udiff-line-modified-removed">-   static bool supports_vnni()       { return (_features &amp; CPU_VNNI) != 0; }</span>
<span class="udiff-line-modified-removed">-   static bool supports_vbmi2()      { return (_features &amp; CPU_VBMI2) != 0; }</span>
<span class="udiff-line-modified-added">+   static bool supports_avx512_vaes()       { return (_features &amp; CPU_AVX512_VAES) != 0; }</span>
<span class="udiff-line-modified-added">+   static bool supports_avx512_vnni()       { return (_features &amp; CPU_AVX512_VNNI) != 0; }</span>
<span class="udiff-line-modified-added">+   static bool supports_avx512_vbmi()       { return (_features &amp; CPU_AVX512_VBMI) != 0; }</span>
<span class="udiff-line-added">+   static bool supports_avx512_vbmi2()      { return (_features &amp; CPU_AVX512_VBMI2) != 0; }</span>
  
    // Intel features
    static bool is_intel_family_core() { return is_intel() &amp;&amp;
                                         extended_cpu_family() == CPU_FAMILY_INTEL_CORE; }
  
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -899,11 +903,10 @@</span>
    // 32 byte boundaries.
    static bool has_intel_jcc_erratum() { return _has_intel_jcc_erratum; }
  
    // AMD features
    static bool supports_3dnow_prefetch()    { return (_features &amp; CPU_3DNOW_PREFETCH) != 0; }
<span class="udiff-line-removed">-   static bool supports_mmx_ext()  { return is_amd_family() &amp;&amp; _cpuid_info.ext_cpuid1_edx.bits.mmx_amd != 0; }</span>
    static bool supports_lzcnt()    { return (_features &amp; CPU_LZCNT) != 0; }
    static bool supports_sse4a()    { return (_features &amp; CPU_SSE4A) != 0; }
  
    static bool is_amd_Barcelona()  { return is_amd() &amp;&amp;
                                             extended_cpu_family() == CPU_FAMILY_AMD_11H; }
</pre>
<center><a href="vm_version_x86.cpp.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="vtableStubs_x86_32.cpp.udiff.html" target="_top">next &gt;</a></center>  </body>
</html>