---
type: lecture
date: 2024-09-25T13:00:00+2:50
title: 电路基础-2 时序电路、芯片的物理设计与验证
tldr: "介绍时序电路、状态机以及芯片的设计流程，涵盖从前端、后端到最后流片的整体过程"
hide_from_announcments: true
thumbnail: /static_files/presentations/Lecture3/Lecture3_页面_01.jpg
links: 
    - url: /static_files/presentations/Lecture3/Lecture3.pdf
      name: slides
    - url: /static_files/presentations/Lecture3/Lecture3_Supp.pdf
      name: supplementary slides
---
 **Suggested Readings:**
 - [Online Verilog Exercise](http://hdlbits.com): A website for verilog exercise
 - [FSM Supplementary](https://gitcode.csdn.net/65e7d48d1a836825ed789ace.html?dp_token=eyJ0eXAiOiJKV1QiLCJhbGciOiJIUzI1NiJ9.eyJpZCI6NzA0NTcyMSwiZXhwIjoxNzI3ODMyNTI3LCJpYXQiOjE3MjcyMjc3MjcsInVzZXJuYW1lIjoiSGlnZ3NCb3NlIn0.aQ_cBNLONcScbdGjBIkS7X-hwHC9vH0hMPlUcEL23Yk&spm=1001.2101.3001.6661.1&utm_medium=distribute.pc_relevant_t0.none-task-blog-2%7Edefault%7Ebaidujs_utm_term%7Eactivity-1-119421783-blog-125559829.235%5Ev43%5Epc_blog_bottom_relevance_base6&depth_1-utm_source=distribute.pc_relevant_t0.none-task-blog-2%7Edefault%7Ebaidujs_utm_term%7Eactivity-1-119421783-blog-125559829.235%5Ev43%5Epc_blog_bottom_relevance_base6&utm_relevant_index=1): 介绍有限状态机与常见的状态机代码格式
 - [乘法器设计](https://foxsen.github.io/archbase/%E8%BF%90%E7%AE%97%E5%99%A8%E8%AE%BE%E8%AE%A1.html#%E5%AE%9A%E7%82%B9%E8%A1%A5%E7%A0%81%E4%B9%98%E6%B3%95%E5%99%A8): 乘法器设计参考教材
 - [PGK Adder Tree](https://pages.hmc.edu/harris/cmosvlsi/4e/lect/lect17.pdf): Slides for PGK adder tree design
 - [时序分析](https://zhuanlan.zhihu.com/p/345536827): 时序分析（STA）教材中文翻译版，可以参考第一章第二章中的基本概念
 - [STA basics and examples](https://github.com/brabect1/sta_basics_course/blob/master/doc/sta_basics_course.rst): Basic concepts in STA (including setup time, hold time, skew, jitter and etc.)
 - [SRAM Wiki](https://en.wikipedia.org/wiki/Static_random-access_memory#Design): Wikipedia page for SRAM
 - [DRAM Wiki](https://en.wikipedia.org/wiki/Dynamic_random-access_memory#Principles_of_operation): Wikipedia for DRAM