<div id="pf46" class="pf w0 h0" data-page-no="46"><div class="pc pc46 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg46.png"/><div class="t m0 x9 h1b y502 ff1 fsc fc0 sc0 ls0 ws0">3.4.10.3<span class="_ _b"> </span>Clock Gating</div><div class="t m0 x9 hf y503 ff3 fs5 fc0 sc0 ls0 ws0">This family of devices includes clock gating control for each peripheral, that is, the clock</div><div class="t m0 x9 hf y504 ff3 fs5 fc0 sc0 ls0 ws0">to each peripheral can explicitly be gated on or off, using clock-gate control bits in the</div><div class="t m0 x9 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">SIM module.</div><div class="t m0 x2 hd y506 ff1 fs7 fc0 sc0 ls0 ws0">Clock Modules</div><div class="t m0 x9 he y507 ff1 fs1 fc0 sc0 ls0 ws0">3.5.1<span class="_ _b"> </span>MCG Configuration</div><div class="t m0 x9 hf y508 ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y509 ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the moduleâ€™s dedicated chapter.</div><div class="c x8c y50a wf h2b"><div class="t m0 xab h1a y50b ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 xab h1a y50c ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 xac h1a y50d ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 xad h1a y50e ff2 fsb fc0 sc0 ls0">bridge</div><div class="t m0 x81 h19 y50f ff2 fsa fc0 sc0 ls0 ws0">Multipurpose Clock</div><div class="t m0 xc8 h19 y510 ff2 fsa fc0 sc0 ls0 ws0">Generator (MCG)</div><div class="t m2 xba h1a y511 ff2 fsb fc0 sc0 ls0">System</div><div class="t m2 x9d h1a y512 ff2 fsb fc0 sc0 ls0">oscillator</div><div class="t m2 x11 h1a y513 ff2 fsb fc0 sc0 ls0 ws0">System integration</div><div class="t m2 xd h1a y514 ff2 fsb fc0 sc0 ls0 ws0">module (SIM)</div></div><div class="t m0 x20 h9 y515 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-14. MCG configuration</div><div class="t m0 x8 h9 y516 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-24.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y517 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y518 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _71"> </span>MCG<span class="_ _e1"> </span><span class="fc1">MCG</span></div><div class="t m0 x4b h7 y519 ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y51a ff2 fs4 fc0 sc0 ls0 ws1a8">Clocking <span class="fc1 ws0">Clock distribution</span></div><div class="t m0 x88 h7 y51b ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x33 h7 y51c ff2 fs4 fc0 sc0 ls0 ws0">Signal multiplexing<span class="_ _50"> </span>Port control<span class="_ _c4"> </span><span class="fc1">Signal multiplexing</span></div><div class="t m0 x9 h1b y51d ff1 fsc fc0 sc0 ls0 ws0">3.5.1.1<span class="_ _b"> </span>MCG FLL modes</div><div class="t m0 x9 hf y51e ff3 fs5 fc0 sc0 ls0 ws0">On L-series devices the MCGFLLCLK frequency is limited to 48 MHz max. The DCO is</div><div class="t m0 x9 hf y51f ff3 fs5 fc0 sc0 ls0 ws0">limited to the two lowest range settings (MCG_C4[DRST_DRS] must be set to either</div><div class="t m0 x9 hf y520 ff3 fs5 fc0 sc0 ls0 ws0">0b00 or 0b01).</div><div class="t m0 x9 hd y521 ff1 fs7 fc0 sc0 ls0">3.5</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Clock Modules</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">70<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf16f" data-dest-detail='[367,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:396.302000px;bottom:285.651000px;width:20.997000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:270.151000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.542000px;bottom:254.651000px;width:68.517000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:239.151000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf9f" data-dest-detail='[159,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:369.288000px;bottom:223.651000px;width:75.024000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
