Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Mar 22 15:53:01 2018
| Host         : WYU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPGA_TOP_timing_summary_routed.rpt -rpx FPGA_TOP_timing_summary_routed.rpx
| Design       : FPGA_TOP
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Microroc_Control/AD9220/Ad9220Control/data_ready_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_Control/SweepACQ/SweepACQ_Control/SingleACQStart_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[129]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[130]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[131]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[132]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[133]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[134]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[135]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[136]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[137]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[138]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[139]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[140]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[141]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[142]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[143]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[144]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[145]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[146]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[147]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[148]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[149]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[150]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[151]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[152]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[153]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[154]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[155]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[156]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[157]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[158]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[159]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[160]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[161]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[162]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[163]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[164]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[165]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[166]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[167]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[168]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[169]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[170]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[171]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[172]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[173]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[174]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[175]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[176]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[177]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[178]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[179]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[180]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[181]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[182]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[183]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[184]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[185]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[186]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[187]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[188]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[189]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[190]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[191]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[192]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[193]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[194]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[195]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[196]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[197]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[198]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[199]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[200]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[201]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[202]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[203]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[204]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[205]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[206]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[207]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[208]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[209]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[210]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[211]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[212]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[213]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[214]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[215]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[216]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[217]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[218]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[219]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[220]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[221]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[222]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[223]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[224]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[225]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[226]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[227]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[228]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[229]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[230]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[231]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[232]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[233]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[234]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[235]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[236]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[237]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[238]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[239]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[240]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[241]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[242]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[243]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[244]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[245]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[246]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[247]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[248]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[249]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[250]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[251]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[252]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[253]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[254]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[255]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/HoldGenerator/TrigShift_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Microroc_u1/RAM_Read/parallel_data_en_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: TrigSelect/TriggerExternal_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: usb_control/DaqSelect_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/MicrorocHoldDelay_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/Microroc_Acq_Start_Stop_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/ModeSelect_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/ModeSelect_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_control/ModeSelect_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 110 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.929       -2.068                      3                 7470        0.083        0.000                      0                 7454        2.625        0.000                       0                  3890  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
Clk_320M       {0.000 3.125}        6.250           160.000         
Clk_40M        {0.000 12.500}       25.000          40.000          
  feedback     {0.000 12.500}       25.000          40.000          
  pll_40       {0.000 12.500}       25.000          40.000          
  pll_5        {0.000 100.000}      200.000         5.000           
VIRTUAL_pll_5  {0.000 100.000}      200.000         5.000           
usb_clkout     {0.000 10.417}       20.833          48.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk_320M            2.436        0.000                      0                  260        0.153        0.000                      0                  260        2.625        0.000                       0                   262  
Clk_40M                                                                                                                                                         7.500        0.000                       0                     1  
  feedback                                                                                                                                                     23.751        0.000                       0                     2  
  pll_40            2.070        0.000                      0                 6201        0.083        0.000                      0                 6201       12.000        0.000                       0                  3345  
  pll_5           196.453        0.000                      0                  140        0.121        0.000                      0                  140       13.360        0.000                       0                   110  
usb_clkout          0.435        0.000                      0                  273        0.118        0.000                      0                  273        9.916        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pll_40         Clk_320M             2.208        0.000                      0                    1        0.621        0.000                      0                    1  
pll_40         Clk_40M             -0.113       -0.139                      2                   18        5.894        0.000                      0                   18  
Clk_320M       pll_40              -1.929       -1.929                      1                    8        0.221        0.000                      0                    8  
Clk_40M        pll_40               6.285        0.000                      0                   21        7.618        0.000                      0                   21  
pll_5          pll_40              20.282        0.000                      0                  102        0.230        0.000                      0                   94  
pll_40         pll_5               21.712        0.000                      0                   34        0.227        0.000                      0                   26  
pll_5          VIRTUAL_pll_5       87.341        0.000                      0                    2        9.784        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_40             pll_40                  15.562        0.000                      0                  515        0.135        0.000                      0                  515  
**async_default**  pll_5              pll_5                  197.578        0.000                      0                    4        0.437        0.000                      0                    4  
**async_default**  usb_clkout         usb_clkout              18.662        0.000                      0                    8        0.167        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk_320M
  To Clock:  Clk_320M

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 TrigSelect/InternalTrigger0_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.538ns (14.023%)  route 3.299ns (85.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 9.238 - 6.250 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714     1.714    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.795 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.389     3.183    TrigSelect/rst_n
    SLICE_X10Y51         FDCE                                         r  TrigSelect/InternalTrigger0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.433     3.616 r  TrigSelect/InternalTrigger0_reg/Q
                         net (fo=2, routed)           3.299     6.915    TrigSelect/InternalTrigger0
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.105     7.020 r  TrigSelect/TrigOut/O
                         net (fo=1, routed)           0.000     7.020    Microroc_u1/HoldGenerator/TriggerExternal_reg[0]
    SLICE_X10Y51         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.278     9.238    Microroc_u1/HoldGenerator/rst_n
    SLICE_X10Y51         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[0]/C
                         clock pessimism              0.196     9.434    
                         clock uncertainty           -0.049     9.384    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.072     9.456    Microroc_u1/HoldGenerator/TrigShift_reg[0]
  -------------------------------------------------------------------
                         required time                          9.456    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            TrigSelect/InternalTrigger2_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 1.532ns (24.046%)  route 4.838ns (75.954%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 9.238 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 f  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           4.838     6.265    TrigSelect/OUT_TRIG2B[0]
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.105     6.370 r  TrigSelect/InternalTrigger2_i_1/O
                         net (fo=1, routed)           0.000     6.370    TrigSelect/p_0_in
    SLICE_X10Y51         FDCE                                         r  TrigSelect/InternalTrigger2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.278     9.238    TrigSelect/rst_n
    SLICE_X10Y51         FDCE                                         r  TrigSelect/InternalTrigger2_reg/C
                         clock pessimism              0.000     9.238    
                         clock uncertainty           -0.049     9.189    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.074     9.263    TrigSelect/InternalTrigger2_reg
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            TrigSelect/InternalTrigger1_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 1.551ns (28.994%)  route 3.799ns (71.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 9.238 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T20                                               0.000     0.000 f  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         1.446     1.446 f  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           3.799     5.245    TrigSelect/OUT_TRIG1B[0]
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.105     5.350 r  TrigSelect/InternalTrigger1_i_1/O
                         net (fo=1, routed)           0.000     5.350    TrigSelect/InternalTrigger1_i_1_n_0
    SLICE_X10Y51         FDCE                                         r  TrigSelect/InternalTrigger1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.278     9.238    TrigSelect/rst_n
    SLICE_X10Y51         FDCE                                         r  TrigSelect/InternalTrigger1_reg/C
                         clock pessimism              0.000     9.238    
                         clock uncertainty           -0.049     9.189    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.074     9.263    TrigSelect/InternalTrigger1_reg
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 EXT_TRIGB
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            TrigSelect/TriggerExternal_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.424ns (28.540%)  route 3.567ns (71.460%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 9.307 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    P14                                               0.000     0.000 r  EXT_TRIGB (IN)
                         net (fo=0)                   0.000     0.000    EXT_TRIGB
    P14                  IBUF (Prop_ibuf_I_O)         1.424     1.424 r  EXT_TRIGB_IBUF_inst/O
                         net (fo=1, routed)           3.567     4.991    TrigSelect/EXT_TRIGB_IBUF
    SLICE_X1Y51          FDCE                                         r  TrigSelect/TriggerExternal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.347     9.307    TrigSelect/rst_n
    SLICE_X1Y51          FDCE                                         r  TrigSelect/TriggerExternal_reg/C
                         clock pessimism              0.000     9.307    
                         clock uncertainty           -0.049     9.258    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)       -0.047     9.211    TrigSelect/TriggerExternal_reg
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            TrigSelect/InternalTrigger0_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.521ns (30.415%)  route 3.480ns (69.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 9.238 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 f  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         1.416     1.416 f  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           3.480     4.896    TrigSelect/OUT_TRIG0B[0]
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.105     5.001 r  TrigSelect/InternalTrigger0_i_1/O
                         net (fo=1, routed)           0.000     5.001    TrigSelect/InternalTrigger0_i_1_n_0
    SLICE_X10Y51         FDCE                                         r  TrigSelect/InternalTrigger0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.278     9.238    TrigSelect/rst_n
    SLICE_X10Y51         FDCE                                         r  TrigSelect/InternalTrigger0_reg/C
                         clock pessimism              0.000     9.238    
                         clock uncertainty           -0.049     9.189    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.076     9.265    TrigSelect/InternalTrigger0_reg
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[143]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[144]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.379ns (26.811%)  route 1.035ns (73.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 9.307 - 6.250 ) 
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714     1.714    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.795 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.453     3.247    Microroc_u1/HoldGenerator/rst_n
    SLICE_X4Y58          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.379     3.626 r  Microroc_u1/HoldGenerator/TrigShift_reg[143]/Q
                         net (fo=2, routed)           1.035     4.661    Microroc_u1/HoldGenerator/TrigShift[143]
    SLICE_X3Y54          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.347     9.307    Microroc_u1/HoldGenerator/rst_n
    SLICE_X3Y54          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[144]/C
                         clock pessimism              0.150     9.458    
                         clock uncertainty           -0.049     9.408    
    SLICE_X3Y54          FDCE (Setup_fdce_C_D)       -0.070     9.338    Microroc_u1/HoldGenerator/TrigShift_reg[144]
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[144]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[145]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.379ns (26.636%)  route 1.044ns (73.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 9.307 - 6.250 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714     1.714    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.795 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.458     3.253    Microroc_u1/HoldGenerator/rst_n
    SLICE_X3Y54          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.379     3.632 r  Microroc_u1/HoldGenerator/TrigShift_reg[144]/Q
                         net (fo=2, routed)           1.044     4.675    Microroc_u1/HoldGenerator/TrigShift[144]
    SLICE_X3Y54          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.347     9.307    Microroc_u1/HoldGenerator/rst_n
    SLICE_X3Y54          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[145]/C
                         clock pessimism              0.195     9.503    
                         clock uncertainty           -0.049     9.453    
    SLICE_X3Y54          FDCE (Setup_fdce_C_D)       -0.074     9.379    Microroc_u1/HoldGenerator/TrigShift_reg[145]
  -------------------------------------------------------------------
                         required time                          9.379    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[96]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.379ns (31.636%)  route 0.819ns (68.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 9.238 - 6.250 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714     1.714    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.795 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.454     3.248    Microroc_u1/HoldGenerator/rst_n
    SLICE_X7Y56          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.379     3.627 r  Microroc_u1/HoldGenerator/TrigShift_reg[95]/Q
                         net (fo=2, routed)           0.819     4.447    Microroc_u1/HoldGenerator/TrigShift[95]
    SLICE_X8Y57          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.278     9.238    Microroc_u1/HoldGenerator/rst_n
    SLICE_X8Y57          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[96]/C
                         clock pessimism              0.150     9.389    
                         clock uncertainty           -0.049     9.339    
    SLICE_X8Y57          FDCE (Setup_fdce_C_D)       -0.012     9.327    Microroc_u1/HoldGenerator/TrigShift_reg[96]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[175]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[176]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.379ns (30.133%)  route 0.879ns (69.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 9.307 - 6.250 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714     1.714    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.795 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.388     3.182    Microroc_u1/HoldGenerator/rst_n
    SLICE_X9Y55          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.379     3.561 r  Microroc_u1/HoldGenerator/TrigShift_reg[175]/Q
                         net (fo=2, routed)           0.879     4.440    Microroc_u1/HoldGenerator/TrigShift[175]
    SLICE_X3Y56          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.347     9.307    Microroc_u1/HoldGenerator/rst_n
    SLICE_X3Y56          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[176]/C
                         clock pessimism              0.150     9.458    
                         clock uncertainty           -0.049     9.408    
    SLICE_X3Y56          FDCE (Setup_fdce_C_D)       -0.070     9.338    Microroc_u1/HoldGenerator/TrigShift_reg[176]
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[186]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[187]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - Clk_320M rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.398ns (34.311%)  route 0.762ns (65.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 9.307 - 6.250 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714     1.714    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.795 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.457     3.252    Microroc_u1/HoldGenerator/rst_n
    SLICE_X2Y57          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.398     3.650 r  Microroc_u1/HoldGenerator/TrigShift_reg[186]/Q
                         net (fo=2, routed)           0.762     4.411    Microroc_u1/HoldGenerator/TrigShift[186]
    SLICE_X2Y57          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[187]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.347     9.307    Microroc_u1/HoldGenerator/rst_n
    SLICE_X2Y57          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[187]/C
                         clock pessimism              0.194     9.502    
                         clock uncertainty           -0.049     9.452    
    SLICE_X2Y57          FDCE (Setup_fdce_C_D)       -0.132     9.320    Microroc_u1/HoldGenerator/TrigShift_reg[187]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  4.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[134]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[135]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.520%)  route 0.127ns (47.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.600     1.273    Microroc_u1/HoldGenerator/rst_n
    SLICE_X4Y58          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.141     1.414 r  Microroc_u1/HoldGenerator/TrigShift_reg[134]/Q
                         net (fo=2, routed)           0.127     1.542    Microroc_u1/HoldGenerator/TrigShift[134]
    SLICE_X2Y58          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.874     1.603    Microroc_u1/HoldGenerator/rst_n
    SLICE_X2Y58          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[135]/C
                         clock pessimism             -0.290     1.313    
    SLICE_X2Y58          FDCE (Hold_fdce_C_D)         0.075     1.388    Microroc_u1/HoldGenerator/TrigShift_reg[135]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.948%)  route 0.111ns (44.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.600     1.273    Microroc_u1/HoldGenerator/rst_n
    SLICE_X5Y59          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141     1.414 r  Microroc_u1/HoldGenerator/TrigShift_reg[56]/Q
                         net (fo=2, routed)           0.111     1.525    Microroc_u1/HoldGenerator/TrigShift[56]
    SLICE_X7Y59          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.871     1.600    Microroc_u1/HoldGenerator/rst_n
    SLICE_X7Y59          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[57]/C
                         clock pessimism             -0.311     1.289    
    SLICE_X7Y59          FDCE (Hold_fdce_C_D)         0.066     1.355    Microroc_u1/HoldGenerator/TrigShift_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 EXT_TRIGB
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            TrigSelect/TriggerExternal_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.261ns (13.696%)  route 1.646ns (86.304%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    P14                                               0.000     0.000 r  EXT_TRIGB (IN)
                         net (fo=0)                   0.000     0.000    EXT_TRIGB
    P14                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  EXT_TRIGB_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.907    TrigSelect/EXT_TRIGB_IBUF
    SLICE_X1Y51          FDCE                                         r  TrigSelect/TriggerExternal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.876     1.605    TrigSelect/rst_n
    SLICE_X1Y51          FDCE                                         r  TrigSelect/TriggerExternal_reg/C
                         clock pessimism              0.000     1.605    
                         clock uncertainty            0.049     1.654    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.070     1.724    TrigSelect/TriggerExternal_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[217]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[218]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.230%)  route 0.108ns (39.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.602     1.275    Microroc_u1/HoldGenerator/rst_n
    SLICE_X6Y52          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[217]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.164     1.439 r  Microroc_u1/HoldGenerator/TrigShift_reg[217]/Q
                         net (fo=2, routed)           0.108     1.548    Microroc_u1/HoldGenerator/TrigShift[217]
    SLICE_X5Y52          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.873     1.602    Microroc_u1/HoldGenerator/rst_n
    SLICE_X5Y52          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[218]/C
                         clock pessimism             -0.311     1.291    
    SLICE_X5Y52          FDCE (Hold_fdce_C_D)         0.072     1.363    Microroc_u1/HoldGenerator/TrigShift_reg[218]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[132]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[133]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.589%)  route 0.127ns (47.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.600     1.273    Microroc_u1/HoldGenerator/rst_n
    SLICE_X5Y58          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.141     1.414 r  Microroc_u1/HoldGenerator/TrigShift_reg[132]/Q
                         net (fo=2, routed)           0.127     1.542    Microroc_u1/HoldGenerator/TrigShift[132]
    SLICE_X4Y58          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.871     1.600    Microroc_u1/HoldGenerator/rst_n
    SLICE_X4Y58          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[133]/C
                         clock pessimism             -0.314     1.286    
    SLICE_X4Y58          FDCE (Hold_fdce_C_D)         0.070     1.356    Microroc_u1/HoldGenerator/TrigShift_reg[133]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.574     1.247    Microroc_u1/HoldGenerator/rst_n
    SLICE_X9Y52          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.141     1.388 r  Microroc_u1/HoldGenerator/TrigShift_reg[8]/Q
                         net (fo=2, routed)           0.110     1.499    Microroc_u1/HoldGenerator/TrigShift[8]
    SLICE_X8Y52          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.845     1.574    Microroc_u1/HoldGenerator/rst_n
    SLICE_X8Y52          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[9]/C
                         clock pessimism             -0.314     1.260    
    SLICE_X8Y52          FDCE (Hold_fdce_C_D)         0.053     1.313    Microroc_u1/HoldGenerator/TrigShift_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[213]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[214]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.171%)  route 0.119ns (45.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.602     1.275    Microroc_u1/HoldGenerator/rst_n
    SLICE_X7Y52          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDCE (Prop_fdce_C_Q)         0.141     1.416 r  Microroc_u1/HoldGenerator/TrigShift_reg[213]/Q
                         net (fo=2, routed)           0.119     1.536    Microroc_u1/HoldGenerator/TrigShift[213]
    SLICE_X6Y52          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.873     1.602    Microroc_u1/HoldGenerator/rst_n
    SLICE_X6Y52          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[214]/C
                         clock pessimism             -0.314     1.288    
    SLICE_X6Y52          FDCE (Hold_fdce_C_D)         0.059     1.347    Microroc_u1/HoldGenerator/TrigShift_reg[214]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[140]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[141]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.148ns (67.483%)  route 0.071ns (32.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.601     1.274    Microroc_u1/HoldGenerator/rst_n
    SLICE_X2Y58          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.148     1.422 r  Microroc_u1/HoldGenerator/TrigShift_reg[140]/Q
                         net (fo=2, routed)           0.071     1.494    Microroc_u1/HoldGenerator/TrigShift[140]
    SLICE_X3Y58          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.874     1.603    Microroc_u1/HoldGenerator/rst_n
    SLICE_X3Y58          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[141]/C
                         clock pessimism             -0.316     1.287    
    SLICE_X3Y58          FDCE (Hold_fdce_C_D)         0.018     1.305    Microroc_u1/HoldGenerator/TrigShift_reg[141]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[102]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.531%)  route 0.126ns (43.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.572     1.245    Microroc_u1/HoldGenerator/rst_n
    SLICE_X8Y57          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDCE (Prop_fdce_C_Q)         0.164     1.409 r  Microroc_u1/HoldGenerator/TrigShift_reg[102]/Q
                         net (fo=2, routed)           0.126     1.536    Microroc_u1/HoldGenerator/TrigShift[102]
    SLICE_X10Y57         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.843     1.572    Microroc_u1/HoldGenerator/rst_n
    SLICE_X10Y57         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[103]/C
                         clock pessimism             -0.290     1.282    
    SLICE_X10Y57         FDCE (Hold_fdce_C_D)         0.063     1.345    Microroc_u1/HoldGenerator/TrigShift_reg[103]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Microroc_u1/HoldGenerator/TrigShift_reg[124]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.608%)  route 0.122ns (46.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.572     1.245    Microroc_u1/HoldGenerator/rst_n
    SLICE_X9Y58          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.141     1.386 r  Microroc_u1/HoldGenerator/TrigShift_reg[124]/Q
                         net (fo=2, routed)           0.122     1.508    Microroc_u1/HoldGenerator/TrigShift[124]
    SLICE_X8Y58          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.843     1.572    Microroc_u1/HoldGenerator/rst_n
    SLICE_X8Y58          FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[125]/C
                         clock pessimism             -0.314     1.258    
    SLICE_X8Y58          FDCE (Hold_fdce_C_D)         0.059     1.317    Microroc_u1/HoldGenerator/TrigShift_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_320M
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         6.250       4.658      BUFGCTRL_X0Y2    Clk_320M_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X10Y51     Microroc_u1/HoldGenerator/TrigShift_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X8Y57      Microroc_u1/HoldGenerator/TrigShift_reg[100]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X8Y57      Microroc_u1/HoldGenerator/TrigShift_reg[101]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X8Y57      Microroc_u1/HoldGenerator/TrigShift_reg[102]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X10Y57     Microroc_u1/HoldGenerator/TrigShift_reg[103]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X11Y57     Microroc_u1/HoldGenerator/TrigShift_reg[104]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X11Y57     Microroc_u1/HoldGenerator/TrigShift_reg[105]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.250       5.250      SLICE_X11Y57     Microroc_u1/HoldGenerator/TrigShift_reg[106]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X2Y58      Microroc_u1/HoldGenerator/TrigShift_reg[135]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X2Y58      Microroc_u1/HoldGenerator/TrigShift_reg[136]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X2Y58      Microroc_u1/HoldGenerator/TrigShift_reg[137]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X2Y58      Microroc_u1/HoldGenerator/TrigShift_reg[138]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X2Y58      Microroc_u1/HoldGenerator/TrigShift_reg[139]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X2Y58      Microroc_u1/HoldGenerator/TrigShift_reg[140]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X3Y58      Microroc_u1/HoldGenerator/TrigShift_reg[141]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X3Y59      Microroc_u1/HoldGenerator/TrigShift_reg[33]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X3Y59      Microroc_u1/HoldGenerator/TrigShift_reg[34]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X3Y59      Microroc_u1/HoldGenerator/TrigShift_reg[35]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X10Y51     Microroc_u1/HoldGenerator/TrigShift_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X8Y52      Microroc_u1/HoldGenerator/TrigShift_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X8Y52      Microroc_u1/HoldGenerator/TrigShift_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X8Y52      Microroc_u1/HoldGenerator/TrigShift_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X2Y58      Microroc_u1/HoldGenerator/TrigShift_reg[135]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X2Y58      Microroc_u1/HoldGenerator/TrigShift_reg[136]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X2Y58      Microroc_u1/HoldGenerator/TrigShift_reg[137]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X2Y58      Microroc_u1/HoldGenerator/TrigShift_reg[138]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X2Y58      Microroc_u1/HoldGenerator/TrigShift_reg[139]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X8Y52      Microroc_u1/HoldGenerator/TrigShift_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  Clk_40M
  To Clock:  Clk_40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_40M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack        2.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/MaxPackageNumber_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        10.362ns  (logic 2.125ns (20.507%)  route 8.237ns (79.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.602ns = ( 30.602 - 25.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 18.320 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.404    18.320    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.445 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=262, routed)         8.237    28.683    usb_control/UsbCommandDebug[0]
    SLICE_X34Y35         FDCE                                         r  usb_control/MaxPackageNumber_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.403    30.602    usb_control/clk
    SLICE_X34Y35         FDCE                                         r  usb_control/MaxPackageNumber_reg[8]/C
                         clock pessimism              0.223    30.825    
                         clock uncertainty           -0.057    30.768    
    SLICE_X34Y35         FDCE (Setup_fdce_C_D)       -0.015    30.753    usb_control/MaxPackageNumber_reg[8]
  -------------------------------------------------------------------
                         required time                         30.753    
                         arrival time                         -28.683    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Single_or_64Chn_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        10.376ns  (logic 2.230ns (21.493%)  route 8.146ns (78.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 30.608 - 25.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 18.320 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.404    18.320    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.445 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=262, routed)         8.146    28.591    usb_control/UsbCommandDebug[0]
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.105    28.696 r  usb_control/Single_or_64Chn_i_1/O
                         net (fo=1, routed)           0.000    28.696    usb_control/Single_or_64Chn_i_1_n_0
    SLICE_X31Y44         FDPE                                         r  usb_control/Single_or_64Chn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.409    30.608    usb_control/clk
    SLICE_X31Y44         FDPE                                         r  usb_control/Single_or_64Chn_reg/C
                         clock pessimism              0.223    30.831    
                         clock uncertainty           -0.057    30.774    
    SLICE_X31Y44         FDPE (Setup_fdpe_C_D)        0.030    30.804    usb_control/Single_or_64Chn_reg
  -------------------------------------------------------------------
                         required time                         30.804    
                         arrival time                         -28.696    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/MaxPackageNumber_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        10.249ns  (logic 2.125ns (20.735%)  route 8.124ns (79.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.603ns = ( 30.603 - 25.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 18.320 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.404    18.320    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.445 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=262, routed)         8.124    28.569    usb_control/UsbCommandDebug[0]
    SLICE_X36Y36         FDCE                                         r  usb_control/MaxPackageNumber_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.404    30.603    usb_control/clk
    SLICE_X36Y36         FDCE                                         r  usb_control/MaxPackageNumber_reg[0]/C
                         clock pessimism              0.223    30.826    
                         clock uncertainty           -0.057    30.769    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)       -0.047    30.722    usb_control/MaxPackageNumber_reg[0]
  -------------------------------------------------------------------
                         required time                         30.722    
                         arrival time                         -28.569    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Dac10BitPowerPulsing_en_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        10.068ns  (logic 2.230ns (22.150%)  route 7.838ns (77.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 30.608 - 25.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 18.320 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.404    18.320    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.445 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=262, routed)         7.838    28.283    usb_control/UsbCommandDebug[0]
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.105    28.388 r  usb_control/Dac10BitPowerPulsing_en_i_1/O
                         net (fo=1, routed)           0.000    28.388    usb_control/Dac10BitPowerPulsing_en_i_1_n_0
    SLICE_X31Y43         FDCE                                         r  usb_control/Dac10BitPowerPulsing_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.409    30.608    usb_control/clk
    SLICE_X31Y43         FDCE                                         r  usb_control/Dac10BitPowerPulsing_en_reg/C
                         clock pessimism              0.223    30.831    
                         clock uncertainty           -0.057    30.774    
    SLICE_X31Y43         FDCE (Setup_fdce_C_D)        0.030    30.804    usb_control/Dac10BitPowerPulsing_en_reg
  -------------------------------------------------------------------
                         required time                         30.804    
                         arrival time                         -28.388    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/VbgPowerPowerPulsing_en_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        10.068ns  (logic 2.230ns (22.150%)  route 7.838ns (77.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 30.608 - 25.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 18.320 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.404    18.320    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.445 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=262, routed)         7.838    28.283    usb_control/UsbCommandDebug[0]
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.105    28.388 r  usb_control/VbgPowerPowerPulsing_en_i_1/O
                         net (fo=1, routed)           0.000    28.388    usb_control/VbgPowerPowerPulsing_en_i_1_n_0
    SLICE_X31Y43         FDCE                                         r  usb_control/VbgPowerPowerPulsing_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.409    30.608    usb_control/clk
    SLICE_X31Y43         FDCE                                         r  usb_control/VbgPowerPowerPulsing_en_reg/C
                         clock pessimism              0.223    30.831    
                         clock uncertainty           -0.057    30.774    
    SLICE_X31Y43         FDCE (Setup_fdce_C_D)        0.032    30.806    usb_control/VbgPowerPowerPulsing_en_reg
  -------------------------------------------------------------------
                         required time                         30.806    
                         arrival time                         -28.388    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_header_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.865ns  (logic 2.125ns (21.541%)  route 7.740ns (78.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 30.606 - 25.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 18.320 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.404    18.320    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.445 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=262, routed)         7.740    28.185    usb_control/UsbCommandDebug[0]
    SLICE_X32Y39         FDCE                                         r  usb_control/Microroc_param_header_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.407    30.606    usb_control/clk
    SLICE_X32Y39         FDCE                                         r  usb_control/Microroc_param_header_reg[7]/C
                         clock pessimism              0.223    30.829    
                         clock uncertainty           -0.057    30.772    
    SLICE_X32Y39         FDCE (Setup_fdce_C_D)       -0.059    30.713    usb_control/Microroc_param_header_reg[7]
  -------------------------------------------------------------------
                         required time                         30.713    
                         arrival time                         -28.185    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_DAC2_Vth_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.720ns  (logic 2.125ns (21.862%)  route 7.595ns (78.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 30.608 - 25.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 18.320 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.404    18.320    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.445 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=262, routed)         7.595    28.040    usb_control/UsbCommandDebug[0]
    SLICE_X29Y40         FDCE                                         r  usb_control/Microroc_param_DAC2_Vth_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.409    30.608    usb_control/clk
    SLICE_X29Y40         FDCE                                         r  usb_control/Microroc_param_DAC2_Vth_reg[9]/C
                         clock pessimism              0.223    30.831    
                         clock uncertainty           -0.057    30.774    
    SLICE_X29Y40         FDCE (Setup_fdce_C_D)       -0.059    30.715    usb_control/Microroc_param_DAC2_Vth_reg[9]
  -------------------------------------------------------------------
                         required time                         30.715    
                         arrival time                         -28.040    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_Ctest_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.524ns  (logic 2.244ns (23.561%)  route 7.280ns (76.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 30.613 - 25.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 18.320 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.404    18.320    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.445 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=262, routed)         6.907    27.352    usb_control/UsbCommandDebug[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I3_O)        0.119    27.471 r  usb_control/Microroc_param_Ctest[1]_i_1/O
                         net (fo=1, routed)           0.374    27.844    usb_control/Microroc_param_Ctest[1]_i_1_n_0
    SLICE_X22Y49         FDCE                                         r  usb_control/Microroc_param_Ctest_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.414    30.613    usb_control/clk
    SLICE_X22Y49         FDCE                                         r  usb_control/Microroc_param_Ctest_reg[1]/C
                         clock pessimism              0.223    30.836    
                         clock uncertainty           -0.057    30.779    
    SLICE_X22Y49         FDCE (Setup_fdce_C_D)       -0.201    30.578    usb_control/Microroc_param_Ctest_reg[1]
  -------------------------------------------------------------------
                         required time                         30.578    
                         arrival time                         -27.844    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_Read_reg_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.672ns  (logic 2.335ns (24.142%)  route 7.337ns (75.858%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 30.614 - 25.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 18.320 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.404    18.320    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.445 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=257, routed)         6.385    26.830    usb_control/UsbCommandDebug[1]
    SLICE_X20Y45         LUT4 (Prop_lut4_I1_O)        0.105    26.935 r  usb_control/Microroc_param_Ctest[14]_i_2/O
                         net (fo=4, routed)           0.693    27.627    usb_control/Microroc_param_Ctest[14]_i_2_n_0
    SLICE_X19Y45         LUT5 (Prop_lut5_I4_O)        0.105    27.732 r  usb_control/Microroc_param_Read_reg[46]_i_1/O
                         net (fo=1, routed)           0.260    27.992    usb_control/Microroc_param_Read_reg[46]_i_1_n_0
    SLICE_X19Y45         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.415    30.614    usb_control/clk
    SLICE_X19Y45         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[46]/C
                         clock pessimism              0.223    30.837    
                         clock uncertainty           -0.057    30.780    
    SLICE_X19Y45         FDCE (Setup_fdce_C_D)       -0.047    30.733    usb_control/Microroc_param_Read_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         30.733    
                         arrival time                         -27.992    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_DAC0_Vth_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.627ns  (logic 2.125ns (22.073%)  route 7.502ns (77.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 30.607 - 25.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 18.320 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.404    18.320    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.445 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=262, routed)         7.502    27.947    usb_control/UsbCommandDebug[0]
    SLICE_X30Y41         FDCE                                         r  usb_control/Microroc_param_DAC0_Vth_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.408    30.607    usb_control/clk
    SLICE_X30Y41         FDCE                                         r  usb_control/Microroc_param_DAC0_Vth_reg[9]/C
                         clock pessimism              0.223    30.830    
                         clock uncertainty           -0.057    30.773    
    SLICE_X30Y41         FDCE (Setup_fdce_C_D)       -0.015    30.758    usb_control/Microroc_param_DAC0_Vth_reg[9]
  -------------------------------------------------------------------
                         required time                         30.758    
                         arrival time                         -27.947    
  -------------------------------------------------------------------
                         slack                                  2.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 usb_control/SingleChannelMask_reg[144]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/MicrorocChannelMask_reg[144]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.679%)  route 0.305ns (59.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.564     2.043    usb_control/clk
    SLICE_X46Y54         FDPE                                         r  usb_control/SingleChannelMask_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDPE (Prop_fdpe_C_Q)         0.164     2.207 r  usb_control/SingleChannelMask_reg[144]/Q
                         net (fo=1, routed)           0.305     2.511    usb_control/SingleChannelMask[144]
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.045     2.556 r  usb_control/MicrorocChannelMask[144]_i_1/O
                         net (fo=1, routed)           0.000     2.556    usb_control/MicrorocChannelMask[144]_i_1_n_0
    SLICE_X41Y44         FDPE                                         r  usb_control/MicrorocChannelMask_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.908     2.674    usb_control/clk
    SLICE_X41Y44         FDPE                                         r  usb_control/MicrorocChannelMask_reg[144]/C
                         clock pessimism             -0.292     2.382    
    SLICE_X41Y44         FDPE (Hold_fdpe_C_D)         0.092     2.474    usb_control/MicrorocChannelMask_reg[144]
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[453]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[469]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.693%)  route 0.188ns (50.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.637     2.116    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X33Y48         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[453]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     2.257 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[453]/Q
                         net (fo=1, routed)           0.188     2.446    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[453]
    SLICE_X31Y52         LUT5 (Prop_lut5_I0_O)        0.045     2.491 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[469]_i_1/O
                         net (fo=1, routed)           0.000     2.491    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[469]_i_1_n_0
    SLICE_X31Y52         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[469]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.841     2.607    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X31Y52         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[469]/C
                         clock pessimism             -0.292     2.315    
    SLICE_X31Y52         FDCE (Hold_fdce_C_D)         0.091     2.406    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[469]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[338]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.008%)  route 0.194ns (50.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.636     2.115    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y46         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDPE (Prop_fdpe_C_Q)         0.141     2.256 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[1]/Q
                         net (fo=1, routed)           0.194     2.450    Microroc_u1/SC_Readreg/Microroc_Param/Microroc_Discriminator_Mask[1]
    SLICE_X29Y53         LUT5 (Prop_lut5_I1_O)        0.045     2.495 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[338]_i_1/O
                         net (fo=1, routed)           0.000     2.495    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[338]_i_1_n_0
    SLICE_X29Y53         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[338]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.840     2.606    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X29Y53         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[338]/C
                         clock pessimism             -0.292     2.314    
    SLICE_X29Y53         FDCE (Hold_fdce_C_D)         0.091     2.405    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[338]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[339]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.842%)  route 0.195ns (51.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.637     2.116    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X29Y48         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDPE (Prop_fdpe_C_Q)         0.141     2.257 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[2]/Q
                         net (fo=1, routed)           0.195     2.452    Microroc_u1/SC_Readreg/Microroc_Param/Microroc_Discriminator_Mask[2]
    SLICE_X28Y53         LUT5 (Prop_lut5_I1_O)        0.045     2.497 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[339]_i_1/O
                         net (fo=1, routed)           0.000     2.497    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[339]_i_1_n_0
    SLICE_X28Y53         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[339]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.840     2.606    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X28Y53         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[339]/C
                         clock pessimism             -0.292     2.314    
    SLICE_X28Y53         FDCE (Hold_fdce_C_D)         0.091     2.405    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[339]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB36E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.329ns  (logic 0.167ns (50.687%)  route 0.162ns (49.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 15.203 - 12.500 ) 
    Source Clock Delay      (SCD):    2.105ns = ( 14.605 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.626    14.605    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y24          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.167    14.772 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=5, routed)           0.162    14.935    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X0Y4          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.937    15.203    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X0Y4          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.545    14.658    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    14.841    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -14.841    
                         arrival time                          14.935    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Param_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.879%)  route 0.187ns (45.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.637     2.116    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y48         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Param_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.128     2.244 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Param_reg[1]/Q
                         net (fo=5, routed)           0.187     2.431    Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Param_reg_n_0_[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I4_O)        0.099     2.530 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask[5]_i_1/O
                         net (fo=1, routed)           0.000     2.530    Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask[5]_i_1_n_0
    SLICE_X30Y51         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.841     2.607    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X30Y51         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[5]/C
                         clock pessimism             -0.292     2.315    
    SLICE_X30Y51         FDPE (Hold_fdpe_C_D)         0.121     2.436    Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[376]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[392]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.927%)  route 0.314ns (60.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.568     2.047    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X34Y53         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[376]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.164     2.211 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[376]/Q
                         net (fo=1, routed)           0.314     2.525    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[376]
    SLICE_X40Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.570 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[392]_i_1/O
                         net (fo=1, routed)           0.000     2.570    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[392]_i_1_n_0
    SLICE_X40Y45         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[392]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.908     2.674    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X40Y45         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[392]/C
                         clock pessimism             -0.292     2.382    
    SLICE_X40Y45         FDCE (Hold_fdce_C_D)         0.091     2.473    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[392]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 usb_control/SingleChannelMask_reg[120]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/MicrorocChannelMask_reg[120]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.364%)  route 0.275ns (59.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.628     2.107    usb_control/clk
    SLICE_X52Y44         FDPE                                         r  usb_control/SingleChannelMask_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDPE (Prop_fdpe_C_Q)         0.141     2.248 r  usb_control/SingleChannelMask_reg[120]/Q
                         net (fo=1, routed)           0.275     2.523    usb_control/SingleChannelMask[120]
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.045     2.568 r  usb_control/MicrorocChannelMask[120]_i_1/O
                         net (fo=1, routed)           0.000     2.568    usb_control/MicrorocChannelMask[120]_i_1_n_0
    SLICE_X41Y44         FDPE                                         r  usb_control/MicrorocChannelMask_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.908     2.674    usb_control/clk
    SLICE_X41Y44         FDPE                                         r  usb_control/MicrorocChannelMask_reg[120]/C
                         clock pessimism             -0.295     2.378    
    SLICE_X41Y44         FDPE (Hold_fdpe_C_D)         0.092     2.470    usb_control/MicrorocChannelMask_reg[120]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 usb_control/Microroc_sw_hg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.756%)  route 0.239ns (56.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.639     2.118    usb_control/clk
    SLICE_X16Y49         FDPE                                         r  usb_control/Microroc_sw_hg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.141     2.259 r  usb_control/Microroc_sw_hg_reg[0]/Q
                         net (fo=1, routed)           0.239     2.498    Microroc_u1/SC_Readreg/Microroc_Param/Microroc_sw_hg[0]
    SLICE_X14Y50         LUT3 (Prop_lut3_I1_O)        0.045     2.543 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[72]_i_1/O
                         net (fo=1, routed)           0.000     2.543    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[72]_i_1_n_0
    SLICE_X14Y50         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.845     2.611    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X14Y50         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[72]/C
                         clock pessimism             -0.292     2.319    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.120     2.439    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[357]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.946%)  route 0.237ns (56.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.637     2.116    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X31Y49         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDPE (Prop_fdpe_C_Q)         0.141     2.257 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[20]/Q
                         net (fo=1, routed)           0.237     2.494    Microroc_u1/SC_Readreg/Microroc_Param/Microroc_Discriminator_Mask[20]
    SLICE_X30Y53         LUT5 (Prop_lut5_I1_O)        0.045     2.539 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[357]_i_1/O
                         net (fo=1, routed)           0.000     2.539    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[357]_i_1_n_0
    SLICE_X30Y53         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[357]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.840     2.606    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X30Y53         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[357]/C
                         clock pessimism             -0.292     2.314    
    SLICE_X30Y53         FDCE (Hold_fdce_C_D)         0.121     2.435    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[357]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y12     Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y12     Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y3      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y2      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y4      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y5      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y18     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y7      Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y7      Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X1Y26     usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X37Y49     Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[504]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X37Y44     Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[509]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X35Y44     Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[514]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X34Y44     Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[515]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X35Y49     Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[516]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y25     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y25     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X9Y26      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X9Y26      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y28      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X23Y29     Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X23Y29     Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X23Y29     Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X23Y29     Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_PULSE_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y32      Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y32      Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y32      Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y32      Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X6Y33      Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X7Y35      Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack      196.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.453ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.056ns (30.933%)  route 2.358ns (69.067%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.601     6.017    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X4Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.379     6.396 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/Q
                         net (fo=2, routed)           0.816     7.212    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_22_out[1]
    SLICE_X4Y45          LUT4 (Prop_lut4_I0_O)        0.118     7.330 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_6/O
                         net (fo=1, routed)           0.464     7.794    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_6_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.291     8.085 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.672     8.756    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_2_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.268     9.024 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.406     9.430    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X2Y45          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X2Y45          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.290   205.973    
                         clock uncertainty           -0.074   205.899    
    SLICE_X2Y45          FDPE (Setup_fdpe_C_D)       -0.015   205.884    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                        205.884    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                196.453    

Slack (MET) :             196.584ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 1.056ns (32.283%)  route 2.215ns (67.717%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.601     6.017    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X4Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.379     6.396 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/Q
                         net (fo=2, routed)           0.816     7.212    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_22_out[1]
    SLICE_X4Y45          LUT4 (Prop_lut4_I0_O)        0.118     7.330 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_6/O
                         net (fo=1, routed)           0.464     7.794    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_6_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.291     8.085 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.672     8.756    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_2_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.268     9.024 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.263     9.288    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X2Y45          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X2Y45          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.290   205.973    
                         clock uncertainty           -0.074   205.899    
    SLICE_X2Y45          FDPE (Setup_fdpe_C_D)       -0.027   205.872    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                        205.872    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                196.584    

Slack (MET) :             196.727ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 2.230ns (70.465%)  route 0.935ns (29.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.572     5.987    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y18         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     8.112 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           0.935     9.047    Microroc_u1/SC_Readreg/BitShift/dout[7]
    SLICE_X9Y46          LUT4 (Prop_lut4_I0_O)        0.105     9.152 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[7]_i_1/O
                         net (fo=1, routed)           0.000     9.152    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[7]_i_1_n_0
    SLICE_X9Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]/C
                         clock pessimism              0.307   205.921    
                         clock uncertainty           -0.074   205.847    
    SLICE_X9Y46          FDCE (Setup_fdce_C_D)        0.032   205.879    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]
  -------------------------------------------------------------------
                         required time                        205.879    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                196.727    

Slack (MET) :             196.727ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 2.230ns (69.949%)  route 0.958ns (30.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 205.615 - 200.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.572     5.987    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y18         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.125     8.112 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           0.958     9.070    Microroc_u1/SC_Readreg/BitShift/dout[15]
    SLICE_X10Y46         LUT4 (Prop_lut4_I0_O)        0.105     9.175 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[15]_i_1/O
                         net (fo=1, routed)           0.000     9.175    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[15]_i_1_n_0
    SLICE_X10Y46         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.416   205.615    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X10Y46         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/C
                         clock pessimism              0.290   205.905    
                         clock uncertainty           -0.074   205.831    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.072   205.903    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]
  -------------------------------------------------------------------
                         required time                        205.903    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                196.727    

Slack (MET) :             196.737ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 2.230ns (69.818%)  route 0.964ns (30.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.572     5.987    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y18         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.125     8.112 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.964     9.076    Microroc_u1/SC_Readreg/BitShift/dout[11]
    SLICE_X8Y47          LUT4 (Prop_lut4_I0_O)        0.105     9.181 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[11]_i_1/O
                         net (fo=1, routed)           0.000     9.181    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[11]_i_1_n_0
    SLICE_X8Y47          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X8Y47          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[11]/C
                         clock pessimism              0.307   205.921    
                         clock uncertainty           -0.074   205.847    
    SLICE_X8Y47          FDCE (Setup_fdce_C_D)        0.072   205.919    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[11]
  -------------------------------------------------------------------
                         required time                        205.919    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                196.737    

Slack (MET) :             196.739ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 2.230ns (69.862%)  route 0.962ns (30.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.572     5.987    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y18         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.125     8.112 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.962     9.074    Microroc_u1/SC_Readreg/BitShift/dout[12]
    SLICE_X8Y46          LUT4 (Prop_lut4_I0_O)        0.105     9.179 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[12]_i_1/O
                         net (fo=1, routed)           0.000     9.179    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[12]_i_1_n_0
    SLICE_X8Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X8Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[12]/C
                         clock pessimism              0.307   205.921    
                         clock uncertainty           -0.074   205.847    
    SLICE_X8Y46          FDCE (Setup_fdce_C_D)        0.072   205.919    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[12]
  -------------------------------------------------------------------
                         required time                        205.919    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                196.739    

Slack (MET) :             196.750ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.230ns (70.059%)  route 0.953ns (29.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.572     5.987    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y18         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     8.112 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.953     9.065    Microroc_u1/SC_Readreg/BitShift/dout[4]
    SLICE_X8Y46          LUT4 (Prop_lut4_I0_O)        0.105     9.170 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[4]_i_1/O
                         net (fo=1, routed)           0.000     9.170    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[4]_i_1_n_0
    SLICE_X8Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X8Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]/C
                         clock pessimism              0.307   205.921    
                         clock uncertainty           -0.074   205.847    
    SLICE_X8Y46          FDCE (Setup_fdce_C_D)        0.074   205.921    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]
  -------------------------------------------------------------------
                         required time                        205.921    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                196.750    

Slack (MET) :             196.752ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.773ns (26.724%)  route 2.120ns (73.276%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X3Y47          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.379     6.397 f  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.710     7.107    Microroc_u1/SC_Readreg/BitShift/data_cnt_reg__0[0]
    SLICE_X3Y47          LUT4 (Prop_lut4_I3_O)        0.119     7.226 r  Microroc_u1/SC_Readreg/BitShift/i__i_1/O
                         net (fo=2, routed)           0.685     7.911    Microroc_u1/SC_Readreg/BitShift/i__i_1_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.275     8.186 r  Microroc_u1/SC_Readreg/BitShift/__0/i_/O
                         net (fo=16, routed)          0.724     8.910    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit
    SLICE_X9Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]/C
                         clock pessimism              0.290   205.904    
                         clock uncertainty           -0.074   205.830    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.168   205.662    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]
  -------------------------------------------------------------------
                         required time                        205.662    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                196.752    

Slack (MET) :             196.752ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.773ns (26.724%)  route 2.120ns (73.276%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X3Y47          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.379     6.397 f  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.710     7.107    Microroc_u1/SC_Readreg/BitShift/data_cnt_reg__0[0]
    SLICE_X3Y47          LUT4 (Prop_lut4_I3_O)        0.119     7.226 r  Microroc_u1/SC_Readreg/BitShift/i__i_1/O
                         net (fo=2, routed)           0.685     7.911    Microroc_u1/SC_Readreg/BitShift/i__i_1_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.275     8.186 r  Microroc_u1/SC_Readreg/BitShift/__0/i_/O
                         net (fo=16, routed)          0.724     8.910    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit
    SLICE_X9Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[6]/C
                         clock pessimism              0.290   205.904    
                         clock uncertainty           -0.074   205.830    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.168   205.662    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[6]
  -------------------------------------------------------------------
                         required time                        205.662    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                196.752    

Slack (MET) :             196.752ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.773ns (26.724%)  route 2.120ns (73.276%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X3Y47          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.379     6.397 f  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.710     7.107    Microroc_u1/SC_Readreg/BitShift/data_cnt_reg__0[0]
    SLICE_X3Y47          LUT4 (Prop_lut4_I3_O)        0.119     7.226 r  Microroc_u1/SC_Readreg/BitShift/i__i_1/O
                         net (fo=2, routed)           0.685     7.911    Microroc_u1/SC_Readreg/BitShift/i__i_1_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.275     8.186 r  Microroc_u1/SC_Readreg/BitShift/__0/i_/O
                         net (fo=16, routed)          0.724     8.910    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit
    SLICE_X9Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]/C
                         clock pessimism              0.290   205.904    
                         clock uncertainty           -0.074   205.830    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.168   205.662    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]
  -------------------------------------------------------------------
                         required time                        205.662    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                196.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.343    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X7Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.944     2.710    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.563     2.146    
    SLICE_X7Y44          FDCE (Hold_fdce_C_D)         0.075     2.221    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.666     2.145    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y41          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDPE (Prop_fdpe_C_Q)         0.141     2.286 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.342    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X7Y41          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.943     2.709    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y41          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.563     2.145    
    SLICE_X7Y41          FDPE (Hold_fdpe_C_D)         0.075     2.220    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.847%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y43          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.058     2.345    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X4Y43          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.944     2.710    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y43          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.563     2.146    
    SLICE_X4Y43          FDCE (Hold_fdce_C_D)         0.076     2.222    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y43          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.057     2.344    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X4Y43          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.944     2.710    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y43          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.563     2.146    
    SLICE_X4Y43          FDCE (Hold_fdce_C_D)         0.071     2.217    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y43          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.064     2.351    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X4Y43          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.944     2.710    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y43          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.563     2.146    
    SLICE_X4Y43          FDCE (Hold_fdce_C_D)         0.075     2.221    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.064     2.351    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X4Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.944     2.710    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.563     2.146    
    SLICE_X4Y44          FDCE (Hold_fdce_C_D)         0.075     2.221    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.668     2.147    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X0Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141     2.288 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.064     2.352    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X0Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.945     2.711    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X0Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.563     2.147    
    SLICE_X0Y44          FDCE (Hold_fdce_C_D)         0.075     2.222    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/rd_clk
    SLICE_X11Y43         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     2.259 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.067     2.326    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/out
    SLICE_X11Y43         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X11Y43         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.561     2.118    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.075     2.193    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.575%)  route 0.107ns (36.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.141     2.259 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[8]/Q
                         net (fo=1, routed)           0.107     2.366    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg_n_0_[8]
    SLICE_X8Y47          LUT4 (Prop_lut4_I2_O)        0.045     2.411 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[9]_i_1/O
                         net (fo=1, routed)           0.000     2.411    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[9]_i_1_n_0
    SLICE_X8Y47          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.915     2.681    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X8Y47          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[9]/C
                         clock pessimism             -0.545     2.135    
    SLICE_X8Y47          FDCE (Hold_fdce_C_D)         0.121     2.256    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDCE (Prop_fdce_C_Q)         0.164     2.310 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.366    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X6Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.944     2.710    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X6Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.563     2.146    
    SLICE_X6Y44          FDCE (Hold_fdce_C_D)         0.060     2.206    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_5
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X0Y18     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y1    Clk_Gen/BUFG_Clk_5M/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X34Y34     Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y43      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y43      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X34Y34     Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y43      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y43      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y44      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X40Y33     Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X39Y33     Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clkout
  To Clock:  usb_clkout

Setup :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_pktend
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 3.788ns (66.322%)  route 1.923ns (33.678%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.437     4.652    usb_cy7c68013A/CLK
    SLICE_X89Y133        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDRE (Prop_fdre_C_Q)         0.379     5.031 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=13, routed)          0.381     5.412    usb_cy7c68013A/State[1]
    SLICE_X88Y133        LUT3 (Prop_lut3_I0_O)        0.105     5.517 r  usb_cy7c68013A/usb_pktend_OBUF_inst_i_1/O
                         net (fo=11, routed)          1.543     7.059    usb_pktend_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.304    10.363 r  usb_pktend_OBUF_inst/O
                         net (fo=0)                   0.000    10.363    usb_pktend
    G1                                                                r  usb_pktend (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.363    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_slrd
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 3.779ns (66.185%)  route 1.930ns (33.815%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.435     4.650    usb_cy7c68013A/CLK
    SLICE_X89Y131        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y131        FDRE (Prop_fdre_C_Q)         0.379     5.029 f  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=12, routed)          0.509     5.538    usb_cy7c68013A/State[0]
    SLICE_X89Y131        LUT3 (Prop_lut3_I0_O)        0.105     5.643 r  usb_cy7c68013A/usb_sloe_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.421     7.064    usb_slrd_OBUF
    H3                   OBUF (Prop_obuf_I_O)         3.295    10.359 r  usb_slrd_OBUF_inst/O
                         net (fo=0)                   0.000    10.359    usb_slrd
    H3                                                                r  usb_slrd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_sloe
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 3.785ns (66.728%)  route 1.887ns (33.272%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.435     4.650    usb_cy7c68013A/CLK
    SLICE_X89Y131        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y131        FDRE (Prop_fdre_C_Q)         0.379     5.029 f  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=12, routed)          0.509     5.538    usb_cy7c68013A/State[0]
    SLICE_X89Y131        LUT3 (Prop_lut3_I0_O)        0.105     5.643 r  usb_cy7c68013A/usb_sloe_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.378     7.021    usb_slrd_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.301    10.323 r  usb_sloe_OBUF_inst/O
                         net (fo=0)                   0.000    10.323    usb_sloe
    K2                                                                r  usb_sloe (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_slwr
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 3.778ns (67.066%)  route 1.855ns (32.934%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.435     4.650    usb_cy7c68013A/CLK
    SLICE_X89Y131        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y131        FDRE (Prop_fdre_C_Q)         0.379     5.029 r  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=12, routed)          0.494     5.523    usb_cy7c68013A/State[0]
    SLICE_X89Y133        LUT3 (Prop_lut3_I1_O)        0.105     5.628 r  usb_cy7c68013A/usb_slwr_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.361     6.989    usb_slwr_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.294    10.283 r  usb_slwr_OBUF_inst/O
                         net (fo=0)                   0.000    10.283    usb_slwr
    H2                                                                r  usb_slwr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 0.589ns (8.254%)  route 6.547ns (91.746%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 14.926 - 10.417 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.437     4.652    usb_cy7c68013A/CLK
    SLICE_X89Y133        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDRE (Prop_fdre_C_Q)         0.379     5.031 f  usb_cy7c68013A/FSM_sequential_State_reg[2]/Q
                         net (fo=12, routed)          4.737     9.768    usb_cy7c68013A/State[2]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.105     9.873 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_20/O
                         net (fo=5, routed)           0.990    10.863    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.105    10.968 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.820    11.788    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.453    14.926    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X0Y2          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    15.084    
                         clock uncertainty           -0.035    15.049    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.662    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 0.589ns (8.343%)  route 6.471ns (91.657%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 14.923 - 10.417 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.437     4.652    usb_cy7c68013A/CLK
    SLICE_X89Y133        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDRE (Prop_fdre_C_Q)         0.379     5.031 f  usb_cy7c68013A/FSM_sequential_State_reg[2]/Q
                         net (fo=12, routed)          4.737     9.768    usb_cy7c68013A/State[2]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.105     9.873 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_20/O
                         net (fo=5, routed)           1.080    10.952    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.105    11.057 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=2, routed)           0.654    11.711    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_empty_fb_i_reg
    RAMB36_X0Y3          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.450    14.923    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X0Y3          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    15.081    
                         clock uncertainty           -0.035    15.046    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.659    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 0.589ns (8.404%)  route 6.419ns (91.596%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 14.917 - 10.417 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.437     4.652    usb_cy7c68013A/CLK
    SLICE_X89Y133        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDRE (Prop_fdre_C_Q)         0.379     5.031 f  usb_cy7c68013A/FSM_sequential_State_reg[2]/Q
                         net (fo=12, routed)          4.737     9.768    usb_cy7c68013A/State[2]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.105     9.873 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_20/O
                         net (fo=5, routed)           1.080    10.952    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.105    11.057 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=2, routed)           0.603    11.660    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_empty_fb_i_reg
    RAMB36_X0Y4          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.444    14.917    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X0Y4          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    15.075    
                         clock uncertainty           -0.035    15.040    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.653    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -11.660    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.219ns  (required time - arrival time)
  Source:                 usb_flagb
                            (input port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 1.541ns (22.323%)  route 5.363ns (77.677%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            15.000ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 25.294 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    L1                                                0.000    15.000 f  usb_flagb (IN)
                         net (fo=0)                   0.000    15.000    usb_flagb
    L1                   IBUF (Prop_ibuf_I_O)         1.436    16.436 f  usb_flagb_IBUF_inst/O
                         net (fo=5, routed)           4.076    20.512    usb_cy7c68013A/usb_flagb_IBUF
    SLICE_X18Y49         LUT4 (Prop_lut4_I0_O)        0.105    20.617 r  usb_cy7c68013A/FD_BUS_OUT[15]_i_1/O
                         net (fo=16, routed)          1.287    21.904    usb_cy7c68013A/FD_BUS_OUT
    SLICE_X8Y21          FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.405    25.294    usb_cy7c68013A/CLK
    SLICE_X8Y21          FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[0]/C
                         clock pessimism              0.000    25.294    
                         clock uncertainty           -0.035    25.259    
    SLICE_X8Y21          FDRE (Setup_fdre_C_CE)      -0.136    25.123    usb_cy7c68013A/FD_BUS_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                  3.219    

Slack (MET) :             3.219ns  (required time - arrival time)
  Source:                 usb_flagb
                            (input port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 1.541ns (22.323%)  route 5.363ns (77.677%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            15.000ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 25.294 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    L1                                                0.000    15.000 f  usb_flagb (IN)
                         net (fo=0)                   0.000    15.000    usb_flagb
    L1                   IBUF (Prop_ibuf_I_O)         1.436    16.436 f  usb_flagb_IBUF_inst/O
                         net (fo=5, routed)           4.076    20.512    usb_cy7c68013A/usb_flagb_IBUF
    SLICE_X18Y49         LUT4 (Prop_lut4_I0_O)        0.105    20.617 r  usb_cy7c68013A/FD_BUS_OUT[15]_i_1/O
                         net (fo=16, routed)          1.287    21.904    usb_cy7c68013A/FD_BUS_OUT
    SLICE_X8Y21          FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.405    25.294    usb_cy7c68013A/CLK
    SLICE_X8Y21          FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[1]/C
                         clock pessimism              0.000    25.294    
                         clock uncertainty           -0.035    25.259    
    SLICE_X8Y21          FDRE (Setup_fdre_C_CE)      -0.136    25.123    usb_cy7c68013A/FD_BUS_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                  3.219    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 0.589ns (8.718%)  route 6.167ns (91.282%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.915 - 10.417 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.437     4.652    usb_cy7c68013A/CLK
    SLICE_X89Y133        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDRE (Prop_fdre_C_Q)         0.379     5.031 f  usb_cy7c68013A/FSM_sequential_State_reg[2]/Q
                         net (fo=12, routed)          4.737     9.768    usb_cy7c68013A/State[2]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.105     9.873 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_20/O
                         net (fo=5, routed)           0.990    10.863    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.105    10.968 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.440    11.408    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.442    14.915    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X0Y5          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    15.073    
                         clock uncertainty           -0.035    15.038    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.651    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                  3.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 12.420 - 10.417 ) 
    Source Clock Delay      (SCD):    1.487ns = ( 11.904 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.564    11.904    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X63Y64         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDCE (Prop_fdce_C_Q)         0.146    12.050 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055    12.105    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X63Y64         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.834    12.420    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X63Y64         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.516    11.904    
    SLICE_X63Y64         FDCE (Hold_fdce_C_D)         0.083    11.987    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.987    
                         arrival time                          12.105    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 12.486 - 10.417 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 11.969 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.628    11.969    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X13Y25         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.146    12.115 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.055    12.170    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[10]
    SLICE_X13Y25         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.900    12.486    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X13Y25         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.969    
    SLICE_X13Y25         FDCE (Hold_fdce_C_D)         0.082    12.051    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        -12.051    
                         arrival time                          12.170    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 12.487 - 10.417 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 11.970 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.629    11.970    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X15Y23         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.146    12.116 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055    12.171    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X15Y23         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.901    12.487    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X15Y23         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.970    
    SLICE_X15Y23         FDCE (Hold_fdce_C_D)         0.082    12.052    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        -12.052    
                         arrival time                          12.171    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 12.490 - 10.417 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 11.972 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.631    11.972    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y28          FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDPE (Prop_fdpe_C_Q)         0.146    12.118 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055    12.173    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X9Y28          FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.904    12.490    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y28          FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C  (IS_INVERTED)
                         clock pessimism             -0.518    11.972    
    SLICE_X9Y28          FDPE (Hold_fdpe_C_D)         0.082    12.054    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                        -12.054    
                         arrival time                          12.173    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 12.420 - 10.417 ) 
    Source Clock Delay      (SCD):    1.487ns = ( 11.904 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.564    11.904    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X63Y64         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDCE (Prop_fdce_C_Q)         0.146    12.050 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055    12.105    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X63Y64         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.834    12.420    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X63Y64         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.516    11.904    
    SLICE_X63Y64         FDCE (Hold_fdce_C_D)         0.078    11.982    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.982    
                         arrival time                          12.105    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 12.487 - 10.417 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 11.970 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.629    11.970    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X15Y23         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.146    12.116 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055    12.171    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X15Y23         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.901    12.487    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X15Y23         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.970    
    SLICE_X15Y23         FDCE (Hold_fdce_C_D)         0.078    12.048    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        -12.048    
                         arrival time                          12.171    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.362ns  (logic 0.146ns (40.354%)  route 0.216ns (59.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 12.456 - 10.417 ) 
    Source Clock Delay      (SCD):    1.487ns = ( 11.904 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.564    11.904    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y65         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.146    12.050 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=3, routed)           0.216    12.266    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB18_X1Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.870    12.456    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.501    11.956    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    12.139    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -12.139    
                         arrival time                          12.266    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.210ns  (logic 0.146ns (69.586%)  route 0.064ns (30.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 12.412 - 10.417 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 11.898 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.558    11.898    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDPE (Prop_fdpe_C_Q)         0.146    12.044 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.064    12.108    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X52Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.826    12.412    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514    11.898    
    SLICE_X52Y67         FDPE (Hold_fdpe_C_D)         0.082    11.980    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                        -11.980    
                         arrival time                          12.108    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.210ns  (logic 0.146ns (69.586%)  route 0.064ns (30.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 12.487 - 10.417 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 11.969 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.628    11.969    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X16Y23         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDCE (Prop_fdce_C_Q)         0.146    12.115 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.064    12.179    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X16Y23         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.901    12.487    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X16Y23         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.518    11.969    
    SLICE_X16Y23         FDCE (Hold_fdce_C_D)         0.082    12.051    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        -12.051    
                         arrival time                          12.179    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/Acq_Start_Stop_sync2_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.569     1.492    usb_cy7c68013A/CLK
    SLICE_X64Y99         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/Q
                         net (fo=1, routed)           0.064     1.697    usb_cy7c68013A/Acq_Start_Stop_sync1
    SLICE_X64Y99         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.841     2.010    usb_cy7c68013A/CLK
    SLICE_X64Y99         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync2_reg/C
                         clock pessimism             -0.518     1.492    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.075     1.567    usb_cy7c68013A/Acq_Start_Stop_sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clkout
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { usb_clkout }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y3     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y2     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y4     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y5     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB18_X1Y26    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.833      19.241     BUFGCTRL_X0Y16  Clk_Gen/BUFG_IFCLK/I
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X13Y23    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X13Y25    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X13Y25    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X13Y25    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X63Y68    usb_cy7c68013A/ControlWord_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X63Y68    usb_cy7c68013A/ControlWord_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X63Y68    usb_cy7c68013A/ControlWord_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X63Y68    usb_cy7c68013A/ControlWord_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X62Y68    usb_cy7c68013A/ControlWord_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X62Y68    usb_cy7c68013A/ControlWord_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X63Y68    usb_cy7c68013A/ControlWord_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X63Y68    usb_cy7c68013A/ControlWord_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X62Y68    usb_cy7c68013A/ControlWord_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X62Y68    usb_cy7c68013A/ControlWord_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X14Y27    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X14Y27    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X62Y67    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X62Y67    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X62Y67    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X16Y25    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X16Y25    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X16Y25    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X13Y25    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X13Y25    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  Clk_320M

Setup :            0  Failing Endpoints,  Worst Slack        2.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 usb_control/MicrorocTrigCoincid_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_320M rise@6.250ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.484ns (49.544%)  route 0.493ns (50.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 9.238 - 6.250 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.533     5.949    usb_control/clk
    SLICE_X13Y49         FDCE                                         r  usb_control/MicrorocTrigCoincid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.379     6.328 r  usb_control/MicrorocTrigCoincid_reg[1]/Q
                         net (fo=2, routed)           0.493     6.821    TrigSelect/MicrorocTrigCoincid[1]
    SLICE_X10Y51         LUT6 (Prop_lut6_I4_O)        0.105     6.926 r  TrigSelect/TrigOut/O
                         net (fo=1, routed)           0.000     6.926    Microroc_u1/HoldGenerator/TriggerExternal_reg[0]
    SLICE_X10Y51         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      6.250     6.250 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     6.250 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.633     7.883    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.960 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.278     9.238    Microroc_u1/HoldGenerator/rst_n
    SLICE_X10Y51         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[0]/C
                         clock pessimism              0.000     9.238    
                         clock uncertainty           -0.177     9.061    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.072     9.133    Microroc_u1/HoldGenerator/TrigShift_reg[0]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  2.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 usb_control/MicrorocTrigCoincid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/HoldGenerator/TrigShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.227ns (51.760%)  route 0.212ns (48.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.574     2.053    usb_control/clk
    SLICE_X9Y51          FDCE                                         r  usb_control/MicrorocTrigCoincid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.128     2.181 r  usb_control/MicrorocTrigCoincid_reg[0]/Q
                         net (fo=2, routed)           0.212     2.392    TrigSelect/MicrorocTrigCoincid[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I2_O)        0.099     2.491 r  TrigSelect/TrigOut/O
                         net (fo=1, routed)           0.000     2.491    Microroc_u1/HoldGenerator/TriggerExternal_reg[0]
    SLICE_X10Y51         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.700     0.700    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.845     1.574    Microroc_u1/HoldGenerator/rst_n
    SLICE_X10Y51         FDCE                                         r  Microroc_u1/HoldGenerator/TrigShift_reg[0]/C
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.177     1.751    
    SLICE_X10Y51         FDCE (Hold_fdce_C_D)         0.120     1.871    Microroc_u1/HoldGenerator/TrigShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.621    





---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  Clk_40M

Setup :            2  Failing Endpoints,  Worst Slack       -0.113ns,  Total Violation       -0.139ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.894ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_A
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 4.144ns (58.181%)  route 2.979ns (41.819%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.439     5.854    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X1Y74          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.379     6.233 f  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/Q
                         net (fo=51, routed)          0.601     6.835    Microroc_u1/MicrorocDaq/SlaveDaqControl/State[4]
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.105     6.940 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.226     7.166    Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_3_n_0
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.105     7.271 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.217     7.488    Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_A_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.105     7.593 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_A_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.316     7.909    Microroc_u1/MicrorocDaq/AutoDaqControl/DaqSelect_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I0_O)        0.105     8.014 r  Microroc_u1/MicrorocDaq/AutoDaqControl/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.619     9.632    PWR_ON_DAC_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.345    12.978 r  PWR_ON_A_OBUF_inst/O
                         net (fo=0)                   0.000    12.978    PWR_ON_A
    W22                                                               r  PWR_ON_A (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.978    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_DAC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 4.138ns (58.814%)  route 2.898ns (41.186%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.439     5.854    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X1Y74          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.379     6.233 f  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/Q
                         net (fo=51, routed)          0.601     6.835    Microroc_u1/MicrorocDaq/SlaveDaqControl/State[4]
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.105     6.940 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.226     7.166    Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_3_n_0
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.105     7.271 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.217     7.488    Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_A_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.105     7.593 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_A_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.316     7.909    Microroc_u1/MicrorocDaq/AutoDaqControl/DaqSelect_reg
    SLICE_X1Y74          LUT6 (Prop_lut6_I0_O)        0.105     8.014 r  Microroc_u1/MicrorocDaq/AutoDaqControl/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.538     9.551    PWR_ON_DAC_OBUF
    U20                  OBUF (Prop_obuf_I_O)         3.339    12.891 r  PWR_ON_DAC_OBUF_inst/O
                         net (fo=0)                   0.000    12.891    PWR_ON_DAC
    U20                                                               r  PWR_ON_DAC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.891    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_D
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 4.045ns (59.344%)  route 2.771ns (40.656%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.439     5.854    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X1Y74          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.379     6.233 f  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/Q
                         net (fo=51, routed)          0.601     6.835    Microroc_u1/MicrorocDaq/SlaveDaqControl/State[4]
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.105     6.940 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.226     7.166    Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_3_n_0
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.105     7.271 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/PWR_ON_D_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.424     7.694    Microroc_u1/MicrorocDaq/AutoDaqControl/Microroc_powerpulsing_en_reg
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.105     7.799 r  Microroc_u1/MicrorocDaq/AutoDaqControl/PWR_ON_D_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.520     9.320    PWR_ON_D_OBUF
    W21                  OBUF (Prop_obuf_I_O)         3.351    12.671 r  PWR_ON_D_OBUF_inst/O
                         net (fo=0)                   0.000    12.671    PWR_ON_D
    W21                                                               r  PWR_ON_D (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 usb_control/DaqSelect_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT2
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 3.826ns (56.473%)  route 2.949ns (43.527%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.439     5.854    usb_control/clk
    SLICE_X3Y74          FDPE                                         r  usb_control/DaqSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDPE (Prop_fdpe_C_Q)         0.379     6.233 r  usb_control/DaqSelect_reg/Q
                         net (fo=52, routed)          1.020     7.253    Microroc_u1/MicrorocDaq/SlaveDaqControl/DaqSelect
    SLICE_X0Y59          LUT4 (Prop_lut4_I1_O)        0.105     7.358 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/START_READOUT2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.929     9.287    START_READOUT2_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.342    12.628 r  START_READOUT2_OBUF_inst/O
                         net (fo=0)                   0.000    12.628    START_READOUT2
    W14                                                               r  START_READOUT2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.628    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_control/SCurve_Test_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 3.337ns (54.183%)  route 2.822ns (45.817%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.562     5.978    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X78Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SCurve_Test_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y40         FDCE (Prop_fdce_C_Q)         0.433     6.411 f  Microroc_Control/Microroc_SCurveTest/SC_test_control/SCurve_Test_Done_reg/Q
                         net (fo=3, routed)           0.867     7.277    Microroc_Control/Microroc_SCurveTest/SCTestDone
    SLICE_X78Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.382 f  Microroc_Control/Microroc_SCurveTest/usb_control_i_2/O
                         net (fo=2, routed)           0.328     7.711    Microroc_Control/Microroc_SCurveTest/SweepTestDone
    SLICE_X79Y47         LUT2 (Prop_lut2_I0_O)        0.105     7.816 r  Microroc_Control/Microroc_SCurveTest/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.627     9.442    LED_OBUF[5]
    Y9                   OBUF (Prop_obuf_I_O)         2.694    12.136 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.136    LED[5]
    Y9                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 Microroc_u1/MicrorocDaq/AutoDaqControl/Start_Acq_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_ACQ
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 3.839ns (62.094%)  route 2.344ns (37.906%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.450     5.865    Microroc_u1/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y65          FDCE                                         r  Microroc_u1/MicrorocDaq/AutoDaqControl/Start_Acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.379     6.244 r  Microroc_u1/MicrorocDaq/AutoDaqControl/Start_Acq_reg/Q
                         net (fo=2, routed)           0.639     6.884    Microroc_u1/MicrorocDaq/AutoDaqControl/AutoDaq_START_ACQ
    SLICE_X0Y72          LUT3 (Prop_lut3_I0_O)        0.105     6.989 r  Microroc_u1/MicrorocDaq/AutoDaqControl/START_ACQ_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.704     8.693    START_ACQ_OBUF
    Y22                  OBUF (Prop_obuf_I_O)         3.355    12.049 r  START_ACQ_OBUF_inst/O
                         net (fo=0)                   0.000    12.049    START_ACQ
    Y22                                                               r  START_ACQ (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.049    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 usb_control/DaqSelect_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RESET_B
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 3.826ns (62.284%)  route 2.317ns (37.716%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.439     5.854    usb_control/clk
    SLICE_X3Y74          FDPE                                         r  usb_control/DaqSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDPE (Prop_fdpe_C_Q)         0.379     6.233 r  usb_control/DaqSelect_reg/Q
                         net (fo=52, routed)          0.756     6.990    Microroc_u1/MicrorocDaq/AutoDaqControl/DaqSelect
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.105     7.095 r  Microroc_u1/MicrorocDaq/AutoDaqControl/RESET_B_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.561     8.655    RESET_B_OBUF
    V20                  OBUF (Prop_obuf_I_O)         3.342    11.997 r  RESET_B_OBUF_inst/O
                         net (fo=0)                   0.000    11.997    RESET_B
    V20                                                               r  RESET_B (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 Microroc_u1/MicrorocDaq/SlaveDaqControl/StartReadout_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT1
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 3.836ns (63.297%)  route 2.225ns (36.703%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.453     5.868    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X0Y63          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/StartReadout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.379     6.247 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/StartReadout_reg/Q
                         net (fo=3, routed)           0.783     7.030    Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaq_StartReadout
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.105     7.135 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/START_READOUT1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.442     8.577    START_READOUT1_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.352    11.929 r  START_READOUT1_OBUF_inst/O
                         net (fo=0)                   0.000    11.929    START_READOUT1
    W19                                                               r  START_READOUT1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 usb_control/Microroc_powerpulsing_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_ADC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 3.826ns (64.020%)  route 2.150ns (35.980%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.437     5.852    usb_control/clk
    SLICE_X5Y73          FDCE                                         r  usb_control/Microroc_powerpulsing_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.379     6.231 f  usb_control/Microroc_powerpulsing_en_reg/Q
                         net (fo=3, routed)           0.443     6.675    Microroc_powerpulsing_en
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.105     6.780 r  PWR_ON_ADC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.707     8.486    PWR_ON_ADC_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.342    11.828 r  PWR_ON_ADC_OBUF_inst/O
                         net (fo=0)                   0.000    11.828    PWR_ON_ADC
    U21                                                               r  PWR_ON_ADC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RST_COUNTERB
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 3.832ns (66.065%)  route 1.968ns (33.935%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.387     5.802    Microroc_u1/Trig_Gen/Clk
    SLICE_X9Y57          FDPE                                         r  Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDPE (Prop_fdpe_C_Q)         0.348     6.150 r  Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/Q
                         net (fo=1, routed)           1.968     8.119    RST_COUNTERB_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.484    11.602 r  RST_COUNTERB_OBUF_inst/O
                         net (fo=0)                   0.000    11.602    RST_COUNTERB
    Y19                                                               r  RST_COUNTERB (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.602    
  -------------------------------------------------------------------
                         slack                                  1.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.894ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RAZ_CHNP
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.876ns (44.907%)  route 1.074ns (55.093%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.600     2.079    Microroc_u1/Trig_Gen/Clk
    SLICE_X2Y61          FDCE                                         r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164     2.243 r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/Q
                         net (fo=1, routed)           1.074     3.317    Microroc_u1/Raz_chn
    H17                  OBUFDS (Prop_obufds_I_O)     0.712     4.029 r  Microroc_u1/OBUFDS_Raz/O
                         net (fo=0)                   0.000     4.029    RAZ_CHNP
    H17                                                               r  RAZ_CHNP (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.029    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.895ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RAZ_CHNN
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.877ns (44.935%)  route 1.074ns (55.065%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.600     2.079    Microroc_u1/Trig_Gen/Clk
    SLICE_X2Y61          FDCE                                         r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164     2.243 r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/Q
                         net (fo=1, routed)           1.074     3.317    Microroc_u1/Raz_chn
    H17                  OBUFDS (Prop_obufds_I_OB)    0.713     4.030 r  Microroc_u1/OBUFDS_Raz/OB
                         net (fo=0)                   0.000     4.030    RAZ_CHNN
    H18                                                               r  RAZ_CHNN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.974ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[0]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 1.374ns (66.483%)  route 0.693ns (33.517%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.564     2.043    usb_control/clk
    SLICE_X66Y61         FDPE                                         r  usb_control/LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y61         FDPE (Prop_fdpe_C_Q)         0.164     2.207 r  usb_control/LED_reg[0]/Q
                         net (fo=1, routed)           0.693     2.899    LED_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.210     4.109 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.109    LED[0]
    W7                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.109    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.990ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TRIG_EXT
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 1.417ns (71.401%)  route 0.567ns (28.599%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.662     2.141    Microroc_u1/Trig_Gen/Clk
    SLICE_X2Y32          FDCE                                         r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     2.305 r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/Q
                         net (fo=1, routed)           0.567     2.873    TRIG_EXT_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.253     4.125 r  TRIG_EXT_OBUF_inst/O
                         net (fo=0)                   0.000     4.125    TRIG_EXT
    W15                                                               r  TRIG_EXT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.125    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             6.005ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 1.358ns (64.651%)  route 0.743ns (35.349%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.561     2.040    usb_control/clk
    SLICE_X65Y66         FDPE                                         r  usb_control/LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.141     2.181 r  usb_control/LED_reg[2]/Q
                         net (fo=1, routed)           0.743     2.923    LED_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.217     4.140 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.140    LED[2]
    V5                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.140    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.034ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[3]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 1.374ns (64.694%)  route 0.750ns (35.306%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.566     2.045    usb_control/clk
    SLICE_X62Y53         FDPE                                         r  usb_control/LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDPE (Prop_fdpe_C_Q)         0.164     2.209 r  usb_control/LED_reg[3]/Q
                         net (fo=1, routed)           0.750     2.959    LED_OBUF[3]
    Y8                   OBUF (Prop_obuf_I_O)         1.210     4.169 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.169    LED[3]
    Y8                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.169    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.048ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[1]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 1.383ns (64.508%)  route 0.761ns (35.492%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.561     2.040    usb_control/clk
    SLICE_X66Y66         FDPE                                         r  usb_control/LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDPE (Prop_fdpe_C_Q)         0.164     2.204 r  usb_control/LED_reg[1]/Q
                         net (fo=1, routed)           0.761     2.964    LED_OBUF[1]
    U6                   OBUF (Prop_obuf_I_O)         1.219     4.183 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.183    LED[1]
    U6                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.183    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.057ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RST_COUNTERB
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 1.485ns (69.357%)  route 0.656ns (30.643%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.572     2.051    Microroc_u1/Trig_Gen/Clk
    SLICE_X9Y57          FDPE                                         r  Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDPE (Prop_fdpe_C_Q)         0.128     2.179 r  Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/Q
                         net (fo=1, routed)           0.656     2.835    RST_COUNTERB_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.357     4.192 r  RST_COUNTERB_OBUF_inst/O
                         net (fo=0)                   0.000     4.192    RST_COUNTERB
    Y19                                                               r  RST_COUNTERB (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.058ns  (arrival time - required time)
  Source:                 usb_control/DaqSelect_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT1
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 1.493ns (70.252%)  route 0.632ns (29.748%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.589     2.068    usb_control/clk
    SLICE_X3Y74          FDPE                                         r  usb_control/DaqSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDPE (Prop_fdpe_C_Q)         0.141     2.209 r  usb_control/DaqSelect_reg/Q
                         net (fo=52, routed)          0.247     2.456    Microroc_u1/MicrorocDaq/SlaveDaqControl/DaqSelect
    SLICE_X0Y73          LUT4 (Prop_lut4_I2_O)        0.045     2.501 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/START_READOUT1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.385     2.886    START_READOUT1_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.307     4.193 r  START_READOUT1_OBUF_inst/O
                         net (fo=0)                   0.000     4.193    START_READOUT1
    W19                                                               r  START_READOUT1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.193    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.061ns  (arrival time - required time)
  Source:                 Microroc_u1/MicrorocDaq/SlaveDaqControl/RESET_B_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RESET_B
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 1.483ns (69.777%)  route 0.642ns (30.223%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.593     2.072    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X1Y70          FDPE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/RESET_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_fdpe_C_Q)         0.141     2.213 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/RESET_B_reg/Q
                         net (fo=2, routed)           0.204     2.416    Microroc_u1/MicrorocDaq/AutoDaqControl/SlaveDaq_RESET_B
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.045     2.461 r  Microroc_u1/MicrorocDaq/AutoDaqControl/RESET_B_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.439     2.900    RESET_B_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.297     4.196 r  RESET_B_OBUF_inst/O
                         net (fo=0)                   0.000     4.196    RESET_B
    V20                                                               r  RESET_B (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  6.061    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_320M
  To Clock:  pll_40

Setup :            1  Failing Endpoint ,  Worst Slack       -1.929ns,  Total Violation       -1.929ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.929ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        13.526ns  (logic 1.427ns (10.547%)  route 12.100ns (89.453%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.599ns = ( 30.599 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 18.750 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
                         input delay                  0.000    18.750    
    W16                                               0.000    18.750 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    18.750    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         1.427    20.177 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)          12.100    32.276    Microroc_Control/TestGemEfficiency/Trigger2/OUT_TRIG2B[0]
    SLICE_X20Y26         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.400    30.599    Microroc_Control/TestGemEfficiency/Trigger2/Clk
    SLICE_X20Y26         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]/C
                         clock pessimism              0.000    30.599    
                         clock uncertainty           -0.177    30.422    
    SLICE_X20Y26         FDPE (Setup_fdpe_C_D)       -0.075    30.347    Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         30.347    
                         arrival time                         -32.276    
  -------------------------------------------------------------------
                         slack                                 -1.929    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 TrigSelect/InternalTrigger2_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/RazGenerator/TrigIn1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        7.373ns  (logic 0.538ns (7.297%)  route 6.835ns (92.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 30.477 - 25.000 ) 
    Source Clock Delay      (SCD):    3.184ns = ( 21.933 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000    18.750 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714    20.464    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    20.545 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.389    21.933    TrigSelect/rst_n
    SLICE_X10Y51         FDCE                                         r  TrigSelect/InternalTrigger2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.433    22.366 r  TrigSelect/InternalTrigger2_reg/Q
                         net (fo=2, routed)           6.835    29.201    TrigSelect/InternalTrigger2
    SLICE_X11Y51         LUT3 (Prop_lut3_I0_O)        0.105    29.306 r  TrigSelect/TrigOr/O
                         net (fo=1, routed)           0.000    29.306    Microroc_u1/RazGenerator/TrigIn
    SLICE_X11Y51         FDCE                                         r  Microroc_u1/RazGenerator/TrigIn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.278    30.477    Microroc_u1/RazGenerator/Clk
    SLICE_X11Y51         FDCE                                         r  Microroc_u1/RazGenerator/TrigIn1_reg/C
                         clock pessimism              0.000    30.477    
                         clock uncertainty           -0.177    30.300    
    SLICE_X11Y51         FDCE (Setup_fdce_C_D)        0.030    30.330    Microroc_u1/RazGenerator/TrigIn1_reg
  -------------------------------------------------------------------
                         required time                         30.330    
                         arrival time                         -29.306    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 TrigSelect/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        6.489ns  (logic 0.484ns (7.458%)  route 6.005ns (92.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 30.546 - 25.000 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 22.002 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000    18.750 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.714    20.464    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    20.545 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         1.458    22.002    TrigSelect/rst_n
    SLICE_X1Y51          FDCE                                         r  TrigSelect/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.379    22.381 r  TrigSelect/TriggerExternal_reg/Q
                         net (fo=2, routed)           6.005    28.387    TrigSelect/ExternalTrigger
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.105    28.492 r  TrigSelect/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.000    28.492    Microroc_u1/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X2Y50          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.347    30.546    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X2Y50          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.000    30.546    
                         clock uncertainty           -0.177    30.369    
    SLICE_X2Y50          FDCE (Setup_fdce_C_D)        0.072    30.441    Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.441    
                         arrival time                         -28.492    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        7.816ns  (logic 1.446ns (18.500%)  route 6.370ns (81.500%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.601ns = ( 30.601 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 18.750 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
                         input delay                  0.000    18.750    
    T20                                               0.000    18.750 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000    18.750    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         1.446    20.196 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           6.370    26.566    Microroc_Control/TestGemEfficiency/Trigger1/OUT_TRIG1B[0]
    SLICE_X23Y28         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.402    30.601    Microroc_Control/TestGemEfficiency/Trigger1/Clk
    SLICE_X23Y28         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]/C
                         clock pessimism              0.000    30.601    
                         clock uncertainty           -0.177    30.424    
    SLICE_X23Y28         FDPE (Setup_fdpe_C_D)       -0.075    30.349    Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         30.349    
                         arrival time                         -26.566    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        7.625ns  (logic 1.416ns (18.570%)  route 6.209ns (81.430%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.602ns = ( 30.602 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 18.750 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
                         input delay                  0.000    18.750    
    T18                                               0.000    18.750 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000    18.750    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         1.416    20.166 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           6.209    26.375    Microroc_Control/TestGemEfficiency/Trigger0/OUT_TRIG0B[0]
    SLICE_X18Y27         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.403    30.602    Microroc_Control/TestGemEfficiency/Trigger0/Clk
    SLICE_X18Y27         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]/C
                         clock pessimism              0.000    30.602    
                         clock uncertainty           -0.177    30.425    
    SLICE_X18Y27         FDPE (Setup_fdpe_C_D)       -0.047    30.378    Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         30.378    
                         arrival time                         -26.375    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        4.010ns  (logic 0.441ns (10.989%)  route 3.569ns (89.011%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 27.104 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 18.750 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
                         input delay                  0.000    18.750    
    T18                                               0.000    18.750 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000    18.750    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         0.441    19.191 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           3.569    22.760    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/OUT_TRIG0B[0]
    SLICE_X24Y26         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.625    27.104    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X24Y26         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]/C
                         clock pessimism              0.000    27.104    
                         clock uncertainty           -0.177    26.928    
    SLICE_X24Y26         FDPE (Setup_fdpe_C_D)       -0.043    26.885    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         26.885    
                         arrival time                         -22.760    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        7.479ns  (logic 1.446ns (19.335%)  route 6.033ns (80.665%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.597ns = ( 30.597 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 18.750 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
                         input delay                  0.000    18.750    
    T20                                               0.000    18.750 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000    18.750    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         1.446    20.196 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           6.033    26.229    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/OUT_TRIG1B[0]
    SLICE_X28Y27         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.398    30.597    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X28Y27         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]/C
                         clock pessimism              0.000    30.597    
                         clock uncertainty           -0.177    30.420    
    SLICE_X28Y27         FDPE (Setup_fdpe_C_D)       -0.032    30.388    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         30.388    
                         arrival time                         -26.229    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.250ns  (pll_40 rise@25.000ns - Clk_320M rise@18.750ns)
  Data Path Delay:        3.981ns  (logic 0.451ns (11.338%)  route 3.529ns (88.662%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 27.103 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 18.750 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     18.750    18.750 r  
                         input delay                  0.000    18.750    
    W16                                               0.000    18.750 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    18.750    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         0.451    19.201 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           3.529    22.731    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/OUT_TRIG2B[0]
    SLICE_X28Y26         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.624    27.103    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X28Y26         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]/C
                         clock pessimism              0.000    27.103    
                         clock uncertainty           -0.177    26.927    
    SLICE_X28Y26         FDPE (Setup_fdpe_C_D)       -0.014    26.913    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         26.913    
                         arrival time                         -22.731    
  -------------------------------------------------------------------
                         slack                                  4.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 1.361ns (20.985%)  route 5.123ns (79.015%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           5.123     6.484    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/OUT_TRIG2B[0]
    SLICE_X28Y26         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.512     5.928    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X28Y26         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]/C
                         clock pessimism              0.000     5.928    
                         clock uncertainty            0.177     6.104    
    SLICE_X28Y26         FDPE (Hold_fdpe_C_D)         0.158     6.262    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.262    
                         arrival time                           6.484    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 1.380ns (20.997%)  route 5.192ns (79.003%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T20                                               0.000     0.000 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           5.192     6.572    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/OUT_TRIG1B[0]
    SLICE_X28Y27         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.514     5.930    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X28Y27         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]/C
                         clock pessimism              0.000     5.930    
                         clock uncertainty            0.177     6.106    
    SLICE_X28Y27         FDPE (Hold_fdpe_C_D)         0.156     6.262    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.262    
                         arrival time                           6.572    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 1.350ns (20.523%)  route 5.228ns (79.477%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           5.228     6.578    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/OUT_TRIG0B[0]
    SLICE_X24Y26         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.513     5.929    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X24Y26         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]/C
                         clock pessimism              0.000     5.929    
                         clock uncertainty            0.177     6.105    
    SLICE_X24Y26         FDPE (Hold_fdpe_C_D)         0.136     6.241    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.241    
                         arrival time                           6.578    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 1.350ns (20.090%)  route 5.370ns (79.910%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           5.370     6.720    Microroc_Control/TestGemEfficiency/Trigger0/OUT_TRIG0B[0]
    SLICE_X18Y27         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.517     5.933    Microroc_Control/TestGemEfficiency/Trigger0/Clk
    SLICE_X18Y27         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]/C
                         clock pessimism              0.000     5.933    
                         clock uncertainty            0.177     6.109    
    SLICE_X18Y27         FDPE (Hold_fdpe_C_D)         0.158     6.267    Microroc_Control/TestGemEfficiency/Trigger0/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.267    
                         arrival time                           6.720    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.283ns (8.226%)  route 3.152ns (91.774%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T20                                               0.000     0.000 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           3.152     3.435    Microroc_Control/TestGemEfficiency/Trigger1/OUT_TRIG1B[0]
    SLICE_X23Y28         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.902     2.668    Microroc_Control/TestGemEfficiency/Trigger1/Clk
    SLICE_X23Y28         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]/C
                         clock pessimism              0.000     2.668    
                         clock uncertainty            0.177     2.844    
    SLICE_X23Y28         FDPE (Hold_fdpe_C_D)         0.046     2.890    Microroc_Control/TestGemEfficiency/Trigger1/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             1.551ns  (arrival time - required time)
  Source:                 TrigSelect/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.186ns (5.788%)  route 3.027ns (94.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.603     1.276    TrigSelect/rst_n
    SLICE_X1Y51          FDCE                                         r  TrigSelect/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141     1.417 r  TrigSelect/TriggerExternal_reg/Q
                         net (fo=2, routed)           3.027     4.445    TrigSelect/ExternalTrigger
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.045     4.490 r  TrigSelect/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.000     4.490    Microroc_u1/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X2Y50          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.876     2.642    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X2Y50          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.000     2.642    
                         clock uncertainty            0.177     2.818    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.120     2.938    Microroc_u1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           4.490    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 TrigSelect/InternalTrigger0_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_u1/RazGenerator/TrigIn1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.209ns (6.424%)  route 3.044ns (93.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.648    Clk_320M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.674 r  Clk_320M_BUFG_inst/O
                         net (fo=260, routed)         0.574     1.247    TrigSelect/rst_n
    SLICE_X10Y51         FDCE                                         r  TrigSelect/InternalTrigger0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.164     1.411 r  TrigSelect/InternalTrigger0_reg/Q
                         net (fo=2, routed)           3.044     4.456    TrigSelect/InternalTrigger0
    SLICE_X11Y51         LUT3 (Prop_lut3_I1_O)        0.045     4.501 r  TrigSelect/TrigOr/O
                         net (fo=1, routed)           0.000     4.501    Microroc_u1/RazGenerator/TrigIn
    SLICE_X11Y51         FDCE                                         r  Microroc_u1/RazGenerator/TrigIn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.845     2.611    Microroc_u1/RazGenerator/Clk
    SLICE_X11Y51         FDCE                                         r  Microroc_u1/RazGenerator/TrigIn1_reg/C
                         clock pessimism              0.000     2.611    
                         clock uncertainty            0.177     2.787    
    SLICE_X11Y51         FDCE (Hold_fdce_C_D)         0.091     2.878    Microroc_u1/RazGenerator/TrigIn1_reg
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           4.501    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             3.654ns  (arrival time - required time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 0.263ns (4.026%)  route 6.278ns (95.974%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           6.278     6.541    Microroc_Control/TestGemEfficiency/Trigger2/OUT_TRIG2B[0]
    SLICE_X20Y26         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.899     2.665    Microroc_Control/TestGemEfficiency/Trigger2/Clk
    SLICE_X20Y26         FDPE                                         r  Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]/C
                         clock pessimism              0.000     2.665    
                         clock uncertainty            0.177     2.841    
    SLICE_X20Y26         FDPE (Hold_fdpe_C_D)         0.046     2.887    Microroc_Control/TestGemEfficiency/Trigger2/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           6.541    
  -------------------------------------------------------------------
                         slack                                  3.654    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_40M
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack        6.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.618ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 END_READOUT2
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.906ns (34.035%)  route 1.756ns (65.965%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 27.068 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W11                                               0.000    18.000 f  END_READOUT2 (IN)
                         net (fo=0)                   0.000    18.000    END_READOUT2
    W11                  IBUF (Prop_ibuf_I_O)         0.504    18.504 f  END_READOUT2_IBUF_inst/O
                         net (fo=3, routed)           1.036    19.540    Microroc_u1/MicrorocDaq/SlaveDaqControl/END_READOUT2_IBUF
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.052    19.592 f  Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_i_4/O
                         net (fo=3, routed)           0.282    19.874    Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaq_EndReadout
    SLICE_X4Y65          LUT6 (Prop_lut6_I5_O)        0.137    20.011 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[0]_i_6/O
                         net (fo=1, routed)           0.000    20.011    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[0]_i_6_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I0_O)      0.078    20.089 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]_i_5/O
                         net (fo=1, routed)           0.438    20.527    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]_i_5_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.135    20.662 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[0]_i_1__3/O
                         net (fo=1, routed)           0.000    20.662    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[0]_i_1__3_n_0
    SLICE_X1Y75          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.589    27.068    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X1Y75          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]/C
                         clock pessimism              0.000    27.068    
                         clock uncertainty           -0.135    26.933    
    SLICE_X1Y75          FDCE (Setup_fdce_C_D)        0.014    26.947    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         26.947    
                         arrival time                         -20.662    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.635ns  (required time - arrival time)
  Source:                 END_READOUT2
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.907ns (39.240%)  route 1.404ns (60.760%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 27.068 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W11                                               0.000    18.000 r  END_READOUT2 (IN)
                         net (fo=0)                   0.000    18.000    END_READOUT2
    W11                  IBUF (Prop_ibuf_I_O)         0.504    18.504 r  END_READOUT2_IBUF_inst/O
                         net (fo=3, routed)           1.036    19.540    Microroc_u1/MicrorocDaq/SlaveDaqControl/END_READOUT2_IBUF
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.052    19.592 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_i_4/O
                         net (fo=3, routed)           0.146    19.738    Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaq_EndReadout
    SLICE_X2Y67          LUT5 (Prop_lut5_I2_O)        0.137    19.875 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[1]_i_7/O
                         net (fo=1, routed)           0.000    19.875    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[1]_i_7_n_0
    SLICE_X2Y67          MUXF7 (Prop_muxf7_I1_O)      0.080    19.955 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]_i_3/O
                         net (fo=1, routed)           0.222    20.177    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]_i_3_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I3_O)        0.134    20.311 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.311    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[1]_i_1__3_n_0
    SLICE_X0Y74          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.589    27.068    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X0Y74          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]/C
                         clock pessimism              0.000    27.068    
                         clock uncertainty           -0.135    26.933    
    SLICE_X0Y74          FDCE (Setup_fdce_C_D)        0.014    26.947    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         26.947    
                         arrival time                         -20.311    
  -------------------------------------------------------------------
                         slack                                  6.635    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 END_READOUT2
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.749ns (33.269%)  route 1.502ns (66.731%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 27.076 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W11                                               0.000    18.000 r  END_READOUT2 (IN)
                         net (fo=0)                   0.000    18.000    END_READOUT2
    W11                  IBUF (Prop_ibuf_I_O)         0.504    18.504 r  END_READOUT2_IBUF_inst/O
                         net (fo=3, routed)           1.036    19.540    Microroc_u1/MicrorocDaq/SlaveDaqControl/END_READOUT2_IBUF
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.052    19.592 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_i_4/O
                         net (fo=3, routed)           0.197    19.789    Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaq_EndReadout
    SLICE_X1Y66          LUT4 (Prop_lut4_I0_O)        0.137    19.926 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_i_3/O
                         net (fo=1, routed)           0.269    20.195    Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_i_3_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I4_O)        0.056    20.251 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_i_1/O
                         net (fo=1, routed)           0.000    20.251    Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_i_1_n_0
    SLICE_X1Y66          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.597    27.076    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X1Y66          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_reg/C
                         clock pessimism              0.000    27.076    
                         clock uncertainty           -0.135    26.941    
    SLICE_X1Y66          FDCE (Setup_fdce_C_D)        0.014    26.955    Microroc_u1/MicrorocDaq/SlaveDaqControl/OnceEnd_reg
  -------------------------------------------------------------------
                         required time                         26.955    
                         arrival time                         -20.251    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 END_READOUT2
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/AutoDaqControl/End_Readout_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.560ns (33.352%)  route 1.119ns (66.648%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 27.075 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W11                                               0.000    18.000 r  END_READOUT2 (IN)
                         net (fo=0)                   0.000    18.000    END_READOUT2
    W11                  IBUF (Prop_ibuf_I_O)         0.504    18.504 r  END_READOUT2_IBUF_inst/O
                         net (fo=3, routed)           1.119    19.623    Microroc_u1/MicrorocDaq/AutoDaqControl/END_READOUT2_IBUF
    SLICE_X0Y67          LUT4 (Prop_lut4_I1_O)        0.056    19.679 r  Microroc_u1/MicrorocDaq/AutoDaqControl/End_Readout_sync1_i_1/O
                         net (fo=1, routed)           0.000    19.679    Microroc_u1/MicrorocDaq/AutoDaqControl/AutoDaq_EndReadout
    SLICE_X0Y67          FDCE                                         r  Microroc_u1/MicrorocDaq/AutoDaqControl/End_Readout_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.596    27.075    Microroc_u1/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y67          FDCE                                         r  Microroc_u1/MicrorocDaq/AutoDaqControl/End_Readout_sync1_reg/C
                         clock pessimism              0.000    27.075    
                         clock uncertainty           -0.135    26.940    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.013    26.953    Microroc_u1/MicrorocDaq/AutoDaqControl/End_Readout_sync1_reg
  -------------------------------------------------------------------
                         required time                         26.953    
                         arrival time                         -19.679    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 CHIPSATB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/ChipSatB_r1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.562ns (34.775%)  route 1.054ns (65.225%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 27.075 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    Y21                                               0.000    18.000 r  CHIPSATB (IN)
                         net (fo=0)                   0.000    18.000    CHIPSATB
    Y21                  IBUF (Prop_ibuf_I_O)         0.506    18.506 r  CHIPSATB_IBUF_inst/O
                         net (fo=2, routed)           0.921    19.427    Microroc_u1/MicrorocDaq/SlaveDaqControl/CHIPSATB_IBUF
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.056    19.483 r  Microroc_u1/MicrorocDaq/SlaveDaqControl/ChipSatB_r1_i_1/O
                         net (fo=1, routed)           0.133    19.616    Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaq_CHIPSATB
    SLICE_X0Y67          FDPE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/ChipSatB_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.596    27.075    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X0Y67          FDPE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/ChipSatB_r1_reg/C
                         clock pessimism              0.000    27.075    
                         clock uncertainty           -0.135    26.940    
    SLICE_X0Y67          FDPE (Setup_fdpe_C_D)       -0.009    26.931    Microroc_u1/MicrorocDaq/SlaveDaqControl/ChipSatB_r1_reg
  -------------------------------------------------------------------
                         required time                         26.931    
                         arrival time                         -19.616    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 CHIPSATB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/AutoDaqControl/Chipsatb_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.558ns (44.257%)  route 0.703ns (55.743%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 27.072 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    Y21                                               0.000    18.000 r  CHIPSATB (IN)
                         net (fo=0)                   0.000    18.000    CHIPSATB
    Y21                  IBUF (Prop_ibuf_I_O)         0.506    18.506 r  CHIPSATB_IBUF_inst/O
                         net (fo=2, routed)           0.703    19.209    Microroc_u1/MicrorocDaq/AutoDaqControl/CHIPSATB_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.052    19.261 r  Microroc_u1/MicrorocDaq/AutoDaqControl/Chipsatb_sync1_i_1/O
                         net (fo=1, routed)           0.000    19.261    Microroc_u1/MicrorocDaq/AutoDaqControl/AutoDaq_CHIPSATB
    SLICE_X1Y70          FDPE                                         r  Microroc_u1/MicrorocDaq/AutoDaqControl/Chipsatb_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.593    27.072    Microroc_u1/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X1Y70          FDPE                                         r  Microroc_u1/MicrorocDaq/AutoDaqControl/Chipsatb_sync1_reg/C
                         clock pessimism              0.000    27.072    
                         clock uncertainty           -0.135    26.937    
    SLICE_X1Y70          FDPE (Setup_fdpe_C_D)        0.030    26.967    Microroc_u1/MicrorocDaq/AutoDaqControl/Chipsatb_sync1_reg
  -------------------------------------------------------------------
                         required time                         26.967    
                         arrival time                         -19.261    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 ADC_DATA[1]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.501ns (38.998%)  route 0.783ns (61.002%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 27.147 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    AB18                                              0.000    18.000 r  ADC_DATA[1] (IN)
                         net (fo=0)                   0.000    18.000    ADC_DATA[1]
    AB18                 IBUF (Prop_ibuf_I_O)         0.501    18.501 r  ADC_DATA_IBUF[1]_inst/O
                         net (fo=1, routed)           0.783    19.284    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][1]
    SLICE_X0Y43          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.668    27.147    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X0Y43          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[1]/C
                         clock pessimism              0.000    27.147    
                         clock uncertainty           -0.135    27.012    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)       -0.014    26.998    Microroc_Control/AD9220/Ad9220Control/data_reg[1]
  -------------------------------------------------------------------
                         required time                         26.998    
                         arrival time                         -19.284    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 TRANSMITON2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.561ns (45.780%)  route 0.665ns (54.220%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 27.077 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W20                                               0.000    18.000 r  TRANSMITON2B (IN)
                         net (fo=0)                   0.000    18.000    TRANSMITON2B
    W20                  IBUF (Prop_ibuf_I_O)         0.505    18.505 r  TRANSMITON2B_IBUF_inst/O
                         net (fo=1, routed)           0.665    19.170    Microroc_u1/RAM_Read/TRANSMITON2B_IBUF
    SLICE_X0Y64          LUT3 (Prop_lut3_I2_O)        0.056    19.226 r  Microroc_u1/RAM_Read/TransmitOn_reg_i_1/O
                         net (fo=1, routed)           0.000    19.226    Microroc_u1/RAM_Read/TransmitOn
    SLICE_X0Y64          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.598    27.077    Microroc_u1/RAM_Read/Clk
    SLICE_X0Y64          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/C
                         clock pessimism              0.000    27.077    
                         clock uncertainty           -0.135    26.942    
    SLICE_X0Y64          FDPE (Setup_fdpe_C_D)        0.036    26.978    Microroc_u1/RAM_Read/TransmitOn_reg_reg
  -------------------------------------------------------------------
                         required time                         26.978    
                         arrival time                         -19.226    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 DOUT2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/Dout_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.547ns (45.671%)  route 0.651ns (54.329%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 27.077 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W17                                               0.000    18.000 r  DOUT2B (IN)
                         net (fo=0)                   0.000    18.000    DOUT2B
    W17                  IBUF (Prop_ibuf_I_O)         0.491    18.491 r  DOUT2B_IBUF_inst/O
                         net (fo=1, routed)           0.651    19.142    Microroc_u1/RAM_Read/DOUT2B_IBUF
    SLICE_X0Y64          LUT3 (Prop_lut3_I2_O)        0.056    19.198 r  Microroc_u1/RAM_Read/Dout_reg_i_1/O
                         net (fo=1, routed)           0.000    19.198    Microroc_u1/RAM_Read/Dout
    SLICE_X0Y64          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.598    27.077    Microroc_u1/RAM_Read/Clk
    SLICE_X0Y64          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/C
                         clock pessimism              0.000    27.077    
                         clock uncertainty           -0.135    26.942    
    SLICE_X0Y64          FDPE (Setup_fdpe_C_D)        0.014    26.956    Microroc_u1/RAM_Read/Dout_reg_reg
  -------------------------------------------------------------------
                         required time                         26.956    
                         arrival time                         -19.198    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 ADC_DATA[0]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.501ns (40.756%)  route 0.729ns (59.244%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 27.147 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    AA18                                              0.000    18.000 r  ADC_DATA[0] (IN)
                         net (fo=0)                   0.000    18.000    ADC_DATA[0]
    AA18                 IBUF (Prop_ibuf_I_O)         0.501    18.501 r  ADC_DATA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.729    19.230    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][0]
    SLICE_X1Y43          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.668    27.147    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X1Y43          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[0]/C
                         clock pessimism              0.000    27.147    
                         clock uncertainty           -0.135    27.012    
    SLICE_X1Y43          FDCE (Setup_fdce_C_D)       -0.014    26.998    Microroc_Control/AD9220/Ad9220Control/data_reg[0]
  -------------------------------------------------------------------
                         required time                         26.998    
                         arrival time                         -19.230    
  -------------------------------------------------------------------
                         slack                                  7.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.618ns  (arrival time - required time)
  Source:                 ADC_DATA[5]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 1.412ns (73.253%)  route 0.516ns (26.747%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AA15                                              0.000    12.000 r  ADC_DATA[5] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[5]
    AA15                 IBUF (Prop_ibuf_I_O)         1.412    13.412 r  ADC_DATA_IBUF[5]_inst/O
                         net (fo=1, routed)           0.516    13.928    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][5]
    SLICE_X0Y42          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.601     6.017    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X0Y42          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[5]/C
                         clock pessimism              0.000     6.017    
                         clock uncertainty            0.135     6.152    
    SLICE_X0Y42          FDCE (Hold_fdce_C_D)         0.158     6.310    Microroc_Control/AD9220/Ad9220Control/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.310    
                         arrival time                          13.928    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.707ns  (arrival time - required time)
  Source:                 ADC_DATA[6]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 1.408ns (69.884%)  route 0.607ns (30.116%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AB15                                              0.000    12.000 r  ADC_DATA[6] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[6]
    AB15                 IBUF (Prop_ibuf_I_O)         1.408    13.408 r  ADC_DATA_IBUF[6]_inst/O
                         net (fo=1, routed)           0.607    14.015    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][6]
    SLICE_X0Y40          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.600     6.016    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X0Y40          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[6]/C
                         clock pessimism              0.000     6.016    
                         clock uncertainty            0.135     6.151    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.158     6.309    Microroc_Control/AD9220/Ad9220Control/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.309    
                         arrival time                          14.015    
  -------------------------------------------------------------------
                         slack                                  7.707    

Slack (MET) :             7.709ns  (arrival time - required time)
  Source:                 ADC_DATA[7]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 1.409ns (69.895%)  route 0.607ns (30.105%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AA14                                              0.000    12.000 r  ADC_DATA[7] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[7]
    AA14                 IBUF (Prop_ibuf_I_O)         1.409    13.409 r  ADC_DATA_IBUF[7]_inst/O
                         net (fo=1, routed)           0.607    14.016    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][7]
    SLICE_X0Y38          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.598     6.014    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X0Y38          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[7]/C
                         clock pessimism              0.000     6.014    
                         clock uncertainty            0.135     6.149    
    SLICE_X0Y38          FDCE (Hold_fdce_C_D)         0.158     6.307    Microroc_Control/AD9220/Ad9220Control/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.307    
                         arrival time                          14.016    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.733ns  (arrival time - required time)
  Source:                 ADC_DATA[10]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.429ns (70.089%)  route 0.610ns (29.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AB12                                              0.000    12.000 r  ADC_DATA[10] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[10]
    AB12                 IBUF (Prop_ibuf_I_O)         1.429    13.429 r  ADC_DATA_IBUF[10]_inst/O
                         net (fo=1, routed)           0.610    14.039    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][10]
    SLICE_X0Y36          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.597     6.013    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X0Y36          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[10]/C
                         clock pessimism              0.000     6.013    
                         clock uncertainty            0.135     6.148    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.158     6.306    Microroc_Control/AD9220/Ad9220Control/data_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.306    
                         arrival time                          14.039    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.794ns  (arrival time - required time)
  Source:                 ADC_OTR
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/AdcOutRange_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 1.432ns (66.808%)  route 0.711ns (33.192%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AB11                                              0.000    12.000 r  ADC_OTR (IN)
                         net (fo=0)                   0.000    12.000    ADC_OTR
    AB11                 IBUF (Prop_ibuf_I_O)         1.432    13.432 r  ADC_OTR_IBUF_inst/O
                         net (fo=1, routed)           0.711    14.143    Microroc_Control/AD9220/ADC_OTR_IBUF
    SLICE_X6Y37          FDCE                                         r  Microroc_Control/AD9220/AdcOutRange_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.597     6.013    Microroc_Control/AD9220/Clk
    SLICE_X6Y37          FDCE                                         r  Microroc_Control/AD9220/AdcOutRange_reg/C
                         clock pessimism              0.000     6.013    
                         clock uncertainty            0.135     6.148    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.201     6.349    Microroc_Control/AD9220/AdcOutRange_reg
  -------------------------------------------------------------------
                         required time                         -6.349    
                         arrival time                          14.143    
  -------------------------------------------------------------------
                         slack                                  7.794    

Slack (MET) :             7.795ns  (arrival time - required time)
  Source:                 ADC_DATA[8]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 1.430ns (68.309%)  route 0.664ns (31.691%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AA13                                              0.000    12.000 r  ADC_DATA[8] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[8]
    AA13                 IBUF (Prop_ibuf_I_O)         1.430    13.430 r  ADC_DATA_IBUF[8]_inst/O
                         net (fo=1, routed)           0.664    14.094    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][8]
    SLICE_X0Y40          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.600     6.016    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X0Y40          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[8]/C
                         clock pessimism              0.000     6.016    
                         clock uncertainty            0.135     6.151    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.148     6.299    Microroc_Control/AD9220/Ad9220Control/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.299    
                         arrival time                          14.094    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.819ns  (arrival time - required time)
  Source:                 ADC_DATA[2]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 1.404ns (66.268%)  route 0.715ns (33.732%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AB17                                              0.000    12.000 r  ADC_DATA[2] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[2]
    AB17                 IBUF (Prop_ibuf_I_O)         1.404    13.404 r  ADC_DATA_IBUF[2]_inst/O
                         net (fo=1, routed)           0.715    14.119    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][2]
    SLICE_X0Y43          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.601     6.017    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X0Y43          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[2]/C
                         clock pessimism              0.000     6.017    
                         clock uncertainty            0.135     6.152    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.148     6.300    Microroc_Control/AD9220/Ad9220Control/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.300    
                         arrival time                          14.119    
  -------------------------------------------------------------------
                         slack                                  7.819    

Slack (MET) :             7.835ns  (arrival time - required time)
  Source:                 ADC_DATA[4]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.413ns (65.724%)  route 0.737ns (34.276%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AB16                                              0.000    12.000 r  ADC_DATA[4] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[4]
    AB16                 IBUF (Prop_ibuf_I_O)         1.413    13.413 r  ADC_DATA_IBUF[4]_inst/O
                         net (fo=1, routed)           0.737    14.151    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][4]
    SLICE_X0Y43          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.601     6.017    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X0Y43          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[4]/C
                         clock pessimism              0.000     6.017    
                         clock uncertainty            0.135     6.152    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.164     6.316    Microroc_Control/AD9220/Ad9220Control/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                          14.151    
  -------------------------------------------------------------------
                         slack                                  7.835    

Slack (MET) :             7.838ns  (arrival time - required time)
  Source:                 ADC_DATA[9]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.438ns (66.859%)  route 0.713ns (33.141%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AB13                                              0.000    12.000 r  ADC_DATA[9] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[9]
    AB13                 IBUF (Prop_ibuf_I_O)         1.438    13.438 r  ADC_DATA_IBUF[9]_inst/O
                         net (fo=1, routed)           0.713    14.151    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][9]
    SLICE_X0Y40          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.600     6.016    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X0Y40          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[9]/C
                         clock pessimism              0.000     6.016    
                         clock uncertainty            0.135     6.151    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.162     6.313    Microroc_Control/AD9220/Ad9220Control/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.313    
                         arrival time                          14.151    
  -------------------------------------------------------------------
                         slack                                  7.838    

Slack (MET) :             7.844ns  (arrival time - required time)
  Source:                 ADC_DATA[3]
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/AD9220/Ad9220Control/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 1.403ns (65.029%)  route 0.754ns (34.971%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        6.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AA16                                              0.000    12.000 r  ADC_DATA[3] (IN)
                         net (fo=0)                   0.000    12.000    ADC_DATA[3]
    AA16                 IBUF (Prop_ibuf_I_O)         1.403    13.403 r  ADC_DATA_IBUF[3]_inst/O
                         net (fo=1, routed)           0.754    14.157    Microroc_Control/AD9220/Ad9220Control/ADC_DATA[11][3]
    SLICE_X0Y43          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.601     6.017    Microroc_Control/AD9220/Ad9220Control/Clk
    SLICE_X0Y43          FDCE                                         r  Microroc_Control/AD9220/Ad9220Control/data_reg[3]/C
                         clock pessimism              0.000     6.017    
                         clock uncertainty            0.135     6.152    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.162     6.314    Microroc_Control/AD9220/Ad9220Control/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.314    
                         arrival time                          14.157    
  -------------------------------------------------------------------
                         slack                                  7.844    





---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack       20.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.282ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.589ns (14.480%)  route 3.479ns (85.520%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.596ns = ( 30.596 - 25.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.601     6.017    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.379     6.396 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          1.983     8.378    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X47Y35         LUT6 (Prop_lut6_I2_O)        0.105     8.483 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.761     9.245    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.105     9.350 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.735    10.084    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X43Y31         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.397    30.596    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X43Y31         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[4]/C
                         clock pessimism              0.132    30.728    
                         clock uncertainty           -0.194    30.534    
    SLICE_X43Y31         FDCE (Setup_fdce_C_CE)      -0.168    30.366    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[4]
  -------------------------------------------------------------------
                         required time                         30.366    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                 20.282    

Slack (MET) :             20.304ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.589ns (14.440%)  route 3.490ns (85.560%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.597ns = ( 30.597 - 25.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.601     6.017    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.379     6.396 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          1.983     8.378    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X47Y35         LUT6 (Prop_lut6_I2_O)        0.105     8.483 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.761     9.245    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.105     9.350 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.746    10.096    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X46Y34         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.398    30.597    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X46Y34         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[17]/C
                         clock pessimism              0.132    30.729    
                         clock uncertainty           -0.194    30.535    
    SLICE_X46Y34         FDCE (Setup_fdce_C_CE)      -0.136    30.399    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[17]
  -------------------------------------------------------------------
                         required time                         30.399    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                 20.304    

Slack (MET) :             20.304ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.589ns (14.440%)  route 3.490ns (85.560%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.597ns = ( 30.597 - 25.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.601     6.017    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.379     6.396 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          1.983     8.378    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X47Y35         LUT6 (Prop_lut6_I2_O)        0.105     8.483 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.761     9.245    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.105     9.350 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.746    10.096    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X46Y34         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.398    30.597    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X46Y34         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[18]/C
                         clock pessimism              0.132    30.729    
                         clock uncertainty           -0.194    30.535    
    SLICE_X46Y34         FDCE (Setup_fdce_C_CE)      -0.136    30.399    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[18]
  -------------------------------------------------------------------
                         required time                         30.399    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                 20.304    

Slack (MET) :             20.305ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.589ns (14.447%)  route 3.488ns (85.553%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.596ns = ( 30.596 - 25.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.601     6.017    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.379     6.396 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          1.983     8.378    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X47Y35         LUT6 (Prop_lut6_I2_O)        0.105     8.483 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.761     9.245    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.105     9.350 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.744    10.094    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X46Y32         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.397    30.596    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X46Y32         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[5]/C
                         clock pessimism              0.132    30.728    
                         clock uncertainty           -0.194    30.534    
    SLICE_X46Y32         FDCE (Setup_fdce_C_CE)      -0.136    30.398    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[5]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                 20.305    

Slack (MET) :             20.305ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.589ns (14.447%)  route 3.488ns (85.553%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.596ns = ( 30.596 - 25.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.601     6.017    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.379     6.396 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          1.983     8.378    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X47Y35         LUT6 (Prop_lut6_I2_O)        0.105     8.483 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.761     9.245    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.105     9.350 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.744    10.094    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X46Y32         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.397    30.596    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X46Y32         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[8]/C
                         clock pessimism              0.132    30.728    
                         clock uncertainty           -0.194    30.534    
    SLICE_X46Y32         FDCE (Setup_fdce_C_CE)      -0.136    30.398    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[8]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                 20.305    

Slack (MET) :             20.391ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.589ns (14.874%)  route 3.371ns (85.126%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.597ns = ( 30.597 - 25.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.601     6.017    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.379     6.396 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          1.983     8.378    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X47Y35         LUT6 (Prop_lut6_I2_O)        0.105     8.483 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.761     9.245    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.105     9.350 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.627     9.977    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X43Y32         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.398    30.597    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X43Y32         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[6]/C
                         clock pessimism              0.132    30.729    
                         clock uncertainty           -0.194    30.535    
    SLICE_X43Y32         FDCE (Setup_fdce_C_CE)      -0.168    30.367    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[6]
  -------------------------------------------------------------------
                         required time                         30.367    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                 20.391    

Slack (MET) :             20.398ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.589ns (14.904%)  route 3.363ns (85.096%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.596ns = ( 30.596 - 25.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.601     6.017    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.379     6.396 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          1.983     8.378    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X47Y35         LUT6 (Prop_lut6_I2_O)        0.105     8.483 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.761     9.245    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.105     9.350 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.619     9.969    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X44Y31         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.397    30.596    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X44Y31         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]/C
                         clock pessimism              0.132    30.728    
                         clock uncertainty           -0.194    30.534    
    SLICE_X44Y31         FDCE (Setup_fdce_C_CE)      -0.168    30.366    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]
  -------------------------------------------------------------------
                         required time                         30.366    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                 20.398    

Slack (MET) :             20.398ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.589ns (14.904%)  route 3.363ns (85.096%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.596ns = ( 30.596 - 25.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.601     6.017    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.379     6.396 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          1.983     8.378    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X47Y35         LUT6 (Prop_lut6_I2_O)        0.105     8.483 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.761     9.245    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.105     9.350 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.619     9.969    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X44Y31         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.397    30.596    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X44Y31         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[2]/C
                         clock pessimism              0.132    30.728    
                         clock uncertainty           -0.194    30.534    
    SLICE_X44Y31         FDCE (Setup_fdce_C_CE)      -0.168    30.366    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[2]
  -------------------------------------------------------------------
                         required time                         30.366    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                 20.398    

Slack (MET) :             20.398ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.589ns (14.904%)  route 3.363ns (85.096%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.596ns = ( 30.596 - 25.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.601     6.017    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.379     6.396 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          1.983     8.378    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X47Y35         LUT6 (Prop_lut6_I2_O)        0.105     8.483 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          0.761     9.245    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.105     9.350 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.619     9.969    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X44Y31         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.397    30.596    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X44Y31         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[3]/C
                         clock pessimism              0.132    30.728    
                         clock uncertainty           -0.194    30.534    
    SLICE_X44Y31         FDCE (Setup_fdce_C_CE)      -0.168    30.366    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[3]
  -------------------------------------------------------------------
                         required time                         30.366    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                 20.398    

Slack (MET) :             20.401ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.589ns (14.197%)  route 3.560ns (85.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.596ns = ( 30.596 - 25.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.601     6.017    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.379     6.396 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          1.983     8.378    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X47Y35         LUT6 (Prop_lut6_I2_O)        0.105     8.483 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4/O
                         net (fo=28, routed)          1.577    10.060    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_4_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I1_O)        0.105    10.165 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[1]_i_1/O
                         net (fo=1, routed)           0.000    10.165    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[1]_i_1_n_0
    SLICE_X44Y31         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.397    30.596    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X44Y31         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]/C
                         clock pessimism              0.132    30.728    
                         clock uncertainty           -0.194    30.534    
    SLICE_X44Y31         FDCE (Setup_fdce_C_D)        0.032    30.566    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]
  -------------------------------------------------------------------
                         required time                         30.566    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                 20.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.209ns (24.756%)  route 0.635ns (75.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.631     2.110    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X34Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.164     2.274 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.635     2.909    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk_1K_reg
    SLICE_X28Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.954 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=1, routed)           0.000     2.954    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_Gen
    SLICE_X28Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.905     2.671    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X28Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/C
                         clock pessimism             -0.231     2.439    
                         clock uncertainty            0.194     2.633    
    SLICE_X28Y34         FDCE (Hold_fdce_C_D)         0.091     2.724    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.231ns (21.092%)  route 0.864ns (78.908%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          0.608     2.895    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X27Y37         LUT6 (Prop_lut6_I2_O)        0.045     2.940 f  Microroc_Control/Microroc_SCurveTest/SC_test_control/State[0]_i_3/O
                         net (fo=1, routed)           0.256     3.196    Microroc_Control/Microroc_SCurveTest/SC_test_control/State[0]_i_3_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I1_O)        0.045     3.241 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/State[0]_i_1/O
                         net (fo=1, routed)           0.000     3.241    Microroc_Control/Microroc_SCurveTest/SC_test_control/State[0]_i_1_n_0
    SLICE_X29Y37         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.907     2.673    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X29Y37         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/State_reg[0]/C
                         clock pessimism             -0.231     2.441    
                         clock uncertainty            0.194     2.635    
    SLICE_X29Y37         FDCE (Hold_fdce_C_D)         0.091     2.726    Microroc_Control/Microroc_SCurveTest/SC_test_control/State_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.230ns (17.248%)  route 1.103ns (82.752%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          0.856     3.143    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X28Y36         LUT5 (Prop_lut5_I0_O)        0.045     3.188 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3/O
                         net (fo=18, routed)          0.248     3.436    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3_n_0
    SLICE_X28Y36         LUT4 (Prop_lut4_I3_O)        0.044     3.480 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     3.480    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[8]_i_1_n_0
    SLICE_X28Y36         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.906     2.672    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y36         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[8]/C
                         clock pessimism             -0.231     2.440    
                         clock uncertainty            0.194     2.634    
    SLICE_X28Y36         FDCE (Hold_fdce_C_D)         0.107     2.741    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.229ns (16.998%)  route 1.118ns (83.002%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          0.856     3.143    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X28Y36         LUT5 (Prop_lut5_I0_O)        0.045     3.188 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3/O
                         net (fo=18, routed)          0.262     3.450    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3_n_0
    SLICE_X27Y37         LUT4 (Prop_lut4_I3_O)        0.043     3.493 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     3.493    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[14]_i_1_n_0
    SLICE_X27Y37         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.909     2.675    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X27Y37         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/C
                         clock pessimism             -0.231     2.443    
                         clock uncertainty            0.194     2.637    
    SLICE_X27Y37         FDCE (Hold_fdce_C_D)         0.107     2.744    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.231ns (17.310%)  route 1.103ns (82.690%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          0.856     3.143    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X28Y36         LUT5 (Prop_lut5_I0_O)        0.045     3.188 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3/O
                         net (fo=18, routed)          0.248     3.436    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3_n_0
    SLICE_X28Y36         LUT4 (Prop_lut4_I3_O)        0.045     3.481 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     3.481    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[10]_i_1_n_0
    SLICE_X28Y36         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.906     2.672    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y36         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[10]/C
                         clock pessimism             -0.231     2.440    
                         clock uncertainty            0.194     2.634    
    SLICE_X28Y36         FDCE (Hold_fdce_C_D)         0.091     2.725    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.231ns (17.121%)  route 1.118ns (82.879%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          0.856     3.143    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X28Y36         LUT5 (Prop_lut5_I0_O)        0.045     3.188 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3/O
                         net (fo=18, routed)          0.262     3.450    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3_n_0
    SLICE_X27Y37         LUT4 (Prop_lut4_I3_O)        0.045     3.495 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     3.495    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[13]_i_1_n_0
    SLICE_X27Y37         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.909     2.675    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X27Y37         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/C
                         clock pessimism             -0.231     2.443    
                         clock uncertainty            0.194     2.637    
    SLICE_X27Y37         FDCE (Hold_fdce_C_D)         0.092     2.729    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.231ns (16.874%)  route 1.138ns (83.126%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          0.856     3.143    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X28Y36         LUT5 (Prop_lut5_I0_O)        0.045     3.188 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3/O
                         net (fo=18, routed)          0.282     3.470    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3_n_0
    SLICE_X27Y35         LUT4 (Prop_lut4_I3_O)        0.045     3.515 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.515    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[6]_i_1_n_0
    SLICE_X27Y35         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.908     2.674    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X27Y35         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/C
                         clock pessimism             -0.231     2.442    
                         clock uncertainty            0.194     2.636    
    SLICE_X27Y35         FDCE (Hold_fdce_C_D)         0.107     2.743    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.231ns (16.874%)  route 1.138ns (83.126%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          0.856     3.143    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X28Y36         LUT5 (Prop_lut5_I0_O)        0.045     3.188 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3/O
                         net (fo=18, routed)          0.282     3.470    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3_n_0
    SLICE_X27Y35         LUT4 (Prop_lut4_I3_O)        0.045     3.515 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.515    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[1]_i_1_n_0
    SLICE_X27Y35         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.908     2.674    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X27Y35         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]/C
                         clock pessimism             -0.231     2.442    
                         clock uncertainty            0.194     2.636    
    SLICE_X27Y35         FDCE (Hold_fdce_C_D)         0.092     2.728    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.231ns (16.641%)  route 1.157ns (83.359%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          0.856     3.143    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X28Y36         LUT5 (Prop_lut5_I0_O)        0.045     3.188 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3/O
                         net (fo=18, routed)          0.301     3.489    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3_n_0
    SLICE_X27Y36         LUT4 (Prop_lut4_I3_O)        0.045     3.534 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.534    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[5]_i_1_n_0
    SLICE_X27Y36         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.908     2.674    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X27Y36         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[5]/C
                         clock pessimism             -0.231     2.442    
                         clock uncertainty            0.194     2.636    
    SLICE_X27Y36         FDCE (Hold_fdce_C_D)         0.107     2.743    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.232ns (16.701%)  route 1.157ns (83.299%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=10, routed)          0.856     3.143    Microroc_Control/Microroc_SCurveTest/SC_test_control/ConfigDoneDebug
    SLICE_X28Y36         LUT5 (Prop_lut5_I0_O)        0.045     3.188 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3/O
                         net (fo=18, routed)          0.301     3.489    Microroc_Control/Microroc_SCurveTest/SC_test_control/Force_Ext_RAZ_i_3_n_0
    SLICE_X27Y36         LUT4 (Prop_lut4_I3_O)        0.046     3.535 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.535    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[4]_i_1_n_0
    SLICE_X27Y36         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.908     2.674    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X27Y36         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[4]/C
                         clock pessimism             -0.231     2.442    
                         clock uncertainty            0.194     2.636    
    SLICE_X27Y36         FDCE (Hold_fdce_C_D)         0.107     2.743    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.792    





---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack       21.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.712ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        2.551ns  (logic 0.505ns (19.796%)  route 2.046ns (80.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 205.600 - 200.000 ) 
    Source Clock Delay      (SCD):    5.946ns = ( 180.946 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.530   180.946    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.379   181.325 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.229   182.554    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.126   182.680 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.817   183.497    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X39Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.401   205.600    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X39Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/C
                         clock pessimism              0.132   205.732    
                         clock uncertainty           -0.194   205.538    
    SLICE_X39Y34         FDCE (Setup_fdce_C_CE)      -0.330   205.208    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        205.208    
                         arrival time                        -183.497    
  -------------------------------------------------------------------
                         slack                                 21.712    

Slack (MET) :             21.712ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        2.551ns  (logic 0.505ns (19.796%)  route 2.046ns (80.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 205.600 - 200.000 ) 
    Source Clock Delay      (SCD):    5.946ns = ( 180.946 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.530   180.946    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.379   181.325 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.229   182.554    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.126   182.680 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.817   183.497    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X39Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.401   205.600    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X39Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/C
                         clock pessimism              0.132   205.732    
                         clock uncertainty           -0.194   205.538    
    SLICE_X39Y34         FDCE (Setup_fdce_C_CE)      -0.330   205.208    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        205.208    
                         arrival time                        -183.497    
  -------------------------------------------------------------------
                         slack                                 21.712    

Slack (MET) :             21.981ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        2.282ns  (logic 0.505ns (22.133%)  route 1.777ns (77.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 205.600 - 200.000 ) 
    Source Clock Delay      (SCD):    5.946ns = ( 180.946 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.530   180.946    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.379   181.325 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.229   182.554    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.126   182.680 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.548   183.227    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.401   205.600    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism              0.132   205.732    
                         clock uncertainty           -0.194   205.538    
    SLICE_X39Y33         FDCE (Setup_fdce_C_CE)      -0.330   205.208    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        205.208    
                         arrival time                        -183.227    
  -------------------------------------------------------------------
                         slack                                 21.981    

Slack (MET) :             21.981ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        2.282ns  (logic 0.505ns (22.133%)  route 1.777ns (77.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 205.600 - 200.000 ) 
    Source Clock Delay      (SCD):    5.946ns = ( 180.946 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.530   180.946    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.379   181.325 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.229   182.554    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.126   182.680 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.548   183.227    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.401   205.600    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/C
                         clock pessimism              0.132   205.732    
                         clock uncertainty           -0.194   205.538    
    SLICE_X39Y33         FDCE (Setup_fdce_C_CE)      -0.330   205.208    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        205.208    
                         arrival time                        -183.227    
  -------------------------------------------------------------------
                         slack                                 21.981    

Slack (MET) :             21.981ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        2.282ns  (logic 0.505ns (22.133%)  route 1.777ns (77.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 205.600 - 200.000 ) 
    Source Clock Delay      (SCD):    5.946ns = ( 180.946 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.530   180.946    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.379   181.325 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.229   182.554    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.126   182.680 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.548   183.227    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.401   205.600    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism              0.132   205.732    
                         clock uncertainty           -0.194   205.538    
    SLICE_X39Y33         FDCE (Setup_fdce_C_CE)      -0.330   205.208    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        205.208    
                         arrival time                        -183.227    
  -------------------------------------------------------------------
                         slack                                 21.981    

Slack (MET) :             21.981ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        2.282ns  (logic 0.505ns (22.133%)  route 1.777ns (77.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 205.600 - 200.000 ) 
    Source Clock Delay      (SCD):    5.946ns = ( 180.946 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.530   180.946    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.379   181.325 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.229   182.554    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.126   182.680 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.548   183.227    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.401   205.600    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism              0.132   205.732    
                         clock uncertainty           -0.194   205.538    
    SLICE_X39Y33         FDCE (Setup_fdce_C_CE)      -0.330   205.208    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        205.208    
                         arrival time                        -183.227    
  -------------------------------------------------------------------
                         slack                                 21.981    

Slack (MET) :             21.981ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        2.282ns  (logic 0.505ns (22.133%)  route 1.777ns (77.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 205.600 - 200.000 ) 
    Source Clock Delay      (SCD):    5.946ns = ( 180.946 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.530   180.946    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.379   181.325 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.229   182.554    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.126   182.680 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.548   183.227    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.401   205.600    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                         clock pessimism              0.132   205.732    
                         clock uncertainty           -0.194   205.538    
    SLICE_X39Y33         FDCE (Setup_fdce_C_CE)      -0.330   205.208    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        205.208    
                         arrival time                        -183.227    
  -------------------------------------------------------------------
                         slack                                 21.981    

Slack (MET) :             21.981ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        2.282ns  (logic 0.505ns (22.133%)  route 1.777ns (77.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 205.600 - 200.000 ) 
    Source Clock Delay      (SCD):    5.946ns = ( 180.946 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.530   180.946    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.379   181.325 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.229   182.554    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.126   182.680 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.548   183.227    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.401   205.600    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/C
                         clock pessimism              0.132   205.732    
                         clock uncertainty           -0.194   205.538    
    SLICE_X39Y33         FDCE (Setup_fdce_C_CE)      -0.330   205.208    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        205.208    
                         arrival time                        -183.227    
  -------------------------------------------------------------------
                         slack                                 21.981    

Slack (MET) :             21.998ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        2.265ns  (logic 0.505ns (22.299%)  route 1.760ns (77.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 205.600 - 200.000 ) 
    Source Clock Delay      (SCD):    5.946ns = ( 180.946 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.530   180.946    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.379   181.325 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.229   182.554    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.126   182.680 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.531   183.210    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X40Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.401   205.600    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X40Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/C
                         clock pessimism              0.132   205.732    
                         clock uncertainty           -0.194   205.538    
    SLICE_X40Y34         FDCE (Setup_fdce_C_CE)      -0.330   205.208    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        205.208    
                         arrival time                        -183.210    
  -------------------------------------------------------------------
                         slack                                 21.998    

Slack (MET) :             21.998ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        2.265ns  (logic 0.505ns (22.299%)  route 1.760ns (77.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 205.600 - 200.000 ) 
    Source Clock Delay      (SCD):    5.946ns = ( 180.946 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.530   180.946    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.379   181.325 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          1.229   182.554    Clk_Gen/TrigEffi_or_CountEffi
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.126   182.680 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.531   183.210    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X40Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.401   205.600    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X40Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/C
                         clock pessimism              0.132   205.732    
                         clock uncertainty           -0.194   205.538    
    SLICE_X40Y34         FDCE (Setup_fdce_C_CE)      -0.330   205.208    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        205.208    
                         arrival time                        -183.210    
  -------------------------------------------------------------------
                         slack                                 21.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.186ns (22.053%)  route 0.657ns (77.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.638     2.117    Microroc_u1/SC_Readreg/pulse_sync/Clk
    SLICE_X9Y42          FDCE                                         r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     2.258 r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/Q
                         net (fo=2, routed)           0.657     2.916    Microroc_u1/SC_Readreg/pulse_sync/toggle_reg
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.045     2.961 r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.961    Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/pulse_sync/CLK
    SLICE_X11Y43         FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/C
                         clock pessimism             -0.231     2.448    
                         clock uncertainty            0.194     2.642    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.092     2.734    Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.720%)  route 0.757ns (80.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.637     2.116    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.757     3.014    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.045     3.059 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_i_1/O
                         net (fo=1, routed)           0.000     3.059    Microroc_Control/Microroc_SCurveTest/Clk_1K_i_1_n_0
    SLICE_X34Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.903     2.669    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X34Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                         clock pessimism             -0.231     2.437    
                         clock uncertainty            0.194     2.631    
    SLICE_X34Y34         FDCE (Hold_fdce_C_D)         0.120     2.751    Microroc_Control/Microroc_SCurveTest/Clk_1K_reg
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.189ns (19.244%)  route 0.793ns (80.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.637     2.116    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.793     3.050    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.048     3.098 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.098    Microroc_Control/Microroc_SCurveTest/p_1_in[3]
    SLICE_X40Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.901     2.667    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X40Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/C
                         clock pessimism             -0.231     2.435    
                         clock uncertainty            0.194     2.629    
    SLICE_X40Y33         FDCE (Hold_fdce_C_D)         0.107     2.736    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.186ns (18.996%)  route 0.793ns (81.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.637     2.116    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.793     3.050    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.045     3.095 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.095    Microroc_Control/Microroc_SCurveTest/p_1_in[0]
    SLICE_X40Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.901     2.667    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X40Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism             -0.231     2.435    
                         clock uncertainty            0.194     2.629    
    SLICE_X40Y33         FDCE (Hold_fdce_C_D)         0.091     2.720    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.187ns (18.643%)  route 0.816ns (81.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.637     2.116    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.816     3.073    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.046     3.119 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.119    Microroc_Control/Microroc_SCurveTest/p_1_in[4]
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.901     2.667    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                         clock pessimism             -0.231     2.435    
                         clock uncertainty            0.194     2.629    
    SLICE_X39Y33         FDCE (Hold_fdce_C_D)         0.107     2.736    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.562%)  route 0.816ns (81.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.637     2.116    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.816     3.073    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.045     3.118 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     3.118    Microroc_Control/Microroc_SCurveTest/p_1_in[10]
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.901     2.667    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism             -0.231     2.435    
                         clock uncertainty            0.194     2.629    
    SLICE_X39Y33         FDCE (Hold_fdce_C_D)         0.091     2.720    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.184ns (16.973%)  route 0.900ns (83.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.637     2.116    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.900     3.157    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.043     3.200 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.200    Microroc_Control/Microroc_SCurveTest/p_1_in[2]
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.901     2.667    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism             -0.231     2.435    
                         clock uncertainty            0.194     2.629    
    SLICE_X39Y33         FDCE (Hold_fdce_C_D)         0.107     2.736    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.183ns (16.781%)  route 0.908ns (83.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.637     2.116    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.908     3.165    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.042     3.207 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.207    Microroc_Control/Microroc_SCurveTest/p_1_in[6]
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.901     2.667    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/C
                         clock pessimism             -0.231     2.435    
                         clock uncertainty            0.194     2.629    
    SLICE_X39Y33         FDCE (Hold_fdce_C_D)         0.107     2.736    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.186ns (17.126%)  route 0.900ns (82.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.637     2.116    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.900     3.157    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.045     3.202 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_2/O
                         net (fo=1, routed)           0.000     3.202    Microroc_Control/Microroc_SCurveTest/p_1_in[11]
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.901     2.667    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/C
                         clock pessimism             -0.231     2.435    
                         clock uncertainty            0.194     2.629    
    SLICE_X39Y33         FDCE (Hold_fdce_C_D)         0.092     2.721    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.009%)  route 0.908ns (82.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.637     2.116    usb_control/clk
    SLICE_X22Y41         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=79, routed)          0.908     3.165    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.045     3.210 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.210    Microroc_Control/Microroc_SCurveTest/p_1_in[1]
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.901     2.667    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X39Y33         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism             -0.231     2.435    
                         clock uncertainty            0.194     2.629    
    SLICE_X39Y33         FDCE (Hold_fdce_C_D)         0.092     2.721    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.489    





---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  VIRTUAL_pll_5

Setup :            0  Failing Endpoints,  Worst Slack       87.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.784ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.341ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_CK
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Max at Slow Process Corner
  Requirement:            200.000ns  (VIRTUAL_pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 3.829ns (58.961%)  route 2.665ns (41.039%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           100.000ns
  Clock Path Skew:        -6.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200.000 - 200.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.601     6.017    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y47          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.379     6.396 r  Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/Q
                         net (fo=2, routed)           0.701     7.096    Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg_n_0
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.105     7.201 r  Microroc_u1/SC_Readreg/BitShift/SR_CK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.965     9.166    SR_CK_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.345    12.511 r  SR_CK_OBUF_inst/O
                         net (fo=0)                   0.000    12.511    SR_CK
    Y18                                                               r  SR_CK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                    200.000   200.000 r  
                         ideal clock network latency
                                                      0.000   200.000    
                         clock pessimism              0.000   200.000    
                         clock uncertainty           -0.148   199.852    
                         output delay              -100.000    99.852    
  -------------------------------------------------------------------
                         required time                         99.852    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                 87.341    

Slack (MET) :             88.627ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_IN
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Max at Slow Process Corner
  Requirement:            200.000ns  (VIRTUAL_pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 3.674ns (70.542%)  route 1.534ns (29.458%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           100.000ns
  Clock Path Skew:        -6.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200.000 - 200.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.601     6.017    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X7Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.379     6.396 r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/Q
                         net (fo=1, routed)           1.534     7.930    SR_IN_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.295    11.225 r  SR_IN_OBUF_inst/O
                         net (fo=0)                   0.000    11.225    SR_IN
    Y17                                                               r  SR_IN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                    200.000   200.000 r  
                         ideal clock network latency
                                                      0.000   200.000    
                         clock pessimism              0.000   200.000    
                         clock uncertainty           -0.148   199.852    
                         output delay              -100.000    99.852    
  -------------------------------------------------------------------
                         required time                         99.852    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                 88.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.784ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_IN
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 1.391ns (77.916%)  route 0.394ns (22.084%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -2.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.667     2.146    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X7Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/Q
                         net (fo=1, routed)           0.394     2.682    SR_IN_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.250     3.932 r  SR_IN_OBUF_inst/O
                         net (fo=0)                   0.000     3.932    SR_IN
    Y17                                                               r  SR_IN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -6.000    -5.852    
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             10.248ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_CK
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 1.486ns (66.096%)  route 0.762ns (33.904%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -2.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.668     2.147    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X5Y47          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.141     2.288 r  Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/Q
                         net (fo=2, routed)           0.155     2.444    Microroc_u1/SC_Readreg/BitShift/sr_ck_temp
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.045     2.489 r  Microroc_u1/SC_Readreg/BitShift/SR_CK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.607     3.095    SR_CK_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.300     4.395 r  SR_CK_OBUF_inst/O
                         net (fo=0)                   0.000     4.395    SR_CK
    Y18                                                               r  SR_CK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -6.000    -5.852    
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                           4.395    
  -------------------------------------------------------------------
                         slack                                 10.248    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_40
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack       15.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.562ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 0.633ns (7.048%)  route 8.348ns (92.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.680ns = ( 30.680 - 25.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.564     5.980    usb_control/clk
    SLICE_X76Y47         FDCE                                         r  usb_control/ModeSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDCE (Prop_fdce_C_Q)         0.398     6.378 r  usb_control/ModeSelect_reg[1]/Q
                         net (fo=81, routed)          4.720    11.098    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.235    11.333 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         3.627    14.960    Microroc_u1/MicrorocDaq/SlaveDaqControl/ModeSelect_reg[2]
    SLICE_X3Y38          FDCE                                         f  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.481    30.680    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X3Y38          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]/C
                         clock pessimism              0.230    30.910    
                         clock uncertainty           -0.057    30.853    
    SLICE_X3Y38          FDCE (Recov_fdce_C_CLR)     -0.331    30.522    Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]
  -------------------------------------------------------------------
                         required time                         30.522    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                 15.562    

Slack (MET) :             15.562ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[9]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 0.633ns (7.048%)  route 8.348ns (92.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.680ns = ( 30.680 - 25.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.564     5.980    usb_control/clk
    SLICE_X76Y47         FDCE                                         r  usb_control/ModeSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDCE (Prop_fdce_C_Q)         0.398     6.378 r  usb_control/ModeSelect_reg[1]/Q
                         net (fo=81, routed)          4.720    11.098    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.235    11.333 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         3.627    14.960    Microroc_u1/MicrorocDaq/SlaveDaqControl/ModeSelect_reg[2]
    SLICE_X3Y38          FDCE                                         f  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.481    30.680    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X3Y38          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[9]/C
                         clock pessimism              0.230    30.910    
                         clock uncertainty           -0.057    30.853    
    SLICE_X3Y38          FDCE (Recov_fdce_C_CLR)     -0.331    30.522    Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[9]
  -------------------------------------------------------------------
                         required time                         30.522    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                 15.562    

Slack (MET) :             15.562ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/parallel_data_reg[15]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 0.633ns (7.048%)  route 8.348ns (92.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.680ns = ( 30.680 - 25.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.564     5.980    usb_control/clk
    SLICE_X76Y47         FDCE                                         r  usb_control/ModeSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDCE (Prop_fdce_C_Q)         0.398     6.378 r  usb_control/ModeSelect_reg[1]/Q
                         net (fo=81, routed)          4.720    11.098    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.235    11.333 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         3.627    14.960    Microroc_u1/RAM_Read/ModeSelect_reg[2]
    SLICE_X3Y38          FDCE                                         f  Microroc_u1/RAM_Read/parallel_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.481    30.680    Microroc_u1/RAM_Read/Clk
    SLICE_X3Y38          FDCE                                         r  Microroc_u1/RAM_Read/parallel_data_reg[15]/C
                         clock pessimism              0.230    30.910    
                         clock uncertainty           -0.057    30.853    
    SLICE_X3Y38          FDCE (Recov_fdce_C_CLR)     -0.331    30.522    Microroc_u1/RAM_Read/parallel_data_reg[15]
  -------------------------------------------------------------------
                         required time                         30.522    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                 15.562    

Slack (MET) :             15.562ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/parallel_data_reg[9]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 0.633ns (7.048%)  route 8.348ns (92.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.680ns = ( 30.680 - 25.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.564     5.980    usb_control/clk
    SLICE_X76Y47         FDCE                                         r  usb_control/ModeSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDCE (Prop_fdce_C_Q)         0.398     6.378 r  usb_control/ModeSelect_reg[1]/Q
                         net (fo=81, routed)          4.720    11.098    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.235    11.333 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         3.627    14.960    Microroc_u1/RAM_Read/ModeSelect_reg[2]
    SLICE_X3Y38          FDCE                                         f  Microroc_u1/RAM_Read/parallel_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.481    30.680    Microroc_u1/RAM_Read/Clk
    SLICE_X3Y38          FDCE                                         r  Microroc_u1/RAM_Read/parallel_data_reg[9]/C
                         clock pessimism              0.230    30.910    
                         clock uncertainty           -0.057    30.853    
    SLICE_X3Y38          FDCE (Recov_fdce_C_CLR)     -0.331    30.522    Microroc_u1/RAM_Read/parallel_data_reg[9]
  -------------------------------------------------------------------
                         required time                         30.522    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                 15.562    

Slack (MET) :             15.601ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[13]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 0.633ns (7.048%)  route 8.348ns (92.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.680ns = ( 30.680 - 25.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.564     5.980    usb_control/clk
    SLICE_X76Y47         FDCE                                         r  usb_control/ModeSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDCE (Prop_fdce_C_Q)         0.398     6.378 r  usb_control/ModeSelect_reg[1]/Q
                         net (fo=81, routed)          4.720    11.098    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.235    11.333 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         3.627    14.960    Microroc_u1/MicrorocDaq/SlaveDaqControl/ModeSelect_reg[2]
    SLICE_X2Y38          FDCE                                         f  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.481    30.680    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X2Y38          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[13]/C
                         clock pessimism              0.230    30.910    
                         clock uncertainty           -0.057    30.853    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.292    30.561    Microroc_u1/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[13]
  -------------------------------------------------------------------
                         required time                         30.561    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                 15.601    

Slack (MET) :             15.635ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/parallel_data_reg[13]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 0.633ns (7.048%)  route 8.348ns (92.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.680ns = ( 30.680 - 25.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.564     5.980    usb_control/clk
    SLICE_X76Y47         FDCE                                         r  usb_control/ModeSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDCE (Prop_fdce_C_Q)         0.398     6.378 r  usb_control/ModeSelect_reg[1]/Q
                         net (fo=81, routed)          4.720    11.098    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.235    11.333 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         3.627    14.960    Microroc_u1/RAM_Read/ModeSelect_reg[2]
    SLICE_X2Y38          FDCE                                         f  Microroc_u1/RAM_Read/parallel_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.481    30.680    Microroc_u1/RAM_Read/Clk
    SLICE_X2Y38          FDCE                                         r  Microroc_u1/RAM_Read/parallel_data_reg[13]/C
                         clock pessimism              0.230    30.910    
                         clock uncertainty           -0.057    30.853    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.258    30.595    Microroc_u1/RAM_Read/parallel_data_reg[13]
  -------------------------------------------------------------------
                         required time                         30.595    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                 15.635    

Slack (MET) :             15.707ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 0.633ns (7.294%)  route 8.046ns (92.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.531ns = ( 30.531 - 25.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.564     5.980    usb_control/clk
    SLICE_X76Y47         FDCE                                         r  usb_control/ModeSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDCE (Prop_fdce_C_Q)         0.398     6.378 r  usb_control/ModeSelect_reg[1]/Q
                         net (fo=81, routed)          4.720    11.098    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.235    11.333 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         3.326    14.659    Microroc_u1/MicrorocDaq/SlaveDaqControl/ModeSelect_reg[2]
    SLICE_X0Y74          FDCE                                         f  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.332    30.531    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X0Y74          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]/C
                         clock pessimism              0.223    30.753    
                         clock uncertainty           -0.057    30.697    
    SLICE_X0Y74          FDCE (Recov_fdce_C_CLR)     -0.331    30.366    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         30.366    
                         arrival time                         -14.659    
  -------------------------------------------------------------------
                         slack                                 15.707    

Slack (MET) :             15.707ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[2]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 0.633ns (7.294%)  route 8.046ns (92.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.531ns = ( 30.531 - 25.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.564     5.980    usb_control/clk
    SLICE_X76Y47         FDCE                                         r  usb_control/ModeSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDCE (Prop_fdce_C_Q)         0.398     6.378 r  usb_control/ModeSelect_reg[1]/Q
                         net (fo=81, routed)          4.720    11.098    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.235    11.333 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         3.326    14.659    Microroc_u1/MicrorocDaq/SlaveDaqControl/ModeSelect_reg[2]
    SLICE_X0Y74          FDCE                                         f  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.332    30.531    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X0Y74          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[2]/C
                         clock pessimism              0.223    30.753    
                         clock uncertainty           -0.057    30.697    
    SLICE_X0Y74          FDCE (Recov_fdce_C_CLR)     -0.331    30.366    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[2]
  -------------------------------------------------------------------
                         required time                         30.366    
                         arrival time                         -14.659    
  -------------------------------------------------------------------
                         slack                                 15.707    

Slack (MET) :             15.707ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[3]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 0.633ns (7.294%)  route 8.046ns (92.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.531ns = ( 30.531 - 25.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.564     5.980    usb_control/clk
    SLICE_X76Y47         FDCE                                         r  usb_control/ModeSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDCE (Prop_fdce_C_Q)         0.398     6.378 r  usb_control/ModeSelect_reg[1]/Q
                         net (fo=81, routed)          4.720    11.098    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.235    11.333 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         3.326    14.659    Microroc_u1/MicrorocDaq/SlaveDaqControl/ModeSelect_reg[2]
    SLICE_X0Y74          FDCE                                         f  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.332    30.531    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X0Y74          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[3]/C
                         clock pessimism              0.223    30.753    
                         clock uncertainty           -0.057    30.697    
    SLICE_X0Y74          FDCE (Recov_fdce_C_CLR)     -0.331    30.366    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[3]
  -------------------------------------------------------------------
                         required time                         30.366    
                         arrival time                         -14.659    
  -------------------------------------------------------------------
                         slack                                 15.707    

Slack (MET) :             15.711ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        8.675ns  (logic 0.633ns (7.297%)  route 8.042ns (92.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.531ns = ( 30.531 - 25.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.564     5.980    usb_control/clk
    SLICE_X76Y47         FDCE                                         r  usb_control/ModeSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDCE (Prop_fdce_C_Q)         0.398     6.378 r  usb_control/ModeSelect_reg[1]/Q
                         net (fo=81, routed)          4.720    11.098    Microroc_Control/SweepACQ/SweepACQ_Control/ModeSelect[1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.235    11.333 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_sequential_State[3]_i_2__0/O
                         net (fo=126, routed)         3.322    14.655    Microroc_u1/MicrorocDaq/SlaveDaqControl/ModeSelect_reg[2]
    SLICE_X1Y74          FDCE                                         f  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.332    30.531    Microroc_u1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X1Y74          FDCE                                         r  Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]/C
                         clock pessimism              0.223    30.753    
                         clock uncertainty           -0.057    30.697    
    SLICE_X1Y74          FDCE (Recov_fdce_C_CLR)     -0.331    30.366    Microroc_u1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[4]
  -------------------------------------------------------------------
                         required time                         30.366    
                         arrival time                         -14.655    
  -------------------------------------------------------------------
                         slack                                 15.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (falling edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.817ns  (logic 0.133ns (16.271%)  route 0.684ns (83.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 15.726 - 12.500 ) 
    Source Clock Delay      (SCD):    2.108ns = ( 14.608 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.629    14.608    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y29         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDPE (Prop_fdpe_C_Q)         0.133    14.741 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.684    15.426    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X19Y29         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.078    15.344    Clk
    SLICE_X16Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.400 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.327    15.726    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/lopt
    SLICE_X19Y29         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.287    15.439    
    SLICE_X19Y29         FDPE (Remov_fdpe_C_PRE)     -0.149    15.290    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        -15.290    
                         arrival time                          15.426    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (falling edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.817ns  (logic 0.133ns (16.271%)  route 0.684ns (83.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 15.726 - 12.500 ) 
    Source Clock Delay      (SCD):    2.108ns = ( 14.608 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.629    14.608    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y29         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDPE (Prop_fdpe_C_Q)         0.133    14.741 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.684    15.426    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X19Y29         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.078    15.344    Clk
    SLICE_X16Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.400 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.327    15.726    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/lopt
    SLICE_X19Y29         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.287    15.439    
    SLICE_X19Y29         FDPE (Remov_fdpe_C_PRE)     -0.149    15.290    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                        -15.290    
                         arrival time                          15.426    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.969ns  (logic 0.249ns (25.706%)  route 0.720ns (74.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 15.800 - 12.500 ) 
    Source Clock Delay      (SCD):    2.105ns = ( 14.605 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.626    14.605    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X30Y27         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.151    14.756 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.144    14.901    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.098    14.999 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.575    15.574    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X19Y30         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.078    15.344    Clk
    SLICE_X16Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.400 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.400    15.800    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X19Y30         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.513    
    SLICE_X19Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    15.418    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.418    
                         arrival time                          15.574    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.969ns  (logic 0.249ns (25.706%)  route 0.720ns (74.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 15.800 - 12.500 ) 
    Source Clock Delay      (SCD):    2.105ns = ( 14.605 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.626    14.605    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X30Y27         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.151    14.756 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.144    14.901    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.098    14.999 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.575    15.574    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X19Y30         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.078    15.344    Clk
    SLICE_X16Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.400 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.400    15.800    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X19Y30         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.513    
    SLICE_X19Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    15.418    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.418    
                         arrival time                          15.574    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.969ns  (logic 0.249ns (25.706%)  route 0.720ns (74.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 15.800 - 12.500 ) 
    Source Clock Delay      (SCD):    2.105ns = ( 14.605 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.626    14.605    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X30Y27         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.151    14.756 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.144    14.901    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.098    14.999 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.575    15.574    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X19Y30         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.078    15.344    Clk
    SLICE_X16Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.400 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.400    15.800    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X19Y30         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.287    15.513    
    SLICE_X19Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    15.418    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.418    
                         arrival time                          15.574    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.935ns  (logic 0.250ns (26.749%)  route 0.685ns (73.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 15.723 - 12.500 ) 
    Source Clock Delay      (SCD):    2.105ns = ( 14.605 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.626    14.605    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X30Y27         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.151    14.756 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.226    14.982    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.099    15.081 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.459    15.540    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X17Y27         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.078    15.344    Clk
    SLICE_X16Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.400 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.323    15.723    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X17Y27         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.436    
    SLICE_X17Y27         FDPE (Remov_fdpe_C_PRE)     -0.095    15.341    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.341    
                         arrival time                          15.540    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.938ns  (logic 0.250ns (26.642%)  route 0.688ns (73.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 15.723 - 12.500 ) 
    Source Clock Delay      (SCD):    2.105ns = ( 14.605 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.626    14.605    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X30Y27         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.151    14.756 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.226    14.982    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.099    15.081 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.463    15.544    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X16Y27         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.078    15.344    Clk
    SLICE_X16Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.400 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.323    15.723    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X16Y27         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.436    
    SLICE_X16Y27         FDPE (Remov_fdpe_C_PRE)     -0.095    15.341    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.341    
                         arrival time                          15.544    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.938ns  (logic 0.250ns (26.642%)  route 0.688ns (73.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 15.723 - 12.500 ) 
    Source Clock Delay      (SCD):    2.105ns = ( 14.605 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.626    14.605    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X30Y27         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.151    14.756 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.226    14.982    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.099    15.081 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.463    15.544    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X16Y27         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.078    15.344    Clk
    SLICE_X16Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.400 r  scurve_data_fifo_16x16_i_1/O
                         net (fo=15, routed)          0.323    15.723    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X16Y27         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.287    15.436    
    SLICE_X16Y27         FDPE (Remov_fdpe_C_PRE)     -0.095    15.341    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.341    
                         arrival time                          15.544    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.910ns  (logic 0.249ns (27.357%)  route 0.661ns (72.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 15.583 - 12.500 ) 
    Source Clock Delay      (SCD):    2.037ns = ( 14.537 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.558    14.537    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X54Y64         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.151    14.688 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.176    14.863    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.098    14.961 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.486    15.447    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X57Y64         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.020    15.286    usb_control/clk
    SLICE_X57Y64         LUT1 (Prop_lut1_I0_O)        0.056    15.342 r  usb_control/usbcmdfifo_16depth_i_2/O
                         net (fo=5, routed)           0.241    15.583    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X57Y64         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.296    
    SLICE_X57Y64         FDPE (Remov_fdpe_C_PRE)     -0.095    15.201    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.201    
                         arrival time                          15.447    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.910ns  (logic 0.249ns (27.357%)  route 0.661ns (72.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 15.583 - 12.500 ) 
    Source Clock Delay      (SCD):    2.037ns = ( 14.537 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        0.558    14.537    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X54Y64         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.151    14.688 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.176    14.863    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.098    14.961 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.486    15.447    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X57Y64         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=3326, routed)        1.020    15.286    usb_control/clk
    SLICE_X57Y64         LUT1 (Prop_lut1_I0_O)        0.056    15.342 r  usb_control/usbcmdfifo_16depth_i_2/O
                         net (fo=5, routed)           0.241    15.583    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X57Y64         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.296    
    SLICE_X57Y64         FDPE (Remov_fdpe_C_PRE)     -0.095    15.201    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.201    
                         arrival time                          15.447    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_5
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack      197.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.578ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.484ns (24.036%)  route 1.530ns (75.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.600     6.016    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y42          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDPE (Prop_fdpe_C_Q)         0.379     6.395 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.914     7.308    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X10Y43         LUT2 (Prop_lut2_I0_O)        0.105     7.413 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.616     8.029    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X3Y45          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y45          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.290   205.973    
                         clock uncertainty           -0.074   205.899    
    SLICE_X3Y45          FDPE (Recov_fdpe_C_PRE)     -0.292   205.607    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        205.607    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                197.578    

Slack (MET) :             197.578ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.484ns (24.036%)  route 1.530ns (75.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.600     6.016    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y42          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDPE (Prop_fdpe_C_Q)         0.379     6.395 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.914     7.308    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X10Y43         LUT2 (Prop_lut2_I0_O)        0.105     7.413 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.616     8.029    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X3Y45          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y45          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.290   205.973    
                         clock uncertainty           -0.074   205.899    
    SLICE_X3Y45          FDPE (Recov_fdpe_C_PRE)     -0.292   205.607    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        205.607    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                197.578    

Slack (MET) :             197.578ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.484ns (24.036%)  route 1.530ns (75.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.600     6.016    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y42          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDPE (Prop_fdpe_C_Q)         0.379     6.395 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.914     7.308    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X10Y43         LUT2 (Prop_lut2_I0_O)        0.105     7.413 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.616     8.029    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X3Y45          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y45          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.290   205.973    
                         clock uncertainty           -0.074   205.899    
    SLICE_X3Y45          FDPE (Recov_fdpe_C_PRE)     -0.292   205.607    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        205.607    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                197.578    

Slack (MET) :             198.734ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.348ns (47.194%)  route 0.389ns (52.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.682ns = ( 205.682 - 200.000 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.599     6.015    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y41          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDPE (Prop_fdpe_C_Q)         0.348     6.363 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.389     6.752    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X7Y42          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.483   205.682    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y42          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.307   205.989    
                         clock uncertainty           -0.074   205.915    
    SLICE_X7Y42          FDPE (Recov_fdpe_C_PRE)     -0.429   205.486    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        205.486    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                198.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.053%)  route 0.176ns (57.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.666     2.145    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y41          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDPE (Prop_fdpe_C_Q)         0.128     2.273 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.176     2.450    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X7Y42          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.943     2.709    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y42          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.547     2.161    
    SLICE_X7Y42          FDPE (Remov_fdpe_C_PRE)     -0.149     2.012    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.227ns (30.868%)  route 0.508ns (69.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X11Y43         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.128     2.246 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.191     2.438    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.099     2.537 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.317     2.854    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X3Y45          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.945     2.711    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y45          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.524     2.186    
    SLICE_X3Y45          FDPE (Remov_fdpe_C_PRE)     -0.095     2.091    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.227ns (30.868%)  route 0.508ns (69.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X11Y43         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.128     2.246 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.191     2.438    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.099     2.537 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.317     2.854    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X3Y45          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.945     2.711    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y45          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.524     2.186    
    SLICE_X3Y45          FDPE (Remov_fdpe_C_PRE)     -0.095     2.091    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.227ns (30.868%)  route 0.508ns (69.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X11Y43         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.128     2.246 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.191     2.438    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.099     2.537 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.317     2.854    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X3Y45          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.945     2.711    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y45          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.524     2.186    
    SLICE_X3Y45          FDPE (Remov_fdpe_C_PRE)     -0.095     2.091    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.762    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usb_clkout
  To Clock:  usb_clkout

Setup :            0  Failing Endpoints,  Worst Slack       18.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.662ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        2.280ns  (logic 0.489ns (21.451%)  route 1.791ns (78.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.103 - 31.250 ) 
    Source Clock Delay      (SCD):    4.576ns = ( 14.993 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.362    14.993    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDPE (Prop_fdpe_C_Q)         0.384    15.377 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.807    16.184    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X56Y67         LUT2 (Prop_lut2_I0_O)        0.105    16.289 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.984    17.273    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X62Y67         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.362    35.668    usb_control/IFCLK
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.084    35.752 r  usb_control/usbcmdfifo_16depth_i_1/O
                         net (fo=5, routed)           0.351    36.103    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X62Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.159    36.262    
                         clock uncertainty           -0.035    36.227    
    SLICE_X62Y67         FDPE (Recov_fdpe_C_PRE)     -0.292    35.935    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.935    
                         arrival time                         -17.273    
  -------------------------------------------------------------------
                         slack                                 18.662    

Slack (MET) :             18.662ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        2.280ns  (logic 0.489ns (21.451%)  route 1.791ns (78.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.103 - 31.250 ) 
    Source Clock Delay      (SCD):    4.576ns = ( 14.993 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.362    14.993    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDPE (Prop_fdpe_C_Q)         0.384    15.377 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.807    16.184    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X56Y67         LUT2 (Prop_lut2_I0_O)        0.105    16.289 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.984    17.273    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X62Y67         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.362    35.668    usb_control/IFCLK
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.084    35.752 r  usb_control/usbcmdfifo_16depth_i_1/O
                         net (fo=5, routed)           0.351    36.103    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X62Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.159    36.262    
                         clock uncertainty           -0.035    36.227    
    SLICE_X62Y67         FDPE (Recov_fdpe_C_PRE)     -0.292    35.935    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.935    
                         arrival time                         -17.273    
  -------------------------------------------------------------------
                         slack                                 18.662    

Slack (MET) :             18.662ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        2.280ns  (logic 0.489ns (21.451%)  route 1.791ns (78.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.103 - 31.250 ) 
    Source Clock Delay      (SCD):    4.576ns = ( 14.993 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.362    14.993    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDPE (Prop_fdpe_C_Q)         0.384    15.377 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.807    16.184    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X56Y67         LUT2 (Prop_lut2_I0_O)        0.105    16.289 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.984    17.273    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X62Y67         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.362    35.668    usb_control/IFCLK
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.084    35.752 r  usb_control/usbcmdfifo_16depth_i_1/O
                         net (fo=5, routed)           0.351    36.103    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X62Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.159    36.262    
                         clock uncertainty           -0.035    36.227    
    SLICE_X62Y67         FDPE (Recov_fdpe_C_PRE)     -0.292    35.935    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         35.935    
                         arrival time                         -17.273    
  -------------------------------------------------------------------
                         slack                                 18.662    

Slack (MET) :             18.940ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.996ns  (logic 0.634ns (31.770%)  route 1.362ns (68.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 36.254 - 31.250 ) 
    Source Clock Delay      (SCD):    4.733ns = ( 15.150 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.518    15.150    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y26         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.402    15.552 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.546    16.098    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.232    16.330 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.815    17.145    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X16Y25         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.508    35.814    usb_ifclk_OBUF
    SLICE_X14Y27         LUT1 (Prop_lut1_I0_O)        0.084    35.898 r  usb_data_fifo_8192depth_i_2/O
                         net (fo=5, routed)           0.356    36.254    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X16Y25         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.159    36.413    
                         clock uncertainty           -0.035    36.377    
    SLICE_X16Y25         FDPE (Recov_fdpe_C_PRE)     -0.292    36.085    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                         -17.145    
  -------------------------------------------------------------------
                         slack                                 18.940    

Slack (MET) :             18.940ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.996ns  (logic 0.634ns (31.770%)  route 1.362ns (68.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 36.254 - 31.250 ) 
    Source Clock Delay      (SCD):    4.733ns = ( 15.150 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.518    15.150    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y26         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.402    15.552 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.546    16.098    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.232    16.330 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.815    17.145    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X16Y25         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.508    35.814    usb_ifclk_OBUF
    SLICE_X14Y27         LUT1 (Prop_lut1_I0_O)        0.084    35.898 r  usb_data_fifo_8192depth_i_2/O
                         net (fo=5, routed)           0.356    36.254    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X16Y25         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.159    36.413    
                         clock uncertainty           -0.035    36.377    
    SLICE_X16Y25         FDPE (Recov_fdpe_C_PRE)     -0.292    36.085    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                         -17.145    
  -------------------------------------------------------------------
                         slack                                 18.940    

Slack (MET) :             18.940ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.996ns  (logic 0.634ns (31.770%)  route 1.362ns (68.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 36.254 - 31.250 ) 
    Source Clock Delay      (SCD):    4.733ns = ( 15.150 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.518    15.150    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y26         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.402    15.552 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.546    16.098    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.232    16.330 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.815    17.145    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X16Y25         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.508    35.814    usb_ifclk_OBUF
    SLICE_X14Y27         LUT1 (Prop_lut1_I0_O)        0.084    35.898 r  usb_data_fifo_8192depth_i_2/O
                         net (fo=5, routed)           0.356    36.254    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X16Y25         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.159    36.413    
                         clock uncertainty           -0.035    36.377    
    SLICE_X16Y25         FDPE (Recov_fdpe_C_PRE)     -0.292    36.085    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                         -17.145    
  -------------------------------------------------------------------
                         slack                                 18.940    

Slack (MET) :             19.347ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.981ns  (logic 0.353ns (35.977%)  route 0.628ns (64.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 35.709 - 31.250 ) 
    Source Clock Delay      (SCD):    4.736ns = ( 15.153 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.521    15.153    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y28          FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDPE (Prop_fdpe_C_Q)         0.353    15.506 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.628    16.134    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X13Y26         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.403    35.709    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y26         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism              0.233    35.942    
                         clock uncertainty           -0.035    35.906    
    SLICE_X13Y26         FDPE (Recov_fdpe_C_PRE)     -0.425    35.481    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         35.481    
                         arrival time                         -16.134    
  -------------------------------------------------------------------
                         slack                                 19.347    

Slack (MET) :             19.610ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.737ns  (logic 0.353ns (47.872%)  route 0.384ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 35.559 - 31.250 ) 
    Source Clock Delay      (SCD):    4.576ns = ( 14.993 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.362    14.993    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDPE (Prop_fdpe_C_Q)         0.353    15.346 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.384    15.731    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y67         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         1.253    35.559    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism              0.243    35.801    
                         clock uncertainty           -0.035    35.766    
    SLICE_X55Y67         FDPE (Recov_fdpe_C_PRE)     -0.425    35.341    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         35.341    
                         arrival time                         -15.731    
  -------------------------------------------------------------------
                         slack                                 19.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.710ns  (logic 0.191ns (26.888%)  route 0.519ns (73.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns = ( 12.854 - 10.417 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 11.970 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.629    11.970    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y26         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.146    12.116 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.153    12.269    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.045    12.314 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.366    12.680    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X16Y25         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.970    12.556    usb_ifclk_OBUF
    SLICE_X14Y27         LUT1 (Prop_lut1_I0_O)        0.056    12.612 r  usb_data_fifo_8192depth_i_2/O
                         net (fo=5, routed)           0.242    12.854    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X16Y25         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.246    12.608    
    SLICE_X16Y25         FDPE (Remov_fdpe_C_PRE)     -0.095    12.513    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.513    
                         arrival time                          12.680    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.710ns  (logic 0.191ns (26.888%)  route 0.519ns (73.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns = ( 12.854 - 10.417 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 11.970 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.629    11.970    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y26         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.146    12.116 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.153    12.269    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.045    12.314 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.366    12.680    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X16Y25         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.970    12.556    usb_ifclk_OBUF
    SLICE_X14Y27         LUT1 (Prop_lut1_I0_O)        0.056    12.612 r  usb_data_fifo_8192depth_i_2/O
                         net (fo=5, routed)           0.242    12.854    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X16Y25         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.246    12.608    
    SLICE_X16Y25         FDPE (Remov_fdpe_C_PRE)     -0.095    12.513    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.513    
                         arrival time                          12.680    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.710ns  (logic 0.191ns (26.888%)  route 0.519ns (73.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns = ( 12.854 - 10.417 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 11.970 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.629    11.970    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y26         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.146    12.116 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.153    12.269    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.045    12.314 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.366    12.680    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X16Y25         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.970    12.556    usb_ifclk_OBUF
    SLICE_X14Y27         LUT1 (Prop_lut1_I0_O)        0.056    12.612 r  usb_data_fifo_8192depth_i_2/O
                         net (fo=5, routed)           0.242    12.854    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X16Y25         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.246    12.608    
    SLICE_X16Y25         FDPE (Remov_fdpe_C_PRE)     -0.095    12.513    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.513    
                         arrival time                          12.680    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.893ns  (logic 0.249ns (27.899%)  route 0.644ns (72.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 12.771 - 10.417 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 11.899 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.559    11.899    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X56Y67         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.151    12.050 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.144    12.195    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X56Y67         LUT2 (Prop_lut2_I1_O)        0.098    12.293 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.499    12.792    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X62Y67         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.898    12.484    usb_control/IFCLK
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.056    12.540 r  usb_control/usbcmdfifo_16depth_i_1/O
                         net (fo=5, routed)           0.231    12.771    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X62Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.246    12.526    
    SLICE_X62Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    12.455    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.455    
                         arrival time                          12.792    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.893ns  (logic 0.249ns (27.899%)  route 0.644ns (72.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 12.771 - 10.417 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 11.899 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.559    11.899    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X56Y67         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.151    12.050 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.144    12.195    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X56Y67         LUT2 (Prop_lut2_I1_O)        0.098    12.293 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.499    12.792    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X62Y67         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.898    12.484    usb_control/IFCLK
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.056    12.540 r  usb_control/usbcmdfifo_16depth_i_1/O
                         net (fo=5, routed)           0.231    12.771    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X62Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.246    12.526    
    SLICE_X62Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    12.455    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.455    
                         arrival time                          12.792    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.893ns  (logic 0.249ns (27.899%)  route 0.644ns (72.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 12.771 - 10.417 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 11.899 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.559    11.899    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X56Y67         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.151    12.050 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.144    12.195    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X56Y67         LUT2 (Prop_lut2_I1_O)        0.098    12.293 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.499    12.792    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X62Y67         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.898    12.484    usb_control/IFCLK
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.056    12.540 r  usb_control/usbcmdfifo_16depth_i_1/O
                         net (fo=5, routed)           0.231    12.771    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X62Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.246    12.526    
    SLICE_X62Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    12.455    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.455    
                         arrival time                          12.792    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.292ns  (logic 0.133ns (45.489%)  route 0.159ns (54.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 12.412 - 10.417 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 11.898 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.558    11.898    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDPE (Prop_fdpe_C_Q)         0.133    12.031 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.159    12.191    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y67         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.826    12.412    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y67         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500    11.912    
    SLICE_X55Y67         FDPE (Remov_fdpe_C_PRE)     -0.142    11.770    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        -11.770    
                         arrival time                          12.191    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.452ns  (logic 0.133ns (29.413%)  route 0.319ns (70.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 12.487 - 10.417 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 11.972 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.631    11.972    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y28          FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDPE (Prop_fdpe_C_Q)         0.133    12.105 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.319    12.424    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X13Y26         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=162, routed)         0.901    12.487    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y26         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483    12.004    
    SLICE_X13Y26         FDPE (Remov_fdpe_C_PRE)     -0.142    11.862    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        -11.862    
                         arrival time                          12.424    
  -------------------------------------------------------------------
                         slack                                  0.562    





