// Seed: 2300958838
module module_0 (
    output wor id_0
    , id_2, id_3
);
  assign {id_3, id_2 == 1, 1} = id_3;
  assign module_1.id_4 = 0;
  wire [-1 : 1] id_4;
  logic id_5;
  ;
endmodule
module module_1 (
    input supply0 id_0[-1 'b0 : 1 'h0],
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    output wire id_4,
    input tri1 id_5,
    output tri id_6,
    input wor id_7,
    input tri1 id_8,
    input tri1 id_9,
    output wand id_10,
    input tri0 id_11
);
  module_0 modCall_1 (id_10);
endmodule
