#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1107ec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10d6320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x10dda90 .functor NOT 1, L_0x1133c40, C4<0>, C4<0>, C4<0>;
L_0x1133a20 .functor XOR 2, L_0x11338c0, L_0x1133980, C4<00>, C4<00>;
L_0x1133b30 .functor XOR 2, L_0x1133a20, L_0x1133a90, C4<00>, C4<00>;
v0x1130320_0 .net *"_ivl_10", 1 0, L_0x1133a90;  1 drivers
v0x1130420_0 .net *"_ivl_12", 1 0, L_0x1133b30;  1 drivers
v0x1130500_0 .net *"_ivl_2", 1 0, L_0x1133800;  1 drivers
v0x11305c0_0 .net *"_ivl_4", 1 0, L_0x11338c0;  1 drivers
v0x11306a0_0 .net *"_ivl_6", 1 0, L_0x1133980;  1 drivers
v0x11307d0_0 .net *"_ivl_8", 1 0, L_0x1133a20;  1 drivers
v0x11308b0_0 .net "a", 0 0, v0x112e260_0;  1 drivers
v0x1130950_0 .net "b", 0 0, v0x112e300_0;  1 drivers
v0x11309f0_0 .net "c", 0 0, v0x112e3a0_0;  1 drivers
v0x1130a90_0 .var "clk", 0 0;
v0x1130b30_0 .net "d", 0 0, v0x112e4e0_0;  1 drivers
v0x1130bd0_0 .net "out_pos_dut", 0 0, L_0x1133670;  1 drivers
v0x1130c70_0 .net "out_pos_ref", 0 0, L_0x11322b0;  1 drivers
v0x1130d10_0 .net "out_sop_dut", 0 0, L_0x1132b20;  1 drivers
v0x1130db0_0 .net "out_sop_ref", 0 0, L_0x11093d0;  1 drivers
v0x1130e50_0 .var/2u "stats1", 223 0;
v0x1130ef0_0 .var/2u "strobe", 0 0;
v0x11310a0_0 .net "tb_match", 0 0, L_0x1133c40;  1 drivers
v0x1131170_0 .net "tb_mismatch", 0 0, L_0x10dda90;  1 drivers
v0x1131210_0 .net "wavedrom_enable", 0 0, v0x112e7b0_0;  1 drivers
v0x11312e0_0 .net "wavedrom_title", 511 0, v0x112e850_0;  1 drivers
L_0x1133800 .concat [ 1 1 0 0], L_0x11322b0, L_0x11093d0;
L_0x11338c0 .concat [ 1 1 0 0], L_0x11322b0, L_0x11093d0;
L_0x1133980 .concat [ 1 1 0 0], L_0x1133670, L_0x1132b20;
L_0x1133a90 .concat [ 1 1 0 0], L_0x11322b0, L_0x11093d0;
L_0x1133c40 .cmp/eeq 2, L_0x1133800, L_0x1133b30;
S_0x10da7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x10d6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10dde70 .functor AND 1, v0x112e3a0_0, v0x112e4e0_0, C4<1>, C4<1>;
L_0x10de250 .functor NOT 1, v0x112e260_0, C4<0>, C4<0>, C4<0>;
L_0x10de630 .functor NOT 1, v0x112e300_0, C4<0>, C4<0>, C4<0>;
L_0x10de8b0 .functor AND 1, L_0x10de250, L_0x10de630, C4<1>, C4<1>;
L_0x10f59b0 .functor AND 1, L_0x10de8b0, v0x112e3a0_0, C4<1>, C4<1>;
L_0x11093d0 .functor OR 1, L_0x10dde70, L_0x10f59b0, C4<0>, C4<0>;
L_0x1131730 .functor NOT 1, v0x112e300_0, C4<0>, C4<0>, C4<0>;
L_0x11317a0 .functor OR 1, L_0x1131730, v0x112e4e0_0, C4<0>, C4<0>;
L_0x11318b0 .functor AND 1, v0x112e3a0_0, L_0x11317a0, C4<1>, C4<1>;
L_0x1131970 .functor NOT 1, v0x112e260_0, C4<0>, C4<0>, C4<0>;
L_0x1131a40 .functor OR 1, L_0x1131970, v0x112e300_0, C4<0>, C4<0>;
L_0x1131ab0 .functor AND 1, L_0x11318b0, L_0x1131a40, C4<1>, C4<1>;
L_0x1131c30 .functor NOT 1, v0x112e300_0, C4<0>, C4<0>, C4<0>;
L_0x1131ca0 .functor OR 1, L_0x1131c30, v0x112e4e0_0, C4<0>, C4<0>;
L_0x1131bc0 .functor AND 1, v0x112e3a0_0, L_0x1131ca0, C4<1>, C4<1>;
L_0x1131e30 .functor NOT 1, v0x112e260_0, C4<0>, C4<0>, C4<0>;
L_0x1131f30 .functor OR 1, L_0x1131e30, v0x112e4e0_0, C4<0>, C4<0>;
L_0x1131ff0 .functor AND 1, L_0x1131bc0, L_0x1131f30, C4<1>, C4<1>;
L_0x11321a0 .functor XNOR 1, L_0x1131ab0, L_0x1131ff0, C4<0>, C4<0>;
v0x10dd3c0_0 .net *"_ivl_0", 0 0, L_0x10dde70;  1 drivers
v0x10dd7c0_0 .net *"_ivl_12", 0 0, L_0x1131730;  1 drivers
v0x10ddba0_0 .net *"_ivl_14", 0 0, L_0x11317a0;  1 drivers
v0x10ddf80_0 .net *"_ivl_16", 0 0, L_0x11318b0;  1 drivers
v0x10de360_0 .net *"_ivl_18", 0 0, L_0x1131970;  1 drivers
v0x10de740_0 .net *"_ivl_2", 0 0, L_0x10de250;  1 drivers
v0x10de9c0_0 .net *"_ivl_20", 0 0, L_0x1131a40;  1 drivers
v0x112c7d0_0 .net *"_ivl_24", 0 0, L_0x1131c30;  1 drivers
v0x112c8b0_0 .net *"_ivl_26", 0 0, L_0x1131ca0;  1 drivers
v0x112c990_0 .net *"_ivl_28", 0 0, L_0x1131bc0;  1 drivers
v0x112ca70_0 .net *"_ivl_30", 0 0, L_0x1131e30;  1 drivers
v0x112cb50_0 .net *"_ivl_32", 0 0, L_0x1131f30;  1 drivers
v0x112cc30_0 .net *"_ivl_36", 0 0, L_0x11321a0;  1 drivers
L_0x7fef65a2a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x112ccf0_0 .net *"_ivl_38", 0 0, L_0x7fef65a2a018;  1 drivers
v0x112cdd0_0 .net *"_ivl_4", 0 0, L_0x10de630;  1 drivers
v0x112ceb0_0 .net *"_ivl_6", 0 0, L_0x10de8b0;  1 drivers
v0x112cf90_0 .net *"_ivl_8", 0 0, L_0x10f59b0;  1 drivers
v0x112d070_0 .net "a", 0 0, v0x112e260_0;  alias, 1 drivers
v0x112d130_0 .net "b", 0 0, v0x112e300_0;  alias, 1 drivers
v0x112d1f0_0 .net "c", 0 0, v0x112e3a0_0;  alias, 1 drivers
v0x112d2b0_0 .net "d", 0 0, v0x112e4e0_0;  alias, 1 drivers
v0x112d370_0 .net "out_pos", 0 0, L_0x11322b0;  alias, 1 drivers
v0x112d430_0 .net "out_sop", 0 0, L_0x11093d0;  alias, 1 drivers
v0x112d4f0_0 .net "pos0", 0 0, L_0x1131ab0;  1 drivers
v0x112d5b0_0 .net "pos1", 0 0, L_0x1131ff0;  1 drivers
L_0x11322b0 .functor MUXZ 1, L_0x7fef65a2a018, L_0x1131ab0, L_0x11321a0, C4<>;
S_0x112d730 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x10d6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x112e260_0 .var "a", 0 0;
v0x112e300_0 .var "b", 0 0;
v0x112e3a0_0 .var "c", 0 0;
v0x112e440_0 .net "clk", 0 0, v0x1130a90_0;  1 drivers
v0x112e4e0_0 .var "d", 0 0;
v0x112e5d0_0 .var/2u "fail", 0 0;
v0x112e670_0 .var/2u "fail1", 0 0;
v0x112e710_0 .net "tb_match", 0 0, L_0x1133c40;  alias, 1 drivers
v0x112e7b0_0 .var "wavedrom_enable", 0 0;
v0x112e850_0 .var "wavedrom_title", 511 0;
E_0x10e9350/0 .event negedge, v0x112e440_0;
E_0x10e9350/1 .event posedge, v0x112e440_0;
E_0x10e9350 .event/or E_0x10e9350/0, E_0x10e9350/1;
S_0x112da60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x112d730;
 .timescale -12 -12;
v0x112dca0_0 .var/2s "i", 31 0;
E_0x10e91f0 .event posedge, v0x112e440_0;
S_0x112dda0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x112d730;
 .timescale -12 -12;
v0x112dfa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x112e080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x112d730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x112ea30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x10d6320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1132460 .functor AND 1, v0x112e3a0_0, v0x112e4e0_0, C4<1>, C4<1>;
L_0x1132710 .functor NOT 1, v0x112e260_0, C4<0>, C4<0>, C4<0>;
L_0x11327a0 .functor NOT 1, v0x112e300_0, C4<0>, C4<0>, C4<0>;
L_0x1132920 .functor AND 1, L_0x1132710, L_0x11327a0, C4<1>, C4<1>;
L_0x1132a60 .functor AND 1, L_0x1132920, v0x112e3a0_0, C4<1>, C4<1>;
L_0x1132b20 .functor OR 1, L_0x1132460, L_0x1132a60, C4<0>, C4<0>;
L_0x1132cc0 .functor NOT 1, v0x112e300_0, C4<0>, C4<0>, C4<0>;
L_0x1132d30 .functor OR 1, L_0x1132cc0, v0x112e4e0_0, C4<0>, C4<0>;
L_0x1132e40 .functor AND 1, v0x112e3a0_0, L_0x1132d30, C4<1>, C4<1>;
L_0x1132f00 .functor NOT 1, v0x112e260_0, C4<0>, C4<0>, C4<0>;
L_0x11330e0 .functor OR 1, L_0x1132f00, v0x112e300_0, C4<0>, C4<0>;
L_0x1133150 .functor AND 1, L_0x1132e40, L_0x11330e0, C4<1>, C4<1>;
L_0x11332d0 .functor NOT 1, v0x112e260_0, C4<0>, C4<0>, C4<0>;
L_0x1133340 .functor OR 1, L_0x11332d0, v0x112e4e0_0, C4<0>, C4<0>;
L_0x1133260 .functor AND 1, v0x112e3a0_0, L_0x1133340, C4<1>, C4<1>;
L_0x11334d0 .functor XNOR 1, L_0x1133150, L_0x1133260, C4<0>, C4<0>;
v0x112ebf0_0 .net *"_ivl_12", 0 0, L_0x1132cc0;  1 drivers
v0x112ecd0_0 .net *"_ivl_14", 0 0, L_0x1132d30;  1 drivers
v0x112edb0_0 .net *"_ivl_16", 0 0, L_0x1132e40;  1 drivers
v0x112eea0_0 .net *"_ivl_18", 0 0, L_0x1132f00;  1 drivers
v0x112ef80_0 .net *"_ivl_2", 0 0, L_0x1132710;  1 drivers
v0x112f0b0_0 .net *"_ivl_20", 0 0, L_0x11330e0;  1 drivers
v0x112f190_0 .net *"_ivl_24", 0 0, L_0x11332d0;  1 drivers
v0x112f270_0 .net *"_ivl_26", 0 0, L_0x1133340;  1 drivers
v0x112f350_0 .net *"_ivl_30", 0 0, L_0x11334d0;  1 drivers
L_0x7fef65a2a060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x112f4a0_0 .net *"_ivl_32", 0 0, L_0x7fef65a2a060;  1 drivers
v0x112f580_0 .net *"_ivl_4", 0 0, L_0x11327a0;  1 drivers
v0x112f660_0 .net *"_ivl_6", 0 0, L_0x1132920;  1 drivers
v0x112f740_0 .net "a", 0 0, v0x112e260_0;  alias, 1 drivers
v0x112f7e0_0 .net "b", 0 0, v0x112e300_0;  alias, 1 drivers
v0x112f8d0_0 .net "c", 0 0, v0x112e3a0_0;  alias, 1 drivers
v0x112f9c0_0 .net "d", 0 0, v0x112e4e0_0;  alias, 1 drivers
v0x112fab0_0 .net "out_pos", 0 0, L_0x1133670;  alias, 1 drivers
v0x112fc80_0 .net "out_sop", 0 0, L_0x1132b20;  alias, 1 drivers
v0x112fd40_0 .net "pos0", 0 0, L_0x1133150;  1 drivers
v0x112fe00_0 .net "pos1", 0 0, L_0x1133260;  1 drivers
v0x112fec0_0 .net "sop0", 0 0, L_0x1132460;  1 drivers
v0x112ff80_0 .net "sop1", 0 0, L_0x1132a60;  1 drivers
L_0x1133670 .functor MUXZ 1, L_0x7fef65a2a060, L_0x1133150, L_0x11334d0, C4<>;
S_0x1130100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x10d6320;
 .timescale -12 -12;
E_0x10d29f0 .event anyedge, v0x1130ef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1130ef0_0;
    %nor/r;
    %assign/vec4 v0x1130ef0_0, 0;
    %wait E_0x10d29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x112d730;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x112e5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x112e670_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x112d730;
T_4 ;
    %wait E_0x10e9350;
    %load/vec4 v0x112e710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x112e5d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x112d730;
T_5 ;
    %wait E_0x10e91f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x112e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e300_0, 0;
    %assign/vec4 v0x112e260_0, 0;
    %wait E_0x10e91f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x112e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e300_0, 0;
    %assign/vec4 v0x112e260_0, 0;
    %wait E_0x10e91f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x112e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e300_0, 0;
    %assign/vec4 v0x112e260_0, 0;
    %wait E_0x10e91f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x112e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e300_0, 0;
    %assign/vec4 v0x112e260_0, 0;
    %wait E_0x10e91f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x112e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e300_0, 0;
    %assign/vec4 v0x112e260_0, 0;
    %wait E_0x10e91f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x112e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e300_0, 0;
    %assign/vec4 v0x112e260_0, 0;
    %wait E_0x10e91f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x112e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e300_0, 0;
    %assign/vec4 v0x112e260_0, 0;
    %wait E_0x10e91f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x112e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e300_0, 0;
    %assign/vec4 v0x112e260_0, 0;
    %wait E_0x10e91f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x112e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e300_0, 0;
    %assign/vec4 v0x112e260_0, 0;
    %wait E_0x10e91f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x112e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e300_0, 0;
    %assign/vec4 v0x112e260_0, 0;
    %wait E_0x10e91f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x112e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e300_0, 0;
    %assign/vec4 v0x112e260_0, 0;
    %wait E_0x10e91f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x112e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e300_0, 0;
    %assign/vec4 v0x112e260_0, 0;
    %wait E_0x10e91f0;
    %load/vec4 v0x112e5d0_0;
    %store/vec4 v0x112e670_0, 0, 1;
    %fork t_1, S_0x112da60;
    %jmp t_0;
    .scope S_0x112da60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x112dca0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x112dca0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x10e91f0;
    %load/vec4 v0x112dca0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x112e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e300_0, 0;
    %assign/vec4 v0x112e260_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x112dca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x112dca0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x112d730;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10e9350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x112e4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e300_0, 0;
    %assign/vec4 v0x112e260_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x112e5d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x112e670_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x10d6320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1130a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1130ef0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x10d6320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1130a90_0;
    %inv;
    %store/vec4 v0x1130a90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x10d6320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x112e440_0, v0x1131170_0, v0x11308b0_0, v0x1130950_0, v0x11309f0_0, v0x1130b30_0, v0x1130db0_0, v0x1130d10_0, v0x1130c70_0, v0x1130bd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x10d6320;
T_9 ;
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x10d6320;
T_10 ;
    %wait E_0x10e9350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1130e50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1130e50_0, 4, 32;
    %load/vec4 v0x11310a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1130e50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1130e50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1130e50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1130db0_0;
    %load/vec4 v0x1130db0_0;
    %load/vec4 v0x1130d10_0;
    %xor;
    %load/vec4 v0x1130db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1130e50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1130e50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1130c70_0;
    %load/vec4 v0x1130c70_0;
    %load/vec4 v0x1130bd0_0;
    %xor;
    %load/vec4 v0x1130c70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1130e50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1130e50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1130e50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/ece241_2013_q2/iter0/response20/top_module.sv";
