
*** Running vivado
    with args -log design_1_slv_port_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_slv_port_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_slv_port_0_0.tcl -notrace
Command: synth_design -top design_1_slv_port_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 419.531 ; gain = 99.609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_slv_port_0_0' [c:/Users/labview/custom_slv_io_port/custom_slv_io_port.srcs/sources_1/bd/design_1/ip/design_1_slv_port_0_0/synth/design_1_slv_port_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'slv_port_v1_0' [c:/Users/labview/custom_slv_io_port/custom_slv_io_port.srcs/sources_1/bd/design_1/ipshared/52bd/hdl/slv_port_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'slv_port_v1_0_S00_AXI' [c:/Users/labview/custom_slv_io_port/custom_slv_io_port.srcs/sources_1/bd/design_1/ipshared/52bd/hdl/slv_port_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/labview/custom_slv_io_port/custom_slv_io_port.srcs/sources_1/bd/design_1/ipshared/52bd/hdl/slv_port_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [c:/Users/labview/custom_slv_io_port/custom_slv_io_port.srcs/sources_1/bd/design_1/ipshared/52bd/hdl/slv_port_v1_0_S00_AXI.v:373]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/labview/custom_slv_io_port/custom_slv_io_port.srcs/sources_1/bd/design_1/ipshared/52bd/hdl/slv_port_v1_0_S00_AXI.v:224]
INFO: [Synth 8-256] done synthesizing module 'slv_port_v1_0_S00_AXI' (1#1) [c:/Users/labview/custom_slv_io_port/custom_slv_io_port.srcs/sources_1/bd/design_1/ipshared/52bd/hdl/slv_port_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-689] width (16) of port connection 'sw' does not match port width (32) of module 'slv_port_v1_0_S00_AXI' [c:/Users/labview/custom_slv_io_port/custom_slv_io_port.srcs/sources_1/bd/design_1/ipshared/52bd/hdl/slv_port_v1_0.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'led' does not match port width (32) of module 'slv_port_v1_0_S00_AXI' [c:/Users/labview/custom_slv_io_port/custom_slv_io_port.srcs/sources_1/bd/design_1/ipshared/52bd/hdl/slv_port_v1_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'slv_port_v1_0' (2#1) [c:/Users/labview/custom_slv_io_port/custom_slv_io_port.srcs/sources_1/bd/design_1/ipshared/52bd/hdl/slv_port_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_slv_port_0_0' (3#1) [c:/Users/labview/custom_slv_io_port/custom_slv_io_port.srcs/sources_1/bd/design_1/ip/design_1_slv_port_0_0/synth/design_1_slv_port_0_0.v:57]
WARNING: [Synth 8-3331] design slv_port_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design slv_port_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design slv_port_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design slv_port_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design slv_port_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design slv_port_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 472.281 ; gain = 152.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 472.281 ; gain = 152.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 805.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 805.418 ; gain = 485.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 805.418 ; gain = 485.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 805.418 ; gain = 485.496
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [c:/Users/labview/custom_slv_io_port/custom_slv_io_port.srcs/sources_1/bd/design_1/ipshared/52bd/hdl/slv_port_v1_0_S00_AXI.v:408]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 805.418 ; gain = 485.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module slv_port_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/slv_port_v1_0_S00_AXI_inst/count_reg was removed.  [c:/Users/labview/custom_slv_io_port/custom_slv_io_port.srcs/sources_1/bd/design_1/ipshared/52bd/hdl/slv_port_v1_0_S00_AXI.v:408]
WARNING: [Synth 8-3331] design design_1_slv_port_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_slv_port_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_slv_port_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_slv_port_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_slv_port_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_slv_port_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/slv_port_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/slv_port_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slv_port_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/slv_port_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/slv_port_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slv_port_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/slv_port_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_slv_port_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_port_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_slv_port_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_port_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_slv_port_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_port_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_slv_port_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_port_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_slv_port_0_0.
INFO: [Synth 8-3332] Sequential element (inst/slv_port_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_slv_port_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 805.418 ; gain = 485.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 805.418 ; gain = 485.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 805.418 ; gain = 485.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 823.789 ; gain = 503.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 823.789 ; gain = 503.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 823.789 ; gain = 503.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 823.789 ; gain = 503.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 823.789 ; gain = 503.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 823.789 ; gain = 503.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 823.789 ; gain = 503.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     3|
|3     |LUT2   |    22|
|4     |LUT3   |     1|
|5     |LUT4   |    18|
|6     |LUT5   |    16|
|7     |LUT6   |    20|
|8     |FDRE   |   185|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   278|
|2     |  inst                         |slv_port_v1_0         |   278|
|3     |    slv_port_v1_0_S00_AXI_inst |slv_port_v1_0_S00_AXI |   278|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 823.789 ; gain = 503.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 823.789 ; gain = 170.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 823.789 ; gain = 503.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 825.320 ; gain = 516.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/labview/custom_slv_io_port/custom_slv_io_port.runs/design_1_slv_port_0_0_synth_1/design_1_slv_port_0_0.dcp' has been generated.
