Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: cs161_processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cs161_processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cs161_processor"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : cs161_processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Marco\Downloads\master(1)\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "C:\Users\Marco\Downloads\lab4\mux_2_1.v" into library work
Parsing module <mux_2_1>.
Analyzing Verilog file "C:\Users\Marco\Downloads\lab4\gen_register.v" into library work
Parsing module <gen_register>.
Analyzing Verilog file "C:\Users\Marco\Downloads\lab4\cpu_registers.v" into library work
WARNING:HDLCompiler:572 - "C:\Users\Marco\Downloads\lab4\cpu_registers.v" Line 6: Macro <WORD_SIZE> is redefined.
Parsing module <cpu_registers>.
Analyzing Verilog file "C:\Users\Marco\Downloads\lab4\cpumemory.v" into library work
WARNING:HDLCompiler:572 - "C:\Users\Marco\Downloads\lab4\cpumemory.v" Line 6: Macro <MAX_REG> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\Marco\Downloads\lab4\cpumemory.v" Line 7: Macro <WORD_SIZE> is redefined.
Parsing module <cpumemory>.
Analyzing Verilog file "C:\Users\Marco\Downloads\lab4\control_unit.v" into library work
Parsing verilog file "C:\Users\Marco\Downloads\master(1)\/cpu_constant_library.v" included at line 3.
Parsing module <control_unit>.
Analyzing Verilog file "C:\Users\Marco\Downloads\lab4\alu_control.v" into library work
Parsing verilog file "C:\Users\Marco\Downloads\master(1)\/cpu_constant_library.v" included at line 3.
Parsing module <alu_control>.
Analyzing Verilog file "C:\Users\Marco\Downloads\lab4\cs161_processor.v" into library work
Parsing module <cs161_processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cs161_processor>.
WARNING:HDLCompiler:872 - "C:\Users\Marco\Downloads\lab4\cs161_processor.v" Line 22: Using initial value of true since it is never assigned
WARNING:HDLCompiler:465 - "C:\Users\Marco\Downloads\lab4\cs161_processor.v" Line 82: Ignoring parameter override for ifid_1.WORD_SIZE, since it has already been set

Elaborating module <control_unit>.
WARNING:HDLCompiler:1127 - "C:\Users\Marco\Downloads\lab4\cs161_processor.v" Line 39: Assignment to mem_read ignored, since the identifier is never used

Elaborating module <cpumemory>.
Reading initialization file \"./init.coe\".

Elaborating module <mux_2_1>.

Elaborating module <gen_register(WORD_SIZE=9)>.
WARNING:HDLCompiler:189 - "C:\Users\Marco\Downloads\lab4\cs161_processor.v" Line 79: Size mismatch in connection of port <data_in>. Formal port size is 9-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Marco\Downloads\lab4\cs161_processor.v" Line 80: Size mismatch in connection of port <data_out>. Formal port size is 9-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Marco\Downloads\lab4\cs161_processor.v" Line 80: Assignment to ifid_pc_plus_four ignored, since the identifier is never used

Elaborating module <gen_register>.
WARNING:HDLCompiler:1127 - "C:\Users\Marco\Downloads\lab4\cs161_processor.v" Line 89: Assignment to ifid_instr_instruction ignored, since the identifier is never used

Elaborating module <mux_2_1(WORD_SIZE=5)>.

Elaborating module <cpu_registers>.

Elaborating module <alu_control>.

Elaborating module <alu>.
WARNING:HDLCompiler:413 - "C:\Users\Marco\Downloads\master(1)\alu.v" Line 59: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:189 - "C:\Users\Marco\Downloads\lab4\cs161_processor.v" Line 161: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 10-bit.
WARNING:Xst:2972 - "C:\Users\Marco\Downloads\lab4\cs161_processor.v" line 75. All outputs of instance <ifid_1> of block <gen_register> are unconnected in block <cs161_processor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Marco\Downloads\lab4\cs161_processor.v" line 84. All outputs of instance <ifid_2> of block <gen_register> are unconnected in block <cs161_processor>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cs161_processor>.
    Related source file is "C:\Users\Marco\Downloads\lab4\cs161_processor.v".
INFO:Xst:3210 - "C:\Users\Marco\Downloads\lab4\cs161_processor.v" line 35: Output port <mem_read> of the instance <control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marco\Downloads\lab4\cs161_processor.v" line 75: Output port <data_out> of the instance <ifid_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Marco\Downloads\lab4\cs161_processor.v" line 84: Output port <data_out> of the instance <ifid_2> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <pc>.
    Found 11-bit adder for signal <n0046[10:0]> created at line 153.
    Found 32-bit adder for signal <pc_alu_result> created at line 154.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <cs161_processor> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "C:\Users\Marco\Downloads\lab4\control_unit.v".
    Summary:
	no macro.
Unit <control_unit> synthesized.

Synthesizing Unit <cpumemory>.
    Related source file is "C:\Users\Marco\Downloads\lab4\cpumemory.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit dual-port RAM <Mram_buff> for signal <buff>.
    Summary:
	inferred   1 RAM(s).
Unit <cpumemory> synthesized.

Synthesizing Unit <mux_2_1>.
    Related source file is "C:\Users\Marco\Downloads\lab4\mux_2_1.v".
        WORD_SIZE = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_1> synthesized.

Synthesizing Unit <mux_2_1_1>.
    Related source file is "C:\Users\Marco\Downloads\lab4\mux_2_1.v".
        WORD_SIZE = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_1_1> synthesized.

Synthesizing Unit <cpu_registers>.
    Related source file is "C:\Users\Marco\Downloads\lab4\cpu_registers.v".
    Found 1024-bit register for signal <n0044[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <read_data_1> created at line 41.
    Found 32-bit 32-to-1 multiplexer for signal <read_data_2> created at line 42.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <cpu_registers> synthesized.

Synthesizing Unit <alu_control>.
    Related source file is "C:\Users\Marco\Downloads\lab4\alu_control.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_control> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Users\Marco\Downloads\master(1)\alu.v".
    Found 32-bit subtractor for signal <channel_a_in[31]_channel_b_in[31]_sub_4_OUT> created at line 39.
    Found 32-bit adder for signal <channel_a_in[31]_channel_b_in[31]_add_2_OUT> created at line 38.
    Found 32-bit comparator greater for signal <channel_a_in[31]_channel_b_in[31]_LessThan_7_o> created at line 44
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <alu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 4
 11-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
# Registers                                            : 2
 10-bit register                                       : 1
 1024-bit register                                     : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 39
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 32-to-1 multiplexer                            : 2
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.1\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.1\ISE_DS\ISE\.

Synthesizing (advanced) Unit <cpumemory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_buff> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <data_mem_write> | high     |
    |     addrA          | connected to signal <data_address>  |          |
    |     diA            | connected to signal <data_write_data> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     addrB          | connected to signal <instr_read_address> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cpumemory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit dual-port distributed RAM                  : 1
# Adders/Subtractors                                   : 4
 11-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
# Registers                                            : 1034
 Flip-Flops                                            : 1034
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 39
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 32-to-1 multiplexer                            : 2
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <pc_0> has a constant value of 0 in block <cs161_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pc_1> has a constant value of 0 in block <cs161_processor>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <cs161_processor> ...

Optimizing unit <cpu_registers> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cs161_processor, actual ratio is 4.
FlipFlop pc_9 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1034
 Flip-Flops                                            : 1034

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cs161_processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2307
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 1020
#      LUT4                        : 45
#      LUT5                        : 143
#      LUT6                        : 868
#      MUXCY                       : 87
#      MUXF7                       : 68
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 1034
#      FDC                         : 10
#      FDRE                        : 1024
# RAMS                             : 64
#      RAM128X1D                   : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 150
#      IBUF                        : 1
#      OBUF                        : 149

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:            1034  out of  126800     0%  
 Number of Slice LUTs:                 2334  out of  63400     3%  
    Number used as Logic:              2078  out of  63400     3%  
    Number used as Memory:              256  out of  19000     1%  
       Number used as RAM:              256

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2336
   Number with an unused Flip Flop:    1302  out of   2336    55%  
   Number with an unused LUT:             2  out of   2336     0%  
   Number of fully used LUT-FF pairs:  1032  out of   2336    44%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         151
 Number of bonded IOBs:                 151  out of    210    71%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1098  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.088ns (Maximum Frequency: 141.089MHz)
   Minimum input arrival time before clock: 0.926ns
   Maximum output required time after clock: 6.394ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.088ns (frequency: 141.089MHz)
  Total number of paths / destination ports: 33308470 / 2634
-------------------------------------------------------------------------
Delay:               7.088ns (Levels of Logic = 27)
  Source:            pc_9_1 (FF)
  Destination:       pc_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pc_9_1 to pc_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.360  pc_9_1 (pc_9_1)
     LUT3:I2->O          257   0.097   0.611  inst_LPM_MUX321161 (reg2_addr_0_OBUF)
     LUT6:I4->O            1   0.097   0.616  registers/Mmux_read_data_2_10 (registers/Mmux_read_data_2_10)
     LUT6:I2->O            1   0.097   0.000  registers/Mmux_read_data_2_2_f7_G (N299)
     MUXF7:I1->O           6   0.279   0.383  registers/Mmux_read_data_2_2_f7 (reg2_data_0_OBUF)
     LUT5:I4->O            6   0.097   0.644  mux2/Mmux_data_out12 (mux2_out<0>)
     LUT4:I0->O            1   0.097   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_lut<0> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<0> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<1> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<2> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<3> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<4> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<5> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<6> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<7> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<8> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<9> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<10> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<11> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<12> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<13> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<14> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<14>)
     MUXCY:CI->O          37   0.023   0.486  al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<15> (al/Mcompar_channel_a_in[31]_channel_b_in[31]_LessThan_7_o_cy<15>)
     LUT6:I5->O            1   0.097   0.753  al/temp<1>3_1 (al/temp<1>3)
     LUT6:I0->O            6   0.097   0.383  al/alu_control_in[3]_GND_10_o_equal_17_o<31>1 (al/alu_control_in[3]_GND_10_o_equal_17_o<31>)
     LUT6:I5->O            1   0.097   0.000  al/alu_control_in[3]_GND_10_o_equal_17_o<31>9_SW6_F (N294)
     MUXF7:I0->O           1   0.277   0.355  al/alu_control_in[3]_GND_10_o_equal_17_o<31>9_SW6 (N1281)
     LUT6:I5->O            1   0.097   0.000  mux4/Mmux_data_out71 (n0023<6>)
     FDC:D                     0.008          pc_6
    ----------------------------------------
    Total                      7.088ns (2.496ns logic, 4.592ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1034 / 1034
-------------------------------------------------------------------------
Offset:              0.926ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       pc_2 (FF)
  Destination Clock: clk rising

  Data Path: rst to pc_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1034   0.001   0.576  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.349          pc_2
    ----------------------------------------
    Total                      0.926ns (0.350ns logic, 0.576ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 768883 / 125
-------------------------------------------------------------------------
Offset:              6.394ns (Levels of Logic = 40)
  Source:            pc_9_1 (FF)
  Destination:       write_reg_data<30> (PAD)
  Source Clock:      clk rising

  Data Path: pc_9_1 to write_reg_data<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.360  pc_9_1 (pc_9_1)
     LUT3:I2->O          257   0.097   0.611  inst_LPM_MUX321161 (reg2_addr_0_OBUF)
     LUT6:I4->O            1   0.097   0.616  registers/Mmux_read_data_2_10 (registers/Mmux_read_data_2_10)
     LUT6:I2->O            1   0.097   0.000  registers/Mmux_read_data_2_2_f7_G (N299)
     MUXF7:I1->O           6   0.279   0.467  registers/Mmux_read_data_2_2_f7 (reg2_data_0_OBUF)
     LUT6:I4->O            1   0.097   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_lut<0> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<0> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<1> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<2> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<3> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<4> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<5> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<6> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<7> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<8> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<9> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<10> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<11> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<12> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<13> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<14> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<15> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<16> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<17> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<18> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<19> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<20> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<21> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<22> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<23> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<24> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<25> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<26> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<27> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<28> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<29> (al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_cy<29>)
     XORCY:CI->O           1   0.370   0.355  al/Msub_channel_a_in[31]_channel_b_in[31]_sub_4_OUT_xor<30> (al/channel_a_in[31]_channel_b_in[31]_sub_4_OUT<30>)
     LUT5:I4->O            1   0.097   0.439  al/temp<30>3_SW3 (N233)
     LUT6:I4->O            3   0.097   0.367  al/temp<30>3 (alu_result<30>)
     LUT5:I4->O           33   0.097   0.469  mux3/Mmux_data_out241 (write_reg_data_30_OBUF)
     OBUF:I->O                 0.000          write_reg_data_30_OBUF (write_reg_data<30>)
    ----------------------------------------
    Total                      6.394ns (2.709ns logic, 3.685ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.088|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 55.00 secs
Total CPU time to Xst completion: 54.65 secs
 
--> 

Total memory usage is 868124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    4 (   0 filtered)

