0.4
2016.2
D:/vivado_projects/CPU54/CPU54.sim/sim_1/synth/timing/all_tb_time_synth.v,1626079158,verilog,,,,,,,,,,,
D:/vivado_projects/CPU54/CPU54.srcs/sources_1/new/all_tb.v,1626074705,verilog,,,,,,,,,,,
