<stg><name>dut</name>


<trans_list>

<trans id="28" from="1" to="2">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="2" to="3">
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="2" to="2">
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="3" to="4">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str30, [1 x i8]* @p_str31, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str32)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:1  %empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str26, [1 x i8]* @p_str27, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str28)

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="64">
<![CDATA[
:5  %input = alloca [4704 x float], align 16

]]></node>
<StgValue><ssdm name="input"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %i = phi i12 [ 0, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %exitcond = icmp eq i12 %i, -1024

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %i_1 = add i12 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32">
<![CDATA[
:1  %fv = bitcast i32 %tmp_V_2 to float

]]></node>
<StgValue><ssdm name="fv"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_s = zext i12 %i to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr = getelementptr inbounds [4704 x float]* %input, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:4  store float %fv, float* %input_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %output_V = call fastcc i1 @dut_mlp_xcel([4704 x float]* %input)

]]></node>
<StgValue><ssdm name="output_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %output_V = call fastcc i1 @dut_mlp_xcel([4704 x float]* %input)

]]></node>
<StgValue><ssdm name="output_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="1">
<![CDATA[
:1  %tmp_V = zext i1 %output_V to i32

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0">
<![CDATA[
:3  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="strm_in_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_in_V_V"/></StgValue>
</port>
<port id="34" name="strm_out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_out_V_V"/></StgValue>
</port>
<port id="35" name="conv1_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="conv1_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="conv2_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="conv2_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="fc1_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc1_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="fc1_bias" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="fc2_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc2_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="fc2_bias" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="fc3_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc3_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="_ssdm_op_SpecInterface" to="empty" fromId="42" toId="5">
</dataflow>
<dataflow id="44" from="strm_out_V_V" to="empty" fromId="34" toId="5">
</dataflow>
<dataflow id="46" from="ap_fifo_str" to="empty" fromId="45" toId="5">
</dataflow>
<dataflow id="48" from="stg_47" to="empty" fromId="47" toId="5">
</dataflow>
<dataflow id="49" from="stg_47" to="empty" fromId="47" toId="5">
</dataflow>
<dataflow id="50" from="stg_47" to="empty" fromId="47" toId="5">
</dataflow>
<dataflow id="51" from="stg_47" to="empty" fromId="47" toId="5">
</dataflow>
<dataflow id="53" from="p_str29" to="empty" fromId="52" toId="5">
</dataflow>
<dataflow id="55" from="p_str30" to="empty" fromId="54" toId="5">
</dataflow>
<dataflow id="57" from="p_str31" to="empty" fromId="56" toId="5">
</dataflow>
<dataflow id="59" from="stg_58" to="empty" fromId="58" toId="5">
</dataflow>
<dataflow id="60" from="stg_58" to="empty" fromId="58" toId="5">
</dataflow>
<dataflow id="62" from="stg_61" to="empty" fromId="61" toId="5">
</dataflow>
<dataflow id="63" from="stg_61" to="empty" fromId="61" toId="5">
</dataflow>
<dataflow id="65" from="p_str32" to="empty" fromId="64" toId="5">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="empty_24" fromId="42" toId="6">
</dataflow>
<dataflow id="67" from="strm_in_V_V" to="empty_24" fromId="33" toId="6">
</dataflow>
<dataflow id="68" from="ap_fifo_str" to="empty_24" fromId="45" toId="6">
</dataflow>
<dataflow id="69" from="stg_47" to="empty_24" fromId="47" toId="6">
</dataflow>
<dataflow id="70" from="stg_47" to="empty_24" fromId="47" toId="6">
</dataflow>
<dataflow id="71" from="stg_47" to="empty_24" fromId="47" toId="6">
</dataflow>
<dataflow id="72" from="stg_47" to="empty_24" fromId="47" toId="6">
</dataflow>
<dataflow id="74" from="p_str25" to="empty_24" fromId="73" toId="6">
</dataflow>
<dataflow id="76" from="p_str26" to="empty_24" fromId="75" toId="6">
</dataflow>
<dataflow id="78" from="p_str27" to="empty_24" fromId="77" toId="6">
</dataflow>
<dataflow id="79" from="stg_58" to="empty_24" fromId="58" toId="6">
</dataflow>
<dataflow id="80" from="stg_58" to="empty_24" fromId="58" toId="6">
</dataflow>
<dataflow id="81" from="stg_61" to="empty_24" fromId="61" toId="6">
</dataflow>
<dataflow id="82" from="stg_61" to="empty_24" fromId="61" toId="6">
</dataflow>
<dataflow id="84" from="p_str28" to="empty_24" fromId="83" toId="6">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecBitsMap" to="stg_7" fromId="85" toId="7">
</dataflow>
<dataflow id="87" from="strm_in_V_V" to="stg_7" fromId="33" toId="7">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecBitsMap" to="stg_8" fromId="85" toId="8">
</dataflow>
<dataflow id="89" from="strm_out_V_V" to="stg_8" fromId="34" toId="8">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecTopModule" to="stg_9" fromId="90" toId="9">
</dataflow>
<dataflow id="93" from="dut_str" to="stg_9" fromId="92" toId="9">
</dataflow>
<dataflow id="95" from="stg_94" to="input" fromId="94" toId="10">
</dataflow>
<dataflow id="97" from="stg_96" to="i" fromId="96" toId="12">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="98" from="stg_11" to="i" fromId="11" toId="12">
</dataflow>
<dataflow id="99" from="i_1" to="i" fromId="15" toId="12">
<BackEdge/>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="100" from="stg_22" to="i" fromId="22" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="101" from="i" to="exitcond" fromId="12" toId="13">
</dataflow>
<dataflow id="103" from="stg_102" to="exitcond" fromId="102" toId="13">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopTripCount" to="empty_25" fromId="104" toId="14">
</dataflow>
<dataflow id="107" from="stg_106" to="empty_25" fromId="106" toId="14">
</dataflow>
<dataflow id="108" from="stg_106" to="empty_25" fromId="106" toId="14">
</dataflow>
<dataflow id="109" from="stg_106" to="empty_25" fromId="106" toId="14">
</dataflow>
<dataflow id="110" from="i" to="i_1" fromId="12" toId="15">
</dataflow>
<dataflow id="112" from="stg_111" to="i_1" fromId="111" toId="15">
</dataflow>
<dataflow id="113" from="exitcond" to="stg_16" fromId="13" toId="16">
</dataflow>
<dataflow id="115" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_2" fromId="114" toId="17">
</dataflow>
<dataflow id="116" from="strm_in_V_V" to="tmp_V_2" fromId="33" toId="17">
</dataflow>
<dataflow id="117" from="tmp_V_2" to="fv" fromId="17" toId="18">
</dataflow>
<dataflow id="118" from="i" to="tmp_s" fromId="12" toId="19">
</dataflow>
<dataflow id="119" from="input" to="input_addr" fromId="10" toId="20">
</dataflow>
<dataflow id="121" from="stg_120" to="input_addr" fromId="120" toId="20">
</dataflow>
<dataflow id="122" from="tmp_s" to="input_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="123" from="fv" to="stg_21" fromId="18" toId="21">
</dataflow>
<dataflow id="124" from="input_addr" to="stg_21" fromId="20" toId="21">
</dataflow>
<dataflow id="126" from="dut_mlp_xcel" to="output_V" fromId="125" toId="23">
</dataflow>
<dataflow id="127" from="input" to="output_V" fromId="10" toId="23">
</dataflow>
<dataflow id="128" from="conv1_weight" to="output_V" fromId="35" toId="23">
</dataflow>
<dataflow id="129" from="conv2_weight" to="output_V" fromId="36" toId="23">
</dataflow>
<dataflow id="130" from="fc1_weight" to="output_V" fromId="37" toId="23">
</dataflow>
<dataflow id="131" from="fc1_bias" to="output_V" fromId="38" toId="23">
</dataflow>
<dataflow id="132" from="fc2_weight" to="output_V" fromId="39" toId="23">
</dataflow>
<dataflow id="133" from="fc2_bias" to="output_V" fromId="40" toId="23">
</dataflow>
<dataflow id="134" from="fc3_weight" to="output_V" fromId="41" toId="23">
</dataflow>
<dataflow id="135" from="dut_mlp_xcel" to="output_V" fromId="125" toId="24">
</dataflow>
<dataflow id="136" from="input" to="output_V" fromId="10" toId="24">
</dataflow>
<dataflow id="137" from="conv1_weight" to="output_V" fromId="35" toId="24">
</dataflow>
<dataflow id="138" from="conv2_weight" to="output_V" fromId="36" toId="24">
</dataflow>
<dataflow id="139" from="fc1_weight" to="output_V" fromId="37" toId="24">
</dataflow>
<dataflow id="140" from="fc1_bias" to="output_V" fromId="38" toId="24">
</dataflow>
<dataflow id="141" from="fc2_weight" to="output_V" fromId="39" toId="24">
</dataflow>
<dataflow id="142" from="fc2_bias" to="output_V" fromId="40" toId="24">
</dataflow>
<dataflow id="143" from="fc3_weight" to="output_V" fromId="41" toId="24">
</dataflow>
<dataflow id="144" from="output_V" to="tmp_V" fromId="24" toId="25">
</dataflow>
<dataflow id="146" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="stg_26" fromId="145" toId="26">
</dataflow>
<dataflow id="147" from="strm_out_V_V" to="stg_26" fromId="34" toId="26">
</dataflow>
<dataflow id="148" from="tmp_V" to="stg_26" fromId="25" toId="26">
</dataflow>
<dataflow id="149" from="exitcond" to="stg_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
