// Seed: 3888033727
module module_0 (
    input wire id_0,
    input wor id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply1 id_4
    , id_6
);
  assign id_4 = id_0;
  wire id_7;
  wire id_8;
  wire id_9 = id_8;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wire id_4,
    output logic id_5,
    output wor id_6,
    input logic id_7
);
  always id_5 = #1 id_7;
  module_0(
      id_2, id_0, id_6, id_0, id_6
  );
  always_ff begin
    id_5 <= 1;
  end
endmodule
