# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 11.0 Build 157 04/27/2011 SJ Full Version
# Date created = 23:06:39  May 16, 2011
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		an351_project_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C25F324C6
set_global_assignment -name TOP_LEVEL_ENTITY an351_project
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 11.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:06:39  MAY 16, 2011"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_ram.v
set_global_assignment -name VERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_nios2_oci_test_bench.v
set_global_assignment -name VERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_nios2_mult_cell.v
set_global_assignment -name VERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_nios2_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_nios2_jtag_debug_module_tck.v
set_global_assignment -name VERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_nios2_jtag_debug_module_sysclk.v
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_mm_interconnect_0_rsp_xbar_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_mm_interconnect_0_rsp_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_mm_interconnect_0_rsp_xbar_demux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_mm_interconnect_0_rsp_xbar_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_mm_interconnect_0_id_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_mm_interconnect_0_id_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_mm_interconnect_0_cmd_xbar_mux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_mm_interconnect_0_cmd_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_mm_interconnect_0_cmd_xbar_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_mm_interconnect_0_cmd_xbar_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_mm_interconnect_0_addr_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_mm_interconnect_0_addr_router.sv
set_global_assignment -name VERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_mm_interconnect_0.v
set_global_assignment -name VERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_jtag_uart.v
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system_irq_mapper.sv
set_global_assignment -name VERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/niosii_system.v
set_global_assignment -name VERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name VERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
set_global_assignment -name VERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/altera_avalon_reset_source.sv
set_global_assignment -name SYSTEMVERILOG_FILE niosii_system/testbench/niosii_system_tb/simulation/submodules/altera_avalon_clock_source.sv
set_global_assignment -name QSYS_FILE niosii_system.qsys
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top