{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556933313201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556933313214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 20:28:31 2019 " "Processing started: Fri May 03 20:28:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556933313214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1556933313214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab8 -c lab8 " "Command: quartus_sta lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1556933313215 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1556933313665 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556933315738 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1556933315738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1556933316576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1556933316577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933316724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933316725 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556933318369 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1556933318369 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1556933318453 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1556933318483 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1556933318518 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8.sdc " "Reading SDC File: 'lab8.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1556933318569 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_clk_instance\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vga_clk_instance\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556933318579 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nios_system\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{nios_system\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556933318579 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nios_system\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{nios_system\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556933318579 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556933318579 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556933318579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 19 m_final_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at lab8.sdc(19): m_final_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 19 m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at lab8.sdc(19): m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318582 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 19 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_final_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_final_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318583 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 19 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 19 Argument -source is an empty collection " "Ignored create_generated_clock at lab8.sdc(19): Argument -source is an empty collection" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 20 m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at lab8.sdc(20): m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318584 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 20 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_final_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_final_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318585 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 20 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 20 Argument -source is an empty collection " "Ignored create_generated_clock at lab8.sdc(20): Argument -source is an empty collection" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1556933318586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 40 m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at lab8.sdc(40): m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 40 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(40): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318587 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 41 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(41): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318588 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 42 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(42): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318589 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 43 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(43): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318590 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 44 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(44): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318592 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 45 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(45): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318592 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 46 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(46): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318593 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 47 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(47): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318594 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 48 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(48): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318594 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 49 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(49): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318595 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 50 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(50): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318596 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 51 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(51): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318596 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 52 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(52): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318597 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 53 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(53): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318598 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 54 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(54): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318598 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 55 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(55): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318599 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 56 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(56): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318600 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 57 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(57): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318600 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 58 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(58): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318601 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 59 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(59): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318602 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 60 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(60): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318602 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 61 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(61): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318603 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 62 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(62): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318604 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 63 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(63): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318604 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 64 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(64): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318605 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 65 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(65): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318606 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 66 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(66): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318607 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 67 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(67): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318607 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 68 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(68): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318608 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 69 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(69): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318608 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318609 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318610 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318610 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318611 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318612 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318612 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318613 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318613 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318614 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318615 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318615 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318616 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318616 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318617 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318617 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318618 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318619 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318619 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318621 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318621 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318623 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318624 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318625 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318626 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318627 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318627 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318628 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318629 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318630 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318631 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318631 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318632 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318632 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318633 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318633 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 112 S\[0\] port " "Ignored filter at lab8.sdc(112): S\[0\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 112 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[0\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318635 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 113 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[0\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318635 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 115 S\[1\] port " "Ignored filter at lab8.sdc(115): S\[1\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 115 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[1\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318637 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 116 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[1\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318639 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 118 S\[2\] port " "Ignored filter at lab8.sdc(118): S\[2\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 118 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[2\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318640 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 119 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[2\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318640 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 121 S\[3\] port " "Ignored filter at lab8.sdc(121): S\[3\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 121 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[3\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318641 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 122 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[3\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318642 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 124 S\[4\] port " "Ignored filter at lab8.sdc(124): S\[4\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 124 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[4\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318643 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 125 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[4\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318643 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 127 S\[5\] port " "Ignored filter at lab8.sdc(127): S\[5\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 127 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[5\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318644 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 128 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[5\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318645 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318645 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 130 S\[6\] port " "Ignored filter at lab8.sdc(130): S\[6\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318645 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 130 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[6\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318646 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318646 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 131 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[6\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318646 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318646 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 133 S\[7\] port " "Ignored filter at lab8.sdc(133): S\[7\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 133 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 133 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[7\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318647 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 134 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[7\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318648 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 136 S\[8\] port " "Ignored filter at lab8.sdc(136): S\[8\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 136 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(136): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[8\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318649 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 137 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(137): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[8\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318649 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 139 S\[9\] port " "Ignored filter at lab8.sdc(139): S\[9\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 139 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 139 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[9\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318650 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 140 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[9\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318651 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 142 S\[10\] port " "Ignored filter at lab8.sdc(142): S\[10\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 142 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 142 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(142): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[10\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318652 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 143 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(143): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[10\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318653 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 145 S\[11\] port " "Ignored filter at lab8.sdc(145): S\[11\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 145 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 145 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(145): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[11\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318654 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 146 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(146): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[11\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318654 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318654 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 148 S\[12\] port " "Ignored filter at lab8.sdc(148): S\[12\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 148 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 148 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(148): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[12\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318656 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 149 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(149): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[12\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318657 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 151 S\[13\] port " "Ignored filter at lab8.sdc(151): S\[13\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 151 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 151 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(151): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[13\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318659 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 152 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(152): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[13\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318660 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 154 S\[14\] port " "Ignored filter at lab8.sdc(154): S\[14\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 154 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[14\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318661 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 155 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(155): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[14\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318661 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 157 S\[15\] port " "Ignored filter at lab8.sdc(157): S\[15\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 157 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(157): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[15\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318662 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 158 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(158): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[15\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318663 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 160 S\[16\] port " "Ignored filter at lab8.sdc(160): S\[16\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 160 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 160 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(160): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[16\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318664 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 161 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[16\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318664 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 163 S\[17\] port " "Ignored filter at lab8.sdc(163): S\[17\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 163 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{CLOCK_50\}\]  3.000 \[get_ports \{S\[17\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318665 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 164 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{S\[17\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318666 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(181): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318667 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(182): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318668 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(183): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318668 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(184): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318669 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(185): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318671 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(186): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318671 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(187): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318672 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(188): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318673 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(189): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318674 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(190): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318674 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(191): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318675 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(192): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318675 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(193): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318676 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(194): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318677 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(195): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318677 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(196): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318678 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(197): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318679 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(198): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318680 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(199): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318680 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(200): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318681 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(201): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318681 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(202): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318682 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(203): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318683 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(204): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318684 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(205): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318685 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(206): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318686 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(207): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318687 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(208): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318689 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(209): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318691 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318691 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(210): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318692 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318692 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 211 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(211): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318693 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 212 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(212): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318693 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 213 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(213): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318694 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 214 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(214): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318695 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 215 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(215): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318695 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 216 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(216): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318696 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 217 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(217): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318696 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 218 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(218): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318697 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 219 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(219): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318697 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 220 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(220): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318698 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 221 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(221): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318698 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 222 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(222): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318699 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318699 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 223 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(223): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318700 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 224 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(224): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318700 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 225 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(225): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318701 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 226 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(226): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318701 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 227 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(227): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318702 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 228 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(228): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318702 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 229 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(229): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318704 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 230 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(230): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318705 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 231 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(231): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318706 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 232 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(232): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318706 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 233 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(233): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318707 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 234 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(234): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318707 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 235 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(235): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318708 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 236 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(236): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318709 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 237 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(237): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_final_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 237 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318710 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 237 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 245 HEX0\[7\] port " "Ignored filter at lab8.sdc(245): HEX0\[7\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 245 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 245 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(245): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX0\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX0\[7\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 245 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318711 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 253 HEX1\[7\] port " "Ignored filter at lab8.sdc(253): HEX1\[7\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 253 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 253 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(253): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX1\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX1\[7\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 253 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318713 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 253 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 261 HEX2\[7\] port " "Ignored filter at lab8.sdc(261): HEX2\[7\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 261 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 261 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(261): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX2\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX2\[7\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 261 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318715 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 261 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 262 HEX3\[0\] port " "Ignored filter at lab8.sdc(262): HEX3\[0\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 262 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 262 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(262): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[0\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 262 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318716 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 262 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 263 HEX3\[1\] port " "Ignored filter at lab8.sdc(263): HEX3\[1\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 263 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 263 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(263): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[1\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 263 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318717 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 263 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 264 HEX3\[2\] port " "Ignored filter at lab8.sdc(264): HEX3\[2\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 264 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 264 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(264): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[2\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 264 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318718 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 264 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 265 HEX3\[3\] port " "Ignored filter at lab8.sdc(265): HEX3\[3\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 265 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 265 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(265): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[3\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 265 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318719 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 265 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 266 HEX3\[4\] port " "Ignored filter at lab8.sdc(266): HEX3\[4\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 266 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 266 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(266): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[4\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 266 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318720 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 266 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 267 HEX3\[5\] port " "Ignored filter at lab8.sdc(267): HEX3\[5\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 267 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 267 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(267): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[5\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 267 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318722 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 267 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 268 HEX3\[6\] port " "Ignored filter at lab8.sdc(268): HEX3\[6\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 268 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 268 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(268): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[6\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 268 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318724 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 268 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 269 HEX3\[7\] port " "Ignored filter at lab8.sdc(269): HEX3\[7\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 269 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 269 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(269): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX3\[7\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 269 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318726 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 269 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 277 HEX4\[7\] port " "Ignored filter at lab8.sdc(277): HEX4\[7\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 277 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 277 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(277): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX4\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX4\[7\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 277 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318728 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 285 HEX5\[7\] port " "Ignored filter at lab8.sdc(285): HEX5\[7\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 285 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 285 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(285): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX5\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX5\[7\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 285 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318730 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 285 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 286 HEX6\[0\] port " "Ignored filter at lab8.sdc(286): HEX6\[0\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 286 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 286 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(286): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[0\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 286 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318731 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 286 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 287 HEX6\[1\] port " "Ignored filter at lab8.sdc(287): HEX6\[1\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 287 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 287 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(287): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[1\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 287 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318731 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 287 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 288 HEX6\[2\] port " "Ignored filter at lab8.sdc(288): HEX6\[2\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 288 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 288 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(288): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[2\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 288 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318732 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 288 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318732 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 289 HEX6\[3\] port " "Ignored filter at lab8.sdc(289): HEX6\[3\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 289 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 289 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(289): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[3\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 289 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318733 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 289 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 290 HEX6\[4\] port " "Ignored filter at lab8.sdc(290): HEX6\[4\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 290 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 290 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(290): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[4\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 290 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318734 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 290 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 291 HEX6\[5\] port " "Ignored filter at lab8.sdc(291): HEX6\[5\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 291 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(291): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[5\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318735 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318735 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 292 HEX6\[6\] port " "Ignored filter at lab8.sdc(292): HEX6\[6\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 292 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 292 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(292): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[6\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318736 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 293 HEX6\[7\] port " "Ignored filter at lab8.sdc(293): HEX6\[7\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 293 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 293 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(293): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX6\[7\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 293 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318738 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 293 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 294 HEX7\[0\] port " "Ignored filter at lab8.sdc(294): HEX7\[0\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 294 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 294 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(294): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[0\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 294 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318740 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 294 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 295 HEX7\[1\] port " "Ignored filter at lab8.sdc(295): HEX7\[1\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 295 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 295 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(295): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[1\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 295 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318741 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 295 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 296 HEX7\[2\] port " "Ignored filter at lab8.sdc(296): HEX7\[2\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 296 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 296 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(296): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[2\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 296 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318743 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 296 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 297 HEX7\[3\] port " "Ignored filter at lab8.sdc(297): HEX7\[3\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 297 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(297): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[3\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318745 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 298 HEX7\[4\] port " "Ignored filter at lab8.sdc(298): HEX7\[4\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 298 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 298 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(298): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[4\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 298 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318746 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 298 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318746 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 299 HEX7\[5\] port " "Ignored filter at lab8.sdc(299): HEX7\[5\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 299 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 299 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(299): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[5\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 299 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318748 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 299 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 300 HEX7\[6\] port " "Ignored filter at lab8.sdc(300): HEX7\[6\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 300 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 300 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(300): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[6\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 300 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318750 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 300 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318750 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 301 HEX7\[7\] port " "Ignored filter at lab8.sdc(301): HEX7\[7\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 301 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 301 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(301): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{HEX7\[7\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 301 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318751 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 301 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 310 VGA_R\[8\] port " "Ignored filter at lab8.sdc(310): VGA_R\[8\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 310 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 310 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(310): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{VGA_R\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{VGA_R\[8\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 310 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318754 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 310 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318754 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 319 VGA_G\[8\] port " "Ignored filter at lab8.sdc(319): VGA_G\[8\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 319 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 319 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(319): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{VGA_G\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{VGA_G\[8\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 319 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318757 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 319 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318757 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 328 VGA_B\[8\] port " "Ignored filter at lab8.sdc(328): VGA_B\[8\] could not be matched with a port" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 328 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 328 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(328): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{VGA_B\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{CLOCK_50\}\]  2.000 \[get_ports \{VGA_B\[8\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 328 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318760 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 328 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 360 *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_break:the_final_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at lab8.sdc(360): *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_break:the_final_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 360 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318764 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 360 *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at lab8.sdc(360): *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 360 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 360 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(360): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_break:the_final_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_break:the_final_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 360 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318766 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 360 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 360 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(360): Argument <to> is an empty collection" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 360 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318766 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 361 *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at lab8.sdc(361): *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 361 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 361 *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at lab8.sdc(361): *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 361 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 361 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(361): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 361 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318769 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 361 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 361 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(361): Argument <to> is an empty collection" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 361 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 362 *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at lab8.sdc(362): *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 362 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318773 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 362 *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at lab8.sdc(362): *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 362 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 362 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(362): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 362 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318774 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 362 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 362 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(362): Argument <to> is an empty collection" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 362 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318775 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 363 *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at lab8.sdc(363): *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 363 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 363 *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at lab8.sdc(363): *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 363 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 363 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(363): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 363 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318778 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 363 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 363 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(363): Argument <to> is an empty collection" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 363 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 364 *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at lab8.sdc(364): *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 364 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 364 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(364): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 364 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318781 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 364 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 364 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(364): Argument <to> is an empty collection" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 364 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318781 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 365 *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at lab8.sdc(365): *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 365 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 365 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(365): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 365 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318783 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 365 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 365 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(365): Argument <to> is an empty collection" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 365 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 366 *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at lab8.sdc(366): *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 366 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 366 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(366): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 366 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318785 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 366 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 367 *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at lab8.sdc(367): *final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 367 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 367 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(367): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*final_soc_nios2_qsys_0:*\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 367 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556933318788 ""}  } { { "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" "" { Text "C:/Users/rjaud/Documents/final project 1.8/lab8.sdc" 367 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1556933318788 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga_controller_instance\|VGA_VS " "Node: VGA_controller:vga_controller_instance\|VGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:score_i\|out\[0\] VGA_controller:vga_controller_instance\|VGA_VS " "Register counter:score_i\|out\[0\] is being clocked by VGA_controller:vga_controller_instance\|VGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933318838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933318838 "|lab8|VGA_controller:vga_controller_instance|VGA_VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:PS2\|reg_11:reg_B\|Data_Out\[2\] PS2_CLK " "Register keyboard:PS2\|reg_11:reg_B\|Data_Out\[2\] is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933318838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933318838 "|lab8|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|LRCK_1X " "Node: adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adio_codec:ad1\|ramp1\[15\] adio_codec:ad1\|LRCK_1X " "Register adio_codec:ad1\|ramp1\[15\] is being clocked by adio_codec:ad1\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933318838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933318838 "|lab8|adio_codec:ad1|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:I2C_AV_Config_instance\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:I2C_AV_Config_instance\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:I2C_AV_Config_instance\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_AV_Config:I2C_AV_Config_instance\|mI2C_CTRL_CLK " "Register I2C_AV_Config:I2C_AV_Config_instance\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_AV_Config:I2C_AV_Config_instance\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933318838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933318838 "|lab8|I2C_AV_Config:I2C_AV_Config_instance|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|oAUD_BCK " "Node: adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adio_codec:ad1\|SEL_Cont\[1\] adio_codec:ad1\|oAUD_BCK " "Register adio_codec:ad1\|SEL_Cont\[1\] is being clocked by adio_codec:ad1\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933318839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933318839 "|lab8|adio_codec:ad1|oAUD_BCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556933318966 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1556933318999 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1556933319221 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556933319598 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556933319598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.718 " "Worst-case setup slack is -5.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.718             -16.441 CLOCK_50  " "   -5.718             -16.441 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.249               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.249               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.843               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.843               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.166               0.000 altera_reserved_tck  " "   46.166               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.888               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   51.888               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933319612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLOCK_50  " "    0.357               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.385               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.386               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933319686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.639 " "Worst-case recovery slack is -3.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.639             -50.946 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.639             -50.946 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.401               0.000 CLOCK_50  " "   13.401               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.666               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   14.666               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.935               0.000 altera_reserved_tck  " "   47.935               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933319747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.014 " "Worst-case removal slack is 1.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.014               0.000 CLOCK_50  " "    1.014               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 altera_reserved_tck  " "    1.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.503               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.503               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.759               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.759               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933319780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.623 " "Worst-case minimum pulse width slack is 9.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.623               0.000 CLOCK_50  " "    9.623               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.695               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.695               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.413               0.000 AUDIO_CLK  " "   18.413               0.000 AUDIO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.702               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.702               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.491               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   27.491               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.632               0.000 altera_reserved_tck  " "   49.632               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933319913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933319913 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1556933321260 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933321377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933321377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933321377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933321377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.290 ns " "Worst Case Available Settling Time: 33.290 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933321377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933321377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933321377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933321377 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556933321377 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556933321403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556933321508 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556933323340 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga_controller_instance\|VGA_VS " "Node: VGA_controller:vga_controller_instance\|VGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:score_i\|out\[0\] VGA_controller:vga_controller_instance\|VGA_VS " "Register counter:score_i\|out\[0\] is being clocked by VGA_controller:vga_controller_instance\|VGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933323892 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933323892 "|lab8|VGA_controller:vga_controller_instance|VGA_VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:PS2\|reg_11:reg_B\|Data_Out\[2\] PS2_CLK " "Register keyboard:PS2\|reg_11:reg_B\|Data_Out\[2\] is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933323892 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933323892 "|lab8|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|LRCK_1X " "Node: adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adio_codec:ad1\|ramp1\[15\] adio_codec:ad1\|LRCK_1X " "Register adio_codec:ad1\|ramp1\[15\] is being clocked by adio_codec:ad1\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933323892 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933323892 "|lab8|adio_codec:ad1|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:I2C_AV_Config_instance\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:I2C_AV_Config_instance\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:I2C_AV_Config_instance\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_AV_Config:I2C_AV_Config_instance\|mI2C_CTRL_CLK " "Register I2C_AV_Config:I2C_AV_Config_instance\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_AV_Config:I2C_AV_Config_instance\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933323892 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933323892 "|lab8|I2C_AV_Config:I2C_AV_Config_instance|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|oAUD_BCK " "Node: adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adio_codec:ad1\|SEL_Cont\[1\] adio_codec:ad1\|oAUD_BCK " "Register adio_codec:ad1\|SEL_Cont\[1\] is being clocked by adio_codec:ad1\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933323892 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933323892 "|lab8|adio_codec:ad1|oAUD_BCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556933323907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556933324075 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556933324075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.391 " "Worst-case setup slack is -5.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.391              -5.391 CLOCK_50  " "   -5.391              -5.391 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.134               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   10.134               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.669               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.669               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.493               0.000 altera_reserved_tck  " "   46.493               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.206               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   52.206               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933324101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 CLOCK_50  " "    0.329               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.338               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.338               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933324222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.223 " "Worst-case recovery slack is -3.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.223             -45.122 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.223             -45.122 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.014               0.000 CLOCK_50  " "   14.014               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.145               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   15.145               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.217               0.000 altera_reserved_tck  " "   48.217               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933324284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.921 " "Worst-case removal slack is 0.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 CLOCK_50  " "    0.921               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062               0.000 altera_reserved_tck  " "    1.062               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.194               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.194               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.334               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.334               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933324403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.643 " "Worst-case minimum pulse width slack is 9.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 CLOCK_50  " "    9.643               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.686               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.686               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.415               0.000 AUDIO_CLK  " "   18.415               0.000 AUDIO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.704               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.704               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.473               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   27.473               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.577               0.000 altera_reserved_tck  " "   49.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933324436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933324436 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1556933325306 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933325373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933325373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933325373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933325373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.865 ns " "Worst Case Available Settling Time: 33.865 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933325373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933325373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933325373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933325373 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556933325373 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556933325432 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga_controller_instance\|VGA_VS " "Node: VGA_controller:vga_controller_instance\|VGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:score_i\|out\[0\] VGA_controller:vga_controller_instance\|VGA_VS " "Register counter:score_i\|out\[0\] is being clocked by VGA_controller:vga_controller_instance\|VGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933325827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933325827 "|lab8|VGA_controller:vga_controller_instance|VGA_VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:PS2\|reg_11:reg_B\|Data_Out\[2\] PS2_CLK " "Register keyboard:PS2\|reg_11:reg_B\|Data_Out\[2\] is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933325827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933325827 "|lab8|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|LRCK_1X " "Node: adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adio_codec:ad1\|ramp1\[15\] adio_codec:ad1\|LRCK_1X " "Register adio_codec:ad1\|ramp1\[15\] is being clocked by adio_codec:ad1\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933325827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933325827 "|lab8|adio_codec:ad1|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:I2C_AV_Config_instance\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:I2C_AV_Config_instance\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:I2C_AV_Config_instance\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_AV_Config:I2C_AV_Config_instance\|mI2C_CTRL_CLK " "Register I2C_AV_Config:I2C_AV_Config_instance\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_AV_Config:I2C_AV_Config_instance\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933325827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933325827 "|lab8|I2C_AV_Config:I2C_AV_Config_instance|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|oAUD_BCK " "Node: adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adio_codec:ad1\|SEL_Cont\[1\] adio_codec:ad1\|oAUD_BCK " "Register adio_codec:ad1\|SEL_Cont\[1\] is being clocked by adio_codec:ad1\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556933325827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556933325827 "|lab8|adio_codec:ad1|oAUD_BCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556933325840 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556933325901 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556933325901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.139 " "Worst-case setup slack is -4.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933325928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933325928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.139              -4.139 CLOCK_50  " "   -4.139              -4.139 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933325928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.493               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   14.493               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933325928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.610               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.610               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933325928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.269               0.000 altera_reserved_tck  " "   48.269               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933325928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.823               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   53.823               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933325928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933325928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 CLOCK_50  " "    0.131               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.173               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.174               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933326014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.975 " "Worst-case recovery slack is -1.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.975             -27.650 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.975             -27.650 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.364               0.000 CLOCK_50  " "   16.364               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.146               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   17.146               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.154               0.000 altera_reserved_tck  " "   49.154               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933326074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.482 " "Worst-case removal slack is 0.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 CLOCK_50  " "    0.482               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 altera_reserved_tck  " "    0.553               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.295               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.295               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.953               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    1.953               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933326134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 CLOCK_50  " "    9.371               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.780               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.780               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.099               0.000 AUDIO_CLK  " "   18.099               0.000 AUDIO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.773               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.773               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.572               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   27.572               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.476               0.000 altera_reserved_tck  " "   49.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556933326189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556933326189 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1556933327232 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933327314 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933327314 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933327314 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933327314 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.687 ns " "Worst Case Available Settling Time: 36.687 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933327314 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933327314 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933327314 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556933327314 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556933327314 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556933328591 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556933328594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 323 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 323 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4949 " "Peak virtual memory: 4949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556933329321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 20:28:49 2019 " "Processing ended: Fri May 03 20:28:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556933329321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556933329321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556933329321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1556933329321 ""}
