Start time: 16:52:07 on Aug 29,2025
qverilog operators.v 
-- Compiling module operators

Top level modules:
	operators
# vsim -lib work work.operators -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.operators(fast)
# run -all
#  AND a=1000 b=10 y=0
#  OR a=1000 b=10 y=10
#  NAND a=1000 b=10 y=65535
#  XOR a=1000 b=10 y=10
# XNOR a=1000 b=10 y=65525
# ADD a=1000 b=10 y=10
# SUB a=1000 b=10 y=6
#  MULTIPLAY a=1000 b=10 y=16
#  DIVISION a=1000 b=10 y=4
#  EQUAL a=1000 b=10 y=0
#  NOTEQUAL a=1000 b=10 y=65535
#  SMALLER a=1000 b=10 y=32
#  GREATER a=1000 b=10 y=2
#  TERNARY a=1000 b=10 y=8
#  TEARNARY a=1000 b=10 y=8
#  logical left shift a=1000 b=10 y=64
#  LOGICAL RIGHT SHIFT a=1000 b=10 y=0
#  airthmetic left shift a=1000 b=10 y=2
#  airthmetic right shift a=1000 b=10 y=64
#  cancation a=1000 b=10 y=10000010
#  quit -f
# End time: 16:52:10 on Aug 29,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
