

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4'
================================================================
* Date:           Thu Dec 29 14:48:28 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       15|  0.130 us|  0.150 us|   13|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dpu_unit_fu_177  |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_MATMUL_LOOP4  |       11|       13|         4|          2|          1|  5 ~ 6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_p4_13 = alloca i32 1"   --->   Operation 8 'alloca' 'this_p4_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_p3_13 = alloca i32 1"   --->   Operation 9 'alloca' 'this_p3_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_p2_7 = alloca i32 1"   --->   Operation 10 'alloca' 'this_p2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_p1_13 = alloca i32 1"   --->   Operation 11 'alloca' 'this_p1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem"   --->   Operation 12 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 14 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%this_p4_12_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p4_12_reload"   --->   Operation 15 'read' 'this_p4_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%this_p3_12_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p3_12_reload"   --->   Operation 16 'read' 'this_p3_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%this_pMem_load_23_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_pMem_load_23"   --->   Operation 17 'read' 'this_pMem_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%this_p1_12_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p1_12_reload"   --->   Operation 18 'read' 'this_p1_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p1_12_reload_read, i8192 %this_p1_13"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_pMem_load_23_read, i8192 %this_p2_7"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p3_12_reload_read, i8192 %this_p3_13"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p4_12_reload_read, i8192 %this_p4_13"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i577"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_58 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:249]   --->   Operation 25 'load' 'i_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.56ns)   --->   "%icmp_ln249 = icmp_eq  i3 %i_58, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:249]   --->   Operation 27 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.71ns)   --->   "%i_59 = add i3 %i_58, i3 1" [HLS_Final_vitis_src/dpu.cpp:249]   --->   Operation 29 'add' 'i_59' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %icmp_ln249, void %for.body.i577.split, void %FUNC_MATMUL_LOOP5.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:249]   --->   Operation 30 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i3 %i_58" [HLS_Final_vitis_src/dpu.cpp:251]   --->   Operation 31 'zext' 'zext_ln251' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.85ns)   --->   "%add_ln251 = add i7 %zext_ln251, i7 82" [HLS_Final_vitis_src/dpu.cpp:251]   --->   Operation 32 'add' 'add_ln251' <Predicate = (!icmp_ln249)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%idxprom_i604 = zext i7 %add_ln251" [HLS_Final_vitis_src/dpu.cpp:251]   --->   Operation 33 'zext' 'idxprom_i604' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i604" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 34 'getelementptr' 'this_pMem_addr' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 35 'load' 'this_pMem_load' <Predicate = (!icmp_ln249)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 36 [1/1] (0.85ns)   --->   "%add_ln252 = add i7 %zext_ln251, i7 76" [HLS_Final_vitis_src/dpu.cpp:252]   --->   Operation 36 'add' 'add_ln252' <Predicate = (!icmp_ln249)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%idxprom_i593 = zext i7 %add_ln252" [HLS_Final_vitis_src/dpu.cpp:252]   --->   Operation 37 'zext' 'idxprom_i593' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%this_pMem_addr_15 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i593" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 38 'getelementptr' 'this_pMem_addr_15' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.29ns)   --->   "%this_pMem_load_6 = load i8 %this_pMem_addr_15" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 39 'load' 'this_pMem_load_6' <Predicate = (!icmp_ln249)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln249 = store i3 %i_59, i3 %i" [HLS_Final_vitis_src/dpu.cpp:249]   --->   Operation 40 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.12>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%this_p4_13_load_1 = load i8192 %this_p4_13" [HLS_Final_vitis_src/dpu.cpp:253]   --->   Operation 41 'load' 'this_p4_13_load_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%this_p3_13_load_1 = load i8192 %this_p3_13" [HLS_Final_vitis_src/dpu.cpp:253]   --->   Operation 42 'load' 'this_p3_13_load_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 43 'load' 'this_pMem_load' <Predicate = (!icmp_ln249)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 44 [1/2] (1.29ns)   --->   "%this_pMem_load_6 = load i8 %this_pMem_addr_15" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 44 'load' 'this_pMem_load_6' <Predicate = (!icmp_ln249)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 45 [2/2] (5.82ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_6, i8192 %this_p3_13_load_1, i8192 %this_p4_13_load_1, i8 1" [HLS_Final_vitis_src/dpu.cpp:253]   --->   Operation 45 'call' 'call_ret' <Predicate = (!icmp_ln249)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln249 = store i8192 %this_pMem_load, i8192 %this_p1_13" [HLS_Final_vitis_src/dpu.cpp:249]   --->   Operation 46 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.46>
ST_2 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln249 = store i8192 %this_pMem_load_6, i8192 %this_p2_7" [HLS_Final_vitis_src/dpu.cpp:249]   --->   Operation 47 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.46>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%this_p4_13_load = load i8192 %this_p4_13"   --->   Operation 56 'load' 'this_p4_13_load' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%this_p3_13_load = load i8192 %this_p3_13"   --->   Operation 57 'load' 'this_p3_13_load' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%this_p2_7_load = load i8192 %this_p2_7"   --->   Operation 58 'load' 'this_p2_7_load' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%this_p1_13_load = load i8192 %this_p1_13"   --->   Operation 59 'load' 'this_p1_13_load' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_13_out, i8192 %this_p1_13_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p2_7_out, i8192 %this_p2_7_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_13_out, i8192 %this_p3_13_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_13_out, i8192 %this_p4_13_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln249)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 48 [1/2] (6.91ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_6, i8192 %this_p3_13_load_1, i8192 %this_p4_13_load_1, i8 1" [HLS_Final_vitis_src/dpu.cpp:253]   --->   Operation 48 'call' 'call_ret' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%this_p3_ret = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:253]   --->   Operation 49 'extractvalue' 'this_p3_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%this_p4_ret = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:253]   --->   Operation 50 'extractvalue' 'this_p4_ret' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln249 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [HLS_Final_vitis_src/dpu.cpp:249]   --->   Operation 51 'specloopname' 'specloopname_ln249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_15, i8192 %this_p3_ret, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 52 'store' 'store_ln82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_4 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln249 = store i8192 %this_p3_ret, i8192 %this_p3_13" [HLS_Final_vitis_src/dpu.cpp:249]   --->   Operation 53 'store' 'store_ln249' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln249 = store i8192 %this_p4_ret, i8192 %this_p4_13" [HLS_Final_vitis_src/dpu.cpp:249]   --->   Operation 54 'store' 'store_ln249' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.body.i577" [HLS_Final_vitis_src/dpu.cpp:249]   --->   Operation 55 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_p1_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem_load_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p3_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p4_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ this_p1_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p2_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p3_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p4_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 01000]
this_p4_13                 (alloca                ) [ 01111]
this_p3_13                 (alloca                ) [ 01111]
this_p2_7                  (alloca                ) [ 01100]
this_p1_13                 (alloca                ) [ 01100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000]
specmemcore_ln0            (specmemcore           ) [ 00000]
itr_cast_read              (read                  ) [ 00000]
this_p4_12_reload_read     (read                  ) [ 00000]
this_p3_12_reload_read     (read                  ) [ 00000]
this_pMem_load_23_read     (read                  ) [ 00000]
this_p1_12_reload_read     (read                  ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
br_ln0                     (br                    ) [ 00000]
i_58                       (load                  ) [ 00000]
specpipeline_ln0           (specpipeline          ) [ 00000]
icmp_ln249                 (icmp                  ) [ 01100]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000]
i_59                       (add                   ) [ 00000]
br_ln249                   (br                    ) [ 00000]
zext_ln251                 (zext                  ) [ 00000]
add_ln251                  (add                   ) [ 00000]
idxprom_i604               (zext                  ) [ 00000]
this_pMem_addr             (getelementptr         ) [ 00100]
add_ln252                  (add                   ) [ 00000]
idxprom_i593               (zext                  ) [ 00000]
this_pMem_addr_15          (getelementptr         ) [ 01111]
store_ln249                (store                 ) [ 00000]
this_p4_13_load_1          (load                  ) [ 00000]
this_p3_13_load_1          (load                  ) [ 00000]
this_pMem_load             (load                  ) [ 00000]
this_pMem_load_6           (load                  ) [ 00000]
store_ln249                (store                 ) [ 00000]
store_ln249                (store                 ) [ 00000]
call_ret                   (call                  ) [ 00000]
this_p3_ret                (extractvalue          ) [ 00101]
this_p4_ret                (extractvalue          ) [ 00101]
specloopname_ln249         (specloopname          ) [ 00000]
store_ln82                 (store                 ) [ 00000]
store_ln249                (store                 ) [ 00000]
store_ln249                (store                 ) [ 00000]
br_ln249                   (br                    ) [ 00000]
this_p4_13_load            (load                  ) [ 00000]
this_p3_13_load            (load                  ) [ 00000]
this_p2_7_load             (load                  ) [ 00000]
this_p1_13_load            (load                  ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
ret_ln0                    (ret                   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_p1_12_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_12_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_pMem_load_23">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem_load_23"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_p3_12_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_12_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_p4_12_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_12_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="itr_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_pMem">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="this_p1_13_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_13_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_p2_7_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p2_7_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_p3_13_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_13_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_p4_13_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_13_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="this_p4_13_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p4_13/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="this_p3_13_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p3_13/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="this_p2_7_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p2_7/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="this_p1_13_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p1_13/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="itr_cast_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="this_p4_12_reload_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8192" slack="0"/>
<pin id="102" dir="0" index="1" bw="8192" slack="0"/>
<pin id="103" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p4_12_reload_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="this_p3_12_reload_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8192" slack="0"/>
<pin id="108" dir="0" index="1" bw="8192" slack="0"/>
<pin id="109" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p3_12_reload_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="this_pMem_load_23_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8192" slack="0"/>
<pin id="114" dir="0" index="1" bw="8192" slack="0"/>
<pin id="115" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_pMem_load_23_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="this_p1_12_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8192" slack="0"/>
<pin id="120" dir="0" index="1" bw="8192" slack="0"/>
<pin id="121" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p1_12_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="8192" slack="0"/>
<pin id="127" dir="0" index="2" bw="8192" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln0_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="8192" slack="0"/>
<pin id="134" dir="0" index="2" bw="8192" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="8192" slack="0"/>
<pin id="141" dir="0" index="2" bw="8192" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln0_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="8192" slack="0"/>
<pin id="148" dir="0" index="2" bw="8192" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="this_pMem_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8192" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="8192" slack="1"/>
<pin id="162" dir="0" index="2" bw="0" slack="0"/>
<pin id="164" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="165" dir="0" index="5" bw="8192" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="8192" slack="0"/>
<pin id="167" dir="1" index="7" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_pMem_load/1 this_pMem_load_6/1 store_ln82/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="this_pMem_addr_15_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8192" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_15/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_dpu_unit_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16384" slack="0"/>
<pin id="179" dir="0" index="1" bw="8192" slack="0"/>
<pin id="180" dir="0" index="2" bw="8192" slack="0"/>
<pin id="181" dir="0" index="3" bw="8192" slack="0"/>
<pin id="182" dir="0" index="4" bw="8192" slack="0"/>
<pin id="183" dir="0" index="5" bw="1" slack="0"/>
<pin id="184" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8192" slack="0"/>
<pin id="191" dir="0" index="1" bw="8192" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8192" slack="0"/>
<pin id="196" dir="0" index="1" bw="8192" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln0_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8192" slack="0"/>
<pin id="201" dir="0" index="1" bw="8192" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln0_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8192" slack="0"/>
<pin id="206" dir="0" index="1" bw="8192" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln0_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_58_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_58/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln249_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_59_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_59/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln251_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln251_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="7" slack="0"/>
<pin id="236" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln251/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="idxprom_i604_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i604/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln252_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="7" slack="0"/>
<pin id="247" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="idxprom_i593_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i593/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln249_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="this_p4_13_load_1_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8192" slack="1"/>
<pin id="262" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_13_load_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="this_p3_13_load_1_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8192" slack="1"/>
<pin id="266" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_13_load_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln249_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8192" slack="0"/>
<pin id="270" dir="0" index="1" bw="8192" slack="1"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln249_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8192" slack="0"/>
<pin id="275" dir="0" index="1" bw="8192" slack="1"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="this_p3_ret_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16384" slack="0"/>
<pin id="280" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p3_ret/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="this_p4_ret_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16384" slack="0"/>
<pin id="284" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p4_ret/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln249_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8192" slack="1"/>
<pin id="288" dir="0" index="1" bw="8192" slack="3"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln249_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8192" slack="1"/>
<pin id="292" dir="0" index="1" bw="8192" slack="3"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="this_p4_13_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8192" slack="1"/>
<pin id="296" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_13_load/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="this_p3_13_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8192" slack="1"/>
<pin id="300" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_13_load/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="this_p2_7_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8192" slack="1"/>
<pin id="304" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p2_7_load/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="this_p1_13_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8192" slack="1"/>
<pin id="308" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p1_13_load/2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="317" class="1005" name="this_p4_13_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8192" slack="0"/>
<pin id="319" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p4_13 "/>
</bind>
</comp>

<comp id="325" class="1005" name="this_p3_13_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8192" slack="0"/>
<pin id="327" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p3_13 "/>
</bind>
</comp>

<comp id="333" class="1005" name="this_p2_7_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8192" slack="0"/>
<pin id="335" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p2_7 "/>
</bind>
</comp>

<comp id="340" class="1005" name="this_p1_13_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8192" slack="0"/>
<pin id="342" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p1_13 "/>
</bind>
</comp>

<comp id="347" class="1005" name="icmp_ln249_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln249 "/>
</bind>
</comp>

<comp id="351" class="1005" name="this_pMem_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="this_pMem_addr_15_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_15 "/>
</bind>
</comp>

<comp id="361" class="1005" name="this_p3_ret_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8192" slack="1"/>
<pin id="363" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p3_ret "/>
</bind>
</comp>

<comp id="367" class="1005" name="this_p4_ret_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8192" slack="1"/>
<pin id="369" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p4_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="72" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="72" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="168"><net_src comp="152" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="185"><net_src comp="60" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="159" pin="7"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="159" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="62" pin="0"/><net_sink comp="177" pin=5"/></net>

<net id="193"><net_src comp="118" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="112" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="106" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="100" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="221"><net_src comp="214" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="94" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="214" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="214" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="248"><net_src comp="229" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="259"><net_src comp="223" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="267"><net_src comp="264" pin="1"/><net_sink comp="177" pin=3"/></net>

<net id="272"><net_src comp="159" pin="7"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="159" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="177" pin="6"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="177" pin="6"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="313"><net_src comp="74" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="320"><net_src comp="78" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="328"><net_src comp="82" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="336"><net_src comp="86" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="343"><net_src comp="90" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="350"><net_src comp="217" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="152" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="359"><net_src comp="169" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="364"><net_src comp="278" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="370"><net_src comp="282" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="290" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_pMem | {4 }
	Port: this_p1_13_out | {2 }
	Port: this_p2_7_out | {2 }
	Port: this_p3_13_out | {2 }
	Port: this_p4_13_out | {2 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 : this_p1_12_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 : this_pMem_load_23 | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 : this_p3_12_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 : this_p4_12_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 : this_pMem | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_58 : 1
		icmp_ln249 : 2
		i_59 : 2
		br_ln249 : 3
		zext_ln251 : 2
		add_ln251 : 3
		idxprom_i604 : 4
		this_pMem_addr : 5
		this_pMem_load : 6
		add_ln252 : 3
		idxprom_i593 : 4
		this_pMem_addr_15 : 5
		this_pMem_load_6 : 6
		store_ln249 : 3
	State 2
		call_ret : 1
		store_ln249 : 1
		store_ln249 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		this_p3_ret : 1
		this_p4_ret : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   call   |         grp_dpu_unit_fu_177        |   768   |  57349  |  116350 |
|----------|------------------------------------|---------|---------|---------|
|          |             i_59_fu_223            |    0    |    0    |    10   |
|    add   |          add_ln251_fu_233          |    0    |    0    |    14   |
|          |          add_ln252_fu_244          |    0    |    0    |    14   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln249_fu_217         |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |      itr_cast_read_read_fu_94      |    0    |    0    |    0    |
|          | this_p4_12_reload_read_read_fu_100 |    0    |    0    |    0    |
|   read   | this_p3_12_reload_read_read_fu_106 |    0    |    0    |    0    |
|          | this_pMem_load_23_read_read_fu_112 |    0    |    0    |    0    |
|          | this_p1_12_reload_read_read_fu_118 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       write_ln0_write_fu_124       |    0    |    0    |    0    |
|   write  |       write_ln0_write_fu_131       |    0    |    0    |    0    |
|          |       write_ln0_write_fu_138       |    0    |    0    |    0    |
|          |       write_ln0_write_fu_145       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          zext_ln251_fu_229         |    0    |    0    |    0    |
|   zext   |         idxprom_i604_fu_239        |    0    |    0    |    0    |
|          |         idxprom_i593_fu_250        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|extractvalue|         this_p3_ret_fu_278         |    0    |    0    |    0    |
|          |         this_p4_ret_fu_282         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |   768   |  57349  |  116396 |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_reg_310        |    3   |
|    icmp_ln249_reg_347   |    1   |
|    this_p1_13_reg_340   |  8192  |
|    this_p2_7_reg_333    |  8192  |
|    this_p3_13_reg_325   |  8192  |
|   this_p3_ret_reg_361   |  8192  |
|    this_p4_13_reg_317   |  8192  |
|   this_p4_ret_reg_367   |  8192  |
|this_pMem_addr_15_reg_356|    8   |
|  this_pMem_addr_reg_351 |    8   |
+-------------------------+--------+
|          Total          |  49172 |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_159 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_159 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||   0.92  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    -   |  57349 | 116396 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |  49172 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 106521 | 116414 |
+-----------+--------+--------+--------+--------+
