Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig321/Videos/quartus/G3/ip/qsys_top/agilex_hps.ip --block-symbol-file --output-directory=/home/wisig321/Videos/quartus/G3/ip/qsys_top/agilex_hps --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig321/Videos/quartus/G3/ip/qsys_top/agilex_hps.ip --synthesis=VERILOG --output-directory=/home/wisig321/Videos/quartus/G3/ip/qsys_top/agilex_hps --family=Agilex --part=AGFB014R24B2E2V
Info: agilex_hps: "Transforming system: agilex_hps"
Info: agilex_hps: "Naming system components in system: agilex_hps"
Info: agilex_hps: "Processing generation queue"
Info: agilex_hps: "Generating: agilex_hps"
Info: agilex_hps: "Generating: agilex_hps_intel_agilex_hps_2300_ccgkh6q"
Info: agilex_hps: "Generating: agilex_hps_intel_agilex_interface_generator_191_bx75jjy"
Info: fpga_interfaces: hps_ip_handoff_option_dump setting disabled
Info: agilex_hps: Done "agilex_hps" with 3 modules, 5 files
Info: Finished: Create HDL design files for synthesis
