// Seed: 398112432
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output tri id_2,
    output supply0 id_3,
    output uwire id_4
    , id_18,
    input supply0 id_5,
    input tri1 id_6,
    output wor id_7,
    input tri1 id_8,
    input tri id_9,
    input uwire id_10,
    output supply0 id_11,
    output supply0 id_12,
    input supply1 id_13,
    input supply1 id_14,
    input wor id_15,
    output tri0 id_16
);
  assign id_11 = (1) == id_9;
endmodule
module module_0 (
    output wand id_0,
    output uwire module_1,
    input supply1 id_2,
    input wire id_3,
    output wand id_4,
    input tri0 id_5,
    output logic id_6,
    input tri1 id_7,
    output tri1 id_8,
    output tri0 id_9,
    output logic id_10,
    output supply1 id_11,
    input wor id_12,
    input tri id_13,
    input tri id_14
);
  wire id_16;
  always_comb @(posedge -1'b0)
    if (1) begin : LABEL_0
      if (1) begin : LABEL_1
        id_10 <= #id_13 1'h0;
      end else begin : LABEL_2
        id_6 <= id_5;
      end
    end else id_10 <= "" + 1;
  module_0 modCall_1 (
      id_5,
      id_12,
      id_4,
      id_4,
      id_9,
      id_2,
      id_7,
      id_4,
      id_12,
      id_13,
      id_14,
      id_11,
      id_11,
      id_13,
      id_2,
      id_12,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
