{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623419538427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623419538437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 11 08:52:18 2021 " "Processing started: Fri Jun 11 08:52:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623419538437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419538437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8b_Computer -c 8b_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8b_Computer -c 8b_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419538438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623419539285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623419539286 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart/udcount_de2.v " "Can't analyze file -- file uart/udcount_de2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623419558825 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart/udcount.v " "Can't analyze file -- file uart/udcount.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623419558831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "uart/UART_TX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_TX.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "uart/UART_RX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_RX.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558866 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart/UART_Loopback_Top.v " "Can't analyze file -- file uart/UART_Loopback_Top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623419558871 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart/edge_detect_tb.v " "Can't analyze file -- file uart/edge_detect_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623419558875 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart/edge_detect.v " "Can't analyze file -- file uart/edge_detect.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623419558881 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart/debounce.v " "Can't analyze file -- file uart/debounce.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623419558886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "verilog/seven_seg.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "verilog/reset_delay.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/register_array.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/register_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_array " "Found entity 1: register_array" {  } { { "verilog/register_array.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/register_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/register.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "verilog/register.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "verilog/ProgramCounter.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_reg " "Found entity 1: output_reg" {  } { { "verilog/output_reg.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/output_module.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/output_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_module " "Found entity 1: output_module" {  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/out_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/out_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_mux " "Found entity 1: out_mux" {  } { { "verilog/out_mux.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/out_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/mux_write.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/mux_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_write " "Found entity 1: mux_write" {  } { { "verilog/mux_write.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/mux_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/mux_val.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/mux_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_val " "Found entity 1: mux_val" {  } { { "verilog/mux_val.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/mux_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/mux_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/mux_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_addr " "Found entity 1: mux_addr" {  } { { "verilog/mux_addr.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/mux_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/micro_instr.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/micro_instr.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro_instr " "Found entity 1: micro_instr" {  } { { "verilog/micro_instr.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/micro_instr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "verilog/memory.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "verilog/LCD_Display.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "verilog/LCD_Controller.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/instructionreg.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/instructionreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionReg " "Found entity 1: InstructionReg" {  } { { "verilog/InstructionReg.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/InstructionReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/flag_register.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/flag_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_register " "Found entity 1: flag_register" {  } { { "verilog/flag_register.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/flag_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/control_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/control_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_mem " "Found entity 1: control_mem" {  } { { "verilog/control_mem.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/control_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "verilog/control_logic.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/control_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/computer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/computer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_tb " "Found entity 1: Computer_tb" {  } { { "verilog/Computer_tb.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/computer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer " "Found entity 1: Computer" {  } { { "verilog/Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clk_module.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clk_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_module " "Found entity 1: clk_module" {  } { { "verilog/clk_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/clk_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/alu_register.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/alu_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Register " "Found entity 1: ALU_Register" {  } { { "verilog/ALU_Register.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/ALU_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "verilog/ALU.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/address_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/address_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_reg " "Found entity 1: address_reg" {  } { { "verilog/address_reg.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/address_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/lcd_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/lcd_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_rom " "Found entity 1: lcd_rom" {  } { { "verilog/lcd_rom.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/lcd_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom/add_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom/add_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_rom " "Found entity 1: add_rom" {  } { { "instr_rom/add_rom.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/instr_rom/add_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom/lda_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom/lda_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lda_rom " "Found entity 1: lda_rom" {  } { { "instr_rom/lda_rom.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/instr_rom/lda_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419558997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419558997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom/np_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom/np_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 np_rom " "Found entity 1: np_rom" {  } { { "instr_rom/np_rom.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/instr_rom/np_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419559001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419559001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom/sub_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom/sub_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_rom " "Found entity 1: sub_rom" {  } { { "instr_rom/sub_rom.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/instr_rom/sub_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419559005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419559005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom/sta_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom/sta_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sta_rom " "Found entity 1: sta_rom" {  } { { "instr_rom/sta_rom.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/instr_rom/sta_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419559009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419559009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom/ldi_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom/ldi_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_rom " "Found entity 1: ldi_rom" {  } { { "instr_rom/ldi_rom.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/instr_rom/ldi_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419559013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419559013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom/jmp_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom/jmp_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 jmp_rom " "Found entity 1: jmp_rom" {  } { { "instr_rom/jmp_rom.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/instr_rom/jmp_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419559016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419559016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom/jc_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom/jc_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 jc_rom " "Found entity 1: jc_rom" {  } { { "instr_rom/jc_rom.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/instr_rom/jc_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419559021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419559021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom/jz_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom/jz_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 jz_rom " "Found entity 1: jz_rom" {  } { { "instr_rom/jz_rom.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/instr_rom/jz_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419559025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419559025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom/out_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom/out_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_rom " "Found entity 1: out_rom" {  } { { "instr_rom/out_rom.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/instr_rom/out_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419559028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419559028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom/hlt_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom/hlt_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 hlt_rom " "Found entity 1: hlt_rom" {  } { { "instr_rom/hlt_rom.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/instr_rom/hlt_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419559032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419559032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_io.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_io " "Found entity 1: uart_io" {  } { { "uart/uart_io.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/uart_io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419559036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419559036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_pc " "Found entity 1: uart_pc" {  } { { "uart/uart_pc.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/uart_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419559040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419559040 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_TX UART_TX.v(25) " "Verilog HDL Parameter Declaration warning at UART_TX.v(25): Parameter Declaration in module \"UART_TX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart/UART_TX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_TX.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1623419559043 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_TX UART_TX.v(26) " "Verilog HDL Parameter Declaration warning at UART_TX.v(26): Parameter Declaration in module \"UART_TX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart/UART_TX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_TX.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1623419559044 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_TX UART_TX.v(27) " "Verilog HDL Parameter Declaration warning at UART_TX.v(27): Parameter Declaration in module \"UART_TX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart/UART_TX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_TX.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1623419559044 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_TX UART_TX.v(28) " "Verilog HDL Parameter Declaration warning at UART_TX.v(28): Parameter Declaration in module \"UART_TX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart/UART_TX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_TX.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1623419559044 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_TX UART_TX.v(29) " "Verilog HDL Parameter Declaration warning at UART_TX.v(29): Parameter Declaration in module \"UART_TX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart/UART_TX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_TX.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1623419559044 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(23) " "Verilog HDL Parameter Declaration warning at UART_RX.v(23): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart/UART_RX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_RX.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1623419559045 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(24) " "Verilog HDL Parameter Declaration warning at UART_RX.v(24): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart/UART_RX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_RX.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1623419559045 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(25) " "Verilog HDL Parameter Declaration warning at UART_RX.v(25): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart/UART_RX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_RX.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1623419559045 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(26) " "Verilog HDL Parameter Declaration warning at UART_RX.v(26): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart/UART_RX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_RX.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1623419559045 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(27) " "Verilog HDL Parameter Declaration warning at UART_RX.v(27): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart/UART_RX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_RX.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1623419559045 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "output_module.v(70) " "Verilog HDL Instantiation warning at output_module.v(70): instance has no name" {  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1623419559048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computer " "Elaborating entity \"Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623419559207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_module clk_module:clk_module " "Elaborating entity \"clk_module\" for hierarchy \"clk_module:clk_module\"" {  } { { "verilog/Computer.v" "clk_module" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Register ALU_Register:ALU_Register " "Elaborating entity \"ALU_Register\" for hierarchy \"ALU_Register:ALU_Register\"" {  } { { "verilog/Computer.v" "ALU_Register" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU_Register:ALU_Register\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU_Register:ALU_Register\|ALU:ALU\"" {  } { { "verilog/ALU_Register.v" "ALU" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/ALU_Register.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_array ALU_Register:ALU_Register\|register_array:register_array " "Elaborating entity \"register_array\" for hierarchy \"ALU_Register:ALU_Register\|register_array:register_array\"" {  } { { "verilog/ALU_Register.v" "register_array" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/ALU_Register.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ALU_Register:ALU_Register\|register_array:register_array\|register:registerA " "Elaborating entity \"register\" for hierarchy \"ALU_Register:ALU_Register\|register_array:register_array\|register:registerA\"" {  } { { "verilog/register_array.v" "registerA" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/register_array.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory " "Elaborating entity \"memory\" for hierarchy \"memory:memory\"" {  } { { "verilog/Computer.v" "memory" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_addr memory:memory\|mux_addr:mux_addr " "Elaborating entity \"mux_addr\" for hierarchy \"memory:memory\|mux_addr:mux_addr\"" {  } { { "verilog/memory.v" "mux_addr" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/memory.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_val memory:memory\|mux_val:mux_val " "Elaborating entity \"mux_val\" for hierarchy \"memory:memory\|mux_val:mux_val\"" {  } { { "verilog/memory.v" "mux_val" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/memory.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_write memory:memory\|mux_write:mux_write " "Elaborating entity \"mux_write\" for hierarchy \"memory:memory\|mux_write:mux_write\"" {  } { { "verilog/memory.v" "mux_write" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/memory.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_reg memory:memory\|address_reg:address_reg " "Elaborating entity \"address_reg\" for hierarchy \"memory:memory\|address_reg:address_reg\"" {  } { { "verilog/memory.v" "address_reg" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:ProgramCounter " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:ProgramCounter\"" {  } { { "verilog/Computer.v" "ProgramCounter" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ProgramCounter.v(25) " "Verilog HDL assignment warning at ProgramCounter.v(25): truncated value with size 32 to match size of target (8)" {  } { { "verilog/ProgramCounter.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/ProgramCounter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623419559302 "|Computer|ProgramCounter:ProgramCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionReg InstructionReg:InstructionReg " "Elaborating entity \"InstructionReg\" for hierarchy \"InstructionReg:InstructionReg\"" {  } { { "verilog/Computer.v" "InstructionReg" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_instr micro_instr:micro_instr " "Elaborating entity \"micro_instr\" for hierarchy \"micro_instr:micro_instr\"" {  } { { "verilog/Computer.v" "micro_instr" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 micro_instr.v(20) " "Verilog HDL assignment warning at micro_instr.v(20): truncated value with size 32 to match size of target (3)" {  } { { "verilog/micro_instr.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/micro_instr.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623419559307 "|Computer|micro_instr:micro_instr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_register flag_register:flag_reg " "Elaborating entity \"flag_register\" for hierarchy \"flag_register:flag_reg\"" {  } { { "verilog/Computer.v" "flag_reg" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic control_logic:control_logic " "Elaborating entity \"control_logic\" for hierarchy \"control_logic:control_logic\"" {  } { { "verilog/Computer.v" "control_logic" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_mem control_logic:control_logic\|control_mem:control_mem " "Elaborating entity \"control_mem\" for hierarchy \"control_logic:control_logic\|control_mem:control_mem\"" {  } { { "verilog/control_logic.v" "control_mem" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/control_logic.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559314 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "content.data_a 0 control_mem.v(6) " "Net \"content.data_a\" at control_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/control_mem.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/control_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623419559315 "|Computer|control_logic:control_logic|control_mem:control_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "content.waddr_a 0 control_mem.v(6) " "Net \"content.waddr_a\" at control_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/control_mem.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/control_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623419559315 "|Computer|control_logic:control_logic|control_mem:control_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "content.we_a 0 control_mem.v(6) " "Net \"content.we_a\" at control_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/control_mem.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/control_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623419559315 "|Computer|control_logic:control_logic|control_mem:control_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_mux out_mux:out_mux " "Elaborating entity \"out_mux\" for hierarchy \"out_mux:out_mux\"" {  } { { "verilog/Computer.v" "out_mux" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559317 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_mux.v(15) " "Verilog HDL Case Statement information at out_mux.v(15): all case item expressions in this case statement are onehot" {  } { { "verilog/out_mux.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/out_mux.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1623419559318 "|Computer|out_mux:out_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_io uart_io:uart_io " "Elaborating entity \"uart_io\" for hierarchy \"uart_io:uart_io\"" {  } { { "verilog/Computer.v" "uart_io" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559320 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_TX_Active uart_io.v(17) " "Verilog HDL warning at uart_io.v(17): object w_TX_Active used but never assigned" {  } { { "uart/uart_io.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/uart_io.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1623419559321 "|Computer|uart_io:uart_io"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_TX_Serial uart_io.v(17) " "Verilog HDL warning at uart_io.v(17): object w_TX_Serial used but never assigned" {  } { { "uart/uart_io.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/uart_io.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1623419559321 "|Computer|uart_io:uart_io"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_TX_Active 0 uart_io.v(17) " "Net \"w_TX_Active\" at uart_io.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "uart/uart_io.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/uart_io.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623419559321 "|Computer|uart_io:uart_io"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_TX_Serial 0 uart_io.v(17) " "Net \"w_TX_Serial\" at uart_io.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "uart/uart_io.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/uart_io.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623419559322 "|Computer|uart_io:uart_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX uart_io:uart_io\|UART_RX:UART_RX_Inst " "Elaborating entity \"UART_RX\" for hierarchy \"uart_io:uart_io\|UART_RX:UART_RX_Inst\"" {  } { { "uart/uart_io.v" "UART_RX_Inst" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/uart_io.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX.v(68) " "Verilog HDL assignment warning at UART_RX.v(68): truncated value with size 32 to match size of target (16)" {  } { { "uart/UART_RX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_RX.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623419559325 "|UART_Loopback_Top_DE2|UART_RX:UART_RX_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX.v(79) " "Verilog HDL assignment warning at UART_RX.v(79): truncated value with size 32 to match size of target (16)" {  } { { "uart/UART_RX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_RX.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623419559325 "|UART_Loopback_Top_DE2|UART_RX:UART_RX_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_RX.v(90) " "Verilog HDL assignment warning at UART_RX.v(90): truncated value with size 32 to match size of target (3)" {  } { { "uart/UART_RX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_RX.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623419559325 "|UART_Loopback_Top_DE2|UART_RX:UART_RX_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX.v(108) " "Verilog HDL assignment warning at UART_RX.v(108): truncated value with size 32 to match size of target (16)" {  } { { "uart/UART_RX.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/UART_RX.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623419559325 "|UART_Loopback_Top_DE2|UART_RX:UART_RX_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_pc uart_io:uart_io\|uart_pc:uart_pc " "Elaborating entity \"uart_pc\" for hierarchy \"uart_io:uart_io\|uart_pc:uart_pc\"" {  } { { "uart/uart_io.v" "uart_pc" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/uart_io.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_pc.v(13) " "Verilog HDL assignment warning at uart_pc.v(13): truncated value with size 32 to match size of target (4)" {  } { { "uart/uart_pc.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/uart_pc.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623419559328 "|uart_io|uart_pc:uart_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_pc.v(15) " "Verilog HDL assignment warning at uart_pc.v(15): truncated value with size 32 to match size of target (4)" {  } { { "uart/uart_pc.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/uart/uart_pc.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623419559328 "|uart_io|uart_pc:uart_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_module output_module:output_module " "Elaborating entity \"output_module\" for hierarchy \"output_module:output_module\"" {  } { { "verilog/Computer.v" "output_module" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_reg output_module:output_module\|output_reg:output_reg " "Elaborating entity \"output_reg\" for hierarchy \"output_module:output_module\|output_reg:output_reg\"" {  } { { "verilog/output_module.v" "output_reg" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg output_module:output_module\|seven_seg:units " "Elaborating entity \"seven_seg\" for hierarchy \"output_module:output_module\|seven_seg:units\"" {  } { { "verilog/output_module.v" "units" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_rom output_module:output_module\|lcd_rom:lcd_rom " "Elaborating entity \"lcd_rom\" for hierarchy \"output_module:output_module\|lcd_rom:lcd_rom\"" {  } { { "verilog/output_module.v" "lcd_rom" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_rom output_module:output_module\|lcd_rom:lcd_rom\|add_rom:add_rom " "Elaborating entity \"add_rom\" for hierarchy \"output_module:output_module\|lcd_rom:lcd_rom\|add_rom:add_rom\"" {  } { { "verilog/lcd_rom.v" "add_rom" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/lcd_rom.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lda_rom output_module:output_module\|lcd_rom:lcd_rom\|lda_rom:lda_rom " "Elaborating entity \"lda_rom\" for hierarchy \"output_module:output_module\|lcd_rom:lcd_rom\|lda_rom:lda_rom\"" {  } { { "verilog/lcd_rom.v" "lda_rom" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/lcd_rom.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "np_rom output_module:output_module\|lcd_rom:lcd_rom\|np_rom:np_rom " "Elaborating entity \"np_rom\" for hierarchy \"output_module:output_module\|lcd_rom:lcd_rom\|np_rom:np_rom\"" {  } { { "verilog/lcd_rom.v" "np_rom" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/lcd_rom.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_rom output_module:output_module\|lcd_rom:lcd_rom\|sub_rom:sub_rom " "Elaborating entity \"sub_rom\" for hierarchy \"output_module:output_module\|lcd_rom:lcd_rom\|sub_rom:sub_rom\"" {  } { { "verilog/lcd_rom.v" "sub_rom" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/lcd_rom.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sta_rom output_module:output_module\|lcd_rom:lcd_rom\|sta_rom:sta_rom " "Elaborating entity \"sta_rom\" for hierarchy \"output_module:output_module\|lcd_rom:lcd_rom\|sta_rom:sta_rom\"" {  } { { "verilog/lcd_rom.v" "sta_rom" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/lcd_rom.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldi_rom output_module:output_module\|lcd_rom:lcd_rom\|ldi_rom:ldi_rom " "Elaborating entity \"ldi_rom\" for hierarchy \"output_module:output_module\|lcd_rom:lcd_rom\|ldi_rom:ldi_rom\"" {  } { { "verilog/lcd_rom.v" "ldi_rom" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/lcd_rom.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jmp_rom output_module:output_module\|lcd_rom:lcd_rom\|jmp_rom:jmp_rom " "Elaborating entity \"jmp_rom\" for hierarchy \"output_module:output_module\|lcd_rom:lcd_rom\|jmp_rom:jmp_rom\"" {  } { { "verilog/lcd_rom.v" "jmp_rom" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/lcd_rom.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jc_rom output_module:output_module\|lcd_rom:lcd_rom\|jc_rom:jc_rom " "Elaborating entity \"jc_rom\" for hierarchy \"output_module:output_module\|lcd_rom:lcd_rom\|jc_rom:jc_rom\"" {  } { { "verilog/lcd_rom.v" "jc_rom" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/lcd_rom.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jz_rom output_module:output_module\|lcd_rom:lcd_rom\|jz_rom:jz_rom " "Elaborating entity \"jz_rom\" for hierarchy \"output_module:output_module\|lcd_rom:lcd_rom\|jz_rom:jz_rom\"" {  } { { "verilog/lcd_rom.v" "jz_rom" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/lcd_rom.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_rom output_module:output_module\|lcd_rom:lcd_rom\|out_rom:out_rom " "Elaborating entity \"out_rom\" for hierarchy \"output_module:output_module\|lcd_rom:lcd_rom\|out_rom:out_rom\"" {  } { { "verilog/lcd_rom.v" "out_rom" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/lcd_rom.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hlt_rom output_module:output_module\|lcd_rom:lcd_rom\|hlt_rom:hlt_rom " "Elaborating entity \"hlt_rom\" for hierarchy \"output_module:output_module\|lcd_rom:lcd_rom\|hlt_rom:hlt_rom\"" {  } { { "verilog/lcd_rom.v" "hlt_rom" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/lcd_rom.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller output_module:output_module\|LCD_Controller:comb_7 " "Elaborating entity \"LCD_Controller\" for hierarchy \"output_module:output_module\|LCD_Controller:comb_7\"" {  } { { "verilog/output_module.v" "comb_7" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay output_module:output_module\|LCD_Controller:comb_7\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"output_module:output_module\|LCD_Controller:comb_7\|Reset_Delay:r0\"" {  } { { "verilog/LCD_Controller.v" "r0" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/LCD_Controller.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display output_module:output_module\|LCD_Controller:comb_7\|LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"output_module:output_module\|LCD_Controller:comb_7\|LCD_Display:u1\"" {  } { { "verilog/LCD_Controller.v" "u1" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/LCD_Controller.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419559375 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_module:clk_module\|CLK " "Found clock multiplexer clk_module:clk_module\|CLK" {  } { { "verilog/clk_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/clk_module.v" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1623419559708 "|Computer|clk_module:clk_module|CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_module:clk_module\|CLK~0 " "Found clock multiplexer clk_module:clk_module\|CLK~0" {  } { { "verilog/clk_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/clk_module.v" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1623419559708 "|Computer|clk_module:clk_module|CLK~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1623419559708 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "control_logic:control_logic\|control_mem:control_mem\|content " "RAM logic \"control_logic:control_logic\|control_mem:control_mem\|content\" is uninferred due to asynchronous read logic" {  } { { "verilog/control_mem.v" "content" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/control_mem.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1623419559839 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:memory\|mem_array " "RAM logic \"memory:memory\|mem_array\" is uninferred due to asynchronous read logic" {  } { { "verilog/memory.v" "mem_array" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/memory.v" 88 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1623419559839 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1623419559839 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/8b_Computer.ram0_memory_e411fb78.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/8b_Computer.ram0_memory_e411fb78.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1623419560101 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control_logic:control_logic\|control_mem:control_mem\|content~0 " "Found clock multiplexer control_logic:control_logic\|control_mem:control_mem\|content~0" {  } { { "verilog/control_mem.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/control_mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1623419560106 "|Computer|control_logic:control_logic|control_mem:control_mem|content~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1623419560106 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_module\|Mod0\"" {  } { { "verilog/output_module.v" "Mod0" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623419560219 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_module\|Div0\"" {  } { { "verilog/output_module.v" "Div0" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623419560219 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_module\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_module\|Mod1\"" {  } { { "verilog/output_module.v" "Mod1" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623419560219 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_module\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_module\|Div1\"" {  } { { "verilog/output_module.v" "Div1" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623419560219 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1623419560219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_module:output_module\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"output_module:output_module\|lpm_divide:Mod0\"" {  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419560335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_module:output_module\|lpm_divide:Mod0 " "Instantiated megafunction \"output_module:output_module\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623419560336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623419560336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623419560336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623419560336 ""}  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623419560336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419560414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419560414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419560441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419560441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419560478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419560478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419560573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419560573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419560666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419560666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_module:output_module\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"output_module:output_module\|lpm_divide:Div0\"" {  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419560697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_module:output_module\|lpm_divide:Div0 " "Instantiated megafunction \"output_module:output_module\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623419560697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623419560697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623419560697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623419560697 ""}  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623419560697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419560775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419560775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_module:output_module\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"output_module:output_module\|lpm_divide:Div1\"" {  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419560804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_module:output_module\|lpm_divide:Div1 " "Instantiated megafunction \"output_module:output_module\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623419560804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623419560804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623419560804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623419560804 ""}  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623419560804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419560875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419560875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419560905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419560905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623419560936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419560936 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1623419561256 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "output_module:output_module\|LCD_DATA\[0\] LCD_DATA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"output_module:output_module\|LCD_DATA\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 22 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1623419561281 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "output_module:output_module\|LCD_DATA\[1\] LCD_DATA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"output_module:output_module\|LCD_DATA\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 22 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1623419561281 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "output_module:output_module\|LCD_DATA\[2\] LCD_DATA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"output_module:output_module\|LCD_DATA\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 22 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1623419561281 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "output_module:output_module\|LCD_DATA\[3\] LCD_DATA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"output_module:output_module\|LCD_DATA\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 22 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1623419561281 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "output_module:output_module\|LCD_DATA\[4\] LCD_DATA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"output_module:output_module\|LCD_DATA\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 22 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1623419561281 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "output_module:output_module\|LCD_DATA\[5\] LCD_DATA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"output_module:output_module\|LCD_DATA\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 22 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1623419561281 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "output_module:output_module\|LCD_DATA\[6\] LCD_DATA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"output_module:output_module\|LCD_DATA\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 22 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1623419561281 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "output_module:output_module\|LCD_DATA\[7\] LCD_DATA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"output_module:output_module\|LCD_DATA\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "verilog/output_module.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/output_module.v" 22 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1623419561281 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1623419561281 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "verilog/Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623419561751 "|Computer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "verilog/Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623419561751 "|Computer|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "verilog/Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623419561751 "|Computer|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "verilog/Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623419561751 "|Computer|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD VCC " "Pin \"UART_TXD\" is stuck at VCC" {  } { { "verilog/Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623419561751 "|Computer|UART_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1623419561751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623419561881 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "micro_instr:micro_instr\|micro\[2\] Low " "Register micro_instr:micro_instr\|micro\[2\] will power up to Low" {  } { { "verilog/micro_instr.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/micro_instr.v" 17 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1623419562041 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1623419562041 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623419563723 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "output_module:output_module\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"output_module:output_module\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/alt_u_div_a4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1623419563774 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_module:output_module\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"output_module:output_module\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/alt_u_div_a4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1623419563774 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1623419563774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623419564199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623419564199 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "verilog/Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623419564427 "|Computer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "verilog/Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623419564427 "|Computer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "verilog/Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623419564427 "|Computer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "verilog/Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623419564427 "|Computer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "verilog/Computer.v" "" { Text "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/verilog/Computer.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623419564427 "|Computer|SW[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623419564427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "990 " "Implemented 990 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623419564428 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623419564428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "905 " "Implemented 905 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623419564428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623419564428 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_files/8b_Computer.map.smsg " "Generated suppressed messages file C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_files/8b_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419564464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623419564482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 11 08:52:44 2021 " "Processing ended: Fri Jun 11 08:52:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623419564482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623419564482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623419564482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623419564482 ""}
