module binary(
    input w,
    input clk,
    input reset,
    output z,
    output [2:0] outputstate
);

wire [2:0] State;
wire [2:0] Next;

dff zero(
    .Default(1'b0),
    .D(Next[0]),
    .clk(clk),
    .reset(reset),
    .Q(State[0])
);

dff one(
    .Default(1'b0),
    .D(Next[1]),
    .clk(clk),
    .reset(reset),
    .Q(State[1])
);

dff two(
    .Default(1'b0),
    .D(Next[2]),
    .clk(clk),
    .reset(reset),
    .Q(State[2])
);



assign z = State[1] & ~State[0] | State[2];

assign Next[0] = ~State[2] & ~State[0] & w | State[1] & State[0] & ~w | ~State[1] & ~State[0] & ~w | ~State[2] & ~State[1] & w;

assign Next[1] = ~State[2] & ~State[1] & w | State[1] & ~State[0] | ~State[1] & State[0];

assign Next[2] = State[1] & State[0] & w | State[2] & w;

assign outputstate = State;

endmodule