Loading plugins phase: Elapsed time ==> 0s.173ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\jeanpierre\Documents\PSoC Creator\teclado\teclado.cydsn\teclado.cyprj -d CY8C5888LTI-LP097 -s C:\Users\jeanpierre\Documents\PSoC Creator\teclado\teclado.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.360ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.049ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  teclado.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jeanpierre\Documents\PSoC Creator\teclado\teclado.cydsn\teclado.cyprj -dcpsoc3 teclado.v -verilog
======================================================================

======================================================================
Compiling:  teclado.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jeanpierre\Documents\PSoC Creator\teclado\teclado.cydsn\teclado.cyprj -dcpsoc3 teclado.v -verilog
======================================================================

======================================================================
Compiling:  teclado.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jeanpierre\Documents\PSoC Creator\teclado\teclado.cydsn\teclado.cyprj -dcpsoc3 -verilog teclado.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Nov 02 14:53:42 2019


======================================================================
Compiling:  teclado.v
Program  :   vpp
Options  :    -yv2 -q10 teclado.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Nov 02 14:53:42 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'teclado.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  teclado.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jeanpierre\Documents\PSoC Creator\teclado\teclado.cydsn\teclado.cyprj -dcpsoc3 -verilog teclado.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Nov 02 14:53:42 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jeanpierre\Documents\PSoC Creator\teclado\teclado.cydsn\codegentemp\teclado.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\jeanpierre\Documents\PSoC Creator\teclado\teclado.cydsn\codegentemp\teclado.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.

tovif:  No errors.


======================================================================
Compiling:  teclado.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jeanpierre\Documents\PSoC Creator\teclado\teclado.cydsn\teclado.cyprj -dcpsoc3 -verilog teclado.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Nov 02 14:53:42 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jeanpierre\Documents\PSoC Creator\teclado\teclado.cydsn\codegentemp\teclado.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\jeanpierre\Documents\PSoC Creator\teclado\teclado.cydsn\codegentemp\teclado.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Keypad_1:Status_Reg:status_6\ to \Keypad_1:Status_Reg:status_5\
Aliasing \Keypad_1:Status_Reg:status_7\ to \Keypad_1:Status_Reg:status_5\
Aliasing zero to \Keypad_1:Status_Reg:status_5\
Aliasing \Keypad_1:tmpOE__Column_net_2\ to \Keypad_1:tmpOE__Column_net_3\
Aliasing \Keypad_1:tmpOE__Column_net_1\ to \Keypad_1:tmpOE__Column_net_3\
Aliasing \Keypad_1:tmpOE__Column_net_0\ to \Keypad_1:tmpOE__Column_net_3\
Aliasing one to \Keypad_1:tmpOE__Column_net_3\
Aliasing \Keypad_1:tmpOE__Row_net_3\ to \Keypad_1:tmpOE__Column_net_3\
Aliasing \Keypad_1:tmpOE__Row_net_2\ to \Keypad_1:tmpOE__Column_net_3\
Aliasing \Keypad_1:tmpOE__Row_net_1\ to \Keypad_1:tmpOE__Column_net_3\
Aliasing \Keypad_1:tmpOE__Row_net_0\ to \Keypad_1:tmpOE__Column_net_3\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \Keypad_1:tmpOE__Column_net_3\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \Keypad_1:tmpOE__Column_net_3\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \Keypad_1:tmpOE__Column_net_3\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \Keypad_1:tmpOE__Column_net_3\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \Keypad_1:tmpOE__Column_net_3\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \Keypad_1:tmpOE__Column_net_3\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \Keypad_1:tmpOE__Column_net_3\
Removing Lhs of wire \Keypad_1:Status_Reg:status_0\[0] = \Keypad_1:Net_16\[1]
Removing Rhs of wire \Keypad_1:Net_16\[1] = \Keypad_1:LUT_1:tmp__LUT_1_reg_4\[25]
Removing Lhs of wire \Keypad_1:Status_Reg:status_1\[2] = \Keypad_1:Net_12\[3]
Removing Rhs of wire \Keypad_1:Net_12\[3] = \Keypad_1:LUT_1:tmp__LUT_1_reg_5\[24]
Removing Lhs of wire \Keypad_1:Status_Reg:status_2\[4] = \Keypad_1:Net_14\[5]
Removing Rhs of wire \Keypad_1:Net_14\[5] = \Keypad_1:LUT_2:tmp__LUT_2_reg_0\[40]
Removing Lhs of wire \Keypad_1:Status_Reg:status_3\[6] = \Keypad_1:Net_15\[7]
Removing Rhs of wire \Keypad_1:Net_15\[7] = \Keypad_1:LUT_2:tmp__LUT_2_reg_1\[39]
Removing Lhs of wire \Keypad_1:Status_Reg:status_4\[8] = Net_1[9]
Removing Rhs of wire Net_1[9] = \Keypad_1:LUT_2:tmp__LUT_2_reg_2\[38]
Removing Lhs of wire \Keypad_1:Status_Reg:status_6\[11] = \Keypad_1:Status_Reg:status_5\[10]
Removing Lhs of wire \Keypad_1:Status_Reg:status_7\[12] = \Keypad_1:Status_Reg:status_5\[10]
Removing Rhs of wire zero[14] = \Keypad_1:Status_Reg:status_5\[10]
Removing Lhs of wire \Keypad_1:LUT_1:tmp__LUT_1_ins_3\[16] = \Keypad_1:Net_83\[17]
Removing Rhs of wire \Keypad_1:Net_83\[17] = \Keypad_1:LUT_1:tmp__LUT_1_reg_3\[26]
Removing Lhs of wire \Keypad_1:LUT_1:tmp__LUT_1_ins_2\[18] = \Keypad_1:Net_82\[19]
Removing Rhs of wire \Keypad_1:Net_82\[19] = \Keypad_1:LUT_1:tmp__LUT_1_reg_2\[27]
Removing Lhs of wire \Keypad_1:LUT_1:tmp__LUT_1_ins_1\[20] = \Keypad_1:Net_81\[21]
Removing Rhs of wire \Keypad_1:Net_81\[21] = \Keypad_1:LUT_1:tmp__LUT_1_reg_1\[28]
Removing Lhs of wire \Keypad_1:LUT_1:tmp__LUT_1_ins_0\[22] = \Keypad_1:Net_80\[23]
Removing Rhs of wire \Keypad_1:Net_80\[23] = \Keypad_1:LUT_1:tmp__LUT_1_reg_0\[29]
Removing Lhs of wire \Keypad_1:LUT_2:tmp__LUT_2_ins_3\[30] = \Keypad_1:Net_259\[31]
Removing Lhs of wire \Keypad_1:LUT_2:tmp__LUT_2_ins_2\[32] = \Keypad_1:Net_258\[33]
Removing Lhs of wire \Keypad_1:LUT_2:tmp__LUT_2_ins_1\[34] = \Keypad_1:Net_257\[35]
Removing Lhs of wire \Keypad_1:LUT_2:tmp__LUT_2_ins_0\[36] = \Keypad_1:Net_256\[37]
Removing Lhs of wire \Keypad_1:tmpOE__Column_net_2\[43] = \Keypad_1:tmpOE__Column_net_3\[42]
Removing Lhs of wire \Keypad_1:tmpOE__Column_net_1\[44] = \Keypad_1:tmpOE__Column_net_3\[42]
Removing Lhs of wire \Keypad_1:tmpOE__Column_net_0\[45] = \Keypad_1:tmpOE__Column_net_3\[42]
Removing Rhs of wire one[55] = \Keypad_1:tmpOE__Column_net_3\[42]
Removing Lhs of wire \Keypad_1:tmpOE__Row_net_3\[58] = one[55]
Removing Lhs of wire \Keypad_1:tmpOE__Row_net_2\[59] = one[55]
Removing Lhs of wire \Keypad_1:tmpOE__Row_net_1\[60] = one[55]
Removing Lhs of wire \Keypad_1:tmpOE__Row_net_0\[61] = one[55]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[70] = one[55]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[71] = one[55]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[72] = one[55]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[73] = one[55]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[74] = one[55]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[75] = one[55]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[76] = one[55]

------------------------------------------------------
Aliased 0 equations, 40 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\jeanpierre\Documents\PSoC Creator\teclado\teclado.cydsn\teclado.cyprj" -dcpsoc3 teclado.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.349ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Saturday, 02 November 2019 14:53:42
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jeanpierre\Documents\PSoC Creator\teclado\teclado.cydsn\teclado.cyprj -d CY8C5888LTI-LP097 teclado.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Keypad_1_Clock'. Fanout=6, Signal=\Keypad_1:Net_64\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \Keypad_1:Column(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Column(0)\__PA ,
            pin_input => \Keypad_1:Net_80\ ,
            pad => \Keypad_1:Column(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Column(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Column(1)\__PA ,
            pin_input => \Keypad_1:Net_81\ ,
            pad => \Keypad_1:Column(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Column(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Column(2)\__PA ,
            pin_input => \Keypad_1:Net_82\ ,
            pad => \Keypad_1:Column(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Column(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Column(3)\__PA ,
            pin_input => \Keypad_1:Net_83\ ,
            pad => \Keypad_1:Column(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Row(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Row(0)\__PA ,
            fb => \Keypad_1:Net_256\ ,
            pad => \Keypad_1:Row(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Row(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Row(1)\__PA ,
            fb => \Keypad_1:Net_257\ ,
            pad => \Keypad_1:Row(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Row(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Row(2)\__PA ,
            fb => \Keypad_1:Net_258\ ,
            pad => \Keypad_1:Row(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Keypad_1:Row(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Keypad_1:Row(3)\__PA ,
            fb => \Keypad_1:Net_259\ ,
            pad => \Keypad_1:Row(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * !\Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * \Keypad_1:Net_258\ * !\Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              !\Keypad_1:Net_256\
        );
        Output = Net_1 (fanout=1)

    MacroCell: Name=\Keypad_1:Net_15\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * !\Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
        );
        Output = \Keypad_1:Net_15\ (fanout=1)

    MacroCell: Name=\Keypad_1:Net_14\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * \Keypad_1:Net_258\ * !\Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
        );
        Output = \Keypad_1:Net_14\ (fanout=1)

    MacroCell: Name=\Keypad_1:Net_12\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_12\ (fanout=1)

    MacroCell: Name=\Keypad_1:Net_16\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_16\ (fanout=1)

    MacroCell: Name=\Keypad_1:Net_83\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
            + !\Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_83\ (fanout=7)

    MacroCell: Name=\Keypad_1:Net_82\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
            + !\Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_82\ (fanout=7)

    MacroCell: Name=\Keypad_1:Net_81\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
            + !\Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_81\ (fanout=7)

    MacroCell: Name=\Keypad_1:Net_80\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_80\ (fanout=7)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Keypad_1:Status_Reg:sts:sts_reg\
        PORT MAP (
            status_4 => Net_1 ,
            status_3 => \Keypad_1:Net_15\ ,
            status_2 => \Keypad_1:Net_14\ ,
            status_1 => \Keypad_1:Net_12\ ,
            status_0 => \Keypad_1:Net_16\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   18 :   30 :   48 : 37.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    9 :  183 :  192 :  4.69 %
  Unique P-terms              :    9 :  375 :  384 :  2.34 %
  Total P-terms               :   27 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    Status Registers          :    1 :      :      :        
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.078ms
Tech Mapping phase: Elapsed time ==> 0s.155ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(3)][IoId=(4)] : \Keypad_1:Column(0)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \Keypad_1:Column(1)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \Keypad_1:Column(2)\ (fixed)
IO_7@[IOP=(3)][IoId=(7)] : \Keypad_1:Column(3)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : \Keypad_1:Row(0)\ (fixed)
IO_1@[IOP=(3)][IoId=(1)] : \Keypad_1:Row(1)\ (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \Keypad_1:Row(2)\ (fixed)
IO_3@[IOP=(3)][IoId=(3)] : \Keypad_1:Row(3)\ (fixed)
IO_0@[IOP=(12)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(12)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(12)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(12)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(12)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(12)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(12)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :   45 :   48 :   6.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.00
                   Pterms :            4.67
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       4.00 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Keypad_1:Net_14\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * \Keypad_1:Net_258\ * !\Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
        );
        Output = \Keypad_1:Net_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * !\Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * \Keypad_1:Net_258\ * !\Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              !\Keypad_1:Net_256\
        );
        Output = Net_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Keypad_1:Net_15\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Keypad_1:Net_259\ * \Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
            + \Keypad_1:Net_259\ * !\Keypad_1:Net_258\ * \Keypad_1:Net_257\ * 
              \Keypad_1:Net_256\
        );
        Output = \Keypad_1:Net_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Keypad_1:Net_81\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
            + !\Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_81\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Keypad_1:Net_12\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Keypad_1:Net_16\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Keypad_1:Net_80\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_80\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Keypad_1:Net_82\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
            + !\Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_82\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Keypad_1:Net_83\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Keypad_1:Net_64\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Keypad_1:Net_83\ * !\Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
            + !\Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * !\Keypad_1:Net_81\ * 
              \Keypad_1:Net_80\
            + \Keypad_1:Net_83\ * \Keypad_1:Net_82\ * \Keypad_1:Net_81\ * 
              !\Keypad_1:Net_80\
        );
        Output = \Keypad_1:Net_83\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Keypad_1:Status_Reg:sts:sts_reg\
    PORT MAP (
        status_4 => Net_1 ,
        status_3 => \Keypad_1:Net_15\ ,
        status_2 => \Keypad_1:Net_14\ ,
        status_1 => \Keypad_1:Net_12\ ,
        status_0 => \Keypad_1:Net_16\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Keypad_1:Row(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Row(0)\__PA ,
        fb => \Keypad_1:Net_256\ ,
        pad => \Keypad_1:Row(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \Keypad_1:Row(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Row(1)\__PA ,
        fb => \Keypad_1:Net_257\ ,
        pad => \Keypad_1:Row(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \Keypad_1:Row(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Row(2)\__PA ,
        fb => \Keypad_1:Net_258\ ,
        pad => \Keypad_1:Row(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \Keypad_1:Row(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Row(3)\__PA ,
        fb => \Keypad_1:Net_259\ ,
        pad => \Keypad_1:Row(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Keypad_1:Column(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Column(0)\__PA ,
        pin_input => \Keypad_1:Net_80\ ,
        pad => \Keypad_1:Column(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Keypad_1:Column(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Column(1)\__PA ,
        pin_input => \Keypad_1:Net_81\ ,
        pad => \Keypad_1:Column(1)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \Keypad_1:Column(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Column(2)\__PA ,
        pin_input => \Keypad_1:Net_82\ ,
        pad => \Keypad_1:Column(2)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \Keypad_1:Column(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Keypad_1:Column(3)\__PA ,
        pin_input => \Keypad_1:Net_83\ ,
        pad => \Keypad_1:Column(3)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \Keypad_1:Net_64\ ,
            dclk_0 => \Keypad_1:Net_64_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+-----------------------
   3 |   0 |     * |      NONE |      RES_PULL_UP |    \Keypad_1:Row(0)\ | FB(\Keypad_1:Net_256\)
     |   1 |     * |      NONE |      RES_PULL_UP |    \Keypad_1:Row(1)\ | FB(\Keypad_1:Net_257\)
     |   2 |     * |      NONE |      RES_PULL_UP |    \Keypad_1:Row(2)\ | FB(\Keypad_1:Net_258\)
     |   3 |     * |      NONE |      RES_PULL_UP |    \Keypad_1:Row(3)\ | FB(\Keypad_1:Net_259\)
     |   4 |     * |      NONE |      RES_PULL_UP | \Keypad_1:Column(0)\ | In(\Keypad_1:Net_80\)
     |   5 |     * |      NONE |      RES_PULL_UP | \Keypad_1:Column(1)\ | In(\Keypad_1:Net_81\)
     |   6 |     * |      NONE |      RES_PULL_UP | \Keypad_1:Column(2)\ | In(\Keypad_1:Net_82\)
     |   7 |     * |      NONE |      RES_PULL_UP | \Keypad_1:Column(3)\ | In(\Keypad_1:Net_83\)
-----+-----+-------+-----------+------------------+----------------------+-----------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(6)\ | 
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.050ms
Digital Placement phase: Elapsed time ==> 1s.099ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "teclado_r.vh2" --pcf-path "teclado.pco" --des-name "teclado" --dsf-path "teclado.dsf" --sdc-path "teclado.sdc" --lib-path "teclado_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.665ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.274ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.076ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in teclado_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.222ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.224ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.191ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.192ms
API generation phase: Elapsed time ==> 1s.206ms
Dependency generation phase: Elapsed time ==> 0s.017ms
Cleanup phase: Elapsed time ==> 0s.001ms
