Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Mar 31 17:20:14 2022
| Host         : deggs209pc19 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project2_req3b_timing_summary_routed.rpt -pb project2_req3b_timing_summary_routed.pb -rpx project2_req3b_timing_summary_routed.rpx -warn_on_violation
| Design       : project2_req3b
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.809ns  (logic 5.101ns (52.005%)  route 4.708ns (47.995%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.618     3.068    sw_IBUF[12]
    SLICE_X65Y44         LUT5 (Prop_lut5_I4_O)        0.124     3.192 r  led_OBUF[15]_inst_i_1/O
                         net (fo=4, routed)           3.090     6.282    led_OBUF[12]
    B4                   OBUF (Prop_obuf_I_O)         3.527     9.809 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.809    led[14]
    B4                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.667ns  (logic 5.101ns (52.760%)  route 4.567ns (47.240%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.618     3.068    sw_IBUF[12]
    SLICE_X65Y44         LUT5 (Prop_lut5_I4_O)        0.124     3.192 r  led_OBUF[15]_inst_i_1/O
                         net (fo=4, routed)           2.949     6.141    led_OBUF[12]
    B3                   OBUF (Prop_obuf_I_O)         3.526     9.667 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.667    led[12]
    B3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.532ns  (logic 5.117ns (53.677%)  route 4.416ns (46.323%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.618     3.068    sw_IBUF[12]
    SLICE_X65Y44         LUT5 (Prop_lut5_I4_O)        0.124     3.192 r  led_OBUF[15]_inst_i_1/O
                         net (fo=4, routed)           2.798     5.990    led_OBUF[12]
    A4                   OBUF (Prop_obuf_I_O)         3.542     9.532 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.532    led[15]
    A4                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.375ns  (logic 5.111ns (54.514%)  route 4.265ns (45.486%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.618     3.068    sw_IBUF[12]
    SLICE_X65Y44         LUT5 (Prop_lut5_I4_O)        0.124     3.192 r  led_OBUF[15]_inst_i_1/O
                         net (fo=4, routed)           2.647     5.839    led_OBUF[12]
    A3                   OBUF (Prop_obuf_I_O)         3.537     9.375 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.375    led[13]
    A3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.150ns  (logic 5.003ns (61.388%)  route 3.147ns (38.612%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    M2                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[11]_inst/O
                         net (fo=2, routed)           3.147     4.612    led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.537     8.150 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.150    led[11]
    A2                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.472ns (62.428%)  route 0.886ns (37.572%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    M2                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[11]_inst/O
                         net (fo=2, routed)           0.886     1.119    led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.238     2.357 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.357    led[11]
    A2                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.501ns (58.335%)  route 1.072ns (41.665%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.322     0.540    sw_IBUF[15]
    SLICE_X65Y44         LUT5 (Prop_lut5_I1_O)        0.045     0.585 r  led_OBUF[15]_inst_i_1/O
                         net (fo=4, routed)           0.750     1.335    led_OBUF[12]
    A3                   OBUF (Prop_obuf_I_O)         1.238     2.573 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.573    led[13]
    A3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.506ns (56.990%)  route 1.137ns (43.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.322     0.540    sw_IBUF[15]
    SLICE_X65Y44         LUT5 (Prop_lut5_I1_O)        0.045     0.585 r  led_OBUF[15]_inst_i_1/O
                         net (fo=4, routed)           0.815     1.400    led_OBUF[12]
    A4                   OBUF (Prop_obuf_I_O)         1.243     2.643 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.643    led[15]
    A4                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.490ns (55.271%)  route 1.206ns (44.729%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.322     0.540    sw_IBUF[15]
    SLICE_X65Y44         LUT5 (Prop_lut5_I1_O)        0.045     0.585 r  led_OBUF[15]_inst_i_1/O
                         net (fo=4, routed)           0.884     1.469    led_OBUF[12]
    B3                   OBUF (Prop_obuf_I_O)         1.227     2.697 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.697    led[12]
    B3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.491ns (54.098%)  route 1.265ns (45.902%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.322     0.540    sw_IBUF[15]
    SLICE_X65Y44         LUT5 (Prop_lut5_I1_O)        0.045     0.585 r  led_OBUF[15]_inst_i_1/O
                         net (fo=4, routed)           0.943     1.528    led_OBUF[12]
    B4                   OBUF (Prop_obuf_I_O)         1.228     2.757 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.757    led[14]
    B4                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





