{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1742782319766 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1742782319766 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1742782319767 ""}
{ "Info" "" "" "2025.03.23.23:42:10 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2025.03.23.23:42:10 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1742782330025 ""}
{ "Info" "" "" "2025.03.23.23:42:10 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2025.03.23.23:42:10 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1742782330030 ""}
{ "Info" "soc_system_generation.rpt" "" "2025.03.23.23:42:20 Info: Saving generation log to /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Saving generation log to /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system" 0 0 "Shell" 0 -1 1742782340573 ""}
{ "Info" "" "" "2025.03.23.23:42:20 Info: Starting: Create simulation model" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1742782340573 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSXFC6D6F31C6" "" "2025.03.23.23:42:20 Info: qsys-generate /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system" {  } {  } 0 0 "2025.03.23.23:42:20 Info: qsys-generate /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system" 0 0 "Shell" 0 -1 1742782340576 ""}
{ "Info" "soc_system.qsys" "" "2025.03.23.23:42:20 Info: Loading DE10_Standard_GHRD" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Loading DE10_Standard_GHRD" 0 0 "Shell" 0 -1 1742782340594 ""}
{ "Info" "" "" "2025.03.23.23:42:20 Info: Reading input file" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Reading input file" 0 0 "Shell" 0 -1 1742782340610 ""}
{ "Info" "" "" "2025.03.23.23:42:20 Info: Adding clk_0 \[clock_source 24.1\]" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Adding clk_0 \[clock_source 24.1\]" 0 0 "Shell" 0 -1 1742782340614 ""}
{ "Info" "" "" "2025.03.23.23:42:20 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1742782340615 ""}
{ "Info" "" "" "2025.03.23.23:42:20 Info: Adding hps_0 \[altera_hps 24.1\]" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Adding hps_0 \[altera_hps 24.1\]" 0 0 "Shell" 0 -1 1742782340616 ""}
{ "Info" "" "" "2025.03.23.23:42:20 Info: Parameterizing module hps_0" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1742782340626 ""}
{ "Info" "" "" "2025.03.23.23:42:20 Info: Adding parallel_port_in_axi \[altera_up_avalon_parallel_port 18.0\]" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Adding parallel_port_in_axi \[altera_up_avalon_parallel_port 18.0\]" 0 0 "Shell" 0 -1 1742782340634 ""}
{ "Info" "" "" "2025.03.23.23:42:20 Info: Parameterizing module parallel_port_in_axi" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Parameterizing module parallel_port_in_axi" 0 0 "Shell" 0 -1 1742782340635 ""}
{ "Info" "" "" "2025.03.23.23:42:20 Info: Adding parallel_port_out_axi \[altera_up_avalon_parallel_port 18.0\]" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Adding parallel_port_out_axi \[altera_up_avalon_parallel_port 18.0\]" 0 0 "Shell" 0 -1 1742782340637 ""}
{ "Info" "" "" "2025.03.23.23:42:20 Info: Parameterizing module parallel_port_out_axi" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Parameterizing module parallel_port_out_axi" 0 0 "Shell" 0 -1 1742782340638 ""}
{ "Info" "" "" "2025.03.23.23:42:20 Info: Building connections" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Building connections" 0 0 "Shell" 0 -1 1742782340640 ""}
{ "Info" "" "" "2025.03.23.23:42:20 Info: Parameterizing connections" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1742782340642 ""}
{ "Info" "" "" "2025.03.23.23:42:20 Info: Validating" {  } {  } 0 0 "2025.03.23.23:42:20 Info: Validating" 0 0 "Shell" 0 -1 1742782340643 ""}
{ "Info" "" "" "2025.03.23.23:42:24 Info: Done reading input file" {  } {  } 0 0 "2025.03.23.23:42:24 Info: Done reading input file" 0 0 "Shell" 0 -1 1742782344069 ""}
{ "Info" "" "" "2025.03.23.23:42:25 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2025.03.23.23:42:25 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1742782345004 ""}
{ "Info" "" "" "2025.03.23.23:42:25 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.03.23.23:42:25 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1742782345004 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2025.03.23.23:42:25 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2025.03.23.23:42:25 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1742782345005 ""}
{ "Warning" "" "" "2025.03.23.23:42:25 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2025.03.23.23:42:25 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1742782345005 ""}
{ "Warning" "" "" "2025.03.23.23:42:25 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.03.23.23:42:25 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1742782345006 ""}
{ "Warning" "" "" "2025.03.23.23:42:25 Warning: soc_system.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges." {  } {  } 0 0 "2025.03.23.23:42:25 Warning: soc_system.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges." 0 0 "Shell" 0 -1 1742782345006 ""}
{ "Info" "PIO) should be used instead." "" "2025.03.23.23:42:25 Info: soc_system.parallel_port_in_axi: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals" {  } {  } 0 0 "2025.03.23.23:42:25 Info: soc_system.parallel_port_in_axi: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals" 0 0 "Shell" 0 -1 1742782345010 ""}
{ "Info" "PIO) should be used instead." "" "2025.03.23.23:42:25 Info: soc_system.parallel_port_out_axi: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals" {  } {  } 0 0 "2025.03.23.23:42:25 Info: soc_system.parallel_port_out_axi: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals" 0 0 "Shell" 0 -1 1742782345011 ""}
{ "Warning" "" "" "2025.03.23.23:42:25 Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master" {  } {  } 0 0 "2025.03.23.23:42:25 Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1742782345012 ""}
{ "Info" "" "" "2025.03.23.23:42:26 Info: soc_system: Generating \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2025.03.23.23:42:26 Info: soc_system: Generating \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1742782346086 ""}
{ "Warning" "" "" "2025.03.23.23:42:29 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2025.03.23.23:42:29 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1742782349003 ""}
{ "Warning" "" "" "2025.03.23.23:42:29 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2025.03.23.23:42:29 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1742782349004 ""}
{ "Warning" "" "" "2025.03.23.23:42:29 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2025.03.23.23:42:29 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1742782349005 ""}
{ "Warning" "" "" "2025.03.23.23:42:29 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2025.03.23.23:42:29 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1742782349005 ""}
{ "Info" "" "" "2025.03.23.23:42:30 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2025.03.23.23:42:30 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1742782350766 ""}
{ "Info" "" "" "2025.03.23.23:42:31 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2025.03.23.23:42:31 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1742782351112 ""}
{ "Info" "" "" "2025.03.23.23:42:31 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.03.23.23:42:31 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1742782351328 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2025.03.23.23:42:31 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2025.03.23.23:42:31 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1742782351330 ""}
{ "Warning" "" "" "2025.03.23.23:42:31 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2025.03.23.23:42:31 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1742782351330 ""}
{ "Warning" "" "" "2025.03.23.23:42:31 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.03.23.23:42:31 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1742782351331 ""}
{ "Warning" "" "" "2025.03.23.23:42:31 Warning: hps_0: HPS model no longer supports simulation for HPS FPGA Bridges." {  } {  } 0 0 "2025.03.23.23:42:31 Warning: hps_0: HPS model no longer supports simulation for HPS FPGA Bridges." 0 0 "Shell" 0 -1 1742782351332 ""}
{ "Info" "" "" "2025.03.23.23:42:31 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2025.03.23.23:42:31 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1742782351924 ""}
{ "Info" "" "" "2025.03.23.23:42:31 Info: parallel_port_in_axi: Starting Generation of Parallel Port" {  } {  } 0 0 "2025.03.23.23:42:31 Info: parallel_port_in_axi: Starting Generation of Parallel Port" 0 0 "Shell" 0 -1 1742782351925 ""}
{ "Info" "" "" "2025.03.23.23:42:31 Info: parallel_port_in_axi: \"soc_system\" instantiated altera_up_avalon_parallel_port \"parallel_port_in_axi\"" {  } {  } 0 0 "2025.03.23.23:42:31 Info: parallel_port_in_axi: \"soc_system\" instantiated altera_up_avalon_parallel_port \"parallel_port_in_axi\"" 0 0 "Shell" 0 -1 1742782351965 ""}
{ "Info" "" "" "2025.03.23.23:42:31 Info: parallel_port_out_axi: Starting Generation of Parallel Port" {  } {  } 0 0 "2025.03.23.23:42:31 Info: parallel_port_out_axi: Starting Generation of Parallel Port" 0 0 "Shell" 0 -1 1742782351966 ""}
{ "Info" "" "" "2025.03.23.23:42:31 Info: parallel_port_out_axi: \"soc_system\" instantiated altera_up_avalon_parallel_port \"parallel_port_out_axi\"" {  } {  } 0 0 "2025.03.23.23:42:31 Info: parallel_port_out_axi: \"soc_system\" instantiated altera_up_avalon_parallel_port \"parallel_port_out_axi\"" 0 0 "Shell" 0 -1 1742782351993 ""}
{ "Info" "" "" "2025.03.23.23:42:32 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.03.23.23:42:32 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1742782352189 ""}
{ "Info" "" "" "2025.03.23.23:42:32 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.03.23.23:42:32 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1742782352222 ""}
{ "Info" "" "" "2025.03.23.23:42:32 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2025.03.23.23:42:32 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1742782352366 ""}
{ "Info" "" "" "2025.03.23.23:42:32 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2025.03.23.23:42:32 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1742782352375 ""}
{ "Info" "" "" "2025.03.23.23:42:32 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.03.23.23:42:32 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1742782352377 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1742782370188 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1742782370269 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: parallel_port_out_axi_avalon_parallel_port_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"parallel_port_out_axi_avalon_parallel_port_slave_translator\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: parallel_port_out_axi_avalon_parallel_port_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"parallel_port_out_axi_avalon_parallel_port_slave_translator\"" 0 0 "Shell" 0 -1 1742782370272 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370273 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1742782370283 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370284 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: parallel_port_out_axi_avalon_parallel_port_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"parallel_port_out_axi_avalon_parallel_port_slave_agent\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: parallel_port_out_axi_avalon_parallel_port_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"parallel_port_out_axi_avalon_parallel_port_slave_agent\"" 0 0 "Shell" 0 -1 1742782370286 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370287 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370287 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1742782370289 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370290 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1742782370297 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1742782370303 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1742782370305 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370306 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370306 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\"" 0 0 "Shell" 0 -1 1742782370310 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370310 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370310 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370311 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370311 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370312 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370312 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370312 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370312 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370312 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370313 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1742782370315 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1742782370325 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370326 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1742782370328 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1742782370338 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370338 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1742782370340 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370341 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370341 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1742782370376 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1742782370459 ""}
{ "Info" "verbosity_pkg.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370460 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370460 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370460 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370460 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370460 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370461 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1742782370461 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.03.23.23:42:50 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1742782370466 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: soc_system: Done \"soc_system\" with 25 modules, 138 files" {  } {  } 0 0 "2025.03.23.23:42:50 Info: soc_system: Done \"soc_system\" with 25 modules, 138 files" 0 0 "Shell" 0 -1 1742782370467 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.03.23.23:42:50 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1742782370496 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: Finished: Create simulation model" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1742782370496 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2025.03.23.23:42:50 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1742782370497 ""}
{ "Info" " --use-relative-paths=true" "" "2025.03.23.23:42:50 Info: sim-script-gen --spd=/home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/soc_system.spd --output-directory=/home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.03.23.23:42:50 Info: sim-script-gen --spd=/home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/soc_system.spd --output-directory=/home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1742782370497 ""}
{ "Info" " --use-relative-paths=true" "" "2025.03.23.23:42:50 Info: Doing: ip-make-simscript --spd=/home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/soc_system.spd --output-directory=/home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Doing: ip-make-simscript --spd=/home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/soc_system.spd --output-directory=/home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1742782370500 ""}
{ "Info" " directory:" "" "2025.03.23.23:42:50 Info: Generating the following file(s) for VCSMX simulator in /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Generating the following file(s) for VCSMX simulator in /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1742782370950 ""}
{ "Info" "synopsys_sim.setup" "" "2025.03.23.23:42:50 Info:     synopsys/vcsmx" {  } {  } 0 0 "2025.03.23.23:42:50 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1742782370951 ""}
{ "Info" "vcsmx_setup.sh" "" "2025.03.23.23:42:50 Info:     synopsys/vcsmx" {  } {  } 0 0 "2025.03.23.23:42:50 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1742782370951 ""}
{ "Info" " directory:" "" "2025.03.23.23:42:50 Info: Generating the following file(s) for VCS simulator in /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Generating the following file(s) for VCS simulator in /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1742782370961 ""}
{ "Info" "vcs_setup.sh" "" "2025.03.23.23:42:50 Info:     synopsys/vcs" {  } {  } 0 0 "2025.03.23.23:42:50 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1742782370962 ""}
{ "Info" " directory:" "" "2025.03.23.23:42:50 Info: Generating the following file(s) for RIVIERA simulator in /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Generating the following file(s) for RIVIERA simulator in /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1742782370973 ""}
{ "Info" "rivierapro_setup.tcl" "" "2025.03.23.23:42:50 Info:     aldec" {  } {  } 0 0 "2025.03.23.23:42:50 Info:     aldec" 0 0 "Shell" 0 -1 1742782370973 ""}
{ "Info" " directory:" "" "2025.03.23.23:42:50 Info: Generating the following file(s) for XCELIUM simulator in /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Generating the following file(s) for XCELIUM simulator in /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1742782370988 ""}
{ "Info" "cds.lib" "" "2025.03.23.23:42:50 Info:     xcelium" {  } {  } 0 0 "2025.03.23.23:42:50 Info:     xcelium" 0 0 "Shell" 0 -1 1742782370988 ""}
{ "Info" "hdl.var" "" "2025.03.23.23:42:50 Info:     xcelium" {  } {  } 0 0 "2025.03.23.23:42:50 Info:     xcelium" 0 0 "Shell" 0 -1 1742782370989 ""}
{ "Info" "xcelium_setup.sh" "" "2025.03.23.23:42:50 Info:     xcelium" {  } {  } 0 0 "2025.03.23.23:42:50 Info:     xcelium" 0 0 "Shell" 0 -1 1742782370989 ""}
{ "Info" " directory" "" "2025.03.23.23:42:50 Info:     25 .cds.lib files in xcelium/cds_libs" {  } {  } 0 0 "2025.03.23.23:42:50 Info:     25 .cds.lib files in xcelium/cds_libs" 0 0 "Shell" 0 -1 1742782370989 ""}
{ "Info" " directory:" "" "2025.03.23.23:42:50 Info: Generating the following file(s) for MODELSIM simulator in /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Generating the following file(s) for MODELSIM simulator in /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1742782370999 ""}
{ "Info" "." "" "2025.03.23.23:42:50 Info:     mentor/msim_setup.tcl\n2025.03.23.23:42:50 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.03.23.23:42:50 Info:     mentor/msim_setup.tcl\n2025.03.23.23:42:50 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1742782370999 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.\n2025.03.23.23:42:50 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2025.03.23.23:42:50 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.\n2025.03.23.23:42:50 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1742782370999 ""}
{ "Info" "" "" "2025.03.23.23:42:50 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2025.03.23.23:42:50 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1742782370999 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSXFC6D6F31C6" "" "2025.03.23.23:42:50 Info: qsys-generate /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD" {  } {  } 0 0 "2025.03.23.23:42:50 Info: qsys-generate /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD" 0 0 "Shell" 0 -1 1742782371000 ""}
{ "Info" "soc_system.qsys" "" "2025.03.23.23:42:51 Info: Loading DE10_Standard_GHRD" {  } {  } 0 0 "2025.03.23.23:42:51 Info: Loading DE10_Standard_GHRD" 0 0 "Shell" 0 -1 1742782371002 ""}
{ "Info" "" "" "2025.03.23.23:42:51 Info: Reading input file" {  } {  } 0 0 "2025.03.23.23:42:51 Info: Reading input file" 0 0 "Shell" 0 -1 1742782371011 ""}
{ "Info" "" "" "2025.03.23.23:42:51 Info: Adding clk_0 \[clock_source 24.1\]" {  } {  } 0 0 "2025.03.23.23:42:51 Info: Adding clk_0 \[clock_source 24.1\]" 0 0 "Shell" 0 -1 1742782371013 ""}
{ "Info" "" "" "2025.03.23.23:42:51 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.03.23.23:42:51 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1742782371013 ""}
{ "Info" "" "" "2025.03.23.23:42:51 Info: Adding hps_0 \[altera_hps 24.1\]" {  } {  } 0 0 "2025.03.23.23:42:51 Info: Adding hps_0 \[altera_hps 24.1\]" 0 0 "Shell" 0 -1 1742782371013 ""}
{ "Info" "" "" "2025.03.23.23:42:51 Info: Parameterizing module hps_0" {  } {  } 0 0 "2025.03.23.23:42:51 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1742782371016 ""}
{ "Info" "" "" "2025.03.23.23:42:51 Info: Adding parallel_port_in_axi \[altera_up_avalon_parallel_port 18.0\]" {  } {  } 0 0 "2025.03.23.23:42:51 Info: Adding parallel_port_in_axi \[altera_up_avalon_parallel_port 18.0\]" 0 0 "Shell" 0 -1 1742782371019 ""}
{ "Info" "" "" "2025.03.23.23:42:51 Info: Parameterizing module parallel_port_in_axi" {  } {  } 0 0 "2025.03.23.23:42:51 Info: Parameterizing module parallel_port_in_axi" 0 0 "Shell" 0 -1 1742782371019 ""}
{ "Info" "" "" "2025.03.23.23:42:51 Info: Adding parallel_port_out_axi \[altera_up_avalon_parallel_port 18.0\]" {  } {  } 0 0 "2025.03.23.23:42:51 Info: Adding parallel_port_out_axi \[altera_up_avalon_parallel_port 18.0\]" 0 0 "Shell" 0 -1 1742782371019 ""}
{ "Info" "" "" "2025.03.23.23:42:51 Info: Parameterizing module parallel_port_out_axi" {  } {  } 0 0 "2025.03.23.23:42:51 Info: Parameterizing module parallel_port_out_axi" 0 0 "Shell" 0 -1 1742782371019 ""}
{ "Info" "" "" "2025.03.23.23:42:51 Info: Building connections" {  } {  } 0 0 "2025.03.23.23:42:51 Info: Building connections" 0 0 "Shell" 0 -1 1742782371020 ""}
{ "Info" "" "" "2025.03.23.23:42:51 Info: Parameterizing connections" {  } {  } 0 0 "2025.03.23.23:42:51 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1742782371021 ""}
{ "Info" "" "" "2025.03.23.23:42:51 Info: Validating" {  } {  } 0 0 "2025.03.23.23:42:51 Info: Validating" 0 0 "Shell" 0 -1 1742782371022 ""}
{ "Info" "" "" "2025.03.23.23:42:54 Info: Done reading input file" {  } {  } 0 0 "2025.03.23.23:42:54 Info: Done reading input file" 0 0 "Shell" 0 -1 1742782374090 ""}
{ "Info" "" "" "2025.03.23.23:42:54 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73\n2025.03.23.23:42:54 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.03.23.23:42:54 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73\n2025.03.23.23:42:54 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1742782374953 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz\n2025.03.23.23:42:54 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" "" "2025.03.23.23:42:54 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2025.03.23.23:42:54 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1742782374953 ""}
{ "Warning" "" "" "2025.03.23.23:42:54 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.03.23.23:42:54 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1742782374953 ""}
{ "Warning" "" "" "2025.03.23.23:42:54 Warning: soc_system.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges." {  } {  } 0 0 "2025.03.23.23:42:54 Warning: soc_system.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges." 0 0 "Shell" 0 -1 1742782374953 ""}
{ "Info" "PIO) should be used instead." "" "2025.03.23.23:42:54 Info: soc_system.parallel_port_in_axi: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.\n2025.03.23.23:42:54 Info: soc_system.parallel_port_out_axi: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals" {  } {  } 0 0 "2025.03.23.23:42:54 Info: soc_system.parallel_port_in_axi: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.\n2025.03.23.23:42:54 Info: soc_system.parallel_port_out_axi: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals" 0 0 "Shell" 0 -1 1742782374954 ""}
{ "Warning" "" "" "2025.03.23.23:42:54 Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master" {  } {  } 0 0 "2025.03.23.23:42:54 Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1742782374955 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.03.23.23:42:55 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1742782375269 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1742782375269 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info:" {  } {  } 0 0 "2025.03.23.23:42:55 Info:" 0 0 "Shell" 0 -1 1742782375269 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1742782375269 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6" "" "2025.03.23.23:42:55 Info: qsys-generate /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system" {  } {  } 0 0 "2025.03.23.23:42:55 Info: qsys-generate /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system" 0 0 "Shell" 0 -1 1742782375269 ""}
{ "Info" "soc_system.qsys" "" "2025.03.23.23:42:55 Info: Loading DE10_Standard_GHRD" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Loading DE10_Standard_GHRD" 0 0 "Shell" 0 -1 1742782375271 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: Reading input file" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Reading input file" 0 0 "Shell" 0 -1 1742782375279 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: Adding clk_0 \[clock_source 24.1\]" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Adding clk_0 \[clock_source 24.1\]" 0 0 "Shell" 0 -1 1742782375280 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1742782375281 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: Adding hps_0 \[altera_hps 24.1\]" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Adding hps_0 \[altera_hps 24.1\]" 0 0 "Shell" 0 -1 1742782375281 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: Parameterizing module hps_0" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1742782375282 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: Adding parallel_port_in_axi \[altera_up_avalon_parallel_port 18.0\]" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Adding parallel_port_in_axi \[altera_up_avalon_parallel_port 18.0\]" 0 0 "Shell" 0 -1 1742782375285 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: Parameterizing module parallel_port_in_axi" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Parameterizing module parallel_port_in_axi" 0 0 "Shell" 0 -1 1742782375285 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: Adding parallel_port_out_axi \[altera_up_avalon_parallel_port 18.0\]" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Adding parallel_port_out_axi \[altera_up_avalon_parallel_port 18.0\]" 0 0 "Shell" 0 -1 1742782375286 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: Parameterizing module parallel_port_out_axi" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Parameterizing module parallel_port_out_axi" 0 0 "Shell" 0 -1 1742782375286 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: Building connections" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Building connections" 0 0 "Shell" 0 -1 1742782375286 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: Parameterizing connections" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1742782375287 ""}
{ "Info" "" "" "2025.03.23.23:42:55 Info: Validating" {  } {  } 0 0 "2025.03.23.23:42:55 Info: Validating" 0 0 "Shell" 0 -1 1742782375287 ""}
{ "Info" "" "" "2025.03.23.23:42:58 Info: Done reading input file" {  } {  } 0 0 "2025.03.23.23:42:58 Info: Done reading input file" 0 0 "Shell" 0 -1 1742782378335 ""}
{ "Info" "" "" "2025.03.23.23:42:59 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2025.03.23.23:42:59 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1742782379142 ""}
{ "Info" "" "" "2025.03.23.23:42:59 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.03.23.23:42:59 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1742782379143 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2025.03.23.23:42:59 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2025.03.23.23:42:59 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1742782379143 ""}
{ "Warning" "" "" "2025.03.23.23:42:59 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2025.03.23.23:42:59 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1742782379143 ""}
{ "Warning" "" "" "2025.03.23.23:42:59 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.03.23.23:42:59 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1742782379143 ""}
{ "Warning" "" "" "2025.03.23.23:42:59 Warning: soc_system.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges." {  } {  } 0 0 "2025.03.23.23:42:59 Warning: soc_system.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges." 0 0 "Shell" 0 -1 1742782379143 ""}
{ "Info" "PIO) should be used instead." "" "2025.03.23.23:42:59 Info: soc_system.parallel_port_in_axi: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals" {  } {  } 0 0 "2025.03.23.23:42:59 Info: soc_system.parallel_port_in_axi: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals" 0 0 "Shell" 0 -1 1742782379144 ""}
{ "Info" "PIO) should be used instead." "" "2025.03.23.23:42:59 Info: soc_system.parallel_port_out_axi: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals" {  } {  } 0 0 "2025.03.23.23:42:59 Info: soc_system.parallel_port_out_axi: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals" 0 0 "Shell" 0 -1 1742782379144 ""}
{ "Warning" "" "" "2025.03.23.23:42:59 Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master" {  } {  } 0 0 "2025.03.23.23:42:59 Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1742782379145 ""}
{ "Info" "" "" "2025.03.23.23:43:12 Info: soc_system: Generating \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2025.03.23.23:43:12 Info: soc_system: Generating \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1742782392425 ""}
{ "Warning" "" "" "2025.03.23.23:43:13 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2025.03.23.23:43:13 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1742782393681 ""}
{ "Warning" "" "" "2025.03.23.23:43:13 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2025.03.23.23:43:13 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1742782393681 ""}
{ "Warning" "" "" "2025.03.23.23:43:13 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2025.03.23.23:43:13 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1742782393681 ""}
{ "Warning" "" "" "2025.03.23.23:43:13 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2025.03.23.23:43:13 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1742782393681 ""}
{ "Info" "" "" "2025.03.23.23:43:14 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2025.03.23.23:43:14 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1742782394911 ""}
{ "Info" "" "" "2025.03.23.23:43:15 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2025.03.23.23:43:15 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1742782395231 ""}
{ "Info" "" "" "2025.03.23.23:43:15 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.03.23.23:43:15 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1742782395449 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2025.03.23.23:43:15 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2025.03.23.23:43:15 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1742782395451 ""}
{ "Warning" "" "" "2025.03.23.23:43:15 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2025.03.23.23:43:15 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1742782395451 ""}
{ "Warning" "" "" "2025.03.23.23:43:15 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.03.23.23:43:15 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1742782395452 ""}
{ "Warning" "" "" "2025.03.23.23:43:15 Warning: hps_0: HPS model no longer supports simulation for HPS FPGA Bridges." {  } {  } 0 0 "2025.03.23.23:43:15 Warning: hps_0: HPS model no longer supports simulation for HPS FPGA Bridges." 0 0 "Shell" 0 -1 1742782395452 ""}
{ "Info" "" "" "2025.03.23.23:43:15 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2025.03.23.23:43:15 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1742782395728 ""}
{ "Info" "" "" "2025.03.23.23:43:15 Info: parallel_port_in_axi: Starting Generation of Parallel Port" {  } {  } 0 0 "2025.03.23.23:43:15 Info: parallel_port_in_axi: Starting Generation of Parallel Port" 0 0 "Shell" 0 -1 1742782395728 ""}
{ "Info" "" "" "2025.03.23.23:43:15 Info: parallel_port_in_axi: \"soc_system\" instantiated altera_up_avalon_parallel_port \"parallel_port_in_axi\"" {  } {  } 0 0 "2025.03.23.23:43:15 Info: parallel_port_in_axi: \"soc_system\" instantiated altera_up_avalon_parallel_port \"parallel_port_in_axi\"" 0 0 "Shell" 0 -1 1742782395748 ""}
{ "Info" "" "" "2025.03.23.23:43:15 Info: parallel_port_out_axi: Starting Generation of Parallel Port" {  } {  } 0 0 "2025.03.23.23:43:15 Info: parallel_port_out_axi: Starting Generation of Parallel Port" 0 0 "Shell" 0 -1 1742782395749 ""}
{ "Info" "" "" "2025.03.23.23:43:15 Info: parallel_port_out_axi: \"soc_system\" instantiated altera_up_avalon_parallel_port \"parallel_port_out_axi\"" {  } {  } 0 0 "2025.03.23.23:43:15 Info: parallel_port_out_axi: \"soc_system\" instantiated altera_up_avalon_parallel_port \"parallel_port_out_axi\"" 0 0 "Shell" 0 -1 1742782395763 ""}
{ "Info" "" "" "2025.03.23.23:43:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.03.23.23:43:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1742782395878 ""}
{ "Info" "" "" "2025.03.23.23:43:15 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.03.23.23:43:15 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1742782395895 ""}
{ "Info" "" "" "2025.03.23.23:43:15 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2025.03.23.23:43:15 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1742782395993 ""}
{ "Info" "" "" "2025.03.23.23:43:15 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2025.03.23.23:43:15 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1742782395995 ""}
{ "Info" "" "" "2025.03.23.23:43:15 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.03.23.23:43:15 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1742782395996 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1742782396045 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1742782396103 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: parallel_port_out_axi_avalon_parallel_port_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"parallel_port_out_axi_avalon_parallel_port_slave_translator\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: parallel_port_out_axi_avalon_parallel_port_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"parallel_port_out_axi_avalon_parallel_port_slave_translator\"" 0 0 "Shell" 0 -1 1742782396104 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1742782396105 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: parallel_port_out_axi_avalon_parallel_port_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"parallel_port_out_axi_avalon_parallel_port_slave_agent\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: parallel_port_out_axi_avalon_parallel_port_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"parallel_port_out_axi_avalon_parallel_port_slave_agent\"" 0 0 "Shell" 0 -1 1742782396106 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1742782396106 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1742782396111 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1742782396115 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1742782396116 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.03.23.23:43:16 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.03.23.23:43:16 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1742782396116 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\"" 0 0 "Shell" 0 -1 1742782396118 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.03.23.23:43:16 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv\n2025.03.23.23:43:16 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.03.23.23:43:16 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv\n2025.03.23.23:43:16 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1742782396118 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1742782396120 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1742782396125 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1742782396127 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1742782396133 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.03.23.23:43:16 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.03.23.23:43:16 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1742782396134 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1742782396135 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.03.23.23:43:16 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.03.23.23:43:16 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1742782396136 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.03.23.23:43:16 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.03.23.23:43:16 Info: Reusing file /home/tdn/FPGA/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1742782396136 ""}
{ "Info" "" "" "2025.03.23.23:43:16 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.03.23.23:43:16 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1742782396155 ""}
{ "Info" "" "" "2025.03.23.23:43:26 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2025.03.23.23:43:26 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1742782406873 ""}
{ "Info" "" "" "2025.03.23.23:43:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.03.23.23:43:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1742782406878 ""}
{ "Info" "" "" "2025.03.23.23:43:26 Info: soc_system: Done \"soc_system\" with 25 modules, 83 files" {  } {  } 0 0 "2025.03.23.23:43:26 Info: soc_system: Done \"soc_system\" with 25 modules, 83 files" 0 0 "Shell" 0 -1 1742782406878 ""}
{ "Info" "" "" "2025.03.23.23:43:27 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.03.23.23:43:27 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1742782407340 ""}
{ "Info" "" "" "2025.03.23.23:43:27 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2025.03.23.23:43:27 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1742782407340 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1742782410451 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/tdn/intelFPGA_lite/24.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/tdn/intelFPGA_lite/24.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1742782413258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 30 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742782413258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 23 23:43:33 2025 " "Processing ended: Sun Mar 23 23:43:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742782413258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742782413258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:51 " "Total CPU time (on all processors): 00:04:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742782413258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1742782413258 ""}
