<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2018 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>






<register_page>
  <registers>
    <register is_register="True" is_internal="False" is_banked="False" is_optional="True" is_stub_entry="False">
      <reg_short_name>ERRPIDR2</reg_short_name>
      <reg_long_name>Peripheral Identification Register 2</reg_long_name>
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>RAS</reg_component>
    <reg_offset><hexnumber>0xFE8</hexnumber></reg_offset>
    <reg_access>
        
        <reg_access_state>
            <reg_access_type>RO</reg_access_type>
        </reg_access_state>
    </reg_access>
</reg_address>

          <reg_reset_value>

      </reg_reset_value>
      <reg_mappings>
      </reg_mappings>
      <reg_purpose>
        
    
      <purpose_text>
        <para>Provides discovery information about the component.</para>

      </purpose_text>
      <purpose_text>
        <para>For more information, see <xref browsertext="'About the Peripheral identification scheme'" filename="appx_recommended_external_debug_interface.fm" linkend="BABDFHAH"/>.</para>
      </purpose_text>

      </reg_purpose>
      <reg_groups>
          <reg_group>RAS registers</reg_group>
      </reg_groups>
      <reg_configuration>
        

      </reg_configuration>
      <reg_attributes>
          <attributes_text>
            <para>ERRPIDR2 is a 32-bit register.</para>
          </attributes_text>
      </reg_attributes>
      <reg_fieldsets>
        





  <fields length="32">
      <fields_condition>When the component uses a 12-bit part number</fields_condition>
      <fields_instance>the component uses a 12-bit part number</fields_instance>
    <text_before_fields>
      
  

    </text_before_fields>
    
        <field
           id="0_31_8"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>31</field_msb>
          <field_lsb>8</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="REVISION_7_4"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>REVISION</field_name>
          <field_msb>7</field_msb>
          <field_lsb>4</field_lsb>
          <field_description order="before">
            <para><arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>.</para>
          
  <para>Component major revision. ERRPIDR2.REVISION and <register_link state="ext" id="ext-errpidr3.xml">ERRPIDR3</register_link>.REVAND together form the revision number of the component, with ERRPIDR2.REVISION being the most significant part and <register_link state="ext" id="ext-errpidr3.xml">ERRPIDR3</register_link>.REVAND the least significant part. When a component is changed, ERRPIDR2.REVISION or <register_link state="ext" id="ext-errpidr3.xml">ERRPIDR3</register_link>.REVAND must be increased to ensure that software can differentiate the different revisions of the component. If ERRPIDR2.REVISION is increased then <register_link state="ext" id="ext-errpidr3.xml">ERRPIDR3</register_link>.REVAND should be set to <binarynumber>0b0000</binarynumber>.</para>

          </field_description>
            <field_values>
               
                 <field_value_name>R</field_value_name>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="JEDEC_3_3"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>JEDEC</field_name>
          <field_msb>3</field_msb>
          <field_lsb>3</field_lsb>
          <field_description order="before">
          
  <para>JEDEC-assigned JEP106 implementer code is used.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  <para>This bit reads as one.</para>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="DES_1_2_0"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>DES_1</field_name>
          <field_msb>2</field_msb>
          <field_lsb>0</field_lsb>
          <field_description order="before">
            <para><arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>.</para>
          
  <para>Designer, JEP106 identification code, bits [6:4]. <register_link state="ext" id="ext-errpidr1.xml">ERRPIDR1</register_link>.DES_0 and ERRPIDR2.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.</para>

          </field_description>
            <field_values>
               
                 <field_value_name>D</field_value_name>
            </field_values>
          <field_description order="after">
            
  <note><para>For a component designed by Arm Limited, the JEP106 identification code is <hexnumber>0x3B</hexnumber>.</para></note>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
    <text_after_fields>
    
  

    </text_after_fields>
  </fields>
  <fields length="32">
      <fields_condition>When the component uses a 16-bit part number</fields_condition>
      <fields_instance>the component uses a 16-bit part number</fields_instance>
    <text_before_fields>
      
  

    </text_before_fields>
    
        <field
           id="0_31_8"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>31</field_msb>
          <field_lsb>8</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="PART_2_7_4"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>PART_2</field_name>
          <field_msb>7</field_msb>
          <field_lsb>4</field_lsb>
          <field_description order="before">
            <para><arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>.</para>
          
  <para>Part number, bits [15:12].</para>
<para>The part number is selected by the designer of the component. The designer chooses whether to use a 12-bit or a 16-bit part number:</para>
<list type="unordered">
<listitem><content>If a 12-bit part number is used, it is stored in <register_link state="ext" id="ext-errpidr1.xml">ERRPIDR1</register_link>.PART_1 and <register_link state="ext" id="ext-errpidr0.xml">ERRPIDR0</register_link>.PART_0. There are 8 bits, ERRPIDR2.REVISION and <register_link state="ext" id="ext-errpidr3.xml">ERRPIDR3</register_link>.REVAND, available to define the revision of the component.</content>
</listitem><listitem><content>If a 16-bit part number is used, it is stored in ERRPIDR2.PART_2, <register_link state="ext" id="ext-errpidr1.xml">ERRPIDR1</register_link>.PART_1 and <register_link state="ext" id="ext-errpidr0.xml">ERRPIDR0</register_link>.PART_0. There are 4 bits, <register_link state="ext" id="ext-errpidr3.xml">ERRPIDR3</register_link>.REVISION, available to define the revision of the component.</content>
</listitem></list>

          </field_description>
            <field_values>
               
                 <field_value_name>P</field_value_name>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="JEDEC_3_3"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>JEDEC</field_name>
          <field_msb>3</field_msb>
          <field_lsb>3</field_lsb>
          <field_description order="before">
          
  <para>JEDEC-assigned JEP106 implementer code is used.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  <para>This bit reads as one.</para>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="DES_1_2_0"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>DES_1</field_name>
          <field_msb>2</field_msb>
          <field_lsb>0</field_lsb>
          <field_description order="before">
            <para><arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>.</para>
          
  <para>Designer, JEP106 identification code, bits [6:4]. <register_link state="ext" id="ext-errpidr1.xml">ERRPIDR1</register_link>.DES_0 and ERRPIDR2.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.</para>

          </field_description>
            <field_values>
               
                 <field_value_name>D</field_value_name>
            </field_values>
          <field_description order="after">
            
  <note><para>For a component designed by Arm Limited, the JEP106 identification code is <hexnumber>0x3B</hexnumber>.</para></note>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
    <text_after_fields>
    
  

    </text_after_fields>
  </fields>
  <reg_fieldset length="32">
        <fields_condition>When the component uses a 12-bit part number</fields_condition>
      
        <fieldat id="0_31_8" msb="31" lsb="8"/>
        <fieldat id="REVISION_7_4" msb="7" lsb="4"/>
        <fieldat id="JEDEC_3_3" msb="3" lsb="3"/>
        <fieldat id="DES_1_2_0" msb="2" lsb="0"/>
    </reg_fieldset>
  <reg_fieldset length="32">
        <fields_condition>When the component uses a 16-bit part number</fields_condition>
      
        <fieldat id="0_31_8" msb="31" lsb="8"/>
        <fieldat id="PART_2_7_4" msb="7" lsb="4"/>
        <fieldat id="JEDEC_3_3" msb="3" lsb="3"/>
        <fieldat id="DES_1_2_0" msb="2" lsb="0"/>
    </reg_fieldset>

      </reg_fieldsets>
      


<access_mechanisms>
  


</access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</timestamp>
</register_page>