module top_module (
    input clock,
    input a,
    output p,
    output q );
    always@(clock)begin
        if(clock)
        p<=a;
       // else
            //p<=0
    end
    always@(negedge clock)begin
        q<=a;
    end
endmodule
