// Seed: 938611658
`define pp_0 0
module module_0;
  assign id_0 = 1'b0;
  assign id_0 = 1 >> id_0;
  reg id_1;
  supply1 id_2;
  initial begin
    id_0 <= #1 id_1;
  end
  logic id_3, id_4;
  logic id_5;
  logic id_6, id_7;
  assign id_1 = 1;
  assign id_5 = 1;
  assign id_2[1] = id_2;
  assign id_3 = 1;
  logic id_8;
endmodule
