OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_07_00_37/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_07_00_37/tmp/merged.nom.lef at line 68353.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_07_00_37/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_07_00_37/results/routing/user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 13 pins.
[INFO ODB-0131]     Created 145445 components and 540660 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 540626 connections.
[INFO ODB-0133]     Created 17 nets and 34 connections.
[INFO ODB-0134] Finished DEF file: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_07_00_37/results/routing/user_proj_example.def
OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[?1034hopenroad> 
openroad>         read_lef /home/engtech/Desktop/Openlane_v2/memristor/openlane/ user_proj_example/runs/24_04_07_00_37/tmp/merged.nom.lef
[INFO ODB-0222] Reading LEF file: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_07_00_37/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_07_00_37/tmp/merged.nom.lef at line 68353.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_07_00_37/tmp/merged.nom.lef
openroad>         read_verilog /home/engtech/Desktop/Openlane_v2/memristor/openl ane/user_proj_example/runs/24_04_07_00_37/tmp/synthesis/pg_define.v
openroad>         link_design user_proj_example
[WARNING ORD-1011] LEF master core_flat has no liberty cell.
openroad>         write_def /home/engtech/Desktop/Openlane_v2/memristor/openlane /user_proj_example/runs/24_04_07_00_37/tmp/synthesis/pg_define.intermediate.def
openroad>         exit
[INFO ODB-0222] Reading LEF file: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_07_00_37/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_07_00_37/tmp/merged.nom.lef at line 68353.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_07_00_37/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_07_00_37/tmp/synthesis/pg_define.intermediate.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 13 pins.
[INFO ODB-0131]     Created 1 components and 13 component-terminals.
[INFO ODB-0133]     Created 13 nets and 13 connections.
[INFO ODB-0134] Finished DEF file: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_07_00_37/tmp/synthesis/pg_define.intermediate.def
Top-level design name: user_proj_example
Found default power net 'vccd1'
Found default ground net 'vssd1'
Found 2 power ports.
Found 2 ground ports.
Modified power connections of 145445/145445 cells.
Connected vccd1 to core_flat/vccd1.
Connected vdda1 to core_flat/vdda1.
Connected vssa1 to core_flat/vssa1.
Connected vssd1 to core_flat/vssd1.
