

================================================================
== Vitis HLS Report for 'apskdemod'
================================================================
* Date:           Sun Jul  4 23:20:04 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        apskdemod
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu37p-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1804|     1804|  18.040 us|  18.040 us|  1805|  1805|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1   |      340|      340|         1|          1|          1|   340|       yes|
        |- VITIS_LOOP_21_2   |      340|      340|         1|          1|          1|   340|       yes|
        |- VITIS_LOOP_22_3   |      340|      340|         1|          1|          1|   340|       yes|
        |- VITIS_LOOP_23_4   |      433|      433|        95|          1|          1|   340|       yes|
        |- VITIS_LOOP_346_5  |      341|      341|         3|          1|          1|   340|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 95
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 107
* Pipeline : 5
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 1, States = { 6 }
  Pipeline-3 : II = 1, D = 95, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 }
  Pipeline-4 : II = 1, D = 3, States = { 104 105 106 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 6 
7 --> 8 
8 --> 103 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 8 
103 --> 104 
104 --> 107 105 
105 --> 106 
106 --> 104 
107 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 108 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %demod_datout, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %demod_datout"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %demodi, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %demodi"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %demodq, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %demodq"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%demod_tempout = alloca i64 1" [apskdemod.cpp:13]   --->   Operation 115 'alloca' 'demod_tempout' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%demod_tempouti = alloca i64 1" [apskdemod.cpp:14]   --->   Operation 116 'alloca' 'demod_tempouti' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%demod_tempoutq = alloca i64 1" [apskdemod.cpp:15]   --->   Operation 117 'alloca' 'demod_tempoutq' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>
ST_1 : Operation 118 [1/1] (0.38ns)   --->   "%br_ln20 = br void" [apskdemod.cpp:20]   --->   Operation 118 'br' 'br_ln20' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln20, void %.split8, i9 0, void" [apskdemod.cpp:20]   --->   Operation 119 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.71ns)   --->   "%add_ln20 = add i9 %i, i9 1" [apskdemod.cpp:20]   --->   Operation 120 'add' 'add_ln20' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 121 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.59ns)   --->   "%icmp_ln20 = icmp_eq  i9 %i, i9 340" [apskdemod.cpp:20]   --->   Operation 122 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 340, i64 340, i64 340"   --->   Operation 123 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split8, void %.preheader3.preheader" [apskdemod.cpp:20]   --->   Operation 124 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%i_cast = zext i9 %i" [apskdemod.cpp:20]   --->   Operation 125 'zext' 'i_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [apskdemod.cpp:20]   --->   Operation 126 'specloopname' 'specloopname_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%demod_tempout_addr = getelementptr i6 %demod_tempout, i64 0, i64 %i_cast" [apskdemod.cpp:20]   --->   Operation 127 'getelementptr' 'demod_tempout_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.17ns)   --->   "%store_ln20 = store i6 0, i9 %demod_tempout_addr" [apskdemod.cpp:20]   --->   Operation 128 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 130 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 130 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%i_1 = phi i9 %add_ln21, void %.split6, i9 0, void %.preheader3.preheader" [apskdemod.cpp:21]   --->   Operation 131 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.71ns)   --->   "%add_ln21 = add i9 %i_1, i9 1" [apskdemod.cpp:21]   --->   Operation 132 'add' 'add_ln21' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 133 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.59ns)   --->   "%icmp_ln21 = icmp_eq  i9 %i_1, i9 340" [apskdemod.cpp:21]   --->   Operation 134 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 340, i64 340, i64 340"   --->   Operation 135 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split6, void %.preheader2.preheader" [apskdemod.cpp:21]   --->   Operation 136 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%i_1_cast = zext i9 %i_1" [apskdemod.cpp:21]   --->   Operation 137 'zext' 'i_1_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [apskdemod.cpp:21]   --->   Operation 138 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%demodi_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %demodi" [apskdemod.cpp:21]   --->   Operation 139 'read' 'demodi_read' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %demodi_read" [apskdemod.cpp:21]   --->   Operation 140 'bitcast' 'bitcast_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%demod_tempouti_addr = getelementptr i32 %demod_tempouti, i64 0, i64 %i_1_cast" [apskdemod.cpp:21]   --->   Operation 141 'getelementptr' 'demod_tempouti_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (1.19ns)   --->   "%store_ln21 = store i32 %bitcast_ln21, i9 %demod_tempouti_addr" [apskdemod.cpp:21]   --->   Operation 142 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 143 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.38>
ST_5 : Operation 144 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 144 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 1.78>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%i_2 = phi i9 %add_ln22, void %.split4, i9 0, void %.preheader2.preheader" [apskdemod.cpp:22]   --->   Operation 145 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.71ns)   --->   "%add_ln22 = add i9 %i_2, i9 1" [apskdemod.cpp:22]   --->   Operation 146 'add' 'add_ln22' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 147 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.59ns)   --->   "%icmp_ln22 = icmp_eq  i9 %i_2, i9 340" [apskdemod.cpp:22]   --->   Operation 148 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 340, i64 340, i64 340"   --->   Operation 149 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split4, void %.preheader1.preheader" [apskdemod.cpp:22]   --->   Operation 150 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%i_2_cast = zext i9 %i_2" [apskdemod.cpp:22]   --->   Operation 151 'zext' 'i_2_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [apskdemod.cpp:22]   --->   Operation 152 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%demodq_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %demodq" [apskdemod.cpp:22]   --->   Operation 153 'read' 'demodq_read' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %demodq_read" [apskdemod.cpp:22]   --->   Operation 154 'bitcast' 'bitcast_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%demod_tempoutq_addr = getelementptr i32 %demod_tempoutq, i64 0, i64 %i_2_cast" [apskdemod.cpp:22]   --->   Operation 155 'getelementptr' 'demod_tempoutq_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (1.19ns)   --->   "%store_ln22 = store i32 %bitcast_ln22, i9 %demod_tempoutq_addr" [apskdemod.cpp:22]   --->   Operation 156 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.38>
ST_7 : Operation 158 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 158 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 1.19>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%i_3 = phi i9 %add_ln23, void, i9 0, void %.preheader1.preheader" [apskdemod.cpp:23]   --->   Operation 159 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.71ns)   --->   "%add_ln23 = add i9 %i_3, i9 1" [apskdemod.cpp:23]   --->   Operation 160 'add' 'add_ln23' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 161 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.59ns)   --->   "%icmp_ln23 = icmp_eq  i9 %i_3, i9 340" [apskdemod.cpp:23]   --->   Operation 162 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 340, i64 340, i64 340"   --->   Operation 163 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split2, void %.preheader.preheader" [apskdemod.cpp:23]   --->   Operation 164 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%i_3_cast = zext i9 %i_3" [apskdemod.cpp:23]   --->   Operation 165 'zext' 'i_3_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%demod_tempouti_addr_1 = getelementptr i32 %demod_tempouti, i64 0, i64 %i_3_cast" [apskdemod.cpp:24]   --->   Operation 166 'getelementptr' 'demod_tempouti_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 167 [2/2] (1.19ns)   --->   "%demod_tempouti_load = load i9 %demod_tempouti_addr_1" [apskdemod.cpp:24]   --->   Operation 167 'load' 'demod_tempouti_load' <Predicate = (!icmp_ln23)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%demod_tempoutq_addr_1 = getelementptr i32 %demod_tempoutq, i64 0, i64 %i_3_cast" [apskdemod.cpp:24]   --->   Operation 168 'getelementptr' 'demod_tempoutq_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 169 [2/2] (1.19ns)   --->   "%demod_tempoutq_load = load i9 %demod_tempoutq_addr_1" [apskdemod.cpp:24]   --->   Operation 169 'load' 'demod_tempoutq_load' <Predicate = (!icmp_ln23)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>

State 9 <SV = 8> <Delay = 1.19>
ST_9 : Operation 170 [1/2] (1.19ns)   --->   "%demod_tempouti_load = load i9 %demod_tempouti_addr_1" [apskdemod.cpp:24]   --->   Operation 170 'load' 'demod_tempouti_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>
ST_9 : Operation 171 [1/2] (1.19ns)   --->   "%demod_tempoutq_load = load i9 %demod_tempoutq_addr_1" [apskdemod.cpp:24]   --->   Operation 171 'load' 'demod_tempoutq_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 172 [1/1] (6.41ns)   --->   "%x_assign = fpext i32 %demod_tempouti_load" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:441]   --->   Operation 172 'fpext' 'x_assign' <Predicate = true> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (6.41ns)   --->   "%x_assign_1 = fpext i32 %demod_tempoutq_load" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:441]   --->   Operation 173 'fpext' 'x_assign_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.72>
ST_11 : Operation 174 [18/18] (1.72ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 174 'call' 'tmp' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 175 [18/18] (1.72ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 175 'call' 'tmp_s' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.12>
ST_12 : Operation 176 [17/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 176 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 177 [17/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 177 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.12>
ST_13 : Operation 178 [16/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 178 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 179 [16/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 179 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.12>
ST_14 : Operation 180 [15/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 180 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 181 [15/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 181 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.12>
ST_15 : Operation 182 [14/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 182 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 183 [14/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 183 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.12>
ST_16 : Operation 184 [13/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 184 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 185 [13/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 185 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.12>
ST_17 : Operation 186 [12/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 186 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 187 [12/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 187 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.12>
ST_18 : Operation 188 [11/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 188 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 189 [11/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 189 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.12>
ST_19 : Operation 190 [10/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 190 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 191 [10/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 191 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.12>
ST_20 : Operation 192 [9/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 192 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 193 [9/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 193 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.12>
ST_21 : Operation 194 [8/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 194 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 195 [8/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 195 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.12>
ST_22 : Operation 196 [7/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 196 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 197 [7/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 197 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.12>
ST_23 : Operation 198 [6/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 198 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 199 [6/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 199 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.12>
ST_24 : Operation 200 [5/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 200 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 201 [5/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 201 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.12>
ST_25 : Operation 202 [4/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 202 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 203 [4/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 203 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.12>
ST_26 : Operation 204 [3/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 204 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 205 [3/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 205 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.12>
ST_27 : Operation 206 [2/18] (7.12ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 206 'call' 'tmp' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 207 [2/18] (7.12ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 207 'call' 'tmp_s' <Predicate = true> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.76>
ST_28 : Operation 208 [1/18] (1.76ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 208 'call' 'tmp' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 209 [1/18] (1.76ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 209 'call' 'tmp_s' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.08>
ST_29 : Operation 210 [3/3] (7.08ns)   --->   "%add = dadd i64 %tmp, i64 %tmp_s" [apskdemod.cpp:24]   --->   Operation 210 'dadd' 'add' <Predicate = true> <Delay = 7.08> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.08>
ST_30 : Operation 211 [2/3] (7.08ns)   --->   "%add = dadd i64 %tmp, i64 %tmp_s" [apskdemod.cpp:24]   --->   Operation 211 'dadd' 'add' <Predicate = true> <Delay = 7.08> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.08>
ST_31 : Operation 212 [1/3] (7.08ns)   --->   "%add = dadd i64 %tmp, i64 %tmp_s" [apskdemod.cpp:24]   --->   Operation 212 'dadd' 'add' <Predicate = true> <Delay = 7.08> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.82>
ST_32 : Operation 213 [2/2] (1.82ns)   --->   "%demod_r2 = fptrunc i64 %add" [apskdemod.cpp:24]   --->   Operation 213 'fptrunc' 'demod_r2' <Predicate = true> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.82>
ST_33 : Operation 214 [1/2] (1.82ns)   --->   "%demod_r2 = fptrunc i64 %add" [apskdemod.cpp:24]   --->   Operation 214 'fptrunc' 'demod_r2' <Predicate = true> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.78>
ST_34 : Operation 215 [6/6] (5.78ns)   --->   "%demod_r = fsqrt i32 @llvm.sqrt.f32, i32 %demod_r2" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 215 'fsqrt' 'demod_r' <Predicate = true> <Delay = 5.78> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.78>
ST_35 : Operation 216 [5/6] (5.78ns)   --->   "%demod_r = fsqrt i32 @llvm.sqrt.f32, i32 %demod_r2" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 216 'fsqrt' 'demod_r' <Predicate = true> <Delay = 5.78> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.78>
ST_36 : Operation 217 [4/6] (5.78ns)   --->   "%demod_r = fsqrt i32 @llvm.sqrt.f32, i32 %demod_r2" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 217 'fsqrt' 'demod_r' <Predicate = true> <Delay = 5.78> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.78>
ST_37 : Operation 218 [3/6] (5.78ns)   --->   "%demod_r = fsqrt i32 @llvm.sqrt.f32, i32 %demod_r2" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 218 'fsqrt' 'demod_r' <Predicate = true> <Delay = 5.78> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.78>
ST_38 : Operation 219 [2/6] (5.78ns)   --->   "%demod_r = fsqrt i32 @llvm.sqrt.f32, i32 %demod_r2" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 219 'fsqrt' 'demod_r' <Predicate = true> <Delay = 5.78> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.78>
ST_39 : Operation 220 [1/6] (5.78ns)   --->   "%demod_r = fsqrt i32 @llvm.sqrt.f32, i32 %demod_r2" [/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 220 'fsqrt' 'demod_r' <Predicate = true> <Delay = 5.78> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 5> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.64>
ST_40 : Operation 221 [2/2] (1.64ns)   --->   "%tmp_12 = fcmp_ole  i32 %demod_r, i32 1" [apskdemod.cpp:26]   --->   Operation 221 'fcmp' 'tmp_12' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.41>
ST_41 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [apskdemod.cpp:23]   --->   Operation 222 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i32 %demod_r" [apskdemod.cpp:26]   --->   Operation 223 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln26, i32 23, i32 30" [apskdemod.cpp:26]   --->   Operation 224 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %bitcast_ln26" [apskdemod.cpp:26]   --->   Operation 225 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 226 [1/1] (0.58ns)   --->   "%icmp_ln26 = icmp_ne  i8 %tmp_11, i8 255" [apskdemod.cpp:26]   --->   Operation 226 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 227 [1/1] (0.75ns)   --->   "%icmp_ln26_1 = icmp_eq  i23 %trunc_ln26, i23 0" [apskdemod.cpp:26]   --->   Operation 227 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 228 [1/1] (0.12ns)   --->   "%or_ln26 = or i1 %icmp_ln26_1, i1 %icmp_ln26" [apskdemod.cpp:26]   --->   Operation 228 'or' 'or_ln26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 229 [1/2] (1.64ns)   --->   "%tmp_12 = fcmp_ole  i32 %demod_r, i32 1" [apskdemod.cpp:26]   --->   Operation 229 'fcmp' 'tmp_12' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 230 [1/1] (0.12ns)   --->   "%and_ln26 = and i1 %or_ln26, i1 %tmp_12" [apskdemod.cpp:26]   --->   Operation 230 'and' 'and_ln26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %and_ln26, void, void %.thread" [apskdemod.cpp:26]   --->   Operation 231 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 232 [2/2] (1.64ns)   --->   "%tmp_16 = fcmp_ogt  i32 %demod_r, i32 1" [apskdemod.cpp:29]   --->   Operation 232 'fcmp' 'tmp_16' <Predicate = (!and_ln26)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 233 [1/1] (6.41ns)   --->   "%conv = fpext i32 %demod_r" [apskdemod.cpp:29]   --->   Operation 233 'fpext' 'conv' <Predicate = (!and_ln26)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 234 [1/2] (1.64ns)   --->   "%tmp_16 = fcmp_ogt  i32 %demod_r, i32 1" [apskdemod.cpp:29]   --->   Operation 234 'fcmp' 'tmp_16' <Predicate = (!and_ln26)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 235 [2/2] (2.01ns)   --->   "%tmp_18 = fcmp_ole  i64 %conv, i64 1.6" [apskdemod.cpp:29]   --->   Operation 235 'dcmp' 'tmp_18' <Predicate = (!and_ln26)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 236 [19/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 236 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%and_ln29_1 = and i1 %or_ln26, i1 %tmp_16" [apskdemod.cpp:29]   --->   Operation 237 'and' 'and_ln29_1' <Predicate = (!and_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %conv" [apskdemod.cpp:29]   --->   Operation 238 'bitcast' 'bitcast_ln29' <Predicate = (!and_ln26)> <Delay = 0.00>
ST_43 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29, i32 52, i32 62" [apskdemod.cpp:29]   --->   Operation 239 'partselect' 'tmp_17' <Predicate = (!and_ln26)> <Delay = 0.00>
ST_43 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i64 %bitcast_ln29" [apskdemod.cpp:29]   --->   Operation 240 'trunc' 'trunc_ln29' <Predicate = (!and_ln26)> <Delay = 0.00>
ST_43 : Operation 241 [1/1] (0.61ns)   --->   "%icmp_ln29 = icmp_ne  i11 %tmp_17, i11 2047" [apskdemod.cpp:29]   --->   Operation 241 'icmp' 'icmp_ln29' <Predicate = (!and_ln26)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 242 [1/1] (0.98ns)   --->   "%icmp_ln29_1 = icmp_eq  i52 %trunc_ln29, i52 0" [apskdemod.cpp:29]   --->   Operation 242 'icmp' 'icmp_ln29_1' <Predicate = (!and_ln26)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 243 [1/1] (0.12ns)   --->   "%or_ln29 = or i1 %icmp_ln29_1, i1 %icmp_ln29" [apskdemod.cpp:29]   --->   Operation 243 'or' 'or_ln29' <Predicate = (!and_ln26)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 244 [1/2] (2.01ns)   --->   "%tmp_18 = fcmp_ole  i64 %conv, i64 1.6" [apskdemod.cpp:29]   --->   Operation 244 'dcmp' 'tmp_18' <Predicate = (!and_ln26)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%and_ln29_2 = and i1 %or_ln29, i1 %tmp_18" [apskdemod.cpp:29]   --->   Operation 245 'and' 'and_ln29_2' <Predicate = (!and_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 246 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %and_ln29_1, i1 %and_ln29_2" [apskdemod.cpp:29]   --->   Operation 246 'and' 'and_ln29' <Predicate = (!and_ln26)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %and_ln29, void, void %.thread160" [apskdemod.cpp:29]   --->   Operation 247 'br' 'br_ln29' <Predicate = (!and_ln26)> <Delay = 0.00>
ST_43 : Operation 248 [2/2] (2.01ns)   --->   "%tmp_24 = fcmp_ogt  i64 %conv, i64 1.6" [apskdemod.cpp:32]   --->   Operation 248 'dcmp' 'tmp_24' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 249 [2/2] (1.64ns)   --->   "%tmp_25 = fcmp_ole  i32 %demod_r, i32 2.25" [apskdemod.cpp:32]   --->   Operation 249 'fcmp' 'tmp_25' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 250 [18/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 250 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 251 [1/2] (2.01ns)   --->   "%tmp_24 = fcmp_ogt  i64 %conv, i64 1.6" [apskdemod.cpp:32]   --->   Operation 251 'dcmp' 'tmp_24' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%and_ln32_1 = and i1 %or_ln29, i1 %tmp_24" [apskdemod.cpp:32]   --->   Operation 252 'and' 'and_ln32_1' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 253 [1/2] (1.64ns)   --->   "%tmp_25 = fcmp_ole  i32 %demod_r, i32 2.25" [apskdemod.cpp:32]   --->   Operation 253 'fcmp' 'tmp_25' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%and_ln32_2 = and i1 %or_ln26, i1 %tmp_25" [apskdemod.cpp:32]   --->   Operation 254 'and' 'and_ln32_2' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 255 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %and_ln32_1, i1 %and_ln32_2" [apskdemod.cpp:32]   --->   Operation 255 'and' 'and_ln32' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 256 [19/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 256 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %and_ln32, void, void" [apskdemod.cpp:45]   --->   Operation 257 'br' 'br_ln45' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 0.00>
ST_44 : Operation 258 [19/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 258 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 259 [17/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 259 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 260 [18/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 260 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 261 [18/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 261 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 262 [16/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 262 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 263 [17/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 263 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 264 [17/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 264 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 265 [15/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 265 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 266 [16/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 266 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 267 [16/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 267 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 268 [14/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 268 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 269 [15/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 269 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 270 [15/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 270 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 271 [13/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 271 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 272 [14/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 272 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 273 [14/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 273 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 274 [12/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 274 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 275 [13/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 275 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 276 [13/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 276 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 277 [11/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 277 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 278 [12/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 278 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 279 [12/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 279 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 280 [10/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 280 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 281 [11/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 281 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 282 [11/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 282 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 283 [9/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 283 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 284 [10/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 284 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 285 [10/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 285 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 286 [8/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 286 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 287 [9/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 287 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 288 [9/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 288 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 289 [7/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 289 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 290 [8/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 290 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 291 [8/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 291 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 292 [6/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 292 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 293 [7/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 293 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 294 [7/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 294 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 295 [5/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 295 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 296 [6/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 296 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 297 [6/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 297 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 298 [4/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 298 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 299 [5/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 299 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 300 [5/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 300 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 301 [3/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 301 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 302 [4/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 302 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 303 [4/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 303 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 304 [2/19] (7.30ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 304 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 305 [3/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 305 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 306 [3/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 306 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 307 [1/19] (7.03ns)   --->   "%tmp_8 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 307 'call' 'tmp_8' <Predicate = (and_ln26)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 308 [2/19] (7.30ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 308 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 309 [2/19] (7.30ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 309 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 310 [2/2] (4.90ns)   --->   "%mul1 = fmul i32 %tmp_8, i32 180" [apskdemod.cpp:41]   --->   Operation 310 'fmul' 'mul1' <Predicate = (and_ln26)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.03>
ST_62 : Operation 311 [1/19] (7.03ns)   --->   "%tmp_10 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 311 'call' 'tmp_10' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 312 [1/19] (7.03ns)   --->   "%tmp_9 = call i32 @atan2_cordic<float>, i32 %demod_tempoutq_load, i32 %demod_tempouti_load" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7]   --->   Operation 312 'call' 'tmp_9' <Predicate = (!and_ln26 & and_ln29)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 313 [1/2] (4.90ns)   --->   "%mul1 = fmul i32 %tmp_8, i32 180" [apskdemod.cpp:41]   --->   Operation 313 'fmul' 'mul1' <Predicate = (and_ln26)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.41>
ST_63 : Operation 314 [2/2] (4.90ns)   --->   "%mul = fmul i32 %tmp_10, i32 180" [apskdemod.cpp:41]   --->   Operation 314 'fmul' 'mul' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 315 [2/2] (4.90ns)   --->   "%mul2 = fmul i32 %tmp_9, i32 180" [apskdemod.cpp:41]   --->   Operation 315 'fmul' 'mul2' <Predicate = (!and_ln26 & and_ln29)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 316 [1/1] (6.41ns)   --->   "%conv1 = fpext i32 %mul1" [apskdemod.cpp:41]   --->   Operation 316 'fpext' 'conv1' <Predicate = (and_ln26)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.82>
ST_64 : Operation 317 [1/2] (4.90ns)   --->   "%mul = fmul i32 %tmp_10, i32 180" [apskdemod.cpp:41]   --->   Operation 317 'fmul' 'mul' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 318 [1/2] (4.90ns)   --->   "%mul2 = fmul i32 %tmp_9, i32 180" [apskdemod.cpp:41]   --->   Operation 318 'fmul' 'mul2' <Predicate = (!and_ln26 & and_ln29)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 319 [11/11] (6.82ns)   --->   "%div = ddiv i64 %conv1, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 319 'ddiv' 'div' <Predicate = (and_ln26)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.82>
ST_65 : Operation 320 [1/1] (6.41ns)   --->   "%conv5 = fpext i32 %mul" [apskdemod.cpp:41]   --->   Operation 320 'fpext' 'conv5' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 321 [1/1] (6.41ns)   --->   "%conv3 = fpext i32 %mul2" [apskdemod.cpp:41]   --->   Operation 321 'fpext' 'conv3' <Predicate = (!and_ln26 & and_ln29)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 322 [10/11] (6.82ns)   --->   "%div = ddiv i64 %conv1, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 322 'ddiv' 'div' <Predicate = (and_ln26)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.82>
ST_66 : Operation 323 [11/11] (6.82ns)   --->   "%div2 = ddiv i64 %conv5, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 323 'ddiv' 'div2' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 324 [11/11] (6.82ns)   --->   "%div1 = ddiv i64 %conv3, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 324 'ddiv' 'div1' <Predicate = (!and_ln26 & and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 325 [9/11] (6.82ns)   --->   "%div = ddiv i64 %conv1, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 325 'ddiv' 'div' <Predicate = (and_ln26)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.82>
ST_67 : Operation 326 [10/11] (6.82ns)   --->   "%div2 = ddiv i64 %conv5, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 326 'ddiv' 'div2' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 327 [10/11] (6.82ns)   --->   "%div1 = ddiv i64 %conv3, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 327 'ddiv' 'div1' <Predicate = (!and_ln26 & and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 328 [8/11] (6.82ns)   --->   "%div = ddiv i64 %conv1, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 328 'ddiv' 'div' <Predicate = (and_ln26)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.82>
ST_68 : Operation 329 [9/11] (6.82ns)   --->   "%div2 = ddiv i64 %conv5, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 329 'ddiv' 'div2' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 330 [9/11] (6.82ns)   --->   "%div1 = ddiv i64 %conv3, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 330 'ddiv' 'div1' <Predicate = (!and_ln26 & and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 331 [7/11] (6.82ns)   --->   "%div = ddiv i64 %conv1, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 331 'ddiv' 'div' <Predicate = (and_ln26)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.82>
ST_69 : Operation 332 [8/11] (6.82ns)   --->   "%div2 = ddiv i64 %conv5, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 332 'ddiv' 'div2' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 333 [8/11] (6.82ns)   --->   "%div1 = ddiv i64 %conv3, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 333 'ddiv' 'div1' <Predicate = (!and_ln26 & and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 334 [6/11] (6.82ns)   --->   "%div = ddiv i64 %conv1, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 334 'ddiv' 'div' <Predicate = (and_ln26)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.82>
ST_70 : Operation 335 [7/11] (6.82ns)   --->   "%div2 = ddiv i64 %conv5, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 335 'ddiv' 'div2' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 336 [7/11] (6.82ns)   --->   "%div1 = ddiv i64 %conv3, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 336 'ddiv' 'div1' <Predicate = (!and_ln26 & and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 337 [5/11] (6.82ns)   --->   "%div = ddiv i64 %conv1, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 337 'ddiv' 'div' <Predicate = (and_ln26)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.82>
ST_71 : Operation 338 [6/11] (6.82ns)   --->   "%div2 = ddiv i64 %conv5, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 338 'ddiv' 'div2' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 339 [6/11] (6.82ns)   --->   "%div1 = ddiv i64 %conv3, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 339 'ddiv' 'div1' <Predicate = (!and_ln26 & and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 340 [4/11] (6.82ns)   --->   "%div = ddiv i64 %conv1, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 340 'ddiv' 'div' <Predicate = (and_ln26)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.82>
ST_72 : Operation 341 [5/11] (6.82ns)   --->   "%div2 = ddiv i64 %conv5, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 341 'ddiv' 'div2' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 342 [5/11] (6.82ns)   --->   "%div1 = ddiv i64 %conv3, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 342 'ddiv' 'div1' <Predicate = (!and_ln26 & and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 343 [3/11] (6.82ns)   --->   "%div = ddiv i64 %conv1, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 343 'ddiv' 'div' <Predicate = (and_ln26)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.82>
ST_73 : Operation 344 [4/11] (6.82ns)   --->   "%div2 = ddiv i64 %conv5, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 344 'ddiv' 'div2' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 345 [4/11] (6.82ns)   --->   "%div1 = ddiv i64 %conv3, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 345 'ddiv' 'div1' <Predicate = (!and_ln26 & and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 346 [2/11] (6.82ns)   --->   "%div = ddiv i64 %conv1, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 346 'ddiv' 'div' <Predicate = (and_ln26)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.82>
ST_74 : Operation 347 [3/11] (6.82ns)   --->   "%div2 = ddiv i64 %conv5, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 347 'ddiv' 'div2' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 348 [3/11] (6.82ns)   --->   "%div1 = ddiv i64 %conv3, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 348 'ddiv' 'div1' <Predicate = (!and_ln26 & and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 349 [1/11] (6.82ns)   --->   "%div = ddiv i64 %conv1, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 349 'ddiv' 'div' <Predicate = (and_ln26)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.82>
ST_75 : Operation 350 [2/11] (6.82ns)   --->   "%div2 = ddiv i64 %conv5, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 350 'ddiv' 'div2' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 351 [2/11] (6.82ns)   --->   "%div1 = ddiv i64 %conv3, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 351 'ddiv' 'div1' <Predicate = (!and_ln26 & and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 352 [2/2] (1.82ns)   --->   "%conv2 = fptrunc i64 %div" [apskdemod.cpp:41]   --->   Operation 352 'fptrunc' 'conv2' <Predicate = (and_ln26)> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.82>
ST_76 : Operation 353 [1/11] (6.82ns)   --->   "%div2 = ddiv i64 %conv5, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 353 'ddiv' 'div2' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 354 [1/11] (6.82ns)   --->   "%div1 = ddiv i64 %conv3, i64 3.14159" [apskdemod.cpp:41]   --->   Operation 354 'ddiv' 'div1' <Predicate = (!and_ln26 & and_ln29)> <Delay = 6.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 10> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 355 [1/2] (1.82ns)   --->   "%conv2 = fptrunc i64 %div" [apskdemod.cpp:41]   --->   Operation 355 'fptrunc' 'conv2' <Predicate = (and_ln26)> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 356 [2/2] (1.64ns)   --->   "%tmp_14 = fcmp_oge  i32 %conv2, i32 0" [apskdemod.cpp:47]   --->   Operation 356 'fcmp' 'tmp_14' <Predicate = (and_ln26)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 357 [2/2] (1.64ns)   --->   "%tmp_15 = fcmp_olt  i32 %conv2, i32 45" [apskdemod.cpp:47]   --->   Operation 357 'fcmp' 'tmp_15' <Predicate = (and_ln26)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 1.82>
ST_77 : Operation 358 [2/2] (1.82ns)   --->   "%demod_angle_tan2 = fptrunc i64 %div2" [apskdemod.cpp:41]   --->   Operation 358 'fptrunc' 'demod_angle_tan2' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 359 [2/2] (1.82ns)   --->   "%conv4 = fptrunc i64 %div1" [apskdemod.cpp:41]   --->   Operation 359 'fptrunc' 'conv4' <Predicate = (!and_ln26 & and_ln29)> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 360 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %conv2" [apskdemod.cpp:47]   --->   Operation 360 'bitcast' 'bitcast_ln47' <Predicate = (and_ln26)> <Delay = 0.00>
ST_77 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47, i32 23, i32 30" [apskdemod.cpp:47]   --->   Operation 361 'partselect' 'tmp_13' <Predicate = (and_ln26)> <Delay = 0.00>
ST_77 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %bitcast_ln47" [apskdemod.cpp:47]   --->   Operation 362 'trunc' 'trunc_ln47' <Predicate = (and_ln26)> <Delay = 0.00>
ST_77 : Operation 363 [1/1] (0.58ns)   --->   "%icmp_ln47 = icmp_ne  i8 %tmp_13, i8 255" [apskdemod.cpp:47]   --->   Operation 363 'icmp' 'icmp_ln47' <Predicate = (and_ln26)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 364 [1/1] (0.75ns)   --->   "%icmp_ln47_1 = icmp_eq  i23 %trunc_ln47, i23 0" [apskdemod.cpp:47]   --->   Operation 364 'icmp' 'icmp_ln47_1' <Predicate = (and_ln26)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 365 [1/1] (0.12ns)   --->   "%or_ln47 = or i1 %icmp_ln47_1, i1 %icmp_ln47" [apskdemod.cpp:47]   --->   Operation 365 'or' 'or_ln47' <Predicate = (and_ln26)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 366 [1/2] (1.64ns)   --->   "%tmp_14 = fcmp_oge  i32 %conv2, i32 0" [apskdemod.cpp:47]   --->   Operation 366 'fcmp' 'tmp_14' <Predicate = (and_ln26)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%and_ln47_1 = and i1 %or_ln47, i1 %tmp_14" [apskdemod.cpp:47]   --->   Operation 367 'and' 'and_ln47_1' <Predicate = (and_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 368 [1/2] (1.64ns)   --->   "%tmp_15 = fcmp_olt  i32 %conv2, i32 45" [apskdemod.cpp:47]   --->   Operation 368 'fcmp' 'tmp_15' <Predicate = (and_ln26)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 369 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln47 = and i1 %and_ln47_1, i1 %tmp_15" [apskdemod.cpp:47]   --->   Operation 369 'and' 'and_ln47' <Predicate = (and_ln26)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %and_ln47, void, void" [apskdemod.cpp:47]   --->   Operation 370 'br' 'br_ln47' <Predicate = (and_ln26)> <Delay = 0.00>
ST_77 : Operation 371 [2/2] (1.64ns)   --->   "%tmp_19 = fcmp_oge  i32 %conv2, i32 45" [apskdemod.cpp:50]   --->   Operation 371 'fcmp' 'tmp_19' <Predicate = (and_ln26 & !and_ln47)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 372 [2/2] (1.64ns)   --->   "%tmp_20 = fcmp_olt  i32 %conv2, i32 90" [apskdemod.cpp:50]   --->   Operation 372 'fcmp' 'tmp_20' <Predicate = (and_ln26 & !and_ln47)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.47>
ST_78 : Operation 373 [1/2] (1.82ns)   --->   "%demod_angle_tan2 = fptrunc i64 %div2" [apskdemod.cpp:41]   --->   Operation 373 'fptrunc' 'demod_angle_tan2' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 374 [2/2] (1.64ns)   --->   "%tmp_27 = fcmp_oge  i32 %demod_angle_tan2, i32 0" [apskdemod.cpp:117]   --->   Operation 374 'fcmp' 'tmp_27' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 375 [2/2] (1.64ns)   --->   "%tmp_33 = fcmp_olt  i32 %demod_angle_tan2, i32 15" [apskdemod.cpp:182]   --->   Operation 375 'fcmp' 'tmp_33' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 376 [2/2] (1.64ns)   --->   "%tmp_32 = fcmp_olt  i32 %demod_angle_tan2, i32 18" [apskdemod.cpp:117]   --->   Operation 376 'fcmp' 'tmp_32' <Predicate = (!and_ln26 & !and_ln29 & and_ln32)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 377 [1/2] (1.82ns)   --->   "%conv4 = fptrunc i64 %div1" [apskdemod.cpp:41]   --->   Operation 377 'fptrunc' 'conv4' <Predicate = (!and_ln26 & and_ln29)> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 378 [2/2] (1.64ns)   --->   "%tmp_22 = fcmp_oge  i32 %conv4, i32 0" [apskdemod.cpp:76]   --->   Operation 378 'fcmp' 'tmp_22' <Predicate = (!and_ln26 & and_ln29)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 379 [2/2] (1.64ns)   --->   "%tmp_23 = fcmp_olt  i32 %conv4, i32 30" [apskdemod.cpp:76]   --->   Operation 379 'fcmp' 'tmp_23' <Predicate = (!and_ln26 & and_ln29)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 380 [1/2] (1.64ns)   --->   "%tmp_19 = fcmp_oge  i32 %conv2, i32 45" [apskdemod.cpp:50]   --->   Operation 380 'fcmp' 'tmp_19' <Predicate = (and_ln26 & !and_ln47)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%and_ln50_1 = and i1 %or_ln47, i1 %tmp_19" [apskdemod.cpp:50]   --->   Operation 381 'and' 'and_ln50_1' <Predicate = (and_ln26 & !and_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 382 [1/2] (1.64ns)   --->   "%tmp_20 = fcmp_olt  i32 %conv2, i32 90" [apskdemod.cpp:50]   --->   Operation 382 'fcmp' 'tmp_20' <Predicate = (and_ln26 & !and_ln47)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 383 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln50 = and i1 %and_ln50_1, i1 %tmp_20" [apskdemod.cpp:50]   --->   Operation 383 'and' 'and_ln50' <Predicate = (and_ln26 & !and_ln47)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %and_ln50, void, void" [apskdemod.cpp:50]   --->   Operation 384 'br' 'br_ln50' <Predicate = (and_ln26 & !and_ln47)> <Delay = 0.00>
ST_78 : Operation 385 [2/2] (1.64ns)   --->   "%tmp_28 = fcmp_oge  i32 %conv2, i32 90" [apskdemod.cpp:53]   --->   Operation 385 'fcmp' 'tmp_28' <Predicate = (and_ln26 & !and_ln47 & !and_ln50)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 386 [2/2] (1.64ns)   --->   "%tmp_29 = fcmp_olt  i32 %conv2, i32 135" [apskdemod.cpp:53]   --->   Operation 386 'fcmp' 'tmp_29' <Predicate = (and_ln26 & !and_ln47 & !and_ln50)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 1.89>
ST_79 : Operation 387 [1/1] (0.00ns)   --->   "%bitcast_ln117 = bitcast i32 %demod_angle_tan2" [apskdemod.cpp:117]   --->   Operation 387 'bitcast' 'bitcast_ln117' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 0.00>
ST_79 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln117, i32 23, i32 30" [apskdemod.cpp:117]   --->   Operation 388 'partselect' 'tmp_26' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 0.00>
ST_79 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %bitcast_ln117" [apskdemod.cpp:117]   --->   Operation 389 'trunc' 'trunc_ln117' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 0.00>
ST_79 : Operation 390 [1/1] (0.58ns)   --->   "%icmp_ln117 = icmp_ne  i8 %tmp_26, i8 255" [apskdemod.cpp:117]   --->   Operation 390 'icmp' 'icmp_ln117' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 391 [1/1] (0.75ns)   --->   "%icmp_ln117_1 = icmp_eq  i23 %trunc_ln117, i23 0" [apskdemod.cpp:117]   --->   Operation 391 'icmp' 'icmp_ln117_1' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 392 [1/1] (0.12ns)   --->   "%or_ln117 = or i1 %icmp_ln117_1, i1 %icmp_ln117" [apskdemod.cpp:117]   --->   Operation 392 'or' 'or_ln117' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 393 [1/2] (1.64ns)   --->   "%tmp_27 = fcmp_oge  i32 %demod_angle_tan2, i32 0" [apskdemod.cpp:117]   --->   Operation 393 'fcmp' 'tmp_27' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 394 [1/1] (0.12ns)   --->   "%and_ln117_1 = and i1 %or_ln117, i1 %tmp_27" [apskdemod.cpp:117]   --->   Operation 394 'and' 'and_ln117_1' <Predicate = (!and_ln26 & !and_ln29)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 395 [1/2] (1.64ns)   --->   "%tmp_33 = fcmp_olt  i32 %demod_angle_tan2, i32 15" [apskdemod.cpp:182]   --->   Operation 395 'fcmp' 'tmp_33' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 396 [1/1] (0.12ns)   --->   "%and_ln182 = and i1 %and_ln117_1, i1 %tmp_33" [apskdemod.cpp:182]   --->   Operation 396 'and' 'and_ln182' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %and_ln182, void, void" [apskdemod.cpp:182]   --->   Operation 397 'br' 'br_ln182' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32)> <Delay = 0.00>
ST_79 : Operation 398 [2/2] (1.64ns)   --->   "%tmp_40 = fcmp_oge  i32 %demod_angle_tan2, i32 15" [apskdemod.cpp:185]   --->   Operation 398 'fcmp' 'tmp_40' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 399 [2/2] (1.64ns)   --->   "%tmp_41 = fcmp_olt  i32 %demod_angle_tan2, i32 30" [apskdemod.cpp:185]   --->   Operation 399 'fcmp' 'tmp_41' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 400 [1/2] (1.64ns)   --->   "%tmp_32 = fcmp_olt  i32 %demod_angle_tan2, i32 18" [apskdemod.cpp:117]   --->   Operation 400 'fcmp' 'tmp_32' <Predicate = (!and_ln26 & !and_ln29 & and_ln32)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 401 [1/1] (0.12ns)   --->   "%and_ln117 = and i1 %and_ln117_1, i1 %tmp_32" [apskdemod.cpp:117]   --->   Operation 401 'and' 'and_ln117' <Predicate = (!and_ln26 & !and_ln29 & and_ln32)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %and_ln117, void, void" [apskdemod.cpp:117]   --->   Operation 402 'br' 'br_ln117' <Predicate = (!and_ln26 & !and_ln29 & and_ln32)> <Delay = 0.00>
ST_79 : Operation 403 [2/2] (1.64ns)   --->   "%tmp_38 = fcmp_oge  i32 %demod_angle_tan2, i32 18" [apskdemod.cpp:120]   --->   Operation 403 'fcmp' 'tmp_38' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 404 [2/2] (1.64ns)   --->   "%tmp_39 = fcmp_olt  i32 %demod_angle_tan2, i32 36" [apskdemod.cpp:120]   --->   Operation 404 'fcmp' 'tmp_39' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %conv4" [apskdemod.cpp:76]   --->   Operation 405 'bitcast' 'bitcast_ln76' <Predicate = (!and_ln26 & and_ln29)> <Delay = 0.00>
ST_79 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76, i32 23, i32 30" [apskdemod.cpp:76]   --->   Operation 406 'partselect' 'tmp_21' <Predicate = (!and_ln26 & and_ln29)> <Delay = 0.00>
ST_79 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %bitcast_ln76" [apskdemod.cpp:76]   --->   Operation 407 'trunc' 'trunc_ln76' <Predicate = (!and_ln26 & and_ln29)> <Delay = 0.00>
ST_79 : Operation 408 [1/1] (0.58ns)   --->   "%icmp_ln76 = icmp_ne  i8 %tmp_21, i8 255" [apskdemod.cpp:76]   --->   Operation 408 'icmp' 'icmp_ln76' <Predicate = (!and_ln26 & and_ln29)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 409 [1/1] (0.75ns)   --->   "%icmp_ln76_1 = icmp_eq  i23 %trunc_ln76, i23 0" [apskdemod.cpp:76]   --->   Operation 409 'icmp' 'icmp_ln76_1' <Predicate = (!and_ln26 & and_ln29)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 410 [1/1] (0.12ns)   --->   "%or_ln76 = or i1 %icmp_ln76_1, i1 %icmp_ln76" [apskdemod.cpp:76]   --->   Operation 410 'or' 'or_ln76' <Predicate = (!and_ln26 & and_ln29)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 411 [1/2] (1.64ns)   --->   "%tmp_22 = fcmp_oge  i32 %conv4, i32 0" [apskdemod.cpp:76]   --->   Operation 411 'fcmp' 'tmp_22' <Predicate = (!and_ln26 & and_ln29)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%and_ln76_1 = and i1 %or_ln76, i1 %tmp_22" [apskdemod.cpp:76]   --->   Operation 412 'and' 'and_ln76_1' <Predicate = (!and_ln26 & and_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 413 [1/2] (1.64ns)   --->   "%tmp_23 = fcmp_olt  i32 %conv4, i32 30" [apskdemod.cpp:76]   --->   Operation 413 'fcmp' 'tmp_23' <Predicate = (!and_ln26 & and_ln29)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 414 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln76 = and i1 %and_ln76_1, i1 %tmp_23" [apskdemod.cpp:76]   --->   Operation 414 'and' 'and_ln76' <Predicate = (!and_ln26 & and_ln29)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76, void, void" [apskdemod.cpp:76]   --->   Operation 415 'br' 'br_ln76' <Predicate = (!and_ln26 & and_ln29)> <Delay = 0.00>
ST_79 : Operation 416 [2/2] (1.64ns)   --->   "%tmp_30 = fcmp_oge  i32 %conv4, i32 30" [apskdemod.cpp:79]   --->   Operation 416 'fcmp' 'tmp_30' <Predicate = (!and_ln26 & and_ln29 & !and_ln76)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 417 [2/2] (1.64ns)   --->   "%tmp_31 = fcmp_olt  i32 %conv4, i32 60" [apskdemod.cpp:79]   --->   Operation 417 'fcmp' 'tmp_31' <Predicate = (!and_ln26 & and_ln29 & !and_ln76)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 418 [1/2] (1.64ns)   --->   "%tmp_28 = fcmp_oge  i32 %conv2, i32 90" [apskdemod.cpp:53]   --->   Operation 418 'fcmp' 'tmp_28' <Predicate = (and_ln26 & !and_ln47 & !and_ln50)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln53)   --->   "%and_ln53_1 = and i1 %or_ln47, i1 %tmp_28" [apskdemod.cpp:53]   --->   Operation 419 'and' 'and_ln53_1' <Predicate = (and_ln26 & !and_ln47 & !and_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 420 [1/2] (1.64ns)   --->   "%tmp_29 = fcmp_olt  i32 %conv2, i32 135" [apskdemod.cpp:53]   --->   Operation 420 'fcmp' 'tmp_29' <Predicate = (and_ln26 & !and_ln47 & !and_ln50)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 421 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln53 = and i1 %and_ln53_1, i1 %tmp_29" [apskdemod.cpp:53]   --->   Operation 421 'and' 'and_ln53' <Predicate = (and_ln26 & !and_ln47 & !and_ln50)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %and_ln53, void, void" [apskdemod.cpp:53]   --->   Operation 422 'br' 'br_ln53' <Predicate = (and_ln26 & !and_ln47 & !and_ln50)> <Delay = 0.00>
ST_79 : Operation 423 [2/2] (1.64ns)   --->   "%tmp_34 = fcmp_oge  i32 %conv2, i32 135" [apskdemod.cpp:56]   --->   Operation 423 'fcmp' 'tmp_34' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 424 [2/2] (1.64ns)   --->   "%tmp_35 = fcmp_olt  i32 %conv2, i32 180" [apskdemod.cpp:56]   --->   Operation 424 'fcmp' 'tmp_35' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.77>
ST_80 : Operation 425 [1/2] (1.64ns)   --->   "%tmp_40 = fcmp_oge  i32 %demod_angle_tan2, i32 15" [apskdemod.cpp:185]   --->   Operation 425 'fcmp' 'tmp_40' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln185)   --->   "%and_ln185_1 = and i1 %or_ln117, i1 %tmp_40" [apskdemod.cpp:185]   --->   Operation 426 'and' 'and_ln185_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 427 [1/2] (1.64ns)   --->   "%tmp_41 = fcmp_olt  i32 %demod_angle_tan2, i32 30" [apskdemod.cpp:185]   --->   Operation 427 'fcmp' 'tmp_41' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 428 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln185 = and i1 %and_ln185_1, i1 %tmp_41" [apskdemod.cpp:185]   --->   Operation 428 'and' 'and_ln185' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %and_ln185, void, void" [apskdemod.cpp:185]   --->   Operation 429 'br' 'br_ln185' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182)> <Delay = 0.00>
ST_80 : Operation 430 [2/2] (1.64ns)   --->   "%tmp_48 = fcmp_oge  i32 %demod_angle_tan2, i32 30" [apskdemod.cpp:188]   --->   Operation 430 'fcmp' 'tmp_48' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 431 [2/2] (1.64ns)   --->   "%tmp_49 = fcmp_olt  i32 %demod_angle_tan2, i32 45" [apskdemod.cpp:188]   --->   Operation 431 'fcmp' 'tmp_49' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 432 [1/2] (1.64ns)   --->   "%tmp_38 = fcmp_oge  i32 %demod_angle_tan2, i32 18" [apskdemod.cpp:120]   --->   Operation 432 'fcmp' 'tmp_38' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln120)   --->   "%and_ln120_1 = and i1 %or_ln117, i1 %tmp_38" [apskdemod.cpp:120]   --->   Operation 433 'and' 'and_ln120_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 434 [1/2] (1.64ns)   --->   "%tmp_39 = fcmp_olt  i32 %demod_angle_tan2, i32 36" [apskdemod.cpp:120]   --->   Operation 434 'fcmp' 'tmp_39' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 435 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln120 = and i1 %and_ln120_1, i1 %tmp_39" [apskdemod.cpp:120]   --->   Operation 435 'and' 'and_ln120' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %and_ln120, void, void" [apskdemod.cpp:120]   --->   Operation 436 'br' 'br_ln120' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117)> <Delay = 0.00>
ST_80 : Operation 437 [2/2] (1.64ns)   --->   "%tmp_46 = fcmp_oge  i32 %demod_angle_tan2, i32 36" [apskdemod.cpp:123]   --->   Operation 437 'fcmp' 'tmp_46' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 438 [2/2] (1.64ns)   --->   "%tmp_47 = fcmp_olt  i32 %demod_angle_tan2, i32 54" [apskdemod.cpp:123]   --->   Operation 438 'fcmp' 'tmp_47' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 439 [1/2] (1.64ns)   --->   "%tmp_30 = fcmp_oge  i32 %conv4, i32 30" [apskdemod.cpp:79]   --->   Operation 439 'fcmp' 'tmp_30' <Predicate = (!and_ln26 & and_ln29 & !and_ln76)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%and_ln79_1 = and i1 %or_ln76, i1 %tmp_30" [apskdemod.cpp:79]   --->   Operation 440 'and' 'and_ln79_1' <Predicate = (!and_ln26 & and_ln29 & !and_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 441 [1/2] (1.64ns)   --->   "%tmp_31 = fcmp_olt  i32 %conv4, i32 60" [apskdemod.cpp:79]   --->   Operation 441 'fcmp' 'tmp_31' <Predicate = (!and_ln26 & and_ln29 & !and_ln76)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 442 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79 = and i1 %and_ln79_1, i1 %tmp_31" [apskdemod.cpp:79]   --->   Operation 442 'and' 'and_ln79' <Predicate = (!and_ln26 & and_ln29 & !and_ln76)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %and_ln79, void, void" [apskdemod.cpp:79]   --->   Operation 443 'br' 'br_ln79' <Predicate = (!and_ln26 & and_ln29 & !and_ln76)> <Delay = 0.00>
ST_80 : Operation 444 [2/2] (1.64ns)   --->   "%tmp_36 = fcmp_oge  i32 %conv4, i32 60" [apskdemod.cpp:82]   --->   Operation 444 'fcmp' 'tmp_36' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 445 [2/2] (1.64ns)   --->   "%tmp_37 = fcmp_olt  i32 %conv4, i32 90" [apskdemod.cpp:82]   --->   Operation 445 'fcmp' 'tmp_37' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 446 [1/2] (1.64ns)   --->   "%tmp_34 = fcmp_oge  i32 %conv2, i32 135" [apskdemod.cpp:56]   --->   Operation 446 'fcmp' 'tmp_34' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln56)   --->   "%and_ln56_1 = and i1 %or_ln47, i1 %tmp_34" [apskdemod.cpp:56]   --->   Operation 447 'and' 'and_ln56_1' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 448 [1/2] (1.64ns)   --->   "%tmp_35 = fcmp_olt  i32 %conv2, i32 180" [apskdemod.cpp:56]   --->   Operation 448 'fcmp' 'tmp_35' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 449 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln56 = and i1 %and_ln56_1, i1 %tmp_35" [apskdemod.cpp:56]   --->   Operation 449 'and' 'and_ln56' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %and_ln56, void, void" [apskdemod.cpp:56]   --->   Operation 450 'br' 'br_ln56' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53)> <Delay = 0.00>
ST_80 : Operation 451 [2/2] (1.64ns)   --->   "%tmp_42 = fcmp_oge  i32 %conv2, i32 -180" [apskdemod.cpp:59]   --->   Operation 451 'fcmp' 'tmp_42' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 452 [2/2] (1.64ns)   --->   "%tmp_43 = fcmp_olt  i32 %conv2, i32 -135" [apskdemod.cpp:59]   --->   Operation 452 'fcmp' 'tmp_43' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 1.77>
ST_81 : Operation 453 [1/2] (1.64ns)   --->   "%tmp_48 = fcmp_oge  i32 %demod_angle_tan2, i32 30" [apskdemod.cpp:188]   --->   Operation 453 'fcmp' 'tmp_48' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln188)   --->   "%and_ln188_1 = and i1 %or_ln117, i1 %tmp_48" [apskdemod.cpp:188]   --->   Operation 454 'and' 'and_ln188_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 455 [1/2] (1.64ns)   --->   "%tmp_49 = fcmp_olt  i32 %demod_angle_tan2, i32 45" [apskdemod.cpp:188]   --->   Operation 455 'fcmp' 'tmp_49' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 456 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln188 = and i1 %and_ln188_1, i1 %tmp_49" [apskdemod.cpp:188]   --->   Operation 456 'and' 'and_ln188' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %and_ln188, void, void" [apskdemod.cpp:188]   --->   Operation 457 'br' 'br_ln188' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185)> <Delay = 0.00>
ST_81 : Operation 458 [2/2] (1.64ns)   --->   "%tmp_56 = fcmp_oge  i32 %demod_angle_tan2, i32 45" [apskdemod.cpp:191]   --->   Operation 458 'fcmp' 'tmp_56' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 459 [2/2] (1.64ns)   --->   "%tmp_57 = fcmp_olt  i32 %demod_angle_tan2, i32 60" [apskdemod.cpp:191]   --->   Operation 459 'fcmp' 'tmp_57' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 460 [1/2] (1.64ns)   --->   "%tmp_46 = fcmp_oge  i32 %demod_angle_tan2, i32 36" [apskdemod.cpp:123]   --->   Operation 460 'fcmp' 'tmp_46' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln123)   --->   "%and_ln123_1 = and i1 %or_ln117, i1 %tmp_46" [apskdemod.cpp:123]   --->   Operation 461 'and' 'and_ln123_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 462 [1/2] (1.64ns)   --->   "%tmp_47 = fcmp_olt  i32 %demod_angle_tan2, i32 54" [apskdemod.cpp:123]   --->   Operation 462 'fcmp' 'tmp_47' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 463 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln123 = and i1 %and_ln123_1, i1 %tmp_47" [apskdemod.cpp:123]   --->   Operation 463 'and' 'and_ln123' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %and_ln123, void, void" [apskdemod.cpp:123]   --->   Operation 464 'br' 'br_ln123' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120)> <Delay = 0.00>
ST_81 : Operation 465 [2/2] (1.64ns)   --->   "%tmp_54 = fcmp_oge  i32 %demod_angle_tan2, i32 54" [apskdemod.cpp:126]   --->   Operation 465 'fcmp' 'tmp_54' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 466 [2/2] (1.64ns)   --->   "%tmp_55 = fcmp_olt  i32 %demod_angle_tan2, i32 72" [apskdemod.cpp:126]   --->   Operation 466 'fcmp' 'tmp_55' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 467 [1/2] (1.64ns)   --->   "%tmp_36 = fcmp_oge  i32 %conv4, i32 60" [apskdemod.cpp:82]   --->   Operation 467 'fcmp' 'tmp_36' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln82)   --->   "%and_ln82_1 = and i1 %or_ln76, i1 %tmp_36" [apskdemod.cpp:82]   --->   Operation 468 'and' 'and_ln82_1' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 469 [1/2] (1.64ns)   --->   "%tmp_37 = fcmp_olt  i32 %conv4, i32 90" [apskdemod.cpp:82]   --->   Operation 469 'fcmp' 'tmp_37' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 470 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82 = and i1 %and_ln82_1, i1 %tmp_37" [apskdemod.cpp:82]   --->   Operation 470 'and' 'and_ln82' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %and_ln82, void, void" [apskdemod.cpp:82]   --->   Operation 471 'br' 'br_ln82' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79)> <Delay = 0.00>
ST_81 : Operation 472 [2/2] (1.64ns)   --->   "%tmp_44 = fcmp_oge  i32 %conv4, i32 90" [apskdemod.cpp:85]   --->   Operation 472 'fcmp' 'tmp_44' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 473 [2/2] (1.64ns)   --->   "%tmp_45 = fcmp_olt  i32 %conv4, i32 120" [apskdemod.cpp:85]   --->   Operation 473 'fcmp' 'tmp_45' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 474 [1/2] (1.64ns)   --->   "%tmp_42 = fcmp_oge  i32 %conv2, i32 -180" [apskdemod.cpp:59]   --->   Operation 474 'fcmp' 'tmp_42' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln59)   --->   "%and_ln59_1 = and i1 %or_ln47, i1 %tmp_42" [apskdemod.cpp:59]   --->   Operation 475 'and' 'and_ln59_1' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 476 [1/2] (1.64ns)   --->   "%tmp_43 = fcmp_olt  i32 %conv2, i32 -135" [apskdemod.cpp:59]   --->   Operation 476 'fcmp' 'tmp_43' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 477 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln59 = and i1 %and_ln59_1, i1 %tmp_43" [apskdemod.cpp:59]   --->   Operation 477 'and' 'and_ln59' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %and_ln59, void, void" [apskdemod.cpp:59]   --->   Operation 478 'br' 'br_ln59' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56)> <Delay = 0.00>
ST_81 : Operation 479 [2/2] (1.64ns)   --->   "%tmp_50 = fcmp_oge  i32 %conv2, i32 -135" [apskdemod.cpp:62]   --->   Operation 479 'fcmp' 'tmp_50' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 480 [2/2] (1.64ns)   --->   "%tmp_51 = fcmp_olt  i32 %conv2, i32 -90" [apskdemod.cpp:62]   --->   Operation 480 'fcmp' 'tmp_51' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 1.77>
ST_82 : Operation 481 [1/2] (1.64ns)   --->   "%tmp_56 = fcmp_oge  i32 %demod_angle_tan2, i32 45" [apskdemod.cpp:191]   --->   Operation 481 'fcmp' 'tmp_56' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln191)   --->   "%and_ln191_1 = and i1 %or_ln117, i1 %tmp_56" [apskdemod.cpp:191]   --->   Operation 482 'and' 'and_ln191_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 483 [1/2] (1.64ns)   --->   "%tmp_57 = fcmp_olt  i32 %demod_angle_tan2, i32 60" [apskdemod.cpp:191]   --->   Operation 483 'fcmp' 'tmp_57' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 484 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln191 = and i1 %and_ln191_1, i1 %tmp_57" [apskdemod.cpp:191]   --->   Operation 484 'and' 'and_ln191' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %and_ln191, void, void" [apskdemod.cpp:191]   --->   Operation 485 'br' 'br_ln191' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188)> <Delay = 0.00>
ST_82 : Operation 486 [2/2] (1.64ns)   --->   "%tmp_64 = fcmp_oge  i32 %demod_angle_tan2, i32 60" [apskdemod.cpp:194]   --->   Operation 486 'fcmp' 'tmp_64' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 487 [2/2] (1.64ns)   --->   "%tmp_65 = fcmp_olt  i32 %demod_angle_tan2, i32 75" [apskdemod.cpp:194]   --->   Operation 487 'fcmp' 'tmp_65' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 488 [1/2] (1.64ns)   --->   "%tmp_54 = fcmp_oge  i32 %demod_angle_tan2, i32 54" [apskdemod.cpp:126]   --->   Operation 488 'fcmp' 'tmp_54' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln126)   --->   "%and_ln126_1 = and i1 %or_ln117, i1 %tmp_54" [apskdemod.cpp:126]   --->   Operation 489 'and' 'and_ln126_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 490 [1/2] (1.64ns)   --->   "%tmp_55 = fcmp_olt  i32 %demod_angle_tan2, i32 72" [apskdemod.cpp:126]   --->   Operation 490 'fcmp' 'tmp_55' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 491 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln126 = and i1 %and_ln126_1, i1 %tmp_55" [apskdemod.cpp:126]   --->   Operation 491 'and' 'and_ln126' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %and_ln126, void, void" [apskdemod.cpp:126]   --->   Operation 492 'br' 'br_ln126' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123)> <Delay = 0.00>
ST_82 : Operation 493 [2/2] (1.64ns)   --->   "%tmp_62 = fcmp_oge  i32 %demod_angle_tan2, i32 72" [apskdemod.cpp:129]   --->   Operation 493 'fcmp' 'tmp_62' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 494 [2/2] (1.64ns)   --->   "%tmp_63 = fcmp_olt  i32 %demod_angle_tan2, i32 90" [apskdemod.cpp:129]   --->   Operation 494 'fcmp' 'tmp_63' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 495 [1/2] (1.64ns)   --->   "%tmp_44 = fcmp_oge  i32 %conv4, i32 90" [apskdemod.cpp:85]   --->   Operation 495 'fcmp' 'tmp_44' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln85)   --->   "%and_ln85_1 = and i1 %or_ln76, i1 %tmp_44" [apskdemod.cpp:85]   --->   Operation 496 'and' 'and_ln85_1' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 497 [1/2] (1.64ns)   --->   "%tmp_45 = fcmp_olt  i32 %conv4, i32 120" [apskdemod.cpp:85]   --->   Operation 497 'fcmp' 'tmp_45' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 498 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln85 = and i1 %and_ln85_1, i1 %tmp_45" [apskdemod.cpp:85]   --->   Operation 498 'and' 'and_ln85' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %and_ln85, void, void" [apskdemod.cpp:85]   --->   Operation 499 'br' 'br_ln85' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82)> <Delay = 0.00>
ST_82 : Operation 500 [2/2] (1.64ns)   --->   "%tmp_52 = fcmp_oge  i32 %conv4, i32 120" [apskdemod.cpp:88]   --->   Operation 500 'fcmp' 'tmp_52' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 501 [2/2] (1.64ns)   --->   "%tmp_53 = fcmp_olt  i32 %conv4, i32 150" [apskdemod.cpp:88]   --->   Operation 501 'fcmp' 'tmp_53' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 502 [1/2] (1.64ns)   --->   "%tmp_50 = fcmp_oge  i32 %conv2, i32 -135" [apskdemod.cpp:62]   --->   Operation 502 'fcmp' 'tmp_50' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln62)   --->   "%and_ln62_1 = and i1 %or_ln47, i1 %tmp_50" [apskdemod.cpp:62]   --->   Operation 503 'and' 'and_ln62_1' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 504 [1/2] (1.64ns)   --->   "%tmp_51 = fcmp_olt  i32 %conv2, i32 -90" [apskdemod.cpp:62]   --->   Operation 504 'fcmp' 'tmp_51' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 505 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln62 = and i1 %and_ln62_1, i1 %tmp_51" [apskdemod.cpp:62]   --->   Operation 505 'and' 'and_ln62' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %and_ln62, void, void" [apskdemod.cpp:62]   --->   Operation 506 'br' 'br_ln62' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59)> <Delay = 0.00>
ST_82 : Operation 507 [2/2] (1.64ns)   --->   "%tmp_58 = fcmp_oge  i32 %conv2, i32 -90" [apskdemod.cpp:65]   --->   Operation 507 'fcmp' 'tmp_58' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 508 [2/2] (1.64ns)   --->   "%tmp_59 = fcmp_olt  i32 %conv2, i32 -45" [apskdemod.cpp:65]   --->   Operation 508 'fcmp' 'tmp_59' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 1.77>
ST_83 : Operation 509 [1/2] (1.64ns)   --->   "%tmp_64 = fcmp_oge  i32 %demod_angle_tan2, i32 60" [apskdemod.cpp:194]   --->   Operation 509 'fcmp' 'tmp_64' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln194)   --->   "%and_ln194_1 = and i1 %or_ln117, i1 %tmp_64" [apskdemod.cpp:194]   --->   Operation 510 'and' 'and_ln194_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 511 [1/2] (1.64ns)   --->   "%tmp_65 = fcmp_olt  i32 %demod_angle_tan2, i32 75" [apskdemod.cpp:194]   --->   Operation 511 'fcmp' 'tmp_65' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 512 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln194 = and i1 %and_ln194_1, i1 %tmp_65" [apskdemod.cpp:194]   --->   Operation 512 'and' 'and_ln194' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %and_ln194, void, void" [apskdemod.cpp:194]   --->   Operation 513 'br' 'br_ln194' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191)> <Delay = 0.00>
ST_83 : Operation 514 [2/2] (1.64ns)   --->   "%tmp_72 = fcmp_oge  i32 %demod_angle_tan2, i32 75" [apskdemod.cpp:197]   --->   Operation 514 'fcmp' 'tmp_72' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 515 [2/2] (1.64ns)   --->   "%tmp_73 = fcmp_olt  i32 %demod_angle_tan2, i32 90" [apskdemod.cpp:197]   --->   Operation 515 'fcmp' 'tmp_73' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 516 [1/2] (1.64ns)   --->   "%tmp_62 = fcmp_oge  i32 %demod_angle_tan2, i32 72" [apskdemod.cpp:129]   --->   Operation 516 'fcmp' 'tmp_62' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln129)   --->   "%and_ln129_1 = and i1 %or_ln117, i1 %tmp_62" [apskdemod.cpp:129]   --->   Operation 517 'and' 'and_ln129_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 518 [1/2] (1.64ns)   --->   "%tmp_63 = fcmp_olt  i32 %demod_angle_tan2, i32 90" [apskdemod.cpp:129]   --->   Operation 518 'fcmp' 'tmp_63' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 519 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln129 = and i1 %and_ln129_1, i1 %tmp_63" [apskdemod.cpp:129]   --->   Operation 519 'and' 'and_ln129' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %and_ln129, void, void" [apskdemod.cpp:129]   --->   Operation 520 'br' 'br_ln129' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126)> <Delay = 0.00>
ST_83 : Operation 521 [2/2] (1.64ns)   --->   "%tmp_70 = fcmp_oge  i32 %demod_angle_tan2, i32 90" [apskdemod.cpp:132]   --->   Operation 521 'fcmp' 'tmp_70' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 522 [2/2] (1.64ns)   --->   "%tmp_71 = fcmp_olt  i32 %demod_angle_tan2, i32 108" [apskdemod.cpp:132]   --->   Operation 522 'fcmp' 'tmp_71' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 523 [1/2] (1.64ns)   --->   "%tmp_52 = fcmp_oge  i32 %conv4, i32 120" [apskdemod.cpp:88]   --->   Operation 523 'fcmp' 'tmp_52' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln88)   --->   "%and_ln88_1 = and i1 %or_ln76, i1 %tmp_52" [apskdemod.cpp:88]   --->   Operation 524 'and' 'and_ln88_1' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 525 [1/2] (1.64ns)   --->   "%tmp_53 = fcmp_olt  i32 %conv4, i32 150" [apskdemod.cpp:88]   --->   Operation 525 'fcmp' 'tmp_53' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 526 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln88 = and i1 %and_ln88_1, i1 %tmp_53" [apskdemod.cpp:88]   --->   Operation 526 'and' 'and_ln88' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88, void, void" [apskdemod.cpp:88]   --->   Operation 527 'br' 'br_ln88' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85)> <Delay = 0.00>
ST_83 : Operation 528 [2/2] (1.64ns)   --->   "%tmp_60 = fcmp_oge  i32 %conv4, i32 150" [apskdemod.cpp:91]   --->   Operation 528 'fcmp' 'tmp_60' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 529 [2/2] (1.64ns)   --->   "%tmp_61 = fcmp_olt  i32 %conv4, i32 180" [apskdemod.cpp:91]   --->   Operation 529 'fcmp' 'tmp_61' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 530 [1/2] (1.64ns)   --->   "%tmp_58 = fcmp_oge  i32 %conv2, i32 -90" [apskdemod.cpp:65]   --->   Operation 530 'fcmp' 'tmp_58' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln65)   --->   "%and_ln65_1 = and i1 %or_ln47, i1 %tmp_58" [apskdemod.cpp:65]   --->   Operation 531 'and' 'and_ln65_1' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 532 [1/2] (1.64ns)   --->   "%tmp_59 = fcmp_olt  i32 %conv2, i32 -45" [apskdemod.cpp:65]   --->   Operation 532 'fcmp' 'tmp_59' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 533 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln65 = and i1 %and_ln65_1, i1 %tmp_59" [apskdemod.cpp:65]   --->   Operation 533 'and' 'and_ln65' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %and_ln65, void, void" [apskdemod.cpp:65]   --->   Operation 534 'br' 'br_ln65' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62)> <Delay = 0.00>
ST_83 : Operation 535 [2/2] (1.64ns)   --->   "%tmp_66 = fcmp_oge  i32 %conv2, i32 -45" [apskdemod.cpp:68]   --->   Operation 535 'fcmp' 'tmp_66' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62 & !and_ln65)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 536 [2/2] (1.64ns)   --->   "%tmp_67 = fcmp_olt  i32 %conv2, i32 0" [apskdemod.cpp:68]   --->   Operation 536 'fcmp' 'tmp_67' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62 & !and_ln65)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 1.77>
ST_84 : Operation 537 [1/2] (1.64ns)   --->   "%tmp_72 = fcmp_oge  i32 %demod_angle_tan2, i32 75" [apskdemod.cpp:197]   --->   Operation 537 'fcmp' 'tmp_72' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln197)   --->   "%and_ln197_1 = and i1 %or_ln117, i1 %tmp_72" [apskdemod.cpp:197]   --->   Operation 538 'and' 'and_ln197_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 539 [1/2] (1.64ns)   --->   "%tmp_73 = fcmp_olt  i32 %demod_angle_tan2, i32 90" [apskdemod.cpp:197]   --->   Operation 539 'fcmp' 'tmp_73' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 540 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln197 = and i1 %and_ln197_1, i1 %tmp_73" [apskdemod.cpp:197]   --->   Operation 540 'and' 'and_ln197' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %and_ln197, void, void" [apskdemod.cpp:197]   --->   Operation 541 'br' 'br_ln197' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194)> <Delay = 0.00>
ST_84 : Operation 542 [2/2] (1.64ns)   --->   "%tmp_78 = fcmp_oge  i32 %demod_angle_tan2, i32 90" [apskdemod.cpp:200]   --->   Operation 542 'fcmp' 'tmp_78' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 543 [2/2] (1.64ns)   --->   "%tmp_79 = fcmp_olt  i32 %demod_angle_tan2, i32 105" [apskdemod.cpp:200]   --->   Operation 543 'fcmp' 'tmp_79' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 544 [1/2] (1.64ns)   --->   "%tmp_70 = fcmp_oge  i32 %demod_angle_tan2, i32 90" [apskdemod.cpp:132]   --->   Operation 544 'fcmp' 'tmp_70' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln132)   --->   "%and_ln132_1 = and i1 %or_ln117, i1 %tmp_70" [apskdemod.cpp:132]   --->   Operation 545 'and' 'and_ln132_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 546 [1/2] (1.64ns)   --->   "%tmp_71 = fcmp_olt  i32 %demod_angle_tan2, i32 108" [apskdemod.cpp:132]   --->   Operation 546 'fcmp' 'tmp_71' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 547 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln132 = and i1 %and_ln132_1, i1 %tmp_71" [apskdemod.cpp:132]   --->   Operation 547 'and' 'and_ln132' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %and_ln132, void, void" [apskdemod.cpp:132]   --->   Operation 548 'br' 'br_ln132' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129)> <Delay = 0.00>
ST_84 : Operation 549 [2/2] (1.64ns)   --->   "%tmp_76 = fcmp_oge  i32 %demod_angle_tan2, i32 108" [apskdemod.cpp:135]   --->   Operation 549 'fcmp' 'tmp_76' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 550 [2/2] (1.64ns)   --->   "%tmp_77 = fcmp_olt  i32 %demod_angle_tan2, i32 126" [apskdemod.cpp:135]   --->   Operation 550 'fcmp' 'tmp_77' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 551 [1/2] (1.64ns)   --->   "%tmp_60 = fcmp_oge  i32 %conv4, i32 150" [apskdemod.cpp:91]   --->   Operation 551 'fcmp' 'tmp_60' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln91)   --->   "%and_ln91_1 = and i1 %or_ln76, i1 %tmp_60" [apskdemod.cpp:91]   --->   Operation 552 'and' 'and_ln91_1' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 553 [1/2] (1.64ns)   --->   "%tmp_61 = fcmp_olt  i32 %conv4, i32 180" [apskdemod.cpp:91]   --->   Operation 553 'fcmp' 'tmp_61' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 554 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln91 = and i1 %and_ln91_1, i1 %tmp_61" [apskdemod.cpp:91]   --->   Operation 554 'and' 'and_ln91' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %and_ln91, void, void" [apskdemod.cpp:91]   --->   Operation 555 'br' 'br_ln91' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88)> <Delay = 0.00>
ST_84 : Operation 556 [2/2] (1.64ns)   --->   "%tmp_68 = fcmp_oge  i32 %conv4, i32 -180" [apskdemod.cpp:94]   --->   Operation 556 'fcmp' 'tmp_68' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 557 [2/2] (1.64ns)   --->   "%tmp_69 = fcmp_olt  i32 %conv4, i32 -150" [apskdemod.cpp:94]   --->   Operation 557 'fcmp' 'tmp_69' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 558 [1/2] (1.64ns)   --->   "%tmp_66 = fcmp_oge  i32 %conv2, i32 -45" [apskdemod.cpp:68]   --->   Operation 558 'fcmp' 'tmp_66' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62 & !and_ln65)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln68)   --->   "%and_ln68_1 = and i1 %or_ln47, i1 %tmp_66" [apskdemod.cpp:68]   --->   Operation 559 'and' 'and_ln68_1' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62 & !and_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 560 [1/2] (1.64ns)   --->   "%tmp_67 = fcmp_olt  i32 %conv2, i32 0" [apskdemod.cpp:68]   --->   Operation 560 'fcmp' 'tmp_67' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62 & !and_ln65)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 561 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln68 = and i1 %and_ln68_1, i1 %tmp_67" [apskdemod.cpp:68]   --->   Operation 561 'and' 'and_ln68' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62 & !and_ln65)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %and_ln68, void, void" [apskdemod.cpp:68]   --->   Operation 562 'br' 'br_ln68' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62 & !and_ln65)> <Delay = 0.00>

State 85 <SV = 84> <Delay = 1.77>
ST_85 : Operation 563 [1/2] (1.64ns)   --->   "%tmp_78 = fcmp_oge  i32 %demod_angle_tan2, i32 90" [apskdemod.cpp:200]   --->   Operation 563 'fcmp' 'tmp_78' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln200)   --->   "%and_ln200_1 = and i1 %or_ln117, i1 %tmp_78" [apskdemod.cpp:200]   --->   Operation 564 'and' 'and_ln200_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 565 [1/2] (1.64ns)   --->   "%tmp_79 = fcmp_olt  i32 %demod_angle_tan2, i32 105" [apskdemod.cpp:200]   --->   Operation 565 'fcmp' 'tmp_79' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 566 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln200 = and i1 %and_ln200_1, i1 %tmp_79" [apskdemod.cpp:200]   --->   Operation 566 'and' 'and_ln200' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %and_ln200, void, void" [apskdemod.cpp:200]   --->   Operation 567 'br' 'br_ln200' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197)> <Delay = 0.00>
ST_85 : Operation 568 [2/2] (1.64ns)   --->   "%tmp_84 = fcmp_oge  i32 %demod_angle_tan2, i32 105" [apskdemod.cpp:203]   --->   Operation 568 'fcmp' 'tmp_84' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 569 [2/2] (1.64ns)   --->   "%tmp_85 = fcmp_olt  i32 %demod_angle_tan2, i32 120" [apskdemod.cpp:203]   --->   Operation 569 'fcmp' 'tmp_85' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 570 [1/2] (1.64ns)   --->   "%tmp_76 = fcmp_oge  i32 %demod_angle_tan2, i32 108" [apskdemod.cpp:135]   --->   Operation 570 'fcmp' 'tmp_76' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln135)   --->   "%and_ln135_1 = and i1 %or_ln117, i1 %tmp_76" [apskdemod.cpp:135]   --->   Operation 571 'and' 'and_ln135_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 572 [1/2] (1.64ns)   --->   "%tmp_77 = fcmp_olt  i32 %demod_angle_tan2, i32 126" [apskdemod.cpp:135]   --->   Operation 572 'fcmp' 'tmp_77' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 573 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln135 = and i1 %and_ln135_1, i1 %tmp_77" [apskdemod.cpp:135]   --->   Operation 573 'and' 'and_ln135' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 574 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %and_ln135, void, void" [apskdemod.cpp:135]   --->   Operation 574 'br' 'br_ln135' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132)> <Delay = 0.00>
ST_85 : Operation 575 [2/2] (1.64ns)   --->   "%tmp_82 = fcmp_oge  i32 %demod_angle_tan2, i32 126" [apskdemod.cpp:138]   --->   Operation 575 'fcmp' 'tmp_82' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 576 [2/2] (1.64ns)   --->   "%tmp_83 = fcmp_olt  i32 %demod_angle_tan2, i32 144" [apskdemod.cpp:138]   --->   Operation 576 'fcmp' 'tmp_83' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 577 [1/2] (1.64ns)   --->   "%tmp_68 = fcmp_oge  i32 %conv4, i32 -180" [apskdemod.cpp:94]   --->   Operation 577 'fcmp' 'tmp_68' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln94)   --->   "%and_ln94_1 = and i1 %or_ln76, i1 %tmp_68" [apskdemod.cpp:94]   --->   Operation 578 'and' 'and_ln94_1' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 579 [1/2] (1.64ns)   --->   "%tmp_69 = fcmp_olt  i32 %conv4, i32 -150" [apskdemod.cpp:94]   --->   Operation 579 'fcmp' 'tmp_69' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 580 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln94 = and i1 %and_ln94_1, i1 %tmp_69" [apskdemod.cpp:94]   --->   Operation 580 'and' 'and_ln94' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94, void, void" [apskdemod.cpp:94]   --->   Operation 581 'br' 'br_ln94' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91)> <Delay = 0.00>
ST_85 : Operation 582 [2/2] (1.64ns)   --->   "%tmp_74 = fcmp_oge  i32 %conv4, i32 -150" [apskdemod.cpp:97]   --->   Operation 582 'fcmp' 'tmp_74' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 583 [2/2] (1.64ns)   --->   "%tmp_75 = fcmp_olt  i32 %conv4, i32 -120" [apskdemod.cpp:97]   --->   Operation 583 'fcmp' 'tmp_75' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 1.77>
ST_86 : Operation 584 [1/2] (1.64ns)   --->   "%tmp_84 = fcmp_oge  i32 %demod_angle_tan2, i32 105" [apskdemod.cpp:203]   --->   Operation 584 'fcmp' 'tmp_84' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%and_ln203_1 = and i1 %or_ln117, i1 %tmp_84" [apskdemod.cpp:203]   --->   Operation 585 'and' 'and_ln203_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 586 [1/2] (1.64ns)   --->   "%tmp_85 = fcmp_olt  i32 %demod_angle_tan2, i32 120" [apskdemod.cpp:203]   --->   Operation 586 'fcmp' 'tmp_85' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 587 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln203 = and i1 %and_ln203_1, i1 %tmp_85" [apskdemod.cpp:203]   --->   Operation 587 'and' 'and_ln203' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %and_ln203, void, void" [apskdemod.cpp:203]   --->   Operation 588 'br' 'br_ln203' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200)> <Delay = 0.00>
ST_86 : Operation 589 [2/2] (1.64ns)   --->   "%tmp_90 = fcmp_oge  i32 %demod_angle_tan2, i32 120" [apskdemod.cpp:206]   --->   Operation 589 'fcmp' 'tmp_90' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 590 [2/2] (1.64ns)   --->   "%tmp_91 = fcmp_olt  i32 %demod_angle_tan2, i32 135" [apskdemod.cpp:206]   --->   Operation 590 'fcmp' 'tmp_91' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 591 [1/2] (1.64ns)   --->   "%tmp_82 = fcmp_oge  i32 %demod_angle_tan2, i32 126" [apskdemod.cpp:138]   --->   Operation 591 'fcmp' 'tmp_82' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln138)   --->   "%and_ln138_1 = and i1 %or_ln117, i1 %tmp_82" [apskdemod.cpp:138]   --->   Operation 592 'and' 'and_ln138_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 593 [1/2] (1.64ns)   --->   "%tmp_83 = fcmp_olt  i32 %demod_angle_tan2, i32 144" [apskdemod.cpp:138]   --->   Operation 593 'fcmp' 'tmp_83' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 594 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln138 = and i1 %and_ln138_1, i1 %tmp_83" [apskdemod.cpp:138]   --->   Operation 594 'and' 'and_ln138' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %and_ln138, void, void" [apskdemod.cpp:138]   --->   Operation 595 'br' 'br_ln138' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135)> <Delay = 0.00>
ST_86 : Operation 596 [2/2] (1.64ns)   --->   "%tmp_88 = fcmp_oge  i32 %demod_angle_tan2, i32 144" [apskdemod.cpp:141]   --->   Operation 596 'fcmp' 'tmp_88' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 597 [2/2] (1.64ns)   --->   "%tmp_89 = fcmp_olt  i32 %demod_angle_tan2, i32 162" [apskdemod.cpp:141]   --->   Operation 597 'fcmp' 'tmp_89' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 598 [1/2] (1.64ns)   --->   "%tmp_74 = fcmp_oge  i32 %conv4, i32 -150" [apskdemod.cpp:97]   --->   Operation 598 'fcmp' 'tmp_74' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln97)   --->   "%and_ln97_1 = and i1 %or_ln76, i1 %tmp_74" [apskdemod.cpp:97]   --->   Operation 599 'and' 'and_ln97_1' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 600 [1/2] (1.64ns)   --->   "%tmp_75 = fcmp_olt  i32 %conv4, i32 -120" [apskdemod.cpp:97]   --->   Operation 600 'fcmp' 'tmp_75' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 601 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln97 = and i1 %and_ln97_1, i1 %tmp_75" [apskdemod.cpp:97]   --->   Operation 601 'and' 'and_ln97' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %and_ln97, void, void" [apskdemod.cpp:97]   --->   Operation 602 'br' 'br_ln97' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94)> <Delay = 0.00>
ST_86 : Operation 603 [2/2] (1.64ns)   --->   "%tmp_80 = fcmp_oge  i32 %conv4, i32 -120" [apskdemod.cpp:100]   --->   Operation 603 'fcmp' 'tmp_80' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 604 [2/2] (1.64ns)   --->   "%tmp_81 = fcmp_olt  i32 %conv4, i32 -90" [apskdemod.cpp:100]   --->   Operation 604 'fcmp' 'tmp_81' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 1.77>
ST_87 : Operation 605 [1/2] (1.64ns)   --->   "%tmp_90 = fcmp_oge  i32 %demod_angle_tan2, i32 120" [apskdemod.cpp:206]   --->   Operation 605 'fcmp' 'tmp_90' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln206)   --->   "%and_ln206_1 = and i1 %or_ln117, i1 %tmp_90" [apskdemod.cpp:206]   --->   Operation 606 'and' 'and_ln206_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 607 [1/2] (1.64ns)   --->   "%tmp_91 = fcmp_olt  i32 %demod_angle_tan2, i32 135" [apskdemod.cpp:206]   --->   Operation 607 'fcmp' 'tmp_91' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 608 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln206 = and i1 %and_ln206_1, i1 %tmp_91" [apskdemod.cpp:206]   --->   Operation 608 'and' 'and_ln206' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 609 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %and_ln206, void, void" [apskdemod.cpp:206]   --->   Operation 609 'br' 'br_ln206' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203)> <Delay = 0.00>
ST_87 : Operation 610 [2/2] (1.64ns)   --->   "%tmp_96 = fcmp_oge  i32 %demod_angle_tan2, i32 135" [apskdemod.cpp:209]   --->   Operation 610 'fcmp' 'tmp_96' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 611 [2/2] (1.64ns)   --->   "%tmp_97 = fcmp_olt  i32 %demod_angle_tan2, i32 150" [apskdemod.cpp:209]   --->   Operation 611 'fcmp' 'tmp_97' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 612 [1/2] (1.64ns)   --->   "%tmp_88 = fcmp_oge  i32 %demod_angle_tan2, i32 144" [apskdemod.cpp:141]   --->   Operation 612 'fcmp' 'tmp_88' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node and_ln141)   --->   "%and_ln141_1 = and i1 %or_ln117, i1 %tmp_88" [apskdemod.cpp:141]   --->   Operation 613 'and' 'and_ln141_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 614 [1/2] (1.64ns)   --->   "%tmp_89 = fcmp_olt  i32 %demod_angle_tan2, i32 162" [apskdemod.cpp:141]   --->   Operation 614 'fcmp' 'tmp_89' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 615 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln141 = and i1 %and_ln141_1, i1 %tmp_89" [apskdemod.cpp:141]   --->   Operation 615 'and' 'and_ln141' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %and_ln141, void, void" [apskdemod.cpp:141]   --->   Operation 616 'br' 'br_ln141' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138)> <Delay = 0.00>
ST_87 : Operation 617 [2/2] (1.64ns)   --->   "%tmp_94 = fcmp_oge  i32 %demod_angle_tan2, i32 162" [apskdemod.cpp:144]   --->   Operation 617 'fcmp' 'tmp_94' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 618 [2/2] (1.64ns)   --->   "%tmp_95 = fcmp_olt  i32 %demod_angle_tan2, i32 180" [apskdemod.cpp:144]   --->   Operation 618 'fcmp' 'tmp_95' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 619 [1/2] (1.64ns)   --->   "%tmp_80 = fcmp_oge  i32 %conv4, i32 -120" [apskdemod.cpp:100]   --->   Operation 619 'fcmp' 'tmp_80' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node and_ln100)   --->   "%and_ln100_1 = and i1 %or_ln76, i1 %tmp_80" [apskdemod.cpp:100]   --->   Operation 620 'and' 'and_ln100_1' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 621 [1/2] (1.64ns)   --->   "%tmp_81 = fcmp_olt  i32 %conv4, i32 -90" [apskdemod.cpp:100]   --->   Operation 621 'fcmp' 'tmp_81' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 622 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln100 = and i1 %and_ln100_1, i1 %tmp_81" [apskdemod.cpp:100]   --->   Operation 622 'and' 'and_ln100' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %and_ln100, void, void" [apskdemod.cpp:100]   --->   Operation 623 'br' 'br_ln100' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97)> <Delay = 0.00>
ST_87 : Operation 624 [2/2] (1.64ns)   --->   "%tmp_86 = fcmp_oge  i32 %conv4, i32 -90" [apskdemod.cpp:103]   --->   Operation 624 'fcmp' 'tmp_86' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 625 [2/2] (1.64ns)   --->   "%tmp_87 = fcmp_olt  i32 %conv4, i32 -60" [apskdemod.cpp:103]   --->   Operation 625 'fcmp' 'tmp_87' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 1.77>
ST_88 : Operation 626 [1/2] (1.64ns)   --->   "%tmp_96 = fcmp_oge  i32 %demod_angle_tan2, i32 135" [apskdemod.cpp:209]   --->   Operation 626 'fcmp' 'tmp_96' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln209)   --->   "%and_ln209_1 = and i1 %or_ln117, i1 %tmp_96" [apskdemod.cpp:209]   --->   Operation 627 'and' 'and_ln209_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 628 [1/2] (1.64ns)   --->   "%tmp_97 = fcmp_olt  i32 %demod_angle_tan2, i32 150" [apskdemod.cpp:209]   --->   Operation 628 'fcmp' 'tmp_97' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 629 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln209 = and i1 %and_ln209_1, i1 %tmp_97" [apskdemod.cpp:209]   --->   Operation 629 'and' 'and_ln209' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %and_ln209, void, void" [apskdemod.cpp:209]   --->   Operation 630 'br' 'br_ln209' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206)> <Delay = 0.00>
ST_88 : Operation 631 [2/2] (1.64ns)   --->   "%tmp_102 = fcmp_oge  i32 %demod_angle_tan2, i32 150" [apskdemod.cpp:212]   --->   Operation 631 'fcmp' 'tmp_102' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 632 [2/2] (1.64ns)   --->   "%tmp_103 = fcmp_olt  i32 %demod_angle_tan2, i32 165" [apskdemod.cpp:212]   --->   Operation 632 'fcmp' 'tmp_103' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 633 [1/2] (1.64ns)   --->   "%tmp_94 = fcmp_oge  i32 %demod_angle_tan2, i32 162" [apskdemod.cpp:144]   --->   Operation 633 'fcmp' 'tmp_94' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%and_ln144_1 = and i1 %or_ln117, i1 %tmp_94" [apskdemod.cpp:144]   --->   Operation 634 'and' 'and_ln144_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 635 [1/2] (1.64ns)   --->   "%tmp_95 = fcmp_olt  i32 %demod_angle_tan2, i32 180" [apskdemod.cpp:144]   --->   Operation 635 'fcmp' 'tmp_95' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 636 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %and_ln144_1, i1 %tmp_95" [apskdemod.cpp:144]   --->   Operation 636 'and' 'and_ln144' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %and_ln144, void, void" [apskdemod.cpp:144]   --->   Operation 637 'br' 'br_ln144' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141)> <Delay = 0.00>
ST_88 : Operation 638 [2/2] (1.64ns)   --->   "%tmp_100 = fcmp_oge  i32 %demod_angle_tan2, i32 -180" [apskdemod.cpp:147]   --->   Operation 638 'fcmp' 'tmp_100' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 639 [2/2] (1.64ns)   --->   "%tmp_101 = fcmp_olt  i32 %demod_angle_tan2, i32 -162" [apskdemod.cpp:147]   --->   Operation 639 'fcmp' 'tmp_101' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 640 [1/2] (1.64ns)   --->   "%tmp_86 = fcmp_oge  i32 %conv4, i32 -90" [apskdemod.cpp:103]   --->   Operation 640 'fcmp' 'tmp_86' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln103)   --->   "%and_ln103_1 = and i1 %or_ln76, i1 %tmp_86" [apskdemod.cpp:103]   --->   Operation 641 'and' 'and_ln103_1' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 642 [1/2] (1.64ns)   --->   "%tmp_87 = fcmp_olt  i32 %conv4, i32 -60" [apskdemod.cpp:103]   --->   Operation 642 'fcmp' 'tmp_87' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 643 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln103 = and i1 %and_ln103_1, i1 %tmp_87" [apskdemod.cpp:103]   --->   Operation 643 'and' 'and_ln103' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %and_ln103, void, void" [apskdemod.cpp:103]   --->   Operation 644 'br' 'br_ln103' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100)> <Delay = 0.00>
ST_88 : Operation 645 [2/2] (1.64ns)   --->   "%tmp_92 = fcmp_oge  i32 %conv4, i32 -60" [apskdemod.cpp:106]   --->   Operation 645 'fcmp' 'tmp_92' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 646 [2/2] (1.64ns)   --->   "%tmp_93 = fcmp_olt  i32 %conv4, i32 -30" [apskdemod.cpp:106]   --->   Operation 646 'fcmp' 'tmp_93' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 1.77>
ST_89 : Operation 647 [1/2] (1.64ns)   --->   "%tmp_102 = fcmp_oge  i32 %demod_angle_tan2, i32 150" [apskdemod.cpp:212]   --->   Operation 647 'fcmp' 'tmp_102' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node and_ln212)   --->   "%and_ln212_1 = and i1 %or_ln117, i1 %tmp_102" [apskdemod.cpp:212]   --->   Operation 648 'and' 'and_ln212_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 649 [1/2] (1.64ns)   --->   "%tmp_103 = fcmp_olt  i32 %demod_angle_tan2, i32 165" [apskdemod.cpp:212]   --->   Operation 649 'fcmp' 'tmp_103' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 650 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln212 = and i1 %and_ln212_1, i1 %tmp_103" [apskdemod.cpp:212]   --->   Operation 650 'and' 'and_ln212' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %and_ln212, void, void" [apskdemod.cpp:212]   --->   Operation 651 'br' 'br_ln212' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209)> <Delay = 0.00>
ST_89 : Operation 652 [2/2] (1.64ns)   --->   "%tmp_106 = fcmp_oge  i32 %demod_angle_tan2, i32 165" [apskdemod.cpp:215]   --->   Operation 652 'fcmp' 'tmp_106' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 653 [2/2] (1.64ns)   --->   "%tmp_107 = fcmp_olt  i32 %demod_angle_tan2, i32 180" [apskdemod.cpp:215]   --->   Operation 653 'fcmp' 'tmp_107' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 654 [1/2] (1.64ns)   --->   "%tmp_100 = fcmp_oge  i32 %demod_angle_tan2, i32 -180" [apskdemod.cpp:147]   --->   Operation 654 'fcmp' 'tmp_100' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node and_ln147)   --->   "%and_ln147_1 = and i1 %or_ln117, i1 %tmp_100" [apskdemod.cpp:147]   --->   Operation 655 'and' 'and_ln147_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 656 [1/2] (1.64ns)   --->   "%tmp_101 = fcmp_olt  i32 %demod_angle_tan2, i32 -162" [apskdemod.cpp:147]   --->   Operation 656 'fcmp' 'tmp_101' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 657 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln147 = and i1 %and_ln147_1, i1 %tmp_101" [apskdemod.cpp:147]   --->   Operation 657 'and' 'and_ln147' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 658 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %and_ln147, void, void" [apskdemod.cpp:147]   --->   Operation 658 'br' 'br_ln147' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144)> <Delay = 0.00>
ST_89 : Operation 659 [2/2] (1.64ns)   --->   "%tmp_104 = fcmp_oge  i32 %demod_angle_tan2, i32 -162" [apskdemod.cpp:150]   --->   Operation 659 'fcmp' 'tmp_104' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 660 [2/2] (1.64ns)   --->   "%tmp_105 = fcmp_olt  i32 %demod_angle_tan2, i32 -144" [apskdemod.cpp:150]   --->   Operation 660 'fcmp' 'tmp_105' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 661 [1/2] (1.64ns)   --->   "%tmp_92 = fcmp_oge  i32 %conv4, i32 -60" [apskdemod.cpp:106]   --->   Operation 661 'fcmp' 'tmp_92' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln106)   --->   "%and_ln106_1 = and i1 %or_ln76, i1 %tmp_92" [apskdemod.cpp:106]   --->   Operation 662 'and' 'and_ln106_1' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 663 [1/2] (1.64ns)   --->   "%tmp_93 = fcmp_olt  i32 %conv4, i32 -30" [apskdemod.cpp:106]   --->   Operation 663 'fcmp' 'tmp_93' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 664 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln106 = and i1 %and_ln106_1, i1 %tmp_93" [apskdemod.cpp:106]   --->   Operation 664 'and' 'and_ln106' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 665 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %and_ln106, void, void" [apskdemod.cpp:106]   --->   Operation 665 'br' 'br_ln106' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103)> <Delay = 0.00>
ST_89 : Operation 666 [2/2] (1.64ns)   --->   "%tmp_98 = fcmp_oge  i32 %conv4, i32 -30" [apskdemod.cpp:109]   --->   Operation 666 'fcmp' 'tmp_98' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103 & !and_ln106)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 667 [2/2] (1.64ns)   --->   "%tmp_99 = fcmp_olt  i32 %conv4, i32 0" [apskdemod.cpp:109]   --->   Operation 667 'fcmp' 'tmp_99' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103 & !and_ln106)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 1.77>
ST_90 : Operation 668 [1/2] (1.64ns)   --->   "%tmp_106 = fcmp_oge  i32 %demod_angle_tan2, i32 165" [apskdemod.cpp:215]   --->   Operation 668 'fcmp' 'tmp_106' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node and_ln215)   --->   "%and_ln215_1 = and i1 %or_ln117, i1 %tmp_106" [apskdemod.cpp:215]   --->   Operation 669 'and' 'and_ln215_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 670 [1/2] (1.64ns)   --->   "%tmp_107 = fcmp_olt  i32 %demod_angle_tan2, i32 180" [apskdemod.cpp:215]   --->   Operation 670 'fcmp' 'tmp_107' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 671 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln215 = and i1 %and_ln215_1, i1 %tmp_107" [apskdemod.cpp:215]   --->   Operation 671 'and' 'and_ln215' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %and_ln215, void, void" [apskdemod.cpp:215]   --->   Operation 672 'br' 'br_ln215' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212)> <Delay = 0.00>
ST_90 : Operation 673 [2/2] (1.64ns)   --->   "%tmp_110 = fcmp_oge  i32 %demod_angle_tan2, i32 -180" [apskdemod.cpp:218]   --->   Operation 673 'fcmp' 'tmp_110' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 674 [2/2] (1.64ns)   --->   "%tmp_111 = fcmp_olt  i32 %demod_angle_tan2, i32 -165" [apskdemod.cpp:218]   --->   Operation 674 'fcmp' 'tmp_111' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 675 [1/2] (1.64ns)   --->   "%tmp_104 = fcmp_oge  i32 %demod_angle_tan2, i32 -162" [apskdemod.cpp:150]   --->   Operation 675 'fcmp' 'tmp_104' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln150)   --->   "%and_ln150_1 = and i1 %or_ln117, i1 %tmp_104" [apskdemod.cpp:150]   --->   Operation 676 'and' 'and_ln150_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 677 [1/2] (1.64ns)   --->   "%tmp_105 = fcmp_olt  i32 %demod_angle_tan2, i32 -144" [apskdemod.cpp:150]   --->   Operation 677 'fcmp' 'tmp_105' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 678 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln150 = and i1 %and_ln150_1, i1 %tmp_105" [apskdemod.cpp:150]   --->   Operation 678 'and' 'and_ln150' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %and_ln150, void, void" [apskdemod.cpp:150]   --->   Operation 679 'br' 'br_ln150' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147)> <Delay = 0.00>
ST_90 : Operation 680 [2/2] (1.64ns)   --->   "%tmp_108 = fcmp_oge  i32 %demod_angle_tan2, i32 -144" [apskdemod.cpp:153]   --->   Operation 680 'fcmp' 'tmp_108' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 681 [2/2] (1.64ns)   --->   "%tmp_109 = fcmp_olt  i32 %demod_angle_tan2, i32 -126" [apskdemod.cpp:153]   --->   Operation 681 'fcmp' 'tmp_109' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 682 [1/2] (1.64ns)   --->   "%tmp_98 = fcmp_oge  i32 %conv4, i32 -30" [apskdemod.cpp:109]   --->   Operation 682 'fcmp' 'tmp_98' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103 & !and_ln106)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node and_ln109)   --->   "%and_ln109_1 = and i1 %or_ln76, i1 %tmp_98" [apskdemod.cpp:109]   --->   Operation 683 'and' 'and_ln109_1' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103 & !and_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 684 [1/2] (1.64ns)   --->   "%tmp_99 = fcmp_olt  i32 %conv4, i32 0" [apskdemod.cpp:109]   --->   Operation 684 'fcmp' 'tmp_99' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103 & !and_ln106)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 685 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln109 = and i1 %and_ln109_1, i1 %tmp_99" [apskdemod.cpp:109]   --->   Operation 685 'and' 'and_ln109' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103 & !and_ln106)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 686 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %and_ln109, void, void" [apskdemod.cpp:109]   --->   Operation 686 'br' 'br_ln109' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103 & !and_ln106)> <Delay = 0.00>

State 91 <SV = 90> <Delay = 1.77>
ST_91 : Operation 687 [1/2] (1.64ns)   --->   "%tmp_110 = fcmp_oge  i32 %demod_angle_tan2, i32 -180" [apskdemod.cpp:218]   --->   Operation 687 'fcmp' 'tmp_110' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node and_ln218)   --->   "%and_ln218_1 = and i1 %or_ln117, i1 %tmp_110" [apskdemod.cpp:218]   --->   Operation 688 'and' 'and_ln218_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 689 [1/2] (1.64ns)   --->   "%tmp_111 = fcmp_olt  i32 %demod_angle_tan2, i32 -165" [apskdemod.cpp:218]   --->   Operation 689 'fcmp' 'tmp_111' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 690 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln218 = and i1 %and_ln218_1, i1 %tmp_111" [apskdemod.cpp:218]   --->   Operation 690 'and' 'and_ln218' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 691 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %and_ln218, void, void" [apskdemod.cpp:218]   --->   Operation 691 'br' 'br_ln218' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215)> <Delay = 0.00>
ST_91 : Operation 692 [2/2] (1.64ns)   --->   "%tmp_114 = fcmp_oge  i32 %demod_angle_tan2, i32 -165" [apskdemod.cpp:221]   --->   Operation 692 'fcmp' 'tmp_114' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 693 [2/2] (1.64ns)   --->   "%tmp_115 = fcmp_olt  i32 %demod_angle_tan2, i32 -150" [apskdemod.cpp:221]   --->   Operation 693 'fcmp' 'tmp_115' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 694 [1/2] (1.64ns)   --->   "%tmp_108 = fcmp_oge  i32 %demod_angle_tan2, i32 -144" [apskdemod.cpp:153]   --->   Operation 694 'fcmp' 'tmp_108' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln153)   --->   "%and_ln153_1 = and i1 %or_ln117, i1 %tmp_108" [apskdemod.cpp:153]   --->   Operation 695 'and' 'and_ln153_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 696 [1/2] (1.64ns)   --->   "%tmp_109 = fcmp_olt  i32 %demod_angle_tan2, i32 -126" [apskdemod.cpp:153]   --->   Operation 696 'fcmp' 'tmp_109' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 697 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln153 = and i1 %and_ln153_1, i1 %tmp_109" [apskdemod.cpp:153]   --->   Operation 697 'and' 'and_ln153' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %and_ln153, void, void" [apskdemod.cpp:153]   --->   Operation 698 'br' 'br_ln153' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150)> <Delay = 0.00>
ST_91 : Operation 699 [2/2] (1.64ns)   --->   "%tmp_112 = fcmp_oge  i32 %demod_angle_tan2, i32 -126" [apskdemod.cpp:156]   --->   Operation 699 'fcmp' 'tmp_112' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 700 [2/2] (1.64ns)   --->   "%tmp_113 = fcmp_olt  i32 %demod_angle_tan2, i32 -108" [apskdemod.cpp:156]   --->   Operation 700 'fcmp' 'tmp_113' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 1.77>
ST_92 : Operation 701 [1/2] (1.64ns)   --->   "%tmp_114 = fcmp_oge  i32 %demod_angle_tan2, i32 -165" [apskdemod.cpp:221]   --->   Operation 701 'fcmp' 'tmp_114' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln221)   --->   "%and_ln221_1 = and i1 %or_ln117, i1 %tmp_114" [apskdemod.cpp:221]   --->   Operation 702 'and' 'and_ln221_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 703 [1/2] (1.64ns)   --->   "%tmp_115 = fcmp_olt  i32 %demod_angle_tan2, i32 -150" [apskdemod.cpp:221]   --->   Operation 703 'fcmp' 'tmp_115' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 704 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln221 = and i1 %and_ln221_1, i1 %tmp_115" [apskdemod.cpp:221]   --->   Operation 704 'and' 'and_ln221' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 705 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %and_ln221, void, void" [apskdemod.cpp:221]   --->   Operation 705 'br' 'br_ln221' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218)> <Delay = 0.00>
ST_92 : Operation 706 [2/2] (1.64ns)   --->   "%tmp_118 = fcmp_oge  i32 %demod_angle_tan2, i32 -150" [apskdemod.cpp:224]   --->   Operation 706 'fcmp' 'tmp_118' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 707 [2/2] (1.64ns)   --->   "%tmp_119 = fcmp_olt  i32 %demod_angle_tan2, i32 -135" [apskdemod.cpp:224]   --->   Operation 707 'fcmp' 'tmp_119' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 708 [1/2] (1.64ns)   --->   "%tmp_112 = fcmp_oge  i32 %demod_angle_tan2, i32 -126" [apskdemod.cpp:156]   --->   Operation 708 'fcmp' 'tmp_112' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node and_ln156)   --->   "%and_ln156_1 = and i1 %or_ln117, i1 %tmp_112" [apskdemod.cpp:156]   --->   Operation 709 'and' 'and_ln156_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 710 [1/2] (1.64ns)   --->   "%tmp_113 = fcmp_olt  i32 %demod_angle_tan2, i32 -108" [apskdemod.cpp:156]   --->   Operation 710 'fcmp' 'tmp_113' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 711 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln156 = and i1 %and_ln156_1, i1 %tmp_113" [apskdemod.cpp:156]   --->   Operation 711 'and' 'and_ln156' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 712 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %and_ln156, void, void" [apskdemod.cpp:156]   --->   Operation 712 'br' 'br_ln156' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153)> <Delay = 0.00>
ST_92 : Operation 713 [2/2] (1.64ns)   --->   "%tmp_116 = fcmp_oge  i32 %demod_angle_tan2, i32 -108" [apskdemod.cpp:159]   --->   Operation 713 'fcmp' 'tmp_116' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 714 [2/2] (1.64ns)   --->   "%tmp_117 = fcmp_olt  i32 %demod_angle_tan2, i32 -90" [apskdemod.cpp:159]   --->   Operation 714 'fcmp' 'tmp_117' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 1.77>
ST_93 : Operation 715 [1/2] (1.64ns)   --->   "%tmp_118 = fcmp_oge  i32 %demod_angle_tan2, i32 -150" [apskdemod.cpp:224]   --->   Operation 715 'fcmp' 'tmp_118' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node and_ln224)   --->   "%and_ln224_1 = and i1 %or_ln117, i1 %tmp_118" [apskdemod.cpp:224]   --->   Operation 716 'and' 'and_ln224_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 717 [1/2] (1.64ns)   --->   "%tmp_119 = fcmp_olt  i32 %demod_angle_tan2, i32 -135" [apskdemod.cpp:224]   --->   Operation 717 'fcmp' 'tmp_119' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 718 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln224 = and i1 %and_ln224_1, i1 %tmp_119" [apskdemod.cpp:224]   --->   Operation 718 'and' 'and_ln224' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 719 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %and_ln224, void, void" [apskdemod.cpp:224]   --->   Operation 719 'br' 'br_ln224' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221)> <Delay = 0.00>
ST_93 : Operation 720 [2/2] (1.64ns)   --->   "%tmp_122 = fcmp_oge  i32 %demod_angle_tan2, i32 -135" [apskdemod.cpp:227]   --->   Operation 720 'fcmp' 'tmp_122' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 721 [2/2] (1.64ns)   --->   "%tmp_123 = fcmp_olt  i32 %demod_angle_tan2, i32 -120" [apskdemod.cpp:227]   --->   Operation 721 'fcmp' 'tmp_123' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 722 [1/2] (1.64ns)   --->   "%tmp_116 = fcmp_oge  i32 %demod_angle_tan2, i32 -108" [apskdemod.cpp:159]   --->   Operation 722 'fcmp' 'tmp_116' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln159)   --->   "%and_ln159_1 = and i1 %or_ln117, i1 %tmp_116" [apskdemod.cpp:159]   --->   Operation 723 'and' 'and_ln159_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 724 [1/2] (1.64ns)   --->   "%tmp_117 = fcmp_olt  i32 %demod_angle_tan2, i32 -90" [apskdemod.cpp:159]   --->   Operation 724 'fcmp' 'tmp_117' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 725 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln159 = and i1 %and_ln159_1, i1 %tmp_117" [apskdemod.cpp:159]   --->   Operation 725 'and' 'and_ln159' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 726 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %and_ln159, void, void" [apskdemod.cpp:159]   --->   Operation 726 'br' 'br_ln159' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156)> <Delay = 0.00>
ST_93 : Operation 727 [2/2] (1.64ns)   --->   "%tmp_120 = fcmp_oge  i32 %demod_angle_tan2, i32 -90" [apskdemod.cpp:162]   --->   Operation 727 'fcmp' 'tmp_120' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 728 [2/2] (1.64ns)   --->   "%tmp_121 = fcmp_olt  i32 %demod_angle_tan2, i32 -72" [apskdemod.cpp:162]   --->   Operation 728 'fcmp' 'tmp_121' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 1.77>
ST_94 : Operation 729 [1/2] (1.64ns)   --->   "%tmp_122 = fcmp_oge  i32 %demod_angle_tan2, i32 -135" [apskdemod.cpp:227]   --->   Operation 729 'fcmp' 'tmp_122' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%and_ln227_1 = and i1 %or_ln117, i1 %tmp_122" [apskdemod.cpp:227]   --->   Operation 730 'and' 'and_ln227_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 731 [1/2] (1.64ns)   --->   "%tmp_123 = fcmp_olt  i32 %demod_angle_tan2, i32 -120" [apskdemod.cpp:227]   --->   Operation 731 'fcmp' 'tmp_123' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 732 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln227 = and i1 %and_ln227_1, i1 %tmp_123" [apskdemod.cpp:227]   --->   Operation 732 'and' 'and_ln227' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 733 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %and_ln227, void, void" [apskdemod.cpp:227]   --->   Operation 733 'br' 'br_ln227' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224)> <Delay = 0.00>
ST_94 : Operation 734 [2/2] (1.64ns)   --->   "%tmp_126 = fcmp_oge  i32 %demod_angle_tan2, i32 -120" [apskdemod.cpp:230]   --->   Operation 734 'fcmp' 'tmp_126' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 735 [2/2] (1.64ns)   --->   "%tmp_127 = fcmp_olt  i32 %demod_angle_tan2, i32 -105" [apskdemod.cpp:230]   --->   Operation 735 'fcmp' 'tmp_127' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 736 [1/2] (1.64ns)   --->   "%tmp_120 = fcmp_oge  i32 %demod_angle_tan2, i32 -90" [apskdemod.cpp:162]   --->   Operation 736 'fcmp' 'tmp_120' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln162)   --->   "%and_ln162_1 = and i1 %or_ln117, i1 %tmp_120" [apskdemod.cpp:162]   --->   Operation 737 'and' 'and_ln162_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 738 [1/2] (1.64ns)   --->   "%tmp_121 = fcmp_olt  i32 %demod_angle_tan2, i32 -72" [apskdemod.cpp:162]   --->   Operation 738 'fcmp' 'tmp_121' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 739 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln162 = and i1 %and_ln162_1, i1 %tmp_121" [apskdemod.cpp:162]   --->   Operation 739 'and' 'and_ln162' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 740 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %and_ln162, void, void" [apskdemod.cpp:162]   --->   Operation 740 'br' 'br_ln162' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159)> <Delay = 0.00>
ST_94 : Operation 741 [2/2] (1.64ns)   --->   "%tmp_124 = fcmp_oge  i32 %demod_angle_tan2, i32 -72" [apskdemod.cpp:165]   --->   Operation 741 'fcmp' 'tmp_124' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 742 [2/2] (1.64ns)   --->   "%tmp_125 = fcmp_olt  i32 %demod_angle_tan2, i32 -54" [apskdemod.cpp:165]   --->   Operation 742 'fcmp' 'tmp_125' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 1.77>
ST_95 : Operation 743 [1/2] (1.64ns)   --->   "%tmp_126 = fcmp_oge  i32 %demod_angle_tan2, i32 -120" [apskdemod.cpp:230]   --->   Operation 743 'fcmp' 'tmp_126' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node and_ln230)   --->   "%and_ln230_1 = and i1 %or_ln117, i1 %tmp_126" [apskdemod.cpp:230]   --->   Operation 744 'and' 'and_ln230_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 745 [1/2] (1.64ns)   --->   "%tmp_127 = fcmp_olt  i32 %demod_angle_tan2, i32 -105" [apskdemod.cpp:230]   --->   Operation 745 'fcmp' 'tmp_127' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 746 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln230 = and i1 %and_ln230_1, i1 %tmp_127" [apskdemod.cpp:230]   --->   Operation 746 'and' 'and_ln230' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 747 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %and_ln230, void, void" [apskdemod.cpp:230]   --->   Operation 747 'br' 'br_ln230' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227)> <Delay = 0.00>
ST_95 : Operation 748 [2/2] (1.64ns)   --->   "%tmp_130 = fcmp_oge  i32 %demod_angle_tan2, i32 -105" [apskdemod.cpp:233]   --->   Operation 748 'fcmp' 'tmp_130' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 749 [2/2] (1.64ns)   --->   "%tmp_131 = fcmp_olt  i32 %demod_angle_tan2, i32 -90" [apskdemod.cpp:233]   --->   Operation 749 'fcmp' 'tmp_131' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 750 [1/2] (1.64ns)   --->   "%tmp_124 = fcmp_oge  i32 %demod_angle_tan2, i32 -72" [apskdemod.cpp:165]   --->   Operation 750 'fcmp' 'tmp_124' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node and_ln165)   --->   "%and_ln165_1 = and i1 %or_ln117, i1 %tmp_124" [apskdemod.cpp:165]   --->   Operation 751 'and' 'and_ln165_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 752 [1/2] (1.64ns)   --->   "%tmp_125 = fcmp_olt  i32 %demod_angle_tan2, i32 -54" [apskdemod.cpp:165]   --->   Operation 752 'fcmp' 'tmp_125' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 753 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln165 = and i1 %and_ln165_1, i1 %tmp_125" [apskdemod.cpp:165]   --->   Operation 753 'and' 'and_ln165' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 754 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %and_ln165, void, void" [apskdemod.cpp:165]   --->   Operation 754 'br' 'br_ln165' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162)> <Delay = 0.00>
ST_95 : Operation 755 [2/2] (1.64ns)   --->   "%tmp_128 = fcmp_oge  i32 %demod_angle_tan2, i32 -54" [apskdemod.cpp:168]   --->   Operation 755 'fcmp' 'tmp_128' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 756 [2/2] (1.64ns)   --->   "%tmp_129 = fcmp_olt  i32 %demod_angle_tan2, i32 -36" [apskdemod.cpp:168]   --->   Operation 756 'fcmp' 'tmp_129' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 1.77>
ST_96 : Operation 757 [1/2] (1.64ns)   --->   "%tmp_130 = fcmp_oge  i32 %demod_angle_tan2, i32 -105" [apskdemod.cpp:233]   --->   Operation 757 'fcmp' 'tmp_130' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln233)   --->   "%and_ln233_1 = and i1 %or_ln117, i1 %tmp_130" [apskdemod.cpp:233]   --->   Operation 758 'and' 'and_ln233_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 759 [1/2] (1.64ns)   --->   "%tmp_131 = fcmp_olt  i32 %demod_angle_tan2, i32 -90" [apskdemod.cpp:233]   --->   Operation 759 'fcmp' 'tmp_131' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 760 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln233 = and i1 %and_ln233_1, i1 %tmp_131" [apskdemod.cpp:233]   --->   Operation 760 'and' 'and_ln233' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 761 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %and_ln233, void, void" [apskdemod.cpp:233]   --->   Operation 761 'br' 'br_ln233' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230)> <Delay = 0.00>
ST_96 : Operation 762 [2/2] (1.64ns)   --->   "%tmp_134 = fcmp_oge  i32 %demod_angle_tan2, i32 -90" [apskdemod.cpp:237]   --->   Operation 762 'fcmp' 'tmp_134' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 763 [2/2] (1.64ns)   --->   "%tmp_135 = fcmp_olt  i32 %demod_angle_tan2, i32 -75" [apskdemod.cpp:237]   --->   Operation 763 'fcmp' 'tmp_135' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 764 [1/2] (1.64ns)   --->   "%tmp_128 = fcmp_oge  i32 %demod_angle_tan2, i32 -54" [apskdemod.cpp:168]   --->   Operation 764 'fcmp' 'tmp_128' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node and_ln168)   --->   "%and_ln168_1 = and i1 %or_ln117, i1 %tmp_128" [apskdemod.cpp:168]   --->   Operation 765 'and' 'and_ln168_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 766 [1/2] (1.64ns)   --->   "%tmp_129 = fcmp_olt  i32 %demod_angle_tan2, i32 -36" [apskdemod.cpp:168]   --->   Operation 766 'fcmp' 'tmp_129' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 767 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln168 = and i1 %and_ln168_1, i1 %tmp_129" [apskdemod.cpp:168]   --->   Operation 767 'and' 'and_ln168' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 768 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %and_ln168, void, void" [apskdemod.cpp:168]   --->   Operation 768 'br' 'br_ln168' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165)> <Delay = 0.00>
ST_96 : Operation 769 [2/2] (1.64ns)   --->   "%tmp_132 = fcmp_oge  i32 %demod_angle_tan2, i32 -36" [apskdemod.cpp:171]   --->   Operation 769 'fcmp' 'tmp_132' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 770 [2/2] (1.64ns)   --->   "%tmp_133 = fcmp_olt  i32 %demod_angle_tan2, i32 -18" [apskdemod.cpp:171]   --->   Operation 770 'fcmp' 'tmp_133' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 1.77>
ST_97 : Operation 771 [1/2] (1.64ns)   --->   "%tmp_134 = fcmp_oge  i32 %demod_angle_tan2, i32 -90" [apskdemod.cpp:237]   --->   Operation 771 'fcmp' 'tmp_134' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node and_ln237)   --->   "%and_ln237_1 = and i1 %or_ln117, i1 %tmp_134" [apskdemod.cpp:237]   --->   Operation 772 'and' 'and_ln237_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 773 [1/2] (1.64ns)   --->   "%tmp_135 = fcmp_olt  i32 %demod_angle_tan2, i32 -75" [apskdemod.cpp:237]   --->   Operation 773 'fcmp' 'tmp_135' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 774 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln237 = and i1 %and_ln237_1, i1 %tmp_135" [apskdemod.cpp:237]   --->   Operation 774 'and' 'and_ln237' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 775 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %and_ln237, void, void" [apskdemod.cpp:237]   --->   Operation 775 'br' 'br_ln237' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233)> <Delay = 0.00>
ST_97 : Operation 776 [2/2] (1.64ns)   --->   "%tmp_138 = fcmp_oge  i32 %demod_angle_tan2, i32 -75" [apskdemod.cpp:240]   --->   Operation 776 'fcmp' 'tmp_138' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 777 [2/2] (1.64ns)   --->   "%tmp_139 = fcmp_olt  i32 %demod_angle_tan2, i32 -60" [apskdemod.cpp:240]   --->   Operation 777 'fcmp' 'tmp_139' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 778 [1/2] (1.64ns)   --->   "%tmp_132 = fcmp_oge  i32 %demod_angle_tan2, i32 -36" [apskdemod.cpp:171]   --->   Operation 778 'fcmp' 'tmp_132' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node and_ln171)   --->   "%and_ln171_1 = and i1 %or_ln117, i1 %tmp_132" [apskdemod.cpp:171]   --->   Operation 779 'and' 'and_ln171_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 780 [1/2] (1.64ns)   --->   "%tmp_133 = fcmp_olt  i32 %demod_angle_tan2, i32 -18" [apskdemod.cpp:171]   --->   Operation 780 'fcmp' 'tmp_133' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 781 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln171 = and i1 %and_ln171_1, i1 %tmp_133" [apskdemod.cpp:171]   --->   Operation 781 'and' 'and_ln171' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 782 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %and_ln171, void, void" [apskdemod.cpp:171]   --->   Operation 782 'br' 'br_ln171' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168)> <Delay = 0.00>
ST_97 : Operation 783 [2/2] (1.64ns)   --->   "%tmp_136 = fcmp_oge  i32 %demod_angle_tan2, i32 -18" [apskdemod.cpp:174]   --->   Operation 783 'fcmp' 'tmp_136' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168 & !and_ln171)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 784 [2/2] (1.64ns)   --->   "%tmp_137 = fcmp_olt  i32 %demod_angle_tan2, i32 0" [apskdemod.cpp:174]   --->   Operation 784 'fcmp' 'tmp_137' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168 & !and_ln171)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 1.77>
ST_98 : Operation 785 [1/2] (1.64ns)   --->   "%tmp_138 = fcmp_oge  i32 %demod_angle_tan2, i32 -75" [apskdemod.cpp:240]   --->   Operation 785 'fcmp' 'tmp_138' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node and_ln240)   --->   "%and_ln240_1 = and i1 %or_ln117, i1 %tmp_138" [apskdemod.cpp:240]   --->   Operation 786 'and' 'and_ln240_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 787 [1/2] (1.64ns)   --->   "%tmp_139 = fcmp_olt  i32 %demod_angle_tan2, i32 -60" [apskdemod.cpp:240]   --->   Operation 787 'fcmp' 'tmp_139' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 788 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln240 = and i1 %and_ln240_1, i1 %tmp_139" [apskdemod.cpp:240]   --->   Operation 788 'and' 'and_ln240' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 789 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %and_ln240, void, void" [apskdemod.cpp:240]   --->   Operation 789 'br' 'br_ln240' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237)> <Delay = 0.00>
ST_98 : Operation 790 [2/2] (1.64ns)   --->   "%tmp_140 = fcmp_oge  i32 %demod_angle_tan2, i32 -60" [apskdemod.cpp:243]   --->   Operation 790 'fcmp' 'tmp_140' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 791 [2/2] (1.64ns)   --->   "%tmp_141 = fcmp_olt  i32 %demod_angle_tan2, i32 -45" [apskdemod.cpp:243]   --->   Operation 791 'fcmp' 'tmp_141' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 792 [1/2] (1.64ns)   --->   "%tmp_136 = fcmp_oge  i32 %demod_angle_tan2, i32 -18" [apskdemod.cpp:174]   --->   Operation 792 'fcmp' 'tmp_136' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168 & !and_ln171)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node and_ln174)   --->   "%and_ln174_1 = and i1 %or_ln117, i1 %tmp_136" [apskdemod.cpp:174]   --->   Operation 793 'and' 'and_ln174_1' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168 & !and_ln171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 794 [1/2] (1.64ns)   --->   "%tmp_137 = fcmp_olt  i32 %demod_angle_tan2, i32 0" [apskdemod.cpp:174]   --->   Operation 794 'fcmp' 'tmp_137' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168 & !and_ln171)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 795 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln174 = and i1 %and_ln174_1, i1 %tmp_137" [apskdemod.cpp:174]   --->   Operation 795 'and' 'and_ln174' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168 & !and_ln171)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 796 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %and_ln174, void, void" [apskdemod.cpp:174]   --->   Operation 796 'br' 'br_ln174' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168 & !and_ln171)> <Delay = 0.00>

State 99 <SV = 98> <Delay = 1.77>
ST_99 : Operation 797 [1/2] (1.64ns)   --->   "%tmp_140 = fcmp_oge  i32 %demod_angle_tan2, i32 -60" [apskdemod.cpp:243]   --->   Operation 797 'fcmp' 'tmp_140' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node and_ln243)   --->   "%and_ln243_1 = and i1 %or_ln117, i1 %tmp_140" [apskdemod.cpp:243]   --->   Operation 798 'and' 'and_ln243_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 799 [1/2] (1.64ns)   --->   "%tmp_141 = fcmp_olt  i32 %demod_angle_tan2, i32 -45" [apskdemod.cpp:243]   --->   Operation 799 'fcmp' 'tmp_141' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 800 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln243 = and i1 %and_ln243_1, i1 %tmp_141" [apskdemod.cpp:243]   --->   Operation 800 'and' 'and_ln243' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 801 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %and_ln243, void, void" [apskdemod.cpp:243]   --->   Operation 801 'br' 'br_ln243' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240)> <Delay = 0.00>
ST_99 : Operation 802 [2/2] (1.64ns)   --->   "%tmp_142 = fcmp_oge  i32 %demod_angle_tan2, i32 -45" [apskdemod.cpp:246]   --->   Operation 802 'fcmp' 'tmp_142' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 803 [2/2] (1.64ns)   --->   "%tmp_143 = fcmp_olt  i32 %demod_angle_tan2, i32 -30" [apskdemod.cpp:246]   --->   Operation 803 'fcmp' 'tmp_143' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 1.77>
ST_100 : Operation 804 [1/2] (1.64ns)   --->   "%tmp_142 = fcmp_oge  i32 %demod_angle_tan2, i32 -45" [apskdemod.cpp:246]   --->   Operation 804 'fcmp' 'tmp_142' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node and_ln246)   --->   "%and_ln246_1 = and i1 %or_ln117, i1 %tmp_142" [apskdemod.cpp:246]   --->   Operation 805 'and' 'and_ln246_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 806 [1/2] (1.64ns)   --->   "%tmp_143 = fcmp_olt  i32 %demod_angle_tan2, i32 -30" [apskdemod.cpp:246]   --->   Operation 806 'fcmp' 'tmp_143' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 807 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln246 = and i1 %and_ln246_1, i1 %tmp_143" [apskdemod.cpp:246]   --->   Operation 807 'and' 'and_ln246' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 808 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %and_ln246, void, void" [apskdemod.cpp:246]   --->   Operation 808 'br' 'br_ln246' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243)> <Delay = 0.00>
ST_100 : Operation 809 [2/2] (1.64ns)   --->   "%tmp_144 = fcmp_oge  i32 %demod_angle_tan2, i32 -30" [apskdemod.cpp:249]   --->   Operation 809 'fcmp' 'tmp_144' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 810 [2/2] (1.64ns)   --->   "%tmp_145 = fcmp_olt  i32 %demod_angle_tan2, i32 -15" [apskdemod.cpp:249]   --->   Operation 810 'fcmp' 'tmp_145' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 1.77>
ST_101 : Operation 811 [1/2] (1.64ns)   --->   "%tmp_144 = fcmp_oge  i32 %demod_angle_tan2, i32 -30" [apskdemod.cpp:249]   --->   Operation 811 'fcmp' 'tmp_144' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node and_ln249)   --->   "%and_ln249_1 = and i1 %or_ln117, i1 %tmp_144" [apskdemod.cpp:249]   --->   Operation 812 'and' 'and_ln249_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 813 [1/2] (1.64ns)   --->   "%tmp_145 = fcmp_olt  i32 %demod_angle_tan2, i32 -15" [apskdemod.cpp:249]   --->   Operation 813 'fcmp' 'tmp_145' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 814 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln249 = and i1 %and_ln249_1, i1 %tmp_145" [apskdemod.cpp:249]   --->   Operation 814 'and' 'and_ln249' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 815 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %and_ln249, void, void" [apskdemod.cpp:249]   --->   Operation 815 'br' 'br_ln249' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246)> <Delay = 0.00>
ST_101 : Operation 816 [2/2] (1.64ns)   --->   "%tmp_146 = fcmp_oge  i32 %demod_angle_tan2, i32 -15" [apskdemod.cpp:252]   --->   Operation 816 'fcmp' 'tmp_146' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246 & !and_ln249)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 817 [2/2] (1.64ns)   --->   "%tmp_147 = fcmp_olt  i32 %demod_angle_tan2, i32 0" [apskdemod.cpp:252]   --->   Operation 817 'fcmp' 'tmp_147' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246 & !and_ln249)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 818 [1/1] (0.00ns)   --->   "%br_ln251 = br void" [apskdemod.cpp:251]   --->   Operation 818 'br' 'br_ln251' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246 & and_ln249)> <Delay = 0.00>
ST_101 : Operation 819 [1/1] (0.00ns)   --->   "%br_ln248 = br void" [apskdemod.cpp:248]   --->   Operation 819 'br' 'br_ln248' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & and_ln246)> <Delay = 0.00>
ST_101 : Operation 820 [1/1] (0.00ns)   --->   "%br_ln245 = br void" [apskdemod.cpp:245]   --->   Operation 820 'br' 'br_ln245' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & and_ln243)> <Delay = 0.00>
ST_101 : Operation 821 [1/1] (0.00ns)   --->   "%br_ln242 = br void" [apskdemod.cpp:242]   --->   Operation 821 'br' 'br_ln242' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & and_ln240)> <Delay = 0.00>
ST_101 : Operation 822 [1/1] (0.00ns)   --->   "%br_ln239 = br void" [apskdemod.cpp:239]   --->   Operation 822 'br' 'br_ln239' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & and_ln237)> <Delay = 0.00>
ST_101 : Operation 823 [1/1] (0.00ns)   --->   "%br_ln236 = br void" [apskdemod.cpp:236]   --->   Operation 823 'br' 'br_ln236' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & and_ln233)> <Delay = 0.00>
ST_101 : Operation 824 [1/1] (0.00ns)   --->   "%br_ln232 = br void" [apskdemod.cpp:232]   --->   Operation 824 'br' 'br_ln232' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & and_ln230)> <Delay = 0.00>
ST_101 : Operation 825 [1/1] (0.00ns)   --->   "%br_ln229 = br void" [apskdemod.cpp:229]   --->   Operation 825 'br' 'br_ln229' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & and_ln227)> <Delay = 0.00>
ST_101 : Operation 826 [1/1] (0.00ns)   --->   "%br_ln226 = br void" [apskdemod.cpp:226]   --->   Operation 826 'br' 'br_ln226' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & and_ln224)> <Delay = 0.00>
ST_101 : Operation 827 [1/1] (0.00ns)   --->   "%br_ln223 = br void" [apskdemod.cpp:223]   --->   Operation 827 'br' 'br_ln223' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & and_ln221)> <Delay = 0.00>
ST_101 : Operation 828 [1/1] (0.00ns)   --->   "%br_ln220 = br void" [apskdemod.cpp:220]   --->   Operation 828 'br' 'br_ln220' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & and_ln218)> <Delay = 0.00>
ST_101 : Operation 829 [1/1] (0.00ns)   --->   "%br_ln217 = br void" [apskdemod.cpp:217]   --->   Operation 829 'br' 'br_ln217' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & and_ln215)> <Delay = 0.00>
ST_101 : Operation 830 [1/1] (0.00ns)   --->   "%br_ln214 = br void" [apskdemod.cpp:214]   --->   Operation 830 'br' 'br_ln214' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & and_ln212)> <Delay = 0.00>
ST_101 : Operation 831 [1/1] (0.00ns)   --->   "%br_ln211 = br void" [apskdemod.cpp:211]   --->   Operation 831 'br' 'br_ln211' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & and_ln209)> <Delay = 0.00>
ST_101 : Operation 832 [1/1] (0.00ns)   --->   "%br_ln208 = br void" [apskdemod.cpp:208]   --->   Operation 832 'br' 'br_ln208' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & and_ln206)> <Delay = 0.00>
ST_101 : Operation 833 [1/1] (0.00ns)   --->   "%br_ln205 = br void" [apskdemod.cpp:205]   --->   Operation 833 'br' 'br_ln205' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & and_ln203)> <Delay = 0.00>
ST_101 : Operation 834 [1/1] (0.00ns)   --->   "%br_ln202 = br void" [apskdemod.cpp:202]   --->   Operation 834 'br' 'br_ln202' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & and_ln200)> <Delay = 0.00>
ST_101 : Operation 835 [1/1] (0.00ns)   --->   "%br_ln199 = br void" [apskdemod.cpp:199]   --->   Operation 835 'br' 'br_ln199' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & and_ln197)> <Delay = 0.00>
ST_101 : Operation 836 [1/1] (0.00ns)   --->   "%br_ln196 = br void" [apskdemod.cpp:196]   --->   Operation 836 'br' 'br_ln196' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & and_ln194)> <Delay = 0.00>
ST_101 : Operation 837 [1/1] (0.00ns)   --->   "%br_ln193 = br void" [apskdemod.cpp:193]   --->   Operation 837 'br' 'br_ln193' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & and_ln191)> <Delay = 0.00>
ST_101 : Operation 838 [1/1] (0.00ns)   --->   "%br_ln190 = br void" [apskdemod.cpp:190]   --->   Operation 838 'br' 'br_ln190' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & and_ln188)> <Delay = 0.00>
ST_101 : Operation 839 [1/1] (0.00ns)   --->   "%br_ln187 = br void" [apskdemod.cpp:187]   --->   Operation 839 'br' 'br_ln187' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & and_ln185)> <Delay = 0.00>
ST_101 : Operation 840 [1/1] (0.00ns)   --->   "%br_ln184 = br void" [apskdemod.cpp:184]   --->   Operation 840 'br' 'br_ln184' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & and_ln182)> <Delay = 0.00>
ST_101 : Operation 841 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 841 'br' 'br_ln0' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168 & !and_ln171 & !and_ln174)> <Delay = 0.00>
ST_101 : Operation 842 [1/1] (0.00ns)   --->   "%br_ln176 = br void" [apskdemod.cpp:176]   --->   Operation 842 'br' 'br_ln176' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168 & !and_ln171 & and_ln174)> <Delay = 0.00>
ST_101 : Operation 843 [1/1] (0.00ns)   --->   "%br_ln173 = br void" [apskdemod.cpp:173]   --->   Operation 843 'br' 'br_ln173' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168 & and_ln171)> <Delay = 0.00>
ST_101 : Operation 844 [1/1] (0.00ns)   --->   "%br_ln170 = br void" [apskdemod.cpp:170]   --->   Operation 844 'br' 'br_ln170' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & and_ln168)> <Delay = 0.00>
ST_101 : Operation 845 [1/1] (0.00ns)   --->   "%br_ln167 = br void" [apskdemod.cpp:167]   --->   Operation 845 'br' 'br_ln167' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & and_ln165)> <Delay = 0.00>
ST_101 : Operation 846 [1/1] (0.00ns)   --->   "%br_ln164 = br void" [apskdemod.cpp:164]   --->   Operation 846 'br' 'br_ln164' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & and_ln162)> <Delay = 0.00>
ST_101 : Operation 847 [1/1] (0.00ns)   --->   "%br_ln161 = br void" [apskdemod.cpp:161]   --->   Operation 847 'br' 'br_ln161' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & and_ln159)> <Delay = 0.00>
ST_101 : Operation 848 [1/1] (0.00ns)   --->   "%br_ln158 = br void" [apskdemod.cpp:158]   --->   Operation 848 'br' 'br_ln158' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & and_ln156)> <Delay = 0.00>
ST_101 : Operation 849 [1/1] (0.00ns)   --->   "%br_ln155 = br void" [apskdemod.cpp:155]   --->   Operation 849 'br' 'br_ln155' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & and_ln153)> <Delay = 0.00>
ST_101 : Operation 850 [1/1] (0.00ns)   --->   "%br_ln152 = br void" [apskdemod.cpp:152]   --->   Operation 850 'br' 'br_ln152' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & and_ln150)> <Delay = 0.00>
ST_101 : Operation 851 [1/1] (0.00ns)   --->   "%br_ln149 = br void" [apskdemod.cpp:149]   --->   Operation 851 'br' 'br_ln149' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & and_ln147)> <Delay = 0.00>
ST_101 : Operation 852 [1/1] (0.00ns)   --->   "%br_ln146 = br void" [apskdemod.cpp:146]   --->   Operation 852 'br' 'br_ln146' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & and_ln144)> <Delay = 0.00>
ST_101 : Operation 853 [1/1] (0.00ns)   --->   "%br_ln143 = br void" [apskdemod.cpp:143]   --->   Operation 853 'br' 'br_ln143' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & and_ln141)> <Delay = 0.00>
ST_101 : Operation 854 [1/1] (0.00ns)   --->   "%br_ln140 = br void" [apskdemod.cpp:140]   --->   Operation 854 'br' 'br_ln140' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & and_ln138)> <Delay = 0.00>
ST_101 : Operation 855 [1/1] (0.00ns)   --->   "%br_ln137 = br void" [apskdemod.cpp:137]   --->   Operation 855 'br' 'br_ln137' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & and_ln135)> <Delay = 0.00>
ST_101 : Operation 856 [1/1] (0.00ns)   --->   "%br_ln134 = br void" [apskdemod.cpp:134]   --->   Operation 856 'br' 'br_ln134' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & and_ln132)> <Delay = 0.00>
ST_101 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln131 = br void" [apskdemod.cpp:131]   --->   Operation 857 'br' 'br_ln131' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & and_ln129)> <Delay = 0.00>
ST_101 : Operation 858 [1/1] (0.00ns)   --->   "%br_ln128 = br void" [apskdemod.cpp:128]   --->   Operation 858 'br' 'br_ln128' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & and_ln126)> <Delay = 0.00>
ST_101 : Operation 859 [1/1] (0.00ns)   --->   "%br_ln125 = br void" [apskdemod.cpp:125]   --->   Operation 859 'br' 'br_ln125' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & and_ln123)> <Delay = 0.00>
ST_101 : Operation 860 [1/1] (0.00ns)   --->   "%br_ln122 = br void" [apskdemod.cpp:122]   --->   Operation 860 'br' 'br_ln122' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & and_ln120)> <Delay = 0.00>
ST_101 : Operation 861 [1/1] (0.00ns)   --->   "%br_ln119 = br void" [apskdemod.cpp:119]   --->   Operation 861 'br' 'br_ln119' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & and_ln117)> <Delay = 0.00>
ST_101 : Operation 862 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 862 'br' 'br_ln0' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103 & !and_ln106 & !and_ln109)> <Delay = 0.00>
ST_101 : Operation 863 [1/1] (0.00ns)   --->   "%br_ln111 = br void" [apskdemod.cpp:111]   --->   Operation 863 'br' 'br_ln111' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103 & !and_ln106 & and_ln109)> <Delay = 0.00>
ST_101 : Operation 864 [1/1] (0.00ns)   --->   "%br_ln108 = br void" [apskdemod.cpp:108]   --->   Operation 864 'br' 'br_ln108' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103 & and_ln106)> <Delay = 0.00>
ST_101 : Operation 865 [1/1] (0.00ns)   --->   "%br_ln105 = br void" [apskdemod.cpp:105]   --->   Operation 865 'br' 'br_ln105' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & and_ln103)> <Delay = 0.00>
ST_101 : Operation 866 [1/1] (0.00ns)   --->   "%br_ln102 = br void" [apskdemod.cpp:102]   --->   Operation 866 'br' 'br_ln102' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & and_ln100)> <Delay = 0.00>
ST_101 : Operation 867 [1/1] (0.00ns)   --->   "%br_ln99 = br void" [apskdemod.cpp:99]   --->   Operation 867 'br' 'br_ln99' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & and_ln97)> <Delay = 0.00>
ST_101 : Operation 868 [1/1] (0.00ns)   --->   "%br_ln96 = br void" [apskdemod.cpp:96]   --->   Operation 868 'br' 'br_ln96' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & and_ln94)> <Delay = 0.00>
ST_101 : Operation 869 [1/1] (0.00ns)   --->   "%br_ln93 = br void" [apskdemod.cpp:93]   --->   Operation 869 'br' 'br_ln93' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & and_ln91)> <Delay = 0.00>
ST_101 : Operation 870 [1/1] (0.00ns)   --->   "%br_ln90 = br void" [apskdemod.cpp:90]   --->   Operation 870 'br' 'br_ln90' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & and_ln88)> <Delay = 0.00>
ST_101 : Operation 871 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [apskdemod.cpp:87]   --->   Operation 871 'br' 'br_ln87' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & and_ln85)> <Delay = 0.00>
ST_101 : Operation 872 [1/1] (0.00ns)   --->   "%br_ln84 = br void" [apskdemod.cpp:84]   --->   Operation 872 'br' 'br_ln84' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & and_ln82)> <Delay = 0.00>
ST_101 : Operation 873 [1/1] (0.00ns)   --->   "%br_ln81 = br void" [apskdemod.cpp:81]   --->   Operation 873 'br' 'br_ln81' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & and_ln79)> <Delay = 0.00>
ST_101 : Operation 874 [1/1] (0.00ns)   --->   "%br_ln78 = br void" [apskdemod.cpp:78]   --->   Operation 874 'br' 'br_ln78' <Predicate = (!and_ln26 & and_ln29 & and_ln76)> <Delay = 0.00>
ST_101 : Operation 875 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 875 'br' 'br_ln0' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62 & !and_ln65 & !and_ln68)> <Delay = 0.00>
ST_101 : Operation 876 [1/1] (0.00ns)   --->   "%br_ln70 = br void" [apskdemod.cpp:70]   --->   Operation 876 'br' 'br_ln70' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62 & !and_ln65 & and_ln68)> <Delay = 0.00>
ST_101 : Operation 877 [1/1] (0.00ns)   --->   "%br_ln67 = br void" [apskdemod.cpp:67]   --->   Operation 877 'br' 'br_ln67' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62 & and_ln65)> <Delay = 0.00>
ST_101 : Operation 878 [1/1] (0.00ns)   --->   "%br_ln64 = br void" [apskdemod.cpp:64]   --->   Operation 878 'br' 'br_ln64' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & and_ln62)> <Delay = 0.00>
ST_101 : Operation 879 [1/1] (0.00ns)   --->   "%br_ln61 = br void" [apskdemod.cpp:61]   --->   Operation 879 'br' 'br_ln61' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & and_ln59)> <Delay = 0.00>
ST_101 : Operation 880 [1/1] (0.00ns)   --->   "%br_ln58 = br void" [apskdemod.cpp:58]   --->   Operation 880 'br' 'br_ln58' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & and_ln56)> <Delay = 0.00>
ST_101 : Operation 881 [1/1] (0.00ns)   --->   "%br_ln55 = br void" [apskdemod.cpp:55]   --->   Operation 881 'br' 'br_ln55' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & and_ln53)> <Delay = 0.00>
ST_101 : Operation 882 [1/1] (0.00ns)   --->   "%br_ln52 = br void" [apskdemod.cpp:52]   --->   Operation 882 'br' 'br_ln52' <Predicate = (and_ln26 & !and_ln47 & and_ln50)> <Delay = 0.00>
ST_101 : Operation 883 [1/1] (0.00ns)   --->   "%br_ln49 = br void" [apskdemod.cpp:49]   --->   Operation 883 'br' 'br_ln49' <Predicate = (and_ln26 & and_ln47)> <Delay = 0.00>

State 102 <SV = 101> <Delay = 2.94>
ST_102 : Operation 884 [1/1] (0.00ns)   --->   "%demod_tempout_addr_31 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:229]   --->   Operation 884 'getelementptr' 'demod_tempout_addr_31' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221)> <Delay = 0.00>
ST_102 : Operation 885 [1/2] (1.64ns)   --->   "%tmp_146 = fcmp_oge  i32 %demod_angle_tan2, i32 -15" [apskdemod.cpp:252]   --->   Operation 885 'fcmp' 'tmp_146' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246 & !and_ln249)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node and_ln252)   --->   "%and_ln252_1 = and i1 %or_ln117, i1 %tmp_146" [apskdemod.cpp:252]   --->   Operation 886 'and' 'and_ln252_1' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246 & !and_ln249)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 887 [1/2] (1.64ns)   --->   "%tmp_147 = fcmp_olt  i32 %demod_angle_tan2, i32 0" [apskdemod.cpp:252]   --->   Operation 887 'fcmp' 'tmp_147' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246 & !and_ln249)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 888 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln252 = and i1 %and_ln252_1, i1 %tmp_147" [apskdemod.cpp:252]   --->   Operation 888 'and' 'and_ln252' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246 & !and_ln249)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 889 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %and_ln252, void, void" [apskdemod.cpp:252]   --->   Operation 889 'br' 'br_ln252' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246 & !and_ln249)> <Delay = 0.00>
ST_102 : Operation 890 [1/1] (1.17ns)   --->   "%store_ln257 = store i6 60, i9 %demod_tempout_addr_31" [apskdemod.cpp:257]   --->   Operation 890 'store' 'store_ln257' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246 & !and_ln249 & !and_ln252)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 891 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 891 'br' 'br_ln0' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246 & !and_ln249 & !and_ln252)> <Delay = 0.00>
ST_102 : Operation 892 [1/1] (1.17ns)   --->   "%store_ln254 = store i6 62, i9 %demod_tempout_addr_31" [apskdemod.cpp:254]   --->   Operation 892 'store' 'store_ln254' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246 & !and_ln249 & and_ln252)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 893 [1/1] (0.00ns)   --->   "%br_ln254 = br void" [apskdemod.cpp:254]   --->   Operation 893 'br' 'br_ln254' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246 & !and_ln249 & and_ln252)> <Delay = 0.00>
ST_102 : Operation 894 [1/1] (1.17ns)   --->   "%store_ln251 = store i6 58, i9 %demod_tempout_addr_31" [apskdemod.cpp:251]   --->   Operation 894 'store' 'store_ln251' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & !and_ln246 & and_ln249)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 895 [1/1] (1.17ns)   --->   "%store_ln248 = store i6 42, i9 %demod_tempout_addr_31" [apskdemod.cpp:248]   --->   Operation 895 'store' 'store_ln248' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & !and_ln243 & and_ln246)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 896 [1/1] (1.17ns)   --->   "%store_ln245 = store i6 46, i9 %demod_tempout_addr_31" [apskdemod.cpp:245]   --->   Operation 896 'store' 'store_ln245' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & !and_ln240 & and_ln243)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 897 [1/1] (1.17ns)   --->   "%store_ln242 = store i6 38, i9 %demod_tempout_addr_31" [apskdemod.cpp:242]   --->   Operation 897 'store' 'store_ln242' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & !and_ln237 & and_ln240)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 898 [1/1] (1.17ns)   --->   "%store_ln239 = store i6 34, i9 %demod_tempout_addr_31" [apskdemod.cpp:239]   --->   Operation 898 'store' 'store_ln239' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & !and_ln233 & and_ln237)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 899 [1/1] (1.17ns)   --->   "%store_ln236 = store i6 35, i9 %demod_tempout_addr_31" [apskdemod.cpp:236]   --->   Operation 899 'store' 'store_ln236' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & !and_ln230 & and_ln233)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 900 [1/1] (1.17ns)   --->   "%store_ln232 = store i6 39, i9 %demod_tempout_addr_31" [apskdemod.cpp:232]   --->   Operation 900 'store' 'store_ln232' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & !and_ln227 & and_ln230)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 901 [1/1] (1.17ns)   --->   "%store_ln229 = store i6 47, i9 %demod_tempout_addr_31" [apskdemod.cpp:229]   --->   Operation 901 'store' 'store_ln229' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & !and_ln224 & and_ln227)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 902 [1/1] (1.17ns)   --->   "%store_ln226 = store i6 43, i9 %demod_tempout_addr_31" [apskdemod.cpp:226]   --->   Operation 902 'store' 'store_ln226' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & !and_ln221 & and_ln224)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 903 [1/1] (0.00ns)   --->   "%demod_tempout_addr_30 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:223]   --->   Operation 903 'getelementptr' 'demod_tempout_addr_30' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & and_ln221)> <Delay = 0.00>
ST_102 : Operation 904 [1/1] (1.17ns)   --->   "%store_ln223 = store i6 59, i9 %demod_tempout_addr_30" [apskdemod.cpp:223]   --->   Operation 904 'store' 'store_ln223' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & !and_ln218 & and_ln221)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 905 [1/1] (0.00ns)   --->   "%demod_tempout_addr_29 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:220]   --->   Operation 905 'getelementptr' 'demod_tempout_addr_29' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & and_ln218)> <Delay = 0.00>
ST_102 : Operation 906 [1/1] (1.17ns)   --->   "%store_ln220 = store i6 63, i9 %demod_tempout_addr_29" [apskdemod.cpp:220]   --->   Operation 906 'store' 'store_ln220' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & !and_ln215 & and_ln218)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 907 [1/1] (0.00ns)   --->   "%demod_tempout_addr_28 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:217]   --->   Operation 907 'getelementptr' 'demod_tempout_addr_28' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & and_ln215)> <Delay = 0.00>
ST_102 : Operation 908 [1/1] (1.17ns)   --->   "%store_ln217 = store i6 61, i9 %demod_tempout_addr_28" [apskdemod.cpp:217]   --->   Operation 908 'store' 'store_ln217' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & !and_ln212 & and_ln215)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 909 [1/1] (0.00ns)   --->   "%demod_tempout_addr_27 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:214]   --->   Operation 909 'getelementptr' 'demod_tempout_addr_27' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & and_ln212)> <Delay = 0.00>
ST_102 : Operation 910 [1/1] (1.17ns)   --->   "%store_ln214 = store i6 57, i9 %demod_tempout_addr_27" [apskdemod.cpp:214]   --->   Operation 910 'store' 'store_ln214' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & !and_ln209 & and_ln212)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 911 [1/1] (0.00ns)   --->   "%demod_tempout_addr_26 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:211]   --->   Operation 911 'getelementptr' 'demod_tempout_addr_26' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & and_ln209)> <Delay = 0.00>
ST_102 : Operation 912 [1/1] (1.17ns)   --->   "%store_ln211 = store i6 41, i9 %demod_tempout_addr_26" [apskdemod.cpp:211]   --->   Operation 912 'store' 'store_ln211' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & !and_ln206 & and_ln209)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 913 [1/1] (0.00ns)   --->   "%demod_tempout_addr_23 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:208]   --->   Operation 913 'getelementptr' 'demod_tempout_addr_23' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & and_ln206)> <Delay = 0.00>
ST_102 : Operation 914 [1/1] (1.17ns)   --->   "%store_ln208 = store i6 46, i9 %demod_tempout_addr_23" [apskdemod.cpp:208]   --->   Operation 914 'store' 'store_ln208' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & !and_ln203 & and_ln206)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 915 [1/1] (0.00ns)   --->   "%demod_tempout_addr_21 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:205]   --->   Operation 915 'getelementptr' 'demod_tempout_addr_21' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & and_ln203)> <Delay = 0.00>
ST_102 : Operation 916 [1/1] (1.17ns)   --->   "%store_ln205 = store i6 37, i9 %demod_tempout_addr_21" [apskdemod.cpp:205]   --->   Operation 916 'store' 'store_ln205' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & !and_ln200 & and_ln203)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 917 [1/1] (0.00ns)   --->   "%demod_tempout_addr_19 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:202]   --->   Operation 917 'getelementptr' 'demod_tempout_addr_19' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & and_ln200)> <Delay = 0.00>
ST_102 : Operation 918 [1/1] (1.17ns)   --->   "%store_ln202 = store i6 33, i9 %demod_tempout_addr_19" [apskdemod.cpp:202]   --->   Operation 918 'store' 'store_ln202' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & !and_ln197 & and_ln200)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 919 [1/1] (0.00ns)   --->   "%demod_tempout_addr_17 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:199]   --->   Operation 919 'getelementptr' 'demod_tempout_addr_17' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & and_ln197)> <Delay = 0.00>
ST_102 : Operation 920 [1/1] (1.17ns)   --->   "%store_ln199 = store i6 32, i9 %demod_tempout_addr_17" [apskdemod.cpp:199]   --->   Operation 920 'store' 'store_ln199' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & !and_ln194 & and_ln197)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 921 [1/1] (0.00ns)   --->   "%demod_tempout_addr_15 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:196]   --->   Operation 921 'getelementptr' 'demod_tempout_addr_15' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & and_ln194)> <Delay = 0.00>
ST_102 : Operation 922 [1/1] (1.17ns)   --->   "%store_ln196 = store i6 36, i9 %demod_tempout_addr_15" [apskdemod.cpp:196]   --->   Operation 922 'store' 'store_ln196' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & !and_ln191 & and_ln194)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 923 [1/1] (0.00ns)   --->   "%demod_tempout_addr_13 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:193]   --->   Operation 923 'getelementptr' 'demod_tempout_addr_13' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & and_ln191)> <Delay = 0.00>
ST_102 : Operation 924 [1/1] (1.17ns)   --->   "%store_ln193 = store i6 44, i9 %demod_tempout_addr_13" [apskdemod.cpp:193]   --->   Operation 924 'store' 'store_ln193' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & !and_ln188 & and_ln191)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 925 [1/1] (0.00ns)   --->   "%demod_tempout_addr_11 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:190]   --->   Operation 925 'getelementptr' 'demod_tempout_addr_11' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & and_ln188)> <Delay = 0.00>
ST_102 : Operation 926 [1/1] (1.17ns)   --->   "%store_ln190 = store i6 40, i9 %demod_tempout_addr_11" [apskdemod.cpp:190]   --->   Operation 926 'store' 'store_ln190' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & !and_ln185 & and_ln188)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 927 [1/1] (0.00ns)   --->   "%demod_tempout_addr_9 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:187]   --->   Operation 927 'getelementptr' 'demod_tempout_addr_9' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & and_ln185)> <Delay = 0.00>
ST_102 : Operation 928 [1/1] (1.17ns)   --->   "%store_ln187 = store i6 56, i9 %demod_tempout_addr_9" [apskdemod.cpp:187]   --->   Operation 928 'store' 'store_ln187' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & !and_ln182 & and_ln185)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 929 [1/1] (0.00ns)   --->   "%demod_tempout_addr_7 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:184]   --->   Operation 929 'getelementptr' 'demod_tempout_addr_7' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & and_ln182)> <Delay = 0.00>
ST_102 : Operation 930 [1/1] (1.17ns)   --->   "%store_ln184 = store i6 60, i9 %demod_tempout_addr_7" [apskdemod.cpp:184]   --->   Operation 930 'store' 'store_ln184' <Predicate = (!and_ln26 & !and_ln29 & !and_ln32 & and_ln182)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 931 [1/1] (0.00ns)   --->   "%demod_tempout_addr_25 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:152]   --->   Operation 931 'getelementptr' 'demod_tempout_addr_25' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144)> <Delay = 0.00>
ST_102 : Operation 932 [1/1] (1.17ns)   --->   "%store_ln179 = store i6 28, i9 %demod_tempout_addr_25" [apskdemod.cpp:179]   --->   Operation 932 'store' 'store_ln179' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168 & !and_ln171 & !and_ln174)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 933 [1/1] (1.17ns)   --->   "%store_ln176 = store i6 30, i9 %demod_tempout_addr_25" [apskdemod.cpp:176]   --->   Operation 933 'store' 'store_ln176' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168 & !and_ln171 & and_ln174)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 934 [1/1] (1.17ns)   --->   "%store_ln173 = store i6 22, i9 %demod_tempout_addr_25" [apskdemod.cpp:173]   --->   Operation 934 'store' 'store_ln173' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & !and_ln168 & and_ln171)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 935 [1/1] (1.17ns)   --->   "%store_ln170 = store i6 18, i9 %demod_tempout_addr_25" [apskdemod.cpp:170]   --->   Operation 935 'store' 'store_ln170' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & !and_ln165 & and_ln168)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 936 [1/1] (1.17ns)   --->   "%store_ln167 = store i6 50, i9 %demod_tempout_addr_25" [apskdemod.cpp:167]   --->   Operation 936 'store' 'store_ln167' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & !and_ln162 & and_ln165)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 937 [1/1] (1.17ns)   --->   "%store_ln164 = store i6 54, i9 %demod_tempout_addr_25" [apskdemod.cpp:164]   --->   Operation 937 'store' 'store_ln164' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & !and_ln159 & and_ln162)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 938 [1/1] (1.17ns)   --->   "%store_ln161 = store i6 55, i9 %demod_tempout_addr_25" [apskdemod.cpp:161]   --->   Operation 938 'store' 'store_ln161' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & !and_ln156 & and_ln159)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 939 [1/1] (1.17ns)   --->   "%store_ln158 = store i6 51, i9 %demod_tempout_addr_25" [apskdemod.cpp:158]   --->   Operation 939 'store' 'store_ln158' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & !and_ln153 & and_ln156)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 940 [1/1] (1.17ns)   --->   "%store_ln155 = store i6 19, i9 %demod_tempout_addr_25" [apskdemod.cpp:155]   --->   Operation 940 'store' 'store_ln155' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & !and_ln150 & and_ln153)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 941 [1/1] (1.17ns)   --->   "%store_ln152 = store i6 23, i9 %demod_tempout_addr_25" [apskdemod.cpp:152]   --->   Operation 941 'store' 'store_ln152' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & !and_ln147 & and_ln150)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 942 [1/1] (1.17ns)   --->   "%store_ln149 = store i6 31, i9 %demod_tempout_addr_25" [apskdemod.cpp:149]   --->   Operation 942 'store' 'store_ln149' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & !and_ln144 & and_ln147)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 943 [1/1] (0.00ns)   --->   "%demod_tempout_addr_24 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:146]   --->   Operation 943 'getelementptr' 'demod_tempout_addr_24' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & and_ln144)> <Delay = 0.00>
ST_102 : Operation 944 [1/1] (1.17ns)   --->   "%store_ln146 = store i6 29, i9 %demod_tempout_addr_24" [apskdemod.cpp:146]   --->   Operation 944 'store' 'store_ln146' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & !and_ln141 & and_ln144)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 945 [1/1] (0.00ns)   --->   "%demod_tempout_addr_22 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:143]   --->   Operation 945 'getelementptr' 'demod_tempout_addr_22' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & and_ln141)> <Delay = 0.00>
ST_102 : Operation 946 [1/1] (1.17ns)   --->   "%store_ln143 = store i6 21, i9 %demod_tempout_addr_22" [apskdemod.cpp:143]   --->   Operation 946 'store' 'store_ln143' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & !and_ln138 & and_ln141)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 947 [1/1] (0.00ns)   --->   "%demod_tempout_addr_20 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:140]   --->   Operation 947 'getelementptr' 'demod_tempout_addr_20' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & and_ln138)> <Delay = 0.00>
ST_102 : Operation 948 [1/1] (1.17ns)   --->   "%store_ln140 = store i6 17, i9 %demod_tempout_addr_20" [apskdemod.cpp:140]   --->   Operation 948 'store' 'store_ln140' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & !and_ln135 & and_ln138)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 949 [1/1] (0.00ns)   --->   "%demod_tempout_addr_18 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:137]   --->   Operation 949 'getelementptr' 'demod_tempout_addr_18' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & and_ln135)> <Delay = 0.00>
ST_102 : Operation 950 [1/1] (1.17ns)   --->   "%store_ln137 = store i6 49, i9 %demod_tempout_addr_18" [apskdemod.cpp:137]   --->   Operation 950 'store' 'store_ln137' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & !and_ln132 & and_ln135)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 951 [1/1] (0.00ns)   --->   "%demod_tempout_addr_16 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:134]   --->   Operation 951 'getelementptr' 'demod_tempout_addr_16' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & and_ln132)> <Delay = 0.00>
ST_102 : Operation 952 [1/1] (1.17ns)   --->   "%store_ln134 = store i6 53, i9 %demod_tempout_addr_16" [apskdemod.cpp:134]   --->   Operation 952 'store' 'store_ln134' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & !and_ln129 & and_ln132)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 953 [1/1] (0.00ns)   --->   "%demod_tempout_addr_14 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:131]   --->   Operation 953 'getelementptr' 'demod_tempout_addr_14' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & and_ln129)> <Delay = 0.00>
ST_102 : Operation 954 [1/1] (1.17ns)   --->   "%store_ln131 = store i6 52, i9 %demod_tempout_addr_14" [apskdemod.cpp:131]   --->   Operation 954 'store' 'store_ln131' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & !and_ln126 & and_ln129)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 955 [1/1] (0.00ns)   --->   "%demod_tempout_addr_12 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:128]   --->   Operation 955 'getelementptr' 'demod_tempout_addr_12' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & and_ln126)> <Delay = 0.00>
ST_102 : Operation 956 [1/1] (1.17ns)   --->   "%store_ln128 = store i6 48, i9 %demod_tempout_addr_12" [apskdemod.cpp:128]   --->   Operation 956 'store' 'store_ln128' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & !and_ln123 & and_ln126)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 957 [1/1] (0.00ns)   --->   "%demod_tempout_addr_10 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:125]   --->   Operation 957 'getelementptr' 'demod_tempout_addr_10' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & and_ln123)> <Delay = 0.00>
ST_102 : Operation 958 [1/1] (1.17ns)   --->   "%store_ln125 = store i6 16, i9 %demod_tempout_addr_10" [apskdemod.cpp:125]   --->   Operation 958 'store' 'store_ln125' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & !and_ln120 & and_ln123)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 959 [1/1] (0.00ns)   --->   "%demod_tempout_addr_8 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:122]   --->   Operation 959 'getelementptr' 'demod_tempout_addr_8' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & and_ln120)> <Delay = 0.00>
ST_102 : Operation 960 [1/1] (1.17ns)   --->   "%store_ln122 = store i6 20, i9 %demod_tempout_addr_8" [apskdemod.cpp:122]   --->   Operation 960 'store' 'store_ln122' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & !and_ln117 & and_ln120)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 961 [1/1] (0.00ns)   --->   "%demod_tempout_addr_6 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:119]   --->   Operation 961 'getelementptr' 'demod_tempout_addr_6' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & and_ln117)> <Delay = 0.00>
ST_102 : Operation 962 [1/1] (1.17ns)   --->   "%store_ln119 = store i6 28, i9 %demod_tempout_addr_6" [apskdemod.cpp:119]   --->   Operation 962 'store' 'store_ln119' <Predicate = (!and_ln26 & !and_ln29 & and_ln32 & and_ln117)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 963 [1/1] (0.00ns)   --->   "%demod_tempout_addr_5 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:87]   --->   Operation 963 'getelementptr' 'demod_tempout_addr_5' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79)> <Delay = 0.00>
ST_102 : Operation 964 [1/1] (1.17ns)   --->   "%store_ln114 = store i6 12, i9 %demod_tempout_addr_5" [apskdemod.cpp:114]   --->   Operation 964 'store' 'store_ln114' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103 & !and_ln106 & !and_ln109)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 965 [1/1] (1.17ns)   --->   "%store_ln111 = store i6 14, i9 %demod_tempout_addr_5" [apskdemod.cpp:111]   --->   Operation 965 'store' 'store_ln111' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103 & !and_ln106 & and_ln109)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 966 [1/1] (1.17ns)   --->   "%store_ln108 = store i6 10, i9 %demod_tempout_addr_5" [apskdemod.cpp:108]   --->   Operation 966 'store' 'store_ln108' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & !and_ln103 & and_ln106)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 967 [1/1] (1.17ns)   --->   "%store_ln105 = store i6 26, i9 %demod_tempout_addr_5" [apskdemod.cpp:105]   --->   Operation 967 'store' 'store_ln105' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & !and_ln100 & and_ln103)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 968 [1/1] (1.17ns)   --->   "%store_ln102 = store i6 27, i9 %demod_tempout_addr_5" [apskdemod.cpp:102]   --->   Operation 968 'store' 'store_ln102' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & !and_ln97 & and_ln100)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 969 [1/1] (1.17ns)   --->   "%store_ln99 = store i6 11, i9 %demod_tempout_addr_5" [apskdemod.cpp:99]   --->   Operation 969 'store' 'store_ln99' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & !and_ln94 & and_ln97)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 970 [1/1] (1.17ns)   --->   "%store_ln96 = store i6 15, i9 %demod_tempout_addr_5" [apskdemod.cpp:96]   --->   Operation 970 'store' 'store_ln96' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & !and_ln91 & and_ln94)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 971 [1/1] (1.17ns)   --->   "%store_ln93 = store i6 13, i9 %demod_tempout_addr_5" [apskdemod.cpp:93]   --->   Operation 971 'store' 'store_ln93' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & !and_ln88 & and_ln91)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 972 [1/1] (1.17ns)   --->   "%store_ln90 = store i6 9, i9 %demod_tempout_addr_5" [apskdemod.cpp:90]   --->   Operation 972 'store' 'store_ln90' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & !and_ln85 & and_ln88)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 973 [1/1] (1.17ns)   --->   "%store_ln87 = store i6 25, i9 %demod_tempout_addr_5" [apskdemod.cpp:87]   --->   Operation 973 'store' 'store_ln87' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & !and_ln82 & and_ln85)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 974 [1/1] (1.17ns)   --->   "%store_ln84 = store i6 24, i9 %demod_tempout_addr_5" [apskdemod.cpp:84]   --->   Operation 974 'store' 'store_ln84' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & !and_ln79 & and_ln82)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 975 [1/1] (0.00ns)   --->   "%demod_tempout_addr_4 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:81]   --->   Operation 975 'getelementptr' 'demod_tempout_addr_4' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & and_ln79)> <Delay = 0.00>
ST_102 : Operation 976 [1/1] (1.17ns)   --->   "%store_ln81 = store i6 8, i9 %demod_tempout_addr_4" [apskdemod.cpp:81]   --->   Operation 976 'store' 'store_ln81' <Predicate = (!and_ln26 & and_ln29 & !and_ln76 & and_ln79)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 977 [1/1] (0.00ns)   --->   "%demod_tempout_addr_3 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:78]   --->   Operation 977 'getelementptr' 'demod_tempout_addr_3' <Predicate = (!and_ln26 & and_ln29 & and_ln76)> <Delay = 0.00>
ST_102 : Operation 978 [1/1] (1.17ns)   --->   "%store_ln78 = store i6 12, i9 %demod_tempout_addr_3" [apskdemod.cpp:78]   --->   Operation 978 'store' 'store_ln78' <Predicate = (!and_ln26 & and_ln29 & and_ln76)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 979 [1/1] (0.00ns)   --->   "%demod_tempout_addr_1 = getelementptr i6 %demod_tempout, i64 0, i64 %i_3_cast" [apskdemod.cpp:52]   --->   Operation 979 'getelementptr' 'demod_tempout_addr_1' <Predicate = (and_ln26)> <Delay = 0.00>
ST_102 : Operation 980 [1/1] (1.17ns)   --->   "%store_ln73 = store i6 0, i9 %demod_tempout_addr_1" [apskdemod.cpp:73]   --->   Operation 980 'store' 'store_ln73' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62 & !and_ln65 & !and_ln68)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 981 [1/1] (1.17ns)   --->   "%store_ln70 = store i6 2, i9 %demod_tempout_addr_1" [apskdemod.cpp:70]   --->   Operation 981 'store' 'store_ln70' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62 & !and_ln65 & and_ln68)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 982 [1/1] (1.17ns)   --->   "%store_ln67 = store i6 6, i9 %demod_tempout_addr_1" [apskdemod.cpp:67]   --->   Operation 982 'store' 'store_ln67' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & !and_ln62 & and_ln65)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 983 [1/1] (1.17ns)   --->   "%store_ln64 = store i6 7, i9 %demod_tempout_addr_1" [apskdemod.cpp:64]   --->   Operation 983 'store' 'store_ln64' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & !and_ln59 & and_ln62)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 984 [1/1] (1.17ns)   --->   "%store_ln61 = store i6 3, i9 %demod_tempout_addr_1" [apskdemod.cpp:61]   --->   Operation 984 'store' 'store_ln61' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & !and_ln56 & and_ln59)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 985 [1/1] (1.17ns)   --->   "%store_ln58 = store i6 1, i9 %demod_tempout_addr_1" [apskdemod.cpp:58]   --->   Operation 985 'store' 'store_ln58' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & !and_ln53 & and_ln56)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 986 [1/1] (1.17ns)   --->   "%store_ln55 = store i6 5, i9 %demod_tempout_addr_1" [apskdemod.cpp:55]   --->   Operation 986 'store' 'store_ln55' <Predicate = (and_ln26 & !and_ln47 & !and_ln50 & and_ln53)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 987 [1/1] (1.17ns)   --->   "%store_ln52 = store i6 4, i9 %demod_tempout_addr_1" [apskdemod.cpp:52]   --->   Operation 987 'store' 'store_ln52' <Predicate = (and_ln26 & !and_ln47 & and_ln50)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 988 [1/1] (1.17ns)   --->   "%store_ln49 = store i6 0, i9 %demod_tempout_addr_1" [apskdemod.cpp:49]   --->   Operation 988 'store' 'store_ln49' <Predicate = (and_ln26 & and_ln47)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_102 : Operation 989 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 989 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 103 <SV = 8> <Delay = 0.38>
ST_103 : Operation 990 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 990 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 104 <SV = 9> <Delay = 1.17>
ST_104 : Operation 991 [1/1] (0.00ns)   --->   "%k = phi i9 %add_ln346, void %.split, i9 0, void %.preheader.preheader" [apskdemod.cpp:346]   --->   Operation 991 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 992 [1/1] (0.71ns)   --->   "%add_ln346 = add i9 %k, i9 1" [apskdemod.cpp:346]   --->   Operation 992 'add' 'add_ln346' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 993 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 993 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 994 [1/1] (0.59ns)   --->   "%icmp_ln346 = icmp_eq  i9 %k, i9 340" [apskdemod.cpp:346]   --->   Operation 994 'icmp' 'icmp_ln346' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 995 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 340, i64 340, i64 340"   --->   Operation 995 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 996 [1/1] (0.00ns)   --->   "%br_ln346 = br i1 %icmp_ln346, void %.split, void" [apskdemod.cpp:346]   --->   Operation 996 'br' 'br_ln346' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 997 [1/1] (0.00ns)   --->   "%k_cast = zext i9 %k" [apskdemod.cpp:346]   --->   Operation 997 'zext' 'k_cast' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_104 : Operation 998 [1/1] (0.00ns)   --->   "%demod_tempout_addr_2 = getelementptr i6 %demod_tempout, i64 0, i64 %k_cast" [apskdemod.cpp:355]   --->   Operation 998 'getelementptr' 'demod_tempout_addr_2' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_104 : Operation 999 [2/2] (1.17ns)   --->   "%demod_tempout_load = load i9 %demod_tempout_addr_2" [apskdemod.cpp:355]   --->   Operation 999 'load' 'demod_tempout_load' <Predicate = (!icmp_ln346)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>

State 105 <SV = 10> <Delay = 1.17>
ST_105 : Operation 1000 [1/2] (1.17ns)   --->   "%demod_tempout_load = load i9 %demod_tempout_addr_2" [apskdemod.cpp:355]   --->   Operation 1000 'load' 'demod_tempout_load' <Predicate = (!icmp_ln346)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 340> <RAM>
ST_105 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln355 = zext i6 %demod_tempout_load" [apskdemod.cpp:355]   --->   Operation 1001 'zext' 'zext_ln355' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_105 : Operation 1002 [2/2] (0.00ns)   --->   "%write_ln355 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %demod_datout, i32 %zext_ln355" [apskdemod.cpp:355]   --->   Operation 1002 'write' 'write_ln355' <Predicate = (!icmp_ln346)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 106 <SV = 11> <Delay = 0.00>
ST_106 : Operation 1003 [1/1] (0.00ns)   --->   "%specloopname_ln346 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [apskdemod.cpp:346]   --->   Operation 1003 'specloopname' 'specloopname_ln346' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_106 : Operation 1004 [1/2] (0.00ns)   --->   "%write_ln355 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %demod_datout, i32 %zext_ln355" [apskdemod.cpp:355]   --->   Operation 1004 'write' 'write_ln355' <Predicate = (!icmp_ln346)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_106 : Operation 1005 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 1005 'br' 'br_ln0' <Predicate = (!icmp_ln346)> <Delay = 0.00>

State 107 <SV = 10> <Delay = 0.00>
ST_107 : Operation 1006 [1/1] (0.00ns)   --->   "%ret_ln356 = ret" [apskdemod.cpp:356]   --->   Operation 1006 'ret' 'ret_ln356' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', apskdemod.cpp:20) with incoming values : ('add_ln20', apskdemod.cpp:20) [40]  (0.387 ns)

 <State 2>: 1.76ns
The critical path consists of the following:
	'phi' operation ('i', apskdemod.cpp:20) with incoming values : ('add_ln20', apskdemod.cpp:20) [40]  (0 ns)
	'getelementptr' operation ('demod_tempout_addr', apskdemod.cpp:20) [49]  (0 ns)
	'store' operation ('store_ln20', apskdemod.cpp:20) of constant 0 on array 'demod_tempout', apskdemod.cpp:13 [50]  (1.17 ns)
	blocking operation 0.593 ns on control path)

 <State 3>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', apskdemod.cpp:21) with incoming values : ('add_ln21', apskdemod.cpp:21) [55]  (0.387 ns)

 <State 4>: 1.79ns
The critical path consists of the following:
	'phi' operation ('i', apskdemod.cpp:21) with incoming values : ('add_ln21', apskdemod.cpp:21) [55]  (0 ns)
	'getelementptr' operation ('demod_tempouti_addr', apskdemod.cpp:21) [66]  (0 ns)
	'store' operation ('store_ln21', apskdemod.cpp:21) of variable 'bitcast_ln21', apskdemod.cpp:21 on array 'demod_tempouti', apskdemod.cpp:14 [67]  (1.2 ns)
	blocking operation 0.593 ns on control path)

 <State 5>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', apskdemod.cpp:22) with incoming values : ('add_ln22', apskdemod.cpp:22) [72]  (0.387 ns)

 <State 6>: 1.79ns
The critical path consists of the following:
	'phi' operation ('i', apskdemod.cpp:22) with incoming values : ('add_ln22', apskdemod.cpp:22) [72]  (0 ns)
	'getelementptr' operation ('demod_tempoutq_addr', apskdemod.cpp:22) [83]  (0 ns)
	'store' operation ('store_ln22', apskdemod.cpp:22) of variable 'bitcast_ln22', apskdemod.cpp:22 on array 'demod_tempoutq', apskdemod.cpp:15 [84]  (1.2 ns)
	blocking operation 0.593 ns on control path)

 <State 7>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', apskdemod.cpp:23) with incoming values : ('add_ln23', apskdemod.cpp:23) [89]  (0.387 ns)

 <State 8>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', apskdemod.cpp:23) with incoming values : ('add_ln23', apskdemod.cpp:23) [89]  (0 ns)
	'getelementptr' operation ('demod_tempouti_addr_1', apskdemod.cpp:24) [98]  (0 ns)
	'load' operation ('__x', apskdemod.cpp:24) on array 'demod_tempouti', apskdemod.cpp:14 [99]  (1.2 ns)

 <State 9>: 1.2ns
The critical path consists of the following:
	'load' operation ('__x', apskdemod.cpp:24) on array 'demod_tempouti', apskdemod.cpp:14 [99]  (1.2 ns)

 <State 10>: 6.42ns
The critical path consists of the following:
	'fpext' operation ('x', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:441) [100]  (6.42 ns)

 <State 11>: 1.73ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (1.73 ns)

 <State 12>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 13>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 14>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 15>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 16>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 17>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 18>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 19>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 20>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 21>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 22>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 23>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 24>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 25>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 26>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 27>: 7.12ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (7.12 ns)

 <State 28>: 1.77ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [101]  (1.77 ns)

 <State 29>: 7.09ns
The critical path consists of the following:
	'dadd' operation ('add', apskdemod.cpp:24) [106]  (7.09 ns)

 <State 30>: 7.09ns
The critical path consists of the following:
	'dadd' operation ('add', apskdemod.cpp:24) [106]  (7.09 ns)

 <State 31>: 7.09ns
The critical path consists of the following:
	'dadd' operation ('add', apskdemod.cpp:24) [106]  (7.09 ns)

 <State 32>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('demod_r2', apskdemod.cpp:24) [107]  (1.82 ns)

 <State 33>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('demod_r2', apskdemod.cpp:24) [107]  (1.82 ns)

 <State 34>: 5.78ns
The critical path consists of the following:
	'fsqrt' operation ('demod_r', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [108]  (5.78 ns)

 <State 35>: 5.78ns
The critical path consists of the following:
	'fsqrt' operation ('demod_r', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [108]  (5.78 ns)

 <State 36>: 5.78ns
The critical path consists of the following:
	'fsqrt' operation ('demod_r', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [108]  (5.78 ns)

 <State 37>: 5.78ns
The critical path consists of the following:
	'fsqrt' operation ('demod_r', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [108]  (5.78 ns)

 <State 38>: 5.78ns
The critical path consists of the following:
	'fsqrt' operation ('demod_r', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [108]  (5.78 ns)

 <State 39>: 5.78ns
The critical path consists of the following:
	'fsqrt' operation ('demod_r', /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [108]  (5.78 ns)

 <State 40>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', apskdemod.cpp:26) [115]  (1.65 ns)

 <State 41>: 6.42ns
The critical path consists of the following:
	'fpext' operation ('conv', apskdemod.cpp:29) [121]  (6.42 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_8', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [702]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_8', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [702]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_8', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [702]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.3 ns)

 <State 62>: 7.03ns
The critical path consists of the following:
	'call' operation ('tmp_9', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/atan2float.cpp:7) to 'atan2_cordic<float>' [577]  (7.03 ns)

 <State 63>: 6.42ns
The critical path consists of the following:
	'fpext' operation ('conv1', apskdemod.cpp:41) [704]  (6.42 ns)

 <State 64>: 6.83ns
The critical path consists of the following:
	'ddiv' operation ('div', apskdemod.cpp:41) [705]  (6.83 ns)

 <State 65>: 6.83ns
The critical path consists of the following:
	'ddiv' operation ('div', apskdemod.cpp:41) [705]  (6.83 ns)

 <State 66>: 6.83ns
The critical path consists of the following:
	'ddiv' operation ('div1', apskdemod.cpp:41) [580]  (6.83 ns)

 <State 67>: 6.83ns
The critical path consists of the following:
	'ddiv' operation ('div1', apskdemod.cpp:41) [580]  (6.83 ns)

 <State 68>: 6.83ns
The critical path consists of the following:
	'ddiv' operation ('div1', apskdemod.cpp:41) [580]  (6.83 ns)

 <State 69>: 6.83ns
The critical path consists of the following:
	'ddiv' operation ('div1', apskdemod.cpp:41) [580]  (6.83 ns)

 <State 70>: 6.83ns
The critical path consists of the following:
	'ddiv' operation ('div1', apskdemod.cpp:41) [580]  (6.83 ns)

 <State 71>: 6.83ns
The critical path consists of the following:
	'ddiv' operation ('div1', apskdemod.cpp:41) [580]  (6.83 ns)

 <State 72>: 6.83ns
The critical path consists of the following:
	'ddiv' operation ('div1', apskdemod.cpp:41) [580]  (6.83 ns)

 <State 73>: 6.83ns
The critical path consists of the following:
	'ddiv' operation ('div1', apskdemod.cpp:41) [580]  (6.83 ns)

 <State 74>: 6.83ns
The critical path consists of the following:
	'ddiv' operation ('div1', apskdemod.cpp:41) [580]  (6.83 ns)

 <State 75>: 6.83ns
The critical path consists of the following:
	'ddiv' operation ('div1', apskdemod.cpp:41) [580]  (6.83 ns)

 <State 76>: 6.83ns
The critical path consists of the following:
	'ddiv' operation ('div1', apskdemod.cpp:41) [580]  (6.83 ns)

 <State 77>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('conv4', apskdemod.cpp:41) [581]  (1.82 ns)

 <State 78>: 3.47ns
The critical path consists of the following:
	'fptrunc' operation ('demod_angle_tan2', apskdemod.cpp:41) [142]  (1.82 ns)
	'fcmp' operation ('tmp_33', apskdemod.cpp:182) [153]  (1.65 ns)

 <State 79>: 1.89ns
The critical path consists of the following:
	'fcmp' operation ('tmp_27', apskdemod.cpp:117) [149]  (1.65 ns)
	'and' operation ('and_ln117_1', apskdemod.cpp:117) [150]  (0.122 ns)
	'and' operation ('and_ln182', apskdemod.cpp:182) [154]  (0.122 ns)
	blocking operation 2.22e-16 ns on control path)

 <State 80>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_40', apskdemod.cpp:185) [157]  (1.65 ns)
	'and' operation ('and_ln185_1', apskdemod.cpp:185) [158]  (0 ns)
	'and' operation ('and_ln185', apskdemod.cpp:185) [160]  (0.122 ns)

 <State 81>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_46', apskdemod.cpp:123) [395]  (1.65 ns)
	'and' operation ('and_ln123_1', apskdemod.cpp:123) [396]  (0 ns)
	'and' operation ('and_ln123', apskdemod.cpp:123) [398]  (0.122 ns)

 <State 82>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_56', apskdemod.cpp:191) [169]  (1.65 ns)
	'and' operation ('and_ln191_1', apskdemod.cpp:191) [170]  (0 ns)
	'and' operation ('and_ln191', apskdemod.cpp:191) [172]  (0.122 ns)

 <State 83>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_64', apskdemod.cpp:194) [175]  (1.65 ns)
	'and' operation ('and_ln194_1', apskdemod.cpp:194) [176]  (0 ns)
	'and' operation ('and_ln194', apskdemod.cpp:194) [178]  (0.122 ns)

 <State 84>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_72', apskdemod.cpp:197) [181]  (1.65 ns)
	'and' operation ('and_ln197_1', apskdemod.cpp:197) [182]  (0 ns)
	'and' operation ('and_ln197', apskdemod.cpp:197) [184]  (0.122 ns)

 <State 85>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_78', apskdemod.cpp:200) [187]  (1.65 ns)
	'and' operation ('and_ln200_1', apskdemod.cpp:200) [188]  (0 ns)
	'and' operation ('and_ln200', apskdemod.cpp:200) [190]  (0.122 ns)

 <State 86>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_84', apskdemod.cpp:203) [193]  (1.65 ns)
	'and' operation ('and_ln203_1', apskdemod.cpp:203) [194]  (0 ns)
	'and' operation ('and_ln203', apskdemod.cpp:203) [196]  (0.122 ns)

 <State 87>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_80', apskdemod.cpp:100) [637]  (1.65 ns)
	'and' operation ('and_ln100_1', apskdemod.cpp:100) [638]  (0 ns)
	'and' operation ('and_ln100', apskdemod.cpp:100) [640]  (0.122 ns)

 <State 88>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_96', apskdemod.cpp:209) [205]  (1.65 ns)
	'and' operation ('and_ln209_1', apskdemod.cpp:209) [206]  (0 ns)
	'and' operation ('and_ln209', apskdemod.cpp:209) [208]  (0.122 ns)

 <State 89>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_102', apskdemod.cpp:212) [211]  (1.65 ns)
	'and' operation ('and_ln212_1', apskdemod.cpp:212) [212]  (0 ns)
	'and' operation ('and_ln212', apskdemod.cpp:212) [214]  (0.122 ns)

 <State 90>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_106', apskdemod.cpp:215) [217]  (1.65 ns)
	'and' operation ('and_ln215_1', apskdemod.cpp:215) [218]  (0 ns)
	'and' operation ('and_ln215', apskdemod.cpp:215) [220]  (0.122 ns)

 <State 91>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_110', apskdemod.cpp:218) [223]  (1.65 ns)
	'and' operation ('and_ln218_1', apskdemod.cpp:218) [224]  (0 ns)
	'and' operation ('and_ln218', apskdemod.cpp:218) [226]  (0.122 ns)

 <State 92>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_114', apskdemod.cpp:221) [229]  (1.65 ns)
	'and' operation ('and_ln221_1', apskdemod.cpp:221) [230]  (0 ns)
	'and' operation ('and_ln221', apskdemod.cpp:221) [232]  (0.122 ns)

 <State 93>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_118', apskdemod.cpp:224) [235]  (1.65 ns)
	'and' operation ('and_ln224_1', apskdemod.cpp:224) [236]  (0 ns)
	'and' operation ('and_ln224', apskdemod.cpp:224) [238]  (0.122 ns)

 <State 94>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_122', apskdemod.cpp:227) [242]  (1.65 ns)
	'and' operation ('and_ln227_1', apskdemod.cpp:227) [243]  (0 ns)
	'and' operation ('and_ln227', apskdemod.cpp:227) [245]  (0.122 ns)

 <State 95>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_126', apskdemod.cpp:230) [248]  (1.65 ns)
	'and' operation ('and_ln230_1', apskdemod.cpp:230) [249]  (0 ns)
	'and' operation ('and_ln230', apskdemod.cpp:230) [251]  (0.122 ns)

 <State 96>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_130', apskdemod.cpp:233) [254]  (1.65 ns)
	'and' operation ('and_ln233_1', apskdemod.cpp:233) [255]  (0 ns)
	'and' operation ('and_ln233', apskdemod.cpp:233) [257]  (0.122 ns)

 <State 97>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_134', apskdemod.cpp:237) [260]  (1.65 ns)
	'and' operation ('and_ln237_1', apskdemod.cpp:237) [261]  (0 ns)
	'and' operation ('and_ln237', apskdemod.cpp:237) [263]  (0.122 ns)

 <State 98>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_138', apskdemod.cpp:240) [266]  (1.65 ns)
	'and' operation ('and_ln240_1', apskdemod.cpp:240) [267]  (0 ns)
	'and' operation ('and_ln240', apskdemod.cpp:240) [269]  (0.122 ns)

 <State 99>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_140', apskdemod.cpp:243) [272]  (1.65 ns)
	'and' operation ('and_ln243_1', apskdemod.cpp:243) [273]  (0 ns)
	'and' operation ('and_ln243', apskdemod.cpp:243) [275]  (0.122 ns)

 <State 100>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_142', apskdemod.cpp:246) [278]  (1.65 ns)
	'and' operation ('and_ln246_1', apskdemod.cpp:246) [279]  (0 ns)
	'and' operation ('and_ln246', apskdemod.cpp:246) [281]  (0.122 ns)

 <State 101>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_144', apskdemod.cpp:249) [284]  (1.65 ns)
	'and' operation ('and_ln249_1', apskdemod.cpp:249) [285]  (0 ns)
	'and' operation ('and_ln249', apskdemod.cpp:249) [287]  (0.122 ns)

 <State 102>: 2.94ns
The critical path consists of the following:
	'fcmp' operation ('tmp_146', apskdemod.cpp:252) [290]  (1.65 ns)
	'and' operation ('and_ln252_1', apskdemod.cpp:252) [291]  (0 ns)
	'and' operation ('and_ln252', apskdemod.cpp:252) [293]  (0.122 ns)
	blocking operation 1.17 ns on control path)

 <State 103>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', apskdemod.cpp:346) with incoming values : ('add_ln346', apskdemod.cpp:346) [793]  (0.387 ns)

 <State 104>: 1.17ns
The critical path consists of the following:
	'phi' operation ('k', apskdemod.cpp:346) with incoming values : ('add_ln346', apskdemod.cpp:346) [793]  (0 ns)
	'getelementptr' operation ('demod_tempout_addr_2', apskdemod.cpp:355) [802]  (0 ns)
	'load' operation ('demod_tempout_load', apskdemod.cpp:355) on array 'demod_tempout', apskdemod.cpp:13 [803]  (1.17 ns)

 <State 105>: 1.17ns
The critical path consists of the following:
	'load' operation ('demod_tempout_load', apskdemod.cpp:355) on array 'demod_tempout', apskdemod.cpp:13 [803]  (1.17 ns)

 <State 106>: 0ns
The critical path consists of the following:

 <State 107>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
