

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     128:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_3hER4N
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_C3tHdZ"
Running: cat _ptx_C3tHdZ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_LXx1Ra
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_LXx1Ra --output-file  /dev/null 2> _ptx_C3tHdZinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_C3tHdZ _ptx2_LXx1Ra _ptx_C3tHdZinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=46080 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:34:22 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 472936 (ipc=315.3) sim_rate=157645 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:34:23 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 917334 (ipc=366.9) sim_rate=229333 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:34:24 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f0a1c0e8990 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5901), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04697
n_activity=960 dram_eff=0.3812
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7768i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04774
n_activity=894 dram_eff=0.4161
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04594
n_activity=919 dram_eff=0.3896
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7771i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7622i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04466
n_activity=804 dram_eff=0.4328
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7792i bk5: 2a 7771i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04877
n_activity=987 dram_eff=0.385
bk0: 0a 7789i bk1: 2a 7768i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7772i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7617i bk11: 46a 7580i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04466
n_activity=756 dram_eff=0.4603
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1476 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=255912 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:34:25 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=274542 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:34:26 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4856,5904), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 10904  inst.: 1836606 (ipc=183.8) sim_rate=262372 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:34:27 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5134,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5427,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 126, Miss_rate = 0.325, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1265
	L1D_total_cache_miss_rate = 0.2752
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38331	W0_Scoreboard:47601	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	62 	59 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4838      4001      3069         0      2577         0      5116         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4435      4213       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         125       126       160    none         176    none         125    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       124    none         182       131       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       260
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       251         0       274       262       281       285       317       319       268       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02883
n_activity=1522 dram_eff=0.2943
bk0: 8a 15435i bk1: 2a 15512i bk2: 4a 15501i bk3: 2a 15515i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15524i bk8: 4a 15494i bk9: 4a 15504i bk10: 42a 15389i bk11: 46a 15334i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02754
n_activity=1310 dram_eff=0.3267
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15518i bk5: 2a 15516i bk6: 0a 15542i bk7: 6a 15464i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15396i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02806
n_activity=1535 dram_eff=0.284
bk0: 0a 15539i bk1: 2a 15518i bk2: 2a 15516i bk3: 4a 15501i bk4: 0a 15539i bk5: 4a 15489i bk6: 0a 15541i bk7: 2a 15521i bk8: 0a 15542i bk9: 12a 15412i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15314i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02934
n_activity=1509 dram_eff=0.3022
bk0: 2a 15520i bk1: 2a 15516i bk2: 4a 15503i bk3: 4a 15501i bk4: 0a 15539i bk5: 2a 15520i bk6: 2a 15519i bk7: 4a 15506i bk8: 2a 15520i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0175676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f0a1c5041e0 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11771), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03076
n_activity=1456 dram_eff=0.3283
bk0: 2a 15511i bk1: 2a 15514i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15506i bk6: 4a 15507i bk7: 0a 15545i bk8: 4a 15481i bk9: 2a 15508i bk10: 50a 15334i bk11: 48a 15311i bk12: 44a 15403i bk13: 46a 15337i bk14: 16a 15481i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0317889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02921
n_activity=1418 dram_eff=0.3202
bk0: 2a 15519i bk1: 6a 15485i bk2: 2a 15515i bk3: 2a 15522i bk4: 4a 15500i bk5: 2a 15518i bk6: 2a 15519i bk7: 2a 15525i bk8: 2a 15519i bk9: 2a 15521i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93378
	minimum = 6
	maximum = 32
Network latency average = 8.47095
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29571
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0249858
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0249858
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83057 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21911 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09422 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0233706 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0233706 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77961 (2 samples)
Accepted packet size average = 2.77961 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
gpgpu_simulation_rate = 1682 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(48,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2197008 (ipc=720.5) sim_rate=274626 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:34:28 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (529,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (529,11774), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(530,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(542,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(118,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (574,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (574,11774), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(575,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(576,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(119,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (726,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(727,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (771,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(772,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (812,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (812,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(813,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(813,11774)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(143,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (831,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(832,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (844,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(845,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (849,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(850,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (850,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(851,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (861,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(862,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (864,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(865,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (869,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(870,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (870,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(871,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (875,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(876,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (882,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(883,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (894,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(895,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (902,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(903,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (916,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(917,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (918,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(919,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(931,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (942,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(943,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(205,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (951,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(952,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (956,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(957,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (959,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(960,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (976,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(977,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (978,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(979,11774)
GPGPU-Sim uArch: cycles simulated: 12774  inst.: 2551272 (ipc=714.5) sim_rate=283474 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:34:29 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1009,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1010,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1027,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1028,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1030,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1031,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1036,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1037,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1039,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1040,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1043,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1044,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1051,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1056,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1066,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1067,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1074,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1075,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(212,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1080,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1081,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1085,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1086,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1122,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1123,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1123,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1124,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1126,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1127,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1128,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1129,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1129,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1130,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1133,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1134,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1136,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1137,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1140,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1141,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1142,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1143,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1157,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1158,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1175,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1176,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1176,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1177,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1177,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1180,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1185,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1199,11774), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(246,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1215,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1217,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1219,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1222,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1222,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1223,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1224,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1228,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1242,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1253,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1253,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1259,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1275,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1278,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1281,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1282,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1292,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1295,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1300,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1302,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1302,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1307,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1317,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1320,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1320,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1326,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1349,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1352,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1380,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1385,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1389,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1394,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1399,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1402,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1418,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1430,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1433,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1437,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1456,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2661,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2727,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2750,11774), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 14774  inst.: 2757474 (ipc=306.9) sim_rate=275747 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:34:30 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3083,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3206,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3277,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3295,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3505,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3625,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3630,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3753,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3840,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3904,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3922,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4068,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4096,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4174,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4331,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4400,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4402,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4579,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4658,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4684,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4738,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4748,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4765,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4835,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4949,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4981,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5059,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5204,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5309,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5460,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5587,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5892,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5894,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5920,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6003,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6016,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6020,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6132,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6378,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6704,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6705
gpu_sim_insn = 926846
gpu_ipc =     138.2321
gpu_tot_sim_cycle = 18479
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     149.5534
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 886
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 654, Miss = 225, Miss_rate = 0.344, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 199, Miss_rate = 0.327, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 630, Miss = 216, Miss_rate = 0.343, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 674, Miss = 236, Miss_rate = 0.350, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 548, Miss = 161, Miss_rate = 0.294, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 750, Miss = 287, Miss_rate = 0.383, Pending_hits = 295, Reservation_fails = 0
	L1D_cache_core[6]: Access = 654, Miss = 232, Miss_rate = 0.355, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[7]: Access = 708, Miss = 260, Miss_rate = 0.367, Pending_hits = 307, Reservation_fails = 0
	L1D_cache_core[8]: Access = 570, Miss = 188, Miss_rate = 0.330, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[9]: Access = 602, Miss = 199, Miss_rate = 0.331, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[10]: Access = 522, Miss = 156, Miss_rate = 0.299, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 210, Miss_rate = 0.331, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[12]: Access = 554, Miss = 165, Miss_rate = 0.298, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[13]: Access = 626, Miss = 212, Miss_rate = 0.339, Pending_hits = 318, Reservation_fails = 0
	L1D_cache_core[14]: Access = 562, Miss = 175, Miss_rate = 0.311, Pending_hits = 288, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3121
	L1D_total_cache_miss_rate = 0.3357
	L1D_total_cache_pending_hits = 4445
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2052
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1069
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60299
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 234, 120, 120, 120, 120, 120, 150, 150, 150, 150, 264, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 361, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2052
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8952	W0_Idle:80264	W0_Scoreboard:129704	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16416 {8:2052,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279072 {136:2052,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18478 
mrq_lat_table:1232 	57 	81 	119 	40 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2254 	980 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3273 	18 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1484 	543 	38 	2 	0 	0 	0 	2 	9 	38 	938 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2221      2769      1525      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2291      2724      1404      3507      4194      3022      2126      2706       928      3259      1692      2634      1774      1749      2338      3946 
dram[2]:      1116      4838      4001      3069      3015      2577      2640      5116      2322      4281      2784       907      1738      2028      2147      3860 
dram[3]:      1959      3229      2296      5079      1841      4679      2554      3174      4435      4213      2157       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3101      1360      1046      5478      2804      1459      4500      2775      1250      4410      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1577      3449      3504      1164       916      1853      1785      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 15.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1535/263 = 5.836502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         8         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 329
min_bank_accesses = 0!
chip skew: 58/46 = 1.26
average mf latency per bank:
dram[0]:        411       149       169       183       123       139       157       185       155       175       528       547       661       629       360       326
dram[1]:        112       126       157       126       162       138       126       184       187       123       510       595       600       592       328       498
dram[2]:        147       153       148       172       177       179       124       174       135       189       511       681       629       613       311       342
dram[3]:        188       142       176       174       190       186       141       184       181       132       557       638       597       545       361       332
dram[4]:        142       187       127       166       156       166       152       137       192       155      2432       512       556       618       478       347
dram[5]:        152       198       167       183       187       141       168       143       134       174       578       645       516       598       424       314
maximum mf latency per bank:
dram[0]:        282       281       289       278       252       259       271       283       268       283       294       284       321       301       268       277
dram[1]:        277       264       268       252       274       252       267       278       277       252       290       284       288       292       271       278
dram[2]:        268       251       288       279       272       278       252       301       257       282       277       282       313       288       268       268
dram[3]:        280       251       278       279       297       277       251       277       282       268       289       287       282       280       268       268
dram[4]:        257       280       260       277       278       278       251       269       277       265       281       285       317       319       277       294
dram[5]:        270       277       282       277       279       272       253       278       252       277       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23862 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03788
n_activity=3704 dram_eff=0.2495
bk0: 18a 24156i bk1: 14a 24207i bk2: 16a 24157i bk3: 10a 24252i bk4: 12a 24265i bk5: 10a 24278i bk6: 10a 24300i bk7: 10a 24260i bk8: 14a 24242i bk9: 12a 24240i bk10: 46a 24208i bk11: 56a 24062i bk12: 54a 24211i bk13: 48a 24207i bk14: 34a 24300i bk15: 40a 24232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0280443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23867 n_act=41 n_pre=25 n_req=256 n_rd=402 n_write=55 bw_util=0.03747
n_activity=3655 dram_eff=0.2501
bk0: 10a 24288i bk1: 6a 24314i bk2: 10a 24262i bk3: 2a 24366i bk4: 14a 24255i bk5: 10a 24309i bk6: 10a 24279i bk7: 32a 24011i bk8: 20a 24207i bk9: 14a 24271i bk10: 50a 24145i bk11: 50a 24107i bk12: 64a 24166i bk13: 56a 24114i bk14: 26a 24288i bk15: 28a 24264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0240262
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23881 n_act=42 n_pre=26 n_req=248 n_rd=386 n_write=55 bw_util=0.03616
n_activity=3656 dram_eff=0.2412
bk0: 8a 24307i bk1: 8a 24324i bk2: 14a 24239i bk3: 16a 24217i bk4: 4a 24337i bk5: 14a 24230i bk6: 6a 24324i bk7: 16a 24178i bk8: 12a 24256i bk9: 32a 24049i bk10: 44a 24199i bk11: 46a 24178i bk12: 56a 24162i bk13: 50a 24153i bk14: 28a 24302i bk15: 32a 24314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0224272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23884 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.03526
n_activity=3747 dram_eff=0.2295
bk0: 16a 24180i bk1: 8a 24310i bk2: 10a 24261i bk3: 10a 24272i bk4: 6a 24275i bk5: 6a 24300i bk6: 8a 24323i bk7: 12a 24251i bk8: 20a 24185i bk9: 20a 24203i bk10: 50a 24173i bk11: 50a 24127i bk12: 54a 24250i bk13: 60a 24085i bk14: 30a 24307i bk15: 24a 24330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0224682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23825 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03944
n_activity=3930 dram_eff=0.2448
bk0: 14a 24265i bk1: 12a 24224i bk2: 4a 24333i bk3: 16a 24228i bk4: 18a 24180i bk5: 20a 24157i bk6: 10a 24303i bk7: 14a 24245i bk8: 12a 24237i bk9: 10a 24276i bk10: 52a 24159i bk11: 52a 24102i bk12: 58a 24101i bk13: 54a 24121i bk14: 40a 24228i bk15: 38a 24214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0330463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23850 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03854
n_activity=3678 dram_eff=0.2556
bk0: 12a 24284i bk1: 20a 24146i bk2: 20a 24189i bk3: 14a 24238i bk4: 16a 24211i bk5: 10a 24279i bk6: 10a 24302i bk7: 18a 24212i bk8: 14a 24256i bk9: 10a 24270i bk10: 50a 24184i bk11: 44a 24195i bk12: 52a 24214i bk13: 50a 24173i bk14: 34a 24233i bk15: 38a 24247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0259943

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287, Miss = 102, Miss_rate = 0.355, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 244, Miss = 100, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[3]: Access = 246, Miss = 99, Miss_rate = 0.402, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 86, Miss_rate = 0.417, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 258, Miss = 107, Miss_rate = 0.415, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 229, Miss = 97, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 228, Miss = 95, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 607, Miss = 104, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 246, Miss = 108, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 239, Miss = 104, Miss_rate = 0.435, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 231, Miss = 102, Miss_rate = 0.442, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3294
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3661
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11772
icnt_total_pkts_simt_to_mem=4461
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.00485
	minimum = 6
	maximum = 26
Network latency average = 7.76379
	minimum = 6
	maximum = 22
Slowest packet = 2883
Flit latency average = 6.75945
	minimum = 6
	maximum = 18
Slowest flit = 10469
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216312
	minimum = 0.011484 (at node 10)
	maximum = 0.0663684 (at node 23)
Accepted packet rate average = 0.0216312
	minimum = 0.011484 (at node 10)
	maximum = 0.0663684 (at node 23)
Injected flit rate average = 0.048637
	minimum = 0.01566 (at node 10)
	maximum = 0.122446 (at node 23)
Accepted flit rate average= 0.048637
	minimum = 0.0252051 (at node 19)
	maximum = 0.118717 (at node 23)
Injected packet length average = 2.24847
Accepted packet length average = 2.24847
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.22199 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.73401 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Flit latency average = 7.6493 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0128157 (3 samples)
	minimum = 0.00750763 (3 samples)
	maximum = 0.0324894 (3 samples)
Accepted packet rate average = 0.0128157 (3 samples)
	minimum = 0.00750763 (3 samples)
	maximum = 0.0324894 (3 samples)
Injected flit rate average = 0.0317928 (3 samples)
	minimum = 0.00889962 (3 samples)
	maximum = 0.0775572 (3 samples)
Accepted flit rate average = 0.0317928 (3 samples)
	minimum = 0.0135555 (3 samples)
	maximum = 0.0725355 (3 samples)
Injected packet size average = 2.48078 (3 samples)
Accepted packet size average = 2.48078 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1847 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18479)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(3,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(11,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(85,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (397,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(398,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (398,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(399,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (400,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(401,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (404,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(405,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (416,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(417,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (421,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(422,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (422,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(423,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (425,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(426,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (436,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(437,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (440,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(441,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (442,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(443,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (446,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(447,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (447,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(448,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (451,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(452,18479)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(92,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (461,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(462,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (463,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(464,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (472,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(473,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (486,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(487,18479)
GPGPU-Sim uArch: cycles simulated: 18979  inst.: 3102347 (ipc=677.5) sim_rate=282031 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:34:31 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (508,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(509,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (513,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(514,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (516,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(517,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (524,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(525,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (525,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(526,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (528,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(529,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (532,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(533,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (533,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(534,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (534,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(535,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (536,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(537,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (538,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(539,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (547,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(548,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(593,18479)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(90,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (663,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(664,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (683,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(684,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (692,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(693,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (703,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(704,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (767,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(768,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (789,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(790,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (798,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(799,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (803,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(804,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (814,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(815,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (815,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(816,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (821,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(822,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (869,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(870,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (963,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(964,18479)
GPGPU-Sim uArch: cycles simulated: 19479  inst.: 3238861 (ipc=475.3) sim_rate=269905 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:34:32 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1030,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1031,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1064,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1065,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1089,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1090,18479)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(26,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2339,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2340,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2370,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2371,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2643,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2644,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2676,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2677,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2756,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2757,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2792,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2793,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2798,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2799,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2927,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2928,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2935,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2936,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2978,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2979,18479)
GPGPU-Sim uArch: cycles simulated: 21479  inst.: 3298719 (ipc=178.4) sim_rate=253747 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:34:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3056,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3057,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3094,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3095,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3135,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(3136,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3219,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3220,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3284,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3285,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3290,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3291,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3308,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3309,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3403,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3404,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3409,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3410,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3411,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3412,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3502,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3503,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3567,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3568,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3711,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3712,18479)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(161,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3810,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3811,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3816,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3817,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3836,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3837,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3848,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3849,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3914,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(3915,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3923,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3924,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3947,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3948,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3976,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(3977,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4019,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4020,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4074,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4075,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4162,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4163,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4208,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4209,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4212,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4213,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4308,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4309,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4354,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4355,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4411,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4412,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4426,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4427,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4429,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4430,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4431,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4432,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4506,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4507,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4548,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4549,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4566,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4567,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4612,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4613,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4663,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4664,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4671,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4672,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4703,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4704,18479)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(185,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4769,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4770,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4840,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4841,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4892,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4893,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4987,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4988,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4993,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4994,18479)
GPGPU-Sim uArch: cycles simulated: 23479  inst.: 3468495 (ipc=141.0) sim_rate=247749 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:34:34 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5106,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5107,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5151,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5152,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5194,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5195,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5261,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5262,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5270,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5271,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5422,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5423,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5516,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5517,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5586,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5587,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5600,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5601,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5669,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5670,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5673,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5674,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5722,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5723,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5724,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5725,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5779,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5780,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5785,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5786,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5799,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5800,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5857,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5858,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5888,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5889,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5941,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5942,18479)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(205,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6203,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(6204,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6205,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6206,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6348,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6349,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6425,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6426,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6477,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6478,18479)
GPGPU-Sim uArch: cycles simulated: 24979  inst.: 3566943 (ipc=123.6) sim_rate=237796 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:34:35 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6500,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6501,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6547,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6548,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6582,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6583,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6590,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6591,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6866,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6867,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6872,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6873,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6994,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6995,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7000,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7001,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7113,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7114,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7200,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7201,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7287,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7288,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7417,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7418,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7480,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7481,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7820,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7821,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8241,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(8242,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8342,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8343,18479)
GPGPU-Sim uArch: cycles simulated: 26979  inst.: 3639608 (ipc=103.1) sim_rate=227475 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:34:36 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(232,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9166,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9167,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9321,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9322,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9535,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9536,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9567,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9568,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9722,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9723,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9734,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9735,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9862,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9863,18479)
GPGPU-Sim uArch: cycles simulated: 28479  inst.: 3672679 (ipc=90.9) sim_rate=216039 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:34:37 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10031,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10032,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10150,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10151,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10410,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(10411,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10438,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(10439,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10969,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10970,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (11564,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(11565,18479)
GPGPU-Sim uArch: cycles simulated: 30479  inst.: 3714874 (ipc=79.3) sim_rate=206381 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:34:38 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12056,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12057,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12067,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(12068,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12320,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(12321,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12456,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(12457,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12532,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12533,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12600,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(12601,18479)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(246,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13275,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13276,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13570,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13571,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13590,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13591,18479)
GPGPU-Sim uArch: cycles simulated: 32479  inst.: 3759253 (ipc=71.1) sim_rate=197855 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:34:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (14367,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(14368,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14536,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14774,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14794,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14998,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15073,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15129,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15340,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15409,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15450,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15473,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15485,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15487,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15664,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15712,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15972,18479), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 34479  inst.: 3781191 (ipc=63.6) sim_rate=189059 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:34:40 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16016,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16048,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16133,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16344,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16361,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16763,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17045,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17124,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17148,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17295,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17327,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17445,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17455,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17703,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17925,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17984,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18106,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18307,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18354,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18442,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (18493,18479), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 36979  inst.: 3802296 (ipc=56.1) sim_rate=181061 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:34:41 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18640,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18641,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18661,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18867,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18877,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19110,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19204,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19263,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19340,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19584,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19695,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19762,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20115,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (20330,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (20502,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20575,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (20641,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20665,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20698,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (20776,18479), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 39479  inst.: 3823459 (ipc=50.5) sim_rate=173793 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:34:42 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21038,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21101,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21209,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (21264,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21266,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21315,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21374,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21394,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21478,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (21685,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21730,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21736,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21810,18479), 1 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(248,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21890,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21938,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21977,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21982,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22023,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (22273,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22492,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22506,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22581,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22727,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22728,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (22868,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23126,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23169,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23758,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (24044,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24127,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24150,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24170,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24241,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24929,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 24930
gpu_sim_insn = 1073691
gpu_ipc =      43.0682
gpu_tot_sim_cycle = 43409
gpu_tot_sim_insn = 3837289
gpu_tot_ipc =      88.3985
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6164
gpu_stall_icnt2sh    = 20718
gpu_total_sim_rate=174422

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 147807
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0068
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 3648, Miss = 1940, Miss_rate = 0.532, Pending_hits = 469, Reservation_fails = 11093
	L1D_cache_core[1]: Access = 3518, Miss = 1794, Miss_rate = 0.510, Pending_hits = 399, Reservation_fails = 10471
	L1D_cache_core[2]: Access = 3154, Miss = 1604, Miss_rate = 0.509, Pending_hits = 424, Reservation_fails = 7662
	L1D_cache_core[3]: Access = 3480, Miss = 1916, Miss_rate = 0.551, Pending_hits = 475, Reservation_fails = 9501
	L1D_cache_core[4]: Access = 3801, Miss = 2044, Miss_rate = 0.538, Pending_hits = 494, Reservation_fails = 11237
	L1D_cache_core[5]: Access = 3122, Miss = 1550, Miss_rate = 0.496, Pending_hits = 420, Reservation_fails = 6142
	L1D_cache_core[6]: Access = 3408, Miss = 1730, Miss_rate = 0.508, Pending_hits = 420, Reservation_fails = 7946
	L1D_cache_core[7]: Access = 3671, Miss = 1965, Miss_rate = 0.535, Pending_hits = 450, Reservation_fails = 10481
	L1D_cache_core[8]: Access = 3312, Miss = 1696, Miss_rate = 0.512, Pending_hits = 405, Reservation_fails = 9160
	L1D_cache_core[9]: Access = 3735, Miss = 2014, Miss_rate = 0.539, Pending_hits = 468, Reservation_fails = 9886
	L1D_cache_core[10]: Access = 3668, Miss = 1897, Miss_rate = 0.517, Pending_hits = 395, Reservation_fails = 10117
	L1D_cache_core[11]: Access = 3391, Miss = 1745, Miss_rate = 0.515, Pending_hits = 427, Reservation_fails = 8626
	L1D_cache_core[12]: Access = 3007, Miss = 1594, Miss_rate = 0.530, Pending_hits = 452, Reservation_fails = 9323
	L1D_cache_core[13]: Access = 3865, Miss = 2062, Miss_rate = 0.534, Pending_hits = 484, Reservation_fails = 11826
	L1D_cache_core[14]: Access = 3378, Miss = 1720, Miss_rate = 0.509, Pending_hits = 423, Reservation_fails = 8436
	L1D_total_cache_accesses = 52158
	L1D_total_cache_misses = 27271
	L1D_total_cache_miss_rate = 0.5229
	L1D_total_cache_pending_hits = 6605
	L1D_total_cache_reservation_fails = 141907
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 27059
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 90941
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26579
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50966
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 146809
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
180, 492, 294, 180, 266, 434, 434, 350, 798, 421, 393, 647, 677, 195, 410, 365, 307, 165, 701, 165, 165, 363, 165, 419, 180, 180, 548, 462, 180, 395, 180, 180, 464, 408, 352, 606, 634, 210, 632, 436, 770, 150, 490, 628, 318, 503, 262, 419, 
gpgpu_n_tot_thrd_icount = 8436768
gpgpu_n_tot_w_icount = 263649
gpgpu_n_stall_shd_mem = 150394
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11550
gpgpu_n_mem_write_global = 16263
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292240
gpgpu_n_store_insn = 17658
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537525
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 147237
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:231952	W0_Idle:102522	W0_Scoreboard:407101	W1:112855	W2:22626	W3:4271	W4:892	W5:28	W6:97	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92400 {8:11550,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 650520 {40:16263,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1570800 {136:11550,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 130104 {8:16263,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 154 
maxdqlatency = 0 
maxmflatency = 825 
averagemflatency = 320 
max_icnt2mem_latency = 564 
max_icnt2sh_latency = 43408 
mrq_lat_table:4968 	178 	229 	638 	436 	86 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9180 	16030 	2618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7113 	1055 	1470 	3906 	8165 	6157 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5119 	4676 	1701 	69 	0 	0 	0 	2 	9 	38 	938 	9267 	6009 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        11        16        25        18        20        26        28        26        20        22        27        24        17        17 
dram[1]:        14        10        24        14        22        12        22        14        18        20        20        22        25        23        16        11 
dram[2]:        14        20        16        16        18        18        23        16        24        18        20        22        22        22        14        16 
dram[3]:        22        11        16        18        18        23        25        15        28        18        20        22        27        20        15        12 
dram[4]:        15        18        14        18        14        14        13        15        24        26        22        22        22        23        11        14 
dram[5]:         8        10        12        24        18        22        14        18        16        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      3827      3572      5885      3991      4953      7468      5009      5119      6500      4275      6854      3733      4884      4681      2575      5874 
dram[1]:      2853      2841      4472      3507      4194      4216      3786      9032      6342      4069      7552      6277      5175      5384      5508      3946 
dram[2]:      3066      7457      4001      4830      3750      3713      4384      5116      4052      4443      6472      7331     10553      2802      2838      6017 
dram[3]:      3395      3229      4407      5079      3143      4679      4540      3878      4435      4672      4659      5871      2788      2410      3303      3226 
dram[4]:      3623      4156      3437     11244      3619      5478      3500      3630      4500      4040      3720      7019      2330      3287      3138      2841 
dram[5]:      2586      2397      2988      2945      4391      3128      4247      6211      4097      4000      6052      6660      2836      1990      5928      3217 
average row accesses per activate:
dram[0]:  7.444445  5.076923  4.812500  3.857143  3.950000  4.611111  4.764706  3.772727  3.952381  3.416667  4.700000  3.470588  6.285714  4.888889  3.000000  5.750000 
dram[1]:  4.312500  3.812500  6.500000  4.176471  7.545455  3.458333  3.809524  3.680000  3.826087  4.764706  3.588235  3.588235  6.166667  4.625000  6.000000  3.833333 
dram[2]:  4.105263  6.181818  3.500000  4.250000  3.600000  3.416667  3.772727  4.823529  4.450000  3.520000  7.125000  4.416667  3.461539  4.363636  4.300000  6.000000 
dram[3]:  4.210526  4.117647  2.656250  4.263158  8.250000  4.000000  5.000000  3.708333  4.227273  3.448276  4.538462  4.000000  5.285714  3.384615  3.750000  4.555555 
dram[4]:  4.687500  3.320000  6.363636  4.882353  3.500000  5.000000  4.190476  4.277778  3.576923  3.666667  3.473684  3.666667  3.461539  3.142857  3.727273  4.500000 
dram[5]:  3.842105  3.842105  3.772727  5.428571  3.391304  5.312500  3.791667  4.611111  3.909091  3.034483  3.705882  4.166667  4.333333  3.909091  5.375000  3.384615 
average row locality = 6538/1584 = 4.127525
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        38        47        52        49        53        51        54        53        51        38        51        44        44        39        46 
dram[1]:        40        36        45        44        53        53        50        61        57        54        49        50        37        37        42        46 
dram[2]:        44        37        49        53        44        53        49        53        56        57        45        46        45        47        43        42 
dram[3]:        47        39        54        51        37        55        50        55        63        68        48        47        37        44        45        41 
dram[4]:        43        53        40        51        55        47        58        47        62        57        55        45        45        44        41        36 
dram[5]:        45        47        51        46        48        52        63        51        56        60        52        42        39        43        43        44 
total reads: 4608
bank skew: 68/36 = 1.89
chip skew: 782/749 = 1.04
number of total write accesses:
dram[0]:        28        28        30        29        30        30        30        29        30        31         9         8         0         0         0         0 
dram[1]:        29        25        33        27        30        30        30        31        31        27        12        11         0         0         0         0 
dram[2]:        34        31        28        32        28        29        34        29        33        31        12         7         0         1         0         0 
dram[3]:        33        31        31        30        29        33        30        34        30        32        11         9         0         0         0         0 
dram[4]:        32        30        30        32        29        28        30        30        31        31        11        10         0         0         0         0 
dram[5]:        28        26        32        30        30        33        28        32        30        28        11         8         0         0         0         0 
total reads: 1930
min_bank_accesses = 0!
chip skew: 333/312 = 1.07
average mf latency per bank:
dram[0]:        533       455       561       509       565       577       558       615       726       796      1804      1869      2872      3130      3489      2857
dram[1]:        478       492       485       510       598       578       623       580       644       728      1638      1720      3991      3571      2610      2917
dram[2]:        516       589       526       481       542       533       688       608       723       694      1748      1829      3098      3236      2595      3122
dram[3]:        482       467       525       528       439       500       614       598       714       610      1649      1780      3539      2698      2917      2720
dram[4]:        669       521       653       548       687       493       703       646       863       663     26998      1707      3663      3009      3996      3357
dram[5]:        472       446       486       479       543       461       768       662       759       661      1609      1968      3111      3370      2999      2793
maximum mf latency per bank:
dram[0]:        757       622       658       762       719       638       668       690       760       758       649       724       698       649       727       624
dram[1]:        577       603       709       744       680       654       750       751       656       659       613       720       555       688       688       682
dram[2]:        712       735       677       708       633       667       747       660       654       735       609       741       660       668       653       626
dram[3]:        714       722       670       647       692       692       719       724       690       658       640       572       640       629       639       663
dram[4]:        825       653       742       627       781       651       818       611       776       724       814       684       720       663       733       674
dram[5]:        717       709       660       738       659       679       771       696       716       658       777       603       609       760       624       740

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=55013 n_act=245 n_pre=229 n_req=1061 n_rd=1498 n_write=312 bw_util=0.06318
n_activity=15100 dram_eff=0.2397
bk0: 78a 56451i bk1: 76a 56402i bk2: 94a 56265i bk3: 104a 56006i bk4: 98a 56029i bk5: 106a 55965i bk6: 102a 56218i bk7: 108a 55982i bk8: 106a 56071i bk9: 102a 55940i bk10: 76a 56720i bk11: 102a 56435i bk12: 88a 56836i bk13: 88a 56759i bk14: 78a 56763i bk15: 92a 56789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0806674
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54991 n_act=249 n_pre=233 n_req=1070 n_rd=1508 n_write=316 bw_util=0.06367
n_activity=15482 dram_eff=0.2356
bk0: 80a 56361i bk1: 72a 56326i bk2: 90a 56204i bk3: 88a 56233i bk4: 106a 56306i bk5: 106a 56041i bk6: 100a 56099i bk7: 122a 55900i bk8: 114a 56016i bk9: 108a 56222i bk10: 98a 56481i bk11: 100a 56419i bk12: 74a 56948i bk13: 74a 56858i bk14: 84a 56906i bk15: 92a 56799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0758155
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54936 n_act=261 n_pre=245 n_req=1092 n_rd=1526 n_write=329 bw_util=0.06475
n_activity=15808 dram_eff=0.2347
bk0: 88a 56183i bk1: 74a 56393i bk2: 98a 56050i bk3: 106a 56066i bk4: 88a 56155i bk5: 106a 55917i bk6: 98a 55949i bk7: 106a 56047i bk8: 112a 56042i bk9: 114a 55903i bk10: 90a 56596i bk11: 92a 56588i bk12: 90a 56711i bk13: 94a 56646i bk14: 86a 56768i bk15: 84a 56947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0796377
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54866 n_act=276 n_pre=260 n_req=1114 n_rd=1562 n_write=333 bw_util=0.06615
n_activity=16363 dram_eff=0.2316
bk0: 94a 56091i bk1: 78a 56326i bk2: 108a 55710i bk3: 102a 56058i bk4: 74a 56394i bk5: 110a 55950i bk6: 100a 56204i bk7: 110a 55910i bk8: 126a 55982i bk9: 136a 55807i bk10: 96a 56512i bk11: 94a 56550i bk12: 74a 56903i bk13: 88a 56714i bk14: 90a 56758i bk15: 82a 56926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0912788
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54877 n_act=277 n_pre=261 n_req=1103 n_rd=1558 n_write=324 bw_util=0.06569
n_activity=16251 dram_eff=0.2316
bk0: 86a 56229i bk1: 106a 55934i bk2: 80a 56369i bk3: 102a 56154i bk4: 110a 55988i bk5: 94a 56233i bk6: 116a 56039i bk7: 94a 56197i bk8: 124a 55937i bk9: 114a 55879i bk10: 110a 56285i bk11: 90a 56508i bk12: 90a 56745i bk13: 88a 56672i bk14: 82a 56831i bk15: 72a 56874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0914708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54881 n_act=276 n_pre=260 n_req=1098 n_rd=1564 n_write=316 bw_util=0.06562
n_activity=16047 dram_eff=0.2343
bk0: 90a 56237i bk1: 94a 56200i bk2: 102a 56082i bk3: 92a 56309i bk4: 96a 56011i bk5: 104a 56151i bk6: 126a 55900i bk7: 102a 56036i bk8: 112a 56105i bk9: 120a 55924i bk10: 104a 56440i bk11: 84a 56562i bk12: 78a 56854i bk13: 86a 56751i bk14: 86a 56861i bk15: 88a 56742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0839311

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1960, Miss = 360, Miss_rate = 0.184, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 2023, Miss = 389, Miss_rate = 0.192, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1960, Miss = 373, Miss_rate = 0.190, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 1940, Miss = 381, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1937, Miss = 375, Miss_rate = 0.194, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 2005, Miss = 388, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 1929, Miss = 381, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1883, Miss = 400, Miss_rate = 0.212, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 6352, Miss = 399, Miss_rate = 0.063, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 1960, Miss = 380, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[10]: Access = 2003, Miss = 397, Miss_rate = 0.198, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1936, Miss = 385, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 27888
L2_total_cache_misses = 4608
L2_total_cache_miss_rate = 0.1652
L2_total_cache_pending_hits = 85
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14333
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 54
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1876
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=74358
icnt_total_pkts_simt_to_mem=44151
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.2982
	minimum = 6
	maximum = 427
Network latency average = 36.0395
	minimum = 6
	maximum = 396
Slowest packet = 10809
Flit latency average = 28.9508
	minimum = 6
	maximum = 396
Slowest flit = 78397
Fragmentation average = 0.0357201
	minimum = 0
	maximum = 204
Injected packet rate average = 0.0730757
	minimum = 0.0516245 (at node 5)
	maximum = 0.230445 (at node 23)
Accepted packet rate average = 0.0730757
	minimum = 0.0516245 (at node 5)
	maximum = 0.230445 (at node 23)
Injected flit rate average = 0.151945
	minimum = 0.0845969 (at node 5)
	maximum = 0.352868 (at node 23)
Accepted flit rate average= 0.151945
	minimum = 0.102086 (at node 22)
	maximum = 0.430285 (at node 23)
Injected packet length average = 2.07929
Accepted packet length average = 2.07929
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4911 (4 samples)
	minimum = 6 (4 samples)
	maximum = 136.75 (4 samples)
Network latency average = 15.5604 (4 samples)
	minimum = 6 (4 samples)
	maximum = 121.25 (4 samples)
Flit latency average = 12.9747 (4 samples)
	minimum = 6 (4 samples)
	maximum = 118.25 (4 samples)
Fragmentation average = 0.00893002 (4 samples)
	minimum = 0 (4 samples)
	maximum = 51 (4 samples)
Injected packet rate average = 0.0278807 (4 samples)
	minimum = 0.0185369 (4 samples)
	maximum = 0.0819784 (4 samples)
Accepted packet rate average = 0.0278807 (4 samples)
	minimum = 0.0185369 (4 samples)
	maximum = 0.0819784 (4 samples)
Injected flit rate average = 0.0618309 (4 samples)
	minimum = 0.0278239 (4 samples)
	maximum = 0.146385 (4 samples)
Accepted flit rate average = 0.0618309 (4 samples)
	minimum = 0.0356881 (4 samples)
	maximum = 0.161973 (4 samples)
Injected packet size average = 2.2177 (4 samples)
Accepted packet size average = 2.2177 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 174422 (inst/sec)
gpgpu_simulation_rate = 1973 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,43409)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(40,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(56,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(40,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 43909  inst.: 4140655 (ipc=606.7) sim_rate=180028 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:34:43 2016
GPGPU-Sim uArch: cycles simulated: 44409  inst.: 4152045 (ipc=314.8) sim_rate=173001 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:34:44 2016
GPGPU-Sim uArch: cycles simulated: 46409  inst.: 4171065 (ipc=111.3) sim_rate=166842 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:34:45 2016
GPGPU-Sim uArch: cycles simulated: 47909  inst.: 4180164 (ipc=76.2) sim_rate=160775 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:34:46 2016
GPGPU-Sim uArch: cycles simulated: 49909  inst.: 4194532 (ipc=55.0) sim_rate=155353 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:34:47 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(49,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 51409  inst.: 4205939 (ipc=46.1) sim_rate=150212 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:34:48 2016
GPGPU-Sim uArch: cycles simulated: 53409  inst.: 4221359 (ipc=38.4) sim_rate=145564 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:34:49 2016
GPGPU-Sim uArch: cycles simulated: 54909  inst.: 4232880 (ipc=34.4) sim_rate=141096 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:34:50 2016
GPGPU-Sim uArch: cycles simulated: 56909  inst.: 4246830 (ipc=30.3) sim_rate=136994 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:34:51 2016
GPGPU-Sim uArch: cycles simulated: 58409  inst.: 4257812 (ipc=28.0) sim_rate=133056 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:34:52 2016
GPGPU-Sim uArch: cycles simulated: 60409  inst.: 4272454 (ipc=25.6) sim_rate=129468 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:34:53 2016
GPGPU-Sim uArch: cycles simulated: 62409  inst.: 4288432 (ipc=23.7) sim_rate=126130 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:34:54 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(76,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 63909  inst.: 4298792 (ipc=22.5) sim_rate=122822 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:34:55 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21931,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21932,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22241,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22242,43409)
GPGPU-Sim uArch: cycles simulated: 65909  inst.: 4317184 (ipc=21.3) sim_rate=119921 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:34:56 2016
GPGPU-Sim uArch: cycles simulated: 67409  inst.: 4332152 (ipc=20.6) sim_rate=117085 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:34:57 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24394,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24395,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25039,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25040,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25232,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25233,43409)
GPGPU-Sim uArch: cycles simulated: 69409  inst.: 4352529 (ipc=19.8) sim_rate=114540 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:34:58 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26256,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26257,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26535,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(26536,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27087,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27088,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27499,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27500,43409)
GPGPU-Sim uArch: cycles simulated: 71409  inst.: 4379674 (ipc=19.4) sim_rate=112299 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:34:59 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28978,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28979,43409)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(90,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 73409  inst.: 4400694 (ipc=18.8) sim_rate=110017 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:35:00 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30100,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30101,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31054,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31055,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31109,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31110,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31455,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(31456,43409)
GPGPU-Sim uArch: cycles simulated: 74909  inst.: 4420572 (ipc=18.5) sim_rate=107818 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:35:01 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32484,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(32485,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (32623,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(32624,43409)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33092,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(33093,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33267,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(33268,43409)
GPGPU-Sim uArch: cycles simulated: 76909  inst.: 4453092 (ipc=18.4) sim_rate=106026 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:35:02 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33755,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33756,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33948,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(33949,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33983,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(33984,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34574,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34575,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34613,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34614,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35015,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35016,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35246,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35247,43409)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(114,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 78909  inst.: 4489839 (ipc=18.4) sim_rate=104414 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:35:03 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35864,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35865,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36882,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36883,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37450,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37451,43409)
GPGPU-Sim uArch: cycles simulated: 80909  inst.: 4516790 (ipc=18.1) sim_rate=102654 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:35:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38316,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38317,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38942,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38943,43409)
GPGPU-Sim uArch: cycles simulated: 82409  inst.: 4535093 (ipc=17.9) sim_rate=100779 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:35:05 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39068,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39069,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39171,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39172,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39419,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39420,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (40133,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(40134,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40746,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(40747,43409)
GPGPU-Sim uArch: cycles simulated: 84409  inst.: 4570361 (ipc=17.9) sim_rate=99355 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:35:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41876,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(41877,43409)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(122,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 86409  inst.: 4594885 (ipc=17.6) sim_rate=97763 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:35:07 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (44169,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(44170,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (44262,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(44263,43409)
GPGPU-Sim uArch: cycles simulated: 88409  inst.: 4620143 (ipc=17.4) sim_rate=96252 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:35:08 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46498,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(46499,43409)
GPGPU-Sim uArch: cycles simulated: 89909  inst.: 4635149 (ipc=17.2) sim_rate=94594 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:35:09 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46502,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(46503,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (47411,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(47412,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (48052,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(48053,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (48077,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(48078,43409)
GPGPU-Sim uArch: cycles simulated: 91909  inst.: 4664958 (ipc=17.1) sim_rate=93299 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:35:10 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(72,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (49567,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(49568,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (49629,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(49630,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (50420,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(50421,43409)
GPGPU-Sim uArch: cycles simulated: 93909  inst.: 4690812 (ipc=16.9) sim_rate=91976 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:35:11 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (51294,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(51295,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (51431,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(51432,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51825,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(51826,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (52453,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(52454,43409)
GPGPU-Sim uArch: cycles simulated: 95909  inst.: 4717345 (ipc=16.8) sim_rate=90718 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:35:12 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (52712,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(52713,43409)
GPGPU-Sim uArch: cycles simulated: 97409  inst.: 4742292 (ipc=16.8) sim_rate=89477 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:35:13 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (54101,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(54102,43409)
GPGPU-Sim uArch: cycles simulated: 99409  inst.: 4766322 (ipc=16.6) sim_rate=88265 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:35:14 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(115,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (57236,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(57237,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (57677,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(57678,43409)
GPGPU-Sim uArch: cycles simulated: 101409  inst.: 4789391 (ipc=16.4) sim_rate=87079 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:35:15 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (58849,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(58850,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (59283,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(59284,43409)
GPGPU-Sim uArch: cycles simulated: 102909  inst.: 4808206 (ipc=16.3) sim_rate=85860 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:35:16 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (59605,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(59606,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (60022,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(60023,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (60049,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(60050,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (60158,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(60159,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (60693,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(60694,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (60812,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(60813,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (60823,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(60824,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (61127,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(61128,43409)
GPGPU-Sim uArch: cycles simulated: 104909  inst.: 4851341 (ipc=16.5) sim_rate=85111 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:35:17 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (62205,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(62206,43409)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(154,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 106409  inst.: 4874924 (ipc=16.5) sim_rate=84050 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:35:18 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (63489,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(63490,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (64088,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(64089,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (64718,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(64719,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (64914,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(64915,43409)
GPGPU-Sim uArch: cycles simulated: 108409  inst.: 4905805 (ipc=16.4) sim_rate=83149 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:35:19 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (65659,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(65660,43409)
GPGPU-Sim uArch: cycles simulated: 110409  inst.: 4929515 (ipc=16.3) sim_rate=82158 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:35:20 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (67856,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(67857,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (68247,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(68248,43409)
GPGPU-Sim uArch: cycles simulated: 111909  inst.: 4948119 (ipc=16.2) sim_rate=81116 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:35:21 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(125,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (70291,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(70292,43409)
GPGPU-Sim uArch: cycles simulated: 113909  inst.: 4972481 (ipc=16.1) sim_rate=80201 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:35:22 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (71150,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(71151,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (71589,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(71590,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (71615,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(71616,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (71874,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(71875,43409)
GPGPU-Sim uArch: cycles simulated: 115909  inst.: 5004763 (ipc=16.1) sim_rate=79440 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:35:23 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (73560,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(73561,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (73650,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(73651,43409)
GPGPU-Sim uArch: cycles simulated: 117409  inst.: 5025802 (ipc=16.1) sim_rate=78528 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:35:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (74017,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(74018,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (74741,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(74742,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (74957,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(74958,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (75460,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(75461,43409)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(128,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 119409  inst.: 5060650 (ipc=16.1) sim_rate=77856 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:35:25 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (76189,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(76190,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (76778,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(76779,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (77685,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(77686,43409)
GPGPU-Sim uArch: cycles simulated: 121409  inst.: 5088589 (ipc=16.0) sim_rate=77099 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:35:26 2016
GPGPU-Sim uArch: cycles simulated: 122909  inst.: 5109208 (ipc=16.0) sim_rate=76256 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:35:27 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (80081,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(80082,43409)
GPGPU-Sim uArch: cycles simulated: 124909  inst.: 5133780 (ipc=15.9) sim_rate=75496 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:35:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (82639,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(82640,43409)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(175,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 126909  inst.: 5155640 (ipc=15.8) sim_rate=74719 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:35:29 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (83806,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(83807,43409)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (84469,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(84470,43409)
GPGPU-Sim uArch: cycles simulated: 128409  inst.: 5180137 (ipc=15.8) sim_rate=74001 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:35:30 2016
GPGPU-Sim uArch: cycles simulated: 130409  inst.: 5201471 (ipc=15.7) sim_rate=73260 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:35:31 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (87067,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(87068,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (87952,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(87953,43409)
GPGPU-Sim uArch: cycles simulated: 132409  inst.: 5229081 (ipc=15.6) sim_rate=72626 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:35:32 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (89182,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(89183,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (89425,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(89426,43409)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(175,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 134409  inst.: 5259256 (ipc=15.6) sim_rate=72044 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:35:33 2016
GPGPU-Sim uArch: cycles simulated: 135909  inst.: 5274163 (ipc=15.5) sim_rate=71272 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:35:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (94093,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(94094,43409)
GPGPU-Sim uArch: cycles simulated: 137909  inst.: 5301221 (ipc=15.5) sim_rate=70682 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:35:35 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (96312,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(96313,43409)
GPGPU-Sim uArch: cycles simulated: 139909  inst.: 5324157 (ipc=15.4) sim_rate=70054 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:35:36 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(144,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (98153,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(98154,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (98248,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(98249,43409)
GPGPU-Sim uArch: cycles simulated: 141909  inst.: 5351724 (ipc=15.4) sim_rate=69502 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:35:37 2016
GPGPU-Sim uArch: cycles simulated: 143909  inst.: 5376587 (ipc=15.3) sim_rate=68930 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:35:38 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (101257,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(101258,43409)
GPGPU-Sim uArch: cycles simulated: 145409  inst.: 5396937 (ipc=15.3) sim_rate=68315 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:35:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (102389,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(102390,43409)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (102519,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(102520,43409)
GPGPU-Sim uArch: cycles simulated: 147409  inst.: 5430962 (ipc=15.3) sim_rate=67887 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:35:40 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(189,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (104718,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(104719,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (104891,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(104892,43409)
GPGPU-Sim uArch: cycles simulated: 149409  inst.: 5459011 (ipc=15.3) sim_rate=67395 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:35:41 2016
GPGPU-Sim uArch: cycles simulated: 151409  inst.: 5480710 (ipc=15.2) sim_rate=66837 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:35:42 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (108072,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(108073,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (109521,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(109522,43409)
GPGPU-Sim uArch: cycles simulated: 153409  inst.: 5505021 (ipc=15.2) sim_rate=66325 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:35:43 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (111794,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(111795,43409)
GPGPU-Sim uArch: cycles simulated: 155409  inst.: 5529269 (ipc=15.1) sim_rate=65824 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:35:44 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(159,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (113118,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(113119,43409)
GPGPU-Sim uArch: cycles simulated: 157409  inst.: 5554374 (ipc=15.1) sim_rate=65345 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:35:45 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114066,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(114067,43409)
GPGPU-Sim uArch: cycles simulated: 158909  inst.: 5573109 (ipc=15.0) sim_rate=64803 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:35:46 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (116384,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(116385,43409)
GPGPU-Sim uArch: cycles simulated: 160909  inst.: 5598028 (ipc=15.0) sim_rate=64345 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:35:47 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (119018,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(119019,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (119063,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(119064,43409)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(193,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 162909  inst.: 5625060 (ipc=15.0) sim_rate=63921 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:35:48 2016
GPGPU-Sim uArch: cycles simulated: 164909  inst.: 5649425 (ipc=14.9) sim_rate=63476 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:35:49 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (123390,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(123391,43409)
GPGPU-Sim uArch: cycles simulated: 166909  inst.: 5673458 (ipc=14.9) sim_rate=63038 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:35:50 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (123635,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(123636,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (125343,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(125344,43409)
GPGPU-Sim uArch: cycles simulated: 168909  inst.: 5700239 (ipc=14.8) sim_rate=62639 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:35:51 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (125662,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(125663,43409)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(188,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 170409  inst.: 5720843 (ipc=14.8) sim_rate=62183 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:35:52 2016
GPGPU-Sim uArch: cycles simulated: 172409  inst.: 5746471 (ipc=14.8) sim_rate=61790 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:35:53 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (129812,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(129813,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (129868,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(129869,43409)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (130372,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(130373,43409)
GPGPU-Sim uArch: cycles simulated: 174409  inst.: 5778950 (ipc=14.8) sim_rate=61478 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:35:54 2016
GPGPU-Sim uArch: cycles simulated: 176409  inst.: 5803845 (ipc=14.8) sim_rate=61093 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:35:55 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(202,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (134285,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(134286,43409)
GPGPU-Sim uArch: cycles simulated: 178409  inst.: 5832121 (ipc=14.8) sim_rate=60751 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:35:56 2016
GPGPU-Sim uArch: cycles simulated: 180409  inst.: 5855120 (ipc=14.7) sim_rate=60362 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:35:57 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (137166,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(137167,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (137460,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(137461,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (138719,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(138720,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (138918,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(138919,43409)
GPGPU-Sim uArch: cycles simulated: 182409  inst.: 5886492 (ipc=14.7) sim_rate=60066 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:35:58 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(207,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 184409  inst.: 5913988 (ipc=14.7) sim_rate=59737 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:35:59 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (141297,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(141298,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (141398,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(141399,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (141894,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(141895,43409)
GPGPU-Sim uArch: cycles simulated: 185909  inst.: 5938599 (ipc=14.7) sim_rate=59385 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:36:00 2016
GPGPU-Sim uArch: cycles simulated: 187909  inst.: 5960992 (ipc=14.7) sim_rate=59019 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:36:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (144528,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(144529,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (145376,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(145377,43409)
GPGPU-Sim uArch: cycles simulated: 189909  inst.: 5991929 (ipc=14.7) sim_rate=58744 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:36:02 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(216,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 191909  inst.: 6017748 (ipc=14.7) sim_rate=58424 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:36:03 2016
GPGPU-Sim uArch: cycles simulated: 193909  inst.: 6040454 (ipc=14.6) sim_rate=58081 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:36:04 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (151249,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(151250,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (151981,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(151982,43409)
GPGPU-Sim uArch: cycles simulated: 195909  inst.: 6070021 (ipc=14.6) sim_rate=57809 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 21:36:05 2016
GPGPU-Sim uArch: cycles simulated: 197909  inst.: 6094130 (ipc=14.6) sim_rate=57491 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 21:36:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (154771,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(154772,43409)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(216,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 199909  inst.: 6122785 (ipc=14.6) sim_rate=57222 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 21:36:07 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (156562,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(156563,43409)
GPGPU-Sim uArch: cycles simulated: 201409  inst.: 6144897 (ipc=14.6) sim_rate=56897 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 21:36:08 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (158816,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(158817,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (159773,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(159774,43409)
GPGPU-Sim uArch: cycles simulated: 203409  inst.: 6171342 (ipc=14.6) sim_rate=56617 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 21:36:09 2016
GPGPU-Sim uArch: cycles simulated: 205409  inst.: 6194140 (ipc=14.5) sim_rate=56310 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 21:36:10 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(174,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (163102,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(163103,43409)
GPGPU-Sim uArch: cycles simulated: 207409  inst.: 6224884 (ipc=14.6) sim_rate=56080 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 21:36:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (164961,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(164962,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (165978,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(165979,43409)
GPGPU-Sim uArch: cycles simulated: 209409  inst.: 6255796 (ipc=14.6) sim_rate=55855 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 21:36:12 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (166524,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(166525,43409)
GPGPU-Sim uArch: cycles simulated: 211409  inst.: 6288813 (ipc=14.6) sim_rate=55653 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 21:36:13 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(155,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (168392,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(168393,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (169012,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(169013,43409)
GPGPU-Sim uArch: cycles simulated: 212909  inst.: 6314052 (ipc=14.6) sim_rate=55386 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 21:36:14 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (169747,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(169748,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (170085,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(170086,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (170338,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(170339,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (171337,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(171338,43409)
GPGPU-Sim uArch: cycles simulated: 214909  inst.: 6354125 (ipc=14.7) sim_rate=55253 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 21:36:15 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (171543,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(171544,43409)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(233,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 216909  inst.: 6386024 (ipc=14.7) sim_rate=55051 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 21:36:16 2016
GPGPU-Sim uArch: cycles simulated: 218909  inst.: 6413120 (ipc=14.7) sim_rate=54812 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 21:36:17 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (176587,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(176588,43409)
GPGPU-Sim uArch: cycles simulated: 220409  inst.: 6433517 (ipc=14.7) sim_rate=54521 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 21:36:18 2016
GPGPU-Sim uArch: cycles simulated: 222409  inst.: 6463217 (ipc=14.7) sim_rate=54312 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 21:36:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (179379,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(179380,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (179958,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(179959,43409)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(237,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (180612,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(180613,43409)
GPGPU-Sim uArch: cycles simulated: 224409  inst.: 6497684 (ipc=14.7) sim_rate=54147 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 21:36:20 2016
GPGPU-Sim uArch: cycles simulated: 226409  inst.: 6524078 (ipc=14.7) sim_rate=53918 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 21:36:21 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (183422,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(183423,43409)
GPGPU-Sim uArch: cycles simulated: 227909  inst.: 6545189 (ipc=14.7) sim_rate=53649 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 21:36:22 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (185171,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(185172,43409)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(224,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 229909  inst.: 6580427 (ipc=14.7) sim_rate=53499 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 21:36:23 2016
GPGPU-Sim uArch: cycles simulated: 231909  inst.: 6605856 (ipc=14.7) sim_rate=53273 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 21:36:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (188640,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(188641,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (189349,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(189350,43409)
GPGPU-Sim uArch: cycles simulated: 233909  inst.: 6640610 (ipc=14.7) sim_rate=53124 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 21:36:25 2016
GPGPU-Sim uArch: cycles simulated: 235909  inst.: 6667837 (ipc=14.7) sim_rate=52919 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 21:36:26 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(237,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (193766,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(193767,43409)
GPGPU-Sim uArch: cycles simulated: 237909  inst.: 6699053 (ipc=14.7) sim_rate=52748 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 21:36:27 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (194713,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(194714,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (194774,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(194775,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (195953,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(195954,43409)
GPGPU-Sim uArch: cycles simulated: 239409  inst.: 6725300 (ipc=14.7) sim_rate=52541 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 21:36:28 2016
GPGPU-Sim uArch: cycles simulated: 241409  inst.: 6756200 (ipc=14.7) sim_rate=52373 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 21:36:29 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(190,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (199135,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(199136,43409)
GPGPU-Sim uArch: cycles simulated: 243409  inst.: 6784738 (ipc=14.7) sim_rate=52190 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 21:36:30 2016
GPGPU-Sim uArch: cycles simulated: 245409  inst.: 6811904 (ipc=14.7) sim_rate=51999 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 21:36:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (203472,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(203473,43409)
GPGPU-Sim uArch: cycles simulated: 247409  inst.: 6841153 (ipc=14.7) sim_rate=51826 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 21:36:32 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (204322,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(204323,43409)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(202,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 249409  inst.: 6872997 (ipc=14.7) sim_rate=51676 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 21:36:33 2016
GPGPU-Sim uArch: cycles simulated: 251409  inst.: 6903501 (ipc=14.7) sim_rate=51518 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 21:36:34 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (209091,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(209092,43409)
GPGPU-Sim uArch: cycles simulated: 252909  inst.: 6931582 (ipc=14.8) sim_rate=51345 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 21:36:35 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (210329,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(210330,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (210402,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(210403,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (210966,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(210967,43409)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(253,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 254909  inst.: 6967131 (ipc=14.8) sim_rate=51228 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 21:36:36 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (212560,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(212561,43409)
GPGPU-Sim uArch: cycles simulated: 256909  inst.: 6998408 (ipc=14.8) sim_rate=51083 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 21:36:37 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (214255,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(214256,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (214874,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 258909  inst.: 7026909 (ipc=14.8) sim_rate=50919 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 21:36:38 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (217230,43409), 5 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(253,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 260909  inst.: 7054734 (ipc=14.8) sim_rate=50753 (inst/sec) elapsed = 0:0:02:19 / Sun Feb 28 21:36:39 2016
GPGPU-Sim uArch: cycles simulated: 262909  inst.: 7084762 (ipc=14.8) sim_rate=50605 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 21:36:40 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (219931,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (221395,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 264909  inst.: 7113171 (ipc=14.8) sim_rate=50448 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 21:36:41 2016
GPGPU-Sim uArch: cycles simulated: 266909  inst.: 7138233 (ipc=14.8) sim_rate=50269 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 21:36:42 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(209,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (225184,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 268909  inst.: 7165565 (ipc=14.8) sim_rate=50108 (inst/sec) elapsed = 0:0:02:23 / Sun Feb 28 21:36:43 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (227161,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 270909  inst.: 7193621 (ipc=14.8) sim_rate=49955 (inst/sec) elapsed = 0:0:02:24 / Sun Feb 28 21:36:44 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (228967,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 272909  inst.: 7225080 (ipc=14.8) sim_rate=49828 (inst/sec) elapsed = 0:0:02:25 / Sun Feb 28 21:36:45 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(199,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (230837,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 275409  inst.: 7260802 (ipc=14.8) sim_rate=49731 (inst/sec) elapsed = 0:0:02:26 / Sun Feb 28 21:36:46 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (233618,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (233746,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 277409  inst.: 7288933 (ipc=14.8) sim_rate=49584 (inst/sec) elapsed = 0:0:02:27 / Sun Feb 28 21:36:47 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (234618,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (234953,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (235343,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 279409  inst.: 7316860 (ipc=14.7) sim_rate=49438 (inst/sec) elapsed = 0:0:02:28 / Sun Feb 28 21:36:48 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (236337,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (236772,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (237016,43409), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(209,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 281909  inst.: 7355516 (ipc=14.8) sim_rate=49365 (inst/sec) elapsed = 0:0:02:29 / Sun Feb 28 21:36:49 2016
GPGPU-Sim uArch: cycles simulated: 283909  inst.: 7381900 (ipc=14.7) sim_rate=49212 (inst/sec) elapsed = 0:0:02:30 / Sun Feb 28 21:36:50 2016
GPGPU-Sim uArch: cycles simulated: 286409  inst.: 7414115 (ipc=14.7) sim_rate=49100 (inst/sec) elapsed = 0:0:02:31 / Sun Feb 28 21:36:51 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (244063,43409), 4 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(226,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 288409  inst.: 7441397 (ipc=14.7) sim_rate=48956 (inst/sec) elapsed = 0:0:02:32 / Sun Feb 28 21:36:52 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (245342,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (245801,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (246552,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (246643,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 290909  inst.: 7476792 (ipc=14.7) sim_rate=48867 (inst/sec) elapsed = 0:0:02:33 / Sun Feb 28 21:36:53 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (247579,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (247592,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (247671,43409), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 292909  inst.: 7500276 (ipc=14.7) sim_rate=48703 (inst/sec) elapsed = 0:0:02:34 / Sun Feb 28 21:36:54 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (250413,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (251470,43409), 3 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(237,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 295409  inst.: 7531422 (ipc=14.7) sim_rate=48589 (inst/sec) elapsed = 0:0:02:35 / Sun Feb 28 21:36:55 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (252323,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (252978,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 297909  inst.: 7566633 (ipc=14.7) sim_rate=48504 (inst/sec) elapsed = 0:0:02:36 / Sun Feb 28 21:36:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (256107,43409), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 299909  inst.: 7593669 (ipc=14.6) sim_rate=48367 (inst/sec) elapsed = 0:0:02:37 / Sun Feb 28 21:36:57 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (257443,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (258433,43409), 3 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(208,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 302409  inst.: 7625072 (ipc=14.6) sim_rate=48259 (inst/sec) elapsed = 0:0:02:38 / Sun Feb 28 21:36:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (260025,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (261231,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (261304,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (261331,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (261336,43409), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 304909  inst.: 7660367 (ipc=14.6) sim_rate=48178 (inst/sec) elapsed = 0:0:02:39 / Sun Feb 28 21:36:59 2016
GPGPU-Sim uArch: cycles simulated: 307409  inst.: 7691114 (ipc=14.6) sim_rate=48069 (inst/sec) elapsed = 0:0:02:40 / Sun Feb 28 21:37:00 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (266033,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (266197,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (266221,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (266411,43409), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 309909  inst.: 7720294 (ipc=14.6) sim_rate=47952 (inst/sec) elapsed = 0:0:02:41 / Sun Feb 28 21:37:01 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(236,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (266633,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (267960,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (267973,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (268882,43409), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 312409  inst.: 7751230 (ipc=14.5) sim_rate=47847 (inst/sec) elapsed = 0:0:02:42 / Sun Feb 28 21:37:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (269459,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (269475,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (269980,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 314909  inst.: 7783334 (ipc=14.5) sim_rate=47750 (inst/sec) elapsed = 0:0:02:43 / Sun Feb 28 21:37:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (272512,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (272662,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (272978,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (273034,43409), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 317909  inst.: 7816575 (ipc=14.5) sim_rate=47662 (inst/sec) elapsed = 0:0:02:44 / Sun Feb 28 21:37:04 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(253,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (274622,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (275256,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (275290,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 320909  inst.: 7848973 (ipc=14.5) sim_rate=47569 (inst/sec) elapsed = 0:0:02:45 / Sun Feb 28 21:37:05 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (277757,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (277933,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (278085,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (278169,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (278303,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (280159,43409), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 324409  inst.: 7886362 (ipc=14.4) sim_rate=47508 (inst/sec) elapsed = 0:0:02:46 / Sun Feb 28 21:37:06 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (282312,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (282792,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (283064,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (283294,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (283752,43409), 3 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(227,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (284054,43409), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 328409  inst.: 7925151 (ipc=14.3) sim_rate=47455 (inst/sec) elapsed = 0:0:02:47 / Sun Feb 28 21:37:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (285512,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (285571,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (285769,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (285941,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (286281,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (286592,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (287852,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (288121,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (288231,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (288519,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (289306,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (289362,43409), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 332909  inst.: 7958829 (ipc=14.2) sim_rate=47373 (inst/sec) elapsed = 0:0:02:48 / Sun Feb 28 21:37:08 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (290685,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (290974,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (291502,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (291661,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (293100,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (293246,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (293254,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (293344,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (293722,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (295037,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (295142,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (296066,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 296067
gpu_sim_insn = 4142806
gpu_ipc =      13.9928
gpu_tot_sim_cycle = 339476
gpu_tot_sim_insn = 7980095
gpu_tot_ipc =      23.5071
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 588893
gpu_stall_icnt2sh    = 1675302
gpu_total_sim_rate=47500

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 475106
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 36736, Miss = 29880, Miss_rate = 0.813, Pending_hits = 2204, Reservation_fails = 253931
	L1D_cache_core[1]: Access = 38901, Miss = 31640, Miss_rate = 0.813, Pending_hits = 2285, Reservation_fails = 262110
	L1D_cache_core[2]: Access = 35033, Miss = 28283, Miss_rate = 0.807, Pending_hits = 2219, Reservation_fails = 239612
	L1D_cache_core[3]: Access = 39340, Miss = 32297, Miss_rate = 0.821, Pending_hits = 2385, Reservation_fails = 259986
	L1D_cache_core[4]: Access = 34823, Miss = 27927, Miss_rate = 0.802, Pending_hits = 2128, Reservation_fails = 245437
	L1D_cache_core[5]: Access = 35035, Miss = 28281, Miss_rate = 0.807, Pending_hits = 2134, Reservation_fails = 239238
	L1D_cache_core[6]: Access = 36545, Miss = 29710, Miss_rate = 0.813, Pending_hits = 2203, Reservation_fails = 243668
	L1D_cache_core[7]: Access = 38570, Miss = 31467, Miss_rate = 0.816, Pending_hits = 2321, Reservation_fails = 259647
	L1D_cache_core[8]: Access = 37432, Miss = 30455, Miss_rate = 0.814, Pending_hits = 2214, Reservation_fails = 254506
	L1D_cache_core[9]: Access = 37207, Miss = 30094, Miss_rate = 0.809, Pending_hits = 2313, Reservation_fails = 251764
	L1D_cache_core[10]: Access = 34271, Miss = 27752, Miss_rate = 0.810, Pending_hits = 2054, Reservation_fails = 239764
	L1D_cache_core[11]: Access = 37649, Miss = 30533, Miss_rate = 0.811, Pending_hits = 2185, Reservation_fails = 253595
	L1D_cache_core[12]: Access = 37444, Miss = 30773, Miss_rate = 0.822, Pending_hits = 2274, Reservation_fails = 258754
	L1D_cache_core[13]: Access = 37581, Miss = 30668, Miss_rate = 0.816, Pending_hits = 2270, Reservation_fails = 253159
	L1D_cache_core[14]: Access = 36683, Miss = 29618, Miss_rate = 0.807, Pending_hits = 2232, Reservation_fails = 250529
	L1D_total_cache_accesses = 553250
	L1D_total_cache_misses = 449378
	L1D_total_cache_miss_rate = 0.8123
	L1D_total_cache_pending_hits = 33421
	L1D_total_cache_reservation_fails = 3765700
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75404
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 68899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 224439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2366883
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74924
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 224939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1398817
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 474108
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1021, 1174, 892, 1183, 993, 1163, 1404, 1202, 1801, 1514, 1178, 1488, 1714, 1114, 1262, 1223, 1271, 1314, 1665, 1051, 989, 1361, 1425, 1439, 1049, 1038, 1758, 1415, 920, 1292, 892, 1032, 1361, 1073, 1361, 1575, 1288, 993, 1641, 1445, 1336, 479, 1062, 1278, 647, 1097, 940, 1075, 
gpgpu_n_tot_thrd_icount = 28170176
gpgpu_n_tot_w_icount = 880318
gpgpu_n_stall_shd_mem = 4109843
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 224439
gpgpu_n_mem_write_global = 226565
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 935099
gpgpu_n_store_insn = 337697
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 914258
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4106686
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6609060	W0_Idle:709889	W0_Scoreboard:1364451	W1:250707	W2:109130	W3:66164	W4:45393	W5:32673	W6:29511	W7:25948	W8:23074	W9:19293	W10:17571	W11:16215	W12:14461	W13:13266	W14:10571	W15:9420	W16:8278	W17:6559	W18:6453	W19:4783	W20:4307	W21:3550	W22:2788	W23:2437	W24:1930	W25:802	W26:854	W27:342	W28:82	W29:115	W30:41	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1795512 {8:224439,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9071432 {40:226451,72:33,136:81,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30523704 {136:224439,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1812520 {8:226565,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 284 
maxdqlatency = 0 
maxmflatency = 1033 
averagemflatency = 385 
max_icnt2mem_latency = 796 
max_icnt2sh_latency = 339475 
mrq_lat_table:14243 	1430 	417 	991 	1213 	225 	103 	41 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63128 	316378 	71509 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21759 	9512 	32876 	152468 	103107 	129413 	1944 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19706 	97739 	98958 	8003 	48 	0 	0 	2 	9 	38 	938 	9267 	18920 	44062 	98889 	54440 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	614 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        23        25        22        25        24        22        26        28        26        29        24        27        27        31        28 
dram[1]:        25        28        24        19        22        26        24        23        32        30        31        32        25        23        19        11 
dram[2]:        22        20        21        16        21        22        25        28        27        22        26        24        26        25        27        24 
dram[3]:        22        16        25        27        34        26        26        27        28        25        20        22        27        26        18        12 
dram[4]:        29        27        22        18        24        21        21        23        28        27        22        22        23        23        29        26 
dram[5]:        30        18        21        24        25        22        28        29        29        21        22        22        25        21        18        15 
maximum service time to same row:
dram[0]:     71588     78638     56913     47022     53870     47632     36591     39475     67756     73978    100819     98747     67725     68286     74268     74425 
dram[1]:     59904     59728     38850     34004     34135     54474     51745     56553    107047    121066    119909    104681     64194     47504     55606     37659 
dram[2]:     71675     76005     67205     63628     45880     42255     44650     58537     68142     58784     89585     89581     66212     66891     86584     82803 
dram[3]:     35606     35522     50815     40933     54432     56770     92088     88379    104150     62620     42047     69416     47785     53079     64131     56324 
dram[4]:     54015     53553     90200     82741     47038     44067     38966     46460     68809     50318     75773     87703     65135     52271     71134     58775 
dram[5]:     40579     35589     53993     74580     44512     44018     86722     62975    106953     99241     68213     50453     62767     69473     88145     24771 
average row accesses per activate:
dram[0]:  7.038462  7.000000  5.800000  4.651163  5.400000  6.088235  5.021276  4.411765  5.682927  4.309091  5.483871  4.771429  6.000000  5.214286  7.250000  9.933333 
dram[1]:  6.300000  7.615385  5.315790  4.558139  4.886364  4.250000  5.244444  5.825000  6.000000  6.342105  5.371428  5.088235  5.960000  6.080000  5.379310  4.558824 
dram[2]:  6.821429  5.848485  3.961539  5.025641  5.333333  5.268293  7.000000  8.407408  6.050000  4.084746  7.038462  4.487805  4.935484  5.592593  7.136364  7.789474 
dram[3]:  4.743590  4.794872  4.125000  6.700000  7.000000  6.000000  7.090909  5.279070  5.369565  4.679245  3.895833  3.977273  6.500000  5.407407  4.903226  4.625000 
dram[4]:  7.555555  5.315790  6.419355  4.785714  4.952381  6.437500  4.840000  5.972973  6.421052  6.486486  4.348837  4.675676  5.035714  4.242424  6.666667  6.208333 
dram[5]:  4.714286  3.764706  4.577778  5.473684  5.414634  6.787879  6.764706  8.133333  6.421052  4.245614  4.255814  4.567567  5.576923  5.222222  4.677419  4.870968 
average row locality = 18666/3452 = 5.407300
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       152       156       170       167       183       175       204       192       199       202       158       157       144       146       145       149 
dram[1]:       157       166       167       163       182       189       204       200       213       209       176       162       149       152       156       155 
dram[2]:       157       159       174       162       176       184       197       194       209       209       171       173       153       150       157       148 
dram[3]:       151       153       166       168       164       171       201       192       215       215       175       165       143       146       152       148 
dram[4]:       170       170       167       166       176       174       209       187       212       206       176       163       141       140       160       149 
dram[5]:       166       160       173       175       189       191       198       211       212       210       172       159       145       141       145       151 
total reads: 16561
bank skew: 215/140 = 1.54
chip skew: 2800/2699 = 1.04
number of total write accesses:
dram[0]:        31        33        33        33        33        32        32        33        34        35        12        10         0         0         0         0 
dram[1]:        32        32        35        33        33        32        32        33        33        32        12        11         0         0         0         0 
dram[2]:        34        34        32        34        32        32        34        33        33        32        12        11         0         1         0         0 
dram[3]:        34        34        32        33        32        33        33        35        32        33        12        10         0         0         0         0 
dram[4]:        34        32        32        35        32        32        33        34        32        34        11        10         0         0         0         0 
dram[5]:        32        32        33        33        33        33        32        33        32        32        11        10         0         0         0         0 
total reads: 2105
min_bank_accesses = 0!
chip skew: 354/346 = 1.02
average mf latency per bank:
dram[0]:       5332      5229      5543      5274      4842      4981      4319      4556      4367      4583     12527     13057     17435     17295     20600     19820
dram[1]:       5432      5346      5384      5789      5166      5313      4710      4848      4456      4645     11591     13187     17289     17550     19545     20102
dram[2]:       5413      5330      5023      5316      5027      4828      4457      4555      4575      4492     11581     12196     16920     17132     18732     19763
dram[3]:       5600      5524      5452      5439      5339      5119      4578      4567      4485      4297     11664     12915     18181     17929     19844     20470
dram[4]:       6629      5107      7080      5392      6957      5233      6179      4667      5825      4474     77636     13181     24521     18287     25892     20290
dram[5]:       5409      5536      5407      5454      4889      4939      4608      4377      4373      4547     12691     13464     18066     19180     20870     20128
maximum mf latency per bank:
dram[0]:        813       793       861       992       869       930       788       848       825       904       836       812       821       877       888       931
dram[1]:        887       832       853       888       848       845       789       793       897       790       903       764       835       800       964       835
dram[2]:        967       815       849       965       899       855       819       925       759       913      1006       852       865      1033       854       938
dram[3]:        819       860       819       922       944       788       861       896       866       854       827       871       901       951       835       905
dram[4]:        959       873      1025       866      1001       818       931       872      1030       812      1011       871       943       901      1019       850
dram[5]:        825       768       760      1026       831       934       884       918       982       821       806       786       855       850       824       920

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=448105 n_nop=441268 n_act=552 n_pre=536 n_req=3050 n_rd=5398 n_write=351 bw_util=0.02566
n_activity=45298 dram_eff=0.2538
bk0: 304a 446299i bk1: 312a 446285i bk2: 340a 446016i bk3: 334a 445738i bk4: 366a 445619i bk5: 350a 445630i bk6: 408a 445499i bk7: 384a 445219i bk8: 398a 445600i bk9: 404a 445165i bk10: 316a 446216i bk11: 314a 446067i bk12: 288a 446507i bk13: 292a 446288i bk14: 290a 446648i bk15: 298a 446589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0343312
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=448105 n_nop=441013 n_act=579 n_pre=563 n_req=3150 n_rd=5600 n_write=350 bw_util=0.02656
n_activity=47303 dram_eff=0.2516
bk0: 314a 446218i bk1: 332a 446193i bk2: 334a 445723i bk3: 326a 445718i bk4: 364a 445499i bk5: 378a 445321i bk6: 408a 445485i bk7: 400a 445532i bk8: 426a 445584i bk9: 418a 445649i bk10: 352a 446142i bk11: 324a 446227i bk12: 298a 446655i bk13: 304a 446468i bk14: 312a 446428i bk15: 310a 446275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0254405
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=448105 n_nop=441107 n_act=557 n_pre=541 n_req=3127 n_rd=5546 n_write=354 bw_util=0.02633
n_activity=45318 dram_eff=0.2604
bk0: 314a 446175i bk1: 318a 446081i bk2: 348a 445431i bk3: 324a 445818i bk4: 352a 445788i bk5: 368a 445535i bk6: 394a 445573i bk7: 388a 445645i bk8: 418a 445637i bk9: 418a 445059i bk10: 342a 446210i bk11: 346a 445791i bk12: 306a 446247i bk13: 300a 446154i bk14: 314a 446420i bk15: 296a 446666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0450653
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=448105 n_nop=441124 n_act=597 n_pre=581 n_req=3078 n_rd=5450 n_write=353 bw_util=0.0259
n_activity=46788 dram_eff=0.2481
bk0: 302a 445861i bk1: 306a 445988i bk2: 332a 445534i bk3: 336a 446001i bk4: 328a 446103i bk5: 342a 445852i bk6: 402a 445834i bk7: 384a 445509i bk8: 430a 445486i bk9: 430a 445310i bk10: 350a 445830i bk11: 330a 445986i bk12: 286a 446729i bk13: 292a 446592i bk14: 304a 446513i bk15: 296a 446578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0228786
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=448105 n_nop=441112 n_act=563 n_pre=547 n_req=3117 n_rd=5532 n_write=351 bw_util=0.02626
n_activity=47959 dram_eff=0.2453
bk0: 340a 446160i bk1: 340a 445772i bk2: 334a 446041i bk3: 332a 445809i bk4: 352a 445753i bk5: 348a 445903i bk6: 418a 445324i bk7: 374a 445562i bk8: 424a 445723i bk9: 412a 445492i bk10: 352a 445882i bk11: 326a 446019i bk12: 282a 446414i bk13: 280a 446178i bk14: 320a 446311i bk15: 298a 446298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0431975
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=448105 n_nop=440971 n_act=604 n_pre=588 n_req=3144 n_rd=5596 n_write=346 bw_util=0.02652
n_activity=47962 dram_eff=0.2478
bk0: 332a 445869i bk1: 320a 445618i bk2: 346a 445689i bk3: 350a 445787i bk4: 378a 445616i bk5: 382a 445806i bk6: 396a 445692i bk7: 422a 445598i bk8: 424a 445818i bk9: 420a 445291i bk10: 344a 446028i bk11: 318a 446143i bk12: 290a 446689i bk13: 282a 446519i bk14: 290a 446578i bk15: 302a 446470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0245791

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35136, Miss = 1355, Miss_rate = 0.039, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 35382, Miss = 1344, Miss_rate = 0.038, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 35549, Miss = 1404, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 36215, Miss = 1396, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 34998, Miss = 1394, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 64
L2_cache_bank[5]: Access = 35396, Miss = 1379, Miss_rate = 0.039, Pending_hits = 9, Reservation_fails = 129
L2_cache_bank[6]: Access = 35742, Miss = 1367, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 35675, Miss = 1358, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 59170, Miss = 1411, Miss_rate = 0.024, Pending_hits = 5, Reservation_fails = 104
L2_cache_bank[9]: Access = 35733, Miss = 1355, Miss_rate = 0.038, Pending_hits = 10, Reservation_fails = 157
L2_cache_bank[10]: Access = 36178, Miss = 1400, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 35905, Miss = 1398, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 451079
L2_total_cache_misses = 16561
L2_total_cache_miss_rate = 0.0367
L2_total_cache_pending_hits = 87
L2_total_cache_reservation_fails = 787
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 209910
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2049
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.261
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1349105
icnt_total_pkts_simt_to_mem=677920
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.4463
	minimum = 6
	maximum = 675
Network latency average = 39.2255
	minimum = 6
	maximum = 612
Slowest packet = 58421
Flit latency average = 29.6289
	minimum = 6
	maximum = 611
Slowest flit = 962328
Fragmentation average = 0.0926993
	minimum = 0
	maximum = 331
Injected packet rate average = 0.10588
	minimum = 0.0875444 (at node 10)
	maximum = 0.178399 (at node 23)
Accepted packet rate average = 0.10588
	minimum = 0.0875444 (at node 10)
	maximum = 0.178399 (at node 23)
Injected flit rate average = 0.238749
	minimum = 0.130842 (at node 10)
	maximum = 0.418277 (at node 23)
Accepted flit rate average= 0.238749
	minimum = 0.164682 (at node 19)
	maximum = 0.310139 (at node 3)
Injected packet length average = 2.25491
Accepted packet length average = 2.25491
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.8821 (5 samples)
	minimum = 6 (5 samples)
	maximum = 244.4 (5 samples)
Network latency average = 20.2934 (5 samples)
	minimum = 6 (5 samples)
	maximum = 219.4 (5 samples)
Flit latency average = 16.3055 (5 samples)
	minimum = 6 (5 samples)
	maximum = 216.8 (5 samples)
Fragmentation average = 0.0256839 (5 samples)
	minimum = 0 (5 samples)
	maximum = 107 (5 samples)
Injected packet rate average = 0.0434805 (5 samples)
	minimum = 0.0323384 (5 samples)
	maximum = 0.101262 (5 samples)
Accepted packet rate average = 0.0434805 (5 samples)
	minimum = 0.0323384 (5 samples)
	maximum = 0.101262 (5 samples)
Injected flit rate average = 0.0972146 (5 samples)
	minimum = 0.0484275 (5 samples)
	maximum = 0.200763 (5 samples)
Accepted flit rate average = 0.0972146 (5 samples)
	minimum = 0.0614869 (5 samples)
	maximum = 0.191606 (5 samples)
Injected packet size average = 2.23582 (5 samples)
Accepted packet size average = 2.23582 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 48 sec (168 sec)
gpgpu_simulation_rate = 47500 (inst/sec)
gpgpu_simulation_rate = 2020 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,339476)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,339476)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,339476)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,339476)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,339476)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,339476)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,339476)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,339476)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,339476)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,339476)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,339476)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,339476)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,339476)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,339476)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,339476)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,339476)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,339476)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,339476)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,339476)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,339476)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(82,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(45,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(46,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(16,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 339976  inst.: 8316950 (ipc=673.7) sim_rate=48923 (inst/sec) elapsed = 0:0:02:50 / Sun Feb 28 21:37:10 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(11,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 341476  inst.: 8425113 (ipc=222.5) sim_rate=49269 (inst/sec) elapsed = 0:0:02:51 / Sun Feb 28 21:37:11 2016
GPGPU-Sim uArch: cycles simulated: 343476  inst.: 8445048 (ipc=116.2) sim_rate=49099 (inst/sec) elapsed = 0:0:02:52 / Sun Feb 28 21:37:12 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(44,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 345476  inst.: 8473721 (ipc=82.3) sim_rate=48981 (inst/sec) elapsed = 0:0:02:53 / Sun Feb 28 21:37:13 2016
GPGPU-Sim uArch: cycles simulated: 347476  inst.: 8499203 (ipc=64.9) sim_rate=48845 (inst/sec) elapsed = 0:0:02:54 / Sun Feb 28 21:37:14 2016
GPGPU-Sim uArch: cycles simulated: 349476  inst.: 8526917 (ipc=54.7) sim_rate=48725 (inst/sec) elapsed = 0:0:02:55 / Sun Feb 28 21:37:15 2016
GPGPU-Sim uArch: cycles simulated: 350976  inst.: 8544345 (ipc=49.1) sim_rate=48547 (inst/sec) elapsed = 0:0:02:56 / Sun Feb 28 21:37:16 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(25,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 352976  inst.: 8570629 (ipc=43.7) sim_rate=48421 (inst/sec) elapsed = 0:0:02:57 / Sun Feb 28 21:37:17 2016
GPGPU-Sim uArch: cycles simulated: 354976  inst.: 8598039 (ipc=39.9) sim_rate=48303 (inst/sec) elapsed = 0:0:02:58 / Sun Feb 28 21:37:18 2016
GPGPU-Sim uArch: cycles simulated: 356476  inst.: 8616361 (ipc=37.4) sim_rate=48136 (inst/sec) elapsed = 0:0:02:59 / Sun Feb 28 21:37:19 2016
GPGPU-Sim uArch: cycles simulated: 358476  inst.: 8642943 (ipc=34.9) sim_rate=48016 (inst/sec) elapsed = 0:0:03:00 / Sun Feb 28 21:37:20 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(4,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 359976  inst.: 8662410 (ipc=33.3) sim_rate=47858 (inst/sec) elapsed = 0:0:03:01 / Sun Feb 28 21:37:21 2016
GPGPU-Sim uArch: cycles simulated: 361976  inst.: 8688759 (ipc=31.5) sim_rate=47740 (inst/sec) elapsed = 0:0:03:02 / Sun Feb 28 21:37:22 2016
GPGPU-Sim uArch: cycles simulated: 363476  inst.: 8708313 (ipc=30.3) sim_rate=47586 (inst/sec) elapsed = 0:0:03:03 / Sun Feb 28 21:37:23 2016
GPGPU-Sim uArch: cycles simulated: 365476  inst.: 8732406 (ipc=28.9) sim_rate=47458 (inst/sec) elapsed = 0:0:03:04 / Sun Feb 28 21:37:24 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(16,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 367476  inst.: 8757896 (ipc=27.8) sim_rate=47339 (inst/sec) elapsed = 0:0:03:05 / Sun Feb 28 21:37:25 2016
GPGPU-Sim uArch: cycles simulated: 368976  inst.: 8777300 (ipc=27.0) sim_rate=47189 (inst/sec) elapsed = 0:0:03:06 / Sun Feb 28 21:37:26 2016
GPGPU-Sim uArch: cycles simulated: 370976  inst.: 8800316 (ipc=26.0) sim_rate=47060 (inst/sec) elapsed = 0:0:03:07 / Sun Feb 28 21:37:27 2016
GPGPU-Sim uArch: cycles simulated: 372476  inst.: 8819027 (ipc=25.4) sim_rate=46909 (inst/sec) elapsed = 0:0:03:08 / Sun Feb 28 21:37:28 2016
GPGPU-Sim uArch: cycles simulated: 374476  inst.: 8839883 (ipc=24.6) sim_rate=46771 (inst/sec) elapsed = 0:0:03:09 / Sun Feb 28 21:37:29 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(52,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 376476  inst.: 8865469 (ipc=23.9) sim_rate=46660 (inst/sec) elapsed = 0:0:03:10 / Sun Feb 28 21:37:30 2016
GPGPU-Sim uArch: cycles simulated: 377976  inst.: 8882771 (ipc=23.4) sim_rate=46506 (inst/sec) elapsed = 0:0:03:11 / Sun Feb 28 21:37:31 2016
GPGPU-Sim uArch: cycles simulated: 379976  inst.: 8906582 (ipc=22.9) sim_rate=46388 (inst/sec) elapsed = 0:0:03:12 / Sun Feb 28 21:37:32 2016
GPGPU-Sim uArch: cycles simulated: 381476  inst.: 8926278 (ipc=22.5) sim_rate=46250 (inst/sec) elapsed = 0:0:03:13 / Sun Feb 28 21:37:33 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(57,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 382976  inst.: 8944580 (ipc=22.2) sim_rate=46106 (inst/sec) elapsed = 0:0:03:14 / Sun Feb 28 21:37:34 2016
GPGPU-Sim uArch: cycles simulated: 384476  inst.: 8963755 (ipc=21.9) sim_rate=45967 (inst/sec) elapsed = 0:0:03:15 / Sun Feb 28 21:37:35 2016
GPGPU-Sim uArch: cycles simulated: 386476  inst.: 8986671 (ipc=21.4) sim_rate=45850 (inst/sec) elapsed = 0:0:03:16 / Sun Feb 28 21:37:36 2016
GPGPU-Sim uArch: cycles simulated: 387976  inst.: 9007039 (ipc=21.2) sim_rate=45721 (inst/sec) elapsed = 0:0:03:17 / Sun Feb 28 21:37:37 2016
GPGPU-Sim uArch: cycles simulated: 389976  inst.: 9031600 (ipc=20.8) sim_rate=45614 (inst/sec) elapsed = 0:0:03:18 / Sun Feb 28 21:37:38 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(0,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 391476  inst.: 9048335 (ipc=20.5) sim_rate=45469 (inst/sec) elapsed = 0:0:03:19 / Sun Feb 28 21:37:39 2016
GPGPU-Sim uArch: cycles simulated: 393476  inst.: 9076283 (ipc=20.3) sim_rate=45381 (inst/sec) elapsed = 0:0:03:20 / Sun Feb 28 21:37:40 2016
GPGPU-Sim uArch: cycles simulated: 394976  inst.: 9096992 (ipc=20.1) sim_rate=45258 (inst/sec) elapsed = 0:0:03:21 / Sun Feb 28 21:37:41 2016
GPGPU-Sim uArch: cycles simulated: 396476  inst.: 9116426 (ipc=19.9) sim_rate=45130 (inst/sec) elapsed = 0:0:03:22 / Sun Feb 28 21:37:42 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(16,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 398476  inst.: 9144545 (ipc=19.7) sim_rate=45047 (inst/sec) elapsed = 0:0:03:23 / Sun Feb 28 21:37:43 2016
GPGPU-Sim uArch: cycles simulated: 399976  inst.: 9164033 (ipc=19.6) sim_rate=44921 (inst/sec) elapsed = 0:0:03:24 / Sun Feb 28 21:37:44 2016
GPGPU-Sim uArch: cycles simulated: 401976  inst.: 9192671 (ipc=19.4) sim_rate=44842 (inst/sec) elapsed = 0:0:03:25 / Sun Feb 28 21:37:45 2016
GPGPU-Sim uArch: cycles simulated: 403976  inst.: 9219666 (ipc=19.2) sim_rate=44755 (inst/sec) elapsed = 0:0:03:26 / Sun Feb 28 21:37:46 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(50,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 405476  inst.: 9238284 (ipc=19.1) sim_rate=44629 (inst/sec) elapsed = 0:0:03:27 / Sun Feb 28 21:37:47 2016
GPGPU-Sim uArch: cycles simulated: 407476  inst.: 9264408 (ipc=18.9) sim_rate=44540 (inst/sec) elapsed = 0:0:03:28 / Sun Feb 28 21:37:48 2016
GPGPU-Sim uArch: cycles simulated: 408976  inst.: 9282589 (ipc=18.7) sim_rate=44414 (inst/sec) elapsed = 0:0:03:29 / Sun Feb 28 21:37:49 2016
GPGPU-Sim uArch: cycles simulated: 410976  inst.: 9307611 (ipc=18.6) sim_rate=44321 (inst/sec) elapsed = 0:0:03:30 / Sun Feb 28 21:37:50 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(14,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 412976  inst.: 9333802 (ipc=18.4) sim_rate=44236 (inst/sec) elapsed = 0:0:03:31 / Sun Feb 28 21:37:51 2016
GPGPU-Sim uArch: cycles simulated: 414476  inst.: 9353422 (ipc=18.3) sim_rate=44119 (inst/sec) elapsed = 0:0:03:32 / Sun Feb 28 21:37:52 2016
GPGPU-Sim uArch: cycles simulated: 416476  inst.: 9378930 (ipc=18.2) sim_rate=44032 (inst/sec) elapsed = 0:0:03:33 / Sun Feb 28 21:37:53 2016
GPGPU-Sim uArch: cycles simulated: 418476  inst.: 9401811 (ipc=18.0) sim_rate=43933 (inst/sec) elapsed = 0:0:03:34 / Sun Feb 28 21:37:54 2016
GPGPU-Sim uArch: cycles simulated: 419976  inst.: 9422786 (ipc=17.9) sim_rate=43826 (inst/sec) elapsed = 0:0:03:35 / Sun Feb 28 21:37:55 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(9,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 421976  inst.: 9445442 (ipc=17.8) sim_rate=43728 (inst/sec) elapsed = 0:0:03:36 / Sun Feb 28 21:37:56 2016
GPGPU-Sim uArch: cycles simulated: 423976  inst.: 9466359 (ipc=17.6) sim_rate=43623 (inst/sec) elapsed = 0:0:03:37 / Sun Feb 28 21:37:57 2016
GPGPU-Sim uArch: cycles simulated: 425476  inst.: 9487127 (ipc=17.5) sim_rate=43518 (inst/sec) elapsed = 0:0:03:38 / Sun Feb 28 21:37:58 2016
GPGPU-Sim uArch: cycles simulated: 427476  inst.: 9508148 (ipc=17.4) sim_rate=43416 (inst/sec) elapsed = 0:0:03:39 / Sun Feb 28 21:37:59 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(69,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 428976  inst.: 9528886 (ipc=17.3) sim_rate=43313 (inst/sec) elapsed = 0:0:03:40 / Sun Feb 28 21:38:00 2016
GPGPU-Sim uArch: cycles simulated: 430976  inst.: 9552702 (ipc=17.2) sim_rate=43224 (inst/sec) elapsed = 0:0:03:41 / Sun Feb 28 21:38:01 2016
GPGPU-Sim uArch: cycles simulated: 432476  inst.: 9570281 (ipc=17.1) sim_rate=43109 (inst/sec) elapsed = 0:0:03:42 / Sun Feb 28 21:38:02 2016
GPGPU-Sim uArch: cycles simulated: 434476  inst.: 9596433 (ipc=17.0) sim_rate=43033 (inst/sec) elapsed = 0:0:03:43 / Sun Feb 28 21:38:03 2016
GPGPU-Sim uArch: cycles simulated: 435976  inst.: 9615875 (ipc=17.0) sim_rate=42928 (inst/sec) elapsed = 0:0:03:44 / Sun Feb 28 21:38:04 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(77,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 437976  inst.: 9641030 (ipc=16.9) sim_rate=42849 (inst/sec) elapsed = 0:0:03:45 / Sun Feb 28 21:38:05 2016
GPGPU-Sim uArch: cycles simulated: 439976  inst.: 9664409 (ipc=16.8) sim_rate=42762 (inst/sec) elapsed = 0:0:03:46 / Sun Feb 28 21:38:06 2016
GPGPU-Sim uArch: cycles simulated: 441476  inst.: 9683055 (ipc=16.7) sim_rate=42656 (inst/sec) elapsed = 0:0:03:47 / Sun Feb 28 21:38:07 2016
GPGPU-Sim uArch: cycles simulated: 442976  inst.: 9701495 (ipc=16.6) sim_rate=42550 (inst/sec) elapsed = 0:0:03:48 / Sun Feb 28 21:38:08 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(77,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 444976  inst.: 9729359 (ipc=16.6) sim_rate=42486 (inst/sec) elapsed = 0:0:03:49 / Sun Feb 28 21:38:09 2016
GPGPU-Sim uArch: cycles simulated: 446976  inst.: 9756575 (ipc=16.5) sim_rate=42419 (inst/sec) elapsed = 0:0:03:50 / Sun Feb 28 21:38:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (108680,339476), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(108681,339476)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (109016,339476), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(109017,339476)
GPGPU-Sim uArch: cycles simulated: 448976  inst.: 9785364 (ipc=16.5) sim_rate=42360 (inst/sec) elapsed = 0:0:03:51 / Sun Feb 28 21:38:11 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (110840,339476), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(110841,339476)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(17,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 450976  inst.: 9814993 (ipc=16.5) sim_rate=42306 (inst/sec) elapsed = 0:0:03:52 / Sun Feb 28 21:38:12 2016
GPGPU-Sim uArch: cycles simulated: 452476  inst.: 9842205 (ipc=16.5) sim_rate=42241 (inst/sec) elapsed = 0:0:03:53 / Sun Feb 28 21:38:13 2016
GPGPU-Sim uArch: cycles simulated: 454476  inst.: 9868318 (ipc=16.4) sim_rate=42172 (inst/sec) elapsed = 0:0:03:54 / Sun Feb 28 21:38:14 2016
GPGPU-Sim uArch: cycles simulated: 456476  inst.: 9892960 (ipc=16.3) sim_rate=42097 (inst/sec) elapsed = 0:0:03:55 / Sun Feb 28 21:38:15 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(90,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (118551,339476), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(118552,339476)
GPGPU-Sim uArch: cycles simulated: 458476  inst.: 9921445 (ipc=16.3) sim_rate=42040 (inst/sec) elapsed = 0:0:03:56 / Sun Feb 28 21:38:16 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (119342,339476), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(119343,339476)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (120463,339476), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(120464,339476)
GPGPU-Sim uArch: cycles simulated: 460476  inst.: 9953407 (ipc=16.3) sim_rate=41997 (inst/sec) elapsed = 0:0:03:57 / Sun Feb 28 21:38:17 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (122788,339476), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(122789,339476)
GPGPU-Sim uArch: cycles simulated: 462476  inst.: 9982421 (ipc=16.3) sim_rate=41942 (inst/sec) elapsed = 0:0:03:58 / Sun Feb 28 21:38:18 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (123769,339476), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(123770,339476)
GPGPU-Sim uArch: cycles simulated: 463976  inst.: 10002613 (ipc=16.2) sim_rate=41851 (inst/sec) elapsed = 0:0:03:59 / Sun Feb 28 21:38:19 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(41,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (125711,339476), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(125712,339476)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (125830,339476), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(125831,339476)
GPGPU-Sim uArch: cycles simulated: 465976  inst.: 10036184 (ipc=16.3) sim_rate=41817 (inst/sec) elapsed = 0:0:04:00 / Sun Feb 28 21:38:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (126780,339476), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(126781,339476)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (126951,339476), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(126952,339476)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (127241,339476), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(127242,339476)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (127935,339476), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(127936,339476)
GPGPU-Sim uArch: cycles simulated: 467976  inst.: 10075590 (ipc=16.3) sim_rate=41807 (inst/sec) elapsed = 0:0:04:01 / Sun Feb 28 21:38:21 2016
GPGPU-Sim uArch: cycles simulated: 469476  inst.: 10097907 (ipc=16.3) sim_rate=41726 (inst/sec) elapsed = 0:0:04:02 / Sun Feb 28 21:38:22 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(103,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 471476  inst.: 10126419 (ipc=16.3) sim_rate=41672 (inst/sec) elapsed = 0:0:04:03 / Sun Feb 28 21:38:23 2016
GPGPU-Sim uArch: cycles simulated: 473476  inst.: 10152305 (ipc=16.2) sim_rate=41607 (inst/sec) elapsed = 0:0:04:04 / Sun Feb 28 21:38:24 2016
GPGPU-Sim uArch: cycles simulated: 475476  inst.: 10178133 (ipc=16.2) sim_rate=41543 (inst/sec) elapsed = 0:0:04:05 / Sun Feb 28 21:38:25 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(26,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 477476  inst.: 10204705 (ipc=16.1) sim_rate=41482 (inst/sec) elapsed = 0:0:04:06 / Sun Feb 28 21:38:26 2016
GPGPU-Sim uArch: cycles simulated: 479476  inst.: 10228667 (ipc=16.1) sim_rate=41411 (inst/sec) elapsed = 0:0:04:07 / Sun Feb 28 21:38:27 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (140896,339476), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(140897,339476)
GPGPU-Sim uArch: cycles simulated: 481476  inst.: 10256535 (ipc=16.0) sim_rate=41356 (inst/sec) elapsed = 0:0:04:08 / Sun Feb 28 21:38:28 2016
GPGPU-Sim uArch: cycles simulated: 483476  inst.: 10279121 (ipc=16.0) sim_rate=41281 (inst/sec) elapsed = 0:0:04:09 / Sun Feb 28 21:38:29 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (144124,339476), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(144125,339476)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (144685,339476), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(144686,339476)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(106,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 485476  inst.: 10312544 (ipc=16.0) sim_rate=41250 (inst/sec) elapsed = 0:0:04:10 / Sun Feb 28 21:38:30 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (146848,339476), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(146849,339476)
GPGPU-Sim uArch: cycles simulated: 487476  inst.: 10340789 (ipc=16.0) sim_rate=41198 (inst/sec) elapsed = 0:0:04:11 / Sun Feb 28 21:38:31 2016
GPGPU-Sim uArch: cycles simulated: 488976  inst.: 10364865 (ipc=16.0) sim_rate=41130 (inst/sec) elapsed = 0:0:04:12 / Sun Feb 28 21:38:32 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (151118,339476), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(151119,339476)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(108,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 490976  inst.: 10392159 (ipc=15.9) sim_rate=41075 (inst/sec) elapsed = 0:0:04:13 / Sun Feb 28 21:38:33 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (152826,339476), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(152827,339476)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (153070,339476), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(153071,339476)
GPGPU-Sim uArch: cycles simulated: 492976  inst.: 10423425 (ipc=15.9) sim_rate=41037 (inst/sec) elapsed = 0:0:04:14 / Sun Feb 28 21:38:34 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (154754,339476), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(154755,339476)
GPGPU-Sim uArch: cycles simulated: 494976  inst.: 10454177 (ipc=15.9) sim_rate=40996 (inst/sec) elapsed = 0:0:04:15 / Sun Feb 28 21:38:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (155873,339476), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(155874,339476)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (157345,339476), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(157346,339476)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (157415,339476), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(157416,339476)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(114,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 496976  inst.: 10485349 (ipc=15.9) sim_rate=40958 (inst/sec) elapsed = 0:0:04:16 / Sun Feb 28 21:38:36 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (158781,339476), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(158782,339476)
GPGPU-Sim uArch: cycles simulated: 498476  inst.: 10507390 (ipc=15.9) sim_rate=40884 (inst/sec) elapsed = 0:0:04:17 / Sun Feb 28 21:38:37 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (159433,339476), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(159434,339476)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (159453,339476), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(159454,339476)
GPGPU-Sim uArch: cycles simulated: 500476  inst.: 10543245 (ipc=15.9) sim_rate=40865 (inst/sec) elapsed = 0:0:04:18 / Sun Feb 28 21:38:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (161122,339476), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(161123,339476)
GPGPU-Sim uArch: cycles simulated: 501976  inst.: 10567324 (ipc=15.9) sim_rate=40800 (inst/sec) elapsed = 0:0:04:19 / Sun Feb 28 21:38:39 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(57,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 503976  inst.: 10591036 (ipc=15.9) sim_rate=40734 (inst/sec) elapsed = 0:0:04:20 / Sun Feb 28 21:38:40 2016
GPGPU-Sim uArch: cycles simulated: 505976  inst.: 10615275 (ipc=15.8) sim_rate=40671 (inst/sec) elapsed = 0:0:04:21 / Sun Feb 28 21:38:41 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (168311,339476), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(168312,339476)
GPGPU-Sim uArch: cycles simulated: 507976  inst.: 10639704 (ipc=15.8) sim_rate=40609 (inst/sec) elapsed = 0:0:04:22 / Sun Feb 28 21:38:42 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (169195,339476), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(169196,339476)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (169900,339476), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(169901,339476)
GPGPU-Sim uArch: cycles simulated: 509976  inst.: 10670131 (ipc=15.8) sim_rate=40570 (inst/sec) elapsed = 0:0:04:23 / Sun Feb 28 21:38:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (170594,339476), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(170595,339476)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (170644,339476), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(170645,339476)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(72,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (171994,339476), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(171995,339476)
GPGPU-Sim uArch: cycles simulated: 511476  inst.: 10694210 (ipc=15.8) sim_rate=40508 (inst/sec) elapsed = 0:0:04:24 / Sun Feb 28 21:38:44 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (173764,339476), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(173765,339476)
GPGPU-Sim uArch: cycles simulated: 513476  inst.: 10724368 (ipc=15.8) sim_rate=40469 (inst/sec) elapsed = 0:0:04:25 / Sun Feb 28 21:38:45 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (175418,339476), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(175419,339476)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (175460,339476), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(175461,339476)
GPGPU-Sim uArch: cycles simulated: 514976  inst.: 10745949 (ipc=15.8) sim_rate=40398 (inst/sec) elapsed = 0:0:04:26 / Sun Feb 28 21:38:46 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(83,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (177106,339476), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(177107,339476)
GPGPU-Sim uArch: cycles simulated: 516976  inst.: 10778176 (ipc=15.8) sim_rate=40367 (inst/sec) elapsed = 0:0:04:27 / Sun Feb 28 21:38:47 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (178675,339476), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(178676,339476)
GPGPU-Sim uArch: cycles simulated: 518476  inst.: 10801043 (ipc=15.8) sim_rate=40302 (inst/sec) elapsed = 0:0:04:28 / Sun Feb 28 21:38:48 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (180703,339476), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(180704,339476)
GPGPU-Sim uArch: cycles simulated: 520476  inst.: 10828949 (ipc=15.7) sim_rate=40256 (inst/sec) elapsed = 0:0:04:29 / Sun Feb 28 21:38:49 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (181943,339476), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(181944,339476)
GPGPU-Sim uArch: cycles simulated: 522476  inst.: 10860240 (ipc=15.7) sim_rate=40223 (inst/sec) elapsed = 0:0:04:30 / Sun Feb 28 21:38:50 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(122,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 524476  inst.: 10889842 (ipc=15.7) sim_rate=40183 (inst/sec) elapsed = 0:0:04:31 / Sun Feb 28 21:38:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (185648,339476), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(185649,339476)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (186082,339476), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(186083,339476)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (186467,339476), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(186468,339476)
GPGPU-Sim uArch: cycles simulated: 526476  inst.: 10919635 (ipc=15.7) sim_rate=40145 (inst/sec) elapsed = 0:0:04:32 / Sun Feb 28 21:38:52 2016
GPGPU-Sim uArch: cycles simulated: 527976  inst.: 10939254 (ipc=15.7) sim_rate=40070 (inst/sec) elapsed = 0:0:04:33 / Sun Feb 28 21:38:53 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (189689,339476), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(189690,339476)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(130,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 529976  inst.: 10968535 (ipc=15.7) sim_rate=40031 (inst/sec) elapsed = 0:0:04:34 / Sun Feb 28 21:38:54 2016
GPGPU-Sim uArch: cycles simulated: 531976  inst.: 10995449 (ipc=15.7) sim_rate=39983 (inst/sec) elapsed = 0:0:04:35 / Sun Feb 28 21:38:55 2016
GPGPU-Sim uArch: cycles simulated: 533976  inst.: 11020670 (ipc=15.6) sim_rate=39929 (inst/sec) elapsed = 0:0:04:36 / Sun Feb 28 21:38:56 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (195859,339476), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(195860,339476)
GPGPU-Sim uArch: cycles simulated: 535976  inst.: 11050873 (ipc=15.6) sim_rate=39894 (inst/sec) elapsed = 0:0:04:37 / Sun Feb 28 21:38:57 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(115,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 537476  inst.: 11070985 (ipc=15.6) sim_rate=39823 (inst/sec) elapsed = 0:0:04:38 / Sun Feb 28 21:38:58 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (198644,339476), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(198645,339476)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (199124,339476), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(199125,339476)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (199364,339476), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(199365,339476)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (199889,339476), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(199890,339476)
GPGPU-Sim uArch: cycles simulated: 539476  inst.: 11108903 (ipc=15.6) sim_rate=39816 (inst/sec) elapsed = 0:0:04:39 / Sun Feb 28 21:38:59 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (200735,339476), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(200736,339476)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (201932,339476), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(201933,339476)
GPGPU-Sim uArch: cycles simulated: 541476  inst.: 11150520 (ipc=15.7) sim_rate=39823 (inst/sec) elapsed = 0:0:04:40 / Sun Feb 28 21:39:00 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(98,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 542976  inst.: 11172890 (ipc=15.7) sim_rate=39761 (inst/sec) elapsed = 0:0:04:41 / Sun Feb 28 21:39:01 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (204529,339476), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(204530,339476)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (205424,339476), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(205425,339476)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (205433,339476), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(205434,339476)
GPGPU-Sim uArch: cycles simulated: 544976  inst.: 11208750 (ipc=15.7) sim_rate=39747 (inst/sec) elapsed = 0:0:04:42 / Sun Feb 28 21:39:02 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (206616,339476), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(206617,339476)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (206833,339476), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(206834,339476)
GPGPU-Sim uArch: cycles simulated: 546976  inst.: 11245433 (ipc=15.7) sim_rate=39736 (inst/sec) elapsed = 0:0:04:43 / Sun Feb 28 21:39:03 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(146,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 548476  inst.: 11268114 (ipc=15.7) sim_rate=39676 (inst/sec) elapsed = 0:0:04:44 / Sun Feb 28 21:39:04 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (209026,339476), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(209027,339476)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (210990,339476), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(210991,339476)
GPGPU-Sim uArch: cycles simulated: 550476  inst.: 11297751 (ipc=15.7) sim_rate=39641 (inst/sec) elapsed = 0:0:04:45 / Sun Feb 28 21:39:05 2016
GPGPU-Sim uArch: cycles simulated: 551976  inst.: 11318376 (ipc=15.7) sim_rate=39574 (inst/sec) elapsed = 0:0:04:46 / Sun Feb 28 21:39:06 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(75,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 553976  inst.: 11346005 (ipc=15.7) sim_rate=39533 (inst/sec) elapsed = 0:0:04:47 / Sun Feb 28 21:39:07 2016
GPGPU-Sim uArch: cycles simulated: 555976  inst.: 11372076 (ipc=15.7) sim_rate=39486 (inst/sec) elapsed = 0:0:04:48 / Sun Feb 28 21:39:08 2016
GPGPU-Sim uArch: cycles simulated: 557976  inst.: 11400565 (ipc=15.7) sim_rate=39448 (inst/sec) elapsed = 0:0:04:49 / Sun Feb 28 21:39:09 2016
GPGPU-Sim uArch: cycles simulated: 559976  inst.: 11426565 (ipc=15.6) sim_rate=39401 (inst/sec) elapsed = 0:0:04:50 / Sun Feb 28 21:39:10 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(136,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (221873,339476), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(221874,339476)
GPGPU-Sim uArch: cycles simulated: 561976  inst.: 11462292 (ipc=15.7) sim_rate=39389 (inst/sec) elapsed = 0:0:04:51 / Sun Feb 28 21:39:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (224163,339476), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(224164,339476)
GPGPU-Sim uArch: cycles simulated: 563976  inst.: 11493138 (ipc=15.6) sim_rate=39360 (inst/sec) elapsed = 0:0:04:52 / Sun Feb 28 21:39:12 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (226151,339476), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(226152,339476)
GPGPU-Sim uArch: cycles simulated: 565976  inst.: 11522633 (ipc=15.6) sim_rate=39326 (inst/sec) elapsed = 0:0:04:53 / Sun Feb 28 21:39:13 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (226966,339476), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(226967,339476)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(117,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (227886,339476), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(227887,339476)
GPGPU-Sim uArch: cycles simulated: 567476  inst.: 11550188 (ipc=15.7) sim_rate=39286 (inst/sec) elapsed = 0:0:04:54 / Sun Feb 28 21:39:14 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (228442,339476), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(228443,339476)
GPGPU-Sim uArch: cycles simulated: 569476  inst.: 11583270 (ipc=15.7) sim_rate=39265 (inst/sec) elapsed = 0:0:04:55 / Sun Feb 28 21:39:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (230032,339476), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(230033,339476)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (230265,339476), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(230266,339476)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (230761,339476), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(230762,339476)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (230938,339476), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(230939,339476)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (231811,339476), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(231812,339476)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (231910,339476), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(231911,339476)
GPGPU-Sim uArch: cycles simulated: 571476  inst.: 11624464 (ipc=15.7) sim_rate=39271 (inst/sec) elapsed = 0:0:04:56 / Sun Feb 28 21:39:16 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(137,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (232625,339476), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(232626,339476)
GPGPU-Sim uArch: cycles simulated: 572976  inst.: 11656006 (ipc=15.7) sim_rate=39245 (inst/sec) elapsed = 0:0:04:57 / Sun Feb 28 21:39:17 2016
GPGPU-Sim uArch: cycles simulated: 574976  inst.: 11684663 (ipc=15.7) sim_rate=39210 (inst/sec) elapsed = 0:0:04:58 / Sun Feb 28 21:39:18 2016
GPGPU-Sim uArch: cycles simulated: 576976  inst.: 11710767 (ipc=15.7) sim_rate=39166 (inst/sec) elapsed = 0:0:04:59 / Sun Feb 28 21:39:19 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (237960,339476), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(237961,339476)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(162,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (239012,339476), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(239013,339476)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (239452,339476), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(239453,339476)
GPGPU-Sim uArch: cycles simulated: 578976  inst.: 11742001 (ipc=15.7) sim_rate=39140 (inst/sec) elapsed = 0:0:05:00 / Sun Feb 28 21:39:20 2016
GPGPU-Sim uArch: cycles simulated: 580976  inst.: 11769617 (ipc=15.7) sim_rate=39101 (inst/sec) elapsed = 0:0:05:01 / Sun Feb 28 21:39:21 2016
GPGPU-Sim uArch: cycles simulated: 582476  inst.: 11791560 (ipc=15.7) sim_rate=39044 (inst/sec) elapsed = 0:0:05:02 / Sun Feb 28 21:39:22 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (244392,339476), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(244393,339476)
GPGPU-Sim uArch: cycles simulated: 584476  inst.: 11816985 (ipc=15.7) sim_rate=38999 (inst/sec) elapsed = 0:0:05:03 / Sun Feb 28 21:39:23 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(81,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (245128,339476), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(245129,339476)
GPGPU-Sim uArch: cycles simulated: 585976  inst.: 11843609 (ipc=15.7) sim_rate=38959 (inst/sec) elapsed = 0:0:05:04 / Sun Feb 28 21:39:24 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (246605,339476), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(246606,339476)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (248448,339476), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(248449,339476)
GPGPU-Sim uArch: cycles simulated: 587976  inst.: 11874381 (ipc=15.7) sim_rate=38932 (inst/sec) elapsed = 0:0:05:05 / Sun Feb 28 21:39:25 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (248552,339476), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(248553,339476)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (249102,339476), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(249103,339476)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (249135,339476), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(249136,339476)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (249299,339476), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(249300,339476)
GPGPU-Sim uArch: cycles simulated: 589476  inst.: 11901538 (ipc=15.7) sim_rate=38893 (inst/sec) elapsed = 0:0:05:06 / Sun Feb 28 21:39:26 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (250314,339476), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(250315,339476)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (250656,339476), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(250657,339476)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(171,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (251377,339476), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(251378,339476)
GPGPU-Sim uArch: cycles simulated: 591476  inst.: 11935342 (ipc=15.7) sim_rate=38877 (inst/sec) elapsed = 0:0:05:07 / Sun Feb 28 21:39:27 2016
GPGPU-Sim uArch: cycles simulated: 592976  inst.: 11957654 (ipc=15.7) sim_rate=38823 (inst/sec) elapsed = 0:0:05:08 / Sun Feb 28 21:39:28 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (253812,339476), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(253813,339476)
GPGPU-Sim uArch: cycles simulated: 594476  inst.: 11978426 (ipc=15.7) sim_rate=38765 (inst/sec) elapsed = 0:0:05:09 / Sun Feb 28 21:39:29 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (256986,339476), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(256987,339476)
GPGPU-Sim uArch: cycles simulated: 596476  inst.: 12006094 (ipc=15.7) sim_rate=38729 (inst/sec) elapsed = 0:0:05:10 / Sun Feb 28 21:39:30 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(111,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 597976  inst.: 12025706 (ipc=15.7) sim_rate=38667 (inst/sec) elapsed = 0:0:05:11 / Sun Feb 28 21:39:31 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (259370,339476), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(259371,339476)
GPGPU-Sim uArch: cycles simulated: 599976  inst.: 12050277 (ipc=15.6) sim_rate=38622 (inst/sec) elapsed = 0:0:05:12 / Sun Feb 28 21:39:32 2016
GPGPU-Sim uArch: cycles simulated: 601476  inst.: 12068145 (ipc=15.6) sim_rate=38556 (inst/sec) elapsed = 0:0:05:13 / Sun Feb 28 21:39:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (263017,339476), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(263018,339476)
GPGPU-Sim uArch: cycles simulated: 603476  inst.: 12097489 (ipc=15.6) sim_rate=38527 (inst/sec) elapsed = 0:0:05:14 / Sun Feb 28 21:39:34 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(172,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 604976  inst.: 12118398 (ipc=15.6) sim_rate=38471 (inst/sec) elapsed = 0:0:05:15 / Sun Feb 28 21:39:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (265968,339476), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(265969,339476)
GPGPU-Sim uArch: cycles simulated: 606976  inst.: 12146935 (ipc=15.6) sim_rate=38439 (inst/sec) elapsed = 0:0:05:16 / Sun Feb 28 21:39:36 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (268794,339476), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(268795,339476)
GPGPU-Sim uArch: cycles simulated: 608976  inst.: 12171704 (ipc=15.6) sim_rate=38396 (inst/sec) elapsed = 0:0:05:17 / Sun Feb 28 21:39:37 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (270324,339476), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(270325,339476)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (270710,339476), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(270711,339476)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (270746,339476), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(270747,339476)
GPGPU-Sim uArch: cycles simulated: 610476  inst.: 12196198 (ipc=15.6) sim_rate=38352 (inst/sec) elapsed = 0:0:05:18 / Sun Feb 28 21:39:38 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(133,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (271812,339476), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(271813,339476)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (271857,339476), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(271858,339476)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (271895,339476), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(271896,339476)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (272146,339476), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(272147,339476)
GPGPU-Sim uArch: cycles simulated: 612476  inst.: 12234203 (ipc=15.6) sim_rate=38351 (inst/sec) elapsed = 0:0:05:19 / Sun Feb 28 21:39:39 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (273961,339476), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(273962,339476)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (274240,339476), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(274241,339476)
GPGPU-Sim uArch: cycles simulated: 613976  inst.: 12259204 (ipc=15.6) sim_rate=38310 (inst/sec) elapsed = 0:0:05:20 / Sun Feb 28 21:39:40 2016
GPGPU-Sim uArch: cycles simulated: 615476  inst.: 12280840 (ipc=15.6) sim_rate=38258 (inst/sec) elapsed = 0:0:05:21 / Sun Feb 28 21:39:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (276408,339476), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(276409,339476)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(168,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 616976  inst.: 12301453 (ipc=15.6) sim_rate=38203 (inst/sec) elapsed = 0:0:05:22 / Sun Feb 28 21:39:42 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (277933,339476), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(277934,339476)
GPGPU-Sim uArch: cycles simulated: 618976  inst.: 12323423 (ipc=15.5) sim_rate=38153 (inst/sec) elapsed = 0:0:05:23 / Sun Feb 28 21:39:43 2016
GPGPU-Sim uArch: cycles simulated: 620476  inst.: 12339122 (ipc=15.5) sim_rate=38083 (inst/sec) elapsed = 0:0:05:24 / Sun Feb 28 21:39:44 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (281712,339476), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(281713,339476)
GPGPU-Sim uArch: cycles simulated: 621976  inst.: 12356969 (ipc=15.5) sim_rate=38021 (inst/sec) elapsed = 0:0:05:25 / Sun Feb 28 21:39:45 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (284140,339476), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(284141,339476)
GPGPU-Sim uArch: cycles simulated: 623976  inst.: 12377993 (ipc=15.5) sim_rate=37969 (inst/sec) elapsed = 0:0:05:26 / Sun Feb 28 21:39:46 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (285573,339476), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(285574,339476)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(186,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 625476  inst.: 12397978 (ipc=15.4) sim_rate=37914 (inst/sec) elapsed = 0:0:05:27 / Sun Feb 28 21:39:47 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (286700,339476), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(286701,339476)
GPGPU-Sim uArch: cycles simulated: 626976  inst.: 12418464 (ipc=15.4) sim_rate=37861 (inst/sec) elapsed = 0:0:05:28 / Sun Feb 28 21:39:48 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (287855,339476), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(287856,339476)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (288048,339476), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(288049,339476)
GPGPU-Sim uArch: cycles simulated: 628976  inst.: 12447410 (ipc=15.4) sim_rate=37834 (inst/sec) elapsed = 0:0:05:29 / Sun Feb 28 21:39:49 2016
GPGPU-Sim uArch: cycles simulated: 630476  inst.: 12466696 (ipc=15.4) sim_rate=37777 (inst/sec) elapsed = 0:0:05:30 / Sun Feb 28 21:39:50 2016
GPGPU-Sim uArch: cycles simulated: 631976  inst.: 12484464 (ipc=15.4) sim_rate=37717 (inst/sec) elapsed = 0:0:05:31 / Sun Feb 28 21:39:51 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(196,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (293891,339476), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(293892,339476)
GPGPU-Sim uArch: cycles simulated: 633976  inst.: 12509422 (ipc=15.4) sim_rate=37678 (inst/sec) elapsed = 0:0:05:32 / Sun Feb 28 21:39:52 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (294808,339476), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(294809,339476)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (295860,339476), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(295861,339476)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (296143,339476), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(296144,339476)
GPGPU-Sim uArch: cycles simulated: 635976  inst.: 12537768 (ipc=15.4) sim_rate=37650 (inst/sec) elapsed = 0:0:05:33 / Sun Feb 28 21:39:53 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (297150,339476), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(297151,339476)
GPGPU-Sim uArch: cycles simulated: 637476  inst.: 12561129 (ipc=15.4) sim_rate=37608 (inst/sec) elapsed = 0:0:05:34 / Sun Feb 28 21:39:54 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (298378,339476), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(298379,339476)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (298742,339476), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(298743,339476)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(139,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 639476  inst.: 12584724 (ipc=15.3) sim_rate=37566 (inst/sec) elapsed = 0:0:05:35 / Sun Feb 28 21:39:55 2016
GPGPU-Sim uArch: cycles simulated: 640976  inst.: 12603468 (ipc=15.3) sim_rate=37510 (inst/sec) elapsed = 0:0:05:36 / Sun Feb 28 21:39:56 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (301581,339476), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(301582,339476)
GPGPU-Sim uArch: cycles simulated: 642476  inst.: 12624144 (ipc=15.3) sim_rate=37460 (inst/sec) elapsed = 0:0:05:37 / Sun Feb 28 21:39:57 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (303360,339476), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(303361,339476)
GPGPU-Sim uArch: cycles simulated: 643976  inst.: 12646198 (ipc=15.3) sim_rate=37414 (inst/sec) elapsed = 0:0:05:38 / Sun Feb 28 21:39:58 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (304840,339476), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(304841,339476)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (305574,339476), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(305575,339476)
GPGPU-Sim uArch: cycles simulated: 645976  inst.: 12671283 (ipc=15.3) sim_rate=37378 (inst/sec) elapsed = 0:0:05:39 / Sun Feb 28 21:39:59 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(200,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 647476  inst.: 12692179 (ipc=15.3) sim_rate=37329 (inst/sec) elapsed = 0:0:05:40 / Sun Feb 28 21:40:00 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (309422,339476), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(309423,339476)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (309752,339476), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(309753,339476)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (309897,339476), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(309898,339476)
GPGPU-Sim uArch: cycles simulated: 649476  inst.: 12722618 (ipc=15.3) sim_rate=37309 (inst/sec) elapsed = 0:0:05:41 / Sun Feb 28 21:40:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (310010,339476), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(310011,339476)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (310086,339476), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(310087,339476)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (311356,339476), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(311357,339476)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (311861,339476), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(311862,339476)
GPGPU-Sim uArch: cycles simulated: 651476  inst.: 12757820 (ipc=15.3) sim_rate=37303 (inst/sec) elapsed = 0:0:05:42 / Sun Feb 28 21:40:02 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (312672,339476), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(312673,339476)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(212,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 652976  inst.: 12781576 (ipc=15.3) sim_rate=37264 (inst/sec) elapsed = 0:0:05:43 / Sun Feb 28 21:40:03 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (314885,339476), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(314886,339476)
GPGPU-Sim uArch: cycles simulated: 654476  inst.: 12800403 (ipc=15.3) sim_rate=37210 (inst/sec) elapsed = 0:0:05:44 / Sun Feb 28 21:40:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (315087,339476), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(315088,339476)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (316421,339476), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(316422,339476)
GPGPU-Sim uArch: cycles simulated: 655976  inst.: 12821824 (ipc=15.3) sim_rate=37164 (inst/sec) elapsed = 0:0:05:45 / Sun Feb 28 21:40:05 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (317056,339476), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(317057,339476)
GPGPU-Sim uArch: cycles simulated: 657976  inst.: 12850704 (ipc=15.3) sim_rate=37140 (inst/sec) elapsed = 0:0:05:46 / Sun Feb 28 21:40:06 2016
GPGPU-Sim uArch: cycles simulated: 659476  inst.: 12868377 (ipc=15.3) sim_rate=37084 (inst/sec) elapsed = 0:0:05:47 / Sun Feb 28 21:40:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (320065,339476), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(320066,339476)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(172,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (321314,339476), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(321315,339476)
GPGPU-Sim uArch: cycles simulated: 660976  inst.: 12887061 (ipc=15.3) sim_rate=37031 (inst/sec) elapsed = 0:0:05:48 / Sun Feb 28 21:40:08 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (322086,339476), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(322087,339476)
GPGPU-Sim uArch: cycles simulated: 662476  inst.: 12906325 (ipc=15.3) sim_rate=36980 (inst/sec) elapsed = 0:0:05:49 / Sun Feb 28 21:40:09 2016
GPGPU-Sim uArch: cycles simulated: 663976  inst.: 12926472 (ipc=15.2) sim_rate=36932 (inst/sec) elapsed = 0:0:05:50 / Sun Feb 28 21:40:10 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (325277,339476), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(325278,339476)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (325307,339476), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(325308,339476)
GPGPU-Sim uArch: cycles simulated: 665976  inst.: 12955409 (ipc=15.2) sim_rate=36909 (inst/sec) elapsed = 0:0:05:51 / Sun Feb 28 21:40:11 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (327111,339476), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(327112,339476)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(213,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (327513,339476), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(327514,339476)
GPGPU-Sim uArch: cycles simulated: 667476  inst.: 12977000 (ipc=15.2) sim_rate=36866 (inst/sec) elapsed = 0:0:05:52 / Sun Feb 28 21:40:12 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (329025,339476), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(329026,339476)
GPGPU-Sim uArch: cycles simulated: 668976  inst.: 12999759 (ipc=15.2) sim_rate=36826 (inst/sec) elapsed = 0:0:05:53 / Sun Feb 28 21:40:13 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (329913,339476), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(329914,339476)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (330331,339476), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(330332,339476)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (331424,339476), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(331425,339476)
GPGPU-Sim uArch: cycles simulated: 670976  inst.: 13035675 (ipc=15.3) sim_rate=36823 (inst/sec) elapsed = 0:0:05:54 / Sun Feb 28 21:40:14 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (331539,339476), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(331540,339476)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (331817,339476), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(331818,339476)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (332039,339476), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(332040,339476)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (332251,339476), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(332252,339476)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(166,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 672476  inst.: 13065617 (ipc=15.3) sim_rate=36804 (inst/sec) elapsed = 0:0:05:55 / Sun Feb 28 21:40:15 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (333135,339476), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(333136,339476)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (334106,339476), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(334107,339476)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (334346,339476), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(334347,339476)
GPGPU-Sim uArch: cycles simulated: 673976  inst.: 13092265 (ipc=15.3) sim_rate=36776 (inst/sec) elapsed = 0:0:05:56 / Sun Feb 28 21:40:16 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (334645,339476), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(334646,339476)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (335184,339476), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(335185,339476)
GPGPU-Sim uArch: cycles simulated: 675476  inst.: 13115715 (ipc=15.3) sim_rate=36738 (inst/sec) elapsed = 0:0:05:57 / Sun Feb 28 21:40:17 2016
GPGPU-Sim uArch: cycles simulated: 676976  inst.: 13142468 (ipc=15.3) sim_rate=36710 (inst/sec) elapsed = 0:0:05:58 / Sun Feb 28 21:40:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (337572,339476), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(337573,339476)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (338401,339476), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(338402,339476)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(208,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 678476  inst.: 13165089 (ipc=15.3) sim_rate=36671 (inst/sec) elapsed = 0:0:05:59 / Sun Feb 28 21:40:19 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (339131,339476), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(339132,339476)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (339149,339476), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(339150,339476)
GPGPU-Sim uArch: cycles simulated: 680476  inst.: 13195382 (ipc=15.3) sim_rate=36653 (inst/sec) elapsed = 0:0:06:00 / Sun Feb 28 21:40:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (341008,339476), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(341009,339476)
GPGPU-Sim uArch: cycles simulated: 681976  inst.: 13217274 (ipc=15.3) sim_rate=36612 (inst/sec) elapsed = 0:0:06:01 / Sun Feb 28 21:40:21 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (343235,339476), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(343236,339476)
GPGPU-Sim uArch: cycles simulated: 683476  inst.: 13238980 (ipc=15.3) sim_rate=36571 (inst/sec) elapsed = 0:0:06:02 / Sun Feb 28 21:40:22 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (344838,339476), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(344839,339476)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(249,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 684976  inst.: 13262179 (ipc=15.3) sim_rate=36534 (inst/sec) elapsed = 0:0:06:03 / Sun Feb 28 21:40:23 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (346250,339476), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(346251,339476)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (346347,339476), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(346348,339476)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (346439,339476), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(346440,339476)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (346610,339476), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(346611,339476)
GPGPU-Sim uArch: cycles simulated: 686476  inst.: 13286758 (ipc=15.3) sim_rate=36502 (inst/sec) elapsed = 0:0:06:04 / Sun Feb 28 21:40:24 2016
GPGPU-Sim uArch: cycles simulated: 688476  inst.: 13314434 (ipc=15.3) sim_rate=36477 (inst/sec) elapsed = 0:0:06:05 / Sun Feb 28 21:40:25 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (349637,339476), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(349638,339476)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (349813,339476), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(349814,339476)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (350001,339476), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (350121,339476), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (350403,339476), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (350459,339476), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 689976  inst.: 13336648 (ipc=15.3) sim_rate=36438 (inst/sec) elapsed = 0:0:06:06 / Sun Feb 28 21:40:26 2016
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(234,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (351330,339476), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (351564,339476), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (352229,339476), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 691976  inst.: 13361703 (ipc=15.3) sim_rate=36407 (inst/sec) elapsed = 0:0:06:07 / Sun Feb 28 21:40:27 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (353638,339476), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (353975,339476), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 693476  inst.: 13381744 (ipc=15.3) sim_rate=36363 (inst/sec) elapsed = 0:0:06:08 / Sun Feb 28 21:40:28 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (354141,339476), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (355115,339476), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (355294,339476), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (355899,339476), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 695476  inst.: 13409617 (ipc=15.3) sim_rate=36340 (inst/sec) elapsed = 0:0:06:09 / Sun Feb 28 21:40:29 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (356086,339476), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (356641,339476), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (356852,339476), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (357430,339476), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (357743,339476), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 697476  inst.: 13435938 (ipc=15.2) sim_rate=36313 (inst/sec) elapsed = 0:0:06:10 / Sun Feb 28 21:40:30 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(254,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358844,339476), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (359407,339476), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (359925,339476), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 699976  inst.: 13464463 (ipc=15.2) sim_rate=36292 (inst/sec) elapsed = 0:0:06:11 / Sun Feb 28 21:40:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (360502,339476), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (360508,339476), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (360568,339476), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (361889,339476), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (362269,339476), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (362377,339476), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (362422,339476), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 701976  inst.: 13489319 (ipc=15.2) sim_rate=36261 (inst/sec) elapsed = 0:0:06:12 / Sun Feb 28 21:40:32 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (362638,339476), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (362932,339476), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (363405,339476), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (363441,339476), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (363611,339476), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (363667,339476), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 703976  inst.: 13512719 (ipc=15.2) sim_rate=36227 (inst/sec) elapsed = 0:0:06:13 / Sun Feb 28 21:40:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (364914,339476), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (365003,339476), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (365229,339476), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (365762,339476), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (365944,339476), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (366019,339476), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (366059,339476), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (366428,339476), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (366473,339476), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (366694,339476), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (366828,339476), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 706476  inst.: 13537822 (ipc=15.1) sim_rate=36197 (inst/sec) elapsed = 0:0:06:14 / Sun Feb 28 21:40:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (367011,339476), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (367047,339476), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (367047,339476), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (367089,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (367209,339476), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (367241,339476), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (367260,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(246,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (367402,339476), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (367840,339476), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (367853,339476), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (367881,339476), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (368001,339476), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (368115,339476), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (368433,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (368599,339476), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (368683,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (368701,339476), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (368945,339476), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (369366,339476), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (369434,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (369614,339476), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (369663,339476), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (369694,339476), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (369785,339476), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (369786,339476), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (369799,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (369805,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (369892,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (369897,339476), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (369950,339476), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (370032,339476), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (370073,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (370256,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (370279,339476), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (370553,339476), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (370679,339476), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (370702,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (370965,339476), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 710476  inst.: 13563897 (ipc=15.1) sim_rate=36170 (inst/sec) elapsed = 0:0:06:15 / Sun Feb 28 21:40:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (371029,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (371511,339476), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (371517,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (371567,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (372137,339476), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (373063,339476), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (373466,339476), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 373467
gpu_sim_insn = 5585950
gpu_ipc =      14.9570
gpu_tot_sim_cycle = 712943
gpu_tot_sim_insn = 13566045
gpu_tot_ipc =      19.0282
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1791067
gpu_stall_icnt2sh    = 4444774
gpu_total_sim_rate=36176

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 788955
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 77461, Miss = 65281, Miss_rate = 0.843, Pending_hits = 4423, Reservation_fails = 573455
	L1D_cache_core[1]: Access = 79899, Miss = 67241, Miss_rate = 0.842, Pending_hits = 4483, Reservation_fails = 583780
	L1D_cache_core[2]: Access = 75089, Miss = 63065, Miss_rate = 0.840, Pending_hits = 4387, Reservation_fails = 561124
	L1D_cache_core[3]: Access = 79448, Miss = 67168, Miss_rate = 0.845, Pending_hits = 4610, Reservation_fails = 583810
	L1D_cache_core[4]: Access = 74942, Miss = 62873, Miss_rate = 0.839, Pending_hits = 4275, Reservation_fails = 564392
	L1D_cache_core[5]: Access = 74690, Miss = 62711, Miss_rate = 0.840, Pending_hits = 4311, Reservation_fails = 559809
	L1D_cache_core[6]: Access = 76924, Miss = 64851, Miss_rate = 0.843, Pending_hits = 4363, Reservation_fails = 562379
	L1D_cache_core[7]: Access = 78773, Miss = 66427, Miss_rate = 0.843, Pending_hits = 4543, Reservation_fails = 580553
	L1D_cache_core[8]: Access = 78424, Miss = 66093, Miss_rate = 0.843, Pending_hits = 4456, Reservation_fails = 577918
	L1D_cache_core[9]: Access = 77606, Miss = 65144, Miss_rate = 0.839, Pending_hits = 4494, Reservation_fails = 573362
	L1D_cache_core[10]: Access = 76030, Miss = 63997, Miss_rate = 0.842, Pending_hits = 4296, Reservation_fails = 564631
	L1D_cache_core[11]: Access = 77968, Miss = 65580, Miss_rate = 0.841, Pending_hits = 4408, Reservation_fails = 577173
	L1D_cache_core[12]: Access = 77852, Miss = 65994, Miss_rate = 0.848, Pending_hits = 4495, Reservation_fails = 576916
	L1D_cache_core[13]: Access = 77832, Miss = 65754, Miss_rate = 0.845, Pending_hits = 4456, Reservation_fails = 573866
	L1D_cache_core[14]: Access = 77439, Miss = 65143, Miss_rate = 0.841, Pending_hits = 4438, Reservation_fails = 573214
	L1D_total_cache_accesses = 1160377
	L1D_total_cache_misses = 977322
	L1D_total_cache_miss_rate = 0.8422
	L1D_total_cache_pending_hits = 66438
	L1D_total_cache_reservation_fails = 8586382
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117512
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 571811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6151841
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117032
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2434541
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 787957
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2012, 1958, 1827, 1972, 1956, 2059, 2283, 2058, 2815, 2286, 2069, 2316, 2666, 2076, 2231, 2056, 2233, 2198, 2454, 1839, 1879, 2139, 2276, 2183, 1934, 1726, 2653, 2152, 1821, 1936, 1838, 1976, 2240, 1827, 2262, 2241, 2066, 1782, 2637, 2159, 1907, 966, 1745, 1799, 1285, 1584, 1612, 1690, 
gpgpu_n_tot_thrd_icount = 46783040
gpgpu_n_tot_w_icount = 1461970
gpgpu_n_stall_shd_mem = 9387964
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 571811
gpgpu_n_mem_write_global = 408069
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1818815
gpgpu_n_store_insn = 664113
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9384807
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15645184	W0_Idle:804824	W0_Scoreboard:2749780	W1:351427	W2:165157	W3:106172	W4:77667	W5:60490	W6:54428	W7:48850	W8:44172	W9:40062	W10:37265	W11:33973	W12:31525	W13:26549	W14:22973	W15:19741	W16:17121	W17:14215	W18:14133	W19:11476	W20:13266	W21:12112	W22:12686	W23:14569	W24:13975	W25:11512	W26:9086	W27:6641	W28:3735	W29:1778	W30:719	W31:123	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4574488 {8:571811,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16343176 {40:407799,72:86,136:184,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77766296 {136:571811,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3264552 {8:408069,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 284 
maxdqlatency = 0 
maxmflatency = 1189 
averagemflatency = 396 
max_icnt2mem_latency = 904 
max_icnt2sh_latency = 712206 
mrq_lat_table:26024 	3683 	701 	1354 	2146 	380 	314 	170 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	120806 	680786 	178263 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	64163 	26946 	76400 	310678 	237599 	260118 	4051 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33154 	267802 	253748 	17039 	83 	0 	0 	2 	9 	38 	938 	9267 	18920 	44062 	98889 	169903 	66041 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	1347 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        31        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        29        32        32        32        32        32        32        32        32        30        32        32        32        32        28        30 
dram[2]:        29        29        32        32        32        32        32        32        32        32        32        32        32        31        32        32 
dram[3]:        28        31        32        32        34        32        32        32        32        32        32        32        32        31        30        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        31        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     87964     84078    126887    126592    128258    127700    159186    157104    110641    111221    106206    104712    100928    100907     97507     97444 
dram[1]:     78509    101627    126053    125175    128463    128175     97612     97235    107047    139412    119909    106470     83721     84706     85428     90561 
dram[2]:     88107     83013    120227    120567    127109    127953    132175    134523    146572    168063     98057     97482    100855     98509    141457    144422 
dram[3]:    102349    134304    120273    120553    127090    128213     97506     97563    104150     93815     96944     97636     78885     84479     65758    119169 
dram[4]:    115976    112663    117647    119931    142331    145308    152078    134341    154132    131166     96312     96611    108747     91880    107197     94174 
dram[5]:    151730    156778    117381    119984    145281    145587     99588     99364    107594    107738     96084     96515     84057     69473    137181    133258 
average row accesses per activate:
dram[0]:  6.820000  6.634615  7.782609  6.846154  6.859649  7.333333  6.640625  6.088235  7.962264  5.653333  6.109091  5.566667  7.973684  6.354167  9.500000 10.200000 
dram[1]:  7.102041 10.200000  7.638298  6.339286  5.092105  4.738095  6.967213  7.553571  6.333333  7.344828  7.553192  6.607843  6.416667  6.117647  6.911111  7.000000 
dram[2]:  6.303571  6.267857  5.640625  6.592593  7.250000  7.938776 10.743589 12.575758  7.925926  5.354430  7.080000  5.088235  8.000000  6.822222  8.486486  7.309524 
dram[3]:  5.655738  5.700000  6.228070  9.153846  7.469388  6.945455  7.203390  6.369231  7.116667  6.615385  4.756757  5.343750  7.317073  6.777778  7.045455  7.650000 
dram[4]: 11.281250  8.022223  7.120000  6.298245  6.372881  9.615385  6.086957  7.518518  9.636364  9.106383  5.220588  6.452830  6.500000  6.382979 10.258064  9.903226 
dram[5]:  6.375000  5.179104  5.338235  6.169491  5.895523  7.089286  8.765958 10.142858  7.660714  5.308642  5.866667  6.358490  6.468085  6.840909  7.365854  7.585366 
average row locality = 34775/5061 = 6.871171
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       310       312       325       323       352       340       393       381       388       389       324       324       303       305       304       306 
dram[1]:       315       325       324       322       348       359       393       390       402       394       343       325       308       312       311       315 
dram[2]:       315       317       328       321       342       355       385       382       395       391       340       335       312       306       314       307 
dram[3]:       310       308       322       324       331       342       390       379       395       397       340       332       300       305       310       306 
dram[4]:       327       329       322       323       342       343       387       372       392       394       344       332       299       300       318       307 
dram[5]:       325       315       328       330       358       359       379       392       397       398       341       327       304       301       302       311 
total reads: 32599
bank skew: 402/299 = 1.34
chip skew: 5486/5379 = 1.02
number of total write accesses:
dram[0]:        31        33        33        33        39        34        32        33        34        35        12        10         0         0         0         0 
dram[1]:        33        32        35        33        39        39        32        33        35        32        12        12         0         0         0         0 
dram[2]:        38        34        33        35        35        34        34        33        33        32        14        11         0         1         0         0 
dram[3]:        35        34        33        33        35        40        35        35        32        33        12        10         0         0         0         0 
dram[4]:        34        32        34        36        34        32        33        34        32        34        11        10         0         0         0         0 
dram[5]:        32        32        35        34        37        38        33        34        32        32        11        10         0         0         0         0 
total reads: 2176
min_bank_accesses = 0!
chip skew: 367/356 = 1.03
average mf latency per bank:
dram[0]:       5644      5601      6193      6104      5670      5943      5476      5580      5061      5200     11945     12327     20481     20398     27892     27830
dram[1]:       5641      5697      6164      6487      6038      6137      5705      6013      5166      5365     11314     12807     20408     20694     27996     28283
dram[2]:       5662      5584      5958      5970      6098      5950      5564      5694      5216      5292     11106     12468     19772     21335     26686     27996
dram[3]:       5735      5723      5936      6156      6038      6002      5462      5712      5107      5015     11223     12093     20447     20722     26936     28007
dram[4]:       7004      5405      7898      6096      7995      6204      7634      5753      6884      5033     71635     12581     27774     21306     35380     28016
dram[5]:       5471      5720      5834      6063      5511      5731      5474      5543      4891      5093     11799     12613     20124     21338     27198     27589
maximum mf latency per bank:
dram[0]:        820       813       861       992       928       990       916       849       904       904       841       939       947       901       896       931
dram[1]:        950       892       919       957       893       913       890      1053       900      1007       904      1035       864       908       973       964
dram[2]:        967       893       880       965       899       855      1124       925      1009       936      1006       951       880      1033       959       938
dram[3]:        901       900       949      1027       944       881      1111       988       866       902       916       944       901       972       876       917
dram[4]:       1070       937      1053       889      1134       941      1151       924      1030       915      1079       871      1064       909      1189      1005
dram[5]:        874       929       829      1026       847       934       884       918       982       950       807      1032       887       879       918       953

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941081 n_nop=928311 n_act=831 n_pre=815 n_req=5738 n_rd=10758 n_write=366 bw_util=0.02364
n_activity=82065 dram_eff=0.2711
bk0: 620a 937910i bk1: 624a 937776i bk2: 650a 937924i bk3: 646a 937772i bk4: 704a 937283i bk5: 680a 937370i bk6: 786a 936950i bk7: 762a 936590i bk8: 776a 937361i bk9: 778a 936618i bk10: 648a 937550i bk11: 648a 937417i bk12: 606a 938064i bk13: 610a 937604i bk14: 608a 938086i bk15: 612a 937884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0419008
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941081 n_nop=927988 n_act=878 n_pre=862 n_req=5853 n_rd=10972 n_write=381 bw_util=0.02413
n_activity=85728 dram_eff=0.2649
bk0: 630a 937950i bk1: 650a 938167i bk2: 648a 937747i bk3: 644a 937654i bk4: 696a 936866i bk5: 718a 936646i bk6: 786a 937081i bk7: 780a 936974i bk8: 804a 936973i bk9: 788a 937227i bk10: 686a 938014i bk11: 650a 937969i bk12: 616a 938186i bk13: 624a 937897i bk14: 622a 938141i bk15: 630a 938179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.020944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941081 n_nop=928198 n_act=817 n_pre=801 n_req=5812 n_rd=10890 n_write=375 bw_util=0.02394
n_activity=81589 dram_eff=0.2761
bk0: 630a 937703i bk1: 634a 937700i bk2: 656a 937319i bk3: 642a 937656i bk4: 684a 937602i bk5: 710a 937344i bk6: 770a 937332i bk7: 764a 937258i bk8: 790a 937388i bk9: 782a 936543i bk10: 680a 937590i bk11: 670a 937030i bk12: 624a 938010i bk13: 612a 937638i bk14: 628a 938151i bk15: 614a 938263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0416989
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941081 n_nop=928179 n_act=878 n_pre=862 n_req=5758 n_rd=10782 n_write=380 bw_util=0.02372
n_activity=84160 dram_eff=0.2653
bk0: 620a 937511i bk1: 616a 937700i bk2: 644a 937539i bk3: 648a 937989i bk4: 662a 937762i bk5: 684a 937384i bk6: 780a 937101i bk7: 758a 936756i bk8: 790a 937268i bk9: 794a 937089i bk10: 680a 937318i bk11: 664a 937593i bk12: 600a 938340i bk13: 610a 938101i bk14: 620a 938221i bk15: 612a 938411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0208505
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941081 n_nop=928330 n_act=772 n_pre=756 n_req=5787 n_rd=10862 n_write=361 bw_util=0.02385
n_activity=84014 dram_eff=0.2672
bk0: 654a 938275i bk1: 658a 937765i bk2: 644a 937870i bk3: 646a 937634i bk4: 684a 937554i bk5: 686a 937751i bk6: 774a 936842i bk7: 744a 936875i bk8: 784a 937681i bk9: 788a 937062i bk10: 688a 937320i bk11: 664a 937583i bk12: 598a 937771i bk13: 600a 937528i bk14: 636a 937756i bk15: 614a 937791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0474922
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941081 n_nop=928020 n_act=885 n_pre=869 n_req=5827 n_rd=10934 n_write=373 bw_util=0.02403
n_activity=84490 dram_eff=0.2677
bk0: 650a 937725i bk1: 630a 937463i bk2: 656a 937362i bk3: 660a 937489i bk4: 716a 937071i bk5: 718a 937247i bk6: 758a 937301i bk7: 784a 937130i bk8: 794a 937478i bk9: 796a 936775i bk10: 682a 937718i bk11: 654a 937821i bk12: 608a 938216i bk13: 602a 937959i bk14: 604a 938057i bk15: 622a 937889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0272516

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77932, Miss = 2699, Miss_rate = 0.035, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 78417, Miss = 2680, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 419
L2_cache_bank[2]: Access = 77890, Miss = 2744, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 79130, Miss = 2742, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 77424, Miss = 2731, Miss_rate = 0.035, Pending_hits = 7, Reservation_fails = 64
L2_cache_bank[5]: Access = 78596, Miss = 2714, Miss_rate = 0.035, Pending_hits = 9, Reservation_fails = 412
L2_cache_bank[6]: Access = 78026, Miss = 2698, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 78696, Miss = 2693, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 117479, Miss = 2731, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 532
L2_cache_bank[9]: Access = 79006, Miss = 2700, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 720
L2_cache_bank[10]: Access = 78359, Miss = 2734, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 79000, Miss = 2733, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 979955
L2_total_cache_misses = 32599
L2_total_cache_miss_rate = 0.0333
L2_total_cache_pending_hits = 87
L2_total_cache_reservation_fails = 2480
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 541255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2147
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405953
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2060
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=3267469
icnt_total_pkts_simt_to_mem=1388662
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.2735
	minimum = 6
	maximum = 749
Network latency average = 40.3423
	minimum = 6
	maximum = 617
Slowest packet = 904876
Flit latency average = 27.6843
	minimum = 6
	maximum = 617
Slowest flit = 4343828
Fragmentation average = 0.104888
	minimum = 0
	maximum = 384
Injected packet rate average = 0.104898
	minimum = 0.0923509 (at node 5)
	maximum = 0.156129 (at node 23)
Accepted packet rate average = 0.104898
	minimum = 0.0923509 (at node 5)
	maximum = 0.156129 (at node 23)
Injected flit rate average = 0.260731
	minimum = 0.124386 (at node 5)
	maximum = 0.458292 (at node 23)
Accepted flit rate average= 0.260731
	minimum = 0.149885 (at node 21)
	maximum = 0.353539 (at node 10)
Injected packet length average = 2.48556
Accepted packet length average = 2.48556
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.9473 (6 samples)
	minimum = 6 (6 samples)
	maximum = 328.5 (6 samples)
Network latency average = 23.6349 (6 samples)
	minimum = 6 (6 samples)
	maximum = 285.667 (6 samples)
Flit latency average = 18.202 (6 samples)
	minimum = 6 (6 samples)
	maximum = 283.5 (6 samples)
Fragmentation average = 0.0388845 (6 samples)
	minimum = 0 (6 samples)
	maximum = 153.167 (6 samples)
Injected packet rate average = 0.0537168 (6 samples)
	minimum = 0.0423404 (6 samples)
	maximum = 0.110407 (6 samples)
Accepted packet rate average = 0.0537168 (6 samples)
	minimum = 0.0423404 (6 samples)
	maximum = 0.110407 (6 samples)
Injected flit rate average = 0.124467 (6 samples)
	minimum = 0.0610873 (6 samples)
	maximum = 0.243685 (6 samples)
Accepted flit rate average = 0.124467 (6 samples)
	minimum = 0.0762199 (6 samples)
	maximum = 0.218595 (6 samples)
Injected packet size average = 2.3171 (6 samples)
Accepted packet size average = 2.3171 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 15 sec (375 sec)
gpgpu_simulation_rate = 36176 (inst/sec)
gpgpu_simulation_rate = 1901 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,712943)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,712943)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,712943)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,712943)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,712943)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,712943)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,712943)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,712943)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,712943)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,712943)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,712943)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,712943)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,712943)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,712943)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,712943)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,712943)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,712943)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,712943)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,712943)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,712943)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(14,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(17,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(81,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 713443  inst.: 13871539 (ipc=611.0) sim_rate=36892 (inst/sec) elapsed = 0:0:06:16 / Sun Feb 28 21:40:36 2016
GPGPU-Sim uArch: cycles simulated: 714443  inst.: 13897043 (ipc=220.7) sim_rate=36862 (inst/sec) elapsed = 0:0:06:17 / Sun Feb 28 21:40:37 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 716443  inst.: 13918270 (ipc=100.6) sim_rate=36820 (inst/sec) elapsed = 0:0:06:18 / Sun Feb 28 21:40:38 2016
GPGPU-Sim uArch: cycles simulated: 717943  inst.: 13933513 (ipc=73.5) sim_rate=36763 (inst/sec) elapsed = 0:0:06:19 / Sun Feb 28 21:40:39 2016
GPGPU-Sim uArch: cycles simulated: 719443  inst.: 13949419 (ipc=59.0) sim_rate=36708 (inst/sec) elapsed = 0:0:06:20 / Sun Feb 28 21:40:40 2016
GPGPU-Sim uArch: cycles simulated: 721443  inst.: 13973236 (ipc=47.9) sim_rate=36675 (inst/sec) elapsed = 0:0:06:21 / Sun Feb 28 21:40:41 2016
GPGPU-Sim uArch: cycles simulated: 722943  inst.: 13991186 (ipc=42.5) sim_rate=36626 (inst/sec) elapsed = 0:0:06:22 / Sun Feb 28 21:40:42 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(77,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 724443  inst.: 14008244 (ipc=38.5) sim_rate=36575 (inst/sec) elapsed = 0:0:06:23 / Sun Feb 28 21:40:43 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11987,712943), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11988,712943)
GPGPU-Sim uArch: cycles simulated: 725943  inst.: 14030494 (ipc=35.7) sim_rate=36537 (inst/sec) elapsed = 0:0:06:24 / Sun Feb 28 21:40:44 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14971,712943), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14972,712943)
GPGPU-Sim uArch: cycles simulated: 727943  inst.: 14058951 (ipc=32.9) sim_rate=36516 (inst/sec) elapsed = 0:0:06:25 / Sun Feb 28 21:40:45 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15143,712943), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15144,712943)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15229,712943), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15230,712943)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15575,712943), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(15576,712943)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15833,712943), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15834,712943)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16325,712943), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16326,712943)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16373,712943), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16374,712943)
GPGPU-Sim uArch: cycles simulated: 729443  inst.: 14089856 (ipc=31.7) sim_rate=36502 (inst/sec) elapsed = 0:0:06:26 / Sun Feb 28 21:40:46 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16661,712943), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16662,712943)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16725,712943), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16726,712943)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(32,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17291,712943), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17292,712943)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17762,712943), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17763,712943)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17858,712943), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17859,712943)
GPGPU-Sim uArch: cycles simulated: 730943  inst.: 14119848 (ipc=30.8) sim_rate=36485 (inst/sec) elapsed = 0:0:06:27 / Sun Feb 28 21:40:47 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18256,712943), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18257,712943)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18274,712943), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18275,712943)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18563,712943), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18564,712943)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19209,712943), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19210,712943)
GPGPU-Sim uArch: cycles simulated: 732443  inst.: 14148925 (ipc=29.9) sim_rate=36466 (inst/sec) elapsed = 0:0:06:28 / Sun Feb 28 21:40:48 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19559,712943), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(19560,712943)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19711,712943), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19712,712943)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19973,712943), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19974,712943)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20049,712943), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20050,712943)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20328,712943), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(20329,712943)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20768,712943), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20769,712943)
GPGPU-Sim uArch: cycles simulated: 733943  inst.: 14180575 (ipc=29.3) sim_rate=36453 (inst/sec) elapsed = 0:0:06:29 / Sun Feb 28 21:40:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21055,712943), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21056,712943)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21516,712943), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21517,712943)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21684,712943), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(21685,712943)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(71,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22433,712943), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(22434,712943)
GPGPU-Sim uArch: cycles simulated: 735943  inst.: 14219174 (ipc=28.4) sim_rate=36459 (inst/sec) elapsed = 0:0:06:30 / Sun Feb 28 21:40:50 2016
GPGPU-Sim uArch: cycles simulated: 737443  inst.: 14240869 (ipc=27.5) sim_rate=36421 (inst/sec) elapsed = 0:0:06:31 / Sun Feb 28 21:40:51 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25197,712943), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25198,712943)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25239,712943), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25240,712943)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (26084,712943), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(26085,712943)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26344,712943), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(26345,712943)
GPGPU-Sim uArch: cycles simulated: 739443  inst.: 14285511 (ipc=27.1) sim_rate=36442 (inst/sec) elapsed = 0:0:06:32 / Sun Feb 28 21:40:52 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26626,712943), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(26627,712943)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(107,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (26861,712943), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(26862,712943)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (27612,712943), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(27613,712943)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28256,712943), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28257,712943)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28410,712943), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28411,712943)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (28484,712943), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(28485,712943)
GPGPU-Sim uArch: cycles simulated: 741443  inst.: 14338664 (ipc=27.1) sim_rate=36485 (inst/sec) elapsed = 0:0:06:33 / Sun Feb 28 21:40:53 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28693,712943), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28694,712943)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29529,712943), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29530,712943)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (29535,712943), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(29536,712943)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (29614,712943), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(29615,712943)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29685,712943), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29686,712943)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29894,712943), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(29895,712943)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29899,712943), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(29900,712943)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29999,712943), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(30000,712943)
GPGPU-Sim uArch: cycles simulated: 742943  inst.: 14384237 (ipc=27.3) sim_rate=36508 (inst/sec) elapsed = 0:0:06:34 / Sun Feb 28 21:40:54 2016
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(134,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (30166,712943), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(30167,712943)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30167,712943), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(30168,712943)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (30168,712943), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(30169,712943)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30183,712943), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30184,712943)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (30556,712943), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(30557,712943)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30625,712943), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30626,712943)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (30977,712943), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(30978,712943)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31107,712943), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(31108,712943)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (31109,712943), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(31110,712943)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31117,712943), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31118,712943)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (31171,712943), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(31172,712943)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (31304,712943), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(31305,712943)
GPGPU-Sim uArch: cycles simulated: 744443  inst.: 14450765 (ipc=28.1) sim_rate=36584 (inst/sec) elapsed = 0:0:06:35 / Sun Feb 28 21:40:55 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31660,712943), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31661,712943)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (31696,712943), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(31697,712943)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (31721,712943), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(31722,712943)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (31901,712943), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(31902,712943)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(46,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (32807,712943), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(32808,712943)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (32833,712943), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(32834,712943)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (32997,712943), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(32998,712943)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (33014,712943), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(33015,712943)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (33227,712943), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(33228,712943)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33305,712943), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(33306,712943)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (33381,712943), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(33382,712943)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (33395,712943), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(33396,712943)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (33423,712943), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(33424,712943)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33470,712943), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(33471,712943)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (33498,712943), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(33499,712943)
GPGPU-Sim uArch: cycles simulated: 746443  inst.: 14522173 (ipc=28.5) sim_rate=36672 (inst/sec) elapsed = 0:0:06:36 / Sun Feb 28 21:40:56 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (33624,712943), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(33625,712943)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33629,712943), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(33630,712943)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (33784,712943), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(33785,712943)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33856,712943), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33857,712943)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (33910,712943), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(33911,712943)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (33916,712943), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(33917,712943)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (34123,712943), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(34124,712943)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (34138,712943), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(34139,712943)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34262,712943), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34263,712943)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (34450,712943), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(34451,712943)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (34455,712943), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(34456,712943)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (34468,712943), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(34469,712943)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(170,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34730,712943), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34731,712943)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (34731,712943), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(34732,712943)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34903,712943), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(34904,712943)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34971,712943), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34972,712943)
GPGPU-Sim uArch: cycles simulated: 747943  inst.: 14605367 (ipc=29.7) sim_rate=36789 (inst/sec) elapsed = 0:0:06:37 / Sun Feb 28 21:40:57 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35226,712943), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35227,712943)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35285,712943), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35286,712943)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (35317,712943), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(35318,712943)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (35410,712943), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(35411,712943)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (35444,712943), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(35445,712943)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (35521,712943), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(35522,712943)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (35547,712943), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(35548,712943)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (35690,712943), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(35691,712943)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35697,712943), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(35698,712943)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (35721,712943), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(35722,712943)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35737,712943), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35738,712943)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (35912,712943), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(35913,712943)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (35924,712943), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(35925,712943)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (35936,712943), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(35937,712943)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(187,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36187,712943), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36188,712943)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (36324,712943), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(36325,712943)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (36346,712943), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(36347,712943)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36418,712943), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36419,712943)
GPGPU-Sim uArch: cycles simulated: 749443  inst.: 14690695 (ipc=30.8) sim_rate=36911 (inst/sec) elapsed = 0:0:06:38 / Sun Feb 28 21:40:58 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (36518,712943), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(36519,712943)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (36525,712943), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(36526,712943)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (36732,712943), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(36733,712943)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (36855,712943), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(36856,712943)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36993,712943), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36994,712943)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (37018,712943), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(37019,712943)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (37080,712943), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(37081,712943)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (37122,712943), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(37123,712943)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37127,712943), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37128,712943)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (37149,712943), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(37150,712943)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (37387,712943), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(37388,712943)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37396,712943), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37397,712943)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37405,712943), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37406,712943)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (37423,712943), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(37424,712943)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (37469,712943), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(37470,712943)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37486,712943), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37487,712943)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37502,712943), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(37503,712943)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37587,712943), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(37588,712943)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(203,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (37637,712943), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(37638,712943)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37709,712943), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37710,712943)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37764,712943), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37765,712943)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37807,712943), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37808,712943)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (37809,712943), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(37810,712943)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (37846,712943), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(37847,712943)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (37897,712943), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(37898,712943)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37984,712943), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(37985,712943)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37987,712943), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37988,712943)
GPGPU-Sim uArch: cycles simulated: 750943  inst.: 14799473 (ipc=32.5) sim_rate=37091 (inst/sec) elapsed = 0:0:06:39 / Sun Feb 28 21:40:59 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38067,712943), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(38068,712943)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (38118,712943), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(38119,712943)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (38156,712943), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(38157,712943)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38254,712943), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(38255,712943)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (38359,712943), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(38360,712943)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38464,712943), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38465,712943)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38481,712943), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(38482,712943)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38491,712943), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38492,712943)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (38495,712943), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(38496,712943)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38695,712943), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38696,712943)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38700,712943), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38701,712943)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38727,712943), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(38728,712943)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(178,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38781,712943), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(38782,712943)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (38813,712943), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(38814,712943)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38869,712943), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38870,712943)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (38888,712943), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(38889,712943)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (39022,712943), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(39023,712943)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39080,712943), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(39081,712943)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39082,712943), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(39083,712943)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39083,712943), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(39084,712943)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39084,712943), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(39085,712943)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (39123,712943), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(39124,712943)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39158,712943), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(39159,712943)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39171,712943), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(39172,712943)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39191,712943), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39192,712943)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39198,712943), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(39199,712943)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39205,712943), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39206,712943)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39236,712943), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(39237,712943)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (39241,712943), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(39242,712943)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39264,712943), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39265,712943)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39360,712943), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39361,712943)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (39414,712943), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(39415,712943)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39440,712943), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(39441,712943)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39478,712943), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39482,712943), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39491,712943), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39496,712943), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 752443  inst.: 14941270 (ipc=34.8) sim_rate=37353 (inst/sec) elapsed = 0:0:06:40 / Sun Feb 28 21:41:00 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39505,712943), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39508,712943), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39521,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39554,712943), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39566,712943), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39578,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39585,712943), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39601,712943), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39601,712943), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (39606,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39610,712943), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (39630,712943), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39635,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39693,712943), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39762,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39766,712943), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (39805,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (39817,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39836,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39857,712943), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39924,712943), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39936,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39941,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (39954,712943), 3 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(201,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39993,712943), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40018,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (40072,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40117,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40192,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40214,712943), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40220,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40245,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40261,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40266,712943), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40267,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (40339,712943), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40348,712943), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40353,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40356,712943), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (40369,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (40372,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40372,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40388,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40425,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40425,712943), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40449,712943), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40479,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (40519,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (40527,712943), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40554,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40565,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40618,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40625,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40630,712943), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (40681,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (40706,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40759,712943), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40765,712943), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (40771,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40784,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (40786,712943), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (40791,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40827,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40892,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40914,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40927,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40964,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (41013,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (41025,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41102,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (41166,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41229,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (41242,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41251,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41282,712943), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41310,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (41363,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41386,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (41417,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (41418,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (41438,712943), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (41587,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (41631,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (41795,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (41814,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (42089,712943), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 42090
gpu_sim_insn = 1398534
gpu_ipc =      33.2272
gpu_tot_sim_cycle = 755033
gpu_tot_sim_insn = 14964579
gpu_tot_ipc =      19.8198
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1925380
gpu_stall_icnt2sh    = 4773669
gpu_total_sim_rate=37411

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 898767
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82427, Miss = 68761, Miss_rate = 0.834, Pending_hits = 4606, Reservation_fails = 602379
	L1D_cache_core[1]: Access = 84736, Miss = 70706, Miss_rate = 0.834, Pending_hits = 4697, Reservation_fails = 612316
	L1D_cache_core[2]: Access = 79716, Miss = 66473, Miss_rate = 0.834, Pending_hits = 4582, Reservation_fails = 592108
	L1D_cache_core[3]: Access = 84123, Miss = 70467, Miss_rate = 0.838, Pending_hits = 4829, Reservation_fails = 609949
	L1D_cache_core[4]: Access = 79726, Miss = 66202, Miss_rate = 0.830, Pending_hits = 4498, Reservation_fails = 591224
	L1D_cache_core[5]: Access = 79333, Miss = 66078, Miss_rate = 0.833, Pending_hits = 4516, Reservation_fails = 587841
	L1D_cache_core[6]: Access = 81698, Miss = 68289, Miss_rate = 0.836, Pending_hits = 4591, Reservation_fails = 590841
	L1D_cache_core[7]: Access = 83588, Miss = 69845, Miss_rate = 0.836, Pending_hits = 4777, Reservation_fails = 608263
	L1D_cache_core[8]: Access = 83089, Miss = 69449, Miss_rate = 0.836, Pending_hits = 4662, Reservation_fails = 605552
	L1D_cache_core[9]: Access = 82412, Miss = 68659, Miss_rate = 0.833, Pending_hits = 4694, Reservation_fails = 605224
	L1D_cache_core[10]: Access = 80841, Miss = 67283, Miss_rate = 0.832, Pending_hits = 4520, Reservation_fails = 590444
	L1D_cache_core[11]: Access = 82733, Miss = 69098, Miss_rate = 0.835, Pending_hits = 4620, Reservation_fails = 608816
	L1D_cache_core[12]: Access = 82610, Miss = 69293, Miss_rate = 0.839, Pending_hits = 4713, Reservation_fails = 602249
	L1D_cache_core[13]: Access = 82407, Miss = 69056, Miss_rate = 0.838, Pending_hits = 4676, Reservation_fails = 602810
	L1D_cache_core[14]: Access = 82288, Miss = 68626, Miss_rate = 0.834, Pending_hits = 4645, Reservation_fails = 603153
	L1D_total_cache_accesses = 1231727
	L1D_total_cache_misses = 1028285
	L1D_total_cache_miss_rate = 0.8348
	L1D_total_cache_pending_hits = 69626
	L1D_total_cache_reservation_fails = 9013169
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 127276
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6573828
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126796
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2439341
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897769
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2340, 2313, 2089, 2289, 2328, 2326, 2633, 2435, 3052, 2562, 2199, 2625, 2898, 2385, 2474, 2304, 2544, 2642, 2681, 2194, 2078, 2494, 2632, 2472, 2141, 1856, 2942, 2400, 2042, 2346, 2221, 2202, 2495, 2121, 2465, 2452, 2421, 1919, 2964, 2414, 2094, 1177, 2007, 1983, 1584, 1839, 1829, 1816, 
gpgpu_n_tot_thrd_icount = 52758272
gpgpu_n_tot_w_icount = 1648696
gpgpu_n_stall_shd_mem = 9853301
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618706
gpgpu_n_mem_write_global = 412806
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1965969
gpgpu_n_store_insn = 678783
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484241
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9850144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16372442	W0_Idle:815185	W0_Scoreboard:3065563	W1:416711	W2:191712	W3:123241	W4:89155	W5:70669	W6:60924	W7:54248	W8:47533	W9:42477	W10:38911	W11:34907	W12:32350	W13:27207	W14:23661	W15:20464	W16:17584	W17:14533	W18:14489	W19:11821	W20:13436	W21:12320	W22:12812	W23:14684	W24:14079	W25:11553	W26:9127	W27:6641	W28:3735	W29:1778	W30:719	W31:123	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4949648 {8:618706,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16532656 {40:412536,72:86,136:184,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84144016 {136:618706,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3302448 {8:412806,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 412 
maxdqlatency = 0 
maxmflatency = 1189 
averagemflatency = 395 
max_icnt2mem_latency = 904 
max_icnt2sh_latency = 752840 
mrq_lat_table:30993 	4194 	892 	1630 	2764 	623 	562 	276 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	133903 	711095 	186486 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	82621 	30561 	81282 	320001 	248137 	264819 	4166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35401 	294788 	270885 	17564 	83 	0 	0 	2 	9 	38 	938 	9267 	18920 	44062 	98889 	169903 	70778 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	1421 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        31        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        29        32        32        32        32        32        32        32        32        30        32        32        32        32        28        32 
dram[2]:        29        30        32        32        32        32        32        32        32        32        32        32        32        31        32        32 
dram[3]:        28        31        32        32        34        32        32        32        32        32        32        32        32        31        31        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        31        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     87964     84078    126887    126592    128258    127700    159186    157104    110641    111221    106206    104712    100928    100907     97507     97444 
dram[1]:     78509    101627    126053    125175    128463    128175     97612     97235    107047    139412    119909    106470     83721     84706     85428     90561 
dram[2]:     88107     83013    120227    120567    127109    127953    132175    134523    146572    168063     98057     97482    100855     98509    141457    144422 
dram[3]:    102349    134304    120273    120553    127090    128213     97506     97563    104150     93815     96944     97636     78885     84479     65758    119169 
dram[4]:    115976    112663    117647    119931    142331    145308    152078    134341    154132    131166     96312     96611    108747     91880    107197     94174 
dram[5]:    151730    156778    117381    119984    145281    145587     99588     99364    107594    107738     96084     96515     84057     69473    137181    133258 
average row accesses per activate:
dram[0]:  6.483871  6.539682  5.986111  6.500000  5.743902  5.853333  5.606383  5.516483  6.986301  5.434783  5.278481  4.666667  6.839286  4.948718  9.023255  8.720930 
dram[1]:  6.338461  7.962264  6.733333  6.090909  4.622449  4.383178  6.367089  5.630435  5.333333  5.554348  7.000000  6.562500  5.602941  5.380282  6.649123  6.803571 
dram[2]:  6.348485  5.459459  5.500000  5.513514  5.375000  5.827160  7.846154  8.516666  6.259259  5.010000  5.710526  4.500000  6.758621  6.534483  7.403846  6.233333 
dram[3]:  5.554054  5.217949  5.135802  7.228070  6.114286  5.204545  5.463158  5.111111  6.581081  5.278350  4.306931  5.209877  5.910448  5.739130  7.037037  7.600000 
dram[4]: 10.725000  7.607143  6.353846  5.389610  5.137931  7.078125  5.368421  6.061728  7.772727  7.621212  4.932584  6.388060  5.075949  5.287671  9.875000  9.461538 
dram[5]:  5.584415  4.839080  4.795455  5.402597  4.967742  5.898734  6.675676  7.588235  6.082353  4.706422  5.045455  5.739726  5.213333  5.492958  7.956522  8.391304 
average row locality = 41948/7050 = 5.950071
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       369       375       392       368       412       386       474       448       461       455       401       409       382       383       388       375 
dram[1]:       374       385       366       367       398       414       454       462       466       465       424       404       380       381       379       381 
dram[2]:       379       365       373       366       379       419       459       460       460       458       417       411       391       378       385       374 
dram[3]:       373       368       377       372       375       402       462       448       444       465       420       410       390       390       380       380 
dram[4]:       394       391       376       376       396       405       457       439       464       456       425       416       392       380       395       369 
dram[5]:       389       383       381       379       406       410       440       460       469       469       428       406       384       387       366       386 
total reads: 38982
bank skew: 474/365 = 1.30
chip skew: 6543/6456 = 1.01
number of total write accesses:
dram[0]:        33        37        39        35        59        53        53        54        49        45        16        11         1         3         0         0 
dram[1]:        38        37        38        35        55        55        49        56        46        46        17        16         1         1         0         0 
dram[2]:        40        39        34        42        51        53        51        51        47        43        17        12         1         1         0         0 
dram[3]:        38        39        39        40        53        56        57        58        43        47        15        12         6         6         0         0 
dram[4]:        35        35        37        39        51        48        53        52        49        47        14        12         9         6         0         0 
dram[5]:        41        38        41        37        56        56        54        56        48        44        16        13         7         3         0         0 
total reads: 2966
min_bank_accesses = 0!
chip skew: 510/482 = 1.06
average mf latency per bank:
dram[0]:       4976      4868      5341      5556      4844      5211      4572      4719      4332      4545      9969     10117     17090     16894     23621     24245
dram[1]:       4952      4991      5628      5880      5291      5358      4941      5032      4520      4600      9392     10594     17349     17723     24730     24991
dram[2]:       4929      4988      5438      5360      5435      5042      4696      4761      4540      4596      9349     10553     16521     18240     23340     24733
dram[3]:       4981      5054      5262      5524      5297      5181      4594      4826      4583      4357      9355     10159     16353     17122     23720     24676
dram[4]:       6143      4806      7068      5527      6896      5317      6480      4917      5872      4410     58969     10435     21802     17757     30590     25490
dram[5]:       4716      4911      5211      5504      4812      4998      4712      4703      4215      4393      9670     10437     16412     17372     24143     23876
maximum mf latency per bank:
dram[0]:        820       813       861       992       928       990       916       849       904       904       847       939       947       901       896       931
dram[1]:        950       892       919       957       893       913       890      1053       900      1007       904      1035       864       908       973       964
dram[2]:        967       893       880       965       899       855      1124       925      1009       936      1006       951       880      1033       959       938
dram[3]:        901       900       949      1027       944       881      1111       988       866       902       916       944       901       972       876       917
dram[4]:       1070       937      1053       889      1134       941      1151      1059      1030       915      1079      1013      1141       909      1189      1005
dram[5]:        874       929       906      1026       847       934       884       918       982       950       810      1032       887       879       918       953

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996639 n_nop=980772 n_act=1155 n_pre=1139 n_req=6966 n_rd=12956 n_write=617 bw_util=0.02724
n_activity=100717 dram_eff=0.2695
bk0: 738a 992644i bk1: 750a 992181i bk2: 784a 992368i bk3: 736a 992636i bk4: 824a 990368i bk5: 772a 990614i bk6: 948a 990309i bk7: 896a 989784i bk8: 922a 991830i bk9: 910a 991161i bk10: 802a 991943i bk11: 818a 991522i bk12: 764a 992417i bk13: 766a 991522i bk14: 776a 992411i bk15: 750a 992154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0648379
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996639 n_nop=980656 n_act=1187 n_pre=1171 n_req=6990 n_rd=13000 n_write=625 bw_util=0.02734
n_activity=103499 dram_eff=0.2633
bk0: 748a 992756i bk1: 770a 992896i bk2: 732a 992721i bk3: 734a 992693i bk4: 796a 991384i bk5: 828a 990878i bk6: 908a 991493i bk7: 924a 990721i bk8: 932a 991326i bk9: 930a 991344i bk10: 848a 992615i bk11: 808a 992687i bk12: 760a 992753i bk13: 762a 992559i bk14: 758a 992984i bk15: 762a 993017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0262633
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996639 n_nop=980799 n_act=1153 n_pre=1137 n_req=6956 n_rd=12948 n_write=602 bw_util=0.02719
n_activity=99723 dram_eff=0.2718
bk0: 758a 992675i bk1: 730a 992512i bk2: 746a 992350i bk3: 732a 992082i bk4: 758a 991842i bk5: 838a 991377i bk6: 918a 991081i bk7: 920a 991025i bk8: 920a 991706i bk9: 916a 990915i bk10: 834a 991778i bk11: 822a 991250i bk12: 782a 992239i bk13: 756a 991959i bk14: 770a 992639i bk15: 748a 992607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0585127
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996639 n_nop=980615 n_act=1235 n_pre=1219 n_req=6965 n_rd=12912 n_write=658 bw_util=0.02723
n_activity=103402 dram_eff=0.2625
bk0: 746a 992348i bk1: 736a 992405i bk2: 754a 992120i bk3: 744a 992748i bk4: 750a 991980i bk5: 804a 991439i bk6: 924a 990902i bk7: 896a 990512i bk8: 888a 992019i bk9: 930a 991283i bk10: 840a 991728i bk11: 820a 992206i bk12: 780a 992480i bk13: 780a 992189i bk14: 760a 992898i bk15: 760a 993110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0265061
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996639 n_nop=980807 n_act=1084 n_pre=1068 n_req=7018 n_rd=13062 n_write=618 bw_util=0.02745
n_activity=102407 dram_eff=0.2672
bk0: 788a 993280i bk1: 782a 992658i bk2: 752a 992764i bk3: 752a 992392i bk4: 792a 991296i bk5: 810a 991567i bk6: 914a 990588i bk7: 878a 990166i bk8: 928a 992048i bk9: 912a 991520i bk10: 850a 991789i bk11: 832a 992261i bk12: 784a 991761i bk13: 760a 991570i bk14: 790a 992121i bk15: 738a 992386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0663711
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996639 n_nop=980428 n_act=1236 n_pre=1220 n_req=7053 n_rd=13086 n_write=669 bw_util=0.0276
n_activity=103767 dram_eff=0.2651
bk0: 778a 992110i bk1: 766a 992095i bk2: 762a 992095i bk3: 758a 992292i bk4: 812a 991348i bk5: 820a 991115i bk6: 880a 990975i bk7: 920a 990593i bk8: 938a 991673i bk9: 938a 991097i bk10: 856a 991956i bk11: 812a 992404i bk12: 768a 992312i bk13: 774a 992102i bk14: 732a 992866i bk15: 772a 992628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0406546

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82285, Miss = 3279, Miss_rate = 0.040, Pending_hits = 11, Reservation_fails = 314
L2_cache_bank[1]: Access = 82540, Miss = 3199, Miss_rate = 0.039, Pending_hits = 9, Reservation_fails = 859
L2_cache_bank[2]: Access = 82072, Miss = 3241, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 83329, Miss = 3259, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 81558, Miss = 3243, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 233
L2_cache_bank[5]: Access = 82882, Miss = 3231, Miss_rate = 0.039, Pending_hits = 9, Reservation_fails = 476
L2_cache_bank[6]: Access = 82250, Miss = 3221, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 83141, Miss = 3235, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 122300, Miss = 3299, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 654
L2_cache_bank[9]: Access = 83440, Miss = 3232, Miss_rate = 0.039, Pending_hits = 10, Reservation_fails = 1042
L2_cache_bank[10]: Access = 82527, Miss = 3263, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 83263, Miss = 3280, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1031587
L2_total_cache_misses = 38982
L2_total_cache_miss_rate = 0.0378
L2_total_cache_pending_hits = 87
L2_total_cache_reservation_fails = 3687
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 581794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36890
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3354
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 410663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2087
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.303
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=3506681
icnt_total_pkts_simt_to_mem=1445031
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 44.5245
	minimum = 6
	maximum = 553
Network latency average = 31.1566
	minimum = 6
	maximum = 485
Slowest packet = 1962368
Flit latency average = 20.2907
	minimum = 6
	maximum = 485
Slowest flit = 4683399
Fragmentation average = 0.0661799
	minimum = 0
	maximum = 424
Injected packet rate average = 0.090867
	minimum = 0.0791875 (at node 10)
	maximum = 0.11454 (at node 23)
Accepted packet rate average = 0.090867
	minimum = 0.0791875 (at node 10)
	maximum = 0.11454 (at node 23)
Injected flit rate average = 0.260096
	minimum = 0.0864813 (at node 10)
	maximum = 0.495723 (at node 22)
Accepted flit rate average= 0.260096
	minimum = 0.106415 (at node 16)
	maximum = 0.397624 (at node 11)
Injected packet length average = 2.86238
Accepted packet length average = 2.86238
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.8869 (7 samples)
	minimum = 6 (7 samples)
	maximum = 360.571 (7 samples)
Network latency average = 24.7094 (7 samples)
	minimum = 6 (7 samples)
	maximum = 314.143 (7 samples)
Flit latency average = 18.5004 (7 samples)
	minimum = 6 (7 samples)
	maximum = 312.286 (7 samples)
Fragmentation average = 0.0427838 (7 samples)
	minimum = 0 (7 samples)
	maximum = 191.857 (7 samples)
Injected packet rate average = 0.0590239 (7 samples)
	minimum = 0.0476043 (7 samples)
	maximum = 0.110997 (7 samples)
Accepted packet rate average = 0.0590239 (7 samples)
	minimum = 0.0476043 (7 samples)
	maximum = 0.110997 (7 samples)
Injected flit rate average = 0.143843 (7 samples)
	minimum = 0.064715 (7 samples)
	maximum = 0.27969 (7 samples)
Accepted flit rate average = 0.143843 (7 samples)
	minimum = 0.0805334 (7 samples)
	maximum = 0.24417 (7 samples)
Injected packet size average = 2.43703 (7 samples)
Accepted packet size average = 2.43703 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 40 sec (400 sec)
gpgpu_simulation_rate = 37411 (inst/sec)
gpgpu_simulation_rate = 1887 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,755033)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,755033)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,755033)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,755033)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,755033)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,755033)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,755033)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,755033)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,755033)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,755033)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,755033)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,755033)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,755033)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,755033)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,755033)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,755033)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,755033)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,755033)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,755033)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,755033)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(24,0,0) tid=(234,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(43,0,0) tid=(106,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(19,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (370,755033), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(371,755033)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (372,755033), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(373,755033)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (376,755033), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,755033)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(377,755033)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (378,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378,755033), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(379,755033)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(379,755033)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (379,755033), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(380,755033)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (384,755033), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(385,755033)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (385,755033), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(386,755033)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (389,755033), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(390,755033)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (390,755033), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(391,755033)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (396,755033), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(397,755033)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (397,755033), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(398,755033)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (398,755033), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(399,755033)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (400,755033), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(401,755033)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (402,755033), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(403,755033)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (404,755033), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(405,755033)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (409,755033), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(410,755033)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (414,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(415,755033)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (416,755033), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(417,755033)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (417,755033), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(418,755033)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (419,755033), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(420,755033)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (433,755033), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(434,755033)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (435,755033), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(436,755033)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (437,755033), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(438,755033)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (443,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (443,755033), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(444,755033)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(444,755033)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (444,755033), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(445,755033)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (446,755033), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(447,755033)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (452,755033), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(453,755033)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (465,755033), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(466,755033)
GPGPU-Sim uArch: cycles simulated: 755533  inst.: 15314976 (ipc=700.8) sim_rate=38191 (inst/sec) elapsed = 0:0:06:41 / Sun Feb 28 21:41:01 2016
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(93,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (542,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(543,755033)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (554,755033), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(555,755033)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (570,755033), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(571,755033)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (681,755033), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(682,755033)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (683,755033), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(684,755033)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (687,755033), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(688,755033)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (688,755033), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(689,755033)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (703,755033), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(704,755033)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (705,755033), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(706,755033)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (713,755033), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(714,755033)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (718,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(719,755033)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (724,755033), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(725,755033)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (726,755033), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(727,755033)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (727,755033), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(728,755033)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (744,755033), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(745,755033)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (748,755033), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(749,755033)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (749,755033), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(750,755033)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (750,755033), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(751,755033)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (756,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(757,755033)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(139,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (775,755033), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(776,755033)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (776,755033), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(777,755033)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (785,755033), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(786,755033)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (789,755033), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(790,755033)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (806,755033), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(807,755033)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (826,755033), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(827,755033)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (833,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(834,755033)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (835,755033), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(836,755033)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (840,755033), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(841,755033)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (853,755033), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(854,755033)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (856,755033), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(857,755033)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (863,755033), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(864,755033)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (865,755033), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(866,755033)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (873,755033), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(874,755033)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (879,755033), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(880,755033)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (935,755033), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(936,755033)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (944,755033), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(945,755033)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (949,755033), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(950,755033)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (960,755033), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(961,755033)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (961,755033), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(962,755033)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (968,755033), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(969,755033)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (970,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(971,755033)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (974,755033), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(975,755033)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (989,755033), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(990,755033)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(137,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (993,755033), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(994,755033)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (994,755033), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(995,755033)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (999,755033), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1000,755033)
GPGPU-Sim uArch: cycles simulated: 756033  inst.: 15511160 (ipc=546.6) sim_rate=38584 (inst/sec) elapsed = 0:0:06:42 / Sun Feb 28 21:41:02 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1020,755033), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1021,755033)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1032,755033), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1033,755033)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1035,755033), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1036,755033)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1036,755033), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1037,755033)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1040,755033), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1041,755033)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1041,755033), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1042,755033)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1050,755033), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1051,755033)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1053,755033), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1054,755033)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1054,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1055,755033)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1057,755033), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1058,755033)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1058,755033), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1059,755033)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1066,755033), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1067,755033)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1087,755033), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1088,755033)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1101,755033), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1102,755033)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1109,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1110,755033)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1114,755033), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1115,755033)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1116,755033), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1117,755033)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1127,755033), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1128,755033)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1140,755033), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1141,755033)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1164,755033), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1165,755033)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1184,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1184,755033), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1185,755033)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1185,755033)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1190,755033), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1191,755033)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(189,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1193,755033), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1194,755033)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1196,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1197,755033)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1206,755033), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1207,755033)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1207,755033), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1208,755033)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1218,755033), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1219,755033)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1219,755033), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1220,755033)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1227,755033), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1228,755033)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1228,755033), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1229,755033)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1236,755033), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1237,755033)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1242,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1243,755033)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1246,755033), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1247,755033)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1247,755033), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1248,755033)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1248,755033), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1249,755033)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1249,755033), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1250,755033)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1261,755033), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1262,755033)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1288,755033), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1289,755033)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1310,755033), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1311,755033)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1311,755033), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1312,755033)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1312,755033), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1313,755033)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1318,755033), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1319,755033)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1320,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1320,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1320,755033), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1321,755033)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1321,755033)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1321,755033)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1321,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1322,755033)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1322,755033), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1323,755033)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1325,755033), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1326,755033)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1330,755033), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1331,755033)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1343,755033), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1344,755033)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1349,755033), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1350,755033)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1351,755033), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1352,755033)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1364,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1364,755033), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1365,755033)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1365,755033)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(218,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1376,755033), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1377,755033)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1382,755033), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1383,755033)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1394,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1395,755033)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1408,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1408,755033), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1409,755033)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1409,755033)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1434,755033), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1435,755033)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1435,755033), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1436,755033)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1457,755033), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1458,755033)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1462,755033), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1463,755033)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1465,755033), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1466,755033)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1473,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1473,755033), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1474,755033)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1474,755033)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1477,755033), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1478,755033)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1480,755033), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1481,755033)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1481,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1482,755033)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1495,755033), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1496,755033)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1499,755033), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1500,755033)
GPGPU-Sim uArch: cycles simulated: 756533  inst.: 15759497 (ipc=529.9) sim_rate=39105 (inst/sec) elapsed = 0:0:06:43 / Sun Feb 28 21:41:03 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1509,755033), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1510,755033)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1510,755033), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1511,755033)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1515,755033), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1516,755033)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1536,755033), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1537,755033)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(216,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1546,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1547,755033)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1549,755033), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1550,755033)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1551,755033), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1552,755033)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1554,755033), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1555,755033)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1569,755033), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1570,755033)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1578,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1578,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1578,755033), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1579,755033)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1579,755033)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1579,755033)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1592,755033), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1593,755033)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1600,755033), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1601,755033)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1601,755033), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1602,755033)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1609,755033), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1610,755033)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1630,755033), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1631,755033)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1635,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1644,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1646,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1646,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1649,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1654,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1655,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1656,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1659,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1666,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1668,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1681,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1681,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1682,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1691,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1700,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1702,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1708,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1712,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1722,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1725,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1729,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1730,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1731,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1731,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1735,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1737,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1741,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1756,755033), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1758,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1763,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1765,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1782,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1802,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1803,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1811,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1822,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1825,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1827,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1831,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1838,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1841,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1845,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1849,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1851,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1853,755033), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1868,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1877,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1899,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1904,755033), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1960,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1968,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2002,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2005,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2013,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2027,755033), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2093,755033), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2106,755033), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2129,755033), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2139,755033), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2153,755033), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2166,755033), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2178,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2180,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2181,755033), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2207,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2220,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2238,755033), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2282,755033), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2307,755033), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2341,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2348,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(79,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2365,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2373,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2398,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2409,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2415,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2493,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2493,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2494,755033), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 757533  inst.: 15889638 (ipc=370.0) sim_rate=39330 (inst/sec) elapsed = 0:0:06:44 / Sun Feb 28 21:41:04 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2538,755033), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2541,755033), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2577,755033), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2609,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2672,755033), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2765,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2940,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2948,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3016,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3321,755033), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3322
gpu_sim_insn = 925709
gpu_ipc =     278.6602
gpu_tot_sim_cycle = 758355
gpu_tot_sim_insn = 15890288
gpu_tot_ipc =      20.9536
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1925380
gpu_stall_icnt2sh    = 4774474
gpu_total_sim_rate=39332

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 921546
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82702, Miss = 68881, Miss_rate = 0.833, Pending_hits = 4686, Reservation_fails = 602379
	L1D_cache_core[1]: Access = 84958, Miss = 70786, Miss_rate = 0.833, Pending_hits = 4805, Reservation_fails = 612316
	L1D_cache_core[2]: Access = 79962, Miss = 66558, Miss_rate = 0.832, Pending_hits = 4697, Reservation_fails = 592108
	L1D_cache_core[3]: Access = 84379, Miss = 70561, Miss_rate = 0.836, Pending_hits = 4943, Reservation_fails = 609949
	L1D_cache_core[4]: Access = 79962, Miss = 66294, Miss_rate = 0.829, Pending_hits = 4582, Reservation_fails = 591224
	L1D_cache_core[5]: Access = 79609, Miss = 66183, Miss_rate = 0.831, Pending_hits = 4618, Reservation_fails = 587841
	L1D_cache_core[6]: Access = 81942, Miss = 68386, Miss_rate = 0.835, Pending_hits = 4693, Reservation_fails = 590841
	L1D_cache_core[7]: Access = 83796, Miss = 69908, Miss_rate = 0.834, Pending_hits = 4909, Reservation_fails = 608263
	L1D_cache_core[8]: Access = 83319, Miss = 69533, Miss_rate = 0.835, Pending_hits = 4758, Reservation_fails = 605552
	L1D_cache_core[9]: Access = 82678, Miss = 68763, Miss_rate = 0.832, Pending_hits = 4808, Reservation_fails = 605224
	L1D_cache_core[10]: Access = 81069, Miss = 67367, Miss_rate = 0.831, Pending_hits = 4622, Reservation_fails = 590444
	L1D_cache_core[11]: Access = 82963, Miss = 69178, Miss_rate = 0.834, Pending_hits = 4740, Reservation_fails = 608816
	L1D_cache_core[12]: Access = 82816, Miss = 69369, Miss_rate = 0.838, Pending_hits = 4803, Reservation_fails = 602249
	L1D_cache_core[13]: Access = 82625, Miss = 69136, Miss_rate = 0.837, Pending_hits = 4772, Reservation_fails = 602810
	L1D_cache_core[14]: Access = 82546, Miss = 68733, Miss_rate = 0.833, Pending_hits = 4729, Reservation_fails = 603153
	L1D_total_cache_accesses = 1235326
	L1D_total_cache_misses = 1029636
	L1D_total_cache_miss_rate = 0.8335
	L1D_total_cache_pending_hits = 71165
	L1D_total_cache_reservation_fails = 9013169
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131687
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6573828
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131207
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2439341
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 920548
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2430, 2403, 2179, 2379, 2418, 2416, 2723, 2525, 3097, 2607, 2244, 2670, 2943, 2515, 2519, 2349, 2559, 2657, 2696, 2316, 2093, 2509, 2647, 2487, 2156, 1923, 2957, 2478, 2057, 2361, 2236, 2313, 2510, 2210, 2480, 2467, 2466, 1934, 3064, 2429, 2194, 1192, 2096, 1998, 1599, 1854, 1844, 1831, 
gpgpu_n_tot_thrd_icount = 53981504
gpgpu_n_tot_w_icount = 1686922
gpgpu_n_stall_shd_mem = 9853430
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 619943
gpgpu_n_mem_write_global = 413016
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2032885
gpgpu_n_store_insn = 679029
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615682
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9850273
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16373302	W0_Idle:822866	W0_Scoreboard:3095758	W1:423324	W2:192430	W3:123416	W4:89155	W5:70669	W6:60924	W7:54248	W8:47533	W9:42477	W10:38911	W11:34907	W12:32350	W13:27207	W14:23661	W15:20464	W16:17584	W17:14533	W18:14489	W19:11821	W20:13436	W21:12320	W22:12812	W23:14684	W24:14079	W25:11553	W26:9127	W27:6641	W28:3735	W29:1778	W30:719	W31:123	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4959544 {8:619943,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16541056 {40:412746,72:86,136:184,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84312248 {136:619943,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3304128 {8:413016,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 412 
maxdqlatency = 0 
maxmflatency = 1189 
averagemflatency = 394 
max_icnt2mem_latency = 904 
max_icnt2sh_latency = 756694 
mrq_lat_table:31001 	4194 	892 	1630 	2764 	623 	562 	276 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	135343 	711102 	186486 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84007 	30617 	81287 	320001 	248137 	264819 	4166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36125 	295266 	270920 	17564 	83 	0 	0 	2 	9 	38 	938 	9267 	18920 	44062 	98889 	169903 	70988 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	1421 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        31        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        29        32        32        32        32        32        32        32        32        30        32        32        32        32        28        32 
dram[2]:        29        30        32        32        32        32        32        32        32        32        32        32        32        31        32        32 
dram[3]:        28        31        32        32        34        32        32        32        32        32        32        32        32        31        31        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        31        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     87964     84078    126887    126592    128258    127700    159186    157104    110641    111221    106206    104712    100928    100907     97507     97444 
dram[1]:     78509    101627    126053    125175    128463    128175     97612     97235    107047    139412    119909    106470     83721     84706     85428     90561 
dram[2]:     88107     83013    120227    120567    127109    127953    132175    134523    146572    168063     98057     97482    100855     98509    141457    144422 
dram[3]:    102349    134304    120273    120553    127090    128213     97506     97563    104150     93815     96944     97636     78885     84479     65758    119169 
dram[4]:    115976    112663    117647    119931    142331    145308    152078    134341    154132    131166     96312     96611    108747     91880    107197     94174 
dram[5]:    151730    156778    117381    119984    145281    145587     99588     99364    107594    107738     96084     96515     84057     69473    137181    133258 
average row accesses per activate:
dram[0]:  6.483871  6.539682  5.986111  6.500000  5.743902  5.853333  5.606383  5.516483  6.986301  5.434783  5.278481  4.666667  6.839286  4.948718  9.023255  8.720930 
dram[1]:  6.338461  7.962264  6.733333  6.090909  4.622449  4.383178  6.367089  5.630435  5.333333  5.554348  6.906250  6.562500  5.602941  5.380282  6.649123  6.803571 
dram[2]:  6.348485  5.400000  5.500000  5.513514  5.375000  5.827160  7.742424  8.393442  6.259259  5.020000  5.710526  4.500000  6.758621  6.534483  7.403846  6.147541 
dram[3]:  5.554054  5.217949  5.135802  7.228070  6.114286  5.204545  5.463158  5.111111  6.581081  5.278350  4.306931  5.209877  5.910448  5.739130  7.037037  7.600000 
dram[4]: 10.725000  7.607143  6.353846  5.389610  5.137931  7.078125  5.368421  6.061728  7.772727  7.621212  4.888889  6.308824  5.075949  5.287671  9.875000  9.461538 
dram[5]:  5.584415  4.839080  4.795455  5.402597  4.967742  5.898734  6.675676  7.588235  6.082353  4.706422  5.045455  5.739726  5.213333  5.492958  7.956522  8.391304 
average row locality = 41956/7057 = 5.945302
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       369       375       392       368       412       386       474       448       461       455       401       409       382       383       388       375 
dram[1]:       374       385       366       367       398       414       454       462       466       465       425       404       380       381       379       381 
dram[2]:       379       366       373       366       379       419       460       460       460       458       417       411       391       378       385       375 
dram[3]:       373       368       377       372       375       402       462       448       444       465       420       410       390       390       380       380 
dram[4]:       394       391       376       376       396       405       457       439       464       456       426       417       392       380       395       369 
dram[5]:       389       383       381       379       406       410       440       460       469       469       428       406       384       387       366       386 
total reads: 38988
bank skew: 474/366 = 1.30
chip skew: 6543/6456 = 1.01
number of total write accesses:
dram[0]:        33        37        39        35        59        53        53        54        49        45        16        11         1         3         0         0 
dram[1]:        38        37        38        35        55        55        49        56        46        46        17        16         1         1         0         0 
dram[2]:        40        39        34        42        51        53        51        52        47        44        17        12         1         1         0         0 
dram[3]:        38        39        39        40        53        56        57        58        43        47        15        12         6         6         0         0 
dram[4]:        35        35        37        39        51        48        53        52        49        47        14        12         9         6         0         0 
dram[5]:        41        38        41        37        56        56        54        56        48        44        16        13         7         3         0         0 
total reads: 2968
min_bank_accesses = 0!
chip skew: 510/484 = 1.05
average mf latency per bank:
dram[0]:       4976      4868      5341      5557      4844      5212      4572      4720      4333      4545      9979     10131     17105     16913     23633     24256
dram[1]:       4953      4991      5628      5881      5291      5358      4942      5033      4522      4601      9383     10609     17366     17738     24745     24999
dram[2]:       4929      4977      5438      5360      5435      5042      4687      4752      4541      4587      9359     10565     16538     18258     23350     24680
dram[3]:       4981      5054      5262      5524      5297      5182      4594      4827      4585      4358      9370     10172     16369     17140     23738     24687
dram[4]:       6143      4808      7069      5527      6896      5317      6480      4917      5873      4410     58846     10424     21818     17775     30603     25501
dram[5]:       4718      4911      5212      5505      4812      4998      4713      4704      4216      4394      9683     10454     16432     17389     24155     23889
maximum mf latency per bank:
dram[0]:        820       813       861       992       928       990       916       849       904       904       847       939       947       901       896       931
dram[1]:        950       892       919       957       893       913       890      1053       900      1007       904      1035       864       908       973       964
dram[2]:        967       893       880       965       899       855      1124       925      1009       936      1006       951       880      1033       959       938
dram[3]:        901       900       949      1027       944       881      1111       988       866       902       916       944       901       972       876       917
dram[4]:       1070       937      1053       889      1134       941      1151      1059      1030       915      1079      1013      1141       909      1189      1005
dram[5]:        874       929       906      1026       847       934       884       918       982       950       810      1032       887       879       918       953

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001023 n_nop=985156 n_act=1155 n_pre=1139 n_req=6966 n_rd=12956 n_write=617 bw_util=0.02712
n_activity=100717 dram_eff=0.2695
bk0: 738a 997028i bk1: 750a 996565i bk2: 784a 996752i bk3: 736a 997020i bk4: 824a 994752i bk5: 772a 994998i bk6: 948a 994693i bk7: 896a 994168i bk8: 922a 996214i bk9: 910a 995545i bk10: 802a 996327i bk11: 818a 995906i bk12: 764a 996801i bk13: 766a 995906i bk14: 776a 996795i bk15: 750a 996538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.064554
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001023 n_nop=985036 n_act=1188 n_pre=1172 n_req=6991 n_rd=13002 n_write=625 bw_util=0.02723
n_activity=103551 dram_eff=0.2632
bk0: 748a 997140i bk1: 770a 997280i bk2: 732a 997105i bk3: 734a 997077i bk4: 796a 995768i bk5: 828a 995262i bk6: 908a 995877i bk7: 924a 995106i bk8: 932a 995711i bk9: 930a 995729i bk10: 850a 996971i bk11: 808a 997070i bk12: 760a 997136i bk13: 762a 996942i bk14: 758a 997367i bk15: 762a 997401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0261483
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001023 n_nop=985165 n_act=1157 n_pre=1141 n_req=6961 n_rd=12954 n_write=606 bw_util=0.02709
n_activity=99857 dram_eff=0.2716
bk0: 758a 997059i bk1: 732a 996868i bk2: 746a 996732i bk3: 732a 996466i bk4: 758a 996226i bk5: 838a 995762i bk6: 920a 995437i bk7: 920a 995365i bk8: 920a 996088i bk9: 916a 995294i bk10: 834a 996161i bk11: 822a 995633i bk12: 782a 996623i bk13: 756a 996344i bk14: 770a 997024i bk15: 750a 996964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0582564
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001023 n_nop=984999 n_act=1235 n_pre=1219 n_req=6965 n_rd=12912 n_write=658 bw_util=0.02711
n_activity=103402 dram_eff=0.2625
bk0: 746a 996732i bk1: 736a 996789i bk2: 754a 996504i bk3: 744a 997132i bk4: 750a 996364i bk5: 804a 995823i bk6: 924a 995286i bk7: 896a 994896i bk8: 888a 996403i bk9: 930a 995667i bk10: 840a 996112i bk11: 820a 996590i bk12: 780a 996864i bk13: 780a 996573i bk14: 760a 997282i bk15: 760a 997494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.02639
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001023 n_nop=985183 n_act=1086 n_pre=1070 n_req=7020 n_rd=13066 n_write=618 bw_util=0.02734
n_activity=102470 dram_eff=0.2671
bk0: 788a 997664i bk1: 782a 997042i bk2: 752a 997148i bk3: 752a 996776i bk4: 792a 995680i bk5: 810a 995951i bk6: 914a 994972i bk7: 878a 994550i bk8: 928a 996432i bk9: 912a 995905i bk10: 852a 996145i bk11: 834a 996616i bk12: 784a 996143i bk13: 760a 995954i bk14: 790a 996505i bk15: 738a 996770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0660804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001023 n_nop=984812 n_act=1236 n_pre=1220 n_req=7053 n_rd=13086 n_write=669 bw_util=0.02748
n_activity=103767 dram_eff=0.2651
bk0: 778a 996494i bk1: 766a 996479i bk2: 762a 996479i bk3: 758a 996676i bk4: 812a 995732i bk5: 820a 995499i bk6: 880a 995359i bk7: 920a 994977i bk8: 938a 996057i bk9: 938a 995481i bk10: 856a 996340i bk11: 812a 996788i bk12: 768a 996696i bk13: 774a 996486i bk14: 732a 997250i bk15: 772a 997012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0404766

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82389, Miss = 3279, Miss_rate = 0.040, Pending_hits = 11, Reservation_fails = 314
L2_cache_bank[1]: Access = 82665, Miss = 3199, Miss_rate = 0.039, Pending_hits = 9, Reservation_fails = 859
L2_cache_bank[2]: Access = 82197, Miss = 3242, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 83434, Miss = 3259, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 81667, Miss = 3244, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 233
L2_cache_bank[5]: Access = 82999, Miss = 3233, Miss_rate = 0.039, Pending_hits = 9, Reservation_fails = 476
L2_cache_bank[6]: Access = 82386, Miss = 3221, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 83261, Miss = 3235, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 122422, Miss = 3300, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 654
L2_cache_bank[9]: Access = 83561, Miss = 3233, Miss_rate = 0.039, Pending_hits = 10, Reservation_fails = 1042
L2_cache_bank[10]: Access = 82663, Miss = 3263, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 83390, Miss = 3280, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1033034
L2_total_cache_misses = 38988
L2_total_cache_miss_rate = 0.0377
L2_total_cache_pending_hits = 87
L2_total_cache_reservation_fails = 3687
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 583025
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3354
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 410873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2087
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=3513076
icnt_total_pkts_simt_to_mem=1446688
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6296
	minimum = 6
	maximum = 60
Network latency average = 9.91431
	minimum = 6
	maximum = 53
Slowest packet = 2064176
Flit latency average = 8.60966
	minimum = 6
	maximum = 49
Slowest flit = 4954283
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0322653
	minimum = 0.0198675 (at node 7)
	maximum = 0.0409392 (at node 21)
Accepted packet rate average = 0.0322653
	minimum = 0.0198675 (at node 7)
	maximum = 0.0409392 (at node 21)
Injected flit rate average = 0.0897719
	minimum = 0.0216737 (at node 7)
	maximum = 0.18543 (at node 25)
Accepted flit rate average= 0.0897719
	minimum = 0.0364238 (at node 15)
	maximum = 0.170078 (at node 0)
Injected packet length average = 2.78231
Accepted packet length average = 2.78231
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.3548 (8 samples)
	minimum = 6 (8 samples)
	maximum = 323 (8 samples)
Network latency average = 22.86 (8 samples)
	minimum = 6 (8 samples)
	maximum = 281.5 (8 samples)
Flit latency average = 17.264 (8 samples)
	minimum = 6 (8 samples)
	maximum = 279.375 (8 samples)
Fragmentation average = 0.0374358 (8 samples)
	minimum = 0 (8 samples)
	maximum = 167.875 (8 samples)
Injected packet rate average = 0.0556791 (8 samples)
	minimum = 0.0441372 (8 samples)
	maximum = 0.10224 (8 samples)
Accepted packet rate average = 0.0556791 (8 samples)
	minimum = 0.0441372 (8 samples)
	maximum = 0.10224 (8 samples)
Injected flit rate average = 0.137084 (8 samples)
	minimum = 0.0593348 (8 samples)
	maximum = 0.267908 (8 samples)
Accepted flit rate average = 0.137084 (8 samples)
	minimum = 0.0750197 (8 samples)
	maximum = 0.234909 (8 samples)
Injected packet size average = 2.46204 (8 samples)
Accepted packet size average = 2.46204 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 44 sec (404 sec)
gpgpu_simulation_rate = 39332 (inst/sec)
gpgpu_simulation_rate = 1877 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 402579.468750 (ms)
Result stored in result.txt
