

================================================================
== Vitis HLS Report for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
================================================================
* Date:           Sat Sep 20 00:26:09 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lane_seg_hls
* Solution:       lane_seg (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   150541|   150541|  2.258 ms|  2.258 ms|  150541|  150541|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3  |   150539|   150539|        12|          1|          1|  150528|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 15 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 16 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 18 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten47 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln36_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln36"   --->   Operation 20 'read' 'sext_ln36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln36_cast = sext i62 %sext_ln36_read"   --->   Operation 21 'sext' 'sext_ln36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 150528, void @empty_12, void @empty_8, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten47"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %y"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %x"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %c"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.28>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%x_1 = load i8 %x"   --->   Operation 29 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten47_load = load i18 %indvar_flatten47" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 31 'load' 'indvar_flatten47_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [12/12] (1.89ns)   --->   "%urem_ln38 = urem i8 %x_1, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 32 'urem' 'urem_ln38' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.87ns)   --->   "%icmp_ln36 = icmp_eq  i18 %indvar_flatten47_load, i18 150528" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 33 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.87ns)   --->   "%add_ln36 = add i18 %indvar_flatten47_load, i18 1" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 34 'add' 'add_ln36' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc23, void %for.inc81.21411.2.preheader.exitStub" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 35 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 36 'load' 'c_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%y_load = load i8 %y"   --->   Operation 37 'load' 'y_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%icmp_ln37 = icmp_eq  i10 %indvar_flatten_load, i10 672" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 38 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.39ns)   --->   "%select_ln36 = select i1 %icmp_ln37, i8 0, i8 %x_1" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 39 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.76ns)   --->   "%indvars_iv_next1476_mid1 = add i8 %y_load, i8 2"   --->   Operation 40 'add' 'indvars_iv_next1476_mid1' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.76ns)   --->   "%indvars_iv_next14763620 = add i8 %y_load, i8 1"   --->   Operation 41 'add' 'indvars_iv_next14763620' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.39ns)   --->   "%select_ln36_1 = select i1 %icmp_ln37, i8 %indvars_iv_next1476_mid1, i8 %indvars_iv_next14763620" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 42 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i8 %select_ln36_1" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 43 'zext' 'zext_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.11ns)   --->   "%mul_ln36 = mul i17 %zext_ln36, i17 342" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 44 'mul' 'mul_ln36' <Predicate = (!icmp_ln36)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln36, i32 10, i32 16" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 45 'partselect' 'tmp' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i7 %tmp" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 46 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 47 [3/3] (0.99ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln36_1 = mul i13 %zext_ln36_1, i13 76" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 47 'mul' 'mul_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.39ns)   --->   "%select_ln36_2 = select i1 %icmp_ln37, i8 %indvars_iv_next14763620, i8 %y_load" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 48 'select' 'select_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [12/12] (1.89ns)   --->   "%urem_ln36 = urem i8 %select_ln36_2, i8 3" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 49 'urem' 'urem_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln36)   --->   "%xor_ln36 = xor i1 %icmp_ln37, i1 1" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 50 'xor' 'xor_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.54ns)   --->   "%icmp_ln38 = icmp_eq  i2 %c_load, i2 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 51 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln36 = and i1 %icmp_ln38, i1 %xor_ln36" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 52 'and' 'and_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.76ns)   --->   "%indvars_iv_next1473_dup = add i8 %select_ln36, i8 1" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 53 'add' 'indvars_iv_next1473_dup' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%or_ln37 = or i1 %and_ln36, i1 %icmp_ln37" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 54 'or' 'or_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %or_ln37, i2 0, i2 %c_load" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 55 'select' 'select_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [12/12] (1.89ns)   --->   "%urem_ln38_1 = urem i8 %indvars_iv_next1473_dup, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 56 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.39ns)   --->   "%select_ln37_3 = select i1 %and_ln36, i8 %indvars_iv_next1473_dup, i8 %select_ln36" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 57 'select' 'select_ln37_3' <Predicate = (!icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.54ns)   --->   "%add_ln38 = add i2 %select_ln37, i2 1" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 58 'add' 'add_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln37 = add i10 %indvar_flatten_load, i10 1" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 59 'add' 'add_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.40ns)   --->   "%select_ln37_4 = select i1 %icmp_ln37, i10 1, i10 %add_ln37" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 60 'select' 'select_ln37_4' <Predicate = (!icmp_ln36)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln38 = store i18 %add_ln36, i18 %indvar_flatten47" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 61 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln38 = store i8 %select_ln36_2, i8 %y" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 62 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln38 = store i10 %select_ln37_4, i10 %indvar_flatten" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 63 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln38 = store i8 %select_ln37_3, i8 %x" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 64 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln38 = store i2 %add_ln38, i2 %c" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 65 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 66 'br' 'br_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 67 [1/1] (0.76ns)   --->   "%indvars_iv_next1473 = add i8 %x_1, i8 1"   --->   Operation 67 'add' 'indvars_iv_next1473' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i8 %indvars_iv_next1473" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 68 'zext' 'zext_ln38' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (2.11ns)   --->   "%mul_ln38 = mul i17 %zext_ln38, i17 342" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 69 'mul' 'mul_ln38' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln38, i32 10, i32 16" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 70 'partselect' 'udiv_ln_cast' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.00>
ST_3 : Operation 71 [11/12] (1.89ns)   --->   "%urem_ln38 = urem i8 %x_1, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 71 'urem' 'urem_ln38' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [2/3] (0.99ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln36_1 = mul i13 %zext_ln36_1, i13 76" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 72 'mul' 'mul_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [11/12] (1.89ns)   --->   "%urem_ln36 = urem i8 %select_ln36_2, i8 3" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 73 'urem' 'urem_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_1)   --->   "%select_ln36_3 = select i1 %icmp_ln37, i7 0, i7 %udiv_ln_cast" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 74 'select' 'select_ln36_3' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.76ns)   --->   "%indvars_iv_next1473_mid1 = add i8 %select_ln36, i8 2" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 75 'add' 'indvars_iv_next1473_mid1' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i8 %indvars_iv_next1473_mid1" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 76 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.11ns)   --->   "%mul_ln38_1 = mul i17 %zext_ln38_1, i17 342" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 77 'mul' 'mul_ln38_1' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_1)   --->   "%udiv_ln38_mid1_cast = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln38_1, i32 10, i32 16" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 78 'partselect' 'udiv_ln38_mid1_cast' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln37_1 = select i1 %and_ln36, i7 %udiv_ln38_mid1_cast, i7 %select_ln36_3" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 79 'select' 'select_ln37_1' <Predicate = (!icmp_ln36)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [11/12] (1.89ns)   --->   "%urem_ln38_1 = urem i8 %indvars_iv_next1473_dup, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 80 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 81 [10/12] (1.89ns)   --->   "%urem_ln38 = urem i8 %x_1, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 81 'urem' 'urem_ln38' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln36_1 = mul i13 %zext_ln36_1, i13 76" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 82 'mul' 'mul_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [10/12] (1.89ns)   --->   "%urem_ln36 = urem i8 %select_ln36_2, i8 3" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 83 'urem' 'urem_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i7 %select_ln37_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 84 'zext' 'zext_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln39 = add i13 %mul_ln36_1, i13 %zext_ln39" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 85 'add' 'add_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [10/12] (1.89ns)   --->   "%urem_ln38_1 = urem i8 %indvars_iv_next1473_dup, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 86 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 87 [9/12] (1.89ns)   --->   "%urem_ln38 = urem i8 %x_1, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 87 'urem' 'urem_ln38' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [9/12] (1.89ns)   --->   "%urem_ln36 = urem i8 %select_ln36_2, i8 3" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 88 'urem' 'urem_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln39 = add i13 %mul_ln36_1, i13 %zext_ln39" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 89 'add' 'add_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [9/12] (1.89ns)   --->   "%urem_ln38_1 = urem i8 %indvars_iv_next1473_dup, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 90 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 91 [8/12] (1.89ns)   --->   "%urem_ln38 = urem i8 %x_1, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 91 'urem' 'urem_ln38' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [8/12] (1.89ns)   --->   "%urem_ln36 = urem i8 %select_ln36_2, i8 3" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 92 'urem' 'urem_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [8/12] (1.89ns)   --->   "%urem_ln38_1 = urem i8 %indvars_iv_next1473_dup, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 93 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 94 [7/12] (1.89ns)   --->   "%urem_ln38 = urem i8 %x_1, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 94 'urem' 'urem_ln38' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [7/12] (1.89ns)   --->   "%urem_ln36 = urem i8 %select_ln36_2, i8 3" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 95 'urem' 'urem_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [7/12] (1.89ns)   --->   "%urem_ln38_1 = urem i8 %indvars_iv_next1473_dup, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 96 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.89>
ST_8 : Operation 97 [6/12] (1.89ns)   --->   "%urem_ln38 = urem i8 %x_1, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 97 'urem' 'urem_ln38' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [6/12] (1.89ns)   --->   "%urem_ln36 = urem i8 %select_ln36_2, i8 3" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 98 'urem' 'urem_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [6/12] (1.89ns)   --->   "%urem_ln38_1 = urem i8 %indvars_iv_next1473_dup, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 99 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 100 [5/12] (1.89ns)   --->   "%urem_ln38 = urem i8 %x_1, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 100 'urem' 'urem_ln38' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [5/12] (1.89ns)   --->   "%urem_ln36 = urem i8 %select_ln36_2, i8 3" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 101 'urem' 'urem_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [5/12] (1.89ns)   --->   "%urem_ln38_1 = urem i8 %indvars_iv_next1473_dup, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 102 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.89>
ST_10 : Operation 103 [4/12] (1.89ns)   --->   "%urem_ln38 = urem i8 %x_1, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 103 'urem' 'urem_ln38' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [4/12] (1.89ns)   --->   "%urem_ln36 = urem i8 %select_ln36_2, i8 3" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 104 'urem' 'urem_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [4/12] (1.89ns)   --->   "%urem_ln38_1 = urem i8 %indvars_iv_next1473_dup, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 105 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.89>
ST_11 : Operation 106 [3/12] (1.89ns)   --->   "%urem_ln38 = urem i8 %x_1, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 106 'urem' 'urem_ln38' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [3/12] (1.89ns)   --->   "%urem_ln36 = urem i8 %select_ln36_2, i8 3" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 107 'urem' 'urem_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [3/12] (1.89ns)   --->   "%urem_ln38_1 = urem i8 %indvars_iv_next1473_dup, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 108 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.9>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i32 %gmem_in, i64 %sext_ln36_cast" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 109 'getelementptr' 'gmem_in_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [2/12] (1.89ns)   --->   "%urem_ln38 = urem i8 %x_1, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 110 'urem' 'urem_ln38' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [2/12] (1.89ns)   --->   "%urem_ln36 = urem i8 %select_ln36_2, i8 3" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 111 'urem' 'urem_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [2/12] (1.89ns)   --->   "%urem_ln38_1 = urem i8 %indvars_iv_next1473_dup, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 112 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (10.9ns)   --->   "%gmem_in_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_in_addr" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 113 'read' 'gmem_in_addr_read' <Predicate = (!icmp_ln36)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %gmem_in_addr_read" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 114 'bitcast' 'bitcast_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.30>
ST_13 : Operation 115 [1/12] (1.89ns)   --->   "%urem_ln38 = urem i8 %x_1, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 115 'urem' 'urem_ln38' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i2 %urem_ln38" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 116 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 117 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_str"   --->   Operation 118 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 150528, i64 150528, i64 150528"   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 120 [1/12] (1.89ns)   --->   "%urem_ln36 = urem i8 %select_ln36_2, i8 3" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 120 'urem' 'urem_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i2 %urem_ln36" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 121 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_2)   --->   "%select_ln36_4 = select i1 %icmp_ln37, i2 0, i2 %trunc_ln39" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 122 'select' 'select_ln36_4' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 123 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_37_2_VITIS_LOOP_38_3_str"   --->   Operation 124 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i13 %add_ln39" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 125 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%padded_addr_1 = getelementptr i32 %padded, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 126 'getelementptr' 'padded_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%padded_1_addr_1 = getelementptr i32 %padded_1, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 127 'getelementptr' 'padded_1_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%padded_2_addr_1 = getelementptr i32 %padded_2, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 128 'getelementptr' 'padded_2_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%padded_3_addr_1 = getelementptr i32 %padded_3, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 129 'getelementptr' 'padded_3_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%padded_4_addr_1 = getelementptr i32 %padded_4, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 130 'getelementptr' 'padded_4_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%padded_5_addr_1 = getelementptr i32 %padded_5, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 131 'getelementptr' 'padded_5_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%padded_6_addr_1 = getelementptr i32 %padded_6, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 132 'getelementptr' 'padded_6_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%padded_7_addr_1 = getelementptr i32 %padded_7, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 133 'getelementptr' 'padded_7_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%padded_8_addr_1 = getelementptr i32 %padded_8, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 134 'getelementptr' 'padded_8_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%padded_9_addr_1 = getelementptr i32 %padded_9, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 135 'getelementptr' 'padded_9_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%padded_10_addr_1 = getelementptr i32 %padded_10, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 136 'getelementptr' 'padded_10_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%padded_11_addr_1 = getelementptr i32 %padded_11, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 137 'getelementptr' 'padded_11_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%padded_12_addr_1 = getelementptr i32 %padded_12, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 138 'getelementptr' 'padded_12_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%padded_13_addr_1 = getelementptr i32 %padded_13, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 139 'getelementptr' 'padded_13_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%padded_14_addr_1 = getelementptr i32 %padded_14, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 140 'getelementptr' 'padded_14_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%padded_15_addr_1 = getelementptr i32 %padded_15, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 141 'getelementptr' 'padded_15_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%padded_16_addr_1 = getelementptr i32 %padded_16, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 142 'getelementptr' 'padded_16_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%padded_17_addr_1 = getelementptr i32 %padded_17, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 143 'getelementptr' 'padded_17_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%padded_18_addr_1 = getelementptr i32 %padded_18, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 144 'getelementptr' 'padded_18_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%padded_19_addr_1 = getelementptr i32 %padded_19, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 145 'getelementptr' 'padded_19_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%padded_20_addr_1 = getelementptr i32 %padded_20, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 146 'getelementptr' 'padded_20_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%padded_21_addr_1 = getelementptr i32 %padded_21, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 147 'getelementptr' 'padded_21_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%padded_22_addr_1 = getelementptr i32 %padded_22, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 148 'getelementptr' 'padded_22_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%padded_23_addr_1 = getelementptr i32 %padded_23, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 149 'getelementptr' 'padded_23_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%padded_24_addr_1 = getelementptr i32 %padded_24, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 150 'getelementptr' 'padded_24_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%padded_25_addr_1 = getelementptr i32 %padded_25, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 151 'getelementptr' 'padded_25_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%padded_26_addr_1 = getelementptr i32 %padded_26, i64 0, i64 %zext_ln39_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 152 'getelementptr' 'padded_26_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 153 [1/12] (1.89ns)   --->   "%urem_ln38_1 = urem i8 %indvars_iv_next1473_dup, i8 3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 153 'urem' 'urem_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_2)   --->   "%trunc_ln39_1 = trunc i2 %urem_ln38_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 154 'trunc' 'trunc_ln39_1' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln37_2 = select i1 %and_ln36, i2 %trunc_ln39_1, i2 %select_ln36_4" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 155 'select' 'select_ln37_2' <Predicate = (!icmp_ln36)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 157 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.73ns)   --->   "%switch_ln39 = switch i2 %trunc_ln36, void %arrayidx1914.case.0, i2 1, void %arrayidx1914.case.2, i2 0, void %arrayidx1914.case.1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 158 'switch' 'switch_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.73>
ST_13 : Operation 159 [1/1] (0.73ns)   --->   "%switch_ln39 = switch i2 %select_ln37_2, void %arrayidx1914.case.086, i2 1, void %arrayidx1914.case.288, i2 0, void %arrayidx1914.case.187" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 159 'switch' 'switch_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0)> <Delay = 0.73>
ST_13 : Operation 160 [1/1] (0.73ns)   --->   "%switch_ln39 = switch i2 %select_ln37, void %arrayidx1914.case.298, i2 0, void %arrayidx1914.case.096, i2 1, void %arrayidx1914.case.197" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 160 'switch' 'switch_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 0)> <Delay = 0.73>
ST_13 : Operation 161 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_13_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 161 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 0 & select_ln37 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit95" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 162 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 0 & select_ln37 == 1)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_12_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 163 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 0 & select_ln37 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit95" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 164 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 0 & select_ln37 == 0)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_14_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 165 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 0 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit95" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 166 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 0 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit85" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 167 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 0)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.73ns)   --->   "%switch_ln39 = switch i2 %select_ln37, void %arrayidx1914.case.2103, i2 0, void %arrayidx1914.case.0101, i2 1, void %arrayidx1914.case.1102" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 168 'switch' 'switch_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 1)> <Delay = 0.73>
ST_13 : Operation 169 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_16_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 169 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 1 & select_ln37 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit100" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 170 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 1 & select_ln37 == 1)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_15_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 171 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 1 & select_ln37 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit100" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 172 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 1 & select_ln37 == 0)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_17_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 173 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 1 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit100" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 174 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 1 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit85" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 175 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 == 1)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.73ns)   --->   "%switch_ln39 = switch i2 %select_ln37, void %arrayidx1914.case.293, i2 0, void %arrayidx1914.case.091, i2 1, void %arrayidx1914.case.192" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 176 'switch' 'switch_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 != 1 & select_ln37_2 != 0)> <Delay = 0.73>
ST_13 : Operation 177 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_10_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 177 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit90" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 178 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 == 1)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_9_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 179 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit90" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 180 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 == 0)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_11_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 181 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit90" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 182 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit85" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 183 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0 & select_ln37_2 != 1 & select_ln37_2 != 0)> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 184 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 0)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.73ns)   --->   "%switch_ln39 = switch i2 %select_ln37_2, void %arrayidx1914.case.0106, i2 1, void %arrayidx1914.case.2108, i2 0, void %arrayidx1914.case.1107" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 185 'switch' 'switch_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1)> <Delay = 0.73>
ST_13 : Operation 186 [1/1] (0.73ns)   --->   "%switch_ln39 = switch i2 %select_ln37, void %arrayidx1914.case.2118, i2 0, void %arrayidx1914.case.0116, i2 1, void %arrayidx1914.case.1117" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 186 'switch' 'switch_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 0)> <Delay = 0.73>
ST_13 : Operation 187 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_22_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 187 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 0 & select_ln37 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit115" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 188 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 0 & select_ln37 == 1)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_21_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 189 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 0 & select_ln37 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit115" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 190 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 0 & select_ln37 == 0)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_23_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 191 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 0 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit115" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 192 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 0 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit105" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 193 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 0)> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.73ns)   --->   "%switch_ln39 = switch i2 %select_ln37, void %arrayidx1914.case.2123, i2 0, void %arrayidx1914.case.0121, i2 1, void %arrayidx1914.case.1122" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 194 'switch' 'switch_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 1)> <Delay = 0.73>
ST_13 : Operation 195 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_25_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 195 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 1 & select_ln37 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit120" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 196 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 1 & select_ln37 == 1)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_24_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 197 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 1 & select_ln37 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit120" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 198 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 1 & select_ln37 == 0)> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_26_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 199 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 1 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit120" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 200 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 1 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit105" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 201 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 == 1)> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.73ns)   --->   "%switch_ln39 = switch i2 %select_ln37, void %arrayidx1914.case.2113, i2 0, void %arrayidx1914.case.0111, i2 1, void %arrayidx1914.case.1112" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 202 'switch' 'switch_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 != 1 & select_ln37_2 != 0)> <Delay = 0.73>
ST_13 : Operation 203 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_19_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 203 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit110" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 204 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 == 1)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_18_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 205 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit110" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 206 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 == 0)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_20_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 207 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit110" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 208 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit105" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 209 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1 & select_ln37_2 != 1 & select_ln37_2 != 0)> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 210 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 == 1)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.73ns)   --->   "%switch_ln39 = switch i2 %select_ln37_2, void %arrayidx1914.case.066, i2 1, void %arrayidx1914.case.268, i2 0, void %arrayidx1914.case.167" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 211 'switch' 'switch_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0)> <Delay = 0.73>
ST_13 : Operation 212 [1/1] (0.73ns)   --->   "%switch_ln39 = switch i2 %select_ln37, void %arrayidx1914.case.278, i2 0, void %arrayidx1914.case.076, i2 1, void %arrayidx1914.case.177" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 212 'switch' 'switch_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 0)> <Delay = 0.73>
ST_13 : Operation 213 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_4_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 213 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 0 & select_ln37 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit75" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 214 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 0 & select_ln37 == 1)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_3_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 215 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 0 & select_ln37 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit75" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 216 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 0 & select_ln37 == 0)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_5_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 217 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 0 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit75" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 218 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 0 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit65" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 219 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 0)> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.73ns)   --->   "%switch_ln39 = switch i2 %select_ln37, void %arrayidx1914.case.283, i2 0, void %arrayidx1914.case.081, i2 1, void %arrayidx1914.case.182" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 220 'switch' 'switch_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 1)> <Delay = 0.73>
ST_13 : Operation 221 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_7_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 221 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 1 & select_ln37 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit80" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 222 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 1 & select_ln37 == 1)> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_6_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 223 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 1 & select_ln37 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit80" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 224 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 1 & select_ln37 == 0)> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_8_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 225 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 1 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit80" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 226 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 1 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit65" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 227 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 == 1)> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.73ns)   --->   "%switch_ln39 = switch i2 %select_ln37, void %arrayidx1914.case.273, i2 0, void %arrayidx1914.case.071, i2 1, void %arrayidx1914.case.172" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 228 'switch' 'switch_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 != 1 & select_ln37_2 != 0)> <Delay = 0.73>
ST_13 : Operation 229 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_1_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 229 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit70" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 230 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 == 1)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 231 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit70" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 232 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 == 0)> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i13 %padded_2_addr_1" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 233 'store' 'store_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit70" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 234 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 != 1 & select_ln37_2 != 0 & select_ln37 != 0 & select_ln37 != 1)> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit65" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 235 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0 & select_ln37_2 != 1 & select_ln37_2 != 0)> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx1914.exit" [lane_seg_hls/lane_seg_support.cpp:39]   --->   Operation 236 'br' 'br_ln39' <Predicate = (!icmp_ln36 & trunc_ln36 != 1 & trunc_ln36 != 0)> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 237 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 4.050ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten47') [34]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten47' [38]  (0.427 ns)

 <State 2>: 4.286ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', lane_seg_hls/lane_seg_support.cpp:37) on local variable 'indvar_flatten' [46]  (0.000 ns)
	'icmp' operation ('icmp_ln37', lane_seg_hls/lane_seg_support.cpp:37) [64]  (0.787 ns)
	'select' operation ('select_ln36_1', lane_seg_hls/lane_seg_support.cpp:36) [68]  (0.393 ns)
	'mul' operation ('mul_ln36', lane_seg_hls/lane_seg_support.cpp:36) [70]  (2.110 ns)
	'mul' operation of DSP[93] ('mul_ln36_1', lane_seg_hls/lane_seg_support.cpp:36) [73]  (0.996 ns)

 <State 3>: 3.235ns
The critical path consists of the following:
	'add' operation ('indvars_iv_next1473') [49]  (0.765 ns)
	'mul' operation ('mul_ln38', lane_seg_hls/lane_seg_support.cpp:38) [51]  (2.110 ns)
	'select' operation ('select_ln36_3', lane_seg_hls/lane_seg_support.cpp:36) [77]  (0.000 ns)
	'select' operation ('select_ln37_1', lane_seg_hls/lane_seg_support.cpp:37) [91]  (0.360 ns)

 <State 4>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln38', lane_seg_hls/lane_seg_support.cpp:38) [53]  (1.890 ns)

 <State 5>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln38', lane_seg_hls/lane_seg_support.cpp:38) [53]  (1.890 ns)

 <State 6>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln38', lane_seg_hls/lane_seg_support.cpp:38) [53]  (1.890 ns)

 <State 7>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln38', lane_seg_hls/lane_seg_support.cpp:38) [53]  (1.890 ns)

 <State 8>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln38', lane_seg_hls/lane_seg_support.cpp:38) [53]  (1.890 ns)

 <State 9>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln38', lane_seg_hls/lane_seg_support.cpp:38) [53]  (1.890 ns)

 <State 10>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln38', lane_seg_hls/lane_seg_support.cpp:38) [53]  (1.890 ns)

 <State 11>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln38', lane_seg_hls/lane_seg_support.cpp:38) [53]  (1.890 ns)

 <State 12>: 10.950ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_in_addr', lane_seg_hls/lane_seg_support.cpp:36) [48]  (0.000 ns)
	bus read operation ('gmem_in_addr_read', lane_seg_hls/lane_seg_support.cpp:39) on port 'gmem_in' (lane_seg_hls/lane_seg_support.cpp:39) [128]  (10.950 ns)

 <State 13>: 3.306ns
The critical path consists of the following:
	'urem' operation ('urem_ln38', lane_seg_hls/lane_seg_support.cpp:38) [53]  (1.890 ns)
	'select' operation ('select_ln36_4', lane_seg_hls/lane_seg_support.cpp:36) [78]  (0.000 ns)
	'select' operation ('select_ln37_2', lane_seg_hls/lane_seg_support.cpp:37) [124]  (0.179 ns)
	blocking operation 1.237 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
