

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_56_1'
================================================================
* Date:           Sun Sep 15 04:03:31 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.570 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      111|      111|  1.110 us|  1.110 us|  111|  111|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |      109|      109|        47|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|  42|      -|      -|    -|
|Expression       |        -|   -|      0|    114|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   1|      0|      6|    -|
|Memory           |       44|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|   1261|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       44|  43|   1261|    188|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       44|  47|      3|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_11s_16s_24_1_1_U1  |mul_11s_16s_24_1_1  |        0|   1|  0|   6|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|   6|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_10s_16s_24ns_24_4_1_U3   |mac_muladd_10s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_16s_24ns_24_4_1_U23  |mac_muladd_10s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_16s_24ns_24_4_1_U24  |mac_muladd_10s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_16s_24ns_24_4_1_U34  |mac_muladd_10s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_16s_24ns_24_4_1_U2   |mac_muladd_11s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_16s_24ns_24_4_1_U5   |mac_muladd_11s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_16s_24ns_24_4_1_U11  |mac_muladd_11s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_16s_24ns_24_4_1_U12  |mac_muladd_11s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_16s_24ns_24_4_1_U21  |mac_muladd_11s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_16s_24ns_24_4_1_U27  |mac_muladd_11s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_16s_24ns_24_4_1_U33  |mac_muladd_11s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_16s_24ns_24_4_1_U13  |mac_muladd_12s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_16s_24ns_24_4_1_U26  |mac_muladd_12s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_16s_24ns_24_4_1_U29  |mac_muladd_12s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_16s_24ns_24_4_1_U32  |mac_muladd_12s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_16s_24ns_24_4_1_U35  |mac_muladd_12s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_16s_24ns_24_4_1_U41  |mac_muladd_12s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_16s_24ns_24_4_1_U6   |mac_muladd_13s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_16s_24ns_24_4_1_U9   |mac_muladd_13s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_16s_24ns_24_4_1_U17  |mac_muladd_13s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_16s_24ns_24_4_1_U18  |mac_muladd_13s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_16s_24ns_24_4_1_U19  |mac_muladd_13s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_16s_24ns_24_4_1_U22  |mac_muladd_13s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_16s_24ns_24_4_1_U28  |mac_muladd_13s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_16s_24ns_24_4_1_U36  |mac_muladd_13s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_16s_24ns_24_4_1_U38  |mac_muladd_13s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_16s_24ns_24_4_1_U40  |mac_muladd_13s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_16s_24ns_24_4_1_U42  |mac_muladd_13s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_13s_16s_24ns_24_4_1_U43  |mac_muladd_13s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_14s_16s_24ns_24_4_1_U4   |mac_muladd_14s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_14s_16s_24ns_24_4_1_U7   |mac_muladd_14s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_14s_16s_24ns_24_4_1_U8   |mac_muladd_14s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_14s_16s_24ns_24_4_1_U10  |mac_muladd_14s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_14s_16s_24ns_24_4_1_U14  |mac_muladd_14s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_14s_16s_24ns_24_4_1_U20  |mac_muladd_14s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_14s_16s_24ns_24_4_1_U25  |mac_muladd_14s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_14s_16s_24ns_24_4_1_U30  |mac_muladd_14s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_14s_16s_24ns_24_4_1_U31  |mac_muladd_14s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_14s_16s_24ns_24_4_1_U37  |mac_muladd_14s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_14s_16s_24ns_24_4_1_U39  |mac_muladd_14s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_15s_16s_24ns_24_4_1_U15  |mac_muladd_15s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_15s_16s_24ns_24_4_1_U16  |mac_muladd_15s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                                   Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer1_bias_U        |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_bias_RAM_1P_BRAM_1R1W        |        1|  0|   0|    0|    64|   11|     1|          704|
    |layer1_weights_0_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_0_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    64|   11|     1|          704|
    |layer1_weights_10_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_10_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   11|     1|          704|
    |layer1_weights_11_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_11_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   11|     1|          704|
    |layer1_weights_12_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_12_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   12|     1|          768|
    |layer1_weights_13_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_13_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   14|     1|          896|
    |layer1_weights_14_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_14_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   15|     1|          960|
    |layer1_weights_15_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_15_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   15|     1|          960|
    |layer1_weights_16_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_16_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   13|     1|          832|
    |layer1_weights_17_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_17_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   13|     1|          832|
    |layer1_weights_18_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_18_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   13|     1|          832|
    |layer1_weights_19_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_19_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   14|     1|          896|
    |layer1_weights_1_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_1_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    64|   11|     1|          704|
    |layer1_weights_20_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_20_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   11|     1|          704|
    |layer1_weights_21_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_21_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   13|     1|          832|
    |layer1_weights_22_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_22_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   10|     1|          640|
    |layer1_weights_23_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_23_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   10|     1|          640|
    |layer1_weights_24_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_24_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   14|     1|          896|
    |layer1_weights_25_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_25_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   12|     1|          768|
    |layer1_weights_26_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_26_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   11|     1|          704|
    |layer1_weights_27_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_27_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   13|     1|          832|
    |layer1_weights_28_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_28_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   12|     1|          768|
    |layer1_weights_29_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_29_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   14|     1|          896|
    |layer1_weights_2_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_2_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    64|   10|     1|          640|
    |layer1_weights_30_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_30_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   14|     1|          896|
    |layer1_weights_31_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_31_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   12|     1|          768|
    |layer1_weights_32_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_32_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   11|     1|          704|
    |layer1_weights_33_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_33_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   10|     1|          640|
    |layer1_weights_34_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_34_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   12|     1|          768|
    |layer1_weights_35_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_35_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   13|     1|          832|
    |layer1_weights_36_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_36_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   14|     1|          896|
    |layer1_weights_37_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_37_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   13|     1|          832|
    |layer1_weights_38_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_38_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   14|     1|          896|
    |layer1_weights_39_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_39_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   13|     1|          832|
    |layer1_weights_3_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_3_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    64|   14|     1|          896|
    |layer1_weights_40_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_40_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   12|     1|          768|
    |layer1_weights_41_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_41_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   13|     1|          832|
    |layer1_weights_42_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_42_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   13|     1|          832|
    |layer1_weights_4_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_4_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    64|   11|     1|          704|
    |layer1_weights_5_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_5_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    64|   13|     1|          832|
    |layer1_weights_6_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_6_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    64|   14|     1|          896|
    |layer1_weights_7_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_7_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    64|   14|     1|          896|
    |layer1_weights_8_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_8_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    64|   13|     1|          832|
    |layer1_weights_9_U   |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_9_RAM_2P_BRAM_1R1W   |        1|  0|   0|    0|    64|   14|     1|          896|
    +---------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                                                            |       44|  0|   0|    0|  2816|  551|    44|        35264|
    +---------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_1263_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln58_fu_2202_p2   |         +|   0|  0|  22|          15|          15|
    |sum_3_fu_2196_p2      |         +|   0|  0|  23|          16|          16|
    |icmp_ln14_fu_2208_p2  |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln56_fu_1257_p2  |      icmp|   0|  0|  15|           7|           8|
    |layer1_output_d0      |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 114|          63|          58|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    7|         14|
    |i_fu_230                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln58_reg_3486                  |  15|   0|   15|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_230                           |   7|   0|    7|          0|
    |layer1_weights_0_load_reg_2841     |  11|   0|   11|          0|
    |sext_ln61_10_cast_reg_2725         |  24|   0|   24|          0|
    |sext_ln61_11_cast_reg_2720         |  24|   0|   24|          0|
    |sext_ln61_12_cast_reg_2715         |  24|   0|   24|          0|
    |sext_ln61_13_cast_reg_2710         |  24|   0|   24|          0|
    |sext_ln61_14_cast_reg_2705         |  24|   0|   24|          0|
    |sext_ln61_15_cast_reg_2700         |  24|   0|   24|          0|
    |sext_ln61_16_cast_reg_2695         |  24|   0|   24|          0|
    |sext_ln61_17_cast_reg_2690         |  24|   0|   24|          0|
    |sext_ln61_18_cast_reg_2685         |  24|   0|   24|          0|
    |sext_ln61_19_cast_reg_2680         |  24|   0|   24|          0|
    |sext_ln61_1_cast_reg_2770          |  24|   0|   24|          0|
    |sext_ln61_20_cast_reg_2675         |  24|   0|   24|          0|
    |sext_ln61_21_cast_reg_2670         |  24|   0|   24|          0|
    |sext_ln61_22_cast_reg_2665         |  24|   0|   24|          0|
    |sext_ln61_23_cast_reg_2660         |  24|   0|   24|          0|
    |sext_ln61_24_cast_reg_2655         |  24|   0|   24|          0|
    |sext_ln61_25_cast_reg_2650         |  24|   0|   24|          0|
    |sext_ln61_26_cast_reg_2645         |  24|   0|   24|          0|
    |sext_ln61_27_cast_reg_2640         |  24|   0|   24|          0|
    |sext_ln61_28_cast_reg_2635         |  24|   0|   24|          0|
    |sext_ln61_29_cast_reg_2630         |  24|   0|   24|          0|
    |sext_ln61_2_cast_reg_2765          |  24|   0|   24|          0|
    |sext_ln61_30_cast_reg_2625         |  24|   0|   24|          0|
    |sext_ln61_31_cast_reg_2620         |  24|   0|   24|          0|
    |sext_ln61_32_cast_reg_2615         |  24|   0|   24|          0|
    |sext_ln61_33_cast_reg_2610         |  24|   0|   24|          0|
    |sext_ln61_34_cast_reg_2605         |  24|   0|   24|          0|
    |sext_ln61_35_cast_reg_2600         |  24|   0|   24|          0|
    |sext_ln61_36_cast_reg_2595         |  24|   0|   24|          0|
    |sext_ln61_37_cast_reg_2590         |  24|   0|   24|          0|
    |sext_ln61_38_cast_reg_2585         |  24|   0|   24|          0|
    |sext_ln61_39_cast_reg_2580         |  24|   0|   24|          0|
    |sext_ln61_3_cast_reg_2760          |  24|   0|   24|          0|
    |sext_ln61_40_cast_reg_2575         |  24|   0|   24|          0|
    |sext_ln61_41_cast_reg_2570         |  24|   0|   24|          0|
    |sext_ln61_42_cast_reg_2565         |  24|   0|   24|          0|
    |sext_ln61_4_cast_reg_2755          |  24|   0|   24|          0|
    |sext_ln61_5_cast_reg_2750          |  24|   0|   24|          0|
    |sext_ln61_6_cast_reg_2745          |  24|   0|   24|          0|
    |sext_ln61_7_cast_reg_2740          |  24|   0|   24|          0|
    |sext_ln61_8_cast_reg_2735          |  24|   0|   24|          0|
    |sext_ln61_9_cast_reg_2730          |  24|   0|   24|          0|
    |sext_ln61_cast_reg_2775            |  24|   0|   24|          0|
    |sum_3_reg_3481                     |  16|   0|   16|          0|
    |tmp_3_reg_2856                     |  16|   0|   16|          0|
    |zext_ln56_reg_2784                 |   7|   0|   64|         57|
    |zext_ln56_reg_2784                 |  64|  32|   64|         57|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1261|  32| 1318|        114|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|sext_ln61               |   in|   16|     ap_none|                                sext_ln61|        scalar|
|sext_ln61_1             |   in|   16|     ap_none|                              sext_ln61_1|        scalar|
|sext_ln61_2             |   in|   16|     ap_none|                              sext_ln61_2|        scalar|
|sext_ln61_3             |   in|   16|     ap_none|                              sext_ln61_3|        scalar|
|sext_ln61_4             |   in|   16|     ap_none|                              sext_ln61_4|        scalar|
|sext_ln61_5             |   in|   16|     ap_none|                              sext_ln61_5|        scalar|
|sext_ln61_6             |   in|   16|     ap_none|                              sext_ln61_6|        scalar|
|sext_ln61_7             |   in|   16|     ap_none|                              sext_ln61_7|        scalar|
|sext_ln61_8             |   in|   16|     ap_none|                              sext_ln61_8|        scalar|
|sext_ln61_9             |   in|   16|     ap_none|                              sext_ln61_9|        scalar|
|sext_ln61_10            |   in|   16|     ap_none|                             sext_ln61_10|        scalar|
|sext_ln61_11            |   in|   16|     ap_none|                             sext_ln61_11|        scalar|
|sext_ln61_12            |   in|   16|     ap_none|                             sext_ln61_12|        scalar|
|sext_ln61_13            |   in|   16|     ap_none|                             sext_ln61_13|        scalar|
|sext_ln61_14            |   in|   16|     ap_none|                             sext_ln61_14|        scalar|
|sext_ln61_15            |   in|   16|     ap_none|                             sext_ln61_15|        scalar|
|sext_ln61_16            |   in|   16|     ap_none|                             sext_ln61_16|        scalar|
|sext_ln61_17            |   in|   16|     ap_none|                             sext_ln61_17|        scalar|
|sext_ln61_18            |   in|   16|     ap_none|                             sext_ln61_18|        scalar|
|sext_ln61_19            |   in|   16|     ap_none|                             sext_ln61_19|        scalar|
|sext_ln61_20            |   in|   16|     ap_none|                             sext_ln61_20|        scalar|
|sext_ln61_21            |   in|   16|     ap_none|                             sext_ln61_21|        scalar|
|sext_ln61_22            |   in|   16|     ap_none|                             sext_ln61_22|        scalar|
|sext_ln61_23            |   in|   16|     ap_none|                             sext_ln61_23|        scalar|
|sext_ln61_24            |   in|   16|     ap_none|                             sext_ln61_24|        scalar|
|sext_ln61_25            |   in|   16|     ap_none|                             sext_ln61_25|        scalar|
|sext_ln61_26            |   in|   16|     ap_none|                             sext_ln61_26|        scalar|
|sext_ln61_27            |   in|   16|     ap_none|                             sext_ln61_27|        scalar|
|sext_ln61_28            |   in|   16|     ap_none|                             sext_ln61_28|        scalar|
|sext_ln61_29            |   in|   16|     ap_none|                             sext_ln61_29|        scalar|
|sext_ln61_30            |   in|   16|     ap_none|                             sext_ln61_30|        scalar|
|sext_ln61_31            |   in|   16|     ap_none|                             sext_ln61_31|        scalar|
|sext_ln61_32            |   in|   16|     ap_none|                             sext_ln61_32|        scalar|
|sext_ln61_33            |   in|   16|     ap_none|                             sext_ln61_33|        scalar|
|sext_ln61_34            |   in|   16|     ap_none|                             sext_ln61_34|        scalar|
|sext_ln61_35            |   in|   16|     ap_none|                             sext_ln61_35|        scalar|
|sext_ln61_36            |   in|   16|     ap_none|                             sext_ln61_36|        scalar|
|sext_ln61_37            |   in|   16|     ap_none|                             sext_ln61_37|        scalar|
|sext_ln61_38            |   in|   16|     ap_none|                             sext_ln61_38|        scalar|
|sext_ln61_39            |   in|   16|     ap_none|                             sext_ln61_39|        scalar|
|sext_ln61_40            |   in|   16|     ap_none|                             sext_ln61_40|        scalar|
|sext_ln61_41            |   in|   16|     ap_none|                             sext_ln61_41|        scalar|
|sext_ln61_42            |   in|   16|     ap_none|                             sext_ln61_42|        scalar|
|layer1_output_address0  |  out|    6|   ap_memory|                            layer1_output|         array|
|layer1_output_ce0       |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_we0       |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_d0        |  out|   15|   ap_memory|                            layer1_output|         array|
+------------------------+-----+-----+------------+-----------------------------------------+--------------+

