URL: http://www.cs.rochester.edu/u/sandhya/papers/sc92.ps.gz
Refering-URL: http://www.cs.rochester.edu/u/sandhya/papers/
Root-URL: 
Email: Email: jkb@rice.edu  
Phone: Phone: 713-527-8101 Ext. 2272 Fax: 713-524-5237  
Title: Willow: A Scalable Shared-Memory Multiprocessor  
Author: John K. Bennett Sandhya Dwarkadas Jay Greenwood Evan Speight 
Note: This work was supported in part by the National Science Foundation under Grant CCR-9010351, and by a National Science Foundation Graduate Fellowship.  
Address: Houston, TX 77251-1892  
Affiliation: Department of Electrical and Computer Engineering Computer Systems Laboratory Rice University  
Abstract: We are currently developing Willow, a shared-memory multiprocessor whose design provides system capacity and performance capable of supporting over a thousand commercial microprocessors. Most recently, we have focused our attention on the design of a sixty-four processor prototype that tests most of our ideas about scalability. The design of such a multiprocessor poses a number of challenges to the computer architect. In this paper we describe the factors that traditionally have limited the scalability of shared-memory systems. These include: enforcing sequential consistency, inefficient synchronization, memory latency and bandwidth limitations, bus memory contention, the necessity to enforce inclusion on lower-level caches, and limited I/O bandwidth. We then describe how the Willow architecture addresses each of these issues. Finally, we present data that evaluates the effect of the major architectural innovations in Willow on the performance of several parallel applications. These innovations include a hierarchical memory, cache, synchronization, and I/O structure that exploits program locality at all levels in the hierarchy, support for adaptive cache coherence, whereby the coherence protocol used to manage each cache line is chosen based on the expected or observed access behavior for that line, the use of a relaxed cache consistency model and aggressive write buffering, and an efficient access combining protocol within the cache hierarchy. Our data was obtained and confirmed using two different simulators, one a detailed hardware-level simulator, the other an execution-driven simulator whose accuracy was validated against the detailed simulator. The data related to I/O was obtained from an analytical model developed for that purpose. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <institution> SPARC RISC User's Guide, </institution> <note> second edition, </note> <month> February </month> <year> 1990. </year>
Reference: [2] <author> S. V. Adve and M. D. Hill. </author> <title> Weak Ordering ANew Definition. </title> <booktitle> In Proceedings of the 17th International Symposium on Computer Architecture, </booktitle> <pages> pages 2-14, </pages> <month> May </month> <year> 1990. </year> <month> 22 </month>
Reference: [3] <author> A. Agarwal, B. Lim, D. Kranz, and J. Kubiatowicz. </author> <month> APRIL: </month> <title> A Processor Architecture for Mul--tiprocessing. </title> <booktitle> In Proceedings of the 17th International Symposium on Computer Architecture, </booktitle> <pages> pages 104-114, </pages> <month> May </month> <year> 1990. </year>
Reference: [4] <author> J. Archibald. </author> <title> A Cache Coherence Approach for Large Multiprocessor Systems. </title> <booktitle> In Proceedings of the 1988 International Conference on Supercomputing, </booktitle> <pages> pages 337-345, </pages> <month> July </month> <year> 1988. </year>
Reference: [5] <author> James Archibald and Jean-Loup Baer. </author> <title> Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model. </title> <journal> ACM Transactions on Computer Systems, </journal> <volume> 4(4) </volume> <pages> 273-298, </pages> <month> Novem-ber </month> <year> 1986. </year>
Reference: [6] <author> J. Baer and W. Wang. </author> <title> On the Inclusion Properties for Multi-Level Cache Hierarchies. </title> <booktitle> In Proceedings of the 15th International Symposium on Computer Architecture, </booktitle> <pages> pages 73-80, </pages> <month> May </month> <year> 1988. </year>
Reference: [7] <author> Henri E. Bal and Andrew S. Tanenbaum. </author> <title> Distributed Programming with Shared Data. </title> <booktitle> In Proceedings of the IEEE CS 1988 International Conference on Computer Languages, </booktitle> <pages> pages 82-91, </pages> <month> October </month> <year> 1988. </year>
Reference: [8] <author> J.K. Bennett, J.B. Carter, and W. Zwaenepoel. </author> <title> Adaptive Software Cache Management for Distributed Shared Memory Architectures. </title> <booktitle> In Proceedings of the 17th International Symposium on Computer Architecture, </booktitle> <pages> pages 125-134, </pages> <month> May </month> <year> 1990. </year>
Reference: [9] <author> J. K. Bennett and R. Mukherjee. </author> <title> Fast Context Switching on a Register Window Architecture. </title> <type> Technical Report 9202, </type> <institution> Rice University, Department of Electrical and Computer Engineering, </institution> <month> March </month> <year> 1992. </year>
Reference: [10] <author> H. Burkhardt III, S. Frank, B. Knobe, and J. Rothnie. </author> <title> Overview of the KSR1 Computer System. </title> <type> Technical Report KSR-TR-9202001, </type> <institution> Kendall Square Research, </institution> <month> February </month> <year> 1992. </year>
Reference: [11] <author> J.B. Carter, J.K. Bennett, and W. Zwaenepoel. </author> <title> Implementation and Performance of Munin. </title> <booktitle> In Proceedings of the Thirteenth ACM Symposium on Operating Systems Principles, </booktitle> <month> October </month> <year> 1991. </year>
Reference: [12] <author> Jeffrey S. Chase, Franz G. Amador, Edward D. Lazowska, Henry M. Levy, and Richard J. Littlefield. </author> <title> The Amber System: Parallel Programming on a Network of Multiprocessors. </title> <booktitle> In Proceedings of the 12th ACM Symposium on Operating Systems Principles, </booktitle> <month> April </month> <year> 1989. </year>
Reference: [13] <author> D. R. Cheriton, A. Gupta, P. D. Boyle, and H. A. Goosen. </author> <title> The VMP Multiprocessor: Initial Experience, Refinements, and Performance. </title> <booktitle> In Proceedings of the 15th International Symposium on Computer Architecture, </booktitle> <month> May </month> <year> 1988. </year>
Reference: [14] <author> D. R. Cheriton, H. A. Goosen, and P. D. Boyle. </author> <title> Paradigm: A Highly Scalable Shared-Memory Multicomputer Architecture. </title> <journal> Computer, </journal> <volume> 24(2) </volume> <pages> 33-46, </pages> <month> Feb </month> <year> 1991. </year>
Reference: [15] <author> R. G. Covington, S. Dwarkadas, J. R. Jump, S. Madala, and J. B. Sinclair. </author> <title> The Efficient Simulation of Parallel Computer Systems. </title> <journal> International Journal in Computer Simulation, </journal> <volume> 1 </volume> <pages> 31-58, </pages> <month> January </month> <year> 1991. </year>
Reference: [16] <author> Michel Dubois, Christoph Scheurich, and Faye A. Briggs. </author> <title> Memory Access Buffering in Multiprocessors. </title> <booktitle> In Proceedings of the 13th Annual International Symposium on Computer Architecture, </booktitle> <pages> pages 434-442, </pages> <month> May </month> <year> 1986. </year>
Reference: [17] <author> M. Dubois, C. Scheurich, and F. A. Briggs. </author> <title> Synchronization, Coherence, and Event Ordering in Multiprocessors. </title> <booktitle> Computer, </booktitle> <pages> pages 9-21, </pages> <month> February </month> <year> 1988. </year>
Reference: [18] <author> S. Dwarkadas, J. R. Jump, and J. B. Sinclair. </author> <title> Efficient Simulation of Cache Memories. </title> <booktitle> In Proceedings of the Winter Simulation Conference, </booktitle> <month> December </month> <year> 1989. </year> <month> 23 </month>
Reference: [19] <author> D. L. Eager, J. Zahorjan, and E. D. Lazowska. </author> <title> Speedup versus Efficiency in Parallel Systems. </title> <journal> IEEE Transactions on Computers, </journal> <volume> 38(3), </volume> <month> March </month> <year> 1989. </year>
Reference: [20] <author> S. J. Eggers and R. H. Katz. </author> <title> A Characterization of Sharing in Parallel Programs and its Application to Coherency Protocol Evaluation. </title> <booktitle> In Proceedings of the 15th Annual Symposium on Computer Architecture, </booktitle> <pages> pages 373-383, </pages> <month> May </month> <year> 1988. </year>
Reference: [21] <institution> Encore Computer Corporation. Multimax Technical Summary. </institution> <month> January, </month> <year> 1990. </year>
Reference: [22] <author> M. Federwisch and L. Ball. MPSAS: </author> <title> A Programmer and User Manual. Sun Microsystems, </title> <year> 1990. </year>
Reference: [23] <author> H. P. Flatt and K. Kennedy. </author> <title> Performance of Parallel Processors. </title> <journal> Parallel Computing, </journal> <volume> 12(1) </volume> <pages> 1-20, </pages> <year> 1989. </year>
Reference: [24] <author> Brett D. Fleisch and Gerald J. Popek. </author> <title> Mirage: A Coherent Distributed Shared Memory Design. </title> <booktitle> In Proceedings of the 12th ACM Symposium on Operating Systems Principles, </booktitle> <pages> pages 211-223, </pages> <month> December </month> <year> 1989. </year>
Reference: [25] <author> G. Feierback and D. Stevenson. </author> <title> The Illiac-IV, in Infotech State of the Art Report on Supercomputers, </title> <address> Maidenhead, England, </address> <year> 1979. </year>
Reference: [26] <author> S. H. Fuller, J. K. Ousterhout, L. Raskin, P. I. Rubinfeld, P. J. Sindhu, and R. J. Swan. Multi-microprocessors: </author> <title> An Overview and Working Example. </title> <booktitle> Proceedings of the IEEE, </booktitle> <volume> 66(2) </volume> <pages> 216-228, </pages> <month> February </month> <year> 1978. </year>
Reference: [27] <author> D. D. Gajski, D. J. Kuck, D. H. Lawrie, and A. H. Sameh. </author> <title> CEDAR A Large Scale Multiprocessor. </title> <booktitle> In Proceedings of the International Conference on Parallel Processing, </booktitle> <pages> pages 524-529, </pages> <month> August </month> <year> 1984. </year>
Reference: [28] <author> K. Gharachorloo, A. Gupta, and J. Hennessy. </author> <title> Performance Evaluation of Memory Consistency Models for Shared-Memory Multiprocessors. </title> <booktitle> In Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, </booktitle> <pages> pages 245-257, </pages> <month> April </month> <year> 1991. </year>
Reference: [29] <author> K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. L. Hennessy. </author> <title> Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors. </title> <booktitle> In Proceedings of the 17th International Symposium on Computer Architecture, </booktitle> <pages> pages 15-26, </pages> <month> May </month> <year> 1990. </year>
Reference: [30] <author> A. Glew and W. Hwu. </author> <title> Snoopy Cache Test-and-Test-and-Set Without Excessive Bus Contention. </title> <journal> Computer Architecture News, </journal> <volume> 18(2) </volume> <pages> 25-32, </pages> <month> June </month> <year> 1990. </year>
Reference: [31] <author> J. R. Goodman. </author> <title> Cache Consistency and Sequential Consistency. </title> <type> Technical Report #1006, </type> <institution> University of Wisconsin-Madison, </institution> <month> February </month> <year> 1991. </year>
Reference: [32] <author> J. R. Goodman and P. J. Woest. </author> <title> The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor. </title> <booktitle> In Proceedings of the 15th International Symposium on Computer Architecture, </booktitle> <pages> pages 422-431, </pages> <month> May </month> <year> 1988. </year>
Reference: [33] <author> E. Hagersten, S. Haridi, and D. H. D. Warren. </author> <title> Cache and Interconnect Architectures in Multiprocessors, chapter, The Cache Coherence Protocol of the Data Diffusion Machine. </title> <publisher> Kluwer Academic Publishers, </publisher> <year> 1990. </year>
Reference: [34] <author> J. R. </author> <title> Jump. YACSIM Reference Manual. </title> <institution> Rice University, </institution> <year> 1992. </year>
Reference: [35] <author> L. Lamport. </author> <title> How to Make a Multiprocessor Computer that Correctly Executes Multiprocessor Programs. </title> <journal> IEEE Transactions on Computers, </journal> <volume> c-28(9):690-691, </volume> <month> September </month> <year> 1979. </year> <month> 24 </month>
Reference: [36] <author> Dan Lenoski, James Laudon, Kourosh Gharachorloo, Anoop Gupta, and John Hennessy. </author> <title> The Directory-based Cache Coherence Protocol for the DASH Multiprocessor. </title> <booktitle> In Proceedings of the 17th Annual International Symposium on Computer Architecture, </booktitle> <pages> pages 148-159, </pages> <month> May </month> <year> 1990. </year>
Reference: [37] <author> K. Li and P. Hudak. </author> <title> Memory Coherence in Shared Virtual Memory Systems. </title> <journal> ACM Transactions on Computer Systems, </journal> <volume> 7(4) </volume> <pages> 321-359, </pages> <month> November </month> <year> 1989. </year>
Reference: [38] <author> T. Lovett and S. Thakkar. </author> <title> The Symmetry Multiprocessor System. </title> <booktitle> In Proceedings of the 1988 International Conference on Parallel Processing, </booktitle> <pages> pages 303-310, </pages> <month> August </month> <year> 1988. </year>
Reference: [39] <author> J. M. Mellor-Crummey and M. L. Scott. </author> <title> Algorithms for Scalable Synchronization on Shared-Memory Multiprocessors. </title> <journal> ACM Transactions on Computer Systems, </journal> <volume> 9(1) </volume> <pages> 21-65, </pages> <month> February </month> <year> 1991. </year>
Reference: [40] <author> Myrias Corporation. </author> <title> System Overview. </title> <address> Edmonton, Alberta, </address> <year> 1990. </year>
Reference: [41] <author> Umakishore Ramachandran, Mustaque Ahamad, and M. Yousef A. Khalidi. </author> <title> Coherence of Distributed Shared Memory: Unifying Synchronization and Data Transfer. </title> <booktitle> In Proceedings of the 1989 Conference on Parallel Processing, </booktitle> <pages> pages II-160-II-169, </pages> <month> June </month> <year> 1989. </year>
Reference: [42] <author> R. Retberg and R. Thomas. </author> <title> Contention is No Obstacle to Shared Memory Multiprocessing. </title> <journal> Communications of the ACM, </journal> <volume> 29(12), </volume> <month> December </month> <year> 1986. </year>
Reference: [43] <author> Christoph Scheurich and Michel Dubois. </author> <title> Correct Memory Operation of Cache-based Multiprocessors. </title> <booktitle> In Proceedings of the 14th Annual International Symposium on Computer Architecture, </booktitle> <pages> pages 234-243, </pages> <month> May </month> <year> 1987. </year>
Reference: [44] <author> J. P. Singh, W. Weber, and A. Gupta. </author> <title> SPLASH: Stanford Parallel Applications for Shared-Memory. </title> <type> Technical Report, </type> <institution> Stanford University, </institution> <year> 1991. </year>
Reference: [45] <author> P. Stenstrom, T. Joe, and A. Gupta. </author> <title> Comparative Performance Evaluation of Cache-Coherent NUMA and COMA Architectures. </title> <booktitle> In Proceedings of the 1992 International Symposium of Computer Architecture, to appear, </booktitle> <month> May </month> <year> 1992. </year>
Reference: [46] <author> C. P. Thacker and L. C. Stewart. Firefly: </author> <title> a Multiprocessor Workstation. </title> <booktitle> In Proceedings of the Second International Conference on Architectural Support for Programming Languages and Operating Systems, </booktitle> <pages> pages 164-172, </pages> <month> October </month> <year> 1987. </year>
Reference: [47] <author> A. W. Wilson Jr. </author> <title> Hierarchical Cache/Bus Architecture for Shared Memory Multiprocessors. </title> <booktitle> In Proceedings of the 14th International Symposium on Computer Architecture, </booktitle> <pages> pages 244-252, </pages> <month> May </month> <year> 1987. </year> <title> 25 Global Memory 26 27 type of lock protecting the counter levels of TAS TATAS hierarchy processors cycles processors cycles 8 5400 8 2100 one level 16 23000 16 6300 64 one million 64 60000 8 1900 8 1500 two levels 16 6100 16 3300 64 21300 64 7700 three levels 16 2000 16 2000 64 3000 64 3000 28 Bus Queue Disk Queue Bus Queue Bus Queue 29 </title>
References-found: 47

