0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sim_1/new/tb_CLA16.v,1745887027,verilog,,,,tb_CLA16,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sim_1/new/tb_bcd_converter_16_to_20.v,1745885294,verilog,,,,bcd_converter_16_to_20_tb,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sim_1/new/tb_csa_multiplier_8x8.v,1745886672,verilog,,,,tb_csa_multiplier_8x8,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sim_1/new/tb_problem1.v,1745886229,verilog,,,,tb_problem1,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/BCLL4.v,1745866994,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLA16.v,,BCLL4,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLA16.v,1745871888,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLA4.v,,CLA16,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLA4.v,1745871419,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLL4.v,,CLA4,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLL4.v,1745871412,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/GPFFA.v,,CLL4,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/GPFFA.v,1745871065,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/bcd_converter_16_to_20.v,,GPFFA,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/bcd_converter_16_to_20.v,1745885437,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/csa_multiplier_8x8.v,,bcd_converter_16_to_20,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/csa_multiplier_8x8.v,1745888773,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/full_adder.v,,csa_multiplier_8x8,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/full_adder.v,1745873950,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/half_adder.v,,full_adder,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/half_adder.v,1745873947,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/problem1.v,,half_adder,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/problem1.v,1745885983,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sim_1/new/tb_problem1.v,,problem1,,,,,,,,
