Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Aug 20 19:21:55 2017
| Host         : PC-SEBAQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ejemplo_sensor_de_temperatura_control_sets_placed.rpt
| Design       : ejemplo_sensor_de_temperatura
| Device       : xc7a100t
----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              75 |           21 |
| Yes          | No                    | No                     |             100 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------------------------+----------------------------------------+------------------+----------------+
|      Clock Signal     |                    Enable Signal                   |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------+----------------------------------------------------+----------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG  | utb_inst/shift[11]_i_1_n_0                         |                                        |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG  | utb_inst/shift[15]_i_1_n_0                         |                                        |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG  | utb_inst/shift[19]_i_1_n_0                         |                                        |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG  | utb_inst/shift[23]_i_1_n_0                         |                                        |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG  | utb_inst/shift[27]_i_1_n_0                         |                                        |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG  | utb_inst/shift[31]_i_1_n_0                         |                                        |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG  | utb_inst/shift[3]_i_1_n_0                          |                                        |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG  | utb_inst/shift[7]_i_1_n_0                          |                                        |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG  | insttempPort/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0 |                                        |                3 |              4 |
|  CLK100MHZ_IBUF_BUFG  | insttempPort/retryCnt[3]_i_2_n_0                   | insttempPort/retryCnt[3]_i_1_n_0       |                1 |              4 |
|  clk_display_inst/clk |                                                    |                                        |                2 |              4 |
|  clk_display_inst/clk |                                                    | ss_mux_inst/ss_select_q[4]_i_1_n_0     |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG  | utb_inst/counter[5]_i_1_n_0                        |                                        |                3 |              5 |
|  CLK100MHZ_IBUF_BUFG  | insttempPort/Inst_TWICtl/temp1__0                  |                                        |                3 |              7 |
|  CLK100MHZ_IBUF_BUFG  |                                                    | insttempPort/Inst_TWICtl/busFreeCnt0_1 |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG  | insttempPort/Inst_TWICtl/dataByte[7]_i_1_n_0       |                                        |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG  | insttempPort/Inst_TWICtl/sclCnt[7]_i_2_n_0         | insttempPort/Inst_TWICtl/sclCnt0_0     |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG  | insttempPort/Inst_TWICtl/E[0]                      |                                        |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG  |                                                    | insttempPort/clear                     |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG  |                                                    | insttempPort/Inst_TWICtl/p_2_out       |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG  |                                                    | clk_display_inst/clk_out               |                7 |             26 |
|  CLK100MHZ_IBUF_BUFG  |                                                    |                                        |               17 |             29 |
|  CLK100MHZ_IBUF_BUFG  | utb_inst/bcd0                                      |                                        |               10 |             32 |
+-----------------------+----------------------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                    12 |
| 5      |                     1 |
| 7      |                     1 |
| 8      |                     3 |
| 12     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


