Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 22:50:52 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_143_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 Delay1No31_instance/Y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.814ns (23.231%)  route 2.690ns (76.769%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 5.996 - 4.000 ) 
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.472ns (routing 0.171ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.155ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=74427, routed)       1.472     2.507    Delay1No31_instance/clk_IBUF_BUFG
    SLICE_X157Y348       FDCE                                         r  Delay1No31_instance/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y348       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.585 r  Delay1No31_instance/Y_reg[9]/Q
                         net (fo=4, routed)           0.863     3.448    Delay1No30_instance/Y_reg[33]_0[9]
    SLICE_X153Y400       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.499 r  Delay1No30_instance/geqOp_carry_i_12__1/O
                         net (fo=1, routed)           0.007     3.506    Sum10_6_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X153Y400       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.659 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.685    Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X153Y401       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.700 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.726    Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X153Y402       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.778 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.386     4.164    Delay1No31_instance/CO[0]
    SLICE_X151Y405       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.068     4.232 f  Delay1No31_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.175     4.407    Delay1No30_instance/Y_reg[23]_0[0]
    SLICE_X152Y405       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     4.507 f  Delay1No30_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.155     4.662    Delay1No30_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X152Y406       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     4.785 r  Delay1No30_instance/shiftedFracY_d1[45]_i_4__1/O
                         net (fo=31, routed)          0.508     5.293    Delay1No30_instance/shiftedFracY_d1_reg[45]
    SLICE_X156Y398       LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     5.332 r  Delay1No30_instance/shiftedFracY_d1[8]_i_4__1/O
                         net (fo=1, routed)           0.323     5.655    Delay1No31_instance/Y_reg[0]_0[1]
    SLICE_X153Y399       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.691 r  Delay1No31_instance/shiftedFracY_d1[8]_i_1__1/O
                         net (fo=2, routed)           0.149     5.840    Delay1No30_instance/Y_reg[26]_0[2]
    SLICE_X154Y402       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     5.939 r  Delay1No30_instance/shiftedFracY_d1[24]_i_1__1/O
                         net (fo=1, routed)           0.072     6.011    Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY[13]
    SLICE_X154Y402       FDRE                                         r  Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=74427, routed)       1.255     5.996    Sum10_6_impl_instance/FPAddSubOp_instance/clk
    SLICE_X154Y402       FDRE                                         r  Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.310     6.306    
                         clock uncertainty           -0.035     6.271    
    SLICE_X154Y402       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.296    Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  0.285    




