// Seed: 1411310891
module module_0;
  id_1(
      -1
  );
  assign module_2.type_6 = 0;
  assign module_1.type_1 = 0;
  wire id_2;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input wor id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
program module_2 (
    input  uwire id_0,
    input  logic id_1,
    output logic id_2
);
  if (1'b0) begin : LABEL_0
    always @(posedge id_0) begin : LABEL_0
      id_2 <= -1;
      $display("");
      id_4(-1, -1, -1, 1, 1'd0);
    end
  end else parameter id_5 = 1;
  assign id_2 = id_1;
  always_comb begin : LABEL_0$display
    ;
    id_2 = id_1;
    assign id_2 = id_5;
    id_2 <= -1;
    $display(1);
  end
  always if (id_1) id_2 <= 1;
  module_0 modCall_1 ();
endmodule
