

================================================================
== Vitis HLS Report for 'gcd_custom'
================================================================
* Date:           Thu Mar 24 00:18:38 2022

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        gcd_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.336 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|        36|         36|          1|     ?|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 36, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 36, D = 36, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 38 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 2 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.17>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 39 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_7, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_2, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_4, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gcd"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gcd, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_5, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b" [gcd_custom.cpp:1]   --->   Operation 49 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %a" [gcd_custom.cpp:1]   --->   Operation 50 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln10 = icmp_sgt  i32 %b_read, i32 %a_read" [gcd_custom.cpp:10]   --->   Operation 51 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.69ns)   --->   "%select_ln10 = select i1 %icmp_ln10, i32 %a_read, i32 %b_read" [gcd_custom.cpp:10]   --->   Operation 52 'select' 'select_ln10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.69ns)   --->   "%select_ln10_1 = select i1 %icmp_ln10, i32 %b_read, i32 %a_read" [gcd_custom.cpp:10]   --->   Operation 53 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "%br_ln18 = br void" [gcd_custom.cpp:18]   --->   Operation 54 'br' 'br_ln18' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = phi i32 %select_ln10, void, i32 %srem_ln20, void" [gcd_custom.cpp:10]   --->   Operation 55 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%a_assign_1 = phi i32 %select_ln10_1, void, i32 %tmp, void"   --->   Operation 56 'phi' 'a_assign_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln18 = icmp_eq  i32 %tmp, i32" [gcd_custom.cpp:18]   --->   Operation 58 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void, void %bb" [gcd_custom.cpp:18]   --->   Operation 59 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [36/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 60 'srem' 'srem_ln20' <Predicate = (!icmp_ln18)> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 61 [35/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 61 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 62 [34/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 62 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 63 [33/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 63 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 64 [32/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 64 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 65 [31/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 65 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 66 [30/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 66 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 67 [29/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 67 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 68 [28/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 68 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 69 [27/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 69 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 70 [26/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 70 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 71 [25/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 71 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 72 [24/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 72 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 73 [23/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 73 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 74 [22/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 74 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 75 [21/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 75 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 76 [20/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 76 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 77 [19/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 77 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 78 [18/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 78 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 79 [17/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 79 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 80 [16/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 80 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 81 [15/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 81 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 82 [14/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 82 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 83 [13/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 83 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 84 [12/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 84 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 85 [11/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 85 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 86 [10/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 86 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 87 [9/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 87 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 88 [8/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 88 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 89 [7/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 89 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 90 [6/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 90 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 91 [5/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 91 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 92 [4/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 92 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 93 [3/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 93 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 94 [2/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 94 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [gcd_custom.cpp:9]   --->   Operation 95 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 96 [1/36] (4.33ns)   --->   "%srem_ln20 = srem i32 %a_assign_1, i32 %tmp" [gcd_custom.cpp:20]   --->   Operation 96 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln18 = br void" [gcd_custom.cpp:18]   --->   Operation 97 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 38 <SV = 2> <Delay = 1.00>
ST_38 : Operation 98 [1/1] (1.00ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.s_axilite.i32P, i32 %gcd, i32 %a_assign_1" [gcd_custom.cpp:24]   --->   Operation 98 'write' 'write_ln24' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [gcd_custom.cpp:25]   --->   Operation 99 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gcd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000]
b_read            (read         ) [ 000000000000000000000000000000000000000]
a_read            (read         ) [ 000000000000000000000000000000000000000]
icmp_ln10         (icmp         ) [ 000000000000000000000000000000000000000]
select_ln10       (select       ) [ 011111111111111111111111111111111111110]
select_ln10_1     (select       ) [ 011111111111111111111111111111111111110]
br_ln18           (br           ) [ 011111111111111111111111111111111111110]
tmp               (phi          ) [ 011111111111111111111111111111111111110]
a_assign_1        (phi          ) [ 001111111111111111111111111111111111111]
specpipeline_ln0  (specpipeline ) [ 000000000000000000000000000000000000000]
icmp_ln18         (icmp         ) [ 001111111111111111111111111111111111110]
br_ln18           (br           ) [ 000000000000000000000000000000000000000]
specloopname_ln9  (specloopname ) [ 000000000000000000000000000000000000000]
srem_ln20         (srem         ) [ 011111111111111111111111111111111111110]
br_ln18           (br           ) [ 011111111111111111111111111111111111110]
write_ln24        (write        ) [ 000000000000000000000000000000000000000]
ret_ln25          (ret          ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gcd">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gcd"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="b_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="a_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln24_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="1"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln24/38 "/>
</bind>
</comp>

<comp id="67" class="1005" name="tmp_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="32" slack="1"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="a_assign_1_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="1"/>
<pin id="79" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="a_assign_1_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_assign_1/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln10_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="select_ln10_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="select_ln10_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln18_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln20/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="select_ln10_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10 "/>
</bind>
</comp>

<comp id="128" class="1005" name="select_ln10_1_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10_1 "/>
</bind>
</comp>

<comp id="136" class="1005" name="srem_ln20_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="32" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="32" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="46" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="70" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="80"><net_src comp="77" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="87"><net_src comp="67" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="88"><net_src comp="81" pin="4"/><net_sink comp="77" pin=0"/></net>

<net id="93"><net_src comp="48" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="54" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="89" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="54" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="48" pin="2"/><net_sink comp="95" pin=2"/></net>

<net id="108"><net_src comp="89" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="48" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="54" pin="2"/><net_sink comp="103" pin=2"/></net>

<net id="115"><net_src comp="70" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="81" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="70" pin="4"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="95" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="131"><net_src comp="103" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="139"><net_src comp="117" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gcd | {38 }
 - Input state : 
	Port: gcd_custom : a | {1 }
	Port: gcd_custom : b | {1 }
  - Chain level:
	State 1
		select_ln10 : 1
		select_ln10_1 : 1
	State 2
		icmp_ln18 : 1
		br_ln18 : 2
		srem_ln20 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|  select  |    select_ln10_fu_95   |    0    |    32   |
|          |  select_ln10_1_fu_103  |    0    |    32   |
|----------|------------------------|---------|---------|
|   icmp   |     icmp_ln10_fu_89    |    0    |    18   |
|          |    icmp_ln18_fu_111    |    0    |    18   |
|----------|------------------------|---------|---------|
|   read   |    b_read_read_fu_48   |    0    |    0    |
|          |    a_read_read_fu_54   |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln24_write_fu_60 |    0    |    0    |
|----------|------------------------|---------|---------|
|   srem   |       grp_fu_117       |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   100   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  a_assign_1_reg_77  |   32   |
|select_ln10_1_reg_128|   32   |
| select_ln10_reg_123 |   32   |
|  srem_ln20_reg_136  |   32   |
|      tmp_reg_67     |   32   |
+---------------------+--------+
|        Total        |   160  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   100  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   160  |    -   |
+-----------+--------+--------+
|   Total   |   160  |   100  |
+-----------+--------+--------+
