{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487597006437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487597006437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 14:23:26 2017 " "Processing started: Mon Feb 20 14:23:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487597006437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487597006437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OPENLAB_FPGA_OSCILLOSCOPE_V1_0 -c OPENLAB_FPGA_OSCILLOSCOPE_V1_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off OPENLAB_FPGA_OSCILLOSCOPE_V1_0 -c OPENLAB_FPGA_OSCILLOSCOPE_V1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487597006437 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1487597006994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597007112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-STRUC " "Found design unit 1: UART_TX-STRUC" {  } { { "UART_TX.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/UART_TX.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007773 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/UART_TX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597007773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-STRUC " "Found design unit 1: UART_RX-STRUC" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/UART_RX.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007776 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/UART_RX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597007776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_com_8n1_speedsel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_com_8n1_speedsel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERIAL_COM_8N1_SPEEDSEL-STRUC " "Found design unit 1: SERIAL_COM_8N1_SPEEDSEL-STRUC" {  } { { "SERIAL_COM_8N1_SPEEDSEL.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SERIAL_COM_8N1_SPEEDSEL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007780 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COM_8N1_SPEEDSEL " "Found entity 1: SERIAL_COM_8N1_SPEEDSEL" {  } { { "SERIAL_COM_8N1_SPEEDSEL.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SERIAL_COM_8N1_SPEEDSEL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597007780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_acquisition_ets.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sample_acquisition_ets.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAMPLE_ACQUISITION_ETS-SAMPLE_ACQUISITION_ETS_ARCH " "Found design unit 1: SAMPLE_ACQUISITION_ETS-SAMPLE_ACQUISITION_ETS_ARCH" {  } { { "SAMPLE_ACQUISITION_ETS.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SAMPLE_ACQUISITION_ETS.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007798 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAMPLE_ACQUISITION_ETS " "Found entity 1: SAMPLE_ACQUISITION_ETS" {  } { { "SAMPLE_ACQUISITION_ETS.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SAMPLE_ACQUISITION_ETS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597007798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-logic " "Found design unit 1: pwm-logic" {  } { { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007814 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597007814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openlab_fpga_oscilloscope_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file openlab_fpga_oscilloscope_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPENLAB_FPGA_OSCILLOSCOPE_TOP-OPENLAB_FPGA_OSCILLOSCOPE_TOP_ARCH " "Found design unit 1: OPENLAB_FPGA_OSCILLOSCOPE_TOP-OPENLAB_FPGA_OSCILLOSCOPE_TOP_ARCH" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007819 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPENLAB_FPGA_OSCILLOSCOPE_TOP " "Found entity 1: OPENLAB_FPGA_OSCILLOSCOPE_TOP" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597007819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openlab_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file openlab_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPENLAB_FIFO-Verhalten " "Found design unit 1: OPENLAB_FIFO-Verhalten" {  } { { "OPENLAB_FIFO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FIFO.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007829 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPENLAB_FIFO " "Found entity 1: OPENLAB_FIFO" {  } { { "OPENLAB_FIFO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FIFO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597007829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openlab_binary_proto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file openlab_binary_proto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPENLAB_BINARY_PROTO-OPENLAB_BINARY_PROTO_ARCH " "Found design unit 1: OPENLAB_BINARY_PROTO-OPENLAB_BINARY_PROTO_ARCH" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007840 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPENLAB_BINARY_PROTO " "Found entity 1: OPENLAB_BINARY_PROTO" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597007840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detect-RTL " "Found design unit 1: edge_detect-RTL" {  } { { "EDGE_DETECT.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/EDGE_DETECT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007856 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "EDGE_DETECT.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/EDGE_DETECT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597007856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads7885_ipcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ads7885_ipcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADS7885_IPCORE-STRUC " "Found design unit 1: ADS7885_IPCORE-STRUC" {  } { { "ADS7885_IPCORE.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/ADS7885_IPCORE.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007868 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADS7885_IPCORE " "Found entity 1: ADS7885_IPCORE" {  } { { "ADS7885_IPCORE.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/ADS7885_IPCORE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597007868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597007868 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OPENLAB_FPGA_OSCILLOSCOPE_TOP " "Elaborating entity \"OPENLAB_FPGA_OSCILLOSCOPE_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1487597008191 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIFO_CH1_FULL OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd(73) " "Verilog HDL or VHDL warning at OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd(73): object \"FIFO_CH1_FULL\" assigned a value but never read" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487597008212 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIFO_CH2_FULL OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd(81) " "Verilog HDL or VHDL warning at OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd(81): object \"FIFO_CH2_FULL\" assigned a value but never read" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487597008212 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:C0 " "Elaborating entity \"pll\" for hierarchy \"pll:C0\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C0" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:C0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:C0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:C0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:C0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487597008401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:C0\|altpll:altpll_component " "Instantiated megafunction \"pll:C0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008402 ""}  } { { "pll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487597008402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597008515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597008515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COM_8N1_SPEEDSEL SERIAL_COM_8N1_SPEEDSEL:C1 " "Elaborating entity \"SERIAL_COM_8N1_SPEEDSEL\" for hierarchy \"SERIAL_COM_8N1_SPEEDSEL:C1\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C1" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX SERIAL_COM_8N1_SPEEDSEL:C1\|UART_TX:C0 " "Elaborating entity \"UART_TX\" for hierarchy \"SERIAL_COM_8N1_SPEEDSEL:C1\|UART_TX:C0\"" {  } { { "SERIAL_COM_8N1_SPEEDSEL.vhd" "C0" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SERIAL_COM_8N1_SPEEDSEL.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX SERIAL_COM_8N1_SPEEDSEL:C1\|UART_RX:C1 " "Elaborating entity \"UART_RX\" for hierarchy \"SERIAL_COM_8N1_SPEEDSEL:C1\|UART_RX:C1\"" {  } { { "SERIAL_COM_8N1_SPEEDSEL.vhd" "C1" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SERIAL_COM_8N1_SPEEDSEL.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADS7885_IPCORE ADS7885_IPCORE:C2 " "Elaborating entity \"ADS7885_IPCORE\" for hierarchy \"ADS7885_IPCORE:C2\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C2" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:C4 " "Elaborating entity \"PWM\" for hierarchy \"PWM:C4\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C4" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:C5 " "Elaborating entity \"PWM\" for hierarchy \"PWM:C5\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C5" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect edge_detect:C6 " "Elaborating entity \"edge_detect\" for hierarchy \"edge_detect:C6\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C6" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPENLAB_FIFO OPENLAB_FIFO:C8 " "Elaborating entity \"OPENLAB_FIFO\" for hierarchy \"OPENLAB_FIFO:C8\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C8" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAMPLE_ACQUISITION_ETS SAMPLE_ACQUISITION_ETS:C10 " "Elaborating entity \"SAMPLE_ACQUISITION_ETS\" for hierarchy \"SAMPLE_ACQUISITION_ETS:C10\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C10" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPENLAB_BINARY_PROTO OPENLAB_BINARY_PROTO:C12 " "Elaborating entity \"OPENLAB_BINARY_PROTO\" for hierarchy \"OPENLAB_BINARY_PROTO:C12\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C12" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597008814 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "OPENLAB_BINARY_PROTO.vhd(506) " "Verilog HDL or VHDL warning at the OPENLAB_BINARY_PROTO.vhd(506): index expression is not wide enough to address all of the elements in the array" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 506 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1487597008841 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|OPENLAB_BINARY_PROTO:C12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "header_complete OPENLAB_BINARY_PROTO.vhd(945) " "VHDL Process Statement warning at OPENLAB_BINARY_PROTO.vhd(945): signal \"header_complete\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 945 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487597009292 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|OPENLAB_BINARY_PROTO:C12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "header_send_complete OPENLAB_BINARY_PROTO.vhd(950) " "VHDL Process Statement warning at OPENLAB_BINARY_PROTO.vhd(950): signal \"header_send_complete\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487597009293 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|OPENLAB_BINARY_PROTO:C12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "payload_send_complete OPENLAB_BINARY_PROTO.vhd(1056) " "VHDL Process Statement warning at OPENLAB_BINARY_PROTO.vhd(1056): signal \"payload_send_complete\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 1056 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487597009309 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|OPENLAB_BINARY_PROTO:C12"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "STATUS_LED\[4..3\] OPENLAB_BINARY_PROTO.vhd(73) " "Using initial value X (don't care) for net \"STATUS_LED\[4..3\]\" at OPENLAB_BINARY_PROTO.vhd(73)" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487597009583 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|OPENLAB_BINARY_PROTO:C12"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "PAYLOAD_DATA_SEND\[4..10\] OPENLAB_BINARY_PROTO.vhd(92) " "Using initial value X (don't care) for net \"PAYLOAD_DATA_SEND\[4..10\]\" at OPENLAB_BINARY_PROTO.vhd(92)" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 92 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487597009583 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|OPENLAB_BINARY_PROTO:C12"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OPENLAB_FIFO:C9\|memory_rtl_0 " "Inferred RAM node \"OPENLAB_FIFO:C9\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1487597036042 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OPENLAB_FIFO:C8\|memory_rtl_0 " "Inferred RAM node \"OPENLAB_FIFO:C8\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1487597036043 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OPENLAB_FIFO:C9\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OPENLAB_FIFO:C9\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OPENLAB_FIFO:C8\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OPENLAB_FIFO:C8\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487597081473 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487597081473 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1487597081473 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SAMPLE_ACQUISITION_ETS:C10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SAMPLE_ACQUISITION_ETS:C10\|Mult0\"" {  } { { "SAMPLE_ACQUISITION_ETS.vhd" "Mult0" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SAMPLE_ACQUISITION_ETS.vhd" 253 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487597081480 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SAMPLE_ACQUISITION_ETS:C11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SAMPLE_ACQUISITION_ETS:C11\|Mult0\"" {  } { { "SAMPLE_ACQUISITION_ETS.vhd" "Mult0" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SAMPLE_ACQUISITION_ETS.vhd" 253 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487597081480 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PWM:C4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PWM:C4\|Mult0\"" {  } { { "PWM.vhd" "Mult0" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487597081480 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1487597081480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPENLAB_FIFO:C9\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"OPENLAB_FIFO:C9\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPENLAB_FIFO:C9\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"OPENLAB_FIFO:C9\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082022 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487597082022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dic1 " "Found entity 1: altsyncram_dic1" {  } { { "db/altsyncram_dic1.tdf" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/altsyncram_dic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597082163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597082163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SAMPLE_ACQUISITION_ETS:C10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SAMPLE_ACQUISITION_ETS:C10\|lpm_mult:Mult0\"" {  } { { "SAMPLE_ACQUISITION_ETS.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SAMPLE_ACQUISITION_ETS.vhd" 253 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487597082279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SAMPLE_ACQUISITION_ETS:C10\|lpm_mult:Mult0 " "Instantiated megafunction \"SAMPLE_ACQUISITION_ETS:C10\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082279 ""}  } { { "SAMPLE_ACQUISITION_ETS.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SAMPLE_ACQUISITION_ETS.vhd" 253 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487597082279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m1t " "Found entity 1: mult_m1t" {  } { { "db/mult_m1t.tdf" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/mult_m1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597082374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597082374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWM:C4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\"" {  } { { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487597082460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWM:C4\|lpm_mult:Mult0 " "Instantiated megafunction \"PWM:C4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082460 ""}  } { { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487597082460 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:C4\|lpm_mult:Mult0\|multcore:mult_core PWM:C4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 59 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:C4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PWM:C4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 59 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082571 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:C4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PWM:C4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 59 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jfh " "Found entity 1: add_sub_jfh" {  } { { "db/add_sub_jfh.tdf" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/add_sub_jfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487597082715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487597082715 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:C4\|lpm_mult:Mult0\|altshift:external_latency_ffs PWM:C4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 59 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487597082774 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ADS7885_IPCORE.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/ADS7885_IPCORE.vhd" 127 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1487597085895 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1487597085895 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS_LED\[3\] GND " "Pin \"STATUS_LED\[3\]\" is stuck at GND" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487597097455 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|STATUS_LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS_LED\[4\] GND " "Pin \"STATUS_LED\[4\]\" is stuck at GND" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487597097455 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|STATUS_LED[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1487597097455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1487597099078 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1487597109733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1487597111374 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487597111374 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15040 " "Implemented 15040 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1487597113470 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1487597113470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14987 " "Implemented 14987 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1487597113470 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1487597113470 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1487597113470 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1487597113470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1487597113470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487597113561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 14:25:13 2017 " "Processing ended: Mon Feb 20 14:25:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487597113561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487597113561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487597113561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487597113561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487597116731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487597116732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 14:25:15 2017 " "Processing started: Mon Feb 20 14:25:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487597116732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1487597116732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OPENLAB_FPGA_OSCILLOSCOPE_V1_0 -c OPENLAB_FPGA_OSCILLOSCOPE_V1_0 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off OPENLAB_FPGA_OSCILLOSCOPE_V1_0 -c OPENLAB_FPGA_OSCILLOSCOPE_V1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1487597116732 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1487597117493 ""}
{ "Info" "0" "" "Project  = OPENLAB_FPGA_OSCILLOSCOPE_V1_0" {  } {  } 0 0 "Project  = OPENLAB_FPGA_OSCILLOSCOPE_V1_0" 0 0 "Fitter" 0 0 1487597117494 ""}
{ "Info" "0" "" "Revision = OPENLAB_FPGA_OSCILLOSCOPE_V1_0" {  } {  } 0 0 "Revision = OPENLAB_FPGA_OSCILLOSCOPE_V1_0" 0 0 "Fitter" 0 0 1487597117494 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1487597117917 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "OPENLAB_FPGA_OSCILLOSCOPE_V1_0 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"OPENLAB_FPGA_OSCILLOSCOPE_V1_0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1487597118081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487597118154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487597118154 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 12 5 0 0 " "Implementing clock multiplication of 12, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 7028 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1487597118285 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 7029 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1487597118285 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 7028 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1487597118285 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1487597119130 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1487597119149 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487597119650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487597119650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487597119650 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1487597119650 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 27268 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487597119678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 27270 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487597119678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 27272 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487597119678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 27274 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487597119678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 27276 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487597119678 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1487597119678 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1487597119684 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1487597119793 ""}
{ "Info" "ISTA_SDC_FOUND" "OPENLAB_FPGA_OSCILLOSCOPE_V1_0.sdc " "Reading SDC File: 'OPENLAB_FPGA_OSCILLOSCOPE_V1_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1487597123849 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1487597123908 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADS7885_IPCORE:C3\|s_SPI_CLK " "Node: ADS7885_IPCORE:C3\|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487597123956 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|ADS7885_IPCORE:C3|s_SPI_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADS7885_IPCORE:C2\|s_SPI_CLK " "Node: ADS7885_IPCORE:C2\|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487597123956 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|ADS7885_IPCORE:C2|s_SPI_CLK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1487597124121 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487597124135 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487597124135 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1487597124135 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1487597124135 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487597124136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487597124136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487597124136 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1487597124136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487597125395 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:C0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 7028 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487597125395 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487597125395 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:C0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 7028 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487597125395 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADS7885_IPCORE:C2\|s_SPI_CLK  " "Automatically promoted node ADS7885_IPCORE:C2\|s_SPI_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487597125395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADS7885_IPCORE:C2\|s_SPI_CLK~0 " "Destination node ADS7885_IPCORE:C2\|s_SPI_CLK~0" {  } { { "ADS7885_IPCORE.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/ADS7885_IPCORE.vhd" 127 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS7885_IPCORE:C2|s_SPI_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 26717 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487597125395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sclk_SPI1~output " "Destination node sclk_SPI1~output" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sclk_SPI1~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 27242 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487597125395 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487597125395 ""}  } { { "ADS7885_IPCORE.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/ADS7885_IPCORE.vhd" 127 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS7885_IPCORE:C2|s_SPI_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 6959 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487597125395 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADS7885_IPCORE:C3\|s_SPI_CLK  " "Automatically promoted node ADS7885_IPCORE:C3\|s_SPI_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487597125396 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADS7885_IPCORE:C3\|s_SPI_CLK~0 " "Destination node ADS7885_IPCORE:C3\|s_SPI_CLK~0" {  } { { "ADS7885_IPCORE.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/ADS7885_IPCORE.vhd" 127 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS7885_IPCORE:C3|s_SPI_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 26718 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487597125396 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sclk_SPI2~output " "Destination node sclk_SPI2~output" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sclk_SPI2~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 27244 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487597125396 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487597125396 ""}  } { { "ADS7885_IPCORE.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/ADS7885_IPCORE.vhd" 127 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS7885_IPCORE:C3|s_SPI_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 7717 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487597125396 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1487597127907 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487597127934 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487597127936 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487597127965 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487597128005 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1487597128035 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1487597129066 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1487597129095 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1487597129095 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487597129927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1487597132853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:37 " "Fitter placement preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487597169873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1487597170009 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1487597263846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:34 " "Fitter placement operations ending: elapsed time is 00:01:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487597263846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1487597266987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "37 " "Router estimated average interconnect usage is 37% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X10_Y20 X20_Y29 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } { { "loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} 10 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1487597288581 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1487597288581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:57 " "Fitter routing operations ending: elapsed time is 00:00:57" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487597325081 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "23.66 " "Total time spent on timing analysis during the Fitter is 23.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1487597325628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487597325722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487597328862 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487597328925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487597331675 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487597335066 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone III " "8 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "COMSPEED_SEL_SW\[0\] 3.3-V LVTTL H5 " "Pin COMSPEED_SEL_SW\[0\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { COMSPEED_SEL_SW[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COMSPEED_SEL_SW\[0\]" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMSPEED_SEL_SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487597337237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "COMSPEED_SEL_SW\[1\] 3.3-V LVTTL J6 " "Pin COMSPEED_SEL_SW\[1\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { COMSPEED_SEL_SW[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COMSPEED_SEL_SW\[1\]" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COMSPEED_SEL_SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487597337237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487597337237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL AB20 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487597337237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TRIG_IN1 3.3-V LVTTL AA19 " "Pin TRIG_IN1 uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { TRIG_IN1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TRIG_IN1" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRIG_IN1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487597337237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TRIG_IN2 3.3-V LVTTL AB19 " "Pin TRIG_IN2 uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { TRIG_IN2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TRIG_IN2" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRIG_IN2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487597337237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdio_SPI1 3.3-V LVTTL T10 " "Pin sdio_SPI1 uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdio_SPI1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdio_SPI1" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdio_SPI1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487597337237 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdio_SPI2 3.3-V LVTTL T15 " "Pin sdio_SPI2 uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdio_SPI2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdio_SPI2" } } } } { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdio_SPI2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487597337237 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1487597337237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/output_files/OPENLAB_FPGA_OSCILLOSCOPE_V1_0.fit.smsg " "Generated suppressed messages file C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/output_files/OPENLAB_FPGA_OSCILLOSCOPE_V1_0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1487597338597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "955 " "Peak virtual memory: 955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487597342159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 14:29:02 2017 " "Processing ended: Mon Feb 20 14:29:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487597342159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:47 " "Elapsed time: 00:03:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487597342159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:42 " "Total CPU time (on all processors): 00:03:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487597342159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1487597342159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1487597344409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487597344409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 14:29:04 2017 " "Processing started: Mon Feb 20 14:29:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487597344409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1487597344409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off OPENLAB_FPGA_OSCILLOSCOPE_V1_0 -c OPENLAB_FPGA_OSCILLOSCOPE_V1_0 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off OPENLAB_FPGA_OSCILLOSCOPE_V1_0 -c OPENLAB_FPGA_OSCILLOSCOPE_V1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1487597344409 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1487597346378 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1487597346425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487597346972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 14:29:06 2017 " "Processing ended: Mon Feb 20 14:29:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487597346972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487597346972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487597346972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1487597346972 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1487597347706 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1487597349316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487597349316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 14:29:08 2017 " "Processing started: Mon Feb 20 14:29:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487597349316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487597349316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OPENLAB_FPGA_OSCILLOSCOPE_V1_0 -c OPENLAB_FPGA_OSCILLOSCOPE_V1_0 " "Command: quartus_sta OPENLAB_FPGA_OSCILLOSCOPE_V1_0 -c OPENLAB_FPGA_OSCILLOSCOPE_V1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487597349316 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1487597349425 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1487597350035 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1487597350113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1487597350113 ""}
{ "Info" "ISTA_SDC_FOUND" "OPENLAB_FPGA_OSCILLOSCOPE_V1_0.sdc " "Reading SDC File: 'OPENLAB_FPGA_OSCILLOSCOPE_V1_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1487597351456 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1487597351519 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADS7885_IPCORE:C2\|s_SPI_CLK " "Node: ADS7885_IPCORE:C2\|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487597351581 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|ADS7885_IPCORE:C2|s_SPI_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADS7885_IPCORE:C3\|s_SPI_CLK " "Node: ADS7885_IPCORE:C3\|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487597351581 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|ADS7885_IPCORE:C3|s_SPI_CLK"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1487597351847 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487597351847 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487597351847 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487597351847 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1487597351847 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1487597351972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.903 " "Worst-case setup slack is 0.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597352800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597352800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903               0.000 CLOCK_50  " "    0.903               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597352800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597352800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.317 " "Worst-case hold slack is 0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597352941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597352941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 CLOCK_50  " "    0.317               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597352941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597352941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.275 " "Worst-case recovery slack is 15.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597352972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597352972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.275               0.000 CLOCK_50  " "   15.275               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597352972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597352972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.274 " "Worst-case removal slack is 1.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597353019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597353019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.274               0.000 CLOCK_50  " "    1.274               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597353019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597353019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.473 " "Worst-case minimum pulse width slack is 9.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597353019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597353019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.473               0.000 CLOCK_50  " "    9.473               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597353019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597353019 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1487597353816 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1487597353894 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1487597357035 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADS7885_IPCORE:C2\|s_SPI_CLK " "Node: ADS7885_IPCORE:C2\|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487597357831 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|ADS7885_IPCORE:C2|s_SPI_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADS7885_IPCORE:C3\|s_SPI_CLK " "Node: ADS7885_IPCORE:C3\|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487597357831 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|ADS7885_IPCORE:C3|s_SPI_CLK"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1487597357863 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487597357863 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487597357863 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487597357863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.815 " "Worst-case setup slack is 2.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.815               0.000 CLOCK_50  " "    2.815               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597358300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLOCK_50  " "    0.299               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597358456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.695 " "Worst-case recovery slack is 15.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.695               0.000 CLOCK_50  " "   15.695               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597358503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.159 " "Worst-case removal slack is 1.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.159               0.000 CLOCK_50  " "    1.159               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597358550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.452 " "Worst-case minimum pulse width slack is 9.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.452               0.000 CLOCK_50  " "    9.452               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597358566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597358566 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1487597359222 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADS7885_IPCORE:C2\|s_SPI_CLK " "Node: ADS7885_IPCORE:C2\|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487597359785 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|ADS7885_IPCORE:C2|s_SPI_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADS7885_IPCORE:C3\|s_SPI_CLK " "Node: ADS7885_IPCORE:C3\|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487597359785 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|ADS7885_IPCORE:C3|s_SPI_CLK"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1487597359816 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487597359816 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487597359816 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487597359816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.261 " "Worst-case setup slack is 9.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597359972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597359972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.261               0.000 CLOCK_50  " "    9.261               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597359972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597359972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597360128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597360128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 CLOCK_50  " "    0.155               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597360128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597360128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.267 " "Worst-case recovery slack is 17.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597360160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597360160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.267               0.000 CLOCK_50  " "   17.267               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597360160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597360160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.685 " "Worst-case removal slack is 0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597360191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597360191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 CLOCK_50  " "    0.685               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597360191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597360191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.171 " "Worst-case minimum pulse width slack is 9.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597360222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597360222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.171               0.000 CLOCK_50  " "    9.171               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487597360222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487597360222 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1487597361128 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1487597361128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487597361535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 14:29:21 2017 " "Processing ended: Mon Feb 20 14:29:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487597361535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487597361535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487597361535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487597361535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487597364207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487597364207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 14:29:24 2017 " "Processing started: Mon Feb 20 14:29:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487597364207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487597364207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off OPENLAB_FPGA_OSCILLOSCOPE_V1_0 -c OPENLAB_FPGA_OSCILLOSCOPE_V1_0 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off OPENLAB_FPGA_OSCILLOSCOPE_V1_0 -c OPENLAB_FPGA_OSCILLOSCOPE_V1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487597364207 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OPENLAB_FPGA_OSCILLOSCOPE_V1_0_6_1200mv_85c_slow.vho C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/ simulation " "Generated file OPENLAB_FPGA_OSCILLOSCOPE_V1_0_6_1200mv_85c_slow.vho in folder \"C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487597368394 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OPENLAB_FPGA_OSCILLOSCOPE_V1_0_6_1200mv_0c_slow.vho C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/ simulation " "Generated file OPENLAB_FPGA_OSCILLOSCOPE_V1_0_6_1200mv_0c_slow.vho in folder \"C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487597370582 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OPENLAB_FPGA_OSCILLOSCOPE_V1_0_min_1200mv_0c_fast.vho C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/ simulation " "Generated file OPENLAB_FPGA_OSCILLOSCOPE_V1_0_min_1200mv_0c_fast.vho in folder \"C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487597372754 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OPENLAB_FPGA_OSCILLOSCOPE_V1_0.vho C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/ simulation " "Generated file OPENLAB_FPGA_OSCILLOSCOPE_V1_0.vho in folder \"C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487597374925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OPENLAB_FPGA_OSCILLOSCOPE_V1_0_6_1200mv_85c_vhd_slow.sdo C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/ simulation " "Generated file OPENLAB_FPGA_OSCILLOSCOPE_V1_0_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487597377019 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OPENLAB_FPGA_OSCILLOSCOPE_V1_0_6_1200mv_0c_vhd_slow.sdo C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/ simulation " "Generated file OPENLAB_FPGA_OSCILLOSCOPE_V1_0_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487597379129 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OPENLAB_FPGA_OSCILLOSCOPE_V1_0_min_1200mv_0c_vhd_fast.sdo C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/ simulation " "Generated file OPENLAB_FPGA_OSCILLOSCOPE_V1_0_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487597381300 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OPENLAB_FPGA_OSCILLOSCOPE_V1_0_vhd.sdo C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/ simulation " "Generated file OPENLAB_FPGA_OSCILLOSCOPE_V1_0_vhd.sdo in folder \"C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487597383425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "588 " "Peak virtual memory: 588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487597383691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 14:29:43 2017 " "Processing ended: Mon Feb 20 14:29:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487597383691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487597383691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487597383691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487597383691 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487597384472 ""}
