[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920689 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920689 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920689 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13113838 heartbeat IPC: 0.9811 cumulative IPC: 0.9811 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22040671 heartbeat IPC: 1.12 cumulative IPC: 1.046 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29805099 heartbeat IPC: 1.288 cumulative IPC: 1.116 (Simulation time: 00 hr 02 min 57 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 35838258 cumulative IPC: 1.116 (Simulation time: 00 hr 03 min 45 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 35838258 cumulative IPC: 1.116 (Simulation time: 00 hr 03 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.116 instructions: 40000000 cycles: 35838258
CPU 0 Branch Prediction Accuracy: 94.3% MPKI: 12.67 Average ROB Occupancy at Mispredict: 38.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.882
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331467 HIT:     329918 MISS:       1549 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331467 HIT:     329918 MISS:       1549 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 351.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875445 HIT:     831099 MISS:      44346 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711646 HIT:     678518 MISS:      33128 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43632 HIT:      35521 MISS:       8111 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116947 HIT:     116848 MISS:         99 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3220 HIT:        212 MISS:       3008 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 60.97 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4614784 HIT:    4203333 MISS:     411451 MSHR_MERGE:     104834
cpu0->cpu0_L1I LOAD         ACCESS:    4614784 HIT:    4203333 MISS:     411451 MSHR_MERGE:     104834
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.855 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14266775 HIT:   13653932 MISS:     612843 MSHR_MERGE:     160962
cpu0->cpu0_L1D LOAD         ACCESS:    7930227 HIT:    7437182 MISS:     493045 MSHR_MERGE:      88016
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333078 HIT:    6216511 MISS:     116567 MSHR_MERGE:      72935
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3470 HIT:        239 MISS:       3231 MSHR_MERGE:         11
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4049182 HIT:    3950281 MISS:      98901 MSHR_MERGE:      61831
cpu0->cpu0_ITLB LOAD         ACCESS:    4049182 HIT:    3950281 MISS:      98901 MSHR_MERGE:      61831
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.85 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13530472 HIT:   13153116 MISS:     377356 MSHR_MERGE:      82959
cpu0->cpu0_DTLB LOAD         ACCESS:   13530472 HIT:   13153116 MISS:     377356 MSHR_MERGE:      82959
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.748 cycles
cpu0->LLC TOTAL        ACCESS:      58430 HIT:      46292 MISS:      12138 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33128 HIT:      25540 MISS:       7588 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8111 HIT:       5260 MISS:       2851 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14183 HIT:      14154 MISS:         29 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3008 HIT:       1338 MISS:       1670 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 167 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        667
  ROW_BUFFER_MISS:      11442
  AVG DBUS CONGESTED CYCLE: 19.01
Channel 0 WQ ROW_BUFFER_HIT:        247
  ROW_BUFFER_MISS:        914
  FULL:          0
Channel 0 REFRESHES ISSUED:       2986