

module and_g(
 input wire a,b,
 output c
    );
    
    
    assign c = a & b;
    
endmodule
