<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>radio_tuner</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI:radio_out</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>radio_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>radio_out_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>radio_out_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>radio_tuner_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>020ce0d8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>radio_tuner_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>020ce0d8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>47645985</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>radio_out_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>radio_out_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/filter01_576khz.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filter02_18khz.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/myDds</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_1/dds_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/myTuner</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_0/fir_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/myLpf01_576khz</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_1/fir_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/myLpf02_18khz</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/radio_tuner_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/radio_tuner_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e6528d77</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/filter01_576khz.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filter02_18khz.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/myDds</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_1/dds_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/myTuner</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_0/fir_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/myLpf01_576khz</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_1/fir_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/myLpf02_18khz</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/radio_tuner_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/radio_tuner_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/data/radio_tuner.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/data/radio_tuner.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/src/radio_tuner.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/src/radio_tuner.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/src/radio_tuner_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/radio_tuner_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">radio_tuner_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>radio_tuner_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-04-09T19:37:21Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16fc46ec_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f1a969e_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5879d81f_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fca8f0e_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24bbeb9e_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cf12356_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d74d8fe_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b1181ae_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32fdfe6a_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bf80af7_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5692b0e3_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ac52428_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4982161b_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@620c3e6b_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74a4f39_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69efadd5_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@654133cd_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78359e1f_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13b1dfeb_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7124c72b_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bfb8297_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3392aaa4_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1adc4ed6_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@790534a7_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76cd0f83_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a924c98_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c23f8cc_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36898dc6_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72356553_ARCHIVE_LOCATION">c:/My_Designs/l</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a0afb16_ARCHIVE_LOCATION">c:/My_Designs/l</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c042cd2_ARCHIVE_LOCATION">c:/My_Designs/l</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fa6aab_ARCHIVE_LOCATION">c:/My_Designs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64cd0842_ARCHIVE_LOCATION">c:/My_Designs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55660671_ARCHIVE_LOCATION">c:/My_Designs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13da7398_ARCHIVE_LOCATION">c:/My_Designs/i</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bf6951e_ARCHIVE_LOCATION">c:/My_Designs/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58a3f3ac_ARCHIVE_LOCATION">c:/My_Designs/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f826fa_ARCHIVE_LOCATION">c:/My_Designs/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70b8194c_ARCHIVE_LOCATION">c:/My_Designs/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64cb907_ARCHIVE_LOCATION">c:/My_Designs/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76db49b9_ARCHIVE_LOCATION">c:/My_Designs/ip_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e691f1e_ARCHIVE_LOCATION">c:/My_Designs/ip_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7366f040_ARCHIVE_LOCATION">c:/My_Designs/ip_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66e273b3_ARCHIVE_LOCATION">c:/My_Designs/ip_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ac2bc64_ARCHIVE_LOCATION">c:/My_Designs/ip_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27ffaf17_ARCHIVE_LOCATION">c:/My_Designs/ip_r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18664a36_ARCHIVE_LOCATION">c:/My_Designs/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f78a5d4_ARCHIVE_LOCATION">c:/My_Designs/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12f1850a_ARCHIVE_LOCATION">c:/My_Designs/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e1ba923_ARCHIVE_LOCATION">c:/My_Designs/ip_rep</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25d51e97_ARCHIVE_LOCATION">c:/My_Designs/ip_rep</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bb95ad3_ARCHIVE_LOCATION">c:/My_Designs/ip_rep</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39d3238_ARCHIVE_LOCATION">c:/My_Designs/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ff4d485_ARCHIVE_LOCATION">c:/My_Designs/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7606e1be_ARCHIVE_LOCATION">c:/My_Designs/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@729a3e9c_ARCHIVE_LOCATION">c:/My_Designs/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fcbfc94_ARCHIVE_LOCATION">c:/My_Designs/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@173cab56_ARCHIVE_LOCATION">C:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e422cd5_ARCHIVE_LOCATION">C:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bd4567e_ARCHIVE_LOCATION">C:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75a3323b_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@737df24b_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44149c0f_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18e5900d_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fd9648e_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b0d41a3_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72d50772_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f491a41_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59ef438f_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6160baf8_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d353f2_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2454f206_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@333c492c_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d8292f4_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@346c814c_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cf5af11_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ed11979_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61c4902d_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@95b0a2f_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a726e51_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@349a5515_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21da956f_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b8e8dcd_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1912d422_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52a234fb_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11b7a11f_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dccfb0b_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cf9e5e3_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d2f5d5c_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51701941_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@618cde83_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ee1eeb3_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e0aae62_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56939330_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@214c751c_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4137daba_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a4eb032_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45e9ecbc_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aa36c57_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f1c38f6_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d44aa3e_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b940f29_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@273df6b0_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ad83511_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12984213_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2490f97c_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f2c77e8_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f67fead_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51908caf_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@af8ddc6_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fe5641d_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59a89cbc_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5529a134_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52905b46_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2953b3ab_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68e294b1_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@666a0fe0_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@409e13b4_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a1d55d3_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10abf2da_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74bfab4a_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b69ff92_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33704362_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ba58ac6_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f499e46_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@85aa363_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33701476_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@123afdef_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44da66ad_ARCHIVE_LOCATION">c:/My_Designs/lab07_ip/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b9378c54"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="daf21c74"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7d365214"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9915e389"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
