Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 95db20e14fce4a41afab9c0766801a78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bough_wooley_tb_behav xil_defaultlib.bough_wooley_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'arr' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/woogh_boogly/woogh_boogly.srcs/sources_1/new/woogh_boogly.v:101]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'arr' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/woogh_boogly/woogh_boogly.srcs/sources_1/new/woogh_boogly.v:104]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'arr' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/woogh_boogly/woogh_boogly.srcs/sources_1/new/woogh_boogly.v:123]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'arr' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/woogh_boogly/woogh_boogly.srcs/sources_1/new/woogh_boogly.v:116]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.and_block_default
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.adder_block_default
Compiling module xil_defaultlib.nand_block_default
Compiling module xil_defaultlib.woogh_boogly_default
Compiling module xil_defaultlib.bough_wooley_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bough_wooley_tb_behav
