//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_86
.address_size 64

	// .globl	triton_bmm              // -- Begin function triton_bmm
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_bmm
.visible .entry triton_bmm(
	.param .u64 .ptr .global .align 1 triton_bmm_param_0,
	.param .u64 .ptr .global .align 1 triton_bmm_param_1,
	.param .u64 .ptr .global .align 1 triton_bmm_param_2,
	.param .u64 .ptr .global .align 1 triton_bmm_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<30>;
	.reg .b16 	%rs<33>;
	.reg .b32 	%r<581>;
	.reg .f32 	%f<354>;
	.reg .b64 	%rd<69>;
	.loc	1 17 0                          // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:17:0
$L__func_begin0:
	.loc	1 17 0                          // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:17:0

// %bb.0:
	ld.param.u64 	%rd14, [triton_bmm_param_2];
	ld.param.u64 	%rd66, [triton_bmm_param_0];
	ld.param.u64 	%rd39, [triton_bmm_param_1];
$L__tmp0:
	.loc	1 41 24                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:41:24
	mov.u32 	%r87, %ctaid.x;
	.loc	1 47 22                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:47:22
	shr.s32 	%r88, %r87, 31;
	shr.u32 	%r89, %r88, 29;
	add.s32 	%r90, %r87, %r89;
	.loc	1 48 41                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:48:41
	and.b32  	%r91, %r90, -8;
	.loc	1 48 30                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:48:30
	sub.s32 	%r92, 4, %r91;
	.loc	1 48 50                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:48:50
	min.s32 	%r93, %r92, 8;
	.loc	1 49 40                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:49:40
	rem.s32 	%r94, %r87, %r93;
	.loc	1 49 34                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:49:34
	add.s32 	%r95, %r94, %r91;
	.loc	1 50 19                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:50:19
	sub.s32 	%r96, %r87, %r91;
	.loc	1 50 30                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:50:30
	div.s32 	%r97, %r96, %r93;
	.loc	1 52 17                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:52:17
	shl.b32 	%r98, %r95, 7;
	.loc	1 52 40                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:52:40
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 16;
	bfe.u32 	%r99, %r1, 3, 5;
	or.b32  	%r100, %r99, 32;
	.loc	1 52 27                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:52:27
	or.b32  	%r3, %r98, %r99;
	or.b32  	%r4, %r98, %r100;
	or.b32  	%r5, %r3, 64;
	or.b32  	%r6, %r3, 96;
	.loc	1 53 17                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:53:17
	shl.b32 	%r101, %r97, 6;
	.loc	1 53 40                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:53:40
	shl.b32 	%r7, %r1, 3;
	and.b32  	%r102, %r7, 8;
	and.b32  	%r103, %r7, 16;
	and.b32  	%r104, %r7, 24;
	and.b32  	%r105, %r7, 32;
	and.b32  	%r106, %r7, 56;
	.loc	1 53 27                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:53:27
	or.b32  	%r8, %r101, %r106;
	.loc	1 55 52                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:55:52
	bfe.s32 	%r107, %r95, 24, 1;
	shr.u32 	%r108, %r107, 23;
	add.s32 	%r109, %r3, %r108;
	and.b32  	%r110, %r109, 8388096;
	sub.s32 	%r111, %r3, %r110;
	add.s32 	%r112, %r4, %r108;
	and.b32  	%r113, %r112, 8388096;
	sub.s32 	%r114, %r4, %r113;
	add.s32 	%r115, %r5, %r108;
	and.b32  	%r116, %r115, 8388096;
	sub.s32 	%r117, %r5, %r116;
	add.s32 	%r118, %r6, %r108;
	and.b32  	%r119, %r118, 8388096;
	sub.s32 	%r120, %r6, %r119;
	.loc	1 61 19                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:61:19
	bfe.s32 	%r121, %r97, 25, 1;
	shr.u32 	%r122, %r121, 26;
	add.s32 	%r123, %r8, %r122;
	and.b32  	%r124, %r123, -64;
	sub.s32 	%r125, %r8, %r124;
	.loc	1 65 26                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:65:26
	mov.u32 	%r9, %ctaid.y;
	.loc	1 66 28                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:66:28
	shl.b32 	%r126, %r111, 9;
	shl.b32 	%r127, %r114, 9;
	shl.b32 	%r128, %r117, 9;
	shl.b32 	%r129, %r120, 9;
	.loc	1 66 72                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:66:72
	shl.b32 	%r130, %r9, 18;
	.loc	1 66 40                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:66:40
	or.b32  	%r131, %r106, %r130;
	.loc	1 66 66                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:66:66
	add.s32 	%r132, %r131, %r126;
	add.s32 	%r133, %r131, %r127;
	add.s32 	%r134, %r131, %r128;
	add.s32 	%r135, %r131, %r129;
	.loc	1 66 13                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:66:13
	mul.wide.s32 	%rd40, %r132, 2;
	add.s64 	%rd15, %rd66, %rd40;
	mul.wide.s32 	%rd41, %r133, 2;
	add.s64 	%rd16, %rd66, %rd41;
	mul.wide.s32 	%rd42, %r134, 2;
	add.s64 	%rd17, %rd66, %rd42;
	mul.wide.s32 	%rd43, %r135, 2;
	add.s64 	%rd18, %rd66, %rd43;
	.loc	1 67 27                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:67:27
	shl.b32 	%r136, %r99, 12;
	shl.b32 	%r137, %r100, 12;
	.loc	1 67 72                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:67:72
	shl.b32 	%r138, %r9, 6;
	.loc	1 67 39                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:67:39
	add.s32 	%r139, %r125, %r138;
	.loc	1 67 66                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:67:66
	add.s32 	%r140, %r139, %r136;
	add.s32 	%r141, %r139, %r137;
	.loc	1 67 13                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:67:13
	mul.wide.s32 	%rd44, %r140, 2;
	add.s64 	%rd19, %rd39, %rd44;
	mul.wide.s32 	%rd45, %r141, 2;
	add.s64 	%rd20, %rd39, %rd45;
	.loc	1 72 24                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:72:24
	xor.b32  	%r142, %r7, %r1;
	and.b32  	%r143, %r142, 56;
	shl.b32 	%r144, %r99, 6;
	or.b32  	%r10, %r144, %r143;
	shl.b32 	%r145, %r10, 1;
	mov.u32 	%r146, global_smem;
	add.s32 	%r36, %r146, %r145;
	add.s32 	%r38, %r36, 4096;
	add.s32 	%r40, %r36, 8192;
	add.s32 	%r42, %r36, 12288;
	mov.b32 	%r37, 16;
	// begin inline asm
	cp.async.cg.shared.global [ %r36 + 0 ], [ %rd15 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r38 + 0 ], [ %rd16 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r40 + 0 ], [ %rd17 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r42 + 0 ], [ %rd18 + 0 ], 0x10, %r37;
	// end inline asm
	cp.async.commit_group;
	.loc	1 73 24                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:73:24
	add.s32 	%r44, %r36, 65536;
	add.s32 	%r46, %r36, 69632;
	// begin inline asm
	cp.async.cg.shared.global [ %r44 + 0 ], [ %rd19 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r46 + 0 ], [ %rd20 + 0 ], 0x10, %r37;
	// end inline asm
	cp.async.commit_group;
	.loc	1 78 13                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:78:13
	add.s64 	%rd21, %rd15, 128;
	add.s64 	%rd22, %rd16, 128;
	add.s64 	%rd23, %rd17, 128;
	add.s64 	%rd24, %rd18, 128;
	.loc	1 79 13                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:79:13
	add.s64 	%rd25, %rd19, 524288;
	add.s64 	%rd26, %rd20, 524288;
	.loc	1 72 24                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:72:24
	bar.sync 	0;
	add.s32 	%r48, %r36, 16384;
	add.s32 	%r50, %r36, 20480;
	add.s32 	%r52, %r36, 24576;
	add.s32 	%r54, %r36, 28672;
	// begin inline asm
	cp.async.cg.shared.global [ %r48 + 0 ], [ %rd21 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r50 + 0 ], [ %rd22 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r52 + 0 ], [ %rd23 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r54 + 0 ], [ %rd24 + 0 ], 0x10, %r37;
	// end inline asm
	cp.async.commit_group;
	.loc	1 73 24                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:73:24
	add.s32 	%r56, %r36, 73728;
	add.s32 	%r58, %r36, 77824;
	// begin inline asm
	cp.async.cg.shared.global [ %r56 + 0 ], [ %rd25 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r58 + 0 ], [ %rd26 + 0 ], 0x10, %r37;
	// end inline asm
	cp.async.commit_group;
	.loc	1 78 13                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:78:13
	add.s64 	%rd27, %rd15, 256;
	add.s64 	%rd28, %rd16, 256;
	add.s64 	%rd29, %rd17, 256;
	add.s64 	%rd30, %rd18, 256;
	.loc	1 79 13                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:79:13
	add.s64 	%rd31, %rd19, 1048576;
	add.s64 	%rd32, %rd20, 1048576;
	.loc	1 72 24                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:72:24
	bar.sync 	0;
	add.s32 	%r60, %r36, 32768;
	add.s32 	%r62, %r36, 36864;
	add.s32 	%r64, %r36, 40960;
	add.s32 	%r66, %r36, 45056;
	// begin inline asm
	cp.async.cg.shared.global [ %r60 + 0 ], [ %rd27 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r62 + 0 ], [ %rd28 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r64 + 0 ], [ %rd29 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r66 + 0 ], [ %rd30 + 0 ], 0x10, %r37;
	// end inline asm
	cp.async.commit_group;
	.loc	1 73 24                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:73:24
	add.s32 	%r68, %r36, 81920;
	add.s32 	%r70, %r36, 86016;
	// begin inline asm
	cp.async.cg.shared.global [ %r68 + 0 ], [ %rd31 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r70 + 0 ], [ %rd32 + 0 ], 0x10, %r37;
	// end inline asm
	cp.async.commit_group;
	.loc	1 78 13                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:78:13
	add.s64 	%rd33, %rd15, 384;
	add.s64 	%rd34, %rd16, 384;
	add.s64 	%rd35, %rd17, 384;
	add.s64 	%rd36, %rd18, 384;
	.loc	1 79 13                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:79:13
	add.s64 	%rd37, %rd19, 1572864;
	add.s64 	%rd38, %rd20, 1572864;
	.loc	1 72 24                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:72:24
	bar.sync 	0;
	add.s32 	%r72, %r36, 49152;
	add.s32 	%r74, %r36, 53248;
	add.s32 	%r76, %r36, 57344;
	add.s32 	%r78, %r36, 61440;
	// begin inline asm
	cp.async.cg.shared.global [ %r72 + 0 ], [ %rd33 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r74 + 0 ], [ %rd34 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r76 + 0 ], [ %rd35 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r78 + 0 ], [ %rd36 + 0 ], 0x10, %r37;
	// end inline asm
	cp.async.commit_group;
	.loc	1 73 24                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:73:24
	add.s32 	%r80, %r36, 90112;
	add.s32 	%r82, %r36, 94208;
	// begin inline asm
	cp.async.cg.shared.global [ %r80 + 0 ], [ %rd37 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r82 + 0 ], [ %rd38 + 0 ], 0x10, %r37;
	// end inline asm
	cp.async.commit_group;
	and.b32  	%r147, %r1, 15;
	shr.u32 	%r148, %r2, 1;
	xor.b32  	%r11, %r106, %r148;
	shr.u32 	%r149, %r1, 2;
	and.b32  	%r150, %r149, 16;
	or.b32  	%r151, %r150, %r147;
	and.b32  	%r152, %r149, 32;
	or.b32  	%r153, %r151, %r152;
	shl.b32 	%r12, %r153, 6;
	or.b32  	%r13, %r12, %r11;
	or.b32  	%r154, %r102, 16;
	xor.b32  	%r155, %r154, %r103;
	or.b32  	%r156, %r155, %r105;
	xor.b32  	%r14, %r156, %r148;
	or.b32  	%r15, %r14, %r12;
	or.b32  	%r157, %r104, 32;
	xor.b32  	%r158, %r157, %r105;
	xor.b32  	%r16, %r158, %r148;
	or.b32  	%r17, %r16, %r12;
	or.b32  	%r159, %r102, 48;
	and.b32  	%r160, %r7, 48;
	xor.b32  	%r161, %r159, %r160;
	xor.b32  	%r18, %r161, %r148;
	or.b32  	%r19, %r18, %r12;
	and.b32  	%r20, %r149, 8;
	xor.b32  	%r21, %r106, %r20;
	shl.b32 	%r162, %r1, 6;
	and.b32  	%r22, %r162, 1984;
	or.b32  	%r23, %r21, %r22;
	xor.b32  	%r24, %r156, %r20;
	or.b32  	%r25, %r24, %r22;
	xor.b32  	%r26, %r158, %r20;
	or.b32  	%r27, %r26, %r22;
	xor.b32  	%r28, %r161, %r20;
	or.b32  	%r29, %r28, %r22;
	.loc	1 70 25                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:70:25
	add.s32 	%r163, %r125, %r136;
	add.s32 	%r164, %r163, %r138;
	add.s32 	%r165, %r164, 131072;
	mul.wide.s32 	%rd46, %r165, 2;
	add.s64 	%rd47, %rd46, %rd39;
	add.s64 	%rd68, %rd47, 2097152;
	add.s64 	%rd67, %rd19, 2097152;
	add.s32 	%r166, %r130, %r129;
	or.b32  	%r167, %r166, %r106;
	mul.wide.s32 	%rd48, %r167, 2;
	or.b64  	%rd3, %rd48, 512;
	add.s32 	%r168, %r130, %r128;
	or.b32  	%r169, %r168, %r106;
	mul.wide.s32 	%rd49, %r169, 2;
	or.b64  	%rd4, %rd49, 512;
	add.s32 	%r170, %r130, %r127;
	or.b32  	%r171, %r170, %r106;
	mul.wide.s32 	%rd50, %r171, 2;
	or.b64  	%rd5, %rd50, 512;
	add.s32 	%r172, %r130, %r126;
	or.b32  	%r173, %r172, %r106;
	mul.wide.s32 	%rd51, %r173, 2;
	or.b64  	%rd6, %rd51, 512;
	mov.f32 	%f322, 0f00000000;
	mov.b32 	%r580, 3;
	mov.b32 	%r579, -1;
	mov.b32 	%r578, -64;
	shl.b32 	%r462, %r13, 1;
	shl.b32 	%r463, %r15, 1;
	shl.b32 	%r464, %r17, 1;
	shl.b32 	%r465, %r19, 1;
	shl.b32 	%r481, %r23, 1;
	shl.b32 	%r485, %r25, 1;
	shl.b32 	%r489, %r27, 1;
	shl.b32 	%r493, %r29, 1;
	mov.f32 	%f323, %f322;
	mov.f32 	%f324, %f322;
	mov.f32 	%f325, %f322;
	mov.f32 	%f326, %f322;
	mov.f32 	%f327, %f322;
	mov.f32 	%f328, %f322;
	mov.f32 	%f329, %f322;
	mov.f32 	%f330, %f322;
	mov.f32 	%f331, %f322;
	mov.f32 	%f332, %f322;
	mov.f32 	%f333, %f322;
	mov.f32 	%f334, %f322;
	mov.f32 	%f335, %f322;
	mov.f32 	%f336, %f322;
	mov.f32 	%f337, %f322;
	mov.f32 	%f338, %f322;
	mov.f32 	%f339, %f322;
	mov.f32 	%f340, %f322;
	mov.f32 	%f341, %f322;
	mov.f32 	%f342, %f322;
	mov.f32 	%f343, %f322;
	mov.f32 	%f344, %f322;
	mov.f32 	%f345, %f322;
	mov.f32 	%f346, %f322;
	mov.f32 	%f347, %f322;
	mov.f32 	%f348, %f322;
	mov.f32 	%f349, %f322;
	mov.f32 	%f350, %f322;
	mov.f32 	%f351, %f322;
	mov.f32 	%f352, %f322;
	mov.f32 	%f353, %f322;
$L__BB0_1:                              // =>This Inner Loop Header: Depth=1
	add.s32 	%r578, %r578, 64;
	setp.lt.u32 	%p1, %r578, 256;
	add.s32 	%r458, %r579, 1;
	setp.lt.s32 	%p2, %r458, 4;
	selp.b32 	%r579, %r458, 0, %p2;
	.loc	1 72 24                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:72:24
	cp.async.wait_group 6;
	bar.sync 	0;
	shl.b32 	%r459, %r579, 14;
	add.s32 	%r461, %r146, %r459;
	add.s32 	%r178, %r461, %r462;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r254, %r255, %r256, %r257}, [%r178];
	// end inline asm
	add.s32 	%r183, %r461, %r463;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r302, %r303, %r304, %r305}, [%r183];
	// end inline asm
	add.s32 	%r188, %r461, %r464;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r350, %r351, %r352, %r353}, [%r188];
	// end inline asm
	add.s32 	%r193, %r461, %r465;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r398, %r399, %r400, %r401}, [%r193];
	// end inline asm
	add.s32 	%r466, %r12, %r11;
	shl.b32 	%r467, %r466, 1;
	add.s32 	%r468, %r461, %r467;
	add.s32 	%r198, %r468, 8192;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r278, %r279, %r280, %r281}, [%r198];
	// end inline asm
	add.s32 	%r469, %r14, %r12;
	shl.b32 	%r470, %r469, 1;
	add.s32 	%r471, %r461, %r470;
	add.s32 	%r203, %r471, 8192;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r326, %r327, %r328, %r329}, [%r203];
	// end inline asm
	add.s32 	%r472, %r12, %r16;
	shl.b32 	%r473, %r472, 1;
	add.s32 	%r474, %r461, %r473;
	add.s32 	%r208, %r474, 8192;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r374, %r375, %r376, %r377}, [%r208];
	// end inline asm
	add.s32 	%r475, %r12, %r18;
	shl.b32 	%r476, %r475, 1;
	add.s32 	%r477, %r461, %r476;
	add.s32 	%r213, %r477, 8192;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r422, %r423, %r424, %r425}, [%r213];
	// end inline asm
	.loc	1 73 24                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:73:24
	shl.b32 	%r478, %r579, 13;
	add.s32 	%r479, %r146, 65536;
	add.s32 	%r480, %r479, %r478;
	add.s32 	%r218, %r480, %r481;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r258, %r259, %r306, %r307}, [%r218];
	// end inline asm
	add.s32 	%r482, %r21, %r22;
	shl.b32 	%r483, %r482, 1;
	add.s32 	%r484, %r480, %r483;
	add.s32 	%r223, %r484, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r354, %r355, %r402, %r403}, [%r223];
	// end inline asm
	add.s32 	%r228, %r480, %r485;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r264, %r265, %r312, %r313}, [%r228];
	// end inline asm
	add.s32 	%r486, %r24, %r22;
	shl.b32 	%r487, %r486, 1;
	add.s32 	%r488, %r480, %r487;
	add.s32 	%r233, %r488, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r360, %r361, %r408, %r409}, [%r233];
	// end inline asm
	add.s32 	%r238, %r480, %r489;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r270, %r271, %r318, %r319}, [%r238];
	// end inline asm
	add.s32 	%r490, %r26, %r22;
	shl.b32 	%r491, %r490, 1;
	add.s32 	%r492, %r480, %r491;
	add.s32 	%r243, %r492, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r366, %r367, %r414, %r415}, [%r243];
	// end inline asm
	add.s32 	%r248, %r480, %r493;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r276, %r277, %r324, %r325}, [%r248];
	// end inline asm
	add.s32 	%r494, %r28, %r22;
	shl.b32 	%r495, %r494, 1;
	add.s32 	%r496, %r480, %r495;
	add.s32 	%r253, %r496, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r372, %r373, %r420, %r421}, [%r253];
	// end inline asm
	.loc	1 77 25                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:77:25
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f322, %f323, %f324, %f325 }, { %r254, %r255, %r256, %r257 }, { %r258, %r259 }, { %f322, %f323, %f324, %f325 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f326, %f327, %f328, %f329 }, { %r254, %r255, %r256, %r257 }, { %r264, %r265 }, { %f326, %f327, %f328, %f329 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f330, %f331, %f332, %f333 }, { %r254, %r255, %r256, %r257 }, { %r270, %r271 }, { %f330, %f331, %f332, %f333 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f334, %f335, %f336, %f337 }, { %r254, %r255, %r256, %r257 }, { %r276, %r277 }, { %f334, %f335, %f336, %f337 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f338, %f339, %f340, %f341 }, { %r278, %r279, %r280, %r281 }, { %r258, %r259 }, { %f338, %f339, %f340, %f341 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f342, %f343, %f344, %f345 }, { %r278, %r279, %r280, %r281 }, { %r264, %r265 }, { %f342, %f343, %f344, %f345 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f346, %f347, %f348, %f349 }, { %r278, %r279, %r280, %r281 }, { %r270, %r271 }, { %f346, %f347, %f348, %f349 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f350, %f351, %f352, %f353 }, { %r278, %r279, %r280, %r281 }, { %r276, %r277 }, { %f350, %f351, %f352, %f353 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f322, %f323, %f324, %f325 }, { %r302, %r303, %r304, %r305 }, { %r306, %r307 }, { %f322, %f323, %f324, %f325 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f326, %f327, %f328, %f329 }, { %r302, %r303, %r304, %r305 }, { %r312, %r313 }, { %f326, %f327, %f328, %f329 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f330, %f331, %f332, %f333 }, { %r302, %r303, %r304, %r305 }, { %r318, %r319 }, { %f330, %f331, %f332, %f333 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f334, %f335, %f336, %f337 }, { %r302, %r303, %r304, %r305 }, { %r324, %r325 }, { %f334, %f335, %f336, %f337 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f338, %f339, %f340, %f341 }, { %r326, %r327, %r328, %r329 }, { %r306, %r307 }, { %f338, %f339, %f340, %f341 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f342, %f343, %f344, %f345 }, { %r326, %r327, %r328, %r329 }, { %r312, %r313 }, { %f342, %f343, %f344, %f345 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f346, %f347, %f348, %f349 }, { %r326, %r327, %r328, %r329 }, { %r318, %r319 }, { %f346, %f347, %f348, %f349 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f350, %f351, %f352, %f353 }, { %r326, %r327, %r328, %r329 }, { %r324, %r325 }, { %f350, %f351, %f352, %f353 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f322, %f323, %f324, %f325 }, { %r350, %r351, %r352, %r353 }, { %r354, %r355 }, { %f322, %f323, %f324, %f325 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f326, %f327, %f328, %f329 }, { %r350, %r351, %r352, %r353 }, { %r360, %r361 }, { %f326, %f327, %f328, %f329 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f330, %f331, %f332, %f333 }, { %r350, %r351, %r352, %r353 }, { %r366, %r367 }, { %f330, %f331, %f332, %f333 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f334, %f335, %f336, %f337 }, { %r350, %r351, %r352, %r353 }, { %r372, %r373 }, { %f334, %f335, %f336, %f337 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f338, %f339, %f340, %f341 }, { %r374, %r375, %r376, %r377 }, { %r354, %r355 }, { %f338, %f339, %f340, %f341 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f342, %f343, %f344, %f345 }, { %r374, %r375, %r376, %r377 }, { %r360, %r361 }, { %f342, %f343, %f344, %f345 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f346, %f347, %f348, %f349 }, { %r374, %r375, %r376, %r377 }, { %r366, %r367 }, { %f346, %f347, %f348, %f349 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f350, %f351, %f352, %f353 }, { %r374, %r375, %r376, %r377 }, { %r372, %r373 }, { %f350, %f351, %f352, %f353 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f322, %f323, %f324, %f325 }, { %r398, %r399, %r400, %r401 }, { %r402, %r403 }, { %f322, %f323, %f324, %f325 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f326, %f327, %f328, %f329 }, { %r398, %r399, %r400, %r401 }, { %r408, %r409 }, { %f326, %f327, %f328, %f329 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f330, %f331, %f332, %f333 }, { %r398, %r399, %r400, %r401 }, { %r414, %r415 }, { %f330, %f331, %f332, %f333 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f334, %f335, %f336, %f337 }, { %r398, %r399, %r400, %r401 }, { %r420, %r421 }, { %f334, %f335, %f336, %f337 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f338, %f339, %f340, %f341 }, { %r422, %r423, %r424, %r425 }, { %r402, %r403 }, { %f338, %f339, %f340, %f341 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f342, %f343, %f344, %f345 }, { %r422, %r423, %r424, %r425 }, { %r408, %r409 }, { %f342, %f343, %f344, %f345 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f346, %f347, %f348, %f349 }, { %r422, %r423, %r424, %r425 }, { %r414, %r415 }, { %f346, %f347, %f348, %f349 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f350, %f351, %f352, %f353 }, { %r422, %r423, %r424, %r425 }, { %r420, %r421 }, { %f350, %f351, %f352, %f353 };
	// end inline asm
	.loc	1 78 13                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:78:13
	add.s64 	%rd52, %rd66, %rd6;
	add.s64 	%rd53, %rd66, %rd5;
	add.s64 	%rd54, %rd66, %rd4;
	.loc	1 79 13                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:79:13
	add.s64 	%rd55, %rd66, %rd3;
	.loc	1 70 25                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:70:25
	add.s32 	%r497, %r580, 1;
	setp.lt.s32 	%p3, %r497, 4;
	selp.b32 	%r580, %r497, 0, %p3;
	.loc	1 72 24                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:72:24
	shl.b32 	%r498, %r580, 14;
	add.s32 	%r499, %r146, %r498;
	bar.sync 	0;
	add.s32 	%r446, %r499, %r145;
	add.s32 	%r448, %r446, 4096;
	add.s32 	%r450, %r446, 8192;
	add.s32 	%r452, %r446, 12288;
	selp.b32 	%r447, 16, 0, %p1;
	// begin inline asm
	cp.async.cg.shared.global [ %r446 + 0 ], [ %rd52 + 0 ], 0x10, %r447;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r448 + 0 ], [ %rd53 + 0 ], 0x10, %r447;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r450 + 0 ], [ %rd54 + 0 ], 0x10, %r447;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r452 + 0 ], [ %rd55 + 0 ], 0x10, %r447;
	// end inline asm
	cp.async.commit_group;
	.loc	1 73 24                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:73:24
	shl.b32 	%r501, %r580, 13;
	add.s32 	%r502, %r479, %r501;
	add.s32 	%r454, %r502, %r145;
	add.s32 	%r456, %r454, 4096;
	// begin inline asm
	cp.async.cg.shared.global [ %r454 + 0 ], [ %rd67 + 0 ], 0x10, %r447;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r456 + 0 ], [ %rd68 + 0 ], 0x10, %r447;
	// end inline asm
	cp.async.commit_group;
	.loc	1 70 25                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:70:25
	add.s64 	%rd68, %rd68, 524288;
	add.s64 	%rd67, %rd67, 524288;
	add.s64 	%rd66, %rd66, 128;
	setp.lt.u32 	%p4, %r578, 448;
	@%p4 bra 	$L__BB0_1;
// %bb.2:
	cp.async.wait_group 0;
	bar.sync 	0;
	.loc	1 87 20                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:87:20
	setp.lt.s32 	%p25, %r3, 512;
	setp.lt.s32 	%p26, %r4, 512;
	setp.lt.s32 	%p27, %r5, 512;
	setp.lt.s32 	%p28, %r6, 512;
	.loc	1 87 34                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:87:34
	setp.lt.s32 	%p29, %r8, 64;
	.loc	1 87 26                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:87:26
	and.pred  	%p21, %p25, %p29;
	and.pred  	%p22, %p26, %p29;
	and.pred  	%p23, %p27, %p29;
	and.pred  	%p24, %p28, %p29;
	.loc	1 90 24                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:90:24
	shl.b32 	%r535, %r3, 6;
	shl.b32 	%r536, %r4, 6;
	shl.b32 	%r537, %r5, 6;
	shl.b32 	%r538, %r6, 6;
	.loc	1 90 38                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:90:38
	shl.b32 	%r539, %r9, 15;
	.loc	1 90 21                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:90:21
	add.s32 	%r540, %r8, %r539;
	.loc	1 90 32                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:90:32
	add.s32 	%r541, %r540, %r535;
	add.s32 	%r542, %r540, %r536;
	.loc	1 90 21                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:90:21
	add.s32 	%r543, %r537, %r539;
	.loc	1 90 32                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:90:32
	add.s32 	%r544, %r543, %r8;
	.loc	1 90 21                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:90:21
	add.s32 	%r545, %r538, %r539;
	.loc	1 90 32                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:90:32
	add.s32 	%r546, %r545, %r8;
	.loc	1 91 25                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:91:25
	mul.wide.s32 	%rd62, %r541, 2;
	add.s64 	%rd58, %rd14, %rd62;
	mul.wide.s32 	%rd63, %r542, 2;
	add.s64 	%rd59, %rd14, %rd63;
	mul.wide.s32 	%rd64, %r544, 2;
	add.s64 	%rd60, %rd14, %rd64;
	mul.wide.s32 	%rd65, %r546, 2;
	add.s64 	%rd61, %rd14, %rd65;
	.loc	1 91 67                         // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:91:67
	cvt.rn.bf16.f32 	%rs1, %f322;
	cvt.rn.bf16.f32 	%rs2, %f323;
	cvt.rn.bf16.f32 	%rs3, %f324;
	cvt.rn.bf16.f32 	%rs4, %f325;
	cvt.rn.bf16.f32 	%rs5, %f326;
	cvt.rn.bf16.f32 	%rs6, %f327;
	cvt.rn.bf16.f32 	%rs7, %f328;
	cvt.rn.bf16.f32 	%rs8, %f329;
	cvt.rn.bf16.f32 	%rs9, %f330;
	cvt.rn.bf16.f32 	%rs10, %f331;
	cvt.rn.bf16.f32 	%rs11, %f332;
	cvt.rn.bf16.f32 	%rs12, %f333;
	cvt.rn.bf16.f32 	%rs13, %f334;
	cvt.rn.bf16.f32 	%rs14, %f335;
	cvt.rn.bf16.f32 	%rs15, %f336;
	cvt.rn.bf16.f32 	%rs16, %f337;
	cvt.rn.bf16.f32 	%rs17, %f338;
	cvt.rn.bf16.f32 	%rs18, %f339;
	cvt.rn.bf16.f32 	%rs19, %f340;
	cvt.rn.bf16.f32 	%rs20, %f341;
	cvt.rn.bf16.f32 	%rs21, %f342;
	cvt.rn.bf16.f32 	%rs22, %f343;
	cvt.rn.bf16.f32 	%rs23, %f344;
	cvt.rn.bf16.f32 	%rs24, %f345;
	cvt.rn.bf16.f32 	%rs25, %f346;
	cvt.rn.bf16.f32 	%rs26, %f347;
	cvt.rn.bf16.f32 	%rs27, %f348;
	cvt.rn.bf16.f32 	%rs28, %f349;
	cvt.rn.bf16.f32 	%rs29, %f350;
	cvt.rn.bf16.f32 	%rs30, %f351;
	cvt.rn.bf16.f32 	%rs31, %f352;
	cvt.rn.bf16.f32 	%rs32, %f353;
	shl.b32 	%r547, %r1, 1;
	and.b32  	%r548, %r547, 6;
	shl.b32 	%r549, %r1, 4;
	and.b32  	%r550, %r549, 192;
	or.b32  	%r551, %r550, %r548;
	shl.b32 	%r552, %r2, 4;
	or.b32  	%r553, %r551, %r552;
	and.b32  	%r554, %r549, 3072;
	or.b32  	%r555, %r553, %r554;
	or.b32  	%r556, %r555, %r20;
	and.b32  	%r557, %r7, 2040;
	shr.u32 	%r558, %r555, 2;
	and.b32  	%r559, %r558, 892;
	add.s32 	%r561, %r146, %r559;
	shl.b32 	%r562, %r556, 1;
	add.s32 	%r503, %r561, %r562;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r503 + 0 ], { %rs1, %rs2 };
	// end inline asm
	or.b32  	%r563, %r555, 512;
	shr.u32 	%r564, %r563, 2;
	and.b32  	%r565, %r564, 1008;
	add.s32 	%r566, %r146, %r565;
	add.s32 	%r567, %r566, %r562;
	add.s32 	%r504, %r567, 1024;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r504 + 0 ], { %rs3, %rs4 };
	// end inline asm
	add.s32 	%r505, %r503, 32;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r505 + 0 ], { %rs5, %rs6 };
	// end inline asm
	add.s32 	%r506, %r567, 1056;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r506 + 0 ], { %rs7, %rs8 };
	// end inline asm
	add.s32 	%r507, %r503, 64;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r507 + 0 ], { %rs9, %rs10 };
	// end inline asm
	add.s32 	%r508, %r567, 1088;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r508 + 0 ], { %rs11, %rs12 };
	// end inline asm
	add.s32 	%r509, %r503, 96;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r509 + 0 ], { %rs13, %rs14 };
	// end inline asm
	add.s32 	%r510, %r567, 1120;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r510 + 0 ], { %rs15, %rs16 };
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r568, %r7, 2;
	and.b32  	%r569, %r568, 496;
	add.s32 	%r570, %r146, %r569;
	shl.b32 	%r571, %r557, 1;
	add.s32 	%r572, %r570, %r571;
	ld.shared.v4.u32 	{%r519, %r520, %r521, %r522}, [%r572];
	or.b32  	%r573, %r557, 2048;
	shr.u32 	%r574, %r573, 2;
	and.b32  	%r575, %r574, 1008;
	add.s32 	%r576, %r146, %r575;
	add.s32 	%r577, %r576, %r571;
	ld.shared.v4.u32 	{%r523, %r524, %r525, %r526}, [%r577+4096];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r503 + 0 ], { %rs17, %rs18 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r504 + 0 ], { %rs19, %rs20 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r505 + 0 ], { %rs21, %rs22 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r506 + 0 ], { %rs23, %rs24 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r507 + 0 ], { %rs25, %rs26 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r508 + 0 ], { %rs27, %rs28 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r509 + 0 ], { %rs29, %rs30 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r510 + 0 ], { %rs31, %rs32 };
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r527, %r528, %r529, %r530}, [%r572];
	ld.shared.v4.u32 	{%r531, %r532, %r533, %r534}, [%r577+4096];
	// begin inline asm
	@%p21 st.global.v4.b32 [ %rd58 + 0 ], { %r519, %r520, %r521, %r522 };
	// end inline asm
	// begin inline asm
	@%p22 st.global.v4.b32 [ %rd59 + 0 ], { %r523, %r524, %r525, %r526 };
	// end inline asm
	// begin inline asm
	@%p23 st.global.v4.b32 [ %rd60 + 0 ], { %r527, %r528, %r529, %r530 };
	// end inline asm
	// begin inline asm
	@%p24 st.global.v4.b32 [ %rd61 + 0 ], { %r531, %r532, %r533, %r534 };
	// end inline asm
	.loc	1 91 4                          // cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py:91:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/tmp/torchinductor_root/v5/cv5no67azoytr2deh3knsuqhcoayxbzqhpepv6xh3bwq24sim4sp.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 104                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x61 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 118
.b8 53
.b8 110
.b8 111
.b8 54
.b8 55
.b8 97
.b8 122
.b8 111
.b8 121
.b8 116
.b8 114
.b8 50
.b8 100
.b8 101
.b8 104
.b8 51
.b8 107
.b8 110
.b8 115
.b8 117
.b8 113
.b8 104
.b8 99
.b8 111
.b8 97
.b8 121
.b8 120
.b8 98
.b8 122
.b8 113
.b8 104
.b8 112
.b8 101
.b8 112
.b8 118
.b8 54
.b8 120
.b8 104
.b8 51
.b8 98
.b8 119
.b8 113
.b8 50
.b8 52
.b8 115
.b8 105
.b8 109
.b8 52
.b8 115
.b8 112
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 116
.b8 109
.b8 112
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 114
.b8 111
.b8 111
.b8 116
.b8 47
.b8 118
.b8 53
.b8 0
	}
	.section	.debug_macinfo	{	}
